# Microchip Physical design constraints file

# Version: 2023.2 2023.2.0.8

# Design Name: DEFAULT_6BA5ED31DBDDB144872513 

# Input Netlist Format: EDIF 

# Family: PolarFireSoC , Die: MPFS025T , Package: FCVG484 , Speed grade: STD 

# Date generated: Mon Mar 17 14:07:15 2025 


#
# I/O constraints
#

set_io -port_name ADC_MCLK -DIRECTION OUTPUT -pin_name E19 -fixed false
set_io -port_name CSI1_PWND -DIRECTION OUTPUT -pin_name Y13 -fixed false
set_io -port_name M2_PERST0n -DIRECTION OUTPUT -pin_name Y18 -fixed false
set_io -port_name M2_UART_CTS -DIRECTION INPUT -pin_name U14 -fixed false
set_io -port_name M2_UART_RTS -DIRECTION OUTPUT -pin_name U13 -fixed false
set_io -port_name M2_UART_RXD -DIRECTION INPUT -pin_name T13 -fixed false
set_io -port_name M2_UART_TXD -DIRECTION OUTPUT -pin_name R12 -fixed false
set_io -port_name M2_W_DISABLE1 -DIRECTION OUTPUT -pin_name U19 -fixed false
set_io -port_name M2_W_DISABLE2 -DIRECTION OUTPUT -pin_name R15 -fixed false
set_io -port_name P8_PIN10_USER_LED_7 -DIRECTION INOUT -pin_name W21 -fixed false
set_io -port_name P8_PIN11_USER_LED_8 -DIRECTION INOUT -pin_name Y21 -fixed false
set_io -port_name P8_PIN12_USER_LED_9 -DIRECTION INOUT -pin_name Y20 -fixed false
set_io -port_name P8_PIN13_USER_LED_10 -DIRECTION OUTPUT -pin_name B10 -fixed false
set_io -port_name P8_PIN14_USER_LED_11 -DIRECTION INOUT -pin_name B9 -fixed false
set_io -port_name P8_PIN15 -DIRECTION INOUT -pin_name T12 -fixed false
set_io -port_name P8_PIN16 -DIRECTION INOUT -pin_name U12 -fixed false
set_io -port_name P8_PIN17 -DIRECTION INOUT -pin_name W13 -fixed false
set_io -port_name P8_PIN18 -DIRECTION INOUT -pin_name T16 -fixed false
set_io -port_name P8_PIN19 -DIRECTION OUTPUT -pin_name W18 -fixed false
set_io -port_name P8_PIN20 -DIRECTION INOUT -pin_name R16 -fixed false
set_io -port_name P8_PIN21 -DIRECTION INOUT -pin_name AA21 -fixed false
set_io -port_name P8_PIN22 -DIRECTION INOUT -pin_name AA22 -fixed false
set_io -port_name P8_PIN23 -DIRECTION INOUT -pin_name AB18 -fixed false
set_io -port_name P8_PIN24 -DIRECTION INOUT -pin_name AA18 -fixed false
set_io -port_name P8_PIN25 -DIRECTION INOUT -pin_name V17 -fixed false
set_io -port_name P8_PIN26 -DIRECTION INOUT -pin_name A12 -fixed false
set_io -port_name P8_PIN27 -DIRECTION INOUT -pin_name A13 -fixed false
set_io -port_name P8_PIN28 -DIRECTION INOUT -pin_name B14 -fixed false
set_io -port_name P8_PIN29 -DIRECTION INOUT -pin_name B13 -fixed false
set_io -port_name P8_PIN30 -DIRECTION INOUT -pin_name D14 -fixed false
set_io -port_name P8_PIN31 -DIRECTION INOUT -pin_name D13 -fixed false
set_io -port_name P8_PIN32 -DIRECTION INOUT -pin_name B15 -fixed false
set_io -port_name P8_PIN33 -DIRECTION INOUT -pin_name A15 -fixed false
set_io -port_name P8_PIN34 -DIRECTION INOUT -pin_name C15 -fixed false
set_io -port_name P8_PIN35 -DIRECTION INOUT -pin_name C14 -fixed false
set_io -port_name P8_PIN36 -DIRECTION INOUT -pin_name B4 -fixed false
set_io -port_name P8_PIN37 -DIRECTION INOUT -pin_name C4 -fixed false
set_io -port_name P8_PIN38 -DIRECTION INOUT -pin_name C17 -fixed false
set_io -port_name P8_PIN39 -DIRECTION INOUT -pin_name B17 -fixed false
set_io -port_name P8_PIN3_USER_LED_0 -DIRECTION INOUT -pin_name V22 -fixed false
set_io -port_name P8_PIN40 -DIRECTION INOUT -pin_name B18 -fixed false
set_io -port_name P8_PIN41 -DIRECTION INOUT -pin_name A18 -fixed false
set_io -port_name P8_PIN42 -DIRECTION INOUT -pin_name D6 -fixed false
set_io -port_name P8_PIN43 -DIRECTION INOUT -pin_name D7 -fixed false
set_io -port_name P8_PIN44 -DIRECTION INOUT -pin_name D8 -fixed false
set_io -port_name P8_PIN45 -DIRECTION INOUT -pin_name D9 -fixed false
set_io -port_name P8_PIN46 -DIRECTION INOUT -pin_name D18 -fixed false
set_io -port_name P8_PIN4_USER_LED_1 -DIRECTION INOUT -pin_name W22 -fixed false
set_io -port_name P8_PIN5_USER_LED_2 -DIRECTION INOUT -pin_name V19 -fixed false
set_io -port_name P8_PIN6_USER_LED_3 -DIRECTION INOUT -pin_name V20 -fixed false
set_io -port_name P8_PIN7_USER_LED_4 -DIRECTION INOUT -pin_name V15 -fixed false
set_io -port_name P8_PIN8_USER_LED_5 -DIRECTION INOUT -pin_name V14 -fixed false
set_io -port_name P8_PIN9_USER_LED_6 -DIRECTION INOUT -pin_name V21 -fixed false
set_io -port_name P9_11 -DIRECTION INPUT -pin_name B5 -fixed false
set_io -port_name P9_13 -DIRECTION OUTPUT -pin_name D19 -fixed false
set_io -port_name P9_17 -DIRECTION OUTPUT -pin_name C9 -fixed false
set_io -port_name P9_18 -DIRECTION OUTPUT -pin_name C10 -fixed false
set_io -port_name P9_19 -DIRECTION INOUT -pin_name A10 -fixed false
set_io -port_name P9_20 -DIRECTION INOUT -pin_name A11 -fixed false
set_io -port_name P9_21 -DIRECTION INPUT -pin_name B8 -fixed false
set_io -port_name P9_22 -DIRECTION OUTPUT -pin_name A8 -fixed false
set_io -port_name P9_24 -DIRECTION OUTPUT -pin_name B12 -fixed false
set_io -port_name P9_26 -DIRECTION INPUT -pin_name A7 -fixed false
set_io -port_name P9_28 -DIRECTION OUTPUT -pin_name C11 -fixed false
set_io -port_name P9_29 -DIRECTION INPUT -pin_name F17 -fixed false
set_io -port_name P9_31 -DIRECTION OUTPUT -pin_name E18 -fixed false
set_io -port_name P9_PIN12 -DIRECTION INOUT -pin_name C5 -fixed false
set_io -port_name P9_PIN14 -DIRECTION OUTPUT -pin_name C6 -fixed false
set_io -port_name P9_PIN15 -DIRECTION INOUT -pin_name A5 -fixed false
set_io -port_name P9_PIN16 -DIRECTION OUTPUT -pin_name A6 -fixed false
set_io -port_name P9_PIN23 -DIRECTION INOUT -pin_name C12 -fixed false
set_io -port_name P9_PIN25 -DIRECTION INOUT -pin_name B7 -fixed false
set_io -port_name P9_PIN27 -DIRECTION INOUT -pin_name D11 -fixed false
set_io -port_name P9_PIN30 -DIRECTION INOUT -pin_name F16 -fixed false
set_io -port_name P9_PIN41 -DIRECTION INOUT -pin_name E15 -fixed false
set_io -port_name P9_PIN42 -DIRECTION OUTPUT -pin_name E14 -fixed false
set_io -port_name PHY_INTn -DIRECTION INPUT -pin_name V12 -fixed false
set_io -port_name PHY_RSTn -DIRECTION OUTPUT -pin_name U18 -fixed false
set_io -port_name SD_DET -DIRECTION INPUT -pin_name C7 -fixed false
set_io -port_name USB0_RESETB -DIRECTION OUTPUT -pin_name Y19 -fixed false
set_io -port_name VIO_ENABLE -DIRECTION OUTPUT -pin_name V16 -fixed false

#
# Core cell constraints
#

set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[58\] -fixed false -x 819 -y 133
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_30\[49\] -fixed false -x 846 -y 144
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[15\] -fixed false -x 952 -y 100
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[11\] -fixed false -x 794 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[22\] -fixed false -x 854 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[16\] -fixed false -x 920 -y 102
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_10_1\[18\] -fixed false -x 744 -y 102
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_WRITE_VALID_1 -fixed false -x 853 -y 81
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[28\] -fixed false -x 827 -y 73
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[25\] -fixed false -x 831 -y 112
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[28\] -fixed false -x 953 -y 58
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo\[5\] -fixed false -x 759 -y 136
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[25\] -fixed false -x 765 -y 121
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[39\] -fixed false -x 797 -y 139
set_location -inst_name CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_5 -fixed false -x 755 -y 136
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/wr_en\[2\] -fixed false -x 900 -y 105
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_2\[2\] -fixed false -x 806 -y 78
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[8\] -fixed false -x 944 -y 102
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_VALID_0_sqmuxa_i_i_a2 -fixed false -x 925 -y 66
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[73\] -fixed false -x 945 -y 43
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[17\] -fixed false -x 828 -y 124
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_22\[40\] -fixed false -x 998 -y 102
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk5.brs/sDat\[3\] -fixed false -x 955 -y 121
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/APB_ARBITER_0/in_prdata_0_a3_0\[26\] -fixed false -x 800 -y 60
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[21\] -fixed false -x 896 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA\[13\] -fixed false -x 786 -y 106
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_34\[61\] -fixed false -x 984 -y 66
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_VALID -fixed false -x 928 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA\[4\] -fixed false -x 884 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[27\] -fixed false -x 896 -y 111
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[64\] -fixed false -x 785 -y 52
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/prdata\[2\] -fixed false -x 773 -y 73
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_6\[18\] -fixed false -x 949 -y 108
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[38\] -fixed false -x 903 -y 109
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[58\] -fixed false -x 990 -y 121
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[57\] -fixed false -x 864 -y 145
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[48\] -fixed false -x 996 -y 100
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[1\] -fixed false -x 961 -y 82
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[51\] -fixed false -x 746 -y 55
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_MSG_READ_RNO -fixed false -x 824 -y 81
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/nextState_0\[0\] -fixed false -x 945 -y 87
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[4\] -fixed false -x 852 -y 115
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[9\] -fixed false -x 880 -y 112
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/m61 -fixed false -x 763 -y 108
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk5.brs/nextState_0\[0\] -fixed false -x 996 -y 117
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[14\] -fixed false -x 734 -y 28
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/APB_ARBITER_0/in_prdata_0_a3_0\[2\] -fixed false -x 748 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[7\] -fixed false -x 839 -y 114
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[19\] -fixed false -x 919 -y 102
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[4\] -fixed false -x 918 -y 66
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[30\] -fixed false -x 971 -y 52
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr\[6\] -fixed false -x 810 -y 145
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[13\] -fixed false -x 785 -y 88
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_10_1\[30\] -fixed false -x 782 -y 120
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_AIE -fixed false -x 870 -y 76
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[3\] -fixed false -x 911 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[6\] -fixed false -x 848 -y 102
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_a11_5\[7\] -fixed false -x 811 -y 66
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[59\] -fixed false -x 871 -y 145
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[8\] -fixed false -x 825 -y 114
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[54\] -fixed false -x 828 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/un1_a_penable_0_a2_0_a2 -fixed false -x 851 -y 93
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[23\] -fixed false -x 855 -y 136
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[70\] -fixed false -x 989 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[6\] -fixed false -x 933 -y 79
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_plus1_1_axbxc8 -fixed false -x 986 -y 123
set_location -inst_name CAPE_inst_0/P9_GPIO_0/CoreGPIO_P9_0/CoreGPIO_P9_0/xhdl1.GEN_BITS_1_.gpin2 -fixed false -x 614 -y 7
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[9\] -fixed false -x 868 -y 111
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/un1_b_penable_0_a2_0_a2 -fixed false -x 863 -y 93
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA\[0\] -fixed false -x 882 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_CTRL_READ_RNO_1 -fixed false -x 939 -y 90
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_22\[49\] -fixed false -x 1004 -y 102
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[43\] -fixed false -x 848 -y 49
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[23\] -fixed false -x 830 -y 55
set_location -inst_name CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS\[14\].APB_32.GPOUT_reg\[14\] -fixed false -x 755 -y 43
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/m76 -fixed false -x 746 -y 54
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[16\] -fixed false -x 940 -y 76
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[46\] -fixed false -x 757 -y 25
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[5\] -fixed false -x 774 -y 19
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[0\] -fixed false -x 853 -y 85
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA\[17\] -fixed false -x 834 -y 115
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[24\] -fixed false -x 897 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[15\] -fixed false -x 900 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[30\] -fixed false -x 946 -y 100
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[3\] -fixed false -x 962 -y 94
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr\[6\] -fixed false -x 918 -y 127
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[1\] -fixed false -x 878 -y 40
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/un1_b_penable_1 -fixed false -x 858 -y 75
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[8\] -fixed false -x 990 -y 82
set_location -inst_name CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS_13_.gpin1 -fixed false -x 763 -y 76
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[26\] -fixed false -x 926 -y 40
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[44\] -fixed false -x 946 -y 127
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_6\[57\] -fixed false -x 762 -y 90
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_42\[27\] -fixed false -x 786 -y 138
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[32\] -fixed false -x 985 -y 118
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/un1_b_penable_1 -fixed false -x 857 -y 63
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO\[6\] -fixed false -x 796 -y 144
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_MP -fixed false -x 911 -y 73
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_46\[64\] -fixed false -x 876 -y 51
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[2\] -fixed false -x 978 -y 55
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[0\] -fixed false -x 902 -y 85
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[4\] -fixed false -x 827 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[3\] -fixed false -x 948 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_27\[5\] -fixed false -x 879 -y 102
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_30\[40\] -fixed false -x 829 -y 150
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[2\] -fixed false -x 993 -y 58
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata\[5\] -fixed false -x 876 -y 102
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[51\] -fixed false -x 904 -y 136
set_location -inst_name CAPE_inst_0/P9_GPIO_0/CoreGPIO_P9_0/CoreGPIO_P9_0/xhdl1.GEN_BITS\[14\].APB_32.GPOUT_reg\[14\] -fixed false -x 756 -y 43
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_WRITE_VALID -fixed false -x 850 -y 82
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_8_a2_1\[0\] -fixed false -x 776 -y 60
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA\[19\] -fixed false -x 919 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[26\] -fixed false -x 809 -y 94
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_VALID_1 -fixed false -x 926 -y 66
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[10\] -fixed false -x 836 -y 102
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_6\[11\] -fixed false -x 779 -y 81
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_30\[21\] -fixed false -x 890 -y 45
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_6\[29\] -fixed false -x 765 -y 117
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_42\[57\] -fixed false -x 799 -y 135
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[20\] -fixed false -x 1007 -y 73
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[26\] -fixed false -x 860 -y 46
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[34\] -fixed false -x 971 -y 136
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_6\[67\] -fixed false -x 763 -y 90
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[23\] -fixed false -x 821 -y 94
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[52\] -fixed false -x 989 -y 76
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[11\] -fixed false -x 853 -y 76
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[11\] -fixed false -x 840 -y 22
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[15\] -fixed false -x 881 -y 55
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[12\] -fixed false -x 923 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[28\] -fixed false -x 900 -y 52
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[15\] -fixed false -x 755 -y 94
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1_0_wmux_0_RNI68CE\[5\] -fixed false -x 764 -y 42
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[24\] -fixed false -x 937 -y 52
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[28\] -fixed false -x 797 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/un1_b_penable_1_0_a2_0_a3_0_a2_0 -fixed false -x 779 -y 84
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_81_0_a2\[15\] -fixed false -x 900 -y 63
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[20\] -fixed false -x 788 -y 46
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[57\] -fixed false -x 994 -y 67
set_location -inst_name CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS_9_.gpin2 -fixed false -x 861 -y 34
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[14\] -fixed false -x 831 -y 124
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[26\] -fixed false -x 819 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/prdata_9_iv\[0\] -fixed false -x 835 -y 75
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[22\] -fixed false -x 851 -y 22
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_0\[11\] -fixed false -x 900 -y 60
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[24\] -fixed false -x 897 -y 124
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[43\] -fixed false -x 892 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/_l0.read_data20 -fixed false -x 897 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_36_1\[2\] -fixed false -x 924 -y 69
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[49\] -fixed false -x 969 -y 121
set_location -inst_name CAPE_inst_0/P9_GPIO_0/CoreGPIO_P9_0/CoreGPIO_P9_0/xhdl1.GEN_BITS_1_.gpin3 -fixed false -x 750 -y 55
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA_9_m2s2_i_a3_0_o2_i_a2 -fixed false -x 914 -y 84
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_22\[72\] -fixed false -x 997 -y 93
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[10\] -fixed false -x 781 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[0\] -fixed false -x 992 -y 91
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_18\[57\] -fixed false -x 929 -y 42
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/lnk_m_wdata_iv_2\[0\] -fixed false -x 866 -y 51
set_location -inst_name CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS\[1\].APB_32.GPOUT_reg\[1\] -fixed false -x 746 -y 46
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/prdata_9_0_iv\[7\] -fixed false -x 838 -y 75
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_30\[41\] -fixed false -x 913 -y 54
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty14_a_4_ac0_5_RNIBJ654 -fixed false -x 973 -y 126
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full7_a_4_ac0_3_RNIG1E45 -fixed false -x 971 -y 123
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[31\] -fixed false -x 922 -y 37
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/m48_2 -fixed false -x 744 -y 57
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[23\] -fixed false -x 799 -y 25
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_2\[35\] -fixed false -x 988 -y 69
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[59\] -fixed false -x 926 -y 118
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[7\] -fixed false -x 983 -y 61
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3\[28\] -fixed false -x 777 -y 111
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_plus1_1_axbxc7 -fixed false -x 767 -y 138
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[7\] -fixed false -x 853 -y 66
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_MSG_READ_RNO_1 -fixed false -x 946 -y 90
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[15\] -fixed false -x 862 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/un1_b_penable_0_a3_0_a2 -fixed false -x 815 -y 81
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_30\[2\] -fixed false -x 865 -y 135
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[19\] -fixed false -x 937 -y 76
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[12\] -fixed false -x 891 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[12\] -fixed false -x 829 -y 70
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[26\] -fixed false -x 808 -y 55
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/m44 -fixed false -x 864 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_0\[23\] -fixed false -x 853 -y 60
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata\[3\] -fixed false -x 974 -y 51
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/N_2583_i_i_o2 -fixed false -x 857 -y 81
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[24\] -fixed false -x 828 -y 31
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk6.corepwm_pwm_gen/PWM_output_generation\[1\].genblk1.un1_pwm_enable_reg -fixed false -x 799 -y 24
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr\[2\] -fixed false -x 770 -y 127
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[19\] -fixed false -x 871 -y 61
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[17\] -fixed false -x 824 -y 117
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/wr_en\[0\] -fixed false -x 875 -y 81
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[0\] -fixed false -x 829 -y 22
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[27\] -fixed false -x 937 -y 61
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_2\[49\] -fixed false -x 907 -y 135
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[16\] -fixed false -x 884 -y 100
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[65\] -fixed false -x 745 -y 127
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[43\] -fixed false -x 815 -y 25
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_6\[56\] -fixed false -x 812 -y 90
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_45_0_a2\[19\] -fixed false -x 806 -y 108
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[9\] -fixed false -x 959 -y 94
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[1\] -fixed false -x 935 -y 90
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[0\] -fixed false -x 891 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[26\] -fixed false -x 798 -y 97
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[26\] -fixed false -x 866 -y 40
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_2\[75\] -fixed false -x 963 -y 111
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[24\] -fixed false -x 888 -y 46
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/lnk_m_cs\[14\] -fixed false -x 745 -y 94
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[6\] -fixed false -x 881 -y 100
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[1\] -fixed false -x 827 -y 87
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[17\] -fixed false -x 921 -y 88
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[72\] -fixed false -x 975 -y 124
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_2\[2\] -fixed false -x 797 -y 48
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/un1_CH2_ACK_IRQ -fixed false -x 839 -y 87
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[10\] -fixed false -x 944 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[14\] -fixed false -x 942 -y 85
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/prdata\[29\] -fixed false -x 765 -y 64
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[29\] -fixed false -x 857 -y 46
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[71\] -fixed false -x 884 -y 133
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/APB_ARBITER_0/in_prdata_0_a2\[11\] -fixed false -x 777 -y 84
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[9\] -fixed false -x 891 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[19\] -fixed false -x 847 -y 102
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[3\] -fixed false -x 834 -y 79
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[64\] -fixed false -x 992 -y 136
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/m278 -fixed false -x 758 -y 45
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1_0_wmux_0_RNICL011\[1\] -fixed false -x 790 -y 39
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[13\] -fixed false -x 930 -y 58
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk5.brs/sDat_RNO\[1\] -fixed false -x 1010 -y 96
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_6\[66\] -fixed false -x 867 -y 90
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[3\] -fixed false -x 978 -y 52
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[1\] -fixed false -x 830 -y 22
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[27\] -fixed false -x 878 -y 118
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_plus1_1_axbxc3 -fixed false -x 791 -y 147
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[27\] -fixed false -x 918 -y 37
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[7\] -fixed false -x 855 -y 127
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0\[10\] -fixed false -x 803 -y 81
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[55\] -fixed false -x 1002 -y 64
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[18\] -fixed false -x 993 -y 130
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[53\] -fixed false -x 819 -y 127
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_CTRL_WRITE -fixed false -x 863 -y 79
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[46\] -fixed false -x 803 -y 37
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[61\] -fixed false -x 780 -y 40
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[45\] -fixed false -x 814 -y 139
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[41\] -fixed false -x 997 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA\[19\] -fixed false -x 899 -y 97
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[19\] -fixed false -x 765 -y 28
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[26\] -fixed false -x 862 -y 58
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_i_a2_i_a11_5\[8\] -fixed false -x 795 -y 75
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[48\] -fixed false -x 958 -y 52
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA\[28\] -fixed false -x 764 -y 100
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[41\] -fixed false -x 986 -y 112
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[4\] -fixed false -x 840 -y 31
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[4\] -fixed false -x 896 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[18\] -fixed false -x 956 -y 85
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[44\] -fixed false -x 1000 -y 97
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[43\] -fixed false -x 814 -y 25
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[14\] -fixed false -x 807 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[29\] -fixed false -x 776 -y 120
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[27\] -fixed false -x 932 -y 124
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/un1_a_penable_0_a2_0_a2 -fixed false -x 833 -y 90
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_18\[40\] -fixed false -x 986 -y 117
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[50\] -fixed false -x 752 -y 91
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[10\] -fixed false -x 810 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[13\] -fixed false -x 834 -y 118
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[48\] -fixed false -x 850 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[13\] -fixed false -x 941 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[23\] -fixed false -x 819 -y 82
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[25\] -fixed false -x 858 -y 136
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[53\] -fixed false -x 927 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_CTRL_READ -fixed false -x 863 -y 70
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[31\] -fixed false -x 835 -y 37
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[8\] -fixed false -x 909 -y 121
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_46\[44\] -fixed false -x 845 -y 126
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[61\] -fixed false -x 857 -y 130
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/un1_a_penable_1_0_a3_0_a2 -fixed false -x 845 -y 93
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[18\] -fixed false -x 964 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[20\] -fixed false -x 958 -y 66
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[16\] -fixed false -x 773 -y 97
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[8\] -fixed false -x 899 -y 37
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_0\[26\] -fixed false -x 876 -y 66
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_VALID_0_sqmuxa_0_a2_i -fixed false -x 932 -y 63
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_46\[3\] -fixed false -x 886 -y 99
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_30\[52\] -fixed false -x 833 -y 150
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[60\] -fixed false -x 886 -y 46
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[74\] -fixed false -x 931 -y 136
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/APB_ARBITER_0/in_pready_i_o3 -fixed false -x 776 -y 84
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[24\] -fixed false -x 819 -y 64
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[54\] -fixed false -x 834 -y 151
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo\[2\] -fixed false -x 952 -y 133
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk5.brs/holdDat\[8\] -fixed false -x 955 -y 118
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[3\] -fixed false -x 850 -y 31
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[19\] -fixed false -x 895 -y 99
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_54\[3\] -fixed false -x 839 -y 81
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[12\] -fixed false -x 912 -y 88
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_54_0_a2\[18\] -fixed false -x 829 -y 60
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_MP -fixed false -x 882 -y 79
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[31\] -fixed false -x 827 -y 82
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_45_m1_0\[2\] -fixed false -x 823 -y 90
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[28\] -fixed false -x 978 -y 70
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/iPSELS_0_a2_1_a2\[0\] -fixed false -x 750 -y 66
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[15\] -fixed false -x 956 -y 63
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[19\] -fixed false -x 811 -y 31
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_CTRL_READ_RNO -fixed false -x 836 -y 93
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[22\] -fixed false -x 894 -y 99
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[64\] -fixed false -x 880 -y 52
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/wr_en\[1\] -fixed false -x 937 -y 90
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[48\] -fixed false -x 900 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a\[4\] -fixed false -x 879 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[4\] -fixed false -x 939 -y 73
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/currState_RNIUMK51_1\[1\] -fixed false -x 984 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/_l0.read_data20 -fixed false -x 907 -y 66
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[2\] -fixed false -x 957 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/m67 -fixed false -x 771 -y 39
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA_RNO_0\[3\] -fixed false -x 934 -y 90
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[19\] -fixed false -x 933 -y 109
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[16\] -fixed false -x 885 -y 100
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk6.corepwm_pwm_gen/PWM_output_generation\[1\].genblk1.PWM_int17 -fixed false -x 861 -y 54
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_MSG_READ -fixed false -x 929 -y 64
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO\[3\] -fixed false -x 778 -y 135
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[29\] -fixed false -x 834 -y 31
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/wr_en\[0\] -fixed false -x 872 -y 90
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[10\] -fixed false -x 877 -y 118
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[1\] -fixed false -x 920 -y 67
set_location -inst_name CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS_15_.gpin2 -fixed false -x 784 -y 67
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[2\] -fixed false -x 805 -y 37
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA\[28\] -fixed false -x 937 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[16\] -fixed false -x 911 -y 103
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[12\] -fixed false -x 903 -y 37
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_ACK -fixed false -x 892 -y 76
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_enable_reg1_1_sqmuxa_0_a2 -fixed false -x 759 -y 57
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[6\] -fixed false -x 825 -y 58
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_1/IHC_APB_0/u_mux_p_to_b3/iPRDATA30_2 -fixed false -x 781 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[2\] -fixed false -x 838 -y 79
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[9\] -fixed false -x 919 -y 67
set_location -inst_name CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_1 -fixed false -x 753 -y 136
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[22\] -fixed false -x 878 -y 37
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[14\] -fixed false -x 814 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA\[20\] -fixed false -x 913 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[8\] -fixed false -x 870 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[13\] -fixed false -x 921 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[6\] -fixed false -x 925 -y 58
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/valid_bc -fixed false -x 887 -y 105
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_22\[68\] -fixed false -x 991 -y 99
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[14\] -fixed false -x 886 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_MBX_WRITE_RNO -fixed false -x 858 -y 81
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[51\] -fixed false -x 875 -y 40
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_AIE -fixed false -x 867 -y 85
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[22\] -fixed false -x 817 -y 37
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[26\] -fixed false -x 821 -y 52
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[33\] -fixed false -x 980 -y 121
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1\[18\] -fixed false -x 765 -y 54
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[26\] -fixed false -x 854 -y 73
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_VALID_0_sqmuxa_i_i_a2 -fixed false -x 917 -y 78
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_2\[23\] -fixed false -x 943 -y 138
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[42\] -fixed false -x 994 -y 112
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1\[20\] -fixed false -x 766 -y 54
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_VALID_3_sqmuxa_i_0_0 -fixed false -x 896 -y 93
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_72_m3\[3\] -fixed false -x 887 -y 84
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[70\] -fixed false -x 879 -y 52
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[70\] -fixed false -x 904 -y 112
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[43\] -fixed false -x 761 -y 46
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_MP_RNO -fixed false -x 911 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_MSG_READ -fixed false -x 922 -y 79
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[9\] -fixed false -x 942 -y 55
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_2\[38\] -fixed false -x 913 -y 138
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_36_0_a3\[23\] -fixed false -x 923 -y 96
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/lnk_m_addr_iv_0_2\[0\] -fixed false -x 761 -y 96
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[8\] -fixed false -x 1003 -y 76
set_location -inst_name CLOCKS_AND_RESETS_inst_0/FIC_1_RESET/CORERESET_0/dff_1 -fixed false -x 872 -y 139
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[24\] -fixed false -x 801 -y 34
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_minus1_c7_a0_4 -fixed false -x 964 -y 132
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[4\] -fixed false -x 944 -y 112
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[21\] -fixed false -x 922 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[0\] -fixed false -x 895 -y 82
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo\[4\] -fixed false -x 930 -y 127
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/pready_1 -fixed false -x 886 -y 87
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_54_0_a2\[25\] -fixed false -x 747 -y 93
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_negedge_reg_1_sqmuxa_0_a2 -fixed false -x 778 -y 51
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/last_raddr\[4\] -fixed false -x 761 -y 97
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_46\[15\] -fixed false -x 889 -y 120
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[53\] -fixed false -x 1003 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_54_0_a2\[14\] -fixed false -x 799 -y 90
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[26\] -fixed false -x 793 -y 40
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/valid_a -fixed false -x 831 -y 94
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata\[1\] -fixed false -x 912 -y 75
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/m84 -fixed false -x 766 -y 48
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1_0_wmux_0_RNISROJ\[2\] -fixed false -x 809 -y 78
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[14\] -fixed false -x 845 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[21\] -fixed false -x 921 -y 102
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[15\] -fixed false -x 871 -y 37
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[29\] -fixed false -x 796 -y 31
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[18\] -fixed false -x 826 -y 97
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_18\[20\] -fixed false -x 936 -y 39
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[0\] -fixed false -x 908 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a\[5\] -fixed false -x 928 -y 85
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_1_cZ\[11\] -fixed false -x 751 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[7\] -fixed false -x 916 -y 91
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/m130_1 -fixed false -x 745 -y 57
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[28\] -fixed false -x 882 -y 90
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[3\] -fixed false -x 856 -y 115
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/out_low_psel -fixed false -x 775 -y 84
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr\[7\] -fixed false -x 967 -y 127
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO\[2\] -fixed false -x 773 -y 135
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[17\] -fixed false -x 825 -y 46
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_10\[27\] -fixed false -x 790 -y 120
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[61\] -fixed false -x 767 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[26\] -fixed false -x 932 -y 82
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[12\] -fixed false -x 959 -y 100
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[47\] -fixed false -x 744 -y 91
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[40\] -fixed false -x 763 -y 37
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[62\] -fixed false -x 775 -y 118
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_18\[64\] -fixed false -x 884 -y 51
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1\[8\] -fixed false -x 775 -y 39
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/APB_ARBITER_0/in_prdata_0\[6\] -fixed false -x 745 -y 63
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[6\] -fixed false -x 778 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a\[5\] -fixed false -x 859 -y 103
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_30\[5\] -fixed false -x 829 -y 132
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_34\[27\] -fixed false -x 1008 -y 69
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_6\[51\] -fixed false -x 805 -y 90
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[17\] -fixed false -x 914 -y 88
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_90_i_o2\[31\] -fixed false -x 893 -y 72
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[16\] -fixed false -x 942 -y 76
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_22\[15\] -fixed false -x 997 -y 84
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[1\] -fixed false -x 816 -y 85
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[60\] -fixed false -x 846 -y 43
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_1_cZ\[14\] -fixed false -x 745 -y 81
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_22\[64\] -fixed false -x 1002 -y 93
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[31\] -fixed false -x 865 -y 118
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[36\] -fixed false -x 977 -y 121
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_30\[50\] -fixed false -x 948 -y 51
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[11\] -fixed false -x 770 -y 37
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_7_0_iv_3_78_i_m2 -fixed false -x 793 -y 147
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[16\] -fixed false -x 846 -y 102
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[6\] -fixed false -x 812 -y 37
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[2\] -fixed false -x 881 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_VALID_0_sqmuxa_0_a2_i -fixed false -x 947 -y 66
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[61\] -fixed false -x 924 -y 52
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[21\] -fixed false -x 859 -y 73
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr\[3\] -fixed false -x 822 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[22\] -fixed false -x 955 -y 63
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[31\] -fixed false -x 975 -y 103
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[43\] -fixed false -x 812 -y 28
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[50\] -fixed false -x 948 -y 130
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[29\] -fixed false -x 768 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[1\] -fixed false -x 975 -y 82
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_6\[61\] -fixed false -x 924 -y 117
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/un1_b_penable_1_0_a3_0_a2_1 -fixed false -x 850 -y 93
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[41\] -fixed false -x 947 -y 133
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/control\[5\] -fixed false -x 873 -y 76
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[5\] -fixed false -x 860 -y 118
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[55\] -fixed false -x 990 -y 85
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[9\] -fixed false -x 809 -y 61
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[19\] -fixed false -x 925 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a\[5\] -fixed false -x 850 -y 85
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/prdata\[20\] -fixed false -x 758 -y 70
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_3\[10\] -fixed false -x 744 -y 81
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[4\] -fixed false -x 736 -y 28
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[51\] -fixed false -x 805 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[7\] -fixed false -x 828 -y 105
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_0\[6\] -fixed false -x 812 -y 84
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3\[18\] -fixed false -x 752 -y 102
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[8\] -fixed false -x 874 -y 115
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[23\] -fixed false -x 887 -y 58
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/APB_ARBITER_0/in_prdata_0_a3_0\[3\] -fixed false -x 786 -y 66
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[26\] -fixed false -x 1003 -y 112
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_VALID_1 -fixed false -x 857 -y 90
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_MBX_WRITE -fixed false -x 958 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_CTRL_WRITE_1 -fixed false -x 842 -y 81
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/we_m1_e -fixed false -x 1016 -y 123
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_CTRL_READ -fixed false -x 858 -y 106
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/last_raddr\[22\] -fixed false -x 772 -y 94
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_18\[4\] -fixed false -x 884 -y 108
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full7_a_4_ac0_5 -fixed false -x 791 -y 129
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_18\[51\] -fixed false -x 967 -y 120
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[40\] -fixed false -x 933 -y 46
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[16\] -fixed false -x 975 -y 94
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr_RNIVI68_0\[3\] -fixed false -x 839 -y 144
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk5.brs/holdDat\[1\] -fixed false -x 1019 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[4\] -fixed false -x 977 -y 97
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[42\] -fixed false -x 805 -y 52
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[20\] -fixed false -x 875 -y 58
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[40\] -fixed false -x 748 -y 37
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[25\] -fixed false -x 978 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[0\] -fixed false -x 921 -y 64
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[36\] -fixed false -x 785 -y 49
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_18\[22\] -fixed false -x 948 -y 42
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[70\] -fixed false -x 934 -y 136
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[3\] -fixed false -x 906 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata\[4\] -fixed false -x 896 -y 102
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_3\[29\] -fixed false -x 779 -y 69
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[13\] -fixed false -x 789 -y 31
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/SLAVE_READY -fixed false -x 941 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[7\] -fixed false -x 864 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[24\] -fixed false -x 824 -y 114
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[45\] -fixed false -x 759 -y 46
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[49\] -fixed false -x 958 -y 88
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1_0_wmux_0_RNIC0GP\[11\] -fixed false -x 803 -y 57
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[26\] -fixed false -x 761 -y 100
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b\[0\] -fixed false -x 886 -y 82
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a\[2\] -fixed false -x 898 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[27\] -fixed false -x 768 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[5\] -fixed false -x 926 -y 73
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_7_iv_0_19_i_i_a2_0_4 -fixed false -x 790 -y 147
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[27\] -fixed false -x 916 -y 52
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[14\] -fixed false -x 905 -y 37
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[8\] -fixed false -x 961 -y 67
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_30\[38\] -fixed false -x 973 -y 66
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[12\] -fixed false -x 984 -y 82
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_VALID_1 -fixed false -x 857 -y 105
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1\[19\] -fixed false -x 779 -y 51
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_42\[52\] -fixed false -x 793 -y 138
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[60\] -fixed false -x 919 -y 133
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_3\[25\] -fixed false -x 799 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_6_1\[21\] -fixed false -x 789 -y 111
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[13\] -fixed false -x 920 -y 82
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[27\] -fixed false -x 786 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[12\] -fixed false -x 913 -y 88
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[31\] -fixed false -x 944 -y 85
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[22\] -fixed false -x 838 -y 148
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_MBX_WRITE -fixed false -x 845 -y 82
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk5.brs/sDat_ldmx_2\[2\] -fixed false -x 1017 -y 96
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[61\] -fixed false -x 772 -y 43
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[54\] -fixed false -x 900 -y 121
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_34\[17\] -fixed false -x 973 -y 63
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk5.brs/holdDat\[4\] -fixed false -x 958 -y 118
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_46\[19\] -fixed false -x 878 -y 99
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[24\] -fixed false -x 798 -y 133
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/prdata\[9\] -fixed false -x 866 -y 97
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk5.brs/sDat_26\[1\] -fixed false -x 1007 -y 117
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_2\[45\] -fixed false -x 949 -y 87
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[9\] -fixed false -x 752 -y 31
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg12 -fixed false -x 771 -y 54
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_MBX_WRITE -fixed false -x 883 -y 94
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[55\] -fixed false -x 807 -y 43
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[39\] -fixed false -x 813 -y 25
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_54_0_a2\[17\] -fixed false -x 775 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[22\] -fixed false -x 802 -y 121
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[23\] -fixed false -x 802 -y 25
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA\[24\] -fixed false -x 810 -y 109
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/currState\[1\] -fixed false -x 944 -y 130
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[27\] -fixed false -x 833 -y 136
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[28\] -fixed false -x 886 -y 64
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[46\] -fixed false -x 886 -y 139
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[27\] -fixed false -x 985 -y 130
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[11\] -fixed false -x 788 -y 123
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_30\[56\] -fixed false -x 817 -y 132
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[41\] -fixed false -x 810 -y 25
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/pready_1 -fixed false -x 814 -y 84
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[21\] -fixed false -x 978 -y 88
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[10\] -fixed false -x 911 -y 55
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[33\] -fixed false -x 884 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[26\] -fixed false -x 923 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_VALID_1 -fixed false -x 928 -y 63
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_MBX_WRITE_RNO -fixed false -x 841 -y 81
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[33\] -fixed false -x 837 -y 136
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA\[21\] -fixed false -x 930 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[14\] -fixed false -x 845 -y 102
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full7_a_4_ac0_7_RNINJTI3 -fixed false -x 827 -y 144
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[70\] -fixed false -x 935 -y 133
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_MP_RNO -fixed false -x 878 -y 78
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[4\] -fixed false -x 946 -y 94
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[3\] -fixed false -x 934 -y 70
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/lnk_m_wdata_iv_0_RNIUV4D\[1\] -fixed false -x 840 -y 51
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b\[1\] -fixed false -x 929 -y 70
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[35\] -fixed false -x 1002 -y 112
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[55\] -fixed false -x 940 -y 142
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[20\] -fixed false -x 899 -y 60
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[25\] -fixed false -x 957 -y 46
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[0\] -fixed false -x 769 -y 19
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_WRITE_VALID_1 -fixed false -x 842 -y 87
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[23\] -fixed false -x 775 -y 120
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[64\] -fixed false -x 993 -y 136
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[61\] -fixed false -x 856 -y 130
set_location -inst_name CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_4_1 -fixed false -x 721 -y 215
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_0\[25\] -fixed false -x 882 -y 66
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_0\[7\] -fixed false -x 814 -y 66
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[12\] -fixed false -x 831 -y 58
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[50\] -fixed false -x 784 -y 58
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[30\] -fixed false -x 960 -y 88
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[23\] -fixed false -x 889 -y 55
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b\[1\] -fixed false -x 876 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[31\] -fixed false -x 861 -y 109
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[21\] -fixed false -x 778 -y 28
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[14\] -fixed false -x 846 -y 111
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/lnk_m_addr_iv_0_a2_7_0\[0\] -fixed false -x 759 -y 93
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[28\] -fixed false -x 821 -y 58
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[13\] -fixed false -x 854 -y 124
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/un1_prescale_reg_0_I_45_RNI4UV51 -fixed false -x 838 -y 30
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[3\] -fixed false -x 889 -y 82
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[4\] -fixed false -x 826 -y 67
set_location -inst_name CLOCKS_AND_RESETS_inst_0/OSCILLATOR_160MHz_inst_0/OSCILLATOR_160MHz_0/I_OSC_160_INT/U0_RGB1 -fixed false -x 726 -y 205
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_cZ\[17\] -fixed false -x 777 -y 63
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_54_0_a2\[13\] -fixed false -x 774 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[16\] -fixed false -x 888 -y 84
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_30\[61\] -fixed false -x 924 -y 51
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_2\[29\] -fixed false -x 954 -y 144
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[26\] -fixed false -x 855 -y 22
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_MSG_READ_RNO -fixed false -x 899 -y 87
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[16\] -fixed false -x 990 -y 58
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[10\] -fixed false -x 816 -y 118
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[6\] -fixed false -x 841 -y 118
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[50\] -fixed false -x 930 -y 49
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/m114 -fixed false -x 756 -y 45
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[13\] -fixed false -x 770 -y 58
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_7_0_iv_6_48_i_m2 -fixed false -x 759 -y 138
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_72_m2\[0\] -fixed false -x 911 -y 75
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[27\] -fixed false -x 834 -y 46
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[28\] -fixed false -x 774 -y 73
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[29\] -fixed false -x 869 -y 100
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[65\] -fixed false -x 843 -y 139
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[22\] -fixed false -x 948 -y 76
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[24\] -fixed false -x 779 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[16\] -fixed false -x 870 -y 124
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[6\] -fixed false -x 807 -y 124
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_0\[1\] -fixed false -x 769 -y 63
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_2\[75\] -fixed false -x 914 -y 117
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[21\] -fixed false -x 790 -y 19
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[50\] -fixed false -x 844 -y 127
set_location -inst_name CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_6 -fixed false -x 838 -y 73
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[2\] -fixed false -x 918 -y 76
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_10\[23\] -fixed false -x 854 -y 135
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/lnk_m_wdata_iv_3\[0\] -fixed false -x 869 -y 51
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/AND2_PCIE_0_PERST -fixed false -x 796 -y 96
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_30\[65\] -fixed false -x 840 -y 138
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[48\] -fixed false -x 807 -y 52
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_45_0_a2\[26\] -fixed false -x 758 -y 99
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata\[0\] -fixed false -x 956 -y 93
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_4\[1\] -fixed false -x 792 -y 63
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_18\[38\] -fixed false -x 942 -y 123
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[40\] -fixed false -x 829 -y 151
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[29\] -fixed false -x 925 -y 100
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[26\] -fixed false -x 808 -y 94
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_CTRL_READ_RNO -fixed false -x 858 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[6\] -fixed false -x 969 -y 91
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[17\] -fixed false -x 975 -y 73
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/un1_prdata23_RNIQA2K -fixed false -x 810 -y 84
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[32\] -fixed false -x 948 -y 82
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[5\] -fixed false -x 871 -y 55
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[59\] -fixed false -x 751 -y 55
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a\[3\] -fixed false -x 908 -y 85
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[22\] -fixed false -x 843 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[31\] -fixed false -x 802 -y 124
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[6\] -fixed false -x 877 -y 90
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[9\] -fixed false -x 799 -y 127
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr\[6\] -fixed false -x 966 -y 127
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[26\] -fixed false -x 762 -y 31
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[8\] -fixed false -x 908 -y 40
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[26\] -fixed false -x 797 -y 121
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_34\[35\] -fixed false -x 996 -y 72
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[26\] -fixed false -x 810 -y 43
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[31\] -fixed false -x 739 -y 28
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1\[27\] -fixed false -x 806 -y 45
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[25\] -fixed false -x 850 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[23\] -fixed false -x 845 -y 108
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[53\] -fixed false -x 986 -y 85
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[36\] -fixed false -x 982 -y 67
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat75_fast -fixed false -x 922 -y 45
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[8\] -fixed false -x 912 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_3\[9\] -fixed false -x 788 -y 69
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_2\[21\] -fixed false -x 832 -y 48
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[11\] -fixed false -x 932 -y 112
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[67\] -fixed false -x 883 -y 52
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[35\] -fixed false -x 833 -y 28
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2\[19\] -fixed false -x 766 -y 69
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[72\] -fixed false -x 981 -y 127
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_6\[10\] -fixed false -x 774 -y 102
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/m69 -fixed false -x 783 -y 105
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/APB_ARBITER_0/in_prdata_0_a3_0\[25\] -fixed false -x 748 -y 69
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[22\] -fixed false -x 1002 -y 73
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_2\[21\] -fixed false -x 979 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[29\] -fixed false -x 914 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[22\] -fixed false -x 836 -y 127
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[4\] -fixed false -x 933 -y 90
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk5.brs/holdDat\[3\] -fixed false -x 1018 -y 97
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[36\] -fixed false -x 882 -y 130
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[20\] -fixed false -x 768 -y 106
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/m171_1_1 -fixed false -x 797 -y 57
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[21\] -fixed false -x 852 -y 111
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[60\] -fixed false -x 790 -y 61
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/valid_bc -fixed false -x 887 -y 93
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_8_a2_0\[0\] -fixed false -x 778 -y 60
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[11\] -fixed false -x 855 -y 58
set_location -inst_name CAPE_inst_0/P9_GPIO_0/CoreGPIO_P9_0/CoreGPIO_P9_0/xhdl1.GEN_BITS_1_.gpin1 -fixed false -x 613 -y 7
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[25\] -fixed false -x 832 -y 112
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1\[0\].ram/mem_mem_3_0_RNO -fixed false -x 965 -y 111
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[49\] -fixed false -x 801 -y 139
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[16\] -fixed false -x 791 -y 34
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_46\[20\] -fixed false -x 895 -y 123
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[6\] -fixed false -x 912 -y 97
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[9\] -fixed false -x 862 -y 43
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[68\] -fixed false -x 871 -y 127
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[14\] -fixed false -x 943 -y 46
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b\[0\] -fixed false -x 923 -y 64
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[25\] -fixed false -x 823 -y 127
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[8\] -fixed false -x 873 -y 115
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[18\] -fixed false -x 976 -y 61
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[63\] -fixed false -x 938 -y 43
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[5\] -fixed false -x 902 -y 82
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[4\] -fixed false -x 948 -y 94
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[29\] -fixed false -x 798 -y 19
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[7\] -fixed false -x 857 -y 112
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/prdata\[7\] -fixed false -x 796 -y 79
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[27\] -fixed false -x 800 -y 120
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3\[22\] -fixed false -x 791 -y 102
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_18\[53\] -fixed false -x 956 -y 129
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_2\[19\] -fixed false -x 938 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_54_0_a2\[9\] -fixed false -x 794 -y 90
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[69\] -fixed false -x 980 -y 124
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[14\] -fixed false -x 827 -y 52
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[48\] -fixed false -x 1007 -y 100
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/valid_a -fixed false -x 901 -y 88
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_42\[41\] -fixed false -x 805 -y 138
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[45\] -fixed false -x 909 -y 136
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[18\] -fixed false -x 903 -y 94
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk5.brs/sDat\[5\] -fixed false -x 965 -y 118
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_6\[31\] -fixed false -x 815 -y 105
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[53\] -fixed false -x 880 -y 139
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[39\] -fixed false -x 810 -y 28
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_42\[35\] -fixed false -x 792 -y 132
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[13\] -fixed false -x 953 -y 79
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[19\] -fixed false -x 822 -y 46
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_54_m1\[4\] -fixed false -x 887 -y 69
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[35\] -fixed false -x 884 -y 49
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[69\] -fixed false -x 908 -y 124
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_2\[47\] -fixed false -x 896 -y 141
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA_9_0_a3\[14\] -fixed false -x 783 -y 93
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[31\] -fixed false -x 799 -y 120
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[18\] -fixed false -x 957 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[6\] -fixed false -x 873 -y 64
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_18\[14\] -fixed false -x 943 -y 45
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_18_m3\[1\] -fixed false -x 887 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[28\] -fixed false -x 813 -y 97
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[35\] -fixed false -x 995 -y 118
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[62\] -fixed false -x 887 -y 43
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_42\[18\] -fixed false -x 745 -y 120
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[15\] -fixed false -x 776 -y 34
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_45_0_a2\[17\] -fixed false -x 907 -y 102
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[38\] -fixed false -x 923 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[31\] -fixed false -x 904 -y 79
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[19\] -fixed false -x 885 -y 55
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg12_0 -fixed false -x 772 -y 51
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[22\] -fixed false -x 912 -y 94
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[69\] -fixed false -x 909 -y 124
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[37\] -fixed false -x 993 -y 118
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[28\] -fixed false -x 848 -y 111
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_0_cZ\[8\] -fixed false -x 748 -y 63
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[29\] -fixed false -x 914 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[11\] -fixed false -x 915 -y 82
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[19\] -fixed false -x 1019 -y 70
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_42\[38\] -fixed false -x 804 -y 135
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[1\] -fixed false -x 909 -y 82
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA\[12\] -fixed false -x 763 -y 109
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[2\] -fixed false -x 903 -y 40
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[0\] -fixed false -x 880 -y 40
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[27\] -fixed false -x 890 -y 52
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata\[1\] -fixed false -x 880 -y 102
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/m46 -fixed false -x 896 -y 51
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[48\] -fixed false -x 959 -y 130
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA\[25\] -fixed false -x 890 -y 97
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_0\[18\] -fixed false -x 757 -y 54
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_2\[22\] -fixed false -x 948 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[21\] -fixed false -x 853 -y 127
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[5\] -fixed false -x 852 -y 121
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[18\] -fixed false -x 917 -y 124
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_MBX_WRITE_RNO -fixed false -x 845 -y 75
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg_1_sqmuxa_0_a2 -fixed false -x 751 -y 84
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[26\] -fixed false -x 882 -y 37
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[36\] -fixed false -x 855 -y 130
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_30\[72\] -fixed false -x 876 -y 135
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[15\] -fixed false -x 975 -y 85
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[40\] -fixed false -x 758 -y 37
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_WRITE_VALID -fixed false -x 884 -y 94
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[50\] -fixed false -x 929 -y 49
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_42\[47\] -fixed false -x 744 -y 90
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a\[1\] -fixed false -x 835 -y 82
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b\[3\] -fixed false -x 916 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[19\] -fixed false -x 817 -y 76
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[62\] -fixed false -x 830 -y 28
set_location -inst_name CAPE_inst_0/P9_GPIO_0/CoreGPIO_P9_0/CoreGPIO_P9_0/xhdl1.GEN_BITS\[11\].APB_32.GPOUT_reg\[11\] -fixed false -x 753 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[0\] -fixed false -x 893 -y 103
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[20\] -fixed false -x 781 -y 37
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[8\] -fixed false -x 865 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[8\] -fixed false -x 963 -y 55
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[71\] -fixed false -x 905 -y 118
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[7\] -fixed false -x 776 -y 19
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_WRITE_VALID -fixed false -x 839 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_6_1\[11\] -fixed false -x 778 -y 81
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[13\] -fixed false -x 777 -y 123
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/IRQ -fixed false -x 887 -y 87
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA\[16\] -fixed false -x 906 -y 103
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[46\] -fixed false -x 810 -y 139
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_2\[76\] -fixed false -x 912 -y 132
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_10_1\[26\] -fixed false -x 801 -y 117
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[15\] -fixed false -x 850 -y 112
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[21\] -fixed false -x 798 -y 130
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[35\] -fixed false -x 984 -y 118
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_MP_RNO -fixed false -x 871 -y 102
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[14\] -fixed false -x 847 -y 118
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_30\[60\] -fixed false -x 888 -y 132
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1\[0\].ram/mem_mem_0_0_RNO -fixed false -x 919 -y 111
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_cZ\[16\] -fixed false -x 759 -y 54
set_location -inst_name CAPE_inst_0/P9_GPIO_0/CoreGPIO_P9_0/CoreGPIO_P9_0/xhdl1.GEN_BITS_12_.gpin1 -fixed false -x 765 -y 58
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[18\] -fixed false -x 793 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3\[26\] -fixed false -x 800 -y 117
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[6\] -fixed false -x 807 -y 94
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_54_0_a2\[28\] -fixed false -x 828 -y 60
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/m117 -fixed false -x 764 -y 45
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[52\] -fixed false -x 941 -y 79
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_54_m2\[3\] -fixed false -x 838 -y 81
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_18_m3_1\[0\] -fixed false -x 886 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[23\] -fixed false -x 950 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_2\[5\] -fixed false -x 824 -y 72
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[11\] -fixed false -x 762 -y 73
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[10\] -fixed false -x 915 -y 88
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[9\] -fixed false -x 989 -y 58
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[36\] -fixed false -x 891 -y 79
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA\[20\] -fixed false -x 792 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_90_m2\[5\] -fixed false -x 923 -y 63
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[46\] -fixed false -x 940 -y 136
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_0\[31\] -fixed false -x 946 -y 60
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_42\[34\] -fixed false -x 811 -y 129
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a\[5\] -fixed false -x 876 -y 85
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[31\] -fixed false -x 860 -y 22
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[43\] -fixed false -x 921 -y 145
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[18\] -fixed false -x 847 -y 139
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_22\[13\] -fixed false -x 984 -y 102
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_30\[56\] -fixed false -x 895 -y 132
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[14\] -fixed false -x 991 -y 103
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[45\] -fixed false -x 811 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[15\] -fixed false -x 885 -y 121
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/un1_CH3_MSG_PRESENT_IRQ -fixed false -x 843 -y 78
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[51\] -fixed false -x 999 -y 100
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[29\] -fixed false -x 950 -y 55
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_2\[32\] -fixed false -x 870 -y 129
set_location -inst_name CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_8/U0_RGB1 -fixed false -x 726 -y 123
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_AIE -fixed false -x 945 -y 94
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[60\] -fixed false -x 920 -y 133
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[12\] -fixed false -x 945 -y 76
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_ACK_2_sqmuxa_i -fixed false -x 938 -y 93
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNITGO61\[7\] -fixed false -x 838 -y 144
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_1/IHC_APB_0/iPSELS_0_a11_0_a2\[8\] -fixed false -x 788 -y 84
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[58\] -fixed false -x 798 -y 136
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[31\] -fixed false -x 836 -y 105
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b\[2\] -fixed false -x 880 -y 73
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk5.brs/holdDat\[9\] -fixed false -x 949 -y 118
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/prdata_4_sqmuxa -fixed false -x 857 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[3\] -fixed false -x 937 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[16\] -fixed false -x 819 -y 76
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[31\] -fixed false -x 882 -y 61
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[13\] -fixed false -x 1001 -y 76
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[13\] -fixed false -x 893 -y 52
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_WRITE_VALID_1 -fixed false -x 855 -y 81
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[6\] -fixed false -x 856 -y 145
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_18\[47\] -fixed false -x 950 -y 129
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[6\] -fixed false -x 874 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[15\] -fixed false -x 905 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[25\] -fixed false -x 774 -y 120
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata\[31\] -fixed false -x 812 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[15\] -fixed false -x 903 -y 64
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[27\] -fixed false -x 974 -y 109
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_6\[37\] -fixed false -x 968 -y 75
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_2\[21\] -fixed false -x 768 -y 45
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_30\[31\] -fixed false -x 835 -y 135
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[3\] -fixed false -x 879 -y 40
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_VALID_45_iv -fixed false -x 897 -y 90
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_18\[57\] -fixed false -x 996 -y 120
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[23\] -fixed false -x 949 -y 76
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[46\] -fixed false -x 994 -y 85
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[27\] -fixed false -x 893 -y 55
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[2\] -fixed false -x 858 -y 115
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[18\] -fixed false -x 831 -y 121
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/m119_1_1 -fixed false -x 763 -y 45
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty -fixed false -x 941 -y 112
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[34\] -fixed false -x 986 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/APB_ARBITER_0/in_prdata_0\[16\] -fixed false -x 759 -y 81
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[17\] -fixed false -x 780 -y 91
set_location -inst_name CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_9 -fixed false -x 755 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_MPIE -fixed false -x 929 -y 76
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/mp_irq_a -fixed false -x 881 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[11\] -fixed false -x 853 -y 124
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[29\] -fixed false -x 797 -y 28
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_2\[10\] -fixed false -x 802 -y 81
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_46\[32\] -fixed false -x 889 -y 123
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[61\] -fixed false -x 907 -y 124
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[37\] -fixed false -x 982 -y 73
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[51\] -fixed false -x 938 -y 88
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata\[3\] -fixed false -x 834 -y 78
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[2\] -fixed false -x 929 -y 82
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[22\] -fixed false -x 962 -y 55
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_45_0_a2\[14\] -fixed false -x 756 -y 99
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[50\] -fixed false -x 847 -y 127
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA\[29\] -fixed false -x 926 -y 103
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[4\] -fixed false -x 744 -y 28
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[15\] -fixed false -x 895 -y 111
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[46\] -fixed false -x 972 -y 79
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_90_m3_1\[1\] -fixed false -x 915 -y 63
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[67\] -fixed false -x 986 -y 67
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[72\] -fixed false -x 926 -y 136
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[2\] -fixed false -x 827 -y 64
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_2\[17\] -fixed false -x 972 -y 72
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/we -fixed false -x 795 -y 141
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[31\] -fixed false -x 823 -y 52
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_7_iv_0_19_i_i_a2_1_0 -fixed false -x 1006 -y 126
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[64\] -fixed false -x 825 -y 34
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[2\] -fixed false -x 880 -y 70
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[22\] -fixed false -x 823 -y 64
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[11\] -fixed false -x 777 -y 28
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[4\] -fixed false -x 776 -y 40
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_18\[72\] -fixed false -x 935 -y 129
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/un1_a_penable_0_a2_0_a2_1_a2 -fixed false -x 849 -y 93
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_54_0_a2\[6\] -fixed false -x 792 -y 90
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_ACK -fixed false -x 875 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[5\] -fixed false -x 945 -y 73
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[3\] -fixed false -x 987 -y 91
set_location -inst_name CLOCKS_AND_RESETS_inst_0/FIC_1_RESET/CORERESET_0/dff_6 -fixed false -x 871 -y 139
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_10\[59\] -fixed false -x 974 -y 141
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[62\] -fixed false -x 985 -y 121
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA_RNO_0\[0\] -fixed false -x 932 -y 90
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[71\] -fixed false -x 904 -y 118
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[3\] -fixed false -x 887 -y 85
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[30\] -fixed false -x 800 -y 96
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr\[3\] -fixed false -x 783 -y 118
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/last_raddr\[8\] -fixed false -x 765 -y 94
set_location -inst_name CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_12 -fixed false -x 722 -y 1
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[10\] -fixed false -x 985 -y 103
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[42\] -fixed false -x 904 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[2\] -fixed false -x 887 -y 81
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/un1_prescale_reg_0_I_45_RNIUJQ9 -fixed false -x 868 -y 60
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1_0_wmux_0_RNI24CE\[3\] -fixed false -x 781 -y 48
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a\[3\] -fixed false -x 888 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[21\] -fixed false -x 923 -y 91
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/currState_RNIENV9\[1\] -fixed false -x 936 -y 129
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[11\] -fixed false -x 775 -y 124
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_MPIE -fixed false -x 867 -y 76
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[12\] -fixed false -x 761 -y 124
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[16\] -fixed false -x 931 -y 109
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_30\[58\] -fixed false -x 818 -y 132
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[9\] -fixed false -x 823 -y 105
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[16\] -fixed false -x 827 -y 76
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/m46 -fixed false -x 755 -y 54
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[14\] -fixed false -x 886 -y 90
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/APB_ARBITER_0/in_prdata_0\[12\] -fixed false -x 748 -y 72
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[40\] -fixed false -x 987 -y 118
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[51\] -fixed false -x 825 -y 61
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_3\[14\] -fixed false -x 783 -y 69
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_7_iv_34_i_i_o2 -fixed false -x 756 -y 138
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[20\] -fixed false -x 845 -y 112
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[6\] -fixed false -x 846 -y 31
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[30\] -fixed false -x 987 -y 94
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[61\] -fixed false -x 924 -y 118
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[60\] -fixed false -x 950 -y 139
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[30\] -fixed false -x 893 -y 124
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[0\] -fixed false -x 843 -y 85
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[1\] -fixed false -x 923 -y 76
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[7\] -fixed false -x 792 -y 124
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/valid_b -fixed false -x 852 -y 70
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[53\] -fixed false -x 900 -y 148
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[18\] -fixed false -x 964 -y 49
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[17\] -fixed false -x 803 -y 34
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_54_0_a2\[20\] -fixed false -x 769 -y 96
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[52\] -fixed false -x 925 -y 46
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[15\] -fixed false -x 851 -y 70
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[5\] -fixed false -x 986 -y 82
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_MSG_READ_RNO_0 -fixed false -x 891 -y 93
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[24\] -fixed false -x 998 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[11\] -fixed false -x 906 -y 94
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA\[15\] -fixed false -x 929 -y 103
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[5\] -fixed false -x 905 -y 40
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_AIE -fixed false -x 874 -y 85
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[57\] -fixed false -x 766 -y 25
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA\[21\] -fixed false -x 757 -y 103
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[54\] -fixed false -x 754 -y 58
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[4\] -fixed false -x 873 -y 100
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_42\[48\] -fixed false -x 816 -y 126
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/wr_en\[1\] -fixed false -x 874 -y 81
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata\[0\] -fixed false -x 974 -y 54
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_6\[36\] -fixed false -x 966 -y 75
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[31\] -fixed false -x 978 -y 130
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/lnk_m_cs\[3\] -fixed false -x 751 -y 97
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_enable_reg1_1_sqmuxa_0_o2 -fixed false -x 756 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[15\] -fixed false -x 764 -y 112
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[7\] -fixed false -x 918 -y 94
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[32\] -fixed false -x 829 -y 136
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[21\] -fixed false -x 981 -y 100
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[24\] -fixed false -x 838 -y 103
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[16\] -fixed false -x 732 -y 70
set_location -inst_name CAPE_inst_0/P9_GPIO_0/CoreGPIO_P9_0/CoreGPIO_P9_0/xhdl1.GEN_BITS_12_.gpin3 -fixed false -x 744 -y 73
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[23\] -fixed false -x 783 -y 31
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[11\] -fixed false -x 949 -y 64
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[24\] -fixed false -x 974 -y 70
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_2\[1\] -fixed false -x 789 -y 39
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[14\] -fixed false -x 899 -y 52
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[31\] -fixed false -x 961 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[22\] -fixed false -x 953 -y 61
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[12\] -fixed false -x 919 -y 58
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[8\] -fixed false -x 864 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA_9_1\[0\] -fixed false -x 927 -y 93
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[54\] -fixed false -x 825 -y 127
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[7\] -fixed false -x 837 -y 105
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_34\[51\] -fixed false -x 938 -y 87
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_2\[36\] -fixed false -x 980 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[23\] -fixed false -x 956 -y 61
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[76\] -fixed false -x 917 -y 133
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO_0\[6\] -fixed false -x 950 -y 126
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[11\] -fixed false -x 952 -y 79
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_90_m2\[0\] -fixed false -x 922 -y 63
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[12\] -fixed false -x 768 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA\[5\] -fixed false -x 924 -y 94
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/APB_ARBITER_0/in_prdata_0\[20\] -fixed false -x 765 -y 81
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[50\] -fixed false -x 799 -y 139
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[10\] -fixed false -x 901 -y 37
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[4\] -fixed false -x 887 -y 72
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/m37_0_2 -fixed false -x 759 -y 48
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[44\] -fixed false -x 925 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_CTRL_READ -fixed false -x 950 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_VALID_2_sqmuxa -fixed false -x 836 -y 84
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[31\] -fixed false -x 905 -y 94
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[33\] -fixed false -x 955 -y 46
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[20\] -fixed false -x 963 -y 67
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[19\] -fixed false -x 965 -y 46
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_MP_RNO -fixed false -x 930 -y 75
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[22\] -fixed false -x 839 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[7\] -fixed false -x 831 -y 61
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3\[12\] -fixed false -x 781 -y 81
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[19\] -fixed false -x 875 -y 37
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_CTRL_WRITE -fixed false -x 862 -y 91
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[41\] -fixed false -x 908 -y 142
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_30\[35\] -fixed false -x 920 -y 54
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[63\] -fixed false -x 937 -y 43
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_VALID_3_sqmuxa_i_0_0 -fixed false -x 941 -y 66
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_81_m2\[1\] -fixed false -x 910 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[1\] -fixed false -x 975 -y 55
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1\[21\] -fixed false -x 838 -y 48
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[20\] -fixed false -x 747 -y 121
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[14\] -fixed false -x 914 -y 40
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_30\[36\] -fixed false -x 882 -y 129
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_1\[14\] -fixed false -x 749 -y 63
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[36\] -fixed false -x 889 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[27\] -fixed false -x 859 -y 112
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[1\] -fixed false -x 970 -y 49
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_18\[25\] -fixed false -x 978 -y 108
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[9\] -fixed false -x 760 -y 100
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[28\] -fixed false -x 785 -y 37
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA_9\[3\] -fixed false -x 935 -y 93
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[47\] -fixed false -x 792 -y 52
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_3\[15\] -fixed false -x 783 -y 66
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[48\] -fixed false -x 971 -y 121
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[31\] -fixed false -x 811 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_2\[7\] -fixed false -x 802 -y 63
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/currState\[0\] -fixed false -x 894 -y 79
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/prdata_2_sqmuxa -fixed false -x 873 -y 87
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[60\] -fixed false -x 939 -y 43
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_VALID_3_sqmuxa_i_0_0 -fixed false -x 889 -y 90
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[42\] -fixed false -x 978 -y 136
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[1\] -fixed false -x 910 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[14\] -fixed false -x 837 -y 124
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[53\] -fixed false -x 999 -y 121
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_45_0_a2\[9\] -fixed false -x 762 -y 99
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_VALID -fixed false -x 902 -y 97
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[42\] -fixed false -x 922 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/wr_en\[0\] -fixed false -x 911 -y 99
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[28\] -fixed false -x 832 -y 127
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[59\] -fixed false -x 879 -y 136
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[31\] -fixed false -x 973 -y 100
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_VALID_2_sqmuxa -fixed false -x 896 -y 90
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[65\] -fixed false -x 995 -y 64
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/m125 -fixed false -x 755 -y 57
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_2\[60\] -fixed false -x 950 -y 138
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[16\] -fixed false -x 844 -y 61
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_2\[4\] -fixed false -x 779 -y 48
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[21\] -fixed false -x 822 -y 117
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr\[7\] -fixed false -x 787 -y 118
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[35\] -fixed false -x 902 -y 142
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_AIE9_or_0_0 -fixed false -x 932 -y 66
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[11\] -fixed false -x 896 -y 60
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[27\] -fixed false -x 858 -y 112
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk6.corepwm_pwm_gen/PWM_output_generation\[1\].genblk1.PWM_int_RNO_0\[1\] -fixed false -x 861 -y 63
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[57\] -fixed false -x 928 -y 55
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[10\] -fixed false -x 949 -y 61
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[7\] -fixed false -x 946 -y 70
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_plus1_1_axbxc8 -fixed false -x 758 -y 138
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[9\] -fixed false -x 818 -y 97
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[52\] -fixed false -x 982 -y 121
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/m60 -fixed false -x 871 -y 69
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[38\] -fixed false -x 900 -y 133
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[3\] -fixed false -x 856 -y 85
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_42\[62\] -fixed false -x 775 -y 117
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[42\] -fixed false -x 945 -y 136
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/m48 -fixed false -x 785 -y 69
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_6\[17\] -fixed false -x 953 -y 108
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[30\] -fixed false -x 896 -y 55
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_2\[2\] -fixed false -x 802 -y 75
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_10\[51\] -fixed false -x 853 -y 135
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/wr_en\[3\] -fixed false -x 969 -y 66
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[19\] -fixed false -x 924 -y 79
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/wr_en\[1\] -fixed false -x 873 -y 81
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_45_0_a2\[30\] -fixed false -x 823 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[14\] -fixed false -x 799 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[4\] -fixed false -x 983 -y 52
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3\[16\] -fixed false -x 780 -y 99
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_90_m3\[3\] -fixed false -x 917 -y 63
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[55\] -fixed false -x 939 -y 142
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_MBX_WRITE -fixed false -x 849 -y 82
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[54\] -fixed false -x 898 -y 133
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[24\] -fixed false -x 964 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[15\] -fixed false -x 876 -y 121
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[41\] -fixed false -x 939 -y 88
set_location -inst_name CAPE_inst_0/P9_GPIO_0/CoreGPIO_P9_0/CoreGPIO_P9_0/PRDATA_o_0_i_m2_i_m2\[19\] -fixed false -x 754 -y 45
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[65\] -fixed false -x 878 -y 133
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_45_0_a2\[31\] -fixed false -x 811 -y 108
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata\[3\] -fixed false -x 885 -y 102
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[36\] -fixed false -x 890 -y 142
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/APB_ARBITER_0/in_prdata_0_a3_0\[27\] -fixed false -x 797 -y 60
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[48\] -fixed false -x 809 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_6_1\[27\] -fixed false -x 791 -y 120
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[26\] -fixed false -x 759 -y 123
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[0\] -fixed false -x 891 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[23\] -fixed false -x 913 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[5\] -fixed false -x 905 -y 85
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_22\[41\] -fixed false -x 1002 -y 102
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[33\] -fixed false -x 906 -y 142
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[70\] -fixed false -x 908 -y 118
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[54\] -fixed false -x 975 -y 121
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/lnk_m_cs\[0\] -fixed false -x 761 -y 94
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[58\] -fixed false -x 928 -y 118
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA\[13\] -fixed false -x 916 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[18\] -fixed false -x 844 -y 102
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_6\[71\] -fixed false -x 924 -y 120
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[2\] -fixed false -x 909 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/un1_a_penable_1_0_a3_0_a2 -fixed false -x 862 -y 93
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[52\] -fixed false -x 896 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[13\] -fixed false -x 778 -y 124
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/prdata\[24\] -fixed false -x 794 -y 61
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[25\] -fixed false -x 932 -y 106
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[28\] -fixed false -x 921 -y 121
set_location -inst_name CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS_8_.gpin2 -fixed false -x 784 -y 52
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[34\] -fixed false -x 769 -y 40
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[12\] -fixed false -x 899 -y 106
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[44\] -fixed false -x 869 -y 130
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNICORP\[1\] -fixed false -x 969 -y 126
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_2\[61\] -fixed false -x 948 -y 138
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_MBX_WRITE -fixed false -x 860 -y 79
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/currState\[0\] -fixed false -x 939 -y 130
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[46\] -fixed false -x 871 -y 43
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[9\] -fixed false -x 812 -y 31
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[26\] -fixed false -x 941 -y 55
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[9\] -fixed false -x 990 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_63_m2\[3\] -fixed false -x 851 -y 84
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/APB_ARBITER_0/in_prdata_0\[19\] -fixed false -x 761 -y 69
set_location -inst_name CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_10 -fixed false -x 837 -y 73
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[42\] -fixed false -x 758 -y 127
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/un1_a_penable_1_0_a11_0_a2 -fixed false -x 861 -y 75
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/fifoWr -fixed false -x 977 -y 108
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_1/IHC_APB_0/u_mux_p_to_b3/iPRDATA28 -fixed false -x 779 -y 75
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[27\] -fixed false -x 852 -y 64
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[35\] -fixed false -x 806 -y 130
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[15\] -fixed false -x 793 -y 96
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[37\] -fixed false -x 992 -y 118
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[19\] -fixed false -x 805 -y 55
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[42\] -fixed false -x 760 -y 37
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[4\] -fixed false -x 920 -y 76
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[13\] -fixed false -x 963 -y 79
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[51\] -fixed false -x 896 -y 145
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[60\] -fixed false -x 951 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[24\] -fixed false -x 856 -y 121
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/m41 -fixed false -x 816 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[14\] -fixed false -x 800 -y 108
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_WRITE_VALID_1 -fixed false -x 852 -y 78
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[27\] -fixed false -x 934 -y 100
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_6\[31\] -fixed false -x 845 -y 99
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/m63 -fixed false -x 865 -y 66
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[10\] -fixed false -x 956 -y 106
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_10\[45\] -fixed false -x 985 -y 135
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat75_rep2 -fixed false -x 932 -y 51
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty14_a_4_ac0_1_RNIGTB91 -fixed false -x 779 -y 129
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/currState_RNIUMK51\[1\] -fixed false -x 941 -y 87
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[28\] -fixed false -x 919 -y 37
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[9\] -fixed false -x 865 -y 115
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_2\[6\] -fixed false -x 753 -y 48
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b\[4\] -fixed false -x 930 -y 70
set_location -inst_name CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_15 -fixed false -x 836 -y 73
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[25\] -fixed false -x 855 -y 46
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_42\[41\] -fixed false -x 756 -y 126
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[38\] -fixed false -x 806 -y 43
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[15\] -fixed false -x 831 -y 102
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_18\[50\] -fixed false -x 929 -y 48
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_6_1\[25\] -fixed false -x 827 -y 99
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata\[2\] -fixed false -x 959 -y 93
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/IRQ_1 -fixed false -x 867 -y 96
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[24\] -fixed false -x 809 -y 58
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/un1_b_penable_0_a11_0_a2_1_a2_1_a2 -fixed false -x 827 -y 81
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_ACK_RNO -fixed false -x 893 -y 75
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[20\] -fixed false -x 766 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b\[4\] -fixed false -x 880 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[2\] -fixed false -x 854 -y 85
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_18\[59\] -fixed false -x 925 -y 132
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_0_cZ\[2\] -fixed false -x 752 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/_l1.read_data24_RNIPKCF -fixed false -x 828 -y 78
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1\[5\] -fixed false -x 773 -y 48
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[58\] -fixed false -x 996 -y 64
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_6\[16\] -fixed false -x 947 -y 81
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[22\] -fixed false -x 813 -y 124
set_location -inst_name CLOCKS_AND_RESETS_inst_0/GLITCHLESS_MUX_inst_0/GLITCHLESS_MUX_0/I_CLKINT -fixed false -x 731 -y 0
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1\[10\] -fixed false -x 749 -y 30
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[22\] -fixed false -x 855 -y 73
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/_l1.read_data24_RNIV8SA -fixed false -x 936 -y 63
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[9\] -fixed false -x 773 -y 120
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[71\] -fixed false -x 833 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_36\[29\] -fixed false -x 910 -y 93
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[22\] -fixed false -x 888 -y 55
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/pwm_enable_reg_Z\[1\] -fixed false -x 761 -y 58
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[53\] -fixed false -x 782 -y 136
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[5\] -fixed false -x 939 -y 70
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[25\] -fixed false -x 800 -y 34
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[10\] -fixed false -x 958 -y 61
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[20\] -fixed false -x 906 -y 61
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[18\] -fixed false -x 957 -y 66
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[5\] -fixed false -x 899 -y 73
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_18\[55\] -fixed false -x 941 -y 132
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_10\[69\] -fixed false -x 973 -y 141
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[26\] -fixed false -x 933 -y 82
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_46\[55\] -fixed false -x 895 -y 120
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[21\] -fixed false -x 973 -y 88
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/prdata_9_0_iv\[0\] -fixed false -x 852 -y 96
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[62\] -fixed false -x 915 -y 145
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_2\[45\] -fixed false -x 889 -y 144
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[0\] -fixed false -x 930 -y 73
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_46\[10\] -fixed false -x 822 -y 84
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA\[8\] -fixed false -x 944 -y 103
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[73\] -fixed false -x 1000 -y 94
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[4\] -fixed false -x 940 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[24\] -fixed false -x 822 -y 124
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b\[0\] -fixed false -x 905 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO_0\[3\] -fixed false -x 935 -y 84
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/prdata_9_0_iv_RNO\[8\] -fixed false -x 844 -y 78
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[58\] -fixed false -x 990 -y 100
set_location -inst_name CLOCKS_AND_RESETS_inst_0/FIC_1_RESET/CORERESET_0/dff_7 -fixed false -x 870 -y 139
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_minus1_axbxc3 -fixed false -x 958 -y 132
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[12\] -fixed false -x 892 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[31\] -fixed false -x 789 -y 109
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1_0_wmux_0_RNI66PJ\[7\] -fixed false -x 752 -y 36
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[45\] -fixed false -x 801 -y 40
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_0\[21\] -fixed false -x 908 -y 60
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[6\] -fixed false -x 845 -y 118
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[16\] -fixed false -x 779 -y 37
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[18\] -fixed false -x 842 -y 118
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_6\[45\] -fixed false -x 901 -y 108
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[12\] -fixed false -x 767 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[12\] -fixed false -x 851 -y 121
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_30\[56\] -fixed false -x 930 -y 54
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/prdata\[5\] -fixed false -x 865 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA\[13\] -fixed false -x 785 -y 94
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[27\] -fixed false -x 954 -y 63
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[24\] -fixed false -x 937 -y 139
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_2_RNI642V\[23\] -fixed false -x 777 -y 78
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[21\] -fixed false -x 837 -y 55
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[10\] -fixed false -x 937 -y 97
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO\[3\] -fixed false -x 1003 -y 126
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[18\] -fixed false -x 816 -y 73
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[26\] -fixed false -x 800 -y 133
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/currState\[0\] -fixed false -x 974 -y 124
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[13\] -fixed false -x 825 -y 85
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b\[4\] -fixed false -x 904 -y 76
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[9\] -fixed false -x 757 -y 120
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/last_raddr\[17\] -fixed false -x 748 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[27\] -fixed false -x 859 -y 111
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_2_RNIA82V\[25\] -fixed false -x 768 -y 42
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[6\] -fixed false -x 796 -y 40
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_90_m2\[4\] -fixed false -x 890 -y 66
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[31\] -fixed false -x 843 -y 58
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PREADY_13_1 -fixed false -x 851 -y 90
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[21\] -fixed false -x 831 -y 106
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[19\] -fixed false -x 919 -y 97
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_2\[37\] -fixed false -x 871 -y 129
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[23\] -fixed false -x 820 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_6\[30\] -fixed false -x 814 -y 105
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[22\] -fixed false -x 747 -y 124
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[49\] -fixed false -x 908 -y 136
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[11\] -fixed false -x 902 -y 52
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[21\] -fixed false -x 854 -y 130
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/m34 -fixed false -x 894 -y 63
set_location -inst_name CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/PRDATA_o_0_i_m2_i_m2\[0\] -fixed false -x 741 -y 96
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/m23_2_0 -fixed false -x 786 -y 51
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/prdata\[6\] -fixed false -x 807 -y 85
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[11\] -fixed false -x 925 -y 112
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[37\] -fixed false -x 969 -y 76
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_2\[12\] -fixed false -x 758 -y 36
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[23\] -fixed false -x 875 -y 64
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[16\] -fixed false -x 841 -y 64
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNO\[0\] -fixed false -x 859 -y 138
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_18\[52\] -fixed false -x 925 -y 45
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[19\] -fixed false -x 945 -y 58
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[7\] -fixed false -x 817 -y 85
set_location -inst_name CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_15_rep_RNI7PT4/U0_RGB1_RGB3 -fixed false -x 723 -y 16
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[51\] -fixed false -x 906 -y 133
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[63\] -fixed false -x 826 -y 28
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[10\] -fixed false -x 774 -y 34
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[39\] -fixed false -x 830 -y 130
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full -fixed false -x 765 -y 130
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_2_RNI0H2H\[3\] -fixed false -x 807 -y 57
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[18\] -fixed false -x 822 -y 37
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[35\] -fixed false -x 954 -y 82
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[13\] -fixed false -x 800 -y 85
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[69\] -fixed false -x 916 -y 118
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[19\] -fixed false -x 852 -y 55
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_minus1_axbxc5 -fixed false -x 958 -y 126
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1_0_wmux_0_RNI22PJ\[5\] -fixed false -x 774 -y 48
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[30\] -fixed false -x 809 -y 124
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_54_0_a3_i\[6\] -fixed false -x 812 -y 93
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_34\[20\] -fixed false -x 997 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[5\] -fixed false -x 879 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_VALID_2_sqmuxa -fixed false -x 853 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/control\[0\] -fixed false -x 828 -y 76
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_27_m2\[3\] -fixed false -x 863 -y 102
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[12\] -fixed false -x 800 -y 46
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[4\] -fixed false -x 949 -y 94
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/currState_RNI5O2V_0\[1\] -fixed false -x 988 -y 108
set_location -inst_name CAPE_inst_0/P9_GPIO_0/CoreGPIO_P9_0/CoreGPIO_P9_0/xhdl1.GEN_BITS_14_.gpin1 -fixed false -x 746 -y 43
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[27\] -fixed false -x 955 -y 112
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[29\] -fixed false -x 763 -y 120
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[20\] -fixed false -x 975 -y 88
set_location -inst_name CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_8 -fixed false -x 720 -y 0
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_18\[47\] -fixed false -x 889 -y 48
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_0_cZ\[14\] -fixed false -x 755 -y 81
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo\[4\] -fixed false -x 998 -y 127
set_location -inst_name CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS_11_.gpin3 -fixed false -x 753 -y 76
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/prdata\[0\] -fixed false -x 868 -y 79
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[38\] -fixed false -x 940 -y 79
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[27\] -fixed false -x 889 -y 61
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_18\[58\] -fixed false -x 990 -y 120
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[31\] -fixed false -x 864 -y 118
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA_9\[5\] -fixed false -x 924 -y 93
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA\[31\] -fixed false -x 888 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[21\] -fixed false -x 912 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[8\] -fixed false -x 798 -y 124
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[62\] -fixed false -x 886 -y 43
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[42\] -fixed false -x 764 -y 37
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/lnk_m_cs\[2\] -fixed false -x 846 -y 52
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_WRITE_VALID_0_sqmuxa_0_a2_1 -fixed false -x 830 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[18\] -fixed false -x 944 -y 55
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3_2\[30\] -fixed false -x 806 -y 105
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[42\] -fixed false -x 759 -y 37
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[20\] -fixed false -x 997 -y 73
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_2\[55\] -fixed false -x 990 -y 84
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_2\[46\] -fixed false -x 991 -y 84
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[27\] -fixed false -x 851 -y 58
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA\[3\] -fixed false -x 878 -y 97
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/int_slaveVALID -fixed false -x 848 -y 138
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[60\] -fixed false -x 927 -y 118
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_72_m2\[5\] -fixed false -x 909 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[0\] -fixed false -x 943 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[8\] -fixed false -x 957 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[30\] -fixed false -x 923 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[14\] -fixed false -x 860 -y 67
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty14_a_4_ac0_1_RNI3J9N -fixed false -x 837 -y 144
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_10\[16\] -fixed false -x 840 -y 129
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[71\] -fixed false -x 888 -y 127
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[16\] -fixed false -x 743 -y 70
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[32\] -fixed false -x 796 -y 130
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3_2\[23\] -fixed false -x 813 -y 117
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[36\] -fixed false -x 938 -y 124
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[35\] -fixed false -x 796 -y 49
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_34\[5\] -fixed false -x 986 -y 57
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk5.brs/sDat\[1\] -fixed false -x 782 -y 127
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[17\] -fixed false -x 769 -y 73
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[28\] -fixed false -x 839 -y 61
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_2\[2\] -fixed false -x 761 -y 42
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_2\[65\] -fixed false -x 1003 -y 81
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[28\] -fixed false -x 936 -y 85
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat75 -fixed false -x 925 -y 51
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[30\] -fixed false -x 787 -y 46
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat45 -fixed false -x 942 -y 129
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk5.brs/sDat_ldmx\[3\] -fixed false -x 1014 -y 96
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[27\] -fixed false -x 968 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_6_1\[17\] -fixed false -x 755 -y 111
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo\[6\] -fixed false -x 994 -y 124
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA\[0\] -fixed false -x 878 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_MSG_READ -fixed false -x 858 -y 100
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[59\] -fixed false -x 927 -y 52
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[28\] -fixed false -x 957 -y 103
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_46\[59\] -fixed false -x 877 -y 126
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[21\] -fixed false -x 961 -y 85
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[21\] -fixed false -x 816 -y 124
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1\[29\] -fixed false -x 825 -y 69
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNIJ9UC\[7\] -fixed false -x 778 -y 129
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo\[8\] -fixed false -x 935 -y 127
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[19\] -fixed false -x 967 -y 130
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[1\] -fixed false -x 952 -y 91
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_46\[34\] -fixed false -x 877 -y 48
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[19\] -fixed false -x 974 -y 127
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_MBX_WRITE -fixed false -x 885 -y 94
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_CTRL_WRITE_1 -fixed false -x 886 -y 93
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[20\] -fixed false -x 836 -y 148
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[24\] -fixed false -x 964 -y 88
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[3\] -fixed false -x 956 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/prdata_2_sqmuxa -fixed false -x 808 -y 84
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_6\[11\] -fixed false -x 793 -y 84
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_90_m2\[2\] -fixed false -x 920 -y 63
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[27\] -fixed false -x 799 -y 34
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[70\] -fixed false -x 773 -y 118
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[25\] -fixed false -x 956 -y 46
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_10\[61\] -fixed false -x 972 -y 132
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[30\] -fixed false -x 772 -y 120
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[17\] -fixed false -x 955 -y 79
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[47\] -fixed false -x 957 -y 88
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[30\] -fixed false -x 786 -y 37
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full7_a_4_ac0_3_RNI6TTL -fixed false -x 970 -y 123
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/valid_b -fixed false -x 871 -y 106
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[5\] -fixed false -x 896 -y 37
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/m297_e -fixed false -x 748 -y 84
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata\[0\] -fixed false -x 891 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[22\] -fixed false -x 843 -y 102
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[20\] -fixed false -x 987 -y 130
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_8\[0\] -fixed false -x 786 -y 63
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[29\] -fixed false -x 1004 -y 109
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo\[2\] -fixed false -x 773 -y 136
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/iPSELS_0_a2_0\[2\] -fixed false -x 746 -y 84
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_10_1\[19\] -fixed false -x 787 -y 108
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/m65 -fixed false -x 865 -y 63
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_MBX_WRITE_RNO -fixed false -x 876 -y 93
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/lnk_m_addr_iv_0\[1\] -fixed false -x 759 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_54_0_a2\[9\] -fixed false -x 822 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA_9_0_a2\[23\] -fixed false -x 898 -y 96
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[72\] -fixed false -x 997 -y 94
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[63\] -fixed false -x 874 -y 40
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[42\] -fixed false -x 842 -y 52
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[30\] -fixed false -x 776 -y 28
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat105 -fixed false -x 840 -y 132
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[24\] -fixed false -x 982 -y 109
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_10\[35\] -fixed false -x 980 -y 141
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b\[5\] -fixed false -x 926 -y 94
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_34\[10\] -fixed false -x 979 -y 63
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[40\] -fixed false -x 950 -y 88
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[14\] -fixed false -x 995 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[0\] -fixed false -x 894 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[19\] -fixed false -x 898 -y 73
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[71\] -fixed false -x 978 -y 124
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/m47 -fixed false -x 834 -y 69
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[22\] -fixed false -x 957 -y 76
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[4\] -fixed false -x 832 -y 79
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[20\] -fixed false -x 792 -y 108
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata\[1\] -fixed false -x 901 -y 66
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO\[4\] -fixed false -x 774 -y 135
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[7\] -fixed false -x 847 -y 31
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[44\] -fixed false -x 945 -y 124
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_6_1\[15\] -fixed false -x 825 -y 111
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/pready -fixed false -x 862 -y 82
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[25\] -fixed false -x 967 -y 94
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_2\[54\] -fixed false -x 895 -y 138
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[62\] -fixed false -x 787 -y 61
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA_9_0_a3\[12\] -fixed false -x 932 -y 87
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[28\] -fixed false -x 959 -y 103
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[44\] -fixed false -x 847 -y 43
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_VALID_1_sqmuxa -fixed false -x 906 -y 87
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[3\] -fixed false -x 857 -y 145
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_34\[1\] -fixed false -x 974 -y 60
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[4\] -fixed false -x 977 -y 52
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0\[14\] -fixed false -x 790 -y 84
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[3\] -fixed false -x 885 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[24\] -fixed false -x 936 -y 52
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[26\] -fixed false -x 798 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[7\] -fixed false -x 856 -y 127
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr\[5\] -fixed false -x 773 -y 127
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[5\] -fixed false -x 862 -y 84
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_1/IHC_APB_0/u_mux_p_to_b3/iPRDATA31 -fixed false -x 780 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[16\] -fixed false -x 906 -y 79
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[37\] -fixed false -x 809 -y 28
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[47\] -fixed false -x 896 -y 142
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[1\] -fixed false -x 941 -y 73
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[51\] -fixed false -x 826 -y 61
set_location -inst_name CAPE_inst_0/P9_GPIO_0/CoreGPIO_P9_0/CoreGPIO_P9_0/xhdl1.GEN_BITS_14_.gpin3 -fixed false -x 754 -y 49
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[39\] -fixed false -x 973 -y 118
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[23\] -fixed false -x 760 -y 121
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_7_0_iv_118_i_o2 -fixed false -x 802 -y 144
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA\[9\] -fixed false -x 965 -y 100
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_42\[62\] -fixed false -x 786 -y 135
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_CTRL_READ -fixed false -x 881 -y 106
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[58\] -fixed false -x 803 -y 52
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[51\] -fixed false -x 805 -y 136
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[26\] -fixed false -x 894 -y 111
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[9\] -fixed false -x 939 -y 94
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/ack_irq_a -fixed false -x 817 -y 78
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/prdata_9_0_iv_RNO\[6\] -fixed false -x 846 -y 78
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_negedge_reg_1_sqmuxa_1_2_a2 -fixed false -x 770 -y 51
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_2\[42\] -fixed false -x 900 -y 141
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg_1_sqmuxa_0_a2 -fixed false -x 767 -y 57
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_VALID_9_iv_0_0_tz -fixed false -x 894 -y 93
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[16\] -fixed false -x 854 -y 52
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[30\] -fixed false -x 828 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[7\] -fixed false -x 855 -y 111
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr\[1\] -fixed false -x 961 -y 127
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_10\[12\] -fixed false -x 777 -y 99
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[71\] -fixed false -x 902 -y 124
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[3\] -fixed false -x 966 -y 46
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[53\] -fixed false -x 891 -y 133
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[4\] -fixed false -x 792 -y 34
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA\[28\] -fixed false -x 888 -y 112
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[25\] -fixed false -x 901 -y 64
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_minus1_axbxc4 -fixed false -x 1007 -y 123
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[20\] -fixed false -x 967 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3_2\[28\] -fixed false -x 776 -y 111
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[11\] -fixed false -x 776 -y 97
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[55\] -fixed false -x 869 -y 145
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata\[2\] -fixed false -x 980 -y 54
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_18\[18\] -fixed false -x 972 -y 111
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/m201_2 -fixed false -x 787 -y 54
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_30\[21\] -fixed false -x 853 -y 129
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[2\] -fixed false -x 897 -y 103
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1_0_wmux_0_RNIQGIP\[27\] -fixed false -x 804 -y 45
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[10\] -fixed false -x 877 -y 114
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[0\] -fixed false -x 815 -y 31
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a\[5\] -fixed false -x 893 -y 67
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[15\] -fixed false -x 819 -y 37
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[7\] -fixed false -x 952 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/un1_CH4_MSG_PRESENT_IRQ -fixed false -x 869 -y 84
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[22\] -fixed false -x 791 -y 19
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_18\[20\] -fixed false -x 973 -y 111
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[2\] -fixed false -x 865 -y 100
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_45_m1\[2\] -fixed false -x 888 -y 81
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_18\[53\] -fixed false -x 999 -y 120
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA\[10\] -fixed false -x 802 -y 109
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[21\] -fixed false -x 939 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[29\] -fixed false -x 893 -y 111
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/wr_en\[1\] -fixed false -x 872 -y 81
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_42\[46\] -fixed false -x 810 -y 138
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[26\] -fixed false -x 960 -y 130
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_ACK -fixed false -x 876 -y 79
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_CTRL_READ -fixed false -x 833 -y 85
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[38\] -fixed false -x 907 -y 109
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/currState_RNI5O2V_1\[1\] -fixed false -x 993 -y 108
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[13\] -fixed false -x 792 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[10\] -fixed false -x 826 -y 121
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[23\] -fixed false -x 936 -y 145
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[17\] -fixed false -x 905 -y 106
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[58\] -fixed false -x 933 -y 133
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[1\] -fixed false -x 903 -y 85
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_2\[33\] -fixed false -x 906 -y 141
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_46\[4\] -fixed false -x 873 -y 99
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[10\] -fixed false -x 770 -y 121
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[16\] -fixed false -x 920 -y 72
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo\[6\] -fixed false -x 761 -y 136
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[28\] -fixed false -x 856 -y 73
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_54_0_a2_0_0_a2\[19\] -fixed false -x 817 -y 81
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/lnk_m_cs\[12\] -fixed false -x 767 -y 85
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[63\] -fixed false -x 980 -y 106
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[6\] -fixed false -x 889 -y 136
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_4\[0\] -fixed false -x 786 -y 69
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[3\] -fixed false -x 760 -y 73
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_3\[1\] -fixed false -x 780 -y 63
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[64\] -fixed false -x 769 -y 55
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[11\] -fixed false -x 788 -y 28
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_ACK_RNO -fixed false -x 908 -y 72
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[29\] -fixed false -x 950 -y 76
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/prdata20 -fixed false -x 866 -y 72
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[11\] -fixed false -x 766 -y 73
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[7\] -fixed false -x 907 -y 40
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_2\[26\] -fixed false -x 960 -y 129
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[41\] -fixed false -x 985 -y 112
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_8\[0\] -fixed false -x 768 -y 63
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[28\] -fixed false -x 1005 -y 112
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_8_m3_1\[0\] -fixed false -x 783 -y 63
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[40\] -fixed false -x 999 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[6\] -fixed false -x 823 -y 82
set_location -inst_name CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS_11_.gpin1 -fixed false -x 612 -y 7
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_90_m3\[5\] -fixed false -x 913 -y 63
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty14_a_4_ac0_1 -fixed false -x 777 -y 129
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full -fixed false -x 992 -y 124
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[45\] -fixed false -x 901 -y 109
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[66\] -fixed false -x 868 -y 127
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[21\] -fixed false -x 978 -y 133
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[24\] -fixed false -x 795 -y 133
set_location -inst_name CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS\[0\].APB_32.GPOUT_reg\[0\] -fixed false -x 740 -y 43
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_2\[9\] -fixed false -x 811 -y 51
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[31\] -fixed false -x 855 -y 66
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[11\] -fixed false -x 839 -y 118
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[21\] -fixed false -x 818 -y 37
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr\[7\] -fixed false -x 907 -y 130
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[0\] -fixed false -x 826 -y 87
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr\[0\] -fixed false -x 769 -y 118
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/valid_bc -fixed false -x 951 -y 69
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/pwm_enable_reg_Z\[2\] -fixed false -x 763 -y 58
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[68\] -fixed false -x 908 -y 112
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_MBX_WRITE -fixed false -x 860 -y 82
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[50\] -fixed false -x 834 -y 130
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_34\[43\] -fixed false -x 974 -y 78
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_30\[57\] -fixed false -x 864 -y 144
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[13\] -fixed false -x 824 -y 85
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_MP -fixed false -x 889 -y 76
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_0\[22\] -fixed false -x 808 -y 66
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[46\] -fixed false -x 977 -y 79
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[20\] -fixed false -x 824 -y 37
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[0\] -fixed false -x 820 -y 58
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[22\] -fixed false -x 819 -y 94
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[24\] -fixed false -x 970 -y 88
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/valid_a_RNO -fixed false -x 854 -y 105
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[22\] -fixed false -x 794 -y 108
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[21\] -fixed false -x 956 -y 66
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[69\] -fixed false -x 977 -y 106
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[52\] -fixed false -x 891 -y 58
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[48\] -fixed false -x 890 -y 145
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[27\] -fixed false -x 917 -y 73
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/currState_RNIAR5N\[1\] -fixed false -x 910 -y 54
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/prdata\[12\] -fixed false -x 746 -y 85
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[29\] -fixed false -x 889 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_AIE9_1 -fixed false -x 852 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[25\] -fixed false -x 975 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[2\] -fixed false -x 901 -y 76
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/control\[6\] -fixed false -x 842 -y 79
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_42\[34\] -fixed false -x 780 -y 138
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/m199 -fixed false -x 790 -y 54
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[25\] -fixed false -x 871 -y 142
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full7_a_4_ac0_5_RNIB0UL -fixed false -x 790 -y 129
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[14\] -fixed false -x 879 -y 91
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_42\[59\] -fixed false -x 784 -y 135
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/APB_ARBITER_0/in_prdata_0\[4\] -fixed false -x 752 -y 72
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[43\] -fixed false -x 945 -y 79
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[53\] -fixed false -x 890 -y 133
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[25\] -fixed false -x 774 -y 121
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[17\] -fixed false -x 841 -y 121
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[12\] -fixed false -x 856 -y 31
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[57\] -fixed false -x 904 -y 124
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_54\[4\] -fixed false -x 837 -y 81
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_30\[41\] -fixed false -x 845 -y 144
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[35\] -fixed false -x 921 -y 55
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk5.brs/currState\[1\] -fixed false -x 1005 -y 118
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_6\[42\] -fixed false -x 904 -y 108
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[46\] -fixed false -x 991 -y 85
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[61\] -fixed false -x 861 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[9\] -fixed false -x 957 -y 94
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_CTRL_WRITE_1 -fixed false -x 860 -y 90
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[27\] -fixed false -x 912 -y 73
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[21\] -fixed false -x 825 -y 106
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[73\] -fixed false -x 936 -y 43
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[8\] -fixed false -x 756 -y 123
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[65\] -fixed false -x 1003 -y 82
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[6\] -fixed false -x 842 -y 124
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[5\] -fixed false -x 919 -y 100
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[30\] -fixed false -x 809 -y 34
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[14\] -fixed false -x 949 -y 85
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[1\] -fixed false -x 895 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[9\] -fixed false -x 938 -y 55
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/wr_en\[2\] -fixed false -x 970 -y 66
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[22\] -fixed false -x 860 -y 31
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/prdata\[3\] -fixed false -x 870 -y 85
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[49\] -fixed false -x 970 -y 121
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[24\] -fixed false -x 944 -y 40
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full7_a_4_ac0_7_RNIK5ME -fixed false -x 826 -y 144
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[26\] -fixed false -x 892 -y 55
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[23\] -fixed false -x 907 -y 58
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[66\] -fixed false -x 999 -y 82
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_42\[70\] -fixed false -x 853 -y 138
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[22\] -fixed false -x 913 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[16\] -fixed false -x 821 -y 117
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3_2\[13\] -fixed false -x 782 -y 93
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[32\] -fixed false -x 899 -y 124
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[23\] -fixed false -x 888 -y 72
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr\[2\] -fixed false -x 914 -y 127
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[41\] -fixed false -x 815 -y 91
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[23\] -fixed false -x 780 -y 52
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[31\] -fixed false -x 932 -y 58
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[6\] -fixed false -x 800 -y 100
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[0\] -fixed false -x 828 -y 79
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/prdata\[8\] -fixed false -x 804 -y 85
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/APB_ARBITER_0/in_prdata_0\[31\] -fixed false -x 790 -y 75
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk5.brs/sDat\[1\] -fixed false -x 1007 -y 118
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_VALID_1_sqmuxa -fixed false -x 945 -y 66
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[32\] -fixed false -x 991 -y 118
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_45_m2\[0\] -fixed false -x 886 -y 81
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[12\] -fixed false -x 847 -y 111
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[37\] -fixed false -x 887 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_MPIE -fixed false -x 872 -y 85
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_minus1_axbxc6 -fixed false -x 953 -y 126
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[29\] -fixed false -x 842 -y 58
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[5\] -fixed false -x 917 -y 106
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNICORP_0\[1\] -fixed false -x 970 -y 126
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[64\] -fixed false -x 866 -y 145
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_3\[3\] -fixed false -x 815 -y 69
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[0\] -fixed false -x 771 -y 37
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b\[0\] -fixed false -x 927 -y 94
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[18\] -fixed false -x 856 -y 76
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_10\[3\] -fixed false -x 888 -y 135
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/APB_ARBITER_0/in_prdata_0_a2_0\[11\] -fixed false -x 774 -y 84
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[19\] -fixed false -x 798 -y 120
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[18\] -fixed false -x 861 -y 72
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_minus1_c7_a0 -fixed false -x 789 -y 147
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[31\] -fixed false -x 847 -y 105
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[24\] -fixed false -x 843 -y 133
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[7\] -fixed false -x 858 -y 127
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[2\] -fixed false -x 919 -y 76
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_0\[21\] -fixed false -x 778 -y 84
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[39\] -fixed false -x 846 -y 40
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[17\] -fixed false -x 910 -y 106
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[9\] -fixed false -x 938 -y 58
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_18\[18\] -fixed false -x 992 -y 129
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[34\] -fixed false -x 944 -y 127
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_2_RNI6N2H\[6\] -fixed false -x 801 -y 45
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[22\] -fixed false -x 871 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[27\] -fixed false -x 909 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/control\[0\] -fixed false -x 857 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[3\] -fixed false -x 825 -y 91
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[24\] -fixed false -x 821 -y 61
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[35\] -fixed false -x 801 -y 49
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[24\] -fixed false -x 793 -y 19
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[31\] -fixed false -x 820 -y 106
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[27\] -fixed false -x 818 -y 124
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/lnk_m_cs\[10\] -fixed false -x 756 -y 85
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_VALID_27_iv_0_0_tz -fixed false -x 863 -y 105
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[60\] -fixed false -x 794 -y 136
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[46\] -fixed false -x 815 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[18\] -fixed false -x 941 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[26\] -fixed false -x 876 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[17\] -fixed false -x 899 -y 85
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_2\[29\] -fixed false -x 784 -y 45
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[3\] -fixed false -x 995 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[17\] -fixed false -x 770 -y 105
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[52\] -fixed false -x 810 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a\[2\] -fixed false -x 885 -y 97
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_18\[61\] -fixed false -x 984 -y 120
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[5\] -fixed false -x 809 -y 64
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[31\] -fixed false -x 913 -y 124
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr\[0\] -fixed false -x 925 -y 130
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[30\] -fixed false -x 921 -y 37
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[39\] -fixed false -x 802 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA\[21\] -fixed false -x 921 -y 103
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_2\[7\] -fixed false -x 945 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a\[5\] -fixed false -x 831 -y 82
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[2\] -fixed false -x 831 -y 22
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[70\] -fixed false -x 857 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[7\] -fixed false -x 942 -y 57
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[42\] -fixed false -x 996 -y 103
set_location -inst_name CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS\[11\].APB_32.GPOUT_reg\[11\] -fixed false -x 750 -y 46
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[3\] -fixed false -x 886 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[3\] -fixed false -x 839 -y 82
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[24\] -fixed false -x 889 -y 73
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[30\] -fixed false -x 929 -y 79
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[31\] -fixed false -x 949 -y 46
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[29\] -fixed false -x 841 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[21\] -fixed false -x 854 -y 111
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[69\] -fixed false -x 977 -y 142
set_location -inst_name CLOCKS_AND_RESETS_inst_0/GLITCHLESS_MUX_inst_0/GLITCHLESS_MUX_0/I_NGMUX_1 -fixed false -x 727 -y 4
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/m160_2 -fixed false -x 751 -y 57
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/control\[8\] -fixed false -x 869 -y 85
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/iPSELS_0_a2_0_a2\[2\] -fixed false -x 747 -y 66
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_36\[5\] -fixed false -x 926 -y 69
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[61\] -fixed false -x 904 -y 43
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_81_m3_1\[0\] -fixed false -x 911 -y 84
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[10\] -fixed false -x 765 -y 37
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[19\] -fixed false -x 921 -y 72
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[0\] -fixed false -x 825 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[23\] -fixed false -x 867 -y 111
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[26\] -fixed false -x 921 -y 97
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_30\[54\] -fixed false -x 834 -y 150
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[18\] -fixed false -x 818 -y 118
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a\[2\] -fixed false -x 910 -y 85
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[30\] -fixed false -x 938 -y 142
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_45_0_a2\[14\] -fixed false -x 806 -y 96
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[63\] -fixed false -x 824 -y 34
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[27\] -fixed false -x 942 -y 142
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/valid_ac -fixed false -x 831 -y 93
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[11\] -fixed false -x 779 -y 91
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[15\] -fixed false -x 889 -y 121
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_34\[42\] -fixed false -x 942 -y 117
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[62\] -fixed false -x 934 -y 133
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[30\] -fixed false -x 830 -y 127
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/APB_ARBITER_0/in_prdata_0_a3_0\[5\] -fixed false -x 753 -y 72
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1\[0\].ram/mem_mem_2_0_RNO -fixed false -x 787 -y 132
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[25\] -fixed false -x 769 -y 46
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_2\[9\] -fixed false -x 811 -y 69
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_46\[26\] -fixed false -x 882 -y 48
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[29\] -fixed false -x 807 -y 34
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[7\] -fixed false -x 849 -y 115
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[20\] -fixed false -x 887 -y 61
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/un1_a_penable_1_0_a2_0_a2 -fixed false -x 861 -y 93
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/prdata\[13\] -fixed false -x 755 -y 67
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[29\] -fixed false -x 950 -y 46
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/m49 -fixed false -x 788 -y 66
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/lnk_m_cs\[8\] -fixed false -x 850 -y 76
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_MBX_WRITE_RNO -fixed false -x 882 -y 93
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[8\] -fixed false -x 867 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3_2\[18\] -fixed false -x 751 -y 102
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[18\] -fixed false -x 755 -y 100
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[7\] -fixed false -x 813 -y 43
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[18\] -fixed false -x 918 -y 102
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[51\] -fixed false -x 745 -y 91
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[50\] -fixed false -x 898 -y 145
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_CTRL_READ -fixed false -x 926 -y 97
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[70\] -fixed false -x 986 -y 100
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[16\] -fixed false -x 818 -y 76
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_22\[10\] -fixed false -x 985 -y 102
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_1392_fast -fixed false -x 852 -y 99
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[38\] -fixed false -x 777 -y 25
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_negedge_reg_1_sqmuxa_1_2_a3 -fixed false -x 788 -y 48
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/IRQ_0 -fixed false -x 828 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[2\] -fixed false -x 823 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_1/IHC_APB_0/u_mux_p_to_b3/PREADY_3_1_1 -fixed false -x 863 -y 81
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_VALID_1 -fixed false -x 948 -y 72
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/last_raddr\[7\] -fixed false -x 756 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[11\] -fixed false -x 795 -y 96
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[19\] -fixed false -x 975 -y 112
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_1328_fast -fixed false -x 861 -y 99
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full7_a_4_ac0_1_RNI1QTL -fixed false -x 789 -y 129
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[53\] -fixed false -x 818 -y 127
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[31\] -fixed false -x 822 -y 109
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[16\] -fixed false -x 841 -y 145
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_0\[24\] -fixed false -x 792 -y 69
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[34\] -fixed false -x 782 -y 40
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA\[6\] -fixed false -x 763 -y 100
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/nextState_0\[0\] -fixed false -x 901 -y 48
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[0\] -fixed false -x 911 -y 82
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[6\] -fixed false -x 810 -y 37
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk5.brs/holdDat\[3\] -fixed false -x 952 -y 118
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/lnk_m_wdata_iv_0\[1\] -fixed false -x 847 -y 51
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[46\] -fixed false -x 910 -y 121
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[38\] -fixed false -x 804 -y 136
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_CTRL_WRITE_1 -fixed false -x 857 -y 75
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[60\] -fixed false -x 749 -y 127
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[0\] -fixed false -x 896 -y 84
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[27\] -fixed false -x 820 -y 124
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[26\] -fixed false -x 803 -y 127
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full_1_sqmuxa_i_0 -fixed false -x 767 -y 129
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/wr_en\[1\] -fixed false -x 844 -y 81
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_46\[2\] -fixed false -x 864 -y 99
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[31\] -fixed false -x 960 -y 70
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[63\] -fixed false -x 997 -y 82
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_AIE_1_sqmuxa_i -fixed false -x 896 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[26\] -fixed false -x 868 -y 115
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[10\] -fixed false -x 921 -y 60
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/un1_b_penable_0_a11_0_a2_0_a2_1_a2 -fixed false -x 821 -y 81
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/currState_RNIUMK51_2\[1\] -fixed false -x 986 -y 72
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[11\] -fixed false -x 945 -y 112
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[21\] -fixed false -x 862 -y 112
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA\[20\] -fixed false -x 782 -y 106
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[15\] -fixed false -x 877 -y 121
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_CTRL_WRITE_1 -fixed false -x 861 -y 87
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[23\] -fixed false -x 914 -y 37
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PREADY_6_1_1 -fixed false -x 875 -y 93
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_18\[67\] -fixed false -x 882 -y 51
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[30\] -fixed false -x 803 -y 109
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[52\] -fixed false -x 953 -y 130
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_18_m2\[2\] -fixed false -x 885 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_VALID_63_iv -fixed false -x 958 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[24\] -fixed false -x 829 -y 100
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[23\] -fixed false -x 811 -y 127
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/un1_prdata23_RNI71JI -fixed false -x 842 -y 78
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[8\] -fixed false -x 844 -y 108
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[6\] -fixed false -x 800 -y 99
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[28\] -fixed false -x 868 -y 31
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_22\[19\] -fixed false -x 992 -y 81
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[12\] -fixed false -x 773 -y 105
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/m36 -fixed false -x 870 -y 63
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/un1_a_penable_0_a2_0_a2 -fixed false -x 832 -y 90
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[31\] -fixed false -x 837 -y 31
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_7_0_iv_4_68_i_m2 -fixed false -x 795 -y 147
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[12\] -fixed false -x 757 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/prdata21_RNIKHBD -fixed false -x 855 -y 96
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty_1_sqmuxa_1_i_0 -fixed false -x 792 -y 141
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_54_ss3_0_0 -fixed false -x 825 -y 81
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[25\] -fixed false -x 830 -y 121
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_5\[5\] -fixed false -x 806 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_3\[2\] -fixed false -x 801 -y 75
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[60\] -fixed false -x 930 -y 133
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[14\] -fixed false -x 975 -y 100
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[46\] -fixed false -x 864 -y 43
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_8_a3_3_1\[0\] -fixed false -x 787 -y 63
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[14\] -fixed false -x 845 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata\[0\] -fixed false -x 890 -y 102
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[20\] -fixed false -x 898 -y 40
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[2\] -fixed false -x 854 -y 115
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/IRQ_3 -fixed false -x 848 -y 78
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/prdata\[9\] -fixed false -x 820 -y 79
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA\[23\] -fixed false -x 943 -y 103
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_18\[73\] -fixed false -x 936 -y 42
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/un1_b_penable_1_0_a11_0_a2 -fixed false -x 861 -y 84
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3_2\[20\] -fixed false -x 788 -y 93
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr\[4\] -fixed false -x 988 -y 127
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_2_RNIUE2H\[2\] -fixed false -x 794 -y 48
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[57\] -fixed false -x 818 -y 34
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[1\] -fixed false -x 1004 -y 85
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[20\] -fixed false -x 974 -y 88
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[41\] -fixed false -x 845 -y 145
set_location -inst_name CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_15_rep_RNI7PT4/U0_RGB1_RGB0 -fixed false -x 729 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[9\] -fixed false -x 839 -y 76
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[22\] -fixed false -x 957 -y 43
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[18\] -fixed false -x 966 -y 112
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[24\] -fixed false -x 902 -y 79
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk5.brs/sDat\[4\] -fixed false -x 787 -y 127
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_ACK -fixed false -x 874 -y 103
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[45\] -fixed false -x 769 -y 58
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr_RNILM8T1\[7\] -fixed false -x 979 -y 126
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[20\] -fixed false -x 833 -y 118
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[57\] -fixed false -x 901 -y 136
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_54_0_a2\[24\] -fixed false -x 753 -y 93
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a\[3\] -fixed false -x 879 -y 85
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[15\] -fixed false -x 900 -y 91
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[43\] -fixed false -x 813 -y 130
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_2_RNI8P2H\[7\] -fixed false -x 800 -y 51
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[27\] -fixed false -x 940 -y 40
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_VALID_3_sqmuxa_i_0_0 -fixed false -x 864 -y 93
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_VALID_0_sqmuxa_i_i_a2 -fixed false -x 842 -y 90
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[13\] -fixed false -x 951 -y 106
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/prdata_9_0_iv_RNO\[1\] -fixed false -x 874 -y 78
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[31\] -fixed false -x 852 -y 66
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_42\[65\] -fixed false -x 745 -y 126
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_81_ss3_0_0 -fixed false -x 902 -y 87
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_enable_reg1_1_sqmuxa_0_o2_RNIDCSI -fixed false -x 757 -y 72
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[17\] -fixed false -x 973 -y 64
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_minus1_c8 -fixed false -x 766 -y 138
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr\[4\] -fixed false -x 784 -y 118
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[71\] -fixed false -x 976 -y 127
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk6.corepwm_pwm_gen/PWM_output_generation\[2\].genblk1.PWM_int_23_f0\[2\] -fixed false -x 832 -y 27
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[44\] -fixed false -x 906 -y 127
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[2\] -fixed false -x 885 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/control\[7\] -fixed false -x 875 -y 85
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[25\] -fixed false -x 1005 -y 67
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[49\] -fixed false -x 952 -y 136
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[22\] -fixed false -x 777 -y 34
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[6\] -fixed false -x 796 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[31\] -fixed false -x 851 -y 106
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[1\] -fixed false -x 857 -y 118
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[13\] -fixed false -x 830 -y 118
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_minus1_c3 -fixed false -x 775 -y 135
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[36\] -fixed false -x 804 -y 79
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA\[27\] -fixed false -x 893 -y 97
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_22\[8\] -fixed false -x 990 -y 81
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[2\] -fixed false -x 909 -y 85
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_22\[2\] -fixed false -x 1003 -y 84
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[3\] -fixed false -x 781 -y 49
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNIIH8V1\[5\] -fixed false -x 836 -y 144
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[24\] -fixed false -x 945 -y 52
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_42\[37\] -fixed false -x 761 -y 126
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[8\] -fixed false -x 864 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[14\] -fixed false -x 938 -y 96
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_2\[50\] -fixed false -x 884 -y 138
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[5\] -fixed false -x 842 -y 85
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[66\] -fixed false -x 982 -y 106
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/m10_2_0 -fixed false -x 783 -y 54
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[0\] -fixed false -x 915 -y 100
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/IRQ_3 -fixed false -x 870 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[1\] -fixed false -x 960 -y 82
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_18\[7\] -fixed false -x 960 -y 45
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk6.corepwm_pwm_gen/PWM_output_generation\[2\].genblk1.PWM_int49 -fixed false -x 816 -y 24
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[1\] -fixed false -x 856 -y 133
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_10\[6\] -fixed false -x 889 -y 135
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[17\] -fixed false -x 788 -y 109
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_7_iv_0_19_i_i_0 -fixed false -x 984 -y 123
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[7\] -fixed false -x 803 -y 124
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[3\] -fixed false -x 931 -y 90
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[24\] -fixed false -x 853 -y 22
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/prdata\[1\] -fixed false -x 881 -y 88
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[12\] -fixed false -x 909 -y 103
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_2\[14\] -fixed false -x 753 -y 81
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[30\] -fixed false -x 782 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/IRQ_2 -fixed false -x 836 -y 75
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[11\] -fixed false -x 980 -y 73
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO\[6\] -fixed false -x 956 -y 126
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[9\] -fixed false -x 986 -y 94
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0\[31\] -fixed false -x 806 -y 81
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[28\] -fixed false -x 928 -y 112
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[38\] -fixed false -x 772 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_VALID_3_sqmuxa_i_0_0 -fixed false -x 850 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[10\] -fixed false -x 906 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[25\] -fixed false -x 828 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/APB_ARBITER_0/in_prdata_0\[17\] -fixed false -x 778 -y 63
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_ACK_RNO -fixed false -x 888 -y 75
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[32\] -fixed false -x 929 -y 142
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[31\] -fixed false -x 969 -y 70
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[24\] -fixed false -x 929 -y 124
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[45\] -fixed false -x 949 -y 52
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_10_1\[27\] -fixed false -x 788 -y 120
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA\[28\] -fixed false -x 829 -y 115
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/prdata_RNO\[5\] -fixed false -x 870 -y 87
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty -fixed false -x 761 -y 130
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[18\] -fixed false -x 817 -y 121
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_MP_RNO -fixed false -x 903 -y 72
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[47\] -fixed false -x 764 -y 73
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[15\] -fixed false -x 820 -y 121
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[76\] -fixed false -x 912 -y 133
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr\[3\] -fixed false -x 903 -y 130
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[47\] -fixed false -x 890 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[10\] -fixed false -x 759 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[28\] -fixed false -x 918 -y 121
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[18\] -fixed false -x 847 -y 52
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_22\[25\] -fixed false -x 962 -y 108
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[11\] -fixed false -x 788 -y 124
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_2\[13\] -fixed false -x 801 -y 81
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PREADY_6_1 -fixed false -x 850 -y 90
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[73\] -fixed false -x 918 -y 133
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[41\] -fixed false -x 865 -y 130
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr\[5\] -fixed false -x 809 -y 145
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[4\] -fixed false -x 885 -y 81
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[5\] -fixed false -x 853 -y 121
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[12\] -fixed false -x 858 -y 145
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[53\] -fixed false -x 823 -y 34
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[4\] -fixed false -x 969 -y 49
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[52\] -fixed false -x 808 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[12\] -fixed false -x 921 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[7\] -fixed false -x 942 -y 58
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[27\] -fixed false -x 846 -y 100
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_MPIE -fixed false -x 868 -y 76
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_CTRL_READ -fixed false -x 926 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA\[6\] -fixed false -x 804 -y 97
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[38\] -fixed false -x 937 -y 79
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/APB_ARBITER_0/in_prdata_0\[24\] -fixed false -x 793 -y 60
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1\[15\] -fixed false -x 788 -y 39
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_1728_fast -fixed false -x 889 -y 87
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[1\] -fixed false -x 886 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[17\] -fixed false -x 867 -y 58
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[9\] -fixed false -x 945 -y 49
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_2\[51\] -fixed false -x 906 -y 135
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO\[1\] -fixed false -x 953 -y 132
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[53\] -fixed false -x 1003 -y 121
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[15\] -fixed false -x 754 -y 28
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[49\] -fixed false -x 759 -y 49
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/slv_rd_err_1_sqmuxa_0_a3_RNIOHPC -fixed false -x 766 -y 84
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[73\] -fixed false -x 926 -y 121
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3_2\[26\] -fixed false -x 799 -y 117
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[23\] -fixed false -x 950 -y 61
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[11\] -fixed false -x 942 -y 112
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk5.brs/sDat_14\[6\] -fixed false -x 954 -y 120
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[13\] -fixed false -x 820 -y 46
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[25\] -fixed false -x 800 -y 66
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[44\] -fixed false -x 813 -y 139
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[13\] -fixed false -x 968 -y 46
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_1_cZ\[5\] -fixed false -x 750 -y 48
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[44\] -fixed false -x 997 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[2\] -fixed false -x 897 -y 67
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[36\] -fixed false -x 861 -y 43
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b\[4\] -fixed false -x 883 -y 82
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_34\[46\] -fixed false -x 972 -y 78
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[59\] -fixed false -x 957 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[13\] -fixed false -x 825 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[24\] -fixed false -x 820 -y 76
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[31\] -fixed false -x 925 -y 40
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[12\] -fixed false -x 818 -y 46
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_VALID_3_sqmuxa_i_0_0 -fixed false -x 854 -y 69
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[31\] -fixed false -x 977 -y 130
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[14\] -fixed false -x 873 -y 49
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[49\] -fixed false -x 901 -y 121
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[52\] -fixed false -x 892 -y 130
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[17\] -fixed false -x 963 -y 58
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA\[29\] -fixed false -x 893 -y 112
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk5.brs/currState\[0\] -fixed false -x 785 -y 127
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[8\] -fixed false -x 867 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[5\] -fixed false -x 973 -y 52
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/prdata_9_0_iv\[8\] -fixed false -x 872 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_WRITE_VALID_1 -fixed false -x 850 -y 81
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/m171_1 -fixed false -x 748 -y 57
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[23\] -fixed false -x 943 -y 102
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/currState\[1\] -fixed false -x 882 -y 100
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[39\] -fixed false -x 891 -y 130
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_2\[44\] -fixed false -x 894 -y 141
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_18\[48\] -fixed false -x 955 -y 129
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[3\] -fixed false -x 883 -y 90
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_42\[40\] -fixed false -x 804 -y 129
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[43\] -fixed false -x 809 -y 91
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[2\] -fixed false -x 818 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_81_m1_0\[2\] -fixed false -x 908 -y 66
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/nextState_0\[0\] -fixed false -x 937 -y 129
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_6\[24\] -fixed false -x 967 -y 75
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_46\[50\] -fixed false -x 844 -y 126
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[52\] -fixed false -x 888 -y 58
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[29\] -fixed false -x 778 -y 73
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[68\] -fixed false -x 829 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[26\] -fixed false -x 867 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_2\[3\] -fixed false -x 813 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[25\] -fixed false -x 967 -y 82
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[7\] -fixed false -x 910 -y 52
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_54_0_a2\[27\] -fixed false -x 768 -y 96
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_minus1_c7_a0 -fixed false -x 763 -y 138
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/un1_b_penable_1_0_a2_0_a2 -fixed false -x 860 -y 93
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[25\] -fixed false -x 865 -y 31
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_ACK_RNO -fixed false -x 877 -y 78
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1_0_wmux_0_RNI8ACE\[6\] -fixed false -x 789 -y 42
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_ACK_2_sqmuxa_i -fixed false -x 870 -y 90
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[2\] -fixed false -x 929 -y 85
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[6\] -fixed false -x 931 -y 106
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_VALID_0 -fixed false -x 908 -y 96
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[1\] -fixed false -x 790 -y 58
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[28\] -fixed false -x 990 -y 130
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[28\] -fixed false -x 853 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_MSG_READ_RNO_0 -fixed false -x 953 -y 69
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[9\] -fixed false -x 806 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[10\] -fixed false -x 802 -y 108
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk5.brs/sDat\[7\] -fixed false -x 968 -y 118
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[25\] -fixed false -x 819 -y 118
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_AIE -fixed false -x 928 -y 76
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO\[1\] -fixed false -x 796 -y 147
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[37\] -fixed false -x 926 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[24\] -fixed false -x 970 -y 103
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_minus1_axbxc6 -fixed false -x 760 -y 135
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_2\[39\] -fixed false -x 948 -y 87
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[24\] -fixed false -x 778 -y 79
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[28\] -fixed false -x 848 -y 112
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNILLN33\[5\] -fixed false -x 776 -y 129
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[56\] -fixed false -x 963 -y 121
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[16\] -fixed false -x 860 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_VALID_2_sqmuxa -fixed false -x 954 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_VALID_27_iv_0_0_tz -fixed false -x 872 -y 105
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[27\] -fixed false -x 885 -y 118
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[8\] -fixed false -x 955 -y 109
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_7_iv_0_19_i_i -fixed false -x 801 -y 144
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_42\[38\] -fixed false -x 763 -y 126
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA\[17\] -fixed false -x 941 -y 103
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[21\] -fixed false -x 942 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[27\] -fixed false -x 894 -y 72
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[7\] -fixed false -x 826 -y 58
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_7_0_iv_0_108_i_m2 -fixed false -x 997 -y 126
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_18\[26\] -fixed false -x 961 -y 129
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_ACK_2_sqmuxa_i -fixed false -x 933 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[25\] -fixed false -x 840 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[23\] -fixed false -x 822 -y 82
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[34\] -fixed false -x 915 -y 124
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_34\[2\] -fixed false -x 992 -y 57
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_18\[56\] -fixed false -x 962 -y 120
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[37\] -fixed false -x 978 -y 67
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_10\[43\] -fixed false -x 962 -y 135
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_minus1_c7_a0 -fixed false -x 1006 -y 123
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[31\] -fixed false -x 946 -y 61
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_2\[17\] -fixed false -x 772 -y 39
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[5\] -fixed false -x 921 -y 76
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[29\] -fixed false -x 846 -y 124
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[40\] -fixed false -x 998 -y 103
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo\[7\] -fixed false -x 761 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[20\] -fixed false -x 769 -y 106
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[61\] -fixed false -x 984 -y 121
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_54_0_a2\[23\] -fixed false -x 829 -y 108
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[21\] -fixed false -x 832 -y 109
set_location -inst_name CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS_3_.gpin2 -fixed false -x 782 -y 67
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[13\] -fixed false -x 879 -y 55
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk5.brs/holdDat\[4\] -fixed false -x 951 -y 121
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[64\] -fixed false -x 987 -y 64
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat115 -fixed false -x 881 -y 84
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[69\] -fixed false -x 838 -y 139
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[33\] -fixed false -x 780 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[11\] -fixed false -x 970 -y 61
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO\[4\] -fixed false -x 794 -y 147
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[53\] -fixed false -x 764 -y 46
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[23\] -fixed false -x 944 -y 139
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[8\] -fixed false -x 764 -y 28
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_6\[15\] -fixed false -x 824 -y 111
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[12\] -fixed false -x 846 -y 121
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_34\[28\] -fixed false -x 1004 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[14\] -fixed false -x 765 -y 124
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[20\] -fixed false -x 817 -y 64
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[20\] -fixed false -x 860 -y 136
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1_0_wmux_0_RNI4Q6H\[15\] -fixed false -x 809 -y 51
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[24\] -fixed false -x 880 -y 37
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_63_0_a2\[9\] -fixed false -x 906 -y 57
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[22\] -fixed false -x 806 -y 124
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[18\] -fixed false -x 815 -y 49
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[1\] -fixed false -x 942 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[26\] -fixed false -x 868 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[12\] -fixed false -x 761 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[2\] -fixed false -x 896 -y 103
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_2\[56\] -fixed false -x 938 -y 78
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[32\] -fixed false -x 932 -y 142
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[8\] -fixed false -x 766 -y 28
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_4\[7\] -fixed false -x 801 -y 63
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[23\] -fixed false -x 954 -y 61
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[54\] -fixed false -x 817 -y 61
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[40\] -fixed false -x 750 -y 37
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[24\] -fixed false -x 889 -y 69
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_22\[47\] -fixed false -x 1004 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata\[1\] -fixed false -x 897 -y 84
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[26\] -fixed false -x 931 -y 112
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_90_m3\[0\] -fixed false -x 921 -y 63
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA\[7\] -fixed false -x 839 -y 115
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[26\] -fixed false -x 797 -y 120
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[66\] -fixed false -x 868 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[6\] -fixed false -x 962 -y 97
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk5.brs/sDat\[10\] -fixed false -x 962 -y 118
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[18\] -fixed false -x 844 -y 103
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[21\] -fixed false -x 935 -y 124
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/prdata\[17\] -fixed false -x 759 -y 82
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_CTRL_READ_RNO_0 -fixed false -x 892 -y 93
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/APB_ARBITER_0/in_prdata_0_a3_0\[10\] -fixed false -x 751 -y 81
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[39\] -fixed false -x 999 -y 97
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[20\] -fixed false -x 789 -y 19
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_22\[35\] -fixed false -x 1002 -y 111
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[25\] -fixed false -x 832 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/m38 -fixed false -x 906 -y 51
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_2\[66\] -fixed false -x 1001 -y 81
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[54\] -fixed false -x 755 -y 58
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[26\] -fixed false -x 865 -y 112
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[19\] -fixed false -x 830 -y 106
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA\[2\] -fixed false -x 887 -y 82
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/m240 -fixed false -x 794 -y 78
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[30\] -fixed false -x 983 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/prdata_9_0_iv\[5\] -fixed false -x 833 -y 87
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3_2\[10\] -fixed false -x 769 -y 102
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_42\[23\] -fixed false -x 797 -y 132
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_18\[33\] -fixed false -x 955 -y 45
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_MBX_WRITE -fixed false -x 874 -y 91
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_18\[17\] -fixed false -x 938 -y 45
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[42\] -fixed false -x 974 -y 67
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_30\[15\] -fixed false -x 836 -y 132
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[5\] -fixed false -x 926 -y 82
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[36\] -fixed false -x 960 -y 109
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_2\[18\] -fixed false -x 980 -y 111
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[21\] -fixed false -x 793 -y 28
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo\[2\] -fixed false -x 999 -y 127
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[62\] -fixed false -x 756 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/prdata_9_0_iv_RNO\[7\] -fixed false -x 829 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/_l1.read_data24 -fixed false -x 899 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[29\] -fixed false -x 851 -y 61
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[52\] -fixed false -x 892 -y 142
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[11\] -fixed false -x 794 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[24\] -fixed false -x 944 -y 58
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[41\] -fixed false -x 889 -y 58
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[10\] -fixed false -x 812 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_2\[12\] -fixed false -x 768 -y 66
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[67\] -fixed false -x 1005 -y 82
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/m40 -fixed false -x 865 -y 60
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[68\] -fixed false -x 839 -y 139
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[2\] -fixed false -x 806 -y 37
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/m289 -fixed false -x 787 -y 60
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[30\] -fixed false -x 796 -y 97
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[19\] -fixed false -x 838 -y 58
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[29\] -fixed false -x 787 -y 123
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[31\] -fixed false -x 826 -y 82
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1\[0\].ram/mem_G_8 -fixed false -x 811 -y 141
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[47\] -fixed false -x 980 -y 79
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA\[21\] -fixed false -x 838 -y 115
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[15\] -fixed false -x 997 -y 85
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[29\] -fixed false -x 968 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3_2\[22\] -fixed false -x 790 -y 102
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_42\[53\] -fixed false -x 781 -y 135
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[13\] -fixed false -x 777 -y 105
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[54\] -fixed false -x 952 -y 130
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[3\] -fixed false -x 882 -y 124
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_minus1_axbxc4 -fixed false -x 963 -y 132
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/currState\[1\] -fixed false -x 943 -y 88
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[22\] -fixed false -x 872 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_VALID_1_sqmuxa_1_i_0_i_a2 -fixed false -x 886 -y 105
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[45\] -fixed false -x 889 -y 145
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[56\] -fixed false -x 747 -y 58
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[5\] -fixed false -x 891 -y 82
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[33\] -fixed false -x 789 -y 136
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_2\[43\] -fixed false -x 894 -y 138
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[19\] -fixed false -x 878 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/wr_en\[3\] -fixed false -x 910 -y 99
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[9\] -fixed false -x 907 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_AIE -fixed false -x 924 -y 76
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[1\] -fixed false -x 759 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_10_1\[16\] -fixed false -x 788 -y 99
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_2_RNIG5EM\[30\] -fixed false -x 781 -y 75
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[39\] -fixed false -x 915 -y 55
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1\[7\] -fixed false -x 751 -y 36
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[0\] -fixed false -x 856 -y 118
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[30\] -fixed false -x 870 -y 31
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[9\] -fixed false -x 958 -y 94
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_18\[76\] -fixed false -x 933 -y 129
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[5\] -fixed false -x 863 -y 121
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[17\] -fixed false -x 960 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[4\] -fixed false -x 917 -y 76
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_10\[29\] -fixed false -x 924 -y 138
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[1\] -fixed false -x 779 -y 31
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk6.corepwm_pwm_gen/PWM_output_generation\[1\].genblk1.PWM_int26 -fixed false -x 839 -y 39
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/m23_1_0 -fixed false -x 781 -y 51
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[20\] -fixed false -x 898 -y 46
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[29\] -fixed false -x 792 -y 37
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1\[0\].ram/mem_mem_1_0_RNO -fixed false -x 810 -y 141
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[36\] -fixed false -x 891 -y 142
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[54\] -fixed false -x 974 -y 121
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[8\] -fixed false -x 994 -y 82
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[12\] -fixed false -x 836 -y 114
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[11\] -fixed false -x 903 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[12\] -fixed false -x 920 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_54_m1_0\[3\] -fixed false -x 885 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/prdata_9_0_iv\[2\] -fixed false -x 871 -y 87
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[11\] -fixed false -x 901 -y 52
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/m31 -fixed false -x 835 -y 69
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_2\[53\] -fixed false -x 888 -y 141
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[20\] -fixed false -x 888 -y 106
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[17\] -fixed false -x 757 -y 124
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[13\] -fixed false -x 938 -y 112
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[6\] -fixed false -x 848 -y 103
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_minus1_axbxc7 -fixed false -x 925 -y 126
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_34\[18\] -fixed false -x 972 -y 60
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[34\] -fixed false -x 917 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[26\] -fixed false -x 915 -y 73
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[45\] -fixed false -x 902 -y 109
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[8\] -fixed false -x 864 -y 37
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a\[4\] -fixed false -x 820 -y 88
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[11\] -fixed false -x 773 -y 34
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_18\[50\] -fixed false -x 948 -y 129
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/fifoRd -fixed false -x 1014 -y 123
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_6\[23\] -fixed false -x 812 -y 117
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr\[5\] -fixed false -x 785 -y 118
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[13\] -fixed false -x 907 -y 94
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/prdata\[2\] -fixed false -x 829 -y 88
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/prdata_9_0_iv\[1\] -fixed false -x 864 -y 78
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[5\] -fixed false -x 938 -y 64
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_2\[37\] -fixed false -x 972 -y 69
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk5.brs/nextState_0\[0\] -fixed false -x 1013 -y 96
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[39\] -fixed false -x 905 -y 142
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[4\] -fixed false -x 975 -y 58
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_18\[38\] -fixed false -x 931 -y 45
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_54_m2\[4\] -fixed false -x 836 -y 81
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/pready -fixed false -x 886 -y 88
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[20\] -fixed false -x 908 -y 106
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/un1_b_penable_1_0_a11_0_a2 -fixed false -x 859 -y 84
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/prdata_9_0_iv_RNO\[1\] -fixed false -x 877 -y 87
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[11\] -fixed false -x 802 -y 97
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[53\] -fixed false -x 957 -y 52
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[28\] -fixed false -x 792 -y 100
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_46\[67\] -fixed false -x 883 -y 51
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[14\] -fixed false -x 954 -y 85
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_2\[36\] -fixed false -x 889 -y 138
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_MP_RNO -fixed false -x 942 -y 93
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[56\] -fixed false -x 941 -y 145
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_1\[15\] -fixed false -x 815 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/m43 -fixed false -x 822 -y 72
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[45\] -fixed false -x 898 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[9\] -fixed false -x 796 -y 120
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[44\] -fixed false -x 851 -y 37
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[6\] -fixed false -x 814 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[1\] -fixed false -x 916 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[13\] -fixed false -x 953 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[4\] -fixed false -x 857 -y 85
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[26\] -fixed false -x 875 -y 61
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_18\[51\] -fixed false -x 953 -y 135
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[7\] -fixed false -x 822 -y 58
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/m169 -fixed false -x 747 -y 57
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[9\] -fixed false -x 796 -y 121
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_CTRL_READ -fixed false -x 912 -y 79
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_VALID_18_iv_0_0_tz -fixed false -x 898 -y 93
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1\[6\] -fixed false -x 797 -y 45
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/prdata_RNO\[2\] -fixed false -x 829 -y 87
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[10\] -fixed false -x 870 -y 58
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[31\] -fixed false -x 914 -y 124
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_18_m3_1\[1\] -fixed false -x 884 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[0\] -fixed false -x 908 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/un1_CH4_ACK_IRQ -fixed false -x 851 -y 78
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[51\] -fixed false -x 942 -y 79
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/genblk1.pcie_0_perst_out5_0_a2_20 -fixed false -x 767 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_18_1\[0\] -fixed false -x 879 -y 108
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/control\[0\] -fixed false -x 873 -y 79
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[7\] -fixed false -x 996 -y 85
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_72_m2\[2\] -fixed false -x 879 -y 84
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[19\] -fixed false -x 798 -y 121
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA\[8\] -fixed false -x 891 -y 112
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_46\[16\] -fixed false -x 884 -y 99
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/lnk_m_wdata_iv_2\[2\] -fixed false -x 851 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/control\[9\] -fixed false -x 870 -y 97
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[23\] -fixed false -x 813 -y 61
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[9\] -fixed false -x 1007 -y 85
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3_2\[16\] -fixed false -x 787 -y 99
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[32\] -fixed false -x 990 -y 70
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[50\] -fixed false -x 894 -y 145
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[20\] -fixed false -x 770 -y 43
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[25\] -fixed false -x 925 -y 106
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA\[0\] -fixed false -x 932 -y 94
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[5\] -fixed false -x 883 -y 121
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[21\] -fixed false -x 843 -y 112
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a\[0\] -fixed false -x 886 -y 97
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[43\] -fixed false -x 894 -y 49
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[23\] -fixed false -x 791 -y 25
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_42\[31\] -fixed false -x 752 -y 120
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[23\] -fixed false -x 981 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[2\] -fixed false -x 973 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[5\] -fixed false -x 979 -y 97
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[38\] -fixed false -x 926 -y 142
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[27\] -fixed false -x 759 -y 112
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[24\] -fixed false -x 861 -y 121
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[2\] -fixed false -x 755 -y 37
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[20\] -fixed false -x 746 -y 121
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/nextState_0\[0\] -fixed false -x 892 -y 126
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_ACK -fixed false -x 885 -y 79
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_81_m3_1\[2\] -fixed false -x 910 -y 84
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_18\[40\] -fixed false -x 932 -y 45
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[7\] -fixed false -x 811 -y 37
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_10_1\[23\] -fixed false -x 811 -y 117
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk6.corepwm_pwm_gen/PWM_output_generation\[1\].genblk1.PWM_int_RNO\[1\] -fixed false -x 860 -y 54
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[18\] -fixed false -x 937 -y 55
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[51\] -fixed false -x 895 -y 58
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/control\[1\] -fixed false -x 859 -y 97
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[71\] -fixed false -x 975 -y 106
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[60\] -fixed false -x 770 -y 79
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_1_cZ\[15\] -fixed false -x 782 -y 66
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[16\] -fixed false -x 785 -y 19
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[45\] -fixed false -x 1005 -y 100
set_location -inst_name CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS_6_.gpin3 -fixed false -x 751 -y 46
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_3\[17\] -fixed false -x 771 -y 72
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2\[31\] -fixed false -x 789 -y 75
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[4\] -fixed false -x 808 -y 37
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_i_a2_i_3\[8\] -fixed false -x 800 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[8\] -fixed false -x 801 -y 124
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_10\[22\] -fixed false -x 798 -y 108
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[30\] -fixed false -x 858 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA\[30\] -fixed false -x 832 -y 115
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO\[7\] -fixed false -x 933 -y 126
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[0\] -fixed false -x 951 -y 94
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA\[7\] -fixed false -x 928 -y 103
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_1\[5\] -fixed false -x 745 -y 45
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[19\] -fixed false -x 924 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[25\] -fixed false -x 917 -y 102
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[47\] -fixed false -x 972 -y 136
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[7\] -fixed false -x 774 -y 31
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[1\] -fixed false -x 848 -y 85
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[17\] -fixed false -x 804 -y 55
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[58\] -fixed false -x 922 -y 145
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_72_m3\[1\] -fixed false -x 886 -y 84
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[23\] -fixed false -x 934 -y 124
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[12\] -fixed false -x 773 -y 106
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[71\] -fixed false -x 928 -y 43
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[54\] -fixed false -x 1000 -y 103
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_18\[54\] -fixed false -x 974 -y 120
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_10\[33\] -fixed false -x 925 -y 138
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[9\] -fixed false -x 942 -y 49
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk5.brs/sDat\[4\] -fixed false -x 956 -y 118
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[28\] -fixed false -x 821 -y 64
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[13\] -fixed false -x 869 -y 37
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[20\] -fixed false -x 872 -y 49
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[62\] -fixed false -x 998 -y 64
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[43\] -fixed false -x 811 -y 40
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_MPIE -fixed false -x 866 -y 85
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[17\] -fixed false -x 840 -y 52
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[7\] -fixed false -x 849 -y 31
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[49\] -fixed false -x 902 -y 133
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[30\] -fixed false -x 840 -y 73
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[22\] -fixed false -x 918 -y 58
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_30\[59\] -fixed false -x 870 -y 144
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[55\] -fixed false -x 913 -y 85
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/un1_a_penable_1_0_a2_1_a2_1 -fixed false -x 848 -y 93
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_2\[10\] -fixed false -x 742 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_SEL_Z\[0\] -fixed false -x 944 -y 109
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[1\] -fixed false -x 918 -y 106
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_AIE9_0 -fixed false -x 929 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_72_m1_0\[3\] -fixed false -x 915 -y 75
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[70\] -fixed false -x 853 -y 139
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[48\] -fixed false -x 789 -y 34
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[67\] -fixed false -x 987 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[23\] -fixed false -x 826 -y 94
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[55\] -fixed false -x 902 -y 46
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/_l1.read_data24_RNINCR6 -fixed false -x 917 -y 81
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_22\[23\] -fixed false -x 961 -y 108
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[31\] -fixed false -x 880 -y 64
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[17\] -fixed false -x 883 -y 55
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[9\] -fixed false -x 803 -y 94
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[63\] -fixed false -x 998 -y 82
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_18_1\[2\] -fixed false -x 882 -y 108
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo\[0\] -fixed false -x 777 -y 136
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_45_m2\[1\] -fixed false -x 825 -y 87
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[10\] -fixed false -x 938 -y 61
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[26\] -fixed false -x 976 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[27\] -fixed false -x 819 -y 114
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[56\] -fixed false -x 982 -y 142
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[22\] -fixed false -x 849 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[7\] -fixed false -x 994 -y 97
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr\[7\] -fixed false -x 775 -y 127
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/prdata_9_0_iv\[3\] -fixed false -x 872 -y 78
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[7\] -fixed false -x 902 -y 40
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[1\] -fixed false -x 880 -y 121
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[68\] -fixed false -x 991 -y 100
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_0\[30\] -fixed false -x 787 -y 75
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[60\] -fixed false -x 884 -y 46
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b\[2\] -fixed false -x 900 -y 70
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[55\] -fixed false -x 976 -y 121
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_10\[10\] -fixed false -x 854 -y 132
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_36_i_o3_0_o2_fc\[5\] -fixed false -x 934 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_CTRL_WRITE_1 -fixed false -x 862 -y 90
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[20\] -fixed false -x 970 -y 109
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[41\] -fixed false -x 805 -y 61
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[13\] -fixed false -x 901 -y 106
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_72_m1_0\[5\] -fixed false -x 921 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[2\] -fixed false -x 888 -y 82
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_10\[21\] -fixed false -x 978 -y 132
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[36\] -fixed false -x 939 -y 121
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[22\] -fixed false -x 813 -y 127
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[18\] -fixed false -x 816 -y 64
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_negedge_reg_1_sqmuxa_1_2_a2 -fixed false -x 765 -y 30
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[39\] -fixed false -x 919 -y 55
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata\[2\] -fixed false -x 897 -y 102
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[15\] -fixed false -x 962 -y 58
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/currState_ns_0\[1\] -fixed false -x 1004 -y 120
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[2\] -fixed false -x 885 -y 73
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat105 -fixed false -x 777 -y 120
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[44\] -fixed false -x 905 -y 127
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[57\] -fixed false -x 1002 -y 121
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[32\] -fixed false -x 966 -y 136
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/prdata\[6\] -fixed false -x 874 -y 88
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_MSG_READ -fixed false -x 936 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/valid_a_RNO -fixed false -x 940 -y 90
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[16\] -fixed false -x 781 -y 34
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_46\[47\] -fixed false -x 890 -y 48
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_18\[42\] -fixed false -x 900 -y 45
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[8\] -fixed false -x 837 -y 22
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_81_m2\[3\] -fixed false -x 907 -y 69
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[17\] -fixed false -x 953 -y 109
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[15\] -fixed false -x 862 -y 133
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[22\] -fixed false -x 838 -y 127
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[74\] -fixed false -x 907 -y 118
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[31\] -fixed false -x 988 -y 118
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[2\] -fixed false -x 844 -y 130
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[13\] -fixed false -x 890 -y 73
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/prdata\[0\] -fixed false -x 852 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[31\] -fixed false -x 911 -y 79
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_2\[49\] -fixed false -x 955 -y 87
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full -fixed false -x 795 -y 142
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/last_raddr\[2\] -fixed false -x 762 -y 94
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_i_a2_i_0\[11\] -fixed false -x 775 -y 81
set_location -inst_name CAPE_inst_0/P9_GPIO_0/CoreGPIO_P9_0/CoreGPIO_P9_0/xhdl1.GEN_BITS\[4\].APB_32.GPOUT_reg\[4\] -fixed false -x 745 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[22\] -fixed false -x 814 -y 124
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1\[0\].ram/mem_mem_1_0_RNO -fixed false -x 970 -y 111
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/m24 -fixed false -x 752 -y 84
set_location -inst_name CAPE_inst_0/P9_GPIO_0/CoreGPIO_P9_0/CoreGPIO_P9_0/xhdl1.GEN_BITS\[0\].APB_32.GPOUT_reg31 -fixed false -x 742 -y 96
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr_RNITGO61\[7\] -fixed false -x 923 -y 129
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[18\] -fixed false -x 842 -y 73
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/prdata_9_0_iv\[4\] -fixed false -x 864 -y 96
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[54\] -fixed false -x 949 -y 130
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/currState_ns_0\[1\] -fixed false -x 756 -y 129
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[31\] -fixed false -x 863 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[18\] -fixed false -x 795 -y 100
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA\[29\] -fixed false -x 758 -y 109
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_6\[40\] -fixed false -x 892 -y 117
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/prdata_RNO\[3\] -fixed false -x 831 -y 87
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[17\] -fixed false -x 788 -y 108
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[21\] -fixed false -x 891 -y 46
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/prdata_9_0_iv\[7\] -fixed false -x 866 -y 87
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[31\] -fixed false -x 782 -y 139
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_42\[43\] -fixed false -x 812 -y 129
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_2\[30\] -fixed false -x 837 -y 48
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_30\[54\] -fixed false -x 954 -y 51
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[39\] -fixed false -x 990 -y 76
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[11\] -fixed false -x 837 -y 118
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[33\] -fixed false -x 1009 -y 70
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_30\[50\] -fixed false -x 904 -y 147
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[67\] -fixed false -x 993 -y 100
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[24\] -fixed false -x 750 -y 43
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/prdata_9_iv\[0\] -fixed false -x 868 -y 78
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[11\] -fixed false -x 890 -y 100
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[43\] -fixed false -x 809 -y 136
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/valid_b -fixed false -x 925 -y 64
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_46\[71\] -fixed false -x 902 -y 123
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/m207 -fixed false -x 786 -y 54
set_location -inst_name CAPE_inst_0/P9_GPIO_0/CoreGPIO_P9_0/CoreGPIO_P9_0/un1_PADDR_2 -fixed false -x 733 -y 27
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[69\] -fixed false -x 990 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3_2\[12\] -fixed false -x 780 -y 81
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b\[0\] -fixed false -x 911 -y 76
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[63\] -fixed false -x 1003 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[26\] -fixed false -x 922 -y 121
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[2\] -fixed false -x 806 -y 31
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[22\] -fixed false -x 816 -y 94
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_2_sqmuxa_i_x2 -fixed false -x 796 -y 141
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[33\] -fixed false -x 879 -y 130
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/prdata\[11\] -fixed false -x 760 -y 67
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/nextState_0\[0\] -fixed false -x 759 -y 129
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/prdata_9_0_iv_RNO\[3\] -fixed false -x 865 -y 78
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[10\] -fixed false -x 886 -y 118
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_2_RNI4L2H\[5\] -fixed false -x 811 -y 42
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_34\[65\] -fixed false -x 991 -y 63
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[10\] -fixed false -x 854 -y 67
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo\[3\] -fixed false -x 948 -y 133
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA_9_ss0_i_0_o2 -fixed false -x 826 -y 69
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[36\] -fixed false -x 965 -y 109
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_42\[37\] -fixed false -x 780 -y 135
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[3\] -fixed false -x 808 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[29\] -fixed false -x 790 -y 88
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[56\] -fixed false -x 930 -y 55
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[40\] -fixed false -x 904 -y 133
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[16\] -fixed false -x 775 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata\[2\] -fixed false -x 907 -y 81
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[73\] -fixed false -x 970 -y 112
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_63_m2\[4\] -fixed false -x 935 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[19\] -fixed false -x 867 -y 118
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/m283_2 -fixed false -x 759 -y 45
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/m37 -fixed false -x 829 -y 69
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[36\] -fixed false -x 798 -y 25
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[15\] -fixed false -x 820 -y 117
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA\[29\] -fixed false -x 822 -y 115
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO_0\[5\] -fixed false -x 951 -y 126
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[25\] -fixed false -x 949 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/IRQ_2 -fixed false -x 854 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/wr_en\[3\] -fixed false -x 909 -y 99
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_minus1_c7_a0 -fixed false -x 955 -y 126
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[1\] -fixed false -x 750 -y 31
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[13\] -fixed false -x 820 -y 73
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[7\] -fixed false -x 767 -y 112
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_CTRL_READ -fixed false -x 848 -y 88
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_3\[19\] -fixed false -x 785 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_5\[4\] -fixed false -x 813 -y 72
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[6\] -fixed false -x 775 -y 34
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[3\] -fixed false -x 886 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/m45 -fixed false -x 901 -y 51
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNILM8T1\[7\] -fixed false -x 775 -y 129
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[43\] -fixed false -x 975 -y 79
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/fifoWr -fixed false -x 915 -y 111
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk5.brs/sDat_ldmx_2\[3\] -fixed false -x 1018 -y 96
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[5\] -fixed false -x 834 -y 22
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[20\] -fixed false -x 794 -y 133
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1\[9\] -fixed false -x 766 -y 36
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[19\] -fixed false -x 948 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_MSG_READ -fixed false -x 836 -y 85
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA\[27\] -fixed false -x 817 -y 94
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_plus1_1_axbxc5 -fixed false -x 1009 -y 123
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_1/IHC_APB_0/u_mux_p_to_b3/PREADY_3_2 -fixed false -x 834 -y 81
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[25\] -fixed false -x 840 -y 67
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1\[31\] -fixed false -x 836 -y 48
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[28\] -fixed false -x 794 -y 127
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_63_m1_0\[4\] -fixed false -x 939 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[21\] -fixed false -x 829 -y 105
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[21\] -fixed false -x 757 -y 28
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[4\] -fixed false -x 861 -y 115
set_location -inst_name CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS_5_.gpin2 -fixed false -x 812 -y 61
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[24\] -fixed false -x 893 -y 46
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO\[7\] -fixed false -x 803 -y 144
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk5.brs/sDat\[4\] -fixed false -x 953 -y 121
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[50\] -fixed false -x 841 -y 40
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_42\[69\] -fixed false -x 860 -y 138
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[6\] -fixed false -x 927 -y 58
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/I_MSS_I2C_0_SDA_OE_M2F_INV -fixed false -x 376 -y 9
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[20\] -fixed false -x 916 -y 70
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_8\[0\] -fixed false -x 760 -y 57
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[15\] -fixed false -x 966 -y 61
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[38\] -fixed false -x 764 -y 127
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_34\[71\] -fixed false -x 991 -y 66
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[7\] -fixed false -x 945 -y 70
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[27\] -fixed false -x 966 -y 73
set_location -inst_name CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS_1_.gpin2 -fixed false -x 774 -y 61
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[24\] -fixed false -x 768 -y 121
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[21\] -fixed false -x 972 -y 112
set_location -inst_name CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_13 -fixed false -x 835 -y 73
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/last_raddr\[10\] -fixed false -x 766 -y 94
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[1\] -fixed false -x 857 -y 37
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty14_a_4_ac0_1_RNIUTM01 -fixed false -x 835 -y 144
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[30\] -fixed false -x 748 -y 123
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_18\[52\] -fixed false -x 981 -y 120
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1\[3\] -fixed false -x 780 -y 48
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_ACK_1_sqmuxa_i -fixed false -x 883 -y 93
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_30\[7\] -fixed false -x 828 -y 132
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_22\[33\] -fixed false -x 997 -y 108
set_location -inst_name CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_1 -fixed false -x 752 -y 136
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_63_m1_0\[5\] -fixed false -x 944 -y 72
set_location -inst_name CLOCKS_AND_RESETS_inst_0/PF_CCC_ADC_0/PF_CCC_ADC_0/pll_inst_0 -fixed false -x 0 -y 8
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[10\] -fixed false -x 854 -y 133
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[44\] -fixed false -x 750 -y 91
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[23\] -fixed false -x 863 -y 31
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/wr_en\[1\] -fixed false -x 907 -y 105
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/prdata\[8\] -fixed false -x 864 -y 85
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[27\] -fixed false -x 904 -y 91
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[4\] -fixed false -x 992 -y 103
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[19\] -fixed false -x 969 -y 130
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[7\] -fixed false -x 1006 -y 85
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/m160_1 -fixed false -x 750 -y 57
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[9\] -fixed false -x 868 -y 136
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[36\] -fixed false -x 938 -y 40
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/control\[6\] -fixed false -x 874 -y 76
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_enable_reg1\[2\] -fixed false -x 759 -y 58
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[35\] -fixed false -x 942 -y 136
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_18\[0\] -fixed false -x 878 -y 108
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr\[7\] -fixed false -x 919 -y 127
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/iPSELS_0_a2_0_a2\[9\] -fixed false -x 831 -y 90
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[69\] -fixed false -x 928 -y 133
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_18_m3\[4\] -fixed false -x 883 -y 96
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full7_a_4_ac0_9_0 -fixed false -x 788 -y 129
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[29\] -fixed false -x 949 -y 55
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[20\] -fixed false -x 943 -y 106
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr\[6\] -fixed false -x 774 -y 127
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[41\] -fixed false -x 910 -y 127
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/ack_irq_b -fixed false -x 873 -y 102
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_27\[4\] -fixed false -x 878 -y 102
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[50\] -fixed false -x 936 -y 79
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[20\] -fixed false -x 768 -y 105
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[70\] -fixed false -x 933 -y 55
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[67\] -fixed false -x 766 -y 91
set_location -inst_name CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS_9_.gpin3 -fixed false -x 757 -y 76
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_MP -fixed false -x 872 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[29\] -fixed false -x 961 -y 55
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_plus1_1_axbxc5 -fixed false -x 952 -y 126
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[21\] -fixed false -x 959 -y 46
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[44\] -fixed false -x 748 -y 91
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_2\[47\] -fixed false -x 956 -y 87
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_27_m3_1\[1\] -fixed false -x 855 -y 102
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_3\[31\] -fixed false -x 811 -y 75
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[70\] -fixed false -x 928 -y 130
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_enable_reg1\[1\] -fixed false -x 770 -y 61
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[20\] -fixed false -x 842 -y 106
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[29\] -fixed false -x 880 -y 115
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_2_RNICT9M\[10\] -fixed false -x 746 -y 30
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[16\] -fixed false -x 835 -y 58
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[21\] -fixed false -x 763 -y 46
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[31\] -fixed false -x 939 -y 82
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[17\] -fixed false -x 873 -y 37
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk5.brs/sDat_26\[10\] -fixed false -x 962 -y 117
set_location -inst_name CAPE_inst_0/P9_GPIO_0/CoreGPIO_P9_0/CoreGPIO_P9_0/xhdl1.GEN_BITS_19_.gpin2 -fixed false -x 745 -y 43
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[28\] -fixed false -x 828 -y 46
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[21\] -fixed false -x 853 -y 130
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[31\] -fixed false -x 856 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata\[0\] -fixed false -x 853 -y 84
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1\[0\].ram/mem_G_10 -fixed false -x 918 -y 111
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[24\] -fixed false -x 930 -y 124
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[26\] -fixed false -x 799 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_AIE -fixed false -x 873 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[5\] -fixed false -x 903 -y 82
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_72_m1_0\[0\] -fixed false -x 913 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[23\] -fixed false -x 952 -y 103
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[16\] -fixed false -x 778 -y 34
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/valid_b -fixed false -x 918 -y 79
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_VALID_1_sqmuxa -fixed false -x 848 -y 87
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_a4_1_a2\[16\] -fixed false -x 744 -y 66
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[73\] -fixed false -x 879 -y 127
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_18\[36\] -fixed false -x 937 -y 39
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[58\] -fixed false -x 999 -y 64
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[55\] -fixed false -x 892 -y 121
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_30\[36\] -fixed false -x 972 -y 66
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[62\] -fixed false -x 779 -y 118
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[34\] -fixed false -x 985 -y 70
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk6.corepwm_pwm_gen/PWM_output_generation\[2\].genblk1.PWM_int_RNO\[2\] -fixed false -x 863 -y 39
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk5.brs/currState\[1\] -fixed false -x 999 -y 118
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[30\] -fixed false -x 899 -y 64
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[73\] -fixed false -x 969 -y 112
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[24\] -fixed false -x 858 -y 130
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_8_a2_1_1\[0\] -fixed false -x 777 -y 60
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA\[18\] -fixed false -x 799 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[11\] -fixed false -x 959 -y 79
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/control\[2\] -fixed false -x 865 -y 88
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[59\] -fixed false -x 926 -y 133
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/currState\[0\] -fixed false -x 987 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[29\] -fixed false -x 842 -y 97
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat45 -fixed false -x 914 -y 45
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[20\] -fixed false -x 772 -y 52
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[1\] -fixed false -x 769 -y 31
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full7_a_4_ac0_1_RNIKV1P -fixed false -x 825 -y 144
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[29\] -fixed false -x 954 -y 145
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[3\] -fixed false -x 883 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[25\] -fixed false -x 872 -y 70
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[63\] -fixed false -x 981 -y 106
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA\[7\] -fixed false -x 764 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[26\] -fixed false -x 947 -y 57
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_0\[8\] -fixed false -x 925 -y 60
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_30\[63\] -fixed false -x 816 -y 132
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[54\] -fixed false -x 895 -y 142
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/prdata\[9\] -fixed false -x 809 -y 85
set_location -inst_name CLOCKS_AND_RESETS_inst_0/GLITCHLESS_MUX_inst_0/GLITCHLESS_MUX_0/I_CLKINT_1 -fixed false -x 731 -y 8
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[24\] -fixed false -x 887 -y 67
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat45 -fixed false -x 981 -y 123
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[42\] -fixed false -x 977 -y 136
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk5.brs/holdDat\[2\] -fixed false -x 1017 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[15\] -fixed false -x 850 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_MP_RNO -fixed false -x 894 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b\[1\] -fixed false -x 910 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[24\] -fixed false -x 750 -y 42
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[25\] -fixed false -x 833 -y 112
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_30\[42\] -fixed false -x 894 -y 129
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[20\] -fixed false -x 770 -y 28
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_2\[37\] -fixed false -x 924 -y 141
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO\[0\] -fixed false -x 801 -y 147
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_6\[27\] -fixed false -x 787 -y 120
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[1\] -fixed false -x 901 -y 82
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[18\] -fixed false -x 899 -y 46
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[2\] -fixed false -x 771 -y 19
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[21\] -fixed false -x 803 -y 31
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[17\] -fixed false -x 968 -y 61
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_18_ss3_0_0_a2 -fixed false -x 877 -y 99
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[23\] -fixed false -x 857 -y 109
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/currState_ns_0\[1\] -fixed false -x 882 -y 99
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/IRQ_1 -fixed false -x 867 -y 78
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[25\] -fixed false -x 971 -y 112
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[18\] -fixed false -x 951 -y 85
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[11\] -fixed false -x 740 -y 70
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/currState_ns_0\[1\] -fixed false -x 851 -y 138
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_34\[33\] -fixed false -x 1009 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[12\] -fixed false -x 966 -y 64
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[48\] -fixed false -x 849 -y 52
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/IRQ_0 -fixed false -x 868 -y 84
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_45_m2\[5\] -fixed false -x 824 -y 87
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[59\] -fixed false -x 988 -y 67
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[35\] -fixed false -x 885 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[30\] -fixed false -x 965 -y 52
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[16\] -fixed false -x 959 -y 97
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[41\] -fixed false -x 947 -y 88
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[39\] -fixed false -x 829 -y 130
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/APB_ARBITER_0/in_prdata_0_a3_0\[0\] -fixed false -x 756 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[0\] -fixed false -x 990 -y 91
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/m294_1_1 -fixed false -x 784 -y 60
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[27\] -fixed false -x 975 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/valid_a_RNO -fixed false -x 901 -y 87
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[29\] -fixed false -x 954 -y 66
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[3\] -fixed false -x 884 -y 81
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[12\] -fixed false -x 819 -y 46
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[12\] -fixed false -x 878 -y 55
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a\[4\] -fixed false -x 925 -y 85
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[71\] -fixed false -x 972 -y 142
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[10\] -fixed false -x 994 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[1\] -fixed false -x 942 -y 64
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[27\] -fixed false -x 890 -y 124
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[27\] -fixed false -x 849 -y 67
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_46\[23\] -fixed false -x 878 -y 48
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[17\] -fixed false -x 770 -y 106
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_MPIE -fixed false -x 881 -y 76
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[21\] -fixed false -x 838 -y 114
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[23\] -fixed false -x 848 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a\[4\] -fixed false -x 852 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/prdata\[4\] -fixed false -x 826 -y 79
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[15\] -fixed false -x 793 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[2\] -fixed false -x 846 -y 85
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_2_RNIQDCM\[26\] -fixed false -x 787 -y 45
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[8\] -fixed false -x 954 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[10\] -fixed false -x 800 -y 103
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_3\[8\] -fixed false -x 754 -y 63
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[28\] -fixed false -x 805 -y 49
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[43\] -fixed false -x 897 -y 49
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[11\] -fixed false -x 960 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_90_m3\[4\] -fixed false -x 894 -y 66
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[6\] -fixed false -x 959 -y 63
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_2_RNISFCM\[27\] -fixed false -x 770 -y 78
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[43\] -fixed false -x 803 -y 43
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[46\] -fixed false -x 902 -y 148
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/N_2232_i -fixed false -x 862 -y 66
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/we_m1_e_i -fixed false -x 1015 -y 123
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[36\] -fixed false -x 1001 -y 67
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/currState_RNIENV9_2\[1\] -fixed false -x 946 -y 129
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[27\] -fixed false -x 754 -y 121
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[1\] -fixed false -x 897 -y 82
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr\[2\] -fixed false -x 821 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/un1_prdata22_0 -fixed false -x 873 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/valid_a -fixed false -x 854 -y 106
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[16\] -fixed false -x 798 -y 99
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[4\] -fixed false -x 882 -y 40
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[41\] -fixed false -x 904 -y 142
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/IRQ_3 -fixed false -x 882 -y 87
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[1\] -fixed false -x 820 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/m62 -fixed false -x 822 -y 93
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[8\] -fixed false -x 959 -y 112
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[13\] -fixed false -x 781 -y 52
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[27\] -fixed false -x 798 -y 37
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk5.brs/holdDat125 -fixed false -x 791 -y 126
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/mp_irq_b -fixed false -x 940 -y 93
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[31\] -fixed false -x 873 -y 40
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[52\] -fixed false -x 984 -y 76
set_location -inst_name CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_6 -fixed false -x 754 -y 139
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/currState_ns_0\[1\] -fixed false -x 893 -y 78
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[29\] -fixed false -x 872 -y 100
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_30\[51\] -fixed false -x 917 -y 48
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[51\] -fixed false -x 946 -y 136
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_CTRL_READ_RNO -fixed false -x 916 -y 78
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_90_m2\[4\] -fixed false -x 905 -y 66
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/lnk_m_addr_iv_0_3\[0\] -fixed false -x 766 -y 96
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[33\] -fixed false -x 943 -y 136
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_ACK_1_sqmuxa_i -fixed false -x 926 -y 75
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[56\] -fixed false -x 938 -y 79
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr\[2\] -fixed false -x 902 -y 130
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[17\] -fixed false -x 791 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[12\] -fixed false -x 910 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0\[2\] -fixed false -x 799 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_WRITE_VALID -fixed false -x 858 -y 88
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[43\] -fixed false -x 897 -y 130
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[30\] -fixed false -x 847 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/pready_1 -fixed false -x 860 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[28\] -fixed false -x 793 -y 100
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_7_iv_0_19_i_i_a2_0_2 -fixed false -x 771 -y 135
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO\[2\] -fixed false -x 797 -y 147
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_0\[20\] -fixed false -x 767 -y 54
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_42\[54\] -fixed false -x 824 -y 126
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[26\] -fixed false -x 930 -y 82
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[50\] -fixed false -x 749 -y 55
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[11\] -fixed false -x 885 -y 114
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3_2\[24\] -fixed false -x 801 -y 111
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[32\] -fixed false -x 792 -y 40
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[65\] -fixed false -x 909 -y 43
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[56\] -fixed false -x 792 -y 136
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[58\] -fixed false -x 989 -y 100
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_CTRL_WRITE -fixed false -x 859 -y 79
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_42\[18\] -fixed false -x 788 -y 138
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[31\] -fixed false -x 863 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/mp_irq_a -fixed false -x 868 -y 96
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo\[3\] -fixed false -x 1003 -y 127
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/sync_update_0_sqmuxa_0_a3_1 -fixed false -x 760 -y 72
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[17\] -fixed false -x 806 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[20\] -fixed false -x 941 -y 106
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_54_m3_1\[1\] -fixed false -x 835 -y 81
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[72\] -fixed false -x 925 -y 136
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_2\[14\] -fixed false -x 767 -y 72
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/last_raddr\[15\] -fixed false -x 759 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[22\] -fixed false -x 841 -y 70
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[1\] -fixed false -x 850 -y 37
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[11\] -fixed false -x 815 -y 37
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_CTRL_WRITE -fixed false -x 886 -y 94
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[65\] -fixed false -x 930 -y 118
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[5\] -fixed false -x 824 -y 52
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[22\] -fixed false -x 959 -y 76
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_10\[70\] -fixed false -x 860 -y 132
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[29\] -fixed false -x 929 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[22\] -fixed false -x 894 -y 100
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[41\] -fixed false -x 840 -y 43
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[4\] -fixed false -x 1002 -y 76
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_18\[60\] -fixed false -x 940 -y 42
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[7\] -fixed false -x 755 -y 46
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[55\] -fixed false -x 879 -y 133
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[25\] -fixed false -x 848 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[10\] -fixed false -x 933 -y 102
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk5.brs/sDat\[9\] -fixed false -x 942 -y 121
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[10\] -fixed false -x 910 -y 40
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/prdata\[8\] -fixed false -x 827 -y 79
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[29\] -fixed false -x 845 -y 96
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[8\] -fixed false -x 833 -y 64
set_location -inst_name CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS_12_.gpin3 -fixed false -x 747 -y 49
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[40\] -fixed false -x 993 -y 76
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_27_m2\[2\] -fixed false -x 862 -y 102
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[25\] -fixed false -x 802 -y 46
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[6\] -fixed false -x 852 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[22\] -fixed false -x 914 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[16\] -fixed false -x 920 -y 73
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[57\] -fixed false -x 995 -y 136
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_2\[55\] -fixed false -x 890 -y 138
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty14_a_4_ac0_1 -fixed false -x 994 -y 126
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_72_m2\[0\] -fixed false -x 886 -y 78
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0\[17\] -fixed false -x 791 -y 84
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/prdata_9_0_iv_RNO\[3\] -fixed false -x 874 -y 84
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[11\] -fixed false -x 917 -y 82
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[59\] -fixed false -x 976 -y 76
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/IRQ_2 -fixed false -x 865 -y 84
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[68\] -fixed false -x 909 -y 112
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_0\[6\] -fixed false -x 929 -y 60
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/m39 -fixed false -x 889 -y 51
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[31\] -fixed false -x 1001 -y 112
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[22\] -fixed false -x 939 -y 106
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[56\] -fixed false -x 877 -y 43
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[46\] -fixed false -x 906 -y 121
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[71\] -fixed false -x 861 -y 139
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[62\] -fixed false -x 797 -y 43
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_22\[11\] -fixed false -x 990 -y 102
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/un1_prdata23 -fixed false -x 861 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[27\] -fixed false -x 954 -y 112
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_ACK -fixed false -x 905 -y 73
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/lnk_m_cs\[15\] -fixed false -x 746 -y 94
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_34\[32\] -fixed false -x 1010 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[4\] -fixed false -x 826 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA\[11\] -fixed false -x 826 -y 115
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/_l1.read_data24 -fixed false -x 895 -y 84
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[1\] -fixed false -x 820 -y 85
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_42\[32\] -fixed false -x 787 -y 138
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/APB_ARBITER_0/in_prdata_0\[18\] -fixed false -x 758 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[8\] -fixed false -x 922 -y 69
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[18\] -fixed false -x 981 -y 112
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA\[15\] -fixed false -x 763 -y 112
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/slv_rd_err_1_sqmuxa_0_a3 -fixed false -x 764 -y 84
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[15\] -fixed false -x 768 -y 37
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1\[11\] -fixed false -x 810 -y 60
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[24\] -fixed false -x 862 -y 121
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[7\] -fixed false -x 846 -y 115
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[10\] -fixed false -x 844 -y 121
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[52\] -fixed false -x 996 -y 97
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo\[0\] -fixed false -x 801 -y 148
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/currState_RNIPMH7_1\[1\] -fixed false -x 895 -y 126
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/control\[8\] -fixed false -x 823 -y 79
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_63_m1\[3\] -fixed false -x 940 -y 72
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNIH087\[5\] -fixed false -x 824 -y 144
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[23\] -fixed false -x 870 -y 115
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_7_iv_0_19_i_i -fixed false -x 757 -y 138
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_10\[16\] -fixed false -x 786 -y 99
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[1\] -fixed false -x 858 -y 118
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_45_0_a2\[29\] -fixed false -x 807 -y 108
set_location -inst_name CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS_13_.gpin2 -fixed false -x 762 -y 76
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[64\] -fixed false -x 823 -y 28
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/currState_RNI7JU21\[1\] -fixed false -x 842 -y 138
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/pready_1 -fixed false -x 862 -y 81
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[33\] -fixed false -x 735 -y 70
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[28\] -fixed false -x 832 -y 37
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[21\] -fixed false -x 871 -y 100
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[49\] -fixed false -x 901 -y 133
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[64\] -fixed false -x 768 -y 55
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[35\] -fixed false -x 992 -y 70
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[38\] -fixed false -x 913 -y 139
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[9\] -fixed false -x 768 -y 31
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_10_1\[24\] -fixed false -x 800 -y 111
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_MP -fixed false -x 930 -y 76
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[27\] -fixed false -x 825 -y 76
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[19\] -fixed false -x 827 -y 61
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full -fixed false -x 934 -y 127
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[63\] -fixed false -x 883 -y 127
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_0\[3\] -fixed false -x 815 -y 66
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1\[19\] -fixed false -x 769 -y 54
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[9\] -fixed false -x 817 -y 79
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[10\] -fixed false -x 916 -y 106
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[19\] -fixed false -x 842 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[28\] -fixed false -x 858 -y 76
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[26\] -fixed false -x 877 -y 112
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_18\[62\] -fixed false -x 906 -y 42
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[4\] -fixed false -x 924 -y 85
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_34\[24\] -fixed false -x 998 -y 66
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1\[1\] -fixed false -x 787 -y 39
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[57\] -fixed false -x 886 -y 133
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[36\] -fixed false -x 848 -y 133
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_CTRL_WRITE_1 -fixed false -x 852 -y 81
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[21\] -fixed false -x 829 -y 106
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[62\] -fixed false -x 799 -y 58
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[22\] -fixed false -x 790 -y 31
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_42\[45\] -fixed false -x 811 -y 138
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_MSG_READ -fixed false -x 938 -y 91
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[52\] -fixed false -x 951 -y 52
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[22\] -fixed false -x 859 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[26\] -fixed false -x 762 -y 123
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[6\] -fixed false -x 852 -y 145
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[10\] -fixed false -x 870 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_54_0_a2\[7\] -fixed false -x 834 -y 60
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[12\] -fixed false -x 868 -y 37
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[28\] -fixed false -x 882 -y 91
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[24\] -fixed false -x 999 -y 67
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[3\] -fixed false -x 979 -y 73
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[28\] -fixed false -x 775 -y 79
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[40\] -fixed false -x 807 -y 136
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[49\] -fixed false -x 948 -y 136
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[11\] -fixed false -x 969 -y 61
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[8\] -fixed false -x 960 -y 67
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk5.brs/sDat_14\[3\] -fixed false -x 955 -y 120
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[27\] -fixed false -x 832 -y 55
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[8\] -fixed false -x 901 -y 40
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[7\] -fixed false -x 894 -y 60
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[19\] -fixed false -x 835 -y 105
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_ACK_RNO -fixed false -x 874 -y 102
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/prdata_2_sqmuxa -fixed false -x 859 -y 96
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[10\] -fixed false -x 900 -y 40
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[24\] -fixed false -x 890 -y 55
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/APB_ARBITER_0/in_prdata_0_a3_0\[12\] -fixed false -x 747 -y 72
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[31\] -fixed false -x 762 -y 28
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[49\] -fixed false -x 828 -y 130
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[2\] -fixed false -x 806 -y 52
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[31\] -fixed false -x 905 -y 79
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[36\] -fixed false -x 804 -y 46
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[14\] -fixed false -x 809 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_MBX_WRITE -fixed false -x 856 -y 91
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/m201_1 -fixed false -x 791 -y 54
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_42\[48\] -fixed false -x 804 -y 138
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/control\[4\] -fixed false -x 873 -y 88
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[20\] -fixed false -x 804 -y 124
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_VALID_1_sqmuxa -fixed false -x 896 -y 87
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[23\] -fixed false -x 882 -y 111
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[12\] -fixed false -x 943 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[31\] -fixed false -x 868 -y 109
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[10\] -fixed false -x 780 -y 34
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[10\] -fixed false -x 902 -y 55
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[3\] -fixed false -x 814 -y 79
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[38\] -fixed false -x 931 -y 46
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[12\] -fixed false -x 763 -y 124
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a\[2\] -fixed false -x 878 -y 85
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[10\] -fixed false -x 752 -y 94
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[19\] -fixed false -x 804 -y 109
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_2\[28\] -fixed false -x 949 -y 144
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_18\[32\] -fixed false -x 943 -y 123
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[3\] -fixed false -x 855 -y 85
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/N_2230_i -fixed false -x 868 -y 102
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_27_m3\[4\] -fixed false -x 857 -y 102
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[25\] -fixed false -x 819 -y 117
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[18\] -fixed false -x 843 -y 73
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_18\[23\] -fixed false -x 984 -y 129
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[9\] -fixed false -x 805 -y 64
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[68\] -fixed false -x 924 -y 43
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/currState_RNI9B911_1\[1\] -fixed false -x 979 -y 117
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_18\[6\] -fixed false -x 962 -y 45
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO\[5\] -fixed false -x 802 -y 147
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1\[0\].ram/mem_G_8 -fixed false -x 962 -y 111
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1_0_wmux_0_RNI00PJ\[4\] -fixed false -x 777 -y 48
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/un1_prdata23_RNIEU5J -fixed false -x 858 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA\[23\] -fixed false -x 964 -y 100
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_VALID_1 -fixed false -x 890 -y 87
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[17\] -fixed false -x 834 -y 114
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA\[2\] -fixed false -x 817 -y 88
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[1\] -fixed false -x 879 -y 121
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_VALID_2_sqmuxa -fixed false -x 910 -y 87
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[4\] -fixed false -x 940 -y 73
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[31\] -fixed false -x 974 -y 100
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[37\] -fixed false -x 976 -y 67
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/SLAVE_READY -fixed false -x 1000 -y 117
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0\[19\] -fixed false -x 781 -y 72
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_enable_reg1_1_sqmuxa_0_o2_RNICTGR -fixed false -x 764 -y 57
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b\[5\] -fixed false -x 901 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_MSG_READ -fixed false -x 954 -y 70
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[7\] -fixed false -x 920 -y 106
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[4\] -fixed false -x 975 -y 97
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[37\] -fixed false -x 1007 -y 109
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_2\[70\] -fixed false -x 930 -y 135
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[26\] -fixed false -x 774 -y 43
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[41\] -fixed false -x 926 -y 46
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[8\] -fixed false -x 919 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[23\] -fixed false -x 958 -y 103
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_1\[4\] -fixed false -x 753 -y 54
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_2\[16\] -fixed false -x 774 -y 45
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[12\] -fixed false -x 744 -y 46
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk5.brs/sDat_50\[4\] -fixed false -x 787 -y 126
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[28\] -fixed false -x 833 -y 148
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[25\] -fixed false -x 971 -y 94
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[2\] -fixed false -x 953 -y 94
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[25\] -fixed false -x 917 -y 52
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[15\] -fixed false -x 748 -y 109
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_34\[47\] -fixed false -x 980 -y 78
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[23\] -fixed false -x 760 -y 112
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/wr_en\[2\] -fixed false -x 908 -y 99
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[7\] -fixed false -x 822 -y 105
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[12\] -fixed false -x 922 -y 88
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[5\] -fixed false -x 881 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[6\] -fixed false -x 792 -y 91
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[54\] -fixed false -x 985 -y 76
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_MP_RNO -fixed false -x 910 -y 72
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/m237 -fixed false -x 751 -y 54
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[24\] -fixed false -x 910 -y 79
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[37\] -fixed false -x 996 -y 109
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[24\] -fixed false -x 838 -y 46
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk6.corepwm_pwm_gen/PWM_output_generation\[2\].genblk1.PWM_int58 -fixed false -x 869 -y 39
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[31\] -fixed false -x 783 -y 52
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[35\] -fixed false -x 980 -y 142
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_34\[14\] -fixed false -x 980 -y 63
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[29\] -fixed false -x 782 -y 88
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[18\] -fixed false -x 816 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_MSG_READ_RNO -fixed false -x 816 -y 93
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[18\] -fixed false -x 889 -y 40
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[30\] -fixed false -x 879 -y 114
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[21\] -fixed false -x 789 -y 88
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[24\] -fixed false -x 869 -y 70
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[35\] -fixed false -x 925 -y 124
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[11\] -fixed false -x 836 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/I_MSS_I2C_0_SCL_OE_M2F_INV -fixed false -x 277 -y 24
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/control\[7\] -fixed false -x 800 -y 79
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_MSG_READ -fixed false -x 893 -y 88
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[8\] -fixed false -x 767 -y 103
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_18\[8\] -fixed false -x 962 -y 48
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[9\] -fixed false -x 808 -y 58
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/prdata_9_0_iv\[4\] -fixed false -x 826 -y 78
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[49\] -fixed false -x 822 -y 127
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[72\] -fixed false -x 987 -y 136
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[17\] -fixed false -x 779 -y 52
set_location -inst_name CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS_12_.gpin1 -fixed false -x 749 -y 49
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[3\] -fixed false -x 784 -y 28
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/currState_ns_0\[1\] -fixed false -x 974 -y 117
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA\[23\] -fixed false -x 762 -y 112
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_72_m3_1\[1\] -fixed false -x 884 -y 84
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[61\] -fixed false -x 989 -y 67
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[56\] -fixed false -x 772 -y 79
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[20\] -fixed false -x 770 -y 123
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[28\] -fixed false -x 754 -y 100
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[39\] -fixed false -x 998 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_1/IHC_APB_0/u_mux_p_to_b3/iPRDATA30 -fixed false -x 782 -y 69
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_6\[23\] -fixed false -x 949 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[28\] -fixed false -x 927 -y 61
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[32\] -fixed false -x 964 -y 136
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[26\] -fixed false -x 769 -y 34
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[58\] -fixed false -x 987 -y 139
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/lnk_m_addr_0_iv_0_0\[2\] -fixed false -x 746 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3\[24\] -fixed false -x 799 -y 111
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3_2\[14\] -fixed false -x 773 -y 99
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo\[5\] -fixed false -x 949 -y 127
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[6\] -fixed false -x 866 -y 118
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[29\] -fixed false -x 838 -y 136
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[53\] -fixed false -x 876 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[5\] -fixed false -x 928 -y 82
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/prdata\[3\] -fixed false -x 874 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[11\] -fixed false -x 965 -y 61
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[19\] -fixed false -x 869 -y 121
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_10\[56\] -fixed false -x 978 -y 141
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[30\] -fixed false -x 761 -y 28
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_30\[1\] -fixed false -x 846 -y 138
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[3\] -fixed false -x 862 -y 115
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_27_m3\[1\] -fixed false -x 860 -y 102
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_minus1_c4_a0 -fixed false -x 788 -y 147
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[30\] -fixed false -x 859 -y 46
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO\[6\] -fixed false -x 761 -y 135
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[5\] -fixed false -x 773 -y 31
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[2\] -fixed false -x 852 -y 85
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[65\] -fixed false -x 900 -y 124
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[39\] -fixed false -x 799 -y 40
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[21\] -fixed false -x 853 -y 46
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[10\] -fixed false -x 828 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[14\] -fixed false -x 862 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[14\] -fixed false -x 860 -y 66
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_18\[54\] -fixed false -x 949 -y 129
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[32\] -fixed false -x 790 -y 34
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk5.brs/sDat\[3\] -fixed false -x 959 -y 118
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_ACK_1_sqmuxa_i -fixed false -x 897 -y 75
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_1_cZ\[9\] -fixed false -x 760 -y 75
set_location -inst_name CAPE_inst_0/P9_GPIO_0/CoreGPIO_P9_0/CoreGPIO_P9_0/xhdl1.GEN_BITS_17_.gpin2 -fixed false -x 865 -y 10
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[19\] -fixed false -x 926 -y 79
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_36_0_a3\[24\] -fixed false -x 922 -y 96
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_46\[56\] -fixed false -x 867 -y 126
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/APB_ARBITER_0/in_prdata_0_a3_0\[30\] -fixed false -x 786 -y 75
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/currState_RNI7JU21_2\[1\] -fixed false -x 965 -y 75
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[33\] -fixed false -x 925 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/prdata_3_sqmuxa_or -fixed false -x 797 -y 78
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[31\] -fixed false -x 887 -y 37
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr\[2\] -fixed false -x 962 -y 127
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[5\] -fixed false -x 908 -y 75
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_18\[73\] -fixed false -x 930 -y 129
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/APB_ARBITER_0/in_prdata_0\[5\] -fixed false -x 754 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_10_1\[22\] -fixed false -x 801 -y 108
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[2\] -fixed false -x 864 -y 100
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[9\] -fixed false -x 914 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_81_m3\[2\] -fixed false -x 909 -y 84
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[15\] -fixed false -x 906 -y 37
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[57\] -fixed false -x 990 -y 136
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_34\[36\] -fixed false -x 1002 -y 66
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[12\] -fixed false -x 954 -y 100
set_location -inst_name CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_14 -fixed false -x 834 -y 73
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[40\] -fixed false -x 975 -y 136
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[14\] -fixed false -x 767 -y 100
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/nextState_0\[0\] -fixed false -x 991 -y 108
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[14\] -fixed false -x 854 -y 31
set_location -inst_name CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_2 -fixed false -x 744 -y 136
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_VALID_1 -fixed false -x 902 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[24\] -fixed false -x 971 -y 88
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full7_a_4_ac0_1_RNIT4R81 -fixed false -x 787 -y 129
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[16\] -fixed false -x 882 -y 55
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/prdata\[1\] -fixed false -x 832 -y 76
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[20\] -fixed false -x 962 -y 79
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_30\[25\] -fixed false -x 876 -y 129
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[7\] -fixed false -x 775 -y 31
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[56\] -fixed false -x 936 -y 133
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[1\] -fixed false -x 846 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[16\] -fixed false -x 801 -y 100
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[25\] -fixed false -x 915 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/control\[2\] -fixed false -x 875 -y 97
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[66\] -fixed false -x 849 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[5\] -fixed false -x 922 -y 76
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_30\[70\] -fixed false -x 830 -y 138
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[7\] -fixed false -x 842 -y 130
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[19\] -fixed false -x 844 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_10\[13\] -fixed false -x 781 -y 105
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[16\] -fixed false -x 949 -y 100
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_18\[10\] -fixed false -x 961 -y 45
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[25\] -fixed false -x 963 -y 109
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_plus1_1_ac0_5 -fixed false -x 962 -y 132
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_2\[35\] -fixed false -x 901 -y 141
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[22\] -fixed false -x 940 -y 106
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[57\] -fixed false -x 902 -y 136
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[12\] -fixed false -x 950 -y 58
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1\[15\] -fixed false -x 815 -y 57
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA\[31\] -fixed false -x 805 -y 109
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[49\] -fixed false -x 788 -y 34
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[26\] -fixed false -x 946 -y 55
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[38\] -fixed false -x 893 -y 58
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/un1_lnk_m_cs_5_0 -fixed false -x 762 -y 84
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_0\[5\] -fixed false -x 884 -y 69
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1\[0\].ram/mem_mem_2_0_RNO -fixed false -x 809 -y 141
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_VALID_3_sqmuxa_i_0_i_a2 -fixed false -x 906 -y 96
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[56\] -fixed false -x 939 -y 79
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/prdata\[30\] -fixed false -x 757 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[0\] -fixed false -x 918 -y 100
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA\[8\] -fixed false -x 780 -y 94
set_location -inst_name CLOCKS_AND_RESETS_inst_0/PF_CCC_ADC_0/PF_CCC_ADC_0/pll_inst_0_1 -fixed false -x 4 -y 7
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[54\] -fixed false -x 1003 -y 103
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[45\] -fixed false -x 905 -y 136
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_30\[42\] -fixed false -x 974 -y 66
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[18\] -fixed false -x 816 -y 61
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[38\] -fixed false -x 988 -y 112
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[1\] -fixed false -x 961 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA\[19\] -fixed false -x 820 -y 115
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_WRITE_VALID_0_sqmuxa_0_a2 -fixed false -x 831 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[23\] -fixed false -x 867 -y 112
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[11\] -fixed false -x 951 -y 79
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[27\] -fixed false -x 800 -y 121
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[27\] -fixed false -x 912 -y 72
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[22\] -fixed false -x 1001 -y 73
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[3\] -fixed false -x 907 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_54_sm3_i_0_a3_i -fixed false -x 820 -y 81
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/m23_2 -fixed false -x 783 -y 51
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[2\] -fixed false -x 885 -y 91
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[37\] -fixed false -x 937 -y 124
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[39\] -fixed false -x 832 -y 151
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[9\] -fixed false -x 757 -y 121
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[46\] -fixed false -x 936 -y 127
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[54\] -fixed false -x 954 -y 52
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[27\] -fixed false -x 948 -y 97
set_location -inst_name CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_0 -fixed false -x 747 -y 136
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[26\] -fixed false -x 804 -y 40
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[16\] -fixed false -x 836 -y 58
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[27\] -fixed false -x 1012 -y 70
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr\[2\] -fixed false -x 986 -y 127
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata\[1\] -fixed false -x 819 -y 90
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[20\] -fixed false -x 926 -y 124
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[4\] -fixed false -x 890 -y 85
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_2\[59\] -fixed false -x 978 -y 75
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[25\] -fixed false -x 820 -y 127
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/IRQ_1 -fixed false -x 822 -y 78
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/wr_en\[0\] -fixed false -x 887 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA\[0\] -fixed false -x 878 -y 82
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[39\] -fixed false -x 948 -y 88
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[33\] -fixed false -x 1000 -y 109
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[7\] -fixed false -x 823 -y 58
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[28\] -fixed false -x 888 -y 111
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNIGEFE_0\[1\] -fixed false -x 818 -y 138
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[24\] -fixed false -x 868 -y 61
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[3\] -fixed false -x 934 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_54_0_a2\[31\] -fixed false -x 826 -y 81
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_46\[13\] -fixed false -x 824 -y 84
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/prdata\[8\] -fixed false -x 872 -y 97
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[10\] -fixed false -x 839 -y 22
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[30\] -fixed false -x 866 -y 142
set_location -inst_name CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_3 -fixed false -x 751 -y 136
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/m30 -fixed false -x 889 -y 63
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[11\] -fixed false -x 933 -y 112
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[52\] -fixed false -x 767 -y 55
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_plus1_1_ac0_3 -fixed false -x 757 -y 135
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_2\[69\] -fixed false -x 917 -y 117
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[47\] -fixed false -x 897 -y 142
set_location -inst_name CLOCKS_AND_RESETS_inst_0/FIC_1_RESET/CORERESET_0/dff_5 -fixed false -x 869 -y 139
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[41\] -fixed false -x 866 -y 130
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[1\] -fixed false -x 920 -y 66
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/APB_ARBITER_0/in_prdata_0_a3_0\[28\] -fixed false -x 762 -y 63
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/m35_0 -fixed false -x 760 -y 48
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_MSG_READ_RNO -fixed false -x 933 -y 63
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[21\] -fixed false -x 859 -y 72
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/pslverr -fixed false -x 757 -y 85
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[15\] -fixed false -x 854 -y 60
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[22\] -fixed false -x 862 -y 31
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[4\] -fixed false -x 816 -y 52
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_18\[12\] -fixed false -x 937 -y 45
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[70\] -fixed false -x 860 -y 133
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/prdata_9_0_iv\[2\] -fixed false -x 821 -y 78
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[13\] -fixed false -x 786 -y 124
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[17\] -fixed false -x 775 -y 91
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1\[16\] -fixed false -x 756 -y 54
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_18\[23\] -fixed false -x 952 -y 42
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_7_iv_0_19_i_i_a2_0_0 -fixed false -x 764 -y 135
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[31\] -fixed false -x 940 -y 85
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[50\] -fixed false -x 997 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[28\] -fixed false -x 955 -y 103
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_22\[9\] -fixed false -x 1002 -y 84
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[36\] -fixed false -x 893 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[16\] -fixed false -x 792 -y 67
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_2\[27\] -fixed false -x 936 -y 138
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[73\] -fixed false -x 922 -y 133
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[50\] -fixed false -x 885 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[26\] -fixed false -x 921 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[0\] -fixed false -x 895 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_0\[12\] -fixed false -x 789 -y 81
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_45_0_a2\[30\] -fixed false -x 762 -y 102
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[29\] -fixed false -x 769 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[23\] -fixed false -x 864 -y 121
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/fifoRd -fixed false -x 940 -y 126
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk6.corepwm_pwm_gen/PWM_output_generation\[1\].genblk1.PWM_int26 -fixed false -x 800 -y 24
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[63\] -fixed false -x 882 -y 46
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[47\] -fixed false -x 805 -y 28
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[31\] -fixed false -x 753 -y 121
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr\[5\] -fixed false -x 989 -y 127
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[44\] -fixed false -x 772 -y 58
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_54_0_a2\[30\] -fixed false -x 797 -y 108
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[48\] -fixed false -x 816 -y 127
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[24\] -fixed false -x 924 -y 40
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_ACK_RNO -fixed false -x 866 -y 102
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_30\[35\] -fixed false -x 834 -y 147
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_36_0_a3\[7\] -fixed false -x 920 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[19\] -fixed false -x 848 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_54_m2\[4\] -fixed false -x 884 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_VALID_1_sqmuxa -fixed false -x 912 -y 78
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[28\] -fixed false -x 964 -y 52
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[5\] -fixed false -x 816 -y 58
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[22\] -fixed false -x 862 -y 55
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[25\] -fixed false -x 877 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_ACK -fixed false -x 864 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[30\] -fixed false -x 888 -y 61
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO\[0\] -fixed false -x 951 -y 132
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_2_RNIAO3H\[1\] -fixed false -x 779 -y 39
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[44\] -fixed false -x 926 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_54_0_a2\[11\] -fixed false -x 776 -y 96
set_location -inst_name CAPE_inst_0/P9_GPIO_0/CoreGPIO_P9_0/CoreGPIO_P9_0/xhdl1.GEN_BITS\[0\].APB_32.GPOUT_reg31_1 -fixed false -x 743 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[30\] -fixed false -x 772 -y 121
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_7_iv_34_i_i_o2_1 -fixed false -x 987 -y 123
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk5.brs/holdDat\[10\] -fixed false -x 967 -y 118
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/sync_update -fixed false -x 776 -y 61
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA\[20\] -fixed false -x 786 -y 94
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[45\] -fixed false -x 985 -y 136
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[47\] -fixed false -x 772 -y 61
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[62\] -fixed false -x 823 -y 133
set_location -inst_name CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_15_rep_RNI7PT4/U0_RGB1_RGB1 -fixed false -x 729 -y 70
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[61\] -fixed false -x 805 -y 130
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[22\] -fixed false -x 923 -y 58
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[24\] -fixed false -x 778 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/m33 -fixed false -x 876 -y 60
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[22\] -fixed false -x 842 -y 70
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[3\] -fixed false -x 991 -y 82
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_22\[20\] -fixed false -x 966 -y 108
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/prdata\[4\] -fixed false -x 869 -y 76
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[11\] -fixed false -x 739 -y 70
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[69\] -fixed false -x 924 -y 55
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[9\] -fixed false -x 800 -y 127
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[29\] -fixed false -x 927 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[22\] -fixed false -x 744 -y 124
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[14\] -fixed false -x 830 -y 112
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[20\] -fixed false -x 774 -y 91
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_10\[18\] -fixed false -x 928 -y 120
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[20\] -fixed false -x 911 -y 106
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[10\] -fixed false -x 877 -y 115
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_63_0_a2\[6\] -fixed false -x 925 -y 57
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[1\] -fixed false -x 989 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[16\] -fixed false -x 797 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[0\] -fixed false -x 893 -y 85
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[12\] -fixed false -x 901 -y 61
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1\[7\] -fixed false -x 797 -y 51
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_10_1\[20\] -fixed false -x 782 -y 105
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[31\] -fixed false -x 866 -y 67
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_18\[28\] -fixed false -x 954 -y 42
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[11\] -fixed false -x 826 -y 114
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/currState_RNIF2751_0\[1\] -fixed false -x 903 -y 48
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_10_1\[17\] -fixed false -x 754 -y 111
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[21\] -fixed false -x 997 -y 67
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a4_1\[1\] -fixed false -x 753 -y 66
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk5.brs/holdDat\[6\] -fixed false -x 957 -y 121
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[21\] -fixed false -x 822 -y 34
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[30\] -fixed false -x 851 -y 73
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[45\] -fixed false -x 1004 -y 100
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_45_0_a2\[13\] -fixed false -x 900 -y 102
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[30\] -fixed false -x 969 -y 88
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[11\] -fixed false -x 915 -y 58
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3\[14\] -fixed false -x 772 -y 99
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[14\] -fixed false -x 849 -y 118
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[15\] -fixed false -x 874 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/un1_prdata22_0 -fixed false -x 864 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[4\] -fixed false -x 891 -y 109
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[38\] -fixed false -x 831 -y 43
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_81_m2\[3\] -fixed false -x 908 -y 84
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[3\] -fixed false -x 878 -y 124
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_WRITE_VALID_0_sqmuxa_0_o2_0_o2 -fixed false -x 855 -y 90
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[3\] -fixed false -x 825 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[22\] -fixed false -x 744 -y 123
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_2\[57\] -fixed false -x 937 -y 144
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[31\] -fixed false -x 903 -y 79
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[9\] -fixed false -x 777 -y 31
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[25\] -fixed false -x 749 -y 109
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr\[0\] -fixed false -x 803 -y 139
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_22\[29\] -fixed false -x 1004 -y 108
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA\[14\] -fixed false -x 963 -y 100
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[43\] -fixed false -x 962 -y 136
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[16\] -fixed false -x 872 -y 37
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_minus1_axbxc4 -fixed false -x 787 -y 147
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/mp_irq_b -fixed false -x 882 -y 102
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[1\] -fixed false -x 786 -y 58
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[18\] -fixed false -x 818 -y 117
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[6\] -fixed false -x 770 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[6\] -fixed false -x 966 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/valid_b -fixed false -x 890 -y 91
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_2\[57\] -fixed false -x 980 -y 75
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_10\[66\] -fixed false -x 979 -y 141
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_2\[1\] -fixed false -x 776 -y 39
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PSELSBUS_0_a2_0_a2\[2\] -fixed false -x 755 -y 66
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[28\] -fixed false -x 808 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[0\] -fixed false -x 906 -y 76
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PREADY_3_2 -fixed false -x 849 -y 87
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[15\] -fixed false -x 952 -y 112
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_2\[62\] -fixed false -x 914 -y 144
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[27\] -fixed false -x 795 -y 31
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_1\[14\] -fixed false -x 803 -y 66
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_34\[55\] -fixed false -x 1002 -y 63
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/APB_ARBITER_0/in_prdata_0\[26\] -fixed false -x 801 -y 60
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[10\] -fixed false -x 813 -y 52
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[54\] -fixed false -x 903 -y 46
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[23\] -fixed false -x 984 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_WRITE_VALID -fixed false -x 843 -y 82
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[5\] -fixed false -x 878 -y 121
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk5.brs/sDat\[9\] -fixed false -x 950 -y 118
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[27\] -fixed false -x 820 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_ACK_RNO -fixed false -x 876 -y 78
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[22\] -fixed false -x 944 -y 106
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[13\] -fixed false -x 775 -y 28
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[22\] -fixed false -x 963 -y 103
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[72\] -fixed false -x 931 -y 43
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_2\[67\] -fixed false -x 1002 -y 81
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[16\] -fixed false -x 909 -y 79
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_2\[32\] -fixed false -x 929 -y 141
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[59\] -fixed false -x 879 -y 43
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[62\] -fixed false -x 914 -y 145
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_6\[54\] -fixed false -x 917 -y 84
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[50\] -fixed false -x 978 -y 79
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[31\] -fixed false -x 795 -y 124
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[3\] -fixed false -x 979 -y 52
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[26\] -fixed false -x 879 -y 112
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[13\] -fixed false -x 871 -y 58
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/pready -fixed false -x 847 -y 79
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[17\] -fixed false -x 872 -y 58
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[61\] -fixed false -x 979 -y 76
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_CTRL_WRITE -fixed false -x 914 -y 79
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/un1_prdata23 -fixed false -x 871 -y 72
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[35\] -fixed false -x 916 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA\[26\] -fixed false -x 805 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_MSG_READ -fixed false -x 954 -y 73
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_45_0_a2\[27\] -fixed false -x 757 -y 111
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[69\] -fixed false -x 885 -y 136
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3\[29\] -fixed false -x 757 -y 117
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[6\] -fixed false -x 876 -y 91
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[16\] -fixed false -x 795 -y 55
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk5.brs/sDat_14\[7\] -fixed false -x 949 -y 120
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[36\] -fixed false -x 937 -y 40
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr_RNO\[0\] -fixed false -x 932 -y 129
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[20\] -fixed false -x 772 -y 91
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[71\] -fixed false -x 914 -y 133
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_63_m3\[0\] -fixed false -x 843 -y 84
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_63_m2\[4\] -fixed false -x 850 -y 84
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA_9_0_a3\[8\] -fixed false -x 780 -y 93
set_location -inst_name CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_10 -fixed false -x 753 -y 139
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_8_RNO\[0\] -fixed false -x 740 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[12\] -fixed false -x 886 -y 112
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_6\[64\] -fixed false -x 758 -y 90
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[14\] -fixed false -x 937 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_0\[0\] -fixed false -x 943 -y 63
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_3\[11\] -fixed false -x 750 -y 75
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[61\] -fixed false -x 791 -y 46
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_MPIE -fixed false -x 870 -y 79
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[66\] -fixed false -x 900 -y 43
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[48\] -fixed false -x 830 -y 136
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/prdata_9_0_iv_RNO\[4\] -fixed false -x 867 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[1\] -fixed false -x 931 -y 85
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[57\] -fixed false -x 882 -y 133
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_54\[2\] -fixed false -x 828 -y 84
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[15\] -fixed false -x 797 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_VALID -fixed false -x 949 -y 70
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[4\] -fixed false -x 765 -y 40
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA_9_0_a3\[15\] -fixed false -x 896 -y 96
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[52\] -fixed false -x 991 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[12\] -fixed false -x 858 -y 124
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/APB_ARBITER_0/in_prdata_0\[22\] -fixed false -x 759 -y 63
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[61\] -fixed false -x 982 -y 76
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_18\[29\] -fixed false -x 976 -y 129
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_81_m3\[4\] -fixed false -x 907 -y 84
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty_1_sqmuxa_1_i_0 -fixed false -x 936 -y 126
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[29\] -fixed false -x 928 -y 109
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNICORP_0\[1\] -fixed false -x 776 -y 117
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[19\] -fixed false -x 1015 -y 70
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[15\] -fixed false -x 1000 -y 85
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA\[7\] -fixed false -x 966 -y 100
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[13\] -fixed false -x 980 -y 61
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA\[23\] -fixed false -x 816 -y 115
set_location -inst_name CLOCKS_AND_RESETS_inst_0/FIC_1_RESET/CORERESET_0/dff_10 -fixed false -x 874 -y 133
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_AIE9_or_0_0 -fixed false -x 905 -y 87
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[19\] -fixed false -x 949 -y 103
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[50\] -fixed false -x 904 -y 148
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[15\] -fixed false -x 831 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_90_m2\[3\] -fixed false -x 916 -y 63
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat45_rep1 -fixed false -x 909 -y 48
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/valid_a -fixed false -x 940 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_ACK_1_sqmuxa_i -fixed false -x 834 -y 90
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[5\] -fixed false -x 947 -y 82
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[55\] -fixed false -x 901 -y 46
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[20\] -fixed false -x 986 -y 130
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[16\] -fixed false -x 911 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b\[3\] -fixed false -x 931 -y 73
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/currState\[1\] -fixed false -x 994 -y 109
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[21\] -fixed false -x 850 -y 22
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[7\] -fixed false -x 873 -y 55
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[20\] -fixed false -x 793 -y 133
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/IRQ_4 -fixed false -x 873 -y 78
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA\[10\] -fixed false -x 933 -y 103
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_1\[13\] -fixed false -x 766 -y 66
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[28\] -fixed false -x 892 -y 60
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[12\] -fixed false -x 839 -y 67
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_0_cZ\[5\] -fixed false -x 746 -y 48
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/prdata\[6\] -fixed false -x 853 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_45_0_a2\[11\] -fixed false -x 902 -y 102
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[30\] -fixed false -x 815 -y 34
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[16\] -fixed false -x 950 -y 97
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[33\] -fixed false -x 958 -y 46
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[11\] -fixed false -x 916 -y 82
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[3\] -fixed false -x 910 -y 82
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_1/IHC_APB_0/u_mux_p_to_b3/PREADY_10_1_1 -fixed false -x 854 -y 81
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr\[5\] -fixed false -x 965 -y 127
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_18\[25\] -fixed false -x 973 -y 129
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_36\[0\] -fixed false -x 935 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_MPIE -fixed false -x 867 -y 103
set_location -inst_name CAPE_inst_0/P9_GPIO_0/CoreGPIO_P9_0/CoreGPIO_P9_0/xhdl1.GEN_BITS_10_.gpin2 -fixed false -x 747 -y 73
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[0\] -fixed false -x 994 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[31\] -fixed false -x 869 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_WRITE_VALID_0_sqmuxa_0_o2_0_o2 -fixed false -x 877 -y 93
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[60\] -fixed false -x 777 -y 79
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[14\] -fixed false -x 830 -y 124
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0\[24\] -fixed false -x 793 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[4\] -fixed false -x 957 -y 58
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_1_cZ\[12\] -fixed false -x 746 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[10\] -fixed false -x 789 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_CTRL_READ -fixed false -x 896 -y 88
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[44\] -fixed false -x 771 -y 58
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_2\[71\] -fixed false -x 913 -y 132
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA\[14\] -fixed false -x 783 -y 94
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_46\[37\] -fixed false -x 882 -y 63
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_2\[1\] -fixed false -x 776 -y 63
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/m14 -fixed false -x 907 -y 51
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_22\[30\] -fixed false -x 1003 -y 108
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk5.brs/sDat\[10\] -fixed false -x 948 -y 121
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/m171_2 -fixed false -x 746 -y 57
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_27_m3\[5\] -fixed false -x 853 -y 102
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[36\] -fixed false -x 972 -y 67
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[16\] -fixed false -x 807 -y 58
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/un1_a_penable_0_a2_1_a2 -fixed false -x 835 -y 90
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[62\] -fixed false -x 989 -y 136
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_2\[0\] -fixed false -x 790 -y 48
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[20\] -fixed false -x 842 -y 100
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[25\] -fixed false -x 860 -y 111
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[25\] -fixed false -x 940 -y 57
set_location -inst_name CAPE_inst_0/P9_GPIO_0/CoreGPIO_P9_0/CoreGPIO_P9_0/xhdl1.GEN_BITS\[13\].APB_32.GPOUT_reg\[13\] -fixed false -x 744 -y 67
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[31\] -fixed false -x 850 -y 58
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/currState_RNI9B911\[1\] -fixed false -x 758 -y 129
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA\[10\] -fixed false -x 771 -y 40
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[20\] -fixed false -x 946 -y 106
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[25\] -fixed false -x 747 -y 94
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_7_iv_0_19_i_i_a2_0_5 -fixed false -x 764 -y 138
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA\[18\] -fixed false -x 757 -y 100
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/currState_RNI9B911_0\[1\] -fixed false -x 973 -y 117
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[6\] -fixed false -x 963 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[3\] -fixed false -x 941 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[13\] -fixed false -x 781 -y 73
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[60\] -fixed false -x 888 -y 133
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/APB_ARBITER_0/in_prdata_0_a3_0\[24\] -fixed false -x 794 -y 60
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_72_m2\[3\] -fixed false -x 907 -y 75
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[73\] -fixed false -x 882 -y 127
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[29\] -fixed false -x 794 -y 52
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_72_m3\[4\] -fixed false -x 877 -y 84
set_location -inst_name CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/un1_D -fixed false -x 752 -y 99
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[52\] -fixed false -x 758 -y 49
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_2\[13\] -fixed false -x 752 -y 30
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[18\] -fixed false -x 836 -y 112
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk5.brs/holdDat\[2\] -fixed false -x 791 -y 127
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[31\] -fixed false -x 858 -y 46
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b\[1\] -fixed false -x 915 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_ACK -fixed false -x 888 -y 76
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_1612_fast -fixed false -x 904 -y 87
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[12\] -fixed false -x 967 -y 64
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/currState\[1\] -fixed false -x 941 -y 130
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_34\[29\] -fixed false -x 996 -y 66
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_90_ss3_0_0_a2 -fixed false -x 896 -y 72
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[9\] -fixed false -x 846 -y 37
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[42\] -fixed false -x 908 -y 46
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA\[9\] -fixed false -x 897 -y 97
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[40\] -fixed false -x 979 -y 67
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[5\] -fixed false -x 845 -y 31
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[25\] -fixed false -x 863 -y 52
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[42\] -fixed false -x 944 -y 133
set_location -inst_name CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS_8_.gpin3 -fixed false -x 752 -y 55
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[6\] -fixed false -x 797 -y 100
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_1\[22\] -fixed false -x 796 -y 66
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/nextState_0\[0\] -fixed false -x 987 -y 108
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[47\] -fixed false -x 893 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[16\] -fixed false -x 889 -y 85
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_45_0_a2\[24\] -fixed false -x 810 -y 108
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_3\[12\] -fixed false -x 777 -y 72
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_22\[39\] -fixed false -x 998 -y 96
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[58\] -fixed false -x 776 -y 25
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[13\] -fixed false -x 959 -y 49
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNO\[0\] -fixed false -x 976 -y 123
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/m35 -fixed false -x 900 -y 51
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[7\] -fixed false -x 814 -y 37
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_cZ\[20\] -fixed false -x 762 -y 54
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_MBX_WRITE_RNO -fixed false -x 853 -y 78
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_5\[9\] -fixed false -x 804 -y 69
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_42\[33\] -fixed false -x 751 -y 120
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[19\] -fixed false -x 847 -y 103
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_7_iv_34_i_i_a2_0 -fixed false -x 798 -y 144
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat5_fast -fixed false -x 937 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[0\] -fixed false -x 938 -y 94
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[3\] -fixed false -x 978 -y 73
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_42\[42\] -fixed false -x 757 -y 126
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_CTRL_WRITE -fixed false -x 894 -y 88
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[67\] -fixed false -x 992 -y 139
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[37\] -fixed false -x 768 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[28\] -fixed false -x 816 -y 109
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[20\] -fixed false -x 841 -y 100
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[23\] -fixed false -x 842 -y 112
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_7_iv_0_19_i_i_a2_0 -fixed false -x 765 -y 138
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[17\] -fixed false -x 950 -y 106
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[18\] -fixed false -x 881 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_6\[18\] -fixed false -x 750 -y 102
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[18\] -fixed false -x 976 -y 73
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[9\] -fixed false -x 945 -y 46
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[10\] -fixed false -x 917 -y 88
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[5\] -fixed false -x 921 -y 106
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[37\] -fixed false -x 845 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[1\] -fixed false -x 883 -y 70
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_42\[69\] -fixed false -x 777 -y 117
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[26\] -fixed false -x 882 -y 49
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[60\] -fixed false -x 769 -y 79
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[16\] -fixed false -x 798 -y 100
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr\[7\] -fixed false -x 826 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_2\[22\] -fixed false -x 789 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/wr_en\[1\] -fixed false -x 907 -y 99
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[21\] -fixed false -x 895 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[11\] -fixed false -x 961 -y 79
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[3\] -fixed false -x 879 -y 124
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_30\[62\] -fixed false -x 931 -y 51
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[17\] -fixed false -x 908 -y 37
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[27\] -fixed false -x 779 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_CTRL_READ_RNO -fixed false -x 875 -y 105
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/wr_en\[0\] -fixed false -x 884 -y 75
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[63\] -fixed false -x 820 -y 52
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/currState\[0\] -fixed false -x 945 -y 88
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[21\] -fixed false -x 826 -y 124
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr\[1\] -fixed false -x 769 -y 127
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_18\[75\] -fixed false -x 931 -y 129
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_18\[31\] -fixed false -x 1001 -y 111
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[13\] -fixed false -x 774 -y 97
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat75_rep1 -fixed false -x 891 -y 126
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[26\] -fixed false -x 867 -y 115
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[6\] -fixed false -x 775 -y 19
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full7_a_4_ac0_1_RNIUDRN -fixed false -x 919 -y 135
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_2\[14\] -fixed false -x 936 -y 69
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr_RNIMVB32\[6\] -fixed false -x 922 -y 129
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3_2\[29\] -fixed false -x 756 -y 117
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_45_0_a2_3_a2_0\[12\] -fixed false -x 899 -y 93
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[19\] -fixed false -x 793 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/un1_a_penable_0_a2_0_a2_0_a2 -fixed false -x 830 -y 90
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full7_a_4_ac0_1_RNIJMKP2 -fixed false -x 823 -y 144
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_2\[69\] -fixed false -x 949 -y 138
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b\[2\] -fixed false -x 905 -y 76
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[1\] -fixed false -x 915 -y 106
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[12\] -fixed false -x 970 -y 64
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[51\] -fixed false -x 821 -y 34
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA\[1\] -fixed false -x 930 -y 94
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[0\] -fixed false -x 942 -y 73
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[31\] -fixed false -x 848 -y 100
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_AIE_1_sqmuxa_i -fixed false -x 881 -y 78
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[50\] -fixed false -x 1006 -y 103
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[44\] -fixed false -x 921 -y 85
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_54_m2\[5\] -fixed false -x 883 -y 72
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[9\] -fixed false -x 1002 -y 85
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[28\] -fixed false -x 908 -y 52
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[18\] -fixed false -x 966 -y 91
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/nextState_0\[0\] -fixed false -x 974 -y 123
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_2_RNII7EM\[31\] -fixed false -x 788 -y 57
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[28\] -fixed false -x 924 -y 61
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a\[0\] -fixed false -x 896 -y 67
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1\[12\] -fixed false -x 776 -y 57
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_22\[55\] -fixed false -x 1003 -y 99
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_6\[29\] -fixed false -x 954 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/_l1.read_data24_RNIRQR8 -fixed false -x 914 -y 75
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_2\[4\] -fixed false -x 802 -y 57
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_CTRL_READ_RNO -fixed false -x 894 -y 90
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[11\] -fixed false -x 844 -y 124
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_10\[14\] -fixed false -x 936 -y 111
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[19\] -fixed false -x 968 -y 130
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[72\] -fixed false -x 876 -y 136
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[61\] -fixed false -x 948 -y 139
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[17\] -fixed false -x 737 -y 28
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[52\] -fixed false -x 935 -y 46
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/currState_ns_0\[1\] -fixed false -x 889 -y 126
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_enable_reg1_1_sqmuxa_0_a2 -fixed false -x 771 -y 60
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[8\] -fixed false -x 857 -y 43
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_1\[21\] -fixed false -x 778 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[3\] -fixed false -x 934 -y 84
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full7_a_4_ac0_3_RNISIK31 -fixed false -x 918 -y 135
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/_l1.read_data24_RNIG3622 -fixed false -x 832 -y 93
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_34\[19\] -fixed false -x 1015 -y 69
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[43\] -fixed false -x 903 -y 148
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[14\] -fixed false -x 943 -y 85
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_VALID -fixed false -x 897 -y 94
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[21\] -fixed false -x 877 -y 37
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[33\] -fixed false -x 1013 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_MBX_WRITE -fixed false -x 848 -y 82
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[4\] -fixed false -x 864 -y 136
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[8\] -fixed false -x 777 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/prdata_RNO\[9\] -fixed false -x 809 -y 84
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[21\] -fixed false -x 972 -y 88
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_10\[49\] -fixed false -x 828 -y 129
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[24\] -fixed false -x 942 -y 102
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[30\] -fixed false -x 814 -y 55
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[57\] -fixed false -x 927 -y 43
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[42\] -fixed false -x 878 -y 43
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_2\[13\] -fixed false -x 811 -y 87
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[19\] -fixed false -x 921 -y 73
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/APB_ARBITER_0/in_prdata_0\[0\] -fixed false -x 757 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_3\[7\] -fixed false -x 798 -y 63
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[61\] -fixed false -x 892 -y 133
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[18\] -fixed false -x 839 -y 112
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[62\] -fixed false -x 783 -y 61
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_0\[16\] -fixed false -x 764 -y 54
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[60\] -fixed false -x 781 -y 61
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk5.brs/holdDat\[10\] -fixed false -x 952 -y 121
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a\[2\] -fixed false -x 844 -y 85
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA\[31\] -fixed false -x 818 -y 115
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/APB_ARBITER_0/in_prdata_0\[29\] -fixed false -x 757 -y 66
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_ACK_1_sqmuxa_i -fixed false -x 861 -y 78
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[54\] -fixed false -x 904 -y 121
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[3\] -fixed false -x 881 -y 118
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[54\] -fixed false -x 829 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_WRITE_VALID_1 -fixed false -x 854 -y 90
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_46\[61\] -fixed false -x 907 -y 123
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO_0\[1\] -fixed false -x 933 -y 84
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_2\[21\] -fixed false -x 770 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/pready -fixed false -x 860 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_45_0_a2\[6\] -fixed false -x 763 -y 99
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[16\] -fixed false -x 963 -y 61
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[29\] -fixed false -x 968 -y 88
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/currState\[0\] -fixed false -x 989 -y 73
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo\[8\] -fixed false -x 756 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/control\[3\] -fixed false -x 871 -y 85
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/lnk_m_wdata_iv_3\[3\] -fixed false -x 842 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_10_1\[13\] -fixed false -x 786 -y 105
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[70\] -fixed false -x 901 -y 118
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_CTRL_WRITE_1 -fixed false -x 857 -y 87
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[4\] -fixed false -x 968 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_AIE -fixed false -x 868 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_0\[28\] -fixed false -x 787 -y 78
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[57\] -fixed false -x 981 -y 76
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_VALID_36_iv -fixed false -x 927 -y 96
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[0\] -fixed false -x 804 -y 31
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_63_m1_0\[2\] -fixed false -x 936 -y 72
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[69\] -fixed false -x 928 -y 136
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[5\] -fixed false -x 823 -y 87
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b\[5\] -fixed false -x 885 -y 109
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[42\] -fixed false -x 786 -y 34
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[0\] -fixed false -x 956 -y 94
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_18\[59\] -fixed false -x 989 -y 120
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_MPIE -fixed false -x 940 -y 94
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_90_m3\[3\] -fixed false -x 889 -y 66
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[62\] -fixed false -x 932 -y 52
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[16\] -fixed false -x 842 -y 145
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[4\] -fixed false -x 1006 -y 76
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[16\] -fixed false -x 947 -y 76
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3\[19\] -fixed false -x 789 -y 102
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[10\] -fixed false -x 901 -y 58
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[8\] -fixed false -x 841 -y 111
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_22\[42\] -fixed false -x 996 -y 102
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/m253_1 -fixed false -x 788 -y 60
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[31\] -fixed false -x 830 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/prdata_9_0_iv\[6\] -fixed false -x 841 -y 78
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_MBX_WRITE -fixed false -x 858 -y 82
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[18\] -fixed false -x 759 -y 40
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[27\] -fixed false -x 762 -y 120
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_ACK -fixed false -x 934 -y 76
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/prdata\[2\] -fixed false -x 871 -y 88
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[34\] -fixed false -x 887 -y 49
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/SLAVE_AVALID -fixed false -x 757 -y 129
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_10\[26\] -fixed false -x 798 -y 117
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_18\[26\] -fixed false -x 883 -y 48
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_54_0_a2\[19\] -fixed false -x 828 -y 108
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[60\] -fixed false -x 972 -y 76
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_CTRL_READ -fixed false -x 893 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_MSG_READ -fixed false -x 876 -y 106
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_1_cZ\[3\] -fixed false -x 789 -y 66
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_45_0_a2\[7\] -fixed false -x 756 -y 111
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[49\] -fixed false -x 996 -y 70
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[43\] -fixed false -x 974 -y 79
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[59\] -fixed false -x 974 -y 142
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[32\] -fixed false -x 873 -y 130
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[30\] -fixed false -x 952 -y 66
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[61\] -fixed false -x 988 -y 100
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[9\] -fixed false -x 856 -y 61
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_18\[62\] -fixed false -x 985 -y 120
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[4\] -fixed false -x 810 -y 79
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[16\] -fixed false -x 998 -y 85
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[24\] -fixed false -x 835 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_45_m1_0\[3\] -fixed false -x 889 -y 81
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1\[17\] -fixed false -x 770 -y 63
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1\[29\] -fixed false -x 783 -y 45
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[17\] -fixed false -x 935 -y 58
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[37\] -fixed false -x 812 -y 25
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/_l1.read_data24_RNIK53P1 -fixed false -x 855 -y 69
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/last_raddr\[6\] -fixed false -x 764 -y 94
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_AIE9_or -fixed false -x 935 -y 63
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[36\] -fixed false -x 884 -y 130
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[17\] -fixed false -x 893 -y 106
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_2\[20\] -fixed false -x 936 -y 141
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[17\] -fixed false -x 941 -y 102
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[61\] -fixed false -x 923 -y 145
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[0\] -fixed false -x 759 -y 31
set_location -inst_name M2_INTERFACE_0/AXI_ADDRESS_SHIM_0/READ_OFFSET -fixed false -x 885 -y 132
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_ACK_RNO -fixed false -x 935 -y 75
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[21\] -fixed false -x 997 -y 112
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/ack_irq_a -fixed false -x 876 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0\[13\] -fixed false -x 800 -y 81
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[21\] -fixed false -x 753 -y 100
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[2\] -fixed false -x 866 -y 136
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[51\] -fixed false -x 801 -y 52
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_MSG_READ_RNO_0 -fixed false -x 853 -y 99
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/SLAVE_AVALID -fixed false -x 946 -y 126
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/prdata_9_0_iv\[5\] -fixed false -x 865 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_1\[24\] -fixed false -x 796 -y 72
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[32\] -fixed false -x 794 -y 40
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[30\] -fixed false -x 952 -y 67
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[39\] -fixed false -x 992 -y 112
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[22\] -fixed false -x 799 -y 66
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[27\] -fixed false -x 933 -y 124
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_18\[3\] -fixed false -x 966 -y 45
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[7\] -fixed false -x 844 -y 52
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA\[22\] -fixed false -x 763 -y 103
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[35\] -fixed false -x 792 -y 133
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[26\] -fixed false -x 823 -y 114
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[4\] -fixed false -x 888 -y 37
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_MP_RNO -fixed false -x 899 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[12\] -fixed false -x 920 -y 69
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_42\[44\] -fixed false -x 812 -y 138
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/N_49_i -fixed false -x 835 -y 87
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1_0_wmux_0_RNIG8KP\[31\] -fixed false -x 834 -y 48
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[24\] -fixed false -x 848 -y 115
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[6\] -fixed false -x 930 -y 79
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1_0_wmux_0_RNIMAGP\[16\] -fixed false -x 776 -y 45
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/control\[5\] -fixed false -x 868 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[30\] -fixed false -x 942 -y 100
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[21\] -fixed false -x 797 -y 130
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/control\[2\] -fixed false -x 801 -y 79
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_MSG_READ -fixed false -x 837 -y 94
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr_RNIH9RK\[6\] -fixed false -x 969 -y 123
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[14\] -fixed false -x 940 -y 112
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[30\] -fixed false -x 945 -y 40
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[58\] -fixed false -x 772 -y 118
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[9\] -fixed false -x 817 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA\[14\] -fixed false -x 756 -y 100
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[31\] -fixed false -x 971 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[22\] -fixed false -x 955 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[4\] -fixed false -x 974 -y 94
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_2\[24\] -fixed false -x 800 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[3\] -fixed false -x 914 -y 66
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_45_m2\[4\] -fixed false -x 883 -y 81
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/SLAVE_READY -fixed false -x 843 -y 138
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[10\] -fixed false -x 959 -y 61
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[29\] -fixed false -x 866 -y 111
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/currState\[1\] -fixed false -x 990 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[25\] -fixed false -x 917 -y 109
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO_0\[1\] -fixed false -x 954 -y 132
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1\[9\] -fixed false -x 810 -y 51
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[23\] -fixed false -x 792 -y 130
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[33\] -fixed false -x 783 -y 49
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_7_iv_0_19_i_i_a2_0 -fixed false -x 795 -y 144
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[0\] -fixed false -x 919 -y 43
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/_l0.read_data20 -fixed false -x 830 -y 78
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[22\] -fixed false -x 938 -y 109
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_2\[25\] -fixed false -x 813 -y 57
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[29\] -fixed false -x 822 -y 114
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_2\[30\] -fixed false -x 804 -y 75
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[43\] -fixed false -x 898 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_4\[2\] -fixed false -x 793 -y 75
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[50\] -fixed false -x 761 -y 55
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[19\] -fixed false -x 776 -y 109
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[64\] -fixed false -x 885 -y 52
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[28\] -fixed false -x 968 -y 136
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[4\] -fixed false -x 748 -y 28
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[26\] -fixed false -x 935 -y 112
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[16\] -fixed false -x 830 -y 100
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[6\] -fixed false -x 779 -y 28
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_2\[55\] -fixed false -x 940 -y 141
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_30\[34\] -fixed false -x 918 -y 54
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_10\[41\] -fixed false -x 841 -y 132
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[39\] -fixed false -x 846 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/m42 -fixed false -x 864 -y 66
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_2\[73\] -fixed false -x 969 -y 111
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_22\[4\] -fixed false -x 992 -y 102
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_18\[1\] -fixed false -x 961 -y 48
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_46\[41\] -fixed false -x 889 -y 57
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo\[8\] -fixed false -x 793 -y 145
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_3\[30\] -fixed false -x 809 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b\[1\] -fixed false -x 927 -y 73
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[59\] -fixed false -x 941 -y 43
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[14\] -fixed false -x 938 -y 82
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/genblk1.pcie_0_perst_out5_0_a2 -fixed false -x 740 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/_l0.read_data20 -fixed false -x 822 -y 90
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[19\] -fixed false -x 868 -y 118
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[6\] -fixed false -x 795 -y 102
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[15\] -fixed false -x 840 -y 70
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[14\] -fixed false -x 813 -y 49
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[56\] -fixed false -x 820 -y 133
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_VALID_3_sqmuxa_i_0_0 -fixed false -x 933 -y 66
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/arst_aclk_sync/sysReset -fixed false -x 873 -y 133
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[0\] -fixed false -x 819 -y 58
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[45\] -fixed false -x 753 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[14\] -fixed false -x 767 -y 124
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[71\] -fixed false -x 995 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[16\] -fixed false -x 785 -y 108
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[63\] -fixed false -x 810 -y 40
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_3_sqmuxa_0_a3_0_a2 -fixed false -x 929 -y 69
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_2\[49\] -fixed false -x 888 -y 144
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[2\] -fixed false -x 944 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[29\] -fixed false -x 808 -y 109
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[9\] -fixed false -x 974 -y 73
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[6\] -fixed false -x 821 -y 114
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA\[4\] -fixed false -x 883 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_AIE9_or_0_0 -fixed false -x 828 -y 90
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_22\[17\] -fixed false -x 986 -y 102
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[25\] -fixed false -x 831 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA\[1\] -fixed false -x 880 -y 82
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[43\] -fixed false -x 981 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[18\] -fixed false -x 963 -y 70
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_42\[57\] -fixed false -x 750 -y 126
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr_RNI1L68\[4\] -fixed false -x 923 -y 135
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_MSG_READ_RNO -fixed false -x 899 -y 90
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[26\] -fixed false -x 801 -y 66
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[40\] -fixed false -x 795 -y 52
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/N_2234_i -fixed false -x 941 -y 93
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[28\] -fixed false -x 795 -y 120
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[9\] -fixed false -x 973 -y 73
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[12\] -fixed false -x 943 -y 76
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_18\[71\] -fixed false -x 928 -y 42
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_2\[27\] -fixed false -x 778 -y 78
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[16\] -fixed false -x 961 -y 58
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_7_iv_34_i_i_o2_1 -fixed false -x 931 -y 126
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[40\] -fixed false -x 919 -y 145
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_18\[19\] -fixed false -x 1005 -y 120
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[27\] -fixed false -x 950 -y 112
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_3_sqmuxa -fixed false -x 872 -y 93
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[0\] -fixed false -x 866 -y 55
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1_0_wmux_0_RNI44PJ\[6\] -fixed false -x 759 -y 39
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3_2\[19\] -fixed false -x 788 -y 102
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[18\] -fixed false -x 981 -y 73
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[19\] -fixed false -x 791 -y 108
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[30\] -fixed false -x 859 -y 22
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_34\[40\] -fixed false -x 992 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[8\] -fixed false -x 833 -y 61
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[13\] -fixed false -x 772 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/_l1.read_data24 -fixed false -x 939 -y 63
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[6\] -fixed false -x 967 -y 52
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1\[24\] -fixed false -x 769 -y 45
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a\[0\] -fixed false -x 840 -y 85
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[1\] -fixed false -x 974 -y 91
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[55\] -fixed false -x 878 -y 46
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[53\] -fixed false -x 987 -y 85
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[4\] -fixed false -x 833 -y 22
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b\[1\] -fixed false -x 900 -y 76
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[26\] -fixed false -x 913 -y 121
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[26\] -fixed false -x 947 -y 58
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[37\] -fixed false -x 886 -y 130
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_2_RNIO64H\[8\] -fixed false -x 760 -y 39
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[30\] -fixed false -x 961 -y 88
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_3\[16\] -fixed false -x 777 -y 69
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[62\] -fixed false -x 991 -y 136
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA\[5\] -fixed false -x 823 -y 88
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[21\] -fixed false -x 1000 -y 67
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_10\[39\] -fixed false -x 829 -y 129
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[7\] -fixed false -x 950 -y 49
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[29\] -fixed false -x 872 -y 40
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[10\] -fixed false -x 821 -y 85
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_30\[25\] -fixed false -x 867 -y 141
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[46\] -fixed false -x 852 -y 136
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_30\[51\] -fixed false -x 936 -y 117
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/lnk_m_addr_iv_0\[0\] -fixed false -x 778 -y 93
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[11\] -fixed false -x 920 -y 121
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[58\] -fixed false -x 925 -y 55
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_42\[39\] -fixed false -x 797 -y 138
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[66\] -fixed false -x 1001 -y 82
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_CTRL_READ_RNO -fixed false -x 950 -y 69
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[21\] -fixed false -x 817 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_10\[15\] -fixed false -x 823 -y 111
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[32\] -fixed false -x 832 -y 136
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[19\] -fixed false -x 926 -y 109
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_6\[48\] -fixed false -x 900 -y 108
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[26\] -fixed false -x 759 -y 124
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[12\] -fixed false -x 837 -y 64
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1\[21\] -fixed false -x 751 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[10\] -fixed false -x 834 -y 102
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[5\] -fixed false -x 910 -y 49
set_location -inst_name CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_0_1 -fixed false -x 723 -y 215
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_VALID_3_sqmuxa_i_0_0 -fixed false -x 829 -y 84
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[69\] -fixed false -x 884 -y 136
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_ACK_2_sqmuxa_i -fixed false -x 873 -y 93
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[29\] -fixed false -x 967 -y 88
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[37\] -fixed false -x 938 -y 118
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg_0_sqmuxa_0_a2 -fixed false -x 797 -y 33
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_2\[34\] -fixed false -x 918 -y 138
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[24\] -fixed false -x 967 -y 76
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[2\] -fixed false -x 893 -y 70
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[54\] -fixed false -x 838 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[17\] -fixed false -x 960 -y 79
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[23\] -fixed false -x 908 -y 55
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_45_m2\[2\] -fixed false -x 882 -y 81
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_63_0_a2\[20\] -fixed false -x 871 -y 48
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/we_i_0 -fixed false -x 793 -y 141
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[25\] -fixed false -x 843 -y 61
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[17\] -fixed false -x 829 -y 124
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[8\] -fixed false -x 794 -y 120
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[21\] -fixed false -x 781 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[25\] -fixed false -x 850 -y 61
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[2\] -fixed false -x 890 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b\[0\] -fixed false -x 879 -y 109
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full7_a_4_ac0_5_RNI9GT65 -fixed false -x 786 -y 129
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[36\] -fixed false -x 844 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/APB_ARBITER_0/in_prdata_0\[15\] -fixed false -x 780 -y 66
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[71\] -fixed false -x 925 -y 121
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_18\[37\] -fixed false -x 992 -y 117
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[14\] -fixed false -x 751 -y 31
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_2\[34\] -fixed false -x 930 -y 141
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[1\] -fixed false -x 790 -y 70
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_2\[7\] -fixed false -x 745 -y 48
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a\[3\] -fixed false -x 849 -y 85
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[10\] -fixed false -x 767 -y 37
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[39\] -fixed false -x 867 -y 130
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[16\] -fixed false -x 860 -y 73
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_i_a2_i_2\[11\] -fixed false -x 772 -y 72
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[26\] -fixed false -x 998 -y 73
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[27\] -fixed false -x 875 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_MSG_READ -fixed false -x 928 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/_l0.read_data20 -fixed false -x 889 -y 84
set_location -inst_name CAPE_inst_0/P9_GPIO_0/CoreGPIO_P9_0/CoreGPIO_P9_0/xhdl1.GEN_BITS\[5\].APB_32.GPOUT_reg\[5\] -fixed false -x 745 -y 46
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[30\] -fixed false -x 1006 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_10\[23\] -fixed false -x 810 -y 117
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[17\] -fixed false -x 845 -y 121
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[30\] -fixed false -x 834 -y 37
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[13\] -fixed false -x 861 -y 61
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[56\] -fixed false -x 978 -y 142
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[3\] -fixed false -x 890 -y 82
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_18\[55\] -fixed false -x 973 -y 120
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b\[5\] -fixed false -x 928 -y 73
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[7\] -fixed false -x 828 -y 133
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/m78_1 -fixed false -x 745 -y 54
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[15\] -fixed false -x 855 -y 61
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[15\] -fixed false -x 857 -y 61
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[22\] -fixed false -x 744 -y 109
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[18\] -fixed false -x 967 -y 49
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[21\] -fixed false -x 803 -y 61
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_2\[3\] -fixed false -x 787 -y 66
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg8_0_a3 -fixed false -x 816 -y 57
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/m294_2 -fixed false -x 780 -y 60
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[21\] -fixed false -x 909 -y 61
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1_0_wmux_0_RNISH6H\[11\] -fixed false -x 779 -y 57
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[20\] -fixed false -x 913 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/un1_CH3_ACK_IRQ -fixed false -x 869 -y 87
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[18\] -fixed false -x 847 -y 22
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1_0_wmux_0_RNIE2GP\[12\] -fixed false -x 801 -y 48
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_MPIE -fixed false -x 882 -y 76
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_63_0_a2\[24\] -fixed false -x 913 -y 57
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_2\[25\] -fixed false -x 769 -y 42
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/IRQ_4 -fixed false -x 819 -y 78
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a\[1\] -fixed false -x 930 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_27_m2\[0\] -fixed false -x 861 -y 102
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_2\[18\] -fixed false -x 976 -y 72
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[10\] -fixed false -x 912 -y 106
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[27\] -fixed false -x 957 -y 112
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[26\] -fixed false -x 865 -y 111
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/control\[8\] -fixed false -x 873 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_VALID_63_iv -fixed false -x 846 -y 87
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[33\] -fixed false -x 849 -y 100
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_18\[53\] -fixed false -x 924 -y 48
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[34\] -fixed false -x 770 -y 46
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[2\] -fixed false -x 906 -y 82
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_AIE_1_sqmuxa_i -fixed false -x 870 -y 102
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[70\] -fixed false -x 835 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_VALID -fixed false -x 841 -y 88
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[4\] -fixed false -x 906 -y 69
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[55\] -fixed false -x 752 -y 58
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_30\[45\] -fixed false -x 847 -y 144
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA\[3\] -fixed false -x 880 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_90_m3\[2\] -fixed false -x 897 -y 66
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_0_sqmuxa_0_a3_0_a2 -fixed false -x 871 -y 93
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_42\[58\] -fixed false -x 771 -y 117
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[2\] -fixed false -x 954 -y 91
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[7\] -fixed false -x 960 -y 46
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[62\] -fixed false -x 998 -y 94
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_18\[39\] -fixed false -x 904 -y 45
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_22\[53\] -fixed false -x 1003 -y 96
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk5.brs/sDat\[2\] -fixed false -x 784 -y 127
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[4\] -fixed false -x 908 -y 82
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[8\] -fixed false -x 948 -y 67
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty14_a_4_ac0_1_RNIFQAM -fixed false -x 834 -y 144
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/prdata\[4\] -fixed false -x 864 -y 97
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_42\[71\] -fixed false -x 861 -y 138
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[21\] -fixed false -x 816 -y 106
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/un1_b_penable_0_a2 -fixed false -x 847 -y 93
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[22\] -fixed false -x 792 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[1\] -fixed false -x 910 -y 76
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk5.brs/holdDat\[1\] -fixed false -x 1000 -y 118
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[1\] -fixed false -x 837 -y 79
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[21\] -fixed false -x 835 -y 70
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_46\[53\] -fixed false -x 841 -y 126
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[51\] -fixed false -x 964 -y 121
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[22\] -fixed false -x 772 -y 34
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[24\] -fixed false -x 936 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[16\] -fixed false -x 888 -y 85
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_7_0_iv_6_48_i_m2 -fixed false -x 993 -y 123
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_VALID_1_sqmuxa -fixed false -x 931 -y 66
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_MP_RNO -fixed false -x 887 -y 78
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[20\] -fixed false -x 962 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[11\] -fixed false -x 852 -y 73
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty -fixed false -x 1007 -y 121
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[58\] -fixed false -x 764 -y 25
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_6\[21\] -fixed false -x 788 -y 111
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_63_0_a2\[28\] -fixed false -x 846 -y 72
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[2\] -fixed false -x 858 -y 43
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[15\] -fixed false -x 859 -y 31
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[58\] -fixed false -x 880 -y 127
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[50\] -fixed false -x 807 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/un1_b_penable_1_0_a3_0_a2 -fixed false -x 846 -y 93
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[3\] -fixed false -x 914 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/m16 -fixed false -x 906 -y 63
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[31\] -fixed false -x 843 -y 105
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1\[0\].ram/mem_mem_0_0_RNO -fixed false -x 786 -y 132
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_VALID_0_sqmuxa_i_i_a2 -fixed false -x 956 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/wr_en\[1\] -fixed false -x 871 -y 81
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[6\] -fixed false -x 815 -y 124
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_WRITE_VALID_1 -fixed false -x 847 -y 87
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[24\] -fixed false -x 943 -y 40
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a\[2\] -fixed false -x 932 -y 85
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[62\] -fixed false -x 907 -y 43
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty -fixed false -x 793 -y 142
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[24\] -fixed false -x 914 -y 58
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[34\] -fixed false -x 774 -y 40
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[5\] -fixed false -x 877 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[7\] -fixed false -x 844 -y 112
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty14_a_4_ac0_1_RNIH6EQ -fixed false -x 833 -y 144
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[57\] -fixed false -x 819 -y 61
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[17\] -fixed false -x 838 -y 124
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/int_slaveAREADY -fixed false -x 980 -y 117
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[55\] -fixed false -x 973 -y 121
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_42\[46\] -fixed false -x 746 -y 90
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty14_a_4_ac0_1 -fixed false -x 908 -y 129
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[25\] -fixed false -x 875 -y 31
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[16\] -fixed false -x 836 -y 124
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[11\] -fixed false -x 780 -y 19
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[28\] -fixed false -x 855 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[0\] -fixed false -x 900 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[25\] -fixed false -x 918 -y 109
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_18\[35\] -fixed false -x 953 -y 42
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_4\[3\] -fixed false -x 810 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[0\] -fixed false -x 973 -y 55
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a\[2\] -fixed false -x 863 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[14\] -fixed false -x 864 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[13\] -fixed false -x 912 -y 67
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_2\[3\] -fixed false -x 813 -y 78
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[67\] -fixed false -x 886 -y 52
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[23\] -fixed false -x 960 -y 55
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_10\[31\] -fixed false -x 961 -y 135
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1\[6\] -fixed false -x 764 -y 39
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[55\] -fixed false -x 932 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_6\[12\] -fixed false -x 787 -y 81
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_45_m1\[0\] -fixed false -x 895 -y 81
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_30\[23\] -fixed false -x 894 -y 45
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/control\[1\] -fixed false -x 882 -y 88
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[26\] -fixed false -x 801 -y 127
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_2\[52\] -fixed false -x 889 -y 141
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[11\] -fixed false -x 923 -y 121
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_6\[74\] -fixed false -x 907 -y 111
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[13\] -fixed false -x 843 -y 124
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[14\] -fixed false -x 944 -y 61
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a\[1\] -fixed false -x 825 -y 88
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[11\] -fixed false -x 945 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_VALID_2_sqmuxa -fixed false -x 936 -y 66
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[16\] -fixed false -x 964 -y 61
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[7\] -fixed false -x 915 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[6\] -fixed false -x 964 -y 97
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_22\[46\] -fixed false -x 1002 -y 99
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_18\[58\] -fixed false -x 942 -y 42
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[15\] -fixed false -x 829 -y 121
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[38\] -fixed false -x 894 -y 58
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[4\] -fixed false -x 859 -y 58
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[59\] -fixed false -x 878 -y 127
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_10\[50\] -fixed false -x 831 -y 129
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA\[24\] -fixed false -x 942 -y 103
set_location -inst_name CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_0 -fixed false -x 723 -y 0
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[22\] -fixed false -x 870 -y 109
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[14\] -fixed false -x 839 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[6\] -fixed false -x 798 -y 102
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[31\] -fixed false -x 824 -y 106
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[8\] -fixed false -x 841 -y 106
set_location -inst_name CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_4 -fixed false -x 744 -y 139
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[37\] -fixed false -x 954 -y 46
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/control\[4\] -fixed false -x 822 -y 79
set_location -inst_name CLOCKS_AND_RESETS_inst_0/PCIE_REF_CLK_0/PCIE_REF_CLK_0/I_IO -fixed false -x 1016 -y 74
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_WRITE_VALID -fixed false -x 856 -y 88
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA\[19\] -fixed false -x 787 -y 106
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full7_a_4_ac0_1_RNI5SLE -fixed false -x 822 -y 144
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[40\] -fixed false -x 747 -y 37
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[30\] -fixed false -x 894 -y 70
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[71\] -fixed false -x 933 -y 43
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[30\] -fixed false -x 855 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_MBX_WRITE_RNO -fixed false -x 861 -y 90
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_34\[37\] -fixed false -x 943 -y 117
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/we_m1_e -fixed false -x 937 -y 126
set_location -inst_name CAPE_inst_0/P9_GPIO_0/CoreGPIO_P9_0/CoreGPIO_P9_0/xhdl1.GEN_BITS\[1\].APB_32.GPOUT_reg\[1\] -fixed false -x 753 -y 46
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[10\] -fixed false -x 920 -y 88
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/wr_en\[1\] -fixed false -x 968 -y 66
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_30\[43\] -fixed false -x 980 -y 66
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[67\] -fixed false -x 882 -y 52
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_MSG_READ_RNO_0 -fixed false -x 819 -y 81
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[24\] -fixed false -x 835 -y 102
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO_0\[2\] -fixed false -x 932 -y 84
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[1\] -fixed false -x 933 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[29\] -fixed false -x 934 -y 106
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[14\] -fixed false -x 949 -y 58
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[18\] -fixed false -x 826 -y 31
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_VALID_0_sqmuxa_i_i_a2 -fixed false -x 898 -y 90
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[26\] -fixed false -x 794 -y 130
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_6\[34\] -fixed false -x 949 -y 81
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_30\[27\] -fixed false -x 912 -y 51
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[1\] -fixed false -x 791 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[5\] -fixed false -x 891 -y 84
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[5\] -fixed false -x 892 -y 85
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[21\] -fixed false -x 983 -y 100
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA\[13\] -fixed false -x 828 -y 115
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[17\] -fixed false -x 854 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b\[2\] -fixed false -x 882 -y 82
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk6.corepwm_pwm_gen/PWM_output_generation\[2\].genblk1.PWM_int\[2\] -fixed false -x 832 -y 28
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_CTRL_WRITE -fixed false -x 857 -y 76
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_VALID_1_sqmuxa -fixed false -x 833 -y 84
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[5\] -fixed false -x 773 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[28\] -fixed false -x 800 -y 91
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNID3UC\[4\] -fixed false -x 774 -y 129
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[4\] -fixed false -x 860 -y 85
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_CTRL_READ -fixed false -x 828 -y 94
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[61\] -fixed false -x 931 -y 133
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[53\] -fixed false -x 973 -y 136
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1\[25\] -fixed false -x 811 -y 57
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_30\[31\] -fixed false -x 918 -y 51
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[30\] -fixed false -x 847 -y 58
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_WRITE_VALID -fixed false -x 842 -y 88
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1\[0\].ram/mem_G_12 -fixed false -x 917 -y 111
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[28\] -fixed false -x 869 -y 31
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[16\] -fixed false -x 971 -y 61
set_location -inst_name CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS_7_.gpin2 -fixed false -x 753 -y 37
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[7\] -fixed false -x 818 -y 73
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[39\] -fixed false -x 905 -y 121
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[17\] -fixed false -x 957 -y 109
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_18\[31\] -fixed false -x 949 -y 45
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[18\] -fixed false -x 818 -y 85
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_0\[17\] -fixed false -x 799 -y 63
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[46\] -fixed false -x 746 -y 91
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[41\] -fixed false -x 938 -y 136
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[29\] -fixed false -x 775 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_VALID_9_iv_0_0_tz -fixed false -x 936 -y 90
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[19\] -fixed false -x 788 -y 19
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/m54 -fixed false -x 866 -y 63
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/ack_irq_a -fixed false -x 876 -y 87
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1\[0\].ram/mem_mem_0_0_RNO -fixed false -x 974 -y 126
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_30\[13\] -fixed false -x 830 -y 132
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[37\] -fixed false -x 937 -y 118
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[1\] -fixed false -x 882 -y 72
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[33\] -fixed false -x 784 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[24\] -fixed false -x 846 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_MPIE -fixed false -x 844 -y 79
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_2\[48\] -fixed false -x 878 -y 138
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[38\] -fixed false -x 763 -y 25
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/valid_b -fixed false -x 887 -y 106
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/wr_en\[2\] -fixed false -x 918 -y 81
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_30\[47\] -fixed false -x 912 -y 48
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[28\] -fixed false -x 904 -y 52
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[20\] -fixed false -x 965 -y 67
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full_1_sqmuxa_i_0 -fixed false -x 938 -y 126
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/fifoWr -fixed false -x 766 -y 129
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[28\] -fixed false -x 829 -y 148
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[47\] -fixed false -x 828 -y 28
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_6\[16\] -fixed false -x 785 -y 99
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[44\] -fixed false -x 988 -y 85
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[0\] -fixed false -x 879 -y 73
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[16\] -fixed false -x 823 -y 94
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[43\] -fixed false -x 896 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PREADY_10_1 -fixed false -x 849 -y 90
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[37\] -fixed false -x 972 -y 70
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[69\] -fixed false -x 973 -y 142
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA\[11\] -fixed false -x 902 -y 103
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/d_sValid_0 -fixed false -x 904 -y 48
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA\[17\] -fixed false -x 772 -y 40
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PREADY_13_2 -fixed false -x 848 -y 90
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[24\] -fixed false -x 752 -y 124
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_VALID -fixed false -x 832 -y 85
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/_l1.read_data24 -fixed false -x 876 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[11\] -fixed false -x 784 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[1\] -fixed false -x 897 -y 85
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[19\] -fixed false -x 864 -y 142
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[18\] -fixed false -x 940 -y 109
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[35\] -fixed false -x 955 -y 82
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_CTRL_WRITE_1 -fixed false -x 863 -y 78
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[72\] -fixed false -x 929 -y 130
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo\[1\] -fixed false -x 768 -y 136
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk5.brs/holdDat\[1\] -fixed false -x 938 -y 121
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA_9_0_a3\[9\] -fixed false -x 897 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_81_m2\[4\] -fixed false -x 906 -y 84
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[34\] -fixed false -x 918 -y 55
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_0_cZ\[12\] -fixed false -x 752 -y 48
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_VALID_1_sqmuxa -fixed false -x 893 -y 90
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[31\] -fixed false -x 935 -y 100
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[64\] -fixed false -x 827 -y 34
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[28\] -fixed false -x 917 -y 121
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[47\] -fixed false -x 904 -y 127
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[31\] -fixed false -x 774 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[22\] -fixed false -x 829 -y 127
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_63_m3\[3\] -fixed false -x 845 -y 84
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_VALID_0_sqmuxa_i_i_a2 -fixed false -x 829 -y 93
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[14\] -fixed false -x 936 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[20\] -fixed false -x 961 -y 97
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[59\] -fixed false -x 769 -y 43
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/sync_update_0_sqmuxa_0_a3 -fixed false -x 773 -y 51
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_CTRL_READ -fixed false -x 875 -y 106
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[31\] -fixed false -x 752 -y 121
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[3\] -fixed false -x 949 -y 91
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/lnk_m_cs\[11\] -fixed false -x 766 -y 85
set_location -inst_name CLOCKS_AND_RESETS_inst_0/FIC_1_RESET/CORERESET_0/dff_9 -fixed false -x 872 -y 133
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[16\] -fixed false -x 747 -y 67
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_2\[26\] -fixed false -x 938 -y 132
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[23\] -fixed false -x 847 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_MBX_WRITE -fixed false -x 863 -y 76
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_2\[6\] -fixed false -x 798 -y 45
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[30\] -fixed false -x 858 -y 73
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_2\[21\] -fixed false -x 966 -y 129
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/IRQ -fixed false -x 831 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3_2\[31\] -fixed false -x 809 -y 105
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[23\] -fixed false -x 841 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b\[5\] -fixed false -x 909 -y 76
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[22\] -fixed false -x 818 -y 64
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty_1_sqmuxa_1_i_0 -fixed false -x 762 -y 129
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[6\] -fixed false -x 966 -y 52
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[24\] -fixed false -x 787 -y 58
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_42\[51\] -fixed false -x 745 -y 90
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[54\] -fixed false -x 802 -y 43
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/m10_2_1 -fixed false -x 787 -y 51
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_2\[11\] -fixed false -x 777 -y 57
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/currState_RNIF2751_1\[1\] -fixed false -x 906 -y 48
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[63\] -fixed false -x 871 -y 40
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[19\] -fixed false -x 824 -y 108
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[2\] -fixed false -x 933 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[30\] -fixed false -x 821 -y 97
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[33\] -fixed false -x 751 -y 121
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[44\] -fixed false -x 894 -y 142
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[9\] -fixed false -x 878 -y 112
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[18\] -fixed false -x 794 -y 99
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[59\] -fixed false -x 789 -y 52
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[41\] -fixed false -x 927 -y 46
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[26\] -fixed false -x 793 -y 127
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_VALID_1_sqmuxa -fixed false -x 926 -y 63
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[8\] -fixed false -x 991 -y 58
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[33\] -fixed false -x 782 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[27\] -fixed false -x 903 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[14\] -fixed false -x 867 -y 67
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[18\] -fixed false -x 928 -y 121
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[2\] -fixed false -x 937 -y 94
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[14\] -fixed false -x 804 -y 64
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[17\] -fixed false -x 874 -y 58
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[25\] -fixed false -x 794 -y 19
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[14\] -fixed false -x 861 -y 31
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_6\[7\] -fixed false -x 919 -y 105
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_2\[9\] -fixed false -x 757 -y 75
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[48\] -fixed false -x 928 -y 49
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[4\] -fixed false -x 803 -y 91
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/pwm_enable_reg_Z\[2\] -fixed false -x 775 -y 61
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[56\] -fixed false -x 931 -y 55
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[19\] -fixed false -x 826 -y 46
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/wr_en\[0\] -fixed false -x 914 -y 81
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1\[12\] -fixed false -x 767 -y 36
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_2\[18\] -fixed false -x 780 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[12\] -fixed false -x 883 -y 111
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[4\] -fixed false -x 898 -y 82
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_i_a2_i\[8\] -fixed false -x 797 -y 75
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[8\] -fixed false -x 811 -y 64
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[62\] -fixed false -x 961 -y 121
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[28\] -fixed false -x 947 -y 85
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[42\] -fixed false -x 912 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/mp_irq_a -fixed false -x 929 -y 75
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_18\[36\] -fixed false -x 937 -y 123
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[46\] -fixed false -x 908 -y 127
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/valid_a -fixed false -x 929 -y 97
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[6\] -fixed false -x 831 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[10\] -fixed false -x 793 -y 103
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_7_iv_0_19_i_i_a2_5 -fixed false -x 766 -y 135
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[12\] -fixed false -x 829 -y 67
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[27\] -fixed false -x 859 -y 52
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[24\] -fixed false -x 831 -y 31
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[0\] -fixed false -x 952 -y 94
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_WRITE_VALID_1 -fixed false -x 859 -y 87
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[22\] -fixed false -x 955 -y 55
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[7\] -fixed false -x 855 -y 112
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[19\] -fixed false -x 827 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/APB_ARBITER_0/in_prdata_0_a3_0\[13\] -fixed false -x 767 -y 75
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full7_a_4_ac0_1_RNIOGP41 -fixed false -x 785 -y 129
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_10_1\[14\] -fixed false -x 776 -y 99
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/prdata\[22\] -fixed false -x 749 -y 70
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_2\[22\] -fixed false -x 814 -y 57
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[26\] -fixed false -x 843 -y 100
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[31\] -fixed false -x 1006 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_90_m3\[2\] -fixed false -x 912 -y 63
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_22\[65\] -fixed false -x 984 -y 99
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[2\] -fixed false -x 859 -y 115
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[30\] -fixed false -x 930 -y 40
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[15\] -fixed false -x 976 -y 85
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[8\] -fixed false -x 866 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[14\] -fixed false -x 765 -y 123
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_CTRL_WRITE -fixed false -x 836 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[8\] -fixed false -x 841 -y 105
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1\[7\] -fixed false -x 746 -y 36
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk5.brs/holdDat\[5\] -fixed false -x 945 -y 121
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[56\] -fixed false -x 940 -y 145
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[9\] -fixed false -x 788 -y 67
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[34\] -fixed false -x 918 -y 139
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[4\] -fixed false -x 829 -y 64
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_2_sqmuxa_i_x2 -fixed false -x 1013 -y 123
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[62\] -fixed false -x 821 -y 28
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_AIE9_or -fixed false -x 939 -y 66
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[53\] -fixed false -x 888 -y 142
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_10\[14\] -fixed false -x 775 -y 99
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/wr_en\[2\] -fixed false -x 851 -y 120
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[43\] -fixed false -x 813 -y 46
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[12\] -fixed false -x 749 -y 94
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo\[7\] -fixed false -x 933 -y 127
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[64\] -fixed false -x 1002 -y 94
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata\[0\] -fixed false -x 900 -y 81
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[19\] -fixed false -x 847 -y 73
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_45_m2\[3\] -fixed false -x 881 -y 81
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/m283_1_1 -fixed false -x 757 -y 45
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[31\] -fixed false -x 789 -y 108
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_MP -fixed false -x 894 -y 76
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[22\] -fixed false -x 916 -y 58
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[19\] -fixed false -x 852 -y 46
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_42\[20\] -fixed false -x 793 -y 132
set_location -inst_name CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS_11_.gpin2 -fixed false -x 615 -y 7
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/m87 -fixed false -x 757 -y 48
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk5.brs/currState\[0\] -fixed false -x 997 -y 118
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[58\] -fixed false -x 770 -y 25
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_MPIE -fixed false -x 872 -y 88
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[28\] -fixed false -x 955 -y 43
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[57\] -fixed false -x 750 -y 127
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[21\] -fixed false -x 983 -y 109
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_plus1_1_axbxc7 -fixed false -x 995 -y 123
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[12\] -fixed false -x 789 -y 25
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_1\[30\] -fixed false -x 810 -y 75
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[7\] -fixed false -x 784 -y 25
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_8_1\[0\] -fixed false -x 782 -y 63
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_1\[12\] -fixed false -x 744 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[19\] -fixed false -x 804 -y 127
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[58\] -fixed false -x 881 -y 136
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[28\] -fixed false -x 838 -y 61
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[73\] -fixed false -x 927 -y 121
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_8_a3_1\[0\] -fixed false -x 788 -y 63
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[39\] -fixed false -x 889 -y 118
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_42\[50\] -fixed false -x 799 -y 138
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[49\] -fixed false -x 765 -y 43
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_2\[31\] -fixed false -x 815 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[12\] -fixed false -x 911 -y 61
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[5\] -fixed false -x 986 -y 58
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/IRQ_0 -fixed false -x 875 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/N_51_i -fixed false -x 839 -y 84
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/valid_a_RNO -fixed false -x 880 -y 93
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/valid_a_RNO -fixed false -x 843 -y 87
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[30\] -fixed false -x 824 -y 97
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[45\] -fixed false -x 895 -y 49
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_2\[4\] -fixed false -x 749 -y 66
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[47\] -fixed false -x 979 -y 136
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/m18 -fixed false -x 895 -y 63
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[51\] -fixed false -x 928 -y 46
set_location -inst_name CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS_6_.gpin1 -fixed false -x 601 -y 19
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk5.brs/currState_ns_0\[1\] -fixed false -x 999 -y 117
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[18\] -fixed false -x 881 -y 90
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_6\[14\] -fixed false -x 913 -y 105
set_location -inst_name CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_4 -fixed false -x 748 -y 136
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[21\] -fixed false -x 848 -y 61
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_AIE9_or -fixed false -x 930 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_MBX_WRITE_RNO -fixed false -x 857 -y 78
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[29\] -fixed false -x 773 -y 52
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_18\[42\] -fixed false -x 944 -y 135
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_10\[26\] -fixed false -x 960 -y 135
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[55\] -fixed false -x 1001 -y 100
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_42\[45\] -fixed false -x 751 -y 90
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_22\[21\] -fixed false -x 997 -y 111
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[26\] -fixed false -x 881 -y 49
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[35\] -fixed false -x 996 -y 73
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[30\] -fixed false -x 832 -y 114
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk5.brs/currState_ns_0\[1\] -fixed false -x 1008 -y 96
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[14\] -fixed false -x 913 -y 106
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[26\] -fixed false -x 811 -y 61
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[12\] -fixed false -x 859 -y 124
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/prdata_9_0_iv_RNO\[9\] -fixed false -x 867 -y 84
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[10\] -fixed false -x 865 -y 58
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[7\] -fixed false -x 793 -y 124
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[23\] -fixed false -x 796 -y 133
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[14\] -fixed false -x 782 -y 31
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[5\] -fixed false -x 913 -y 100
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_VALID_0_sqmuxa_i_i_a2 -fixed false -x 861 -y 69
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[65\] -fixed false -x 991 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[27\] -fixed false -x 945 -y 61
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[13\] -fixed false -x 835 -y 118
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[16\] -fixed false -x 983 -y 97
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_2\[13\] -fixed false -x 774 -y 75
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[12\] -fixed false -x 756 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/mp_irq_b -fixed false -x 877 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[28\] -fixed false -x 951 -y 66
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/prdata\[1\] -fixed false -x 795 -y 79
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[29\] -fixed false -x 951 -y 46
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_3\[0\] -fixed false -x 763 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[11\] -fixed false -x 905 -y 61
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[17\] -fixed false -x 960 -y 61
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_CTRL_WRITE8_0_a3_0_a2_RNIQ5OJ -fixed false -x 929 -y 93
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[17\] -fixed false -x 924 -y 58
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_7_iv_0_19_i_i_a2_0_2 -fixed false -x 1005 -y 123
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[2\] -fixed false -x 954 -y 94
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[60\] -fixed false -x 1004 -y 94
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[9\] -fixed false -x 951 -y 109
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full7_a_4_ac0_1_RNIJI3V -fixed false -x 821 -y 144
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[46\] -fixed false -x 792 -y 43
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[28\] -fixed false -x 937 -y 82
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk5.brs/sDat_26\[2\] -fixed false -x 1002 -y 117
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[9\] -fixed false -x 765 -y 100
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[10\] -fixed false -x 791 -y 85
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[2\] -fixed false -x 852 -y 58
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[22\] -fixed false -x 954 -y 55
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_46\[22\] -fixed false -x 894 -y 123
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/prdata\[7\] -fixed false -x 862 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/wr_en\[0\] -fixed false -x 863 -y 114
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[18\] -fixed false -x 950 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_AIE -fixed false -x 877 -y 76
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[16\] -fixed false -x 831 -y 114
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_54_0_a2\[16\] -fixed false -x 818 -y 75
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_10\[60\] -fixed false -x 979 -y 132
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[46\] -fixed false -x 901 -y 148
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_plus1_1_axbxc6 -fixed false -x 957 -y 126
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[43\] -fixed false -x 757 -y 73
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_18\[38\] -fixed false -x 990 -y 111
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[32\] -fixed false -x 787 -y 34
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0\[16\] -fixed false -x 786 -y 78
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/lnk_m_addr_iv_0_6\[0\] -fixed false -x 764 -y 96
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1\[30\] -fixed false -x 785 -y 75
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[13\] -fixed false -x 825 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[19\] -fixed false -x 835 -y 106
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[34\] -fixed false -x 828 -y 148
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[1\] -fixed false -x 880 -y 81
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/lnk_m_wdata_iv_0_RNIQR4D\[0\] -fixed false -x 867 -y 51
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[18\] -fixed false -x 968 -y 70
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[57\] -fixed false -x 996 -y 121
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_posedge_reg_0_sqmuxa_1_0_a3 -fixed false -x 789 -y 57
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA\[8\] -fixed false -x 783 -y 106
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[21\] -fixed false -x 804 -y 37
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[31\] -fixed false -x 834 -y 105
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[0\] -fixed false -x 974 -y 55
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0\[4\] -fixed false -x 799 -y 84
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[14\] -fixed false -x 892 -y 52
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_minus1_c7_a0_4 -fixed false -x 763 -y 135
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[29\] -fixed false -x 812 -y 34
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[5\] -fixed false -x 972 -y 52
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA\[28\] -fixed false -x 791 -y 94
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_30\[52\] -fixed false -x 892 -y 129
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[66\] -fixed false -x 979 -y 142
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[53\] -fixed false -x 781 -y 136
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[38\] -fixed false -x 771 -y 49
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_6\[53\] -fixed false -x 918 -y 84
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[3\] -fixed false -x 788 -y 25
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/m11 -fixed false -x 864 -y 63
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[16\] -fixed false -x 936 -y 46
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[7\] -fixed false -x 841 -y 130
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[24\] -fixed false -x 753 -y 94
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[8\] -fixed false -x 794 -y 121
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/currState\[1\] -fixed false -x 893 -y 79
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_2\[19\] -fixed false -x 968 -y 129
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[16\] -fixed false -x 830 -y 99
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[75\] -fixed false -x 913 -y 118
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[19\] -fixed false -x 820 -y 114
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_46\[68\] -fixed false -x 864 -y 126
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[14\] -fixed false -x 880 -y 55
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1_0_wmux_0_RNI02CE\[2\] -fixed false -x 758 -y 42
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[6\] -fixed false -x 763 -y 31
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[18\] -fixed false -x 790 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_36\[28\] -fixed false -x 909 -y 93
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[24\] -fixed false -x 769 -y 52
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_AIE_1_sqmuxa_i -fixed false -x 931 -y 75
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk5.brs/sDat\[5\] -fixed false -x 940 -y 121
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[15\] -fixed false -x 771 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_a11_5\[9\] -fixed false -x 798 -y 66
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[26\] -fixed false -x 844 -y 100
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg_1_sqmuxa_0_a3 -fixed false -x 791 -y 57
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[20\] -fixed false -x 918 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_CTRL_READ -fixed false -x 906 -y 88
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_VALID_1_sqmuxa -fixed false -x 863 -y 69
set_location -inst_name CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_14 -fixed false -x 751 -y 139
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[21\] -fixed false -x 738 -y 28
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_2\[59\] -fixed false -x 957 -y 138
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk5.brs/sDat_14\[1\] -fixed false -x 937 -y 120
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_34\[9\] -fixed false -x 984 -y 57
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_6\[63\] -fixed false -x 764 -y 90
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[43\] -fixed false -x 943 -y 127
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_2\[16\] -fixed false -x 742 -y 42
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[13\] -fixed false -x 909 -y 106
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_18\[50\] -fixed false -x 966 -y 120
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[25\] -fixed false -x 918 -y 91
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[6\] -fixed false -x 811 -y 43
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_63_0_a2_0\[19\] -fixed false -x 874 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/APB_ARBITER_0/in_prdata_0\[27\] -fixed false -x 798 -y 60
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[9\] -fixed false -x 945 -y 55
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[15\] -fixed false -x 823 -y 37
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[32\] -fixed false -x 817 -y 52
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_2\[10\] -fixed false -x 944 -y 69
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_plus1_1_ac0_9 -fixed false -x 762 -y 135
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[4\] -fixed false -x 822 -y 87
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_2\[22\] -fixed false -x 738 -y 42
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_0_sqmuxa -fixed false -x 870 -y 93
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/prdata\[23\] -fixed false -x 755 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/valid_b -fixed false -x 957 -y 73
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[3\] -fixed false -x 787 -y 25
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[24\] -fixed false -x 809 -y 109
set_location -inst_name CLOCKS_AND_RESETS_inst_0/FIC_1_RESET/CORERESET_0/dff_14 -fixed false -x 871 -y 133
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[33\] -fixed false -x 907 -y 142
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[7\] -fixed false -x 765 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_WRITE_VALID -fixed false -x 859 -y 88
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_36_0_a3\[19\] -fixed false -x 919 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[27\] -fixed false -x 819 -y 124
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[21\] -fixed false -x 887 -y 55
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[8\] -fixed false -x 956 -y 55
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[16\] -fixed false -x 957 -y 100
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[58\] -fixed false -x 788 -y 55
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[14\] -fixed false -x 904 -y 94
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_18\[62\] -fixed false -x 924 -y 132
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_18\[56\] -fixed false -x 925 -y 42
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[18\] -fixed false -x 829 -y 61
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo\[1\] -fixed false -x 796 -y 148
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_2\[14\] -fixed false -x 757 -y 81
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_34\[63\] -fixed false -x 1003 -y 63
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[18\] -fixed false -x 909 -y 37
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk5.brs/currState\[1\] -fixed false -x 786 -y 127
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[70\] -fixed false -x 770 -y 118
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_42\[33\] -fixed false -x 785 -y 135
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[46\] -fixed false -x 793 -y 55
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/int_slaveAREADY -fixed false -x 940 -y 129
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_10_1\[12\] -fixed false -x 774 -y 99
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_2\[31\] -fixed false -x 914 -y 138
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_18\[20\] -fixed false -x 986 -y 129
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[27\] -fixed false -x 883 -y 118
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[39\] -fixed false -x 945 -y 133
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[30\] -fixed false -x 839 -y 127
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[3\] -fixed false -x 869 -y 55
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[27\] -fixed false -x 858 -y 111
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[14\] -fixed false -x 939 -y 58
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0\[12\] -fixed false -x 773 -y 72
set_location -inst_name CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS_3_.gpin3 -fixed false -x 787 -y 67
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/we_i_0 -fixed false -x 761 -y 129
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[3\] -fixed false -x 835 -y 79
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/valid_b -fixed false -x 887 -y 94
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[55\] -fixed false -x 1003 -y 100
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/currState_RNIENV9\[1\] -fixed false -x 802 -y 141
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[12\] -fixed false -x 894 -y 64
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[6\] -fixed false -x 792 -y 85
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/currState_RNI5O2V\[1\] -fixed false -x 876 -y 99
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[27\] -fixed false -x 945 -y 139
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[18\] -fixed false -x 982 -y 112
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO\[1\] -fixed false -x 1005 -y 126
set_location -inst_name CAPE_inst_0/P9_GPIO_0/CoreGPIO_P9_0/CoreGPIO_P9_0/PRDATA_o_0_i_m2\[17\] -fixed false -x 760 -y 66
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[66\] -fixed false -x 869 -y 127
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[53\] -fixed false -x 893 -y 142
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1\[13\] -fixed false -x 775 -y 48
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_18\[21\] -fixed false -x 962 -y 129
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_30\[24\] -fixed false -x 930 -y 123
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_90_m3_1\[2\] -fixed false -x 898 -y 66
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[16\] -fixed false -x 995 -y 58
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_VALID_2_sqmuxa -fixed false -x 893 -y 87
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/APB_ARBITER_0/in_prdata_0\[11\] -fixed false -x 746 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[26\] -fixed false -x 820 -y 97
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_3\[3\] -fixed false -x 784 -y 66
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[51\] -fixed false -x 754 -y 91
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[10\] -fixed false -x 809 -y 52
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr_RNO\[0\] -fixed false -x 982 -y 123
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[14\] -fixed false -x 859 -y 66
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[15\] -fixed false -x 962 -y 61
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[21\] -fixed false -x 854 -y 127
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[65\] -fixed false -x 985 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[4\] -fixed false -x 892 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[21\] -fixed false -x 893 -y 64
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[75\] -fixed false -x 903 -y 112
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[15\] -fixed false -x 953 -y 112
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[16\] -fixed false -x 958 -y 100
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[27\] -fixed false -x 771 -y 120
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_2\[2\] -fixed false -x 747 -y 75
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk5.brs/holdDat\[4\] -fixed false -x 781 -y 127
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_54_0_a2\[12\] -fixed false -x 787 -y 90
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[18\] -fixed false -x 821 -y 37
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[42\] -fixed false -x 975 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_54_0_a2\[18\] -fixed false -x 793 -y 90
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[74\] -fixed false -x 927 -y 133
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/currState_RNIUMK51_0\[1\] -fixed false -x 985 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[6\] -fixed false -x 926 -y 106
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_22\[31\] -fixed false -x 1002 -y 108
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[20\] -fixed false -x 942 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata\[0\] -fixed false -x 831 -y 78
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_ACK_RNO -fixed false -x 947 -y 93
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[17\] -fixed false -x 858 -y 79
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/un1_b_penable_0_a2_1_a2_2_i_o2 -fixed false -x 816 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/FIC3_INITIATOR_inst_0/FIC3_INITIATOR_0/iPSELS_0_a3_1\[4\] -fixed false -x 773 -y 84
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[46\] -fixed false -x 950 -y 136
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[10\] -fixed false -x 835 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0\[17\] -fixed false -x 777 -y 75
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_0_cZ\[9\] -fixed false -x 759 -y 75
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[45\] -fixed false -x 999 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/APB_ARBITER_0/in_prdata_0\[13\] -fixed false -x 764 -y 75
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[62\] -fixed false -x 862 -y 40
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[24\] -fixed false -x 758 -y 28
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[20\] -fixed false -x 756 -y 28
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[74\] -fixed false -x 924 -y 130
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[14\] -fixed false -x 823 -y 108
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1\[0\].ram/mem_G_10 -fixed false -x 960 -y 111
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full7_a_4_ac0_1 -fixed false -x 968 -y 123
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[20\] -fixed false -x 782 -y 124
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[27\] -fixed false -x 868 -y 124
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/_l1.read_data24_RNID2LS1 -fixed false -x 807 -y 93
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[19\] -fixed false -x 833 -y 58
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[17\] -fixed false -x 854 -y 76
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1\[0\].ram/mem_G_12 -fixed false -x 961 -y 111
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[42\] -fixed false -x 944 -y 118
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_6\[20\] -fixed false -x 774 -y 87
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[19\] -fixed false -x 946 -y 49
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[22\] -fixed false -x 981 -y 133
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_90_m3\[1\] -fixed false -x 914 -y 63
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_81_i_o2\[31\] -fixed false -x 817 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[18\] -fixed false -x 970 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_63_m2\[0\] -fixed false -x 932 -y 72
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo\[7\] -fixed false -x 988 -y 124
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[8\] -fixed false -x 963 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[28\] -fixed false -x 927 -y 112
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/currState_RNIAR5N_0\[1\] -fixed false -x 912 -y 54
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[8\] -fixed false -x 863 -y 58
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[13\] -fixed false -x 795 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[24\] -fixed false -x 965 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[4\] -fixed false -x 976 -y 52
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_2\[25\] -fixed false -x 984 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA\[18\] -fixed false -x 934 -y 103
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_30\[71\] -fixed false -x 833 -y 138
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[20\] -fixed false -x 777 -y 52
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/prdata\[6\] -fixed false -x 793 -y 79
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[2\] -fixed false -x 883 -y 85
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/m73 -fixed false -x 747 -y 54
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_MP -fixed false -x 943 -y 94
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/prdata_9_0_iv_RNO\[1\] -fixed false -x 830 -y 75
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[20\] -fixed false -x 895 -y 46
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_6\[2\] -fixed false -x 794 -y 84
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_18\[33\] -fixed false -x 979 -y 120
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[11\] -fixed false -x 916 -y 121
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[12\] -fixed false -x 891 -y 121
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2\[30\] -fixed false -x 783 -y 75
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[48\] -fixed false -x 935 -y 139
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[63\] -fixed false -x 973 -y 133
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_3\[5\] -fixed false -x 749 -y 48
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[2\] -fixed false -x 839 -y 79
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[30\] -fixed false -x 992 -y 97
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_46\[48\] -fixed false -x 840 -y 126
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_10\[17\] -fixed false -x 846 -y 132
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_3\[27\] -fixed false -x 782 -y 72
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_30\[32\] -fixed false -x 920 -y 123
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr\[0\] -fixed false -x 776 -y 118
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_18\[70\] -fixed false -x 928 -y 129
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[28\] -fixed false -x 793 -y 99
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[17\] -fixed false -x 986 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[13\] -fixed false -x 775 -y 105
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[13\] -fixed false -x 831 -y 133
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[49\] -fixed false -x 888 -y 118
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk5.brs/currState\[0\] -fixed false -x 996 -y 118
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[17\] -fixed false -x 826 -y 85
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[20\] -fixed false -x 976 -y 112
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[5\] -fixed false -x 772 -y 31
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full7_a_4_ac0_1_RNIOGP41 -fixed false -x 967 -y 123
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[1\] -fixed false -x 884 -y 70
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].un1_period_cnt_cry_31_RNIV114 -fixed false -x 818 -y 57
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[1\] -fixed false -x 796 -y 55
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1\[22\] -fixed false -x 809 -y 57
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[25\] -fixed false -x 830 -y 114
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_6_1\[30\] -fixed false -x 811 -y 105
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_i_a2_i_5\[8\] -fixed false -x 796 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_VALID -fixed false -x 857 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/un1_a_penable_0_a2_0_a2_0_a2_0 -fixed false -x 837 -y 87
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[48\] -fixed false -x 953 -y 88
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[13\] -fixed false -x 753 -y 28
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_2\[42\] -fixed false -x 912 -y 138
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1\[0\].ram/mem_G_2 -fixed false -x 916 -y 111
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_72_m2\[4\] -fixed false -x 885 -y 84
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_VALID_1 -fixed false -x 832 -y 84
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[1\] -fixed false -x 931 -y 84
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_18\[71\] -fixed false -x 934 -y 129
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a\[4\] -fixed false -x 906 -y 85
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/un1_prdata22_0 -fixed false -x 856 -y 96
set_location -inst_name CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS_9_.gpin1 -fixed false -x 852 -y 34
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[24\] -fixed false -x 776 -y 52
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1_0_wmux_0_RNI2O6H\[14\] -fixed false -x 765 -y 72
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_1_cZ\[0\] -fixed false -x 758 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[11\] -fixed false -x 888 -y 99
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[31\] -fixed false -x 839 -y 136
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[5\] -fixed false -x 861 -y 37
set_location -inst_name CAPE_inst_0/P9_GPIO_0/CoreGPIO_P9_0/CoreGPIO_P9_0/xhdl1.GEN_BITS\[10\].APB_32.GPOUT_reg\[10\] -fixed false -x 747 -y 43
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[12\] -fixed false -x 847 -y 124
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a\[0\] -fixed false -x 930 -y 85
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[25\] -fixed false -x 818 -y 121
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_2\[54\] -fixed false -x 895 -y 141
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA\[21\] -fixed false -x 891 -y 97
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[12\] -fixed false -x 780 -y 28
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[10\] -fixed false -x 921 -y 61
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[15\] -fixed false -x 745 -y 37
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_ACK -fixed false -x 908 -y 73
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[19\] -fixed false -x 992 -y 82
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty14_a_4_ac0_1_RNI5VCR -fixed false -x 832 -y 144
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[34\] -fixed false -x 877 -y 49
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[56\] -fixed false -x 899 -y 133
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[31\] -fixed false -x 951 -y 145
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[31\] -fixed false -x 886 -y 61
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a\[0\] -fixed false -x 862 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/un1_a_penable_1_0_a3_0_a2 -fixed false -x 859 -y 93
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[5\] -fixed false -x 786 -y 25
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[11\] -fixed false -x 795 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[12\] -fixed false -x 779 -y 106
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[48\] -fixed false -x 902 -y 127
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[33\] -fixed false -x 878 -y 130
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_34\[62\] -fixed false -x 997 -y 63
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_42\[47\] -fixed false -x 806 -y 138
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/un1_a_penable_0_a2_1_a2_0_a2 -fixed false -x 837 -y 90
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[19\] -fixed false -x 818 -y 61
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[28\] -fixed false -x 842 -y 102
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[11\] -fixed false -x 885 -y 115
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/un1_b_penable_1_0_a3_0_a2_0 -fixed false -x 819 -y 84
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat5 -fixed false -x 955 -y 138
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[16\] -fixed false -x 750 -y 124
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA\[2\] -fixed false -x 926 -y 91
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/currState_ns_0\[1\] -fixed false -x 943 -y 87
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[14\] -fixed false -x 827 -y 46
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[19\] -fixed false -x 898 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[20\] -fixed false -x 871 -y 64
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_42\[32\] -fixed false -x 796 -y 129
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk5.brs/nextState_0\[0\] -fixed false -x 997 -y 117
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[12\] -fixed false -x 863 -y 124
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_CTRL_READ_RNO -fixed false -x 860 -y 99
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[51\] -fixed false -x 936 -y 118
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_2\[4\] -fixed false -x 812 -y 72
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO\[0\] -fixed false -x 777 -y 135
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[31\] -fixed false -x 786 -y 52
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_42\[24\] -fixed false -x 750 -y 120
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA_3_sqmuxa_0_a3_0_a2 -fixed false -x 926 -y 93
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[14\] -fixed false -x 870 -y 37
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b\[2\] -fixed false -x 920 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[23\] -fixed false -x 842 -y 111
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo\[6\] -fixed false -x 956 -y 127
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[51\] -fixed false -x 897 -y 145
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_22\[63\] -fixed false -x 980 -y 105
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_34\[48\] -fixed false -x 946 -y 87
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[27\] -fixed false -x 844 -y 67
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[50\] -fixed false -x 965 -y 121
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b\[3\] -fixed false -x 876 -y 73
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[70\] -fixed false -x 906 -y 112
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[16\] -fixed false -x 823 -y 46
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_3\[6\] -fixed false -x 751 -y 63
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[15\] -fixed false -x 850 -y 111
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_1/IHC_APB_0/u_mux_p_to_b3/PREADY_15_1 -fixed false -x 789 -y 84
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/m89_1_1 -fixed false -x 764 -y 48
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1\[10\] -fixed false -x 766 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/m17 -fixed false -x 864 -y 60
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[18\] -fixed false -x 891 -y 60
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_CTRL_WRITE -fixed false -x 854 -y 100
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[28\] -fixed false -x 843 -y 52
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[22\] -fixed false -x 940 -y 102
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[1\] -fixed false -x 943 -y 67
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[24\] -fixed false -x 847 -y 133
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA\[3\] -fixed false -x 935 -y 94
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk6.corepwm_pwm_gen/PWM_output_generation\[2\].genblk1.PWM_int49 -fixed false -x 860 -y 39
set_location -inst_name CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS\[10\].APB_32.GPOUT_reg\[10\] -fixed false -x 748 -y 46
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[10\] -fixed false -x 941 -y 70
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/m119_1 -fixed false -x 760 -y 45
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[3\] -fixed false -x 983 -y 64
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[60\] -fixed false -x 768 -y 79
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[46\] -fixed false -x 906 -y 46
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_2\[13\] -fixed false -x 996 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[27\] -fixed false -x 894 -y 73
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_1/IHC_APB_0/u_mux_p_to_b3/PREADY_10_1 -fixed false -x 861 -y 81
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[5\] -fixed false -x 821 -y 91
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[28\] -fixed false -x 994 -y 130
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[25\] -fixed false -x 966 -y 82
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_10_1\[10\] -fixed false -x 777 -y 102
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_MP -fixed false -x 865 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/APB_ARBITER_0/in_prdata_0_a3_0_1\[22\] -fixed false -x 766 -y 63
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/lnk_m_wdata_iv_1\[3\] -fixed false -x 850 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[25\] -fixed false -x 861 -y 111
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[59\] -fixed false -x 989 -y 121
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[30\] -fixed false -x 872 -y 31
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[16\] -fixed false -x 786 -y 40
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/wr_en\[0\] -fixed false -x 870 -y 81
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[30\] -fixed false -x 752 -y 100
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[30\] -fixed false -x 888 -y 124
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_posedge_reg_0_sqmuxa_0_a2 -fixed false -x 746 -y 42
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/m56 -fixed false -x 828 -y 69
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[28\] -fixed false -x 896 -y 40
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[72\] -fixed false -x 923 -y 118
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/lnk_m_wdata_iv_0\[0\] -fixed false -x 841 -y 51
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[27\] -fixed false -x 796 -y 19
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[58\] -fixed false -x 769 -y 25
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[48\] -fixed false -x 954 -y 88
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[49\] -fixed false -x 891 -y 118
set_location -inst_name CAPE_inst_0/P9_GPIO_0/CoreGPIO_P9_0/CoreGPIO_P9_0/PRDATA_o_0_i_m2_i_m2\[1\] -fixed false -x 774 -y 60
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/iPSELS_0_a2_0_a2_1\[14\] -fixed false -x 819 -y 93
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[4\] -fixed false -x 898 -y 84
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[18\] -fixed false -x 822 -y 31
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[50\] -fixed false -x 753 -y 91
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[17\] -fixed false -x 834 -y 67
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr_RNIVPSD\[4\] -fixed false -x 995 -y 126
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[27\] -fixed false -x 847 -y 100
set_location -inst_name CAPE_inst_0/P9_GPIO_0/CoreGPIO_P9_0/CoreGPIO_P9_0/xhdl1.GEN_BITS\[7\].APB_32.GPOUT_reg\[7\] -fixed false -x 765 -y 49
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[16\] -fixed false -x 941 -y 46
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_MP_RNO -fixed false -x 889 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_10\[25\] -fixed false -x 826 -y 99
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/currState\[0\] -fixed false -x 841 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[16\] -fixed false -x 849 -y 61
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[1\] -fixed false -x 771 -y 34
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_MSG_READ_RNO_0 -fixed false -x 862 -y 105
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[6\] -fixed false -x 774 -y 37
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[53\] -fixed false -x 908 -y 148
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[29\] -fixed false -x 763 -y 121
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[8\] -fixed false -x 794 -y 124
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3_2\[21\] -fixed false -x 781 -y 111
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[3\] -fixed false -x 963 -y 82
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk5.brs/sDat_26\[4\] -fixed false -x 956 -y 117
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/wr_en\[1\] -fixed false -x 883 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/mp_irq_b -fixed false -x 886 -y 75
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/currState\[0\] -fixed false -x 759 -y 130
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_VALID_54_iv -fixed false -x 831 -y 84
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_2\[1\] -fixed false -x 772 -y 63
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/wr_en\[1\] -fixed false -x 882 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_1\[17\] -fixed false -x 778 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[4\] -fixed false -x 893 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[12\] -fixed false -x 758 -y 123
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_VALID_3_sqmuxa_i_0_i_a2 -fixed false -x 859 -y 105
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_10_1\[25\] -fixed false -x 827 -y 108
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[57\] -fixed false -x 901 -y 124
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[18\] -fixed false -x 821 -y 121
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_54_0_a2\[21\] -fixed false -x 834 -y 108
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[31\] -fixed false -x 926 -y 100
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[2\] -fixed false -x 979 -y 55
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[14\] -fixed false -x 847 -y 70
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[23\] -fixed false -x 791 -y 31
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/control\[8\] -fixed false -x 848 -y 79
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1_0_wmux_0_RNIAUFP\[10\] -fixed false -x 741 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3\[31\] -fixed false -x 810 -y 105
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[19\] -fixed false -x 937 -y 49
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[1\] -fixed false -x 805 -y 31
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[12\] -fixed false -x 921 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[3\] -fixed false -x 879 -y 118
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/m78_2 -fixed false -x 744 -y 54
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[61\] -fixed false -x 903 -y 43
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[2\] -fixed false -x 972 -y 97
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[76\] -fixed false -x 982 -y 127
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[30\] -fixed false -x 989 -y 130
set_location -inst_name CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS_4_.gpin2 -fixed false -x 751 -y 67
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_2_RNIG1AM\[12\] -fixed false -x 761 -y 36
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_2\[46\] -fixed false -x 895 -y 144
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_ACK_2_sqmuxa_i -fixed false -x 895 -y 75
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_2\[26\] -fixed false -x 824 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[25\] -fixed false -x 749 -y 97
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[58\] -fixed false -x 991 -y 121
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[25\] -fixed false -x 919 -y 109
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[19\] -fixed false -x 938 -y 76
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[17\] -fixed false -x 746 -y 109
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[68\] -fixed false -x 988 -y 64
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[55\] -fixed false -x 746 -y 37
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_CTRL_WRITE_1 -fixed false -x 855 -y 78
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_2\[12\] -fixed false -x 798 -y 48
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk5.brs/holdDat\[7\] -fixed false -x 970 -y 118
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[17\] -fixed false -x 956 -y 79
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/prdata_9_0_iv_RNO\[5\] -fixed false -x 870 -y 75
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[29\] -fixed false -x 833 -y 31
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk5.brs/d_sValid_0 -fixed false -x 786 -y 126
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[31\] -fixed false -x 838 -y 31
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[29\] -fixed false -x 951 -y 76
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA\[11\] -fixed false -x 945 -y 97
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[43\] -fixed false -x 810 -y 136
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[62\] -fixed false -x 785 -y 61
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA_9_0_a3\[16\] -fixed false -x 895 -y 96
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_1\[2\] -fixed false -x 765 -y 66
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[2\] -fixed false -x 1001 -y 85
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA\[6\] -fixed false -x 838 -y 94
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[3\] -fixed false -x 888 -y 136
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[30\] -fixed false -x 987 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[1\] -fixed false -x 881 -y 124
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/m10_1_0 -fixed false -x 781 -y 54
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[18\] -fixed false -x 885 -y 61
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[21\] -fixed false -x 834 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[19\] -fixed false -x 925 -y 79
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_VALID_2_sqmuxa -fixed false -x 922 -y 78
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[10\] -fixed false -x 955 -y 106
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[61\] -fixed false -x 932 -y 133
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[59\] -fixed false -x 877 -y 127
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/control\[3\] -fixed false -x 825 -y 79
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[1\] -fixed false -x 882 -y 73
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[13\] -fixed false -x 777 -y 124
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/prdata\[27\] -fixed false -x 767 -y 64
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[56\] -fixed false -x 813 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/N_2231_i -fixed false -x 837 -y 111
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[59\] -fixed false -x 761 -y 43
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk5.brs/sDat\[6\] -fixed false -x 971 -y 118
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[19\] -fixed false -x 932 -y 79
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[13\] -fixed false -x 822 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_MP -fixed false -x 887 -y 79
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_VALID_2_sqmuxa -fixed false -x 932 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[4\] -fixed false -x 890 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[13\] -fixed false -x 777 -y 106
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[31\] -fixed false -x 922 -y 61
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[21\] -fixed false -x 852 -y 112
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[0\] -fixed false -x 861 -y 118
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_90_m3\[1\] -fixed false -x 895 -y 66
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/we -fixed false -x 765 -y 129
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[42\] -fixed false -x 804 -y 52
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[69\] -fixed false -x 994 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[13\] -fixed false -x 771 -y 106
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[1\] -fixed false -x 858 -y 85
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0\[27\] -fixed false -x 787 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_63_0_a2\[10\] -fixed false -x 901 -y 57
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[22\] -fixed false -x 792 -y 102
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[7\] -fixed false -x 993 -y 97
set_location -inst_name CLOCKS_AND_RESETS_inst_0/FIC_1_RESET/CORERESET_0/dff_0 -fixed false -x 868 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_3_sqmuxa_0_0 -fixed false -x 869 -y 93
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[16\] -fixed false -x 871 -y 124
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_63_0_a2\[23\] -fixed false -x 907 -y 57
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_AIE -fixed false -x 864 -y 76
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty14_a_4_ac0_5_RNILSE11 -fixed false -x 965 -y 129
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_30\[48\] -fixed false -x 902 -y 126
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[57\] -fixed false -x 823 -y 61
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk5.brs/sDat_14\[4\] -fixed false -x 953 -y 120
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[17\] -fixed false -x 906 -y 52
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[23\] -fixed false -x 869 -y 115
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/int_slaveAREADY -fixed false -x 797 -y 141
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[57\] -fixed false -x 800 -y 136
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[15\] -fixed false -x 844 -y 22
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_54_0_a2\[7\] -fixed false -x 837 -y 108
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[28\] -fixed false -x 954 -y 58
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_MPIE -fixed false -x 870 -y 103
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[54\] -fixed false -x 777 -y 58
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[22\] -fixed false -x 959 -y 55
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[16\] -fixed false -x 936 -y 76
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/wr_en\[0\] -fixed false -x 858 -y 108
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_AIE -fixed false -x 876 -y 76
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/lnk_m_addr_iv_6\[1\] -fixed false -x 765 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[25\] -fixed false -x 828 -y 100
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/un1_CH4_MSG_PRESENT_IRQ -fixed false -x 823 -y 78
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk5.brs/sDat\[3\] -fixed false -x 1014 -y 97
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[48\] -fixed false -x 784 -y 40
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_m2\[19\] -fixed false -x 777 -y 54
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/m32 -fixed false -x 823 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_AIE9_or_0_0 -fixed false -x 892 -y 90
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[31\] -fixed false -x 921 -y 52
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[55\] -fixed false -x 766 -y 37
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_0_cZ\[19\] -fixed false -x 759 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a\[2\] -fixed false -x 833 -y 82
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[71\] -fixed false -x 934 -y 130
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_18\[69\] -fixed false -x 980 -y 123
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[30\] -fixed false -x 941 -y 40
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[31\] -fixed false -x 851 -y 67
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_2\[5\] -fixed false -x 939 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_0\[4\] -fixed false -x 945 -y 63
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr\[3\] -fixed false -x 963 -y 127
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_46\[24\] -fixed false -x 896 -y 123
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[3\] -fixed false -x 986 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[15\] -fixed false -x 956 -y 100
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[5\] -fixed false -x 852 -y 118
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_54_0_a2\[26\] -fixed false -x 846 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[8\] -fixed false -x 922 -y 70
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[51\] -fixed false -x 951 -y 136
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_63_0_a2\[14\] -fixed false -x 865 -y 48
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty14_a_4_ac0_1_RNI5VCR -fixed false -x 922 -y 135
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/prdata\[3\] -fixed false -x 806 -y 70
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1\[0\].ram/mem_mem_2_0_RNO -fixed false -x 966 -y 111
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1\[0\].ram/mem_G_10 -fixed false -x 785 -y 132
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1\[9\] -fixed false -x 808 -y 42
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[60\] -fixed false -x 940 -y 43
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[10\] -fixed false -x 924 -y 97
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[46\] -fixed false -x 1002 -y 100
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[8\] -fixed false -x 836 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[0\] -fixed false -x 906 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[17\] -fixed false -x 961 -y 61
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[52\] -fixed false -x 981 -y 121
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_46\[12\] -fixed false -x 890 -y 120
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_46\[31\] -fixed false -x 883 -y 63
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[61\] -fixed false -x 932 -y 118
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[26\] -fixed false -x 917 -y 37
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[11\] -fixed false -x 960 -y 58
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_34\[66\] -fixed false -x 992 -y 63
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[19\] -fixed false -x 894 -y 136
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[8\] -fixed false -x 862 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[19\] -fixed false -x 848 -y 73
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[5\] -fixed false -x 927 -y 82
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_63_m3\[1\] -fixed false -x 848 -y 84
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[28\] -fixed false -x 776 -y 79
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_CTRL_WRITE -fixed false -x 857 -y 88
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_0\[20\] -fixed false -x 777 -y 81
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[23\] -fixed false -x 878 -y 49
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[3\] -fixed false -x 970 -y 46
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[38\] -fixed false -x 973 -y 67
set_location -inst_name CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS_5_.gpin3 -fixed false -x 748 -y 49
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[9\] -fixed false -x 944 -y 46
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_7_iv_0_19_i_i -fixed false -x 992 -y 123
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[31\] -fixed false -x 847 -y 106
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[8\] -fixed false -x 836 -y 61
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[8\] -fixed false -x 843 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA_9_m0\[1\] -fixed false -x 930 -y 90
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[55\] -fixed false -x 854 -y 40
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_2\[34\] -fixed false -x 985 -y 69
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo\[8\] -fixed false -x 991 -y 124
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[12\] -fixed false -x 886 -y 40
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[27\] -fixed false -x 897 -y 52
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_18_m3\[0\] -fixed false -x 882 -y 96
set_location -inst_name CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS_1_.gpin3 -fixed false -x 776 -y 64
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_6\[47\] -fixed false -x 893 -y 117
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_18\[2\] -fixed false -x 877 -y 108
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[14\] -fixed false -x 800 -y 43
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/APB_ARBITER_0/in_prdata_0_a3_0_1\[29\] -fixed false -x 760 -y 63
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[45\] -fixed false -x 794 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/control\[7\] -fixed false -x 836 -y 76
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_1\[19\] -fixed false -x 803 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[16\] -fixed false -x 913 -y 109
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[64\] -fixed false -x 1000 -y 82
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[15\] -fixed false -x 855 -y 31
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo\[0\] -fixed false -x 996 -y 127
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/un1_a_penable_1_0_a2_0_a2 -fixed false -x 844 -y 93
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[12\] -fixed false -x 781 -y 19
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[26\] -fixed false -x 940 -y 55
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_1_cZ\[4\] -fixed false -x 745 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA\[29\] -fixed false -x 790 -y 94
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_WRITE_VALID -fixed false -x 837 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_VALID_3_sqmuxa_i_0_0 -fixed false -x 924 -y 63
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_63_0_a2\[18\] -fixed false -x 841 -y 72
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[35\] -fixed false -x 832 -y 148
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[19\] -fixed false -x 979 -y 112
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[29\] -fixed false -x 897 -y 61
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[24\] -fixed false -x 927 -y 142
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_VALID_0 -fixed false -x 959 -y 69
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[39\] -fixed false -x 812 -y 43
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[56\] -fixed false -x 779 -y 79
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[51\] -fixed false -x 892 -y 58
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_63_m2\[3\] -fixed false -x 931 -y 72
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[4\] -fixed false -x 843 -y 37
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/N_2210_i -fixed false -x 925 -y 75
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_22\[50\] -fixed false -x 997 -y 102
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[34\] -fixed false -x 923 -y 55
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg_0_sqmuxa_0_a3 -fixed false -x 784 -y 57
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[3\] -fixed false -x 858 -y 58
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[2\] -fixed false -x 955 -y 94
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[51\] -fixed false -x 947 -y 79
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_72_i_o2\[31\] -fixed false -x 867 -y 93
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_ACK -fixed false -x 866 -y 103
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk6.corepwm_pwm_gen/PWM_output_generation\[1\].genblk1.PWM_int_10_f0\[1\] -fixed false -x 792 -y 24
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[19\] -fixed false -x 791 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[29\] -fixed false -x 825 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[31\] -fixed false -x 812 -y 109
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[28\] -fixed false -x 970 -y 76
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_34\[30\] -fixed false -x 1003 -y 66
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[20\] -fixed false -x 983 -y 112
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[12\] -fixed false -x 763 -y 123
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[22\] -fixed false -x 921 -y 94
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[27\] -fixed false -x 946 -y 52
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_6\[59\] -fixed false -x 925 -y 117
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_3\[9\] -fixed false -x 763 -y 75
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[26\] -fixed false -x 918 -y 124
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[20\] -fixed false -x 745 -y 123
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[57\] -fixed false -x 771 -y 55
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[13\] -fixed false -x 933 -y 58
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/APB_ARBITER_0/N_41_i -fixed false -x 772 -y 84
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[25\] -fixed false -x 761 -y 103
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1\[0\].ram/mem_mem_0_0_RNO -fixed false -x 808 -y 141
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr\[2\] -fixed false -x 782 -y 118
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[9\] -fixed false -x 960 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[30\] -fixed false -x 810 -y 124
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[29\] -fixed false -x 802 -y 28
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[70\] -fixed false -x 968 -y 112
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[12\] -fixed false -x 890 -y 60
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1\[2\] -fixed false -x 765 -y 42
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/pslverr_RNO -fixed false -x 757 -y 84
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA\[12\] -fixed false -x 962 -y 100
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[26\] -fixed false -x 792 -y 127
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[18\] -fixed false -x 808 -y 34
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a\[5\] -fixed false -x 824 -y 88
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[23\] -fixed false -x 989 -y 97
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_7_0_iv_1_98_i_m2 -fixed false -x 803 -y 147
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk5.brs/holdDat\[4\] -fixed false -x 1009 -y 97
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[5\] -fixed false -x 809 -y 37
set_location -inst_name CLOCKS_AND_RESETS_inst_0/FIC_PLL_LOCKs -fixed false -x 750 -y 135
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[19\] -fixed false -x 869 -y 40
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[31\] -fixed false -x 950 -y 66
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/prdata\[1\] -fixed false -x 766 -y 70
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[25\] -fixed false -x 822 -y 61
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1\[0\].ram/mem_G_12 -fixed false -x 784 -y 132
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[23\] -fixed false -x 818 -y 49
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[29\] -fixed false -x 955 -y 145
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_72_m1_0\[2\] -fixed false -x 918 -y 75
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr_RNIHV195\[7\] -fixed false -x 921 -y 129
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_81_0_a2\[25\] -fixed false -x 901 -y 63
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_CTRL_WRITE -fixed false -x 878 -y 94
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_6\[69\] -fixed false -x 900 -y 111
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_WRITE_VALID_1 -fixed false -x 852 -y 90
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[41\] -fixed false -x 913 -y 55
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[23\] -fixed false -x 775 -y 121
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[6\] -fixed false -x 934 -y 79
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_22\[59\] -fixed false -x 978 -y 105
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_30\[45\] -fixed false -x 907 -y 126
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[47\] -fixed false -x 900 -y 136
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[6\] -fixed false -x 1005 -y 76
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[16\] -fixed false -x 951 -y 97
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[22\] -fixed false -x 918 -y 43
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/genblk1.pcie_0_perst_out5_0_a2_19 -fixed false -x 739 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[18\] -fixed false -x 856 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/m58 -fixed false -x 818 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[7\] -fixed false -x 966 -y 99
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0\[29\] -fixed false -x 756 -y 66
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr\[1\] -fixed false -x 901 -y 130
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[76\] -fixed false -x 972 -y 124
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[42\] -fixed false -x 984 -y 85
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[9\] -fixed false -x 909 -y 40
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_54_0_a2\[22\] -fixed false -x 841 -y 69
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_6\[46\] -fixed false -x 912 -y 84
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[29\] -fixed false -x 797 -y 31
set_location -inst_name CLOCKS_AND_RESETS_inst_0/INIT_MONITOR_0/INIT_MONITOR_0/I_INIT -fixed false -x 652 -y 5
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_10\[58\] -fixed false -x 986 -y 138
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_MP -fixed false -x 869 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3_2\[11\] -fixed false -x 774 -y 81
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[2\] -fixed false -x 808 -y 31
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[33\] -fixed false -x 836 -y 136
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[43\] -fixed false -x 980 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/m19 -fixed false -x 908 -y 63
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/un1_CH2_MSG_PRESENT_IRQ -fixed false -x 866 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[10\] -fixed false -x 954 -y 106
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[32\] -fixed false -x 949 -y 43
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_42\[42\] -fixed false -x 798 -y 138
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[2\] -fixed false -x 770 -y 31
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_1\[3\] -fixed false -x 764 -y 66
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_2_RNI0U1V\[20\] -fixed false -x 763 -y 30
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/control\[9\] -fixed false -x 868 -y 85
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_1\[27\] -fixed false -x 792 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_81_m1_0\[5\] -fixed false -x 909 -y 66
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_3\[10\] -fixed false -x 799 -y 81
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[1\] -fixed false -x 950 -y 91
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[0\] -fixed false -x 891 -y 37
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[3\] -fixed false -x 843 -y 31
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[6\] -fixed false -x 985 -y 82
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_2\[47\] -fixed false -x 900 -y 135
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[6\] -fixed false -x 806 -y 94
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[62\] -fixed false -x 906 -y 43
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_enable_reg1\[2\] -fixed false -x 781 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_AIE9_or_0_0 -fixed false -x 913 -y 78
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[15\] -fixed false -x 873 -y 70
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[20\] -fixed false -x 890 -y 40
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b\[1\] -fixed false -x 877 -y 73
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[21\] -fixed false -x 964 -y 64
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[74\] -fixed false -x 907 -y 112
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[29\] -fixed false -x 785 -y 34
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/prdata_3_sqmuxa_or -fixed false -x 813 -y 84
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[20\] -fixed false -x 871 -y 49
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_2_RNI422V\[22\] -fixed false -x 737 -y 42
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[22\] -fixed false -x 828 -y 127
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_0_a2\[1\] -fixed false -x 756 -y 81
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_2\[4\] -fixed false -x 761 -y 39
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0\[3\] -fixed false -x 812 -y 69
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1\[17\] -fixed false -x 779 -y 42
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[15\] -fixed false -x 839 -y 58
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr\[7\] -fixed false -x 811 -y 145
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[53\] -fixed false -x 765 -y 25
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[70\] -fixed false -x 987 -y 100
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[27\] -fixed false -x 910 -y 58
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[2\] -fixed false -x 971 -y 49
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[74\] -fixed false -x 902 -y 118
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[32\] -fixed false -x 920 -y 124
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[9\] -fixed false -x 759 -y 121
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[30\] -fixed false -x 835 -y 127
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[7\] -fixed false -x 837 -y 109
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_34\[21\] -fixed false -x 997 -y 66
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[30\] -fixed false -x 888 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_CTRL_WRITE -fixed false -x 860 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[12\] -fixed false -x 978 -y 100
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[24\] -fixed false -x 900 -y 79
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[32\] -fixed false -x 947 -y 121
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[6\] -fixed false -x 835 -y 22
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[13\] -fixed false -x 895 -y 106
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[16\] -fixed false -x 794 -y 66
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_42\[50\] -fixed false -x 752 -y 90
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/control\[6\] -fixed false -x 854 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[30\] -fixed false -x 748 -y 124
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[25\] -fixed false -x 878 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA\[16\] -fixed false -x 822 -y 94
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[17\] -fixed false -x 948 -y 106
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA_9_0_a3\[17\] -fixed false -x 789 -y 93
set_location -inst_name CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS_2_.gpin2 -fixed false -x 767 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0\[19\] -fixed false -x 791 -y 72
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[19\] -fixed false -x 1005 -y 121
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA\[16\] -fixed false -x 920 -y 103
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_1\[6\] -fixed false -x 767 -y 66
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[18\] -fixed false -x 831 -y 99
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_MP_RNO -fixed false -x 883 -y 78
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/m51 -fixed false -x 870 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[4\] -fixed false -x 878 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PREADY_13_2_1 -fixed false -x 847 -y 90
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[17\] -fixed false -x 936 -y 61
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_plus1_1_axbxc6 -fixed false -x 781 -y 144
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[31\] -fixed false -x 950 -y 67
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[64\] -fixed false -x 827 -y 28
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/wr_en\[0\] -fixed false -x 869 -y 81
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_6\[73\] -fixed false -x 926 -y 120
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[2\] -fixed false -x 982 -y 55
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_18\[29\] -fixed false -x 950 -y 45
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[17\] -fixed false -x 938 -y 46
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[37\] -fixed false -x 775 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[12\] -fixed false -x 750 -y 94
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[56\] -fixed false -x 783 -y 58
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a\[0\] -fixed false -x 830 -y 82
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[23\] -fixed false -x 974 -y 85
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1\[28\] -fixed false -x 757 -y 63
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[18\] -fixed false -x 861 -y 73
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA\[12\] -fixed false -x 932 -y 88
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[13\] -fixed false -x 953 -y 63
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA\[19\] -fixed false -x 939 -y 103
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[70\] -fixed false -x 861 -y 133
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[17\] -fixed false -x 749 -y 31
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[1\] -fixed false -x 964 -y 94
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_negedge_reg_1_sqmuxa_0_a2 -fixed false -x 764 -y 30
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_18\[43\] -fixed false -x 894 -y 48
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/last_raddr\[5\] -fixed false -x 763 -y 94
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[31\] -fixed false -x 914 -y 139
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[14\] -fixed false -x 783 -y 19
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk5.brs/sDat\[1\] -fixed false -x 937 -y 121
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[30\] -fixed false -x 928 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[9\] -fixed false -x 991 -y 97
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[52\] -fixed false -x 889 -y 142
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[31\] -fixed false -x 927 -y 100
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_10\[24\] -fixed false -x 798 -y 111
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[14\] -fixed false -x 936 -y 112
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[20\] -fixed false -x 811 -y 34
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat75 -fixed false -x 888 -y 126
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[27\] -fixed false -x 936 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[27\] -fixed false -x 824 -y 94
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA\[2\] -fixed false -x 933 -y 94
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[42\] -fixed false -x 1007 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_36_1210 -fixed false -x 900 -y 96
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[13\] -fixed false -x 904 -y 37
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[26\] -fixed false -x 962 -y 73
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[26\] -fixed false -x 830 -y 148
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[18\] -fixed false -x 844 -y 118
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_AIE -fixed false -x 886 -y 76
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[51\] -fixed false -x 856 -y 136
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[8\] -fixed false -x 775 -y 37
set_location -inst_name CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_12/U0_RGB1 -fixed false -x 728 -y 125
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_sn_m16_i_o3 -fixed false -x 770 -y 60
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_30\[62\] -fixed false -x 823 -y 132
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/APB_ARBITER_0/in_prdata_0_a3_0\[9\] -fixed false -x 756 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_ACK_1_sqmuxa_i -fixed false -x 855 -y 87
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_10\[1\] -fixed false -x 852 -y 132
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[30\] -fixed false -x 927 -y 79
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_6\[33\] -fixed false -x 840 -y 99
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo\[4\] -fixed false -x 794 -y 148
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[49\] -fixed false -x 907 -y 136
set_location -inst_name CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS_14_.gpin3 -fixed false -x 753 -y 82
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO_0\[0\] -fixed false -x 930 -y 84
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[16\] -fixed false -x 932 -y 102
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[6\] -fixed false -x 959 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[15\] -fixed false -x 801 -y 96
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[27\] -fixed false -x 856 -y 46
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[11\] -fixed false -x 786 -y 91
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[46\] -fixed false -x 997 -y 121
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/prdata\[21\] -fixed false -x 760 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[27\] -fixed false -x 929 -y 100
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[17\] -fixed false -x 822 -y 73
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_18\[25\] -fixed false -x 956 -y 45
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[4\] -fixed false -x 853 -y 115
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_18\[36\] -fixed false -x 978 -y 117
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[17\] -fixed false -x 835 -y 133
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[8\] -fixed false -x 764 -y 123
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_30\[49\] -fixed false -x 918 -y 48
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_18\[33\] -fixed false -x 942 -y 135
set_location -inst_name CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS_0_.gpin2 -fixed false -x 397 -y 19
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_2\[23\] -fixed false -x 748 -y 39
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[23\] -fixed false -x 756 -y 121
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[6\] -fixed false -x 926 -y 58
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/genblk1.pcie_0_perst_out5_0_a2_11 -fixed false -x 760 -y 96
set_location -inst_name CAPE_inst_0/P9_GPIO_0/CoreGPIO_P9_0/CoreGPIO_P9_0/xhdl1.GEN_BITS\[6\].APB_32.GPOUT_reg\[6\] -fixed false -x 767 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a\[3\] -fixed false -x 838 -y 82
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[27\] -fixed false -x 949 -y 97
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_42\[36\] -fixed false -x 810 -y 129
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[15\] -fixed false -x 768 -y 124
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[45\] -fixed false -x 954 -y 136
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_63_0_a2\[29\] -fixed false -x 841 -y 60
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_MBX_WRITE_RNO -fixed false -x 873 -y 90
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[37\] -fixed false -x 759 -y 127
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[16\] -fixed false -x 922 -y 73
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_CTRL_READ_RNO_0 -fixed false -x 865 -y 105
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_45_m1_0\[5\] -fixed false -x 817 -y 90
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr_RNI86MA3\[6\] -fixed false -x 980 -y 126
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_0_cZ\[3\] -fixed false -x 785 -y 66
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[55\] -fixed false -x 929 -y 52
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[19\] -fixed false -x 939 -y 102
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[42\] -fixed false -x 798 -y 139
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[6\] -fixed false -x 872 -y 55
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[7\] -fixed false -x 819 -y 73
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_54_0_a2\[15\] -fixed false -x 840 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA\[30\] -fixed false -x 823 -y 97
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_34\[11\] -fixed false -x 979 -y 60
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b\[5\] -fixed false -x 883 -y 73
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_m2_1\[19\] -fixed false -x 774 -y 54
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[13\] -fixed false -x 894 -y 106
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_54_0_a2\[29\] -fixed false -x 768 -y 90
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/prdata_2_sqmuxa -fixed false -x 838 -y 87
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[24\] -fixed false -x 846 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[15\] -fixed false -x 776 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[24\] -fixed false -x 969 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[13\] -fixed false -x 778 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[28\] -fixed false -x 802 -y 127
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_AIE9_or -fixed false -x 880 -y 105
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr\[6\] -fixed false -x 786 -y 118
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[3\] -fixed false -x 910 -y 81
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[10\] -fixed false -x 828 -y 121
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_VALID_1_sqmuxa -fixed false -x 950 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[27\] -fixed false -x 801 -y 102
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_18\[48\] -fixed false -x 928 -y 48
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/APB_ARBITER_0/in_prdata_0_a3_0\[4\] -fixed false -x 750 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[23\] -fixed false -x 808 -y 127
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[56\] -fixed false -x 883 -y 139
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[8\] -fixed false -x 815 -y 46
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[18\] -fixed false -x 942 -y 145
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA\[16\] -fixed false -x 895 -y 97
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty14_a_4_ac0_1_RNI71CK1 -fixed false -x 773 -y 129
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[5\] -fixed false -x 830 -y 64
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_plus1_1_axbxc6 -fixed false -x 767 -y 135
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr_RNI5NGK\[6\] -fixed false -x 820 -y 144
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[34\] -fixed false -x 768 -y 40
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[7\] -fixed false -x 824 -y 67
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[64\] -fixed false -x 1006 -y 94
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/control\[1\] -fixed false -x 794 -y 79
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA\[24\] -fixed false -x 892 -y 112
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[27\] -fixed false -x 1008 -y 70
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[59\] -fixed false -x 925 -y 133
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_81_m3\[5\] -fixed false -x 905 -y 84
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[26\] -fixed false -x 866 -y 31
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[15\] -fixed false -x 814 -y 49
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_6\[41\] -fixed false -x 811 -y 90
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[8\] -fixed false -x 958 -y 112
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_46\[70\] -fixed false -x 877 -y 51
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/_l1.read_data24 -fixed false -x 901 -y 81
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[22\] -fixed false -x 745 -y 109
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[14\] -fixed false -x 792 -y 55
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_3\[2\] -fixed false -x 767 -y 69
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[10\] -fixed false -x 848 -y 52
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[15\] -fixed false -x 837 -y 114
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_18\[21\] -fixed false -x 948 -y 45
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[26\] -fixed false -x 799 -y 133
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[7\] -fixed false -x 847 -y 115
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[76\] -fixed false -x 933 -y 130
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/APB_ARBITER_0/in_pready_i_o3_RNIM2E11 -fixed false -x 761 -y 84
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_2\[12\] -fixed false -x 753 -y 57
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA\[1\] -fixed false -x 827 -y 88
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[2\] -fixed false -x 958 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[1\] -fixed false -x 963 -y 94
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk6.corepwm_pwm_gen/PWM_output_generation\[2\].genblk1.PWM_int58 -fixed false -x 833 -y 27
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[19\] -fixed false -x 773 -y 109
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[17\] -fixed false -x 837 -y 67
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk6.corepwm_pwm_gen/PWM_output_generation\[1\].genblk1.PWM_int17 -fixed false -x 798 -y 24
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[5\] -fixed false -x 839 -y 133
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_MPIE -fixed false -x 828 -y 88
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[40\] -fixed false -x 798 -y 52
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_54_m2\[2\] -fixed false -x 833 -y 81
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[70\] -fixed false -x 887 -y 52
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1\[0\].ram/mem_G_2 -fixed false -x 968 -y 111
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[7\] -fixed false -x 898 -y 37
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[46\] -fixed false -x 762 -y 25
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_42\[60\] -fixed false -x 793 -y 135
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[26\] -fixed false -x 819 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_10\[19\] -fixed false -x 786 -y 108
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[23\] -fixed false -x 879 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[18\] -fixed false -x 796 -y 91
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_plus1_1_ac0_11 -fixed false -x 948 -y 126
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_MSG_READ_RNO -fixed false -x 938 -y 66
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[14\] -fixed false -x 948 -y 58
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[70\] -fixed false -x 986 -y 121
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_30\[33\] -fixed false -x 836 -y 135
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[39\] -fixed false -x 870 -y 43
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[25\] -fixed false -x 877 -y 130
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[40\] -fixed false -x 797 -y 52
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[38\] -fixed false -x 991 -y 76
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/un1_a_penable_1_0_a11_0_a2 -fixed false -x 858 -y 93
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[41\] -fixed false -x 901 -y 127
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_36\[16\] -fixed false -x 905 -y 96
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[57\] -fixed false -x 767 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_45_0_a2\[8\] -fixed false -x 756 -y 102
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[28\] -fixed false -x 894 -y 40
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_2\[44\] -fixed false -x 985 -y 84
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[25\] -fixed false -x 940 -y 58
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[3\] -fixed false -x 915 -y 76
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[56\] -fixed false -x 943 -y 133
set_location -inst_name CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_7 -fixed false -x 750 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[29\] -fixed false -x 932 -y 109
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[68\] -fixed false -x 984 -y 64
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[19\] -fixed false -x 767 -y 31
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[16\] -fixed false -x 846 -y 61
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[14\] -fixed false -x 859 -y 67
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[6\] -fixed false -x 962 -y 46
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_22\[48\] -fixed false -x 996 -y 99
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[21\] -fixed false -x 859 -y 76
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_30\[21\] -fixed false -x 924 -y 123
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[24\] -fixed false -x 831 -y 46
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[17\] -fixed false -x 753 -y 124
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3\[30\] -fixed false -x 812 -y 105
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[3\] -fixed false -x 761 -y 73
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_10_1\[31\] -fixed false -x 784 -y 105
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[51\] -fixed false -x 806 -y 136
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[63\] -fixed false -x 765 -y 91
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[6\] -fixed false -x 1004 -y 76
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_7_iv_0_19_i_i -fixed false -x 934 -y 126
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/start_i_a3\[1\] -fixed false -x 757 -y 93
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[22\] -fixed false -x 835 -y 148
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_2\[35\] -fixed false -x 919 -y 138
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[15\] -fixed false -x 863 -y 43
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_MSG_READ_RNO -fixed false -x 868 -y 105
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[22\] -fixed false -x 833 -y 37
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[13\] -fixed false -x 788 -y 88
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[45\] -fixed false -x 751 -y 91
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[38\] -fixed false -x 903 -y 133
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[11\] -fixed false -x 867 -y 100
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1\[1\] -fixed false -x 773 -y 39
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3_2\[27\] -fixed false -x 786 -y 120
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full -fixed false -x 937 -y 127
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[11\] -fixed false -x 947 -y 100
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_CTRL_WRITE_1 -fixed false -x 914 -y 78
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNIGEFE\[1\] -fixed false -x 858 -y 138
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_30\[71\] -fixed false -x 884 -y 132
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[1\] -fixed false -x 854 -y 118
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[17\] -fixed false -x 751 -y 43
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1\[21\] -fixed false -x 777 -y 45
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_2\[38\] -fixed false -x 937 -y 78
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/m1_0_a2 -fixed false -x 848 -y 75
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1\[10\] -fixed false -x 732 -y 69
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/m78_1_1 -fixed false -x 784 -y 51
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[23\] -fixed false -x 961 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[6\] -fixed false -x 930 -y 106
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[7\] -fixed false -x 919 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_36\[27\] -fixed false -x 903 -y 96
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[15\] -fixed false -x 776 -y 58
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_10\[68\] -fixed false -x 984 -y 138
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk5.brs/sDat_14\[2\] -fixed false -x 941 -y 120
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[52\] -fixed false -x 868 -y 43
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[9\] -fixed false -x 800 -y 73
set_location -inst_name CLOCKS_AND_RESETS_inst_0/PF_CCC_ADC_0/PF_CCC_ADC_0/pll_inst_0_DELAY -fixed false -x 7 -y 7
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_18\[24\] -fixed false -x 972 -y 129
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[23\] -fixed false -x 952 -y 43
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[17\] -fixed false -x 751 -y 42
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[45\] -fixed false -x 768 -y 58
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_10\[54\] -fixed false -x 832 -y 129
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[1\] -fixed false -x 946 -y 64
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_2\[23\] -fixed false -x 779 -y 78
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[25\] -fixed false -x 953 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[23\] -fixed false -x 951 -y 55
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[11\] -fixed false -x 772 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[14\] -fixed false -x 766 -y 123
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_0\[18\] -fixed false -x 785 -y 78
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_2\[74\] -fixed false -x 902 -y 117
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_2\[20\] -fixed false -x 835 -y 51
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/un1_b_penable_0_a2_0_a2 -fixed false -x 790 -y 78
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[24\] -fixed false -x 979 -y 130
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[3\] -fixed false -x 905 -y 82
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[40\] -fixed false -x 903 -y 121
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[46\] -fixed false -x 748 -y 31
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[50\] -fixed false -x 842 -y 49
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_2\[26\] -fixed false -x 961 -y 72
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[15\] -fixed false -x 972 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/valid_b -fixed false -x 951 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[31\] -fixed false -x 867 -y 109
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[7\] -fixed false -x 836 -y 22
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/m57 -fixed false -x 822 -y 96
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_22\[27\] -fixed false -x 968 -y 108
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_54_m1_0\[1\] -fixed false -x 883 -y 69
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_22\[44\] -fixed false -x 997 -y 96
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[25\] -fixed false -x 845 -y 58
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[55\] -fixed false -x 770 -y 55
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[14\] -fixed false -x 938 -y 85
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/APB_ARBITER_0/in_prdata_0\[28\] -fixed false -x 755 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[10\] -fixed false -x 905 -y 91
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[2\] -fixed false -x 794 -y 85
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[21\] -fixed false -x 833 -y 70
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_6\[13\] -fixed false -x 796 -y 84
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[18\] -fixed false -x 879 -y 61
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[21\] -fixed false -x 944 -y 82
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[59\] -fixed false -x 993 -y 121
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[3\] -fixed false -x 894 -y 37
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[44\] -fixed false -x 985 -y 85
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[26\] -fixed false -x 880 -y 67
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk5.brs/sDat_ldmx\[4\] -fixed false -x 1016 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3_2\[25\] -fixed false -x 824 -y 99
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1\[6\] -fixed false -x 786 -y 42
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[52\] -fixed false -x 782 -y 46
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[0\] -fixed false -x 930 -y 72
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNI75FP5\[5\] -fixed false -x 831 -y 144
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[17\] -fixed false -x 856 -y 52
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[33\] -fixed false -x 785 -y 136
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_MBX_WRITE_RNO -fixed false -x 863 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_1/IHC_APB_0/iPSELS_0_a11_0_a2\[3\] -fixed false -x 800 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[10\] -fixed false -x 754 -y 109
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_10\[20\] -fixed false -x 860 -y 135
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[68\] -fixed false -x 910 -y 118
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[2\] -fixed false -x 828 -y 85
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_8_m3_0\[0\] -fixed false -x 784 -y 63
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/un1_a_penable_0_a11 -fixed false -x 862 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/valid_a -fixed false -x 835 -y 85
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[12\] -fixed false -x 974 -y 103
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[17\] -fixed false -x 917 -y 40
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/ack_irq_b -fixed false -x 945 -y 93
set_location -inst_name CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS_14_.gpin1 -fixed false -x 746 -y 25
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[47\] -fixed false -x 889 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[29\] -fixed false -x 927 -y 106
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[59\] -fixed false -x 925 -y 118
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[6\] -fixed false -x 823 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[25\] -fixed false -x 872 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[2\] -fixed false -x 929 -y 84
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/m43 -fixed false -x 749 -y 54
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[16\] -fixed false -x 908 -y 79
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_34\[53\] -fixed false -x 979 -y 78
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_VALID -fixed false -x 857 -y 106
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[48\] -fixed false -x 826 -y 127
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[3\] -fixed false -x 902 -y 76
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[51\] -fixed false -x 1004 -y 70
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[31\] -fixed false -x 1002 -y 109
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[47\] -fixed false -x 850 -y 40
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_30\[66\] -fixed false -x 849 -y 138
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[40\] -fixed false -x 986 -y 118
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[10\] -fixed false -x 858 -y 66
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[21\] -fixed false -x 857 -y 127
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_46\[14\] -fixed false -x 870 -y 99
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNIGEFE\[1\] -fixed false -x 926 -y 129
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[25\] -fixed false -x 984 -y 70
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[34\] -fixed false -x 783 -y 40
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[9\] -fixed false -x 778 -y 19
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/prdata_9_0_iv\[5\] -fixed false -x 816 -y 78
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[14\] -fixed false -x 823 -y 109
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[14\] -fixed false -x 853 -y 145
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[2\] -fixed false -x 999 -y 76
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_2_RNIO9AM\[16\] -fixed false -x 734 -y 42
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_18\[34\] -fixed false -x 989 -y 111
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[63\] -fixed false -x 884 -y 127
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[59\] -fixed false -x 918 -y 145
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1\[0\].ram/mem_mem_1_0_RNO -fixed false -x 914 -y 111
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_72_m3\[2\] -fixed false -x 883 -y 84
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[71\] -fixed false -x 832 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[9\] -fixed false -x 872 -y 115
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[24\] -fixed false -x 972 -y 130
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_2\[11\] -fixed false -x 801 -y 57
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[13\] -fixed false -x 981 -y 61
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[33\] -fixed false -x 840 -y 100
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/currState_RNI7JU21\[1\] -fixed false -x 950 -y 84
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[3\] -fixed false -x 771 -y 31
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/last_raddr\[20\] -fixed false -x 771 -y 94
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_MSG_READ -fixed false -x 853 -y 106
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_36\[12\] -fixed false -x 908 -y 93
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/m10 -fixed false -x 758 -y 108
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_minus1_axbxc7 -fixed false -x 794 -y 144
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[20\] -fixed false -x 896 -y 106
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_22\[12\] -fixed false -x 984 -y 81
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[28\] -fixed false -x 815 -y 58
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO_0\[5\] -fixed false -x 928 -y 84
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_VALID_0_sqmuxa_i_i_a2 -fixed false -x 904 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/prdata_9_iv_0\[0\] -fixed false -x 883 -y 87
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[13\] -fixed false -x 853 -y 31
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[17\] -fixed false -x 918 -y 88
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/lnk_m_cs\[4\] -fixed false -x 754 -y 55
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[29\] -fixed false -x 857 -y 121
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/_l1.read_data24_RNIF0MP2 -fixed false -x 859 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/_l1.read_data24_RNI9GK63 -fixed false -x 834 -y 93
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[40\] -fixed false -x 951 -y 88
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[28\] -fixed false -x 885 -y 58
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[22\] -fixed false -x 855 -y 109
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[4\] -fixed false -x 809 -y 79
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[1\] -fixed false -x 819 -y 91
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[15\] -fixed false -x 1007 -y 76
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_18\[74\] -fixed false -x 924 -y 129
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_MSG_READ -fixed false -x 851 -y 88
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[28\] -fixed false -x 842 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[20\] -fixed false -x 958 -y 79
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_SEL_Z\[1\] -fixed false -x 751 -y 85
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[62\] -fixed false -x 786 -y 136
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[29\] -fixed false -x 924 -y 100
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[52\] -fixed false -x 794 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA\[25\] -fixed false -x 751 -y 109
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[19\] -fixed false -x 848 -y 22
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[52\] -fixed false -x 896 -y 130
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_2\[11\] -fixed false -x 977 -y 72
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[45\] -fixed false -x 847 -y 37
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_42\[35\] -fixed false -x 806 -y 129
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[9\] -fixed false -x 943 -y 49
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[5\] -fixed false -x 898 -y 121
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/wr_en\[1\] -fixed false -x 864 -y 90
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[11\] -fixed false -x 888 -y 100
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA_9_i_o3_0_o2\[5\] -fixed false -x 945 -y 90
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[27\] -fixed false -x 931 -y 102
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[10\] -fixed false -x 858 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[14\] -fixed false -x 817 -y 118
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[68\] -fixed false -x 864 -y 127
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_30\[62\] -fixed false -x 876 -y 132
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/m89_2 -fixed false -x 763 -y 48
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[25\] -fixed false -x 958 -y 49
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_42\[53\] -fixed false -x 818 -y 126
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3\[23\] -fixed false -x 809 -y 117
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[26\] -fixed false -x 916 -y 124
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr\[5\] -fixed false -x 824 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_5\[7\] -fixed false -x 812 -y 66
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_34\[44\] -fixed false -x 1002 -y 69
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[65\] -fixed false -x 931 -y 118
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA_9_m1\[1\] -fixed false -x 947 -y 90
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk5.brs/sDat\[8\] -fixed false -x 936 -y 121
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[10\] -fixed false -x 753 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA_9\[0\] -fixed false -x 932 -y 93
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[17\] -fixed false -x 824 -y 46
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_0_a3_1\[1\] -fixed false -x 790 -y 63
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_VALID_81_iv -fixed false -x 903 -y 87
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[28\] -fixed false -x 829 -y 114
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[70\] -fixed false -x 878 -y 52
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[31\] -fixed false -x 922 -y 60
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_VALID_3_sqmuxa_i_0_i_a2_i -fixed false -x 837 -y 93
set_location -inst_name CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_11 -fixed false -x 833 -y 73
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[26\] -fixed false -x 934 -y 112
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1\[23\] -fixed false -x 747 -y 39
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_AIE9_or -fixed false -x 856 -y 69
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO\[3\] -fixed false -x 798 -y 147
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/wr_en\[1\] -fixed false -x 906 -y 99
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[58\] -fixed false -x 955 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/m13 -fixed false -x 905 -y 51
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA\[30\] -fixed false -x 925 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/N_2590_i_0_a2_0_a2 -fixed false -x 859 -y 75
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[42\] -fixed false -x 757 -y 127
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1\[8\] -fixed false -x 809 -y 60
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[69\] -fixed false -x 836 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[20\] -fixed false -x 780 -y 88
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_2\[31\] -fixed false -x 835 -y 48
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[61\] -fixed false -x 765 -y 46
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[4\] -fixed false -x 903 -y 76
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[35\] -fixed false -x 956 -y 43
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[19\] -fixed false -x 863 -y 55
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_MSG_READ_RNO -fixed false -x 860 -y 69
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[58\] -fixed false -x 933 -y 118
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_18\[57\] -fixed false -x 937 -y 132
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[28\] -fixed false -x 817 -y 106
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[30\] -fixed false -x 988 -y 97
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[5\] -fixed false -x 776 -y 49
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[55\] -fixed false -x 779 -y 61
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[72\] -fixed false -x 880 -y 136
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[61\] -fixed false -x 776 -y 46
set_location -inst_name CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS\[8\].APB_32.GPOUT_reg\[8\] -fixed false -x 753 -y 40
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[3\] -fixed false -x 809 -y 46
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/un1_lnk_m_cs_5_0_a2 -fixed false -x 763 -y 84
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_2\[20\] -fixed false -x 758 -y 30
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_VALID_2_sqmuxa -fixed false -x 823 -y 93
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[53\] -fixed false -x 974 -y 136
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0\[1\] -fixed false -x 773 -y 63
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[11\] -fixed false -x 840 -y 103
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[24\] -fixed false -x 839 -y 55
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[9\] -fixed false -x 851 -y 52
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[5\] -fixed false -x 892 -y 82
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/m242_1 -fixed false -x 789 -y 54
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_1/IHC_APB_0/iPSELS_0_a3_0_a2_1_a2\[0\] -fixed false -x 781 -y 84
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[7\] -fixed false -x 863 -y 37
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[3\] -fixed false -x 780 -y 25
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[25\] -fixed false -x 748 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[29\] -fixed false -x 910 -y 61
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_22\[37\] -fixed false -x 996 -y 108
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[6\] -fixed false -x 907 -y 55
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[23\] -fixed false -x 859 -y 109
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[11\] -fixed false -x 767 -y 73
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[16\] -fixed false -x 904 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[19\] -fixed false -x 833 -y 109
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[11\] -fixed false -x 805 -y 25
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0\[10\] -fixed false -x 795 -y 84
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_enable_reg1\[1\] -fixed false -x 767 -y 58
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/APB_ARBITER_0/in_prdata_0\[7\] -fixed false -x 755 -y 63
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[60\] -fixed false -x 977 -y 133
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b\[2\] -fixed false -x 931 -y 94
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[3\] -fixed false -x 799 -y 49
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[28\] -fixed false -x 768 -y 43
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[24\] -fixed false -x 943 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[7\] -fixed false -x 844 -y 111
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[32\] -fixed false -x 785 -y 55
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_63_0_a2\[7\] -fixed false -x 864 -y 48
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_2\[12\] -fixed false -x 943 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[2\] -fixed false -x 973 -y 94
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[34\] -fixed false -x 950 -y 82
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[23\] -fixed false -x 820 -y 82
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[24\] -fixed false -x 937 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[18\] -fixed false -x 790 -y 108
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_34\[52\] -fixed false -x 984 -y 75
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk5.brs/sDat_14\[9\] -fixed false -x 942 -y 120
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[10\] -fixed false -x 779 -y 19
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_6\[25\] -fixed false -x 956 -y 81
set_location -inst_name CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS_8_.gpin1 -fixed false -x 797 -y 16
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[25\] -fixed false -x 790 -y 25
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_3\[7\] -fixed false -x 751 -y 48
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/currState_RNIAR5N_2\[1\] -fixed false -x 907 -y 63
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[20\] -fixed false -x 868 -y 64
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_minus1_c7_a0_4 -fixed false -x 1004 -y 123
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[23\] -fixed false -x 972 -y 85
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[24\] -fixed false -x 788 -y 52
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[38\] -fixed false -x 983 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/prdata_9_0_iv\[4\] -fixed false -x 869 -y 75
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[35\] -fixed false -x 834 -y 148
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_30\[69\] -fixed false -x 924 -y 54
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_7_iv_0_19_i_i_a2_5 -fixed false -x 800 -y 144
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_VALID_2_sqmuxa -fixed false -x 928 -y 66
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[44\] -fixed false -x 1003 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[7\] -fixed false -x 853 -y 67
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[21\] -fixed false -x 800 -y 31
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_2\[2\] -fixed false -x 998 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[2\] -fixed false -x 936 -y 73
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk5.brs/sDat_26\[6\] -fixed false -x 971 -y 117
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[24\] -fixed false -x 768 -y 52
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_sn_m16_i_o3 -fixed false -x 758 -y 57
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_18\[46\] -fixed false -x 906 -y 45
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo\[4\] -fixed false -x 774 -y 136
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3_2\[17\] -fixed false -x 753 -y 111
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[29\] -fixed false -x 771 -y 109
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[51\] -fixed false -x 824 -y 28
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[19\] -fixed false -x 830 -y 105
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1_0_wmux_0_RNIQEGP\[18\] -fixed false -x 822 -y 60
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_45_0_a2\[10\] -fixed false -x 758 -y 102
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[10\] -fixed false -x 843 -y 121
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_36_0_a3\[21\] -fixed false -x 918 -y 96
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/lnk_m_addr_iv_1\[1\] -fixed false -x 744 -y 96
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[23\] -fixed false -x 955 -y 76
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_0\[9\] -fixed false -x 805 -y 84
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_7_iv_0_19_i_i_a2_3 -fixed false -x 758 -y 135
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_WRITE_VALID -fixed false -x 855 -y 82
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_ACK -fixed false -x 902 -y 73
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[31\] -fixed false -x 797 -y 124
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[28\] -fixed false -x 801 -y 91
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[59\] -fixed false -x 786 -y 46
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_18\[32\] -fixed false -x 991 -y 117
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[23\] -fixed false -x 862 -y 61
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[36\] -fixed false -x 881 -y 130
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/m9 -fixed false -x 824 -y 93
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[24\] -fixed false -x 755 -y 31
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[48\] -fixed false -x 903 -y 127
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/prdata_9_0_iv\[6\] -fixed false -x 853 -y 96
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[18\] -fixed false -x 889 -y 46
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA_RNO_0\[2\] -fixed false -x 929 -y 90
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[28\] -fixed false -x 797 -y 19
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_7_0_iv_5_58_i_m2 -fixed false -x 989 -y 123
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk5.brs/sDat_26\[3\] -fixed false -x 959 -y 117
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk5.brs/sDat_50\[1\] -fixed false -x 782 -y 126
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_46\[65\] -fixed false -x 900 -y 123
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_7_0_iv_4_68_i_m2 -fixed false -x 1008 -y 123
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_18\[39\] -fixed false -x 937 -y 135
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_18\[63\] -fixed false -x 937 -y 42
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[20\] -fixed false -x 917 -y 97
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[28\] -fixed false -x 1005 -y 73
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_22\[60\] -fixed false -x 1004 -y 93
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[31\] -fixed false -x 781 -y 25
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[27\] -fixed false -x 938 -y 52
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_0_0\[1\] -fixed false -x 791 -y 63
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[50\] -fixed false -x 809 -y 25
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[15\] -fixed false -x 899 -y 121
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[56\] -fixed false -x 867 -y 127
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[1\] -fixed false -x 901 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[1\] -fixed false -x 980 -y 55
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[28\] -fixed false -x 954 -y 103
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[22\] -fixed false -x 852 -y 43
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[1\] -fixed false -x 845 -y 139
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[65\] -fixed false -x 984 -y 100
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_CTRL_WRITE -fixed false -x 859 -y 91
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[11\] -fixed false -x 848 -y 31
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[31\] -fixed false -x 818 -y 114
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[22\] -fixed false -x 951 -y 61
set_location -inst_name CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS\[15\].APB_32.GPOUT_reg\[15\] -fixed false -x 795 -y 34
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[13\] -fixed false -x 957 -y 106
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1_0_wmux_0_RNIAAPJ\[9\] -fixed false -x 806 -y 51
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[8\] -fixed false -x 811 -y 46
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_1\[28\] -fixed false -x 770 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[27\] -fixed false -x 762 -y 121
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[12\] -fixed false -x 979 -y 100
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_18\[5\] -fixed false -x 908 -y 48
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[25\] -fixed false -x 855 -y 55
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_3\[18\] -fixed false -x 775 -y 75
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[45\] -fixed false -x 1001 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[7\] -fixed false -x 985 -y 94
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[14\] -fixed false -x 870 -y 100
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[9\] -fixed false -x 864 -y 115
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_18\[46\] -fixed false -x 949 -y 135
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/_l1.read_data24 -fixed false -x 920 -y 81
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[35\] -fixed false -x 807 -y 130
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_18\[60\] -fixed false -x 988 -y 120
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_10\[64\] -fixed false -x 992 -y 135
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[13\] -fixed false -x 969 -y 46
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[35\] -fixed false -x 814 -y 61
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[72\] -fixed false -x 930 -y 43
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_18\[35\] -fixed false -x 940 -y 132
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[4\] -fixed false -x 833 -y 79
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO\[2\] -fixed false -x 999 -y 126
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3_2\[15\] -fixed false -x 822 -y 111
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/int_slaveVALID -fixed false -x 938 -y 69
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[21\] -fixed false -x 832 -y 34
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO\[4\] -fixed false -x 930 -y 126
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[3\] -fixed false -x 964 -y 82
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[27\] -fixed false -x 967 -y 73
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[27\] -fixed false -x 766 -y 121
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[31\] -fixed false -x 822 -y 108
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_MP -fixed false -x 898 -y 76
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[29\] -fixed false -x 841 -y 61
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[68\] -fixed false -x 995 -y 100
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[31\] -fixed false -x 939 -y 85
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/control\[2\] -fixed false -x 838 -y 88
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_46\[38\] -fixed false -x 893 -y 57
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_30\[23\] -fixed false -x 931 -y 123
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_2\[28\] -fixed false -x 790 -y 72
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/PCIE_0 -fixed false -x 1008 -y 65
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[25\] -fixed false -x 898 -y 69
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[8\] -fixed false -x 751 -y 37
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[30\] -fixed false -x 821 -y 49
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_2\[48\] -fixed false -x 954 -y 87
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/prdata\[5\] -fixed false -x 751 -y 64
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk5.brs/sDat_26\[5\] -fixed false -x 965 -y 117
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[4\] -fixed false -x 906 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_VALID_1 -fixed false -x 835 -y 93
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[28\] -fixed false -x 795 -y 121
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_MSG_READ_RNO_0 -fixed false -x 883 -y 105
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[13\] -fixed false -x 916 -y 102
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/last_raddr\[25\] -fixed false -x 766 -y 97
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_22\[69\] -fixed false -x 973 -y 105
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_MSG_READ -fixed false -x 896 -y 91
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[29\] -fixed false -x 1007 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA\[24\] -fixed false -x 824 -y 115
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[43\] -fixed false -x 804 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_54_0_a2\[25\] -fixed false -x 824 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/prdata_9_0_iv\[9\] -fixed false -x 840 -y 78
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1\[20\] -fixed false -x 834 -y 51
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[21\] -fixed false -x 766 -y 109
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[28\] -fixed false -x 804 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_18\[1\] -fixed false -x 883 -y 108
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[10\] -fixed false -x 794 -y 46
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr\[4\] -fixed false -x 964 -y 127
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[35\] -fixed false -x 1000 -y 73
set_location -inst_name CAPE_inst_0/P9_GPIO_0/CoreGPIO_P9_0/CoreGPIO_P9_0/xhdl1.GEN_BITS_4_.gpin2 -fixed false -x 751 -y 73
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk5.brs/sDat_26\[7\] -fixed false -x 968 -y 117
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[7\] -fixed false -x 874 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_ACK_RNO -fixed false -x 885 -y 78
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[18\] -fixed false -x 992 -y 130
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_6\[39\] -fixed false -x 889 -y 117
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/currState_ns_0\[1\] -fixed false -x 990 -y 108
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/m59 -fixed false -x 774 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[8\] -fixed false -x 957 -y 55
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_7_0_iv_118_i_o2 -fixed false -x 955 -y 132
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_18\[68\] -fixed false -x 924 -y 42
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_sn_m16_i_o3 -fixed false -x 753 -y 84
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[31\] -fixed false -x 838 -y 37
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_ACK_1_sqmuxa_i -fixed false -x 937 -y 93
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[32\] -fixed false -x 991 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[3\] -fixed false -x 934 -y 85
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_46\[52\] -fixed false -x 888 -y 57
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[9\] -fixed false -x 785 -y 25
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[27\] -fixed false -x 796 -y 28
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_ACK_RNO -fixed false -x 934 -y 75
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_30\[52\] -fixed false -x 950 -y 51
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[55\] -fixed false -x 933 -y 139
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr\[1\] -fixed false -x 820 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[20\] -fixed false -x 788 -y 106
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[10\] -fixed false -x 822 -y 85
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[22\] -fixed false -x 769 -y 121
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/control\[8\] -fixed false -x 810 -y 85
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[9\] -fixed false -x 922 -y 109
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_0_a2_1_a2 -fixed false -x 751 -y 66
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA\[22\] -fixed false -x 940 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_MBX_WRITE -fixed false -x 839 -y 73
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[18\] -fixed false -x 861 -y 52
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_MP -fixed false -x 878 -y 79
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[11\] -fixed false -x 909 -y 52
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/lnk_m_addr_iv_0_1\[0\] -fixed false -x 762 -y 96
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk6.corepwm_pwm_gen/PWM_output_generation\[2\].genblk1.PWM_int_RNO\[2\] -fixed false -x 834 -y 27
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/APB_ARBITER_0/in_prdata_0\[1\] -fixed false -x 774 -y 63
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full7_a_4_ac0_1_RNIKV1P -fixed false -x 917 -y 135
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_0\[1\] -fixed false -x 892 -y 81
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_30\[3\] -fixed false -x 857 -y 144
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[10\] -fixed false -x 976 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/un1_a_penable_0_a2_0_0_a2 -fixed false -x 787 -y 84
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[27\] -fixed false -x 864 -y 73
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_2\[69\] -fixed false -x 928 -y 135
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[8\] -fixed false -x 764 -y 124
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[45\] -fixed false -x 955 -y 136
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[10\] -fixed false -x 958 -y 106
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_54_0_a2\[10\] -fixed false -x 781 -y 90
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[7\] -fixed false -x 839 -y 109
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[21\] -fixed false -x 962 -y 130
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/m15 -fixed false -x 888 -y 51
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_42\[27\] -fixed false -x 744 -y 120
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA\[3\] -fixed false -x 818 -y 88
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA_9_0_a2\[24\] -fixed false -x 894 -y 96
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_30\[68\] -fixed false -x 839 -y 138
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_30\[27\] -fixed false -x 932 -y 123
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[54\] -fixed false -x 889 -y 133
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/m24 -fixed false -x 894 -y 51
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[25\] -fixed false -x 898 -y 70
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_2\[39\] -fixed false -x 905 -y 141
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[17\] -fixed false -x 972 -y 73
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_3\[14\] -fixed false -x 746 -y 66
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata\[1\] -fixed false -x 946 -y 63
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PREADY_13_1_1 -fixed false -x 846 -y 90
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/APB_ARBITER_0/in_prdata_0_a3_0\[20\] -fixed false -x 764 -y 81
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk5.brs/sDat_ldmx\[2\] -fixed false -x 1011 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[5\] -fixed false -x 886 -y 121
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[20\] -fixed false -x 918 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_63_0_a2\[13\] -fixed false -x 930 -y 57
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_MP_RNO -fixed false -x 872 -y 102
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[30\] -fixed false -x 837 -y 46
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/prdata_9_0_iv\[2\] -fixed false -x 866 -y 78
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[5\] -fixed false -x 794 -y 43
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[33\] -fixed false -x 753 -y 58
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[39\] -fixed false -x 774 -y 58
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3\[13\] -fixed false -x 787 -y 93
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[47\] -fixed false -x 1004 -y 97
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[59\] -fixed false -x 928 -y 52
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[3\] -fixed false -x 856 -y 103
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[47\] -fixed false -x 950 -y 130
set_location -inst_name CAPE_inst_0/P9_GPIO_0/CoreGPIO_P9_0/CoreGPIO_P9_0/xhdl1.GEN_BITS_4_.gpin3 -fixed false -x 753 -y 55
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[1\] -fixed false -x 799 -y 61
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[34\] -fixed false -x 999 -y 109
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[3\] -fixed false -x 854 -y 58
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1_0_wmux_0_RNIUTOJ\[3\] -fixed false -x 812 -y 78
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[26\] -fixed false -x 931 -y 82
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[4\] -fixed false -x 918 -y 64
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[2\] -fixed false -x 865 -y 136
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_34\[38\] -fixed false -x 991 -y 75
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[44\] -fixed false -x 779 -y 58
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_46\[69\] -fixed false -x 908 -y 123
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_36_0_a3\[20\] -fixed false -x 917 -y 96
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_10\[12\] -fixed false -x 892 -y 135
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_46\[45\] -fixed false -x 895 -y 48
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_2\[30\] -fixed false -x 973 -y 69
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[26\] -fixed false -x 851 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[31\] -fixed false -x 855 -y 67
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1\[30\] -fixed false -x 776 -y 78
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[18\] -fixed false -x 780 -y 76
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_45_m2\[0\] -fixed false -x 821 -y 87
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_2\[8\] -fixed false -x 788 -y 42
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_MBX_WRITE -fixed false -x 830 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[3\] -fixed false -x 982 -y 52
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/_l1.read_data24_RNIHD851 -fixed false -x 891 -y 90
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[24\] -fixed false -x 849 -y 112
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr_RNIF5O22\[7\] -fixed false -x 920 -y 129
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[23\] -fixed false -x 985 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_CTRL_READ_RNO_0 -fixed false -x 861 -y 105
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_10\[46\] -fixed false -x 852 -y 135
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/_l1.read_data24 -fixed false -x 922 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[8\] -fixed false -x 963 -y 106
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[11\] -fixed false -x 793 -y 85
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[49\] -fixed false -x 1004 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/valid_bc -fixed false -x 957 -y 72
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[24\] -fixed false -x 935 -y 40
set_location -inst_name CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS_12_.gpin2 -fixed false -x 751 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_WRITE_VALID_1 -fixed false -x 843 -y 81
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[50\] -fixed false -x 890 -y 130
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[1\] -fixed false -x 993 -y 91
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_22\[16\] -fixed false -x 998 -y 84
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[18\] -fixed false -x 899 -y 40
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_VALID -fixed false -x 907 -y 88
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[18\] -fixed false -x 794 -y 100
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[21\] -fixed false -x 930 -y 102
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[8\] -fixed false -x 841 -y 112
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/int_slaveVALID -fixed false -x 1006 -y 117
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[2\] -fixed false -x 895 -y 70
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[52\] -fixed false -x 954 -y 130
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[29\] -fixed false -x 975 -y 130
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[42\] -fixed false -x 942 -y 118
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_ACK_1_sqmuxa_0_a2_i -fixed false -x 865 -y 87
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_34\[56\] -fixed false -x 1001 -y 63
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[2\] -fixed false -x 966 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/wr_en\[0\] -fixed false -x 868 -y 81
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_46\[1\] -fixed false -x 816 -y 84
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[14\] -fixed false -x 818 -y 106
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA\[26\] -fixed false -x 927 -y 103
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[66\] -fixed false -x 850 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[20\] -fixed false -x 829 -y 118
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1_0_wmux_0_RNISIIP\[28\] -fixed false -x 815 -y 54
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[11\] -fixed false -x 852 -y 124
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_0_a3_0\[1\] -fixed false -x 789 -y 63
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[20\] -fixed false -x 827 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[26\] -fixed false -x 759 -y 100
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[29\] -fixed false -x 917 -y 43
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[12\] -fixed false -x 852 -y 52
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[14\] -fixed false -x 800 -y 58
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_4\[5\] -fixed false -x 809 -y 72
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[23\] -fixed false -x 816 -y 37
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[1\] -fixed false -x 968 -y 94
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1\[23\] -fixed false -x 744 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[30\] -fixed false -x 944 -y 100
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[47\] -fixed false -x 981 -y 79
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_18_i_o3_0\[6\] -fixed false -x 911 -y 96
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[37\] -fixed false -x 783 -y 136
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[69\] -fixed false -x 900 -y 112
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/prdata\[5\] -fixed false -x 816 -y 79
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[28\] -fixed false -x 883 -y 58
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a4\[1\] -fixed false -x 754 -y 66
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b\[3\] -fixed false -x 929 -y 94
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[7\] -fixed false -x 832 -y 133
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_MBX_WRITE_RNO -fixed false -x 871 -y 90
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_MP_RNO -fixed false -x 898 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_0\[17\] -fixed false -x 936 -y 60
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a\[4\] -fixed false -x 885 -y 85
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_2\[8\] -fixed false -x 813 -y 60
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[32\] -fixed false -x 783 -y 55
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[22\] -fixed false -x 864 -y 61
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/PCIE_COMMON_INSTANCE -fixed false -x 1014 -y 95
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_CTRL_READ_RNO -fixed false -x 858 -y 105
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[57\] -fixed false -x 759 -y 25
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[28\] -fixed false -x 955 -y 58
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA_9_0_a3\[27\] -fixed false -x 893 -y 96
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_18\[59\] -fixed false -x 941 -y 42
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[57\] -fixed false -x 775 -y 55
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a\[3\] -fixed false -x 934 -y 91
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[23\] -fixed false -x 958 -y 76
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[29\] -fixed false -x 806 -y 34
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[18\] -fixed false -x 861 -y 76
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[46\] -fixed false -x 914 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[7\] -fixed false -x 845 -y 115
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/currState\[1\] -fixed false -x 799 -y 142
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[9\] -fixed false -x 856 -y 58
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[70\] -fixed false -x 887 -y 136
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[10\] -fixed false -x 868 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_VALID_3_sqmuxa_i_0_0 -fixed false -x 955 -y 72
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[15\] -fixed false -x 737 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[5\] -fixed false -x 862 -y 118
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[46\] -fixed false -x 895 -y 145
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[11\] -fixed false -x 941 -y 100
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[43\] -fixed false -x 920 -y 145
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[58\] -fixed false -x 973 -y 76
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_6\[9\] -fixed false -x 952 -y 108
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_2\[0\] -fixed false -x 737 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/ack_irq_b -fixed false -x 928 -y 75
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/lnk_m_addr_0_iv_0_3\[2\] -fixed false -x 777 -y 93
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[10\] -fixed false -x 961 -y 46
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/APB_ARBITER_0/in_prdata_0_a3_0\[11\] -fixed false -x 744 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[2\] -fixed false -x 907 -y 82
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[18\] -fixed false -x 834 -y 112
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[11\] -fixed false -x 923 -y 82
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/un1_b_penable_1_0_a11_0_a2 -fixed false -x 863 -y 84
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[29\] -fixed false -x 773 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/control\[7\] -fixed false -x 871 -y 76
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[21\] -fixed false -x 971 -y 64
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1\[27\] -fixed false -x 774 -y 78
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/prdata_3_sqmuxa_or -fixed false -x 867 -y 87
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[9\] -fixed false -x 961 -y 91
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[31\] -fixed false -x 915 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[21\] -fixed false -x 822 -y 118
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_0\[4\] -fixed false -x 898 -y 81
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_2\[24\] -fixed false -x 937 -y 138
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[39\] -fixed false -x 760 -y 127
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/sync_update_0_sqmuxa_0_a2_0 -fixed false -x 773 -y 57
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[74\] -fixed false -x 905 -y 112
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[4\] -fixed false -x 904 -y 82
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_30\[23\] -fixed false -x 868 -y 141
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_0\[31\] -fixed false -x 788 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[13\] -fixed false -x 773 -y 123
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_2\[18\] -fixed false -x 825 -y 60
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA\[23\] -fixed false -x 898 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA\[6\] -fixed false -x 938 -y 103
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[36\] -fixed false -x 849 -y 133
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_34\[67\] -fixed false -x 986 -y 66
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full7_a_4_ac0_3_RNIT1NA3 -fixed false -x 919 -y 129
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_81_0_a2\[31\] -fixed false -x 882 -y 60
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_1_cZ\[7\] -fixed false -x 755 -y 48
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[2\] -fixed false -x 760 -y 46
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_MPIE -fixed false -x 879 -y 88
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_18\[55\] -fixed false -x 901 -y 45
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[14\] -fixed false -x 740 -y 28
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[19\] -fixed false -x 916 -y 94
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3\[27\] -fixed false -x 785 -y 120
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA\[0\] -fixed false -x 928 -y 91
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[62\] -fixed false -x 956 -y 139
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[49\] -fixed false -x 757 -y 55
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[46\] -fixed false -x 909 -y 127
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty14_a_4_ac0_5_RNICJJL2 -fixed false -x 918 -y 129
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_posedge_reg_0_sqmuxa_0_a3 -fixed false -x 783 -y 57
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[17\] -fixed false -x 747 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[26\] -fixed false -x 866 -y 61
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[5\] -fixed false -x 880 -y 85
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_63_m2\[1\] -fixed false -x 841 -y 84
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_6\[19\] -fixed false -x 937 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[13\] -fixed false -x 882 -y 115
set_location -inst_name CAPE_inst_0/P9_GPIO_0/CoreGPIO_P9_0/CoreGPIO_P9_0/xhdl1.GEN_BITS\[3\].APB_32.GPOUT_reg\[3\] -fixed false -x 764 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[16\] -fixed false -x 796 -y 100
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[60\] -fixed false -x 988 -y 121
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[25\] -fixed false -x 813 -y 55
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[3\] -fixed false -x 917 -y 67
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_6\[22\] -fixed false -x 956 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_90_m3\[0\] -fixed false -x 891 -y 66
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[23\] -fixed false -x 859 -y 61
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/un1_b_penable_0_a2_0_0 -fixed false -x 843 -y 93
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA\[3\] -fixed false -x 884 -y 82
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_46\[49\] -fixed false -x 901 -y 120
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[38\] -fixed false -x 850 -y 43
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_0\[0\] -fixed false -x 896 -y 81
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[4\] -fixed false -x 898 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/prdata_9_0_iv\[6\] -fixed false -x 874 -y 87
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[43\] -fixed false -x 930 -y 139
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[6\] -fixed false -x 975 -y 64
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[49\] -fixed false -x 955 -y 88
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[55\] -fixed false -x 933 -y 52
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_18\[13\] -fixed false -x 968 -y 45
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_a4_1_a2\[0\] -fixed false -x 763 -y 66
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[65\] -fixed false -x 934 -y 52
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[22\] -fixed false -x 999 -y 112
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[72\] -fixed false -x 866 -y 127
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_54_0_a2\[6\] -fixed false -x 823 -y 81
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[11\] -fixed false -x 877 -y 55
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[5\] -fixed false -x 879 -y 81
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[44\] -fixed false -x 841 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_27_i_o3_0\[6\] -fixed false -x 826 -y 108
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_34\[6\] -fixed false -x 974 -y 63
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[10\] -fixed false -x 971 -y 46
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_30\[4\] -fixed false -x 864 -y 135
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[2\] -fixed false -x 857 -y 58
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/N_2209_i -fixed false -x 924 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[9\] -fixed false -x 919 -y 66
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[18\] -fixed false -x 845 -y 52
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[31\] -fixed false -x 867 -y 121
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/APB_ARBITER_0/in_prdata_0_a3_0_1\[28\] -fixed false -x 764 -y 63
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk6.corepwm_pwm_gen/PWM_output_generation\[1\].genblk1.PWM_int_RNO_2\[1\] -fixed false -x 863 -y 63
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0\[18\] -fixed false -x 769 -y 75
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[48\] -fixed false -x 931 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[1\] -fixed false -x 981 -y 55
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_AIE9_or_0_0 -fixed false -x 949 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_6\[25\] -fixed false -x 823 -y 99
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[16\] -fixed false -x 908 -y 64
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/slv_rd_err_4_iv -fixed false -x 760 -y 84
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[37\] -fixed false -x 786 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[29\] -fixed false -x 928 -y 106
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[34\] -fixed false -x 839 -y 148
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[53\] -fixed false -x 881 -y 43
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[0\] -fixed false -x 916 -y 100
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1\[16\] -fixed false -x 775 -y 42
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_45_0_a2\[23\] -fixed false -x 762 -y 111
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[5\] -fixed false -x 836 -y 79
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/prdata_9_0_iv\[7\] -fixed false -x 865 -y 75
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[21\] -fixed false -x 924 -y 124
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_VALID -fixed false -x 890 -y 88
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/control\[4\] -fixed false -x 834 -y 88
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[15\] -fixed false -x 881 -y 121
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[20\] -fixed false -x 899 -y 61
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[15\] -fixed false -x 929 -y 102
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_MSG_READ -fixed false -x 910 -y 88
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr\[1\] -fixed false -x 985 -y 127
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[33\] -fixed false -x 939 -y 133
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_18\[51\] -fixed false -x 930 -y 45
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[28\] -fixed false -x 961 -y 76
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_plus1_1_ac0_9 -fixed false -x 1003 -y 123
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[29\] -fixed false -x 884 -y 112
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/pready -fixed false -x 814 -y 85
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[56\] -fixed false -x 1001 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_54_0_a2\[28\] -fixed false -x 800 -y 90
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_30\[43\] -fixed false -x 905 -y 147
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_45_0_a2_3_a2\[12\] -fixed false -x 908 -y 102
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_5\[1\] -fixed false -x 802 -y 78
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_22\[51\] -fixed false -x 998 -y 99
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[9\] -fixed false -x 837 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[14\] -fixed false -x 948 -y 85
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/prdata\[0\] -fixed false -x 835 -y 76
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1\[0\] -fixed false -x 786 -y 48
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[18\] -fixed false -x 808 -y 25
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[30\] -fixed false -x 800 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_VALID_1 -fixed false -x 949 -y 69
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr_RNIVI68\[3\] -fixed false -x 819 -y 144
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[17\] -fixed false -x 962 -y 106
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_2\[46\] -fixed false -x 882 -y 138
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[8\] -fixed false -x 948 -y 112
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[2\] -fixed false -x 775 -y 40
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[21\] -fixed false -x 963 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[29\] -fixed false -x 858 -y 121
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_10\[4\] -fixed false -x 943 -y 111
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full7_a_4_ac0_3_RNIAVLE -fixed false -x 917 -y 129
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_6\[1\] -fixed false -x 918 -y 105
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[49\] -fixed false -x 934 -y 46
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr\[4\] -fixed false -x 904 -y 130
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_1/IHC_APB_0/iPSELS_0_a11\[7\] -fixed false -x 797 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_45_0_a2\[18\] -fixed false -x 757 -y 99
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[48\] -fixed false -x 968 -y 121
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1_0_wmux_0_RNIU85O\[20\] -fixed false -x 832 -y 51
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[13\] -fixed false -x 830 -y 133
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_42\[49\] -fixed false -x 822 -y 126
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[4\] -fixed false -x 841 -y 58
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b\[5\] -fixed false -x 932 -y 70
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_2\[33\] -fixed false -x 960 -y 72
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[27\] -fixed false -x 867 -y 31
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[12\] -fixed false -x 937 -y 46
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[19\] -fixed false -x 977 -y 112
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_18\[18\] -fixed false -x 967 -y 48
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_CTRL_READ_RNO -fixed false -x 951 -y 72
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/currState\[0\] -fixed false -x 883 -y 100
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/IRQ_3 -fixed false -x 871 -y 75
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[25\] -fixed false -x 844 -y 58
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo\[3\] -fixed false -x 778 -y 136
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[20\] -fixed false -x 869 -y 49
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_10\[36\] -fixed false -x 848 -y 132
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/d_sValid_0 -fixed false -x 942 -y 87
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[11\] -fixed false -x 797 -y 46
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_22\[5\] -fixed false -x 986 -y 81
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_minus1_c5 -fixed false -x 1002 -y 123
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty14_a_4_ac0_1_RNIVED21 -fixed false -x 772 -y 129
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[42\] -fixed false -x 893 -y 121
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b\[5\] -fixed false -x 882 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[3\] -fixed false -x 974 -y 82
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[3\] -fixed false -x 978 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[12\] -fixed false -x 980 -y 100
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[56\] -fixed false -x 972 -y 106
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[21\] -fixed false -x 948 -y 46
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_MP_RNO -fixed false -x 927 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/un1_b_penable_0_a2_1_a2_0_a2 -fixed false -x 834 -y 96
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_2\[54\] -fixed false -x 992 -y 84
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[7\] -fixed false -x 964 -y 46
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_36\[3\] -fixed false -x 934 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_CTRL_WRITE -fixed false -x 861 -y 88
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[16\] -fixed false -x 981 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[22\] -fixed false -x 803 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_MSG_READ_RNO -fixed false -x 921 -y 78
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[20\] -fixed false -x 846 -y 106
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk5.brs/holdDat\[3\] -fixed false -x 956 -y 121
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/m32 -fixed false -x 761 -y 48
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[23\] -fixed false -x 824 -y 64
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[32\] -fixed false -x 826 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[22\] -fixed false -x 961 -y 106
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[47\] -fixed false -x 891 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[16\] -fixed false -x 948 -y 100
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[56\] -fixed false -x 765 -y 55
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/valid_bc -fixed false -x 918 -y 78
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk5.brs/sDat_50\[3\] -fixed false -x 788 -y 126
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[21\] -fixed false -x 890 -y 46
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[51\] -fixed false -x 967 -y 121
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[10\] -fixed false -x 942 -y 61
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA\[13\] -fixed false -x 941 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[6\] -fixed false -x 785 -y 124
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_2\[64\] -fixed false -x 996 -y 81
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[58\] -fixed false -x 943 -y 43
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_42\[49\] -fixed false -x 792 -y 138
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/currState\[1\] -fixed false -x 904 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_63_0_a2\[19\] -fixed false -x 847 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[1\] -fixed false -x 893 -y 82
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[39\] -fixed false -x 850 -y 52
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[6\] -fixed false -x 779 -y 34
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_0_cZ\[0\] -fixed false -x 764 -y 69
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_22\[73\] -fixed false -x 996 -y 93
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[26\] -fixed false -x 937 -y 100
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[30\] -fixed false -x 904 -y 61
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty14_a_4_ac0_1 -fixed false -x 830 -y 144
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_WRITE_VALID_0_sqmuxa_0_o2_0_o2 -fixed false -x 832 -y 96
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_34\[49\] -fixed false -x 996 -y 69
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[23\] -fixed false -x 894 -y 46
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_10\[29\] -fixed false -x 762 -y 117
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[29\] -fixed false -x 890 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/m50 -fixed false -x 871 -y 66
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/APB_ARBITER_0/in_prdata_0\[30\] -fixed false -x 782 -y 75
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[57\] -fixed false -x 824 -y 61
set_location -inst_name CAPE_inst_0/P9_GPIO_0/CoreGPIO_P9_0/CoreGPIO_P9_0/xhdl1.GEN_BITS\[17\].APB_32.GPOUT_reg\[17\] -fixed false -x 756 -y 55
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[14\] -fixed false -x 766 -y 124
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_2\[14\] -fixed false -x 798 -y 51
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[28\] -fixed false -x 817 -y 105
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_54_0_a2\[8\] -fixed false -x 835 -y 60
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[34\] -fixed false -x 802 -y 37
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA\[28\] -fixed false -x 812 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata\[2\] -fixed false -x 895 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[31\] -fixed false -x 929 -y 58
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_18\[66\] -fixed false -x 900 -y 42
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[12\] -fixed false -x 908 -y 94
set_location -inst_name CLOCKS_AND_RESETS_inst_0/OSCILLATOR_160MHz_inst_0/OSCILLATOR_160MHz_0/I_OSC_160 -fixed false -x 656 -y 5
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr\[5\] -fixed false -x 917 -y 127
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[33\] -fixed false -x 778 -y 52
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[59\] -fixed false -x 785 -y 46
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[12\] -fixed false -x 906 -y 40
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_45_0_a2\[21\] -fixed false -x 757 -y 102
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[17\] -fixed false -x 949 -y 106
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[26\] -fixed false -x 961 -y 130
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[54\] -fixed false -x 905 -y 46
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[13\] -fixed false -x 830 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[16\] -fixed false -x 794 -y 67
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[14\] -fixed false -x 747 -y 31
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[9\] -fixed false -x 906 -y 64
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[31\] -fixed false -x 961 -y 136
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_3\[13\] -fixed false -x 798 -y 81
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[29\] -fixed false -x 781 -y 88
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[12\] -fixed false -x 949 -y 67
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk6.corepwm_pwm_gen/PWM_output_generation\[1\].genblk1.PWM_int_10_f0\[1\] -fixed false -x 837 -y 39
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[12\] -fixed false -x 852 -y 31
set_location -inst_name CAPE_inst_0/P9_GPIO_0/CoreGPIO_P9_0/CoreGPIO_P9_0/xhdl1.GEN_BITS\[9\].APB_32.GPOUT_reg\[9\] -fixed false -x 768 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[18\] -fixed false -x 799 -y 108
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[32\] -fixed false -x 889 -y 124
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_MSG_READ_RNO -fixed false -x 858 -y 99
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_2\[73\] -fixed false -x 918 -y 132
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_42\[21\] -fixed false -x 797 -y 129
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[6\] -fixed false -x 866 -y 121
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[41\] -fixed false -x 765 -y 127
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[26\] -fixed false -x 979 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[17\] -fixed false -x 906 -y 55
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/lnk_m_addr_iv\[1\] -fixed false -x 776 -y 93
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[6\] -fixed false -x 852 -y 76
set_location -inst_name CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS\[9\].APB_32.GPOUT_reg\[9\] -fixed false -x 798 -y 34
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/valid_b -fixed false -x 924 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/prdata_9_0_iv_RNO\[4\] -fixed false -x 828 -y 87
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_7_iv_0_19_i_i_a2_1 -fixed false -x 954 -y 126
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[24\] -fixed false -x 823 -y 124
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_10_1\[15\] -fixed false -x 821 -y 111
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[4\] -fixed false -x 887 -y 70
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[59\] -fixed false -x 944 -y 43
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[30\] -fixed false -x 886 -y 37
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[30\] -fixed false -x 830 -y 103
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_2\[40\] -fixed false -x 950 -y 87
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/m74 -fixed false -x 805 -y 96
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_0_cZ\[11\] -fixed false -x 745 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0\[23\] -fixed false -x 796 -y 81
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_WRITE_VALID_0_sqmuxa_0_o3 -fixed false -x 848 -y 81
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[52\] -fixed false -x 950 -y 52
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[18\] -fixed false -x 844 -y 97
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[21\] -fixed false -x 829 -y 55
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[31\] -fixed false -x 972 -y 100
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[10\] -fixed false -x 776 -y 37
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[28\] -fixed false -x 1004 -y 112
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA\[1\] -fixed false -x 887 -y 97
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[52\] -fixed false -x 758 -y 25
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[19\] -fixed false -x 817 -y 31
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_36_0_a3\[8\] -fixed false -x 916 -y 96
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[19\] -fixed false -x 819 -y 52
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[23\] -fixed false -x 783 -y 25
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[40\] -fixed false -x 932 -y 46
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_minus1_axbxc4 -fixed false -x 770 -y 135
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[23\] -fixed false -x 891 -y 52
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/prdata\[9\] -fixed false -x 765 -y 73
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[15\] -fixed false -x 768 -y 123
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[19\] -fixed false -x 920 -y 94
set_location -inst_name CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_12 -fixed false -x 832 -y 73
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[20\] -fixed false -x 845 -y 106
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[17\] -fixed false -x 848 -y 121
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/m251 -fixed false -x 781 -y 60
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_3\[26\] -fixed false -x 794 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/m53 -fixed false -x 807 -y 39
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[9\] -fixed false -x 817 -y 114
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[31\] -fixed false -x 799 -y 31
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[52\] -fixed false -x 943 -y 79
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/m23_1 -fixed false -x 780 -y 51
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/control\[9\] -fixed false -x 819 -y 79
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[45\] -fixed false -x 793 -y 49
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/last_raddr\[14\] -fixed false -x 768 -y 94
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/_l0.read_data20 -fixed false -x 857 -y 84
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[10\] -fixed false -x 850 -y 121
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[63\] -fixed false -x 858 -y 40
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[3\] -fixed false -x 886 -y 73
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/wr_en\[3\] -fixed false -x 905 -y 99
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[70\] -fixed false -x 967 -y 112
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[27\] -fixed false -x 816 -y 76
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_minus1_axbxc7 -fixed false -x 990 -y 123
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a\[1\] -fixed false -x 900 -y 85
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/currState_RNI5O2V_2\[1\] -fixed false -x 985 -y 108
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_72_m3\[5\] -fixed false -x 880 -y 84
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[36\] -fixed false -x 808 -y 76
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[45\] -fixed false -x 952 -y 88
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/nextState_0\[0\] -fixed false -x 894 -y 78
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[43\] -fixed false -x 894 -y 139
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[11\] -fixed false -x 867 -y 37
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[11\] -fixed false -x 896 -y 61
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_2\[48\] -fixed false -x 890 -y 144
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_0\[29\] -fixed false -x 771 -y 87
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3\[17\] -fixed false -x 752 -y 111
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_36\[1\] -fixed false -x 933 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[16\] -fixed false -x 905 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[16\] -fixed false -x 912 -y 109
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[60\] -fixed false -x 983 -y 76
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[47\] -fixed false -x 903 -y 136
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[31\] -fixed false -x 865 -y 67
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_10\[72\] -fixed false -x 986 -y 135
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[5\] -fixed false -x 881 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_72_m2\[5\] -fixed false -x 876 -y 84
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[29\] -fixed false -x 787 -y 124
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_CTRL_READ_RNO -fixed false -x 944 -y 90
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[9\] -fixed false -x 852 -y 61
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[25\] -fixed false -x 758 -y 120
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr_RNIIARK\[6\] -fixed false -x 784 -y 129
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[12\] -fixed false -x 891 -y 106
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[15\] -fixed false -x 862 -y 73
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_2\[70\] -fixed false -x 908 -y 117
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_46\[54\] -fixed false -x 900 -y 120
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[45\] -fixed false -x 756 -y 37
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[24\] -fixed false -x 771 -y 52
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[16\] -fixed false -x 948 -y 64
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[38\] -fixed false -x 1006 -y 100
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[8\] -fixed false -x 840 -y 106
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_0\[25\] -fixed false -x 803 -y 69
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_2\[26\] -fixed false -x 782 -y 45
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[27\] -fixed false -x 896 -y 52
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[11\] -fixed false -x 851 -y 31
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_1\[10\] -fixed false -x 749 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[18\] -fixed false -x 795 -y 99
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[10\] -fixed false -x 764 -y 121
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[58\] -fixed false -x 818 -y 133
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[31\] -fixed false -x 786 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[17\] -fixed false -x 953 -y 106
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_ACK -fixed false -x 893 -y 76
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_MSG_READ_RNO -fixed false -x 959 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[30\] -fixed false -x 825 -y 82
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_54_0_a2\[20\] -fixed false -x 780 -y 87
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[11\] -fixed false -x 939 -y 100
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[52\] -fixed false -x 775 -y 43
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[0\] -fixed false -x 928 -y 90
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[30\] -fixed false -x 888 -y 60
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/m253_1_1 -fixed false -x 782 -y 60
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_VALID_72_iv -fixed false -x 892 -y 87
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[0\] -fixed false -x 943 -y 73
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[30\] -fixed false -x 832 -y 103
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[40\] -fixed false -x 793 -y 37
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a\[1\] -fixed false -x 884 -y 97
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[19\] -fixed false -x 795 -y 25
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[45\] -fixed false -x 849 -y 40
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[30\] -fixed false -x 933 -y 40
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[29\] -fixed false -x 862 -y 124
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_ACK_2_sqmuxa_i -fixed false -x 891 -y 75
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_2\[72\] -fixed false -x 981 -y 126
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[12\] -fixed false -x 995 -y 82
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[27\] -fixed false -x 827 -y 94
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_45_m2\[4\] -fixed false -x 820 -y 87
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[6\] -fixed false -x 963 -y 46
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/prdata_9_0_iv\[2\] -fixed false -x 869 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[24\] -fixed false -x 855 -y 121
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[40\] -fixed false -x 830 -y 151
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[31\] -fixed false -x 783 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA\[13\] -fixed false -x 900 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[6\] -fixed false -x 857 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/wr_en\[1\] -fixed false -x 867 -y 81
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[26\] -fixed false -x 776 -y 124
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[23\] -fixed false -x 792 -y 19
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[14\] -fixed false -x 977 -y 100
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[18\] -fixed false -x 972 -y 61
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_1/IHC_APB_0/u_mux_p_to_b3/PREADY_10_2 -fixed false -x 856 -y 81
set_location -inst_name CAPE_inst_0/P9_GPIO_0/CoreGPIO_P9_0/CoreGPIO_P9_0/xhdl1.GEN_BITS_4_.gpin1 -fixed false -x 754 -y 70
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[3\] -fixed false -x 989 -y 82
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a\[5\] -fixed false -x 925 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[1\] -fixed false -x 951 -y 91
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_2\[18\] -fixed false -x 765 -y 39
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[61\] -fixed false -x 830 -y 49
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/prdata\[15\] -fixed false -x 788 -y 61
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[9\] -fixed false -x 965 -y 91
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/currState\[1\] -fixed false -x 974 -y 118
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b\[0\] -fixed false -x 931 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/prdata\[5\] -fixed false -x 870 -y 88
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[2\] -fixed false -x 790 -y 40
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[24\] -fixed false -x 849 -y 111
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_30\[55\] -fixed false -x 869 -y 144
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[61\] -fixed false -x 894 -y 133
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[4\] -fixed false -x 994 -y 58
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_CTRL_READ_RNO -fixed false -x 834 -y 84
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[24\] -fixed false -x 840 -y 115
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_54\[5\] -fixed false -x 832 -y 81
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[4\] -fixed false -x 959 -y 58
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b\[0\] -fixed false -x 883 -y 103
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[2\] -fixed false -x 848 -y 43
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[22\] -fixed false -x 789 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[5\] -fixed false -x 980 -y 97
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[23\] -fixed false -x 943 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/un1_prdata23_RNIK97S -fixed false -x 849 -y 78
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[24\] -fixed false -x 797 -y 66
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/currState_RNI9B911\[1\] -fixed false -x 975 -y 117
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA\[4\] -fixed false -x 934 -y 94
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[4\] -fixed false -x 887 -y 73
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_10\[57\] -fixed false -x 990 -y 135
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[0\] -fixed false -x 898 -y 109
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[41\] -fixed false -x 807 -y 25
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[40\] -fixed false -x 921 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA\[4\] -fixed false -x 933 -y 91
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_10\[28\] -fixed false -x 968 -y 135
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[21\] -fixed false -x 860 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_CTRL_READ_RNO -fixed false -x 925 -y 96
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[35\] -fixed false -x 919 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[29\] -fixed false -x 917 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[13\] -fixed false -x 949 -y 79
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[42\] -fixed false -x 900 -y 46
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[3\] -fixed false -x 916 -y 76
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/N_2233_i -fixed false -x 936 -y 93
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/m26 -fixed false -x 870 -y 60
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[27\] -fixed false -x 744 -y 121
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[26\] -fixed false -x 843 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[16\] -fixed false -x 834 -y 124
set_location -inst_name CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_8_1 -fixed false -x 720 -y 215
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[27\] -fixed false -x 856 -y 112
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[53\] -fixed false -x 817 -y 28
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[29\] -fixed false -x 846 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/APB_ARBITER_0/in_prdata_0_a3_0\[19\] -fixed false -x 760 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/_l1.read_data24_RNI6B5A1 -fixed false -x 952 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[9\] -fixed false -x 876 -y 112
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/_l0.read_data20 -fixed false -x 906 -y 81
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_1\[16\] -fixed false -x 775 -y 69
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[40\] -fixed false -x 808 -y 130
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[30\] -fixed false -x 898 -y 64
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[50\] -fixed false -x 889 -y 130
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/m48_1_1 -fixed false -x 751 -y 45
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[66\] -fixed false -x 983 -y 142
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/currState_RNIPMH7\[1\] -fixed false -x 942 -y 126
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[8\] -fixed false -x 787 -y 97
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/genblk1.pcie_0_perst_out -fixed false -x 743 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_i_a2_i_0\[8\] -fixed false -x 784 -y 84
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[6\] -fixed false -x 862 -y 37
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[59\] -fixed false -x 880 -y 46
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_CTRL_WRITE8_0_a3_0_a2 -fixed false -x 889 -y 99
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[40\] -fixed false -x 777 -y 40
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_MBX_WRITE -fixed false -x 872 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA_9_0_a3\[10\] -fixed false -x 892 -y 96
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_2\[3\] -fixed false -x 978 -y 72
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/currState\[1\] -fixed false -x 851 -y 139
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[37\] -fixed false -x 927 -y 139
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1\[0\].ram/mem_G_2 -fixed false -x 783 -y 132
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[38\] -fixed false -x 837 -y 151
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full7_a_4_ac0_7 -fixed false -x 916 -y 135
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/prdata_RNO\[4\] -fixed false -x 868 -y 87
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[2\] -fixed false -x 908 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[19\] -fixed false -x 945 -y 106
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNIGEFE_0\[1\] -fixed false -x 915 -y 135
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[47\] -fixed false -x 951 -y 130
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA\[14\] -fixed false -x 800 -y 109
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[26\] -fixed false -x 784 -y 37
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_MBX_WRITE -fixed false -x 861 -y 79
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[18\] -fixed false -x 830 -y 61
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat45_fast -fixed false -x 910 -y 48
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[52\] -fixed false -x 852 -y 49
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO\[3\] -fixed false -x 948 -y 132
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[20\] -fixed false -x 973 -y 112
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_posedge_reg_0_sqmuxa_1_0_a2 -fixed false -x 757 -y 42
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[62\] -fixed false -x 953 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/un1_CH1_ACK_IRQ -fixed false -x 875 -y 84
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_36\[13\] -fixed false -x 907 -y 93
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[11\] -fixed false -x 924 -y 112
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_7_iv_34_i_i_o2 -fixed false -x 991 -y 123
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[9\] -fixed false -x 858 -y 61
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_18\[71\] -fixed false -x 978 -y 123
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[19\] -fixed false -x 816 -y 67
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_2\[20\] -fixed false -x 978 -y 111
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[18\] -fixed false -x 786 -y 31
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[41\] -fixed false -x 841 -y 133
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[5\] -fixed false -x 882 -y 121
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/prdata\[7\] -fixed false -x 865 -y 76
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA\[24\] -fixed false -x 756 -y 109
set_location -inst_name CLOCKS_AND_RESETS_inst_0/FIC_1_RESET/CORERESET_0/dff_2 -fixed false -x 867 -y 139
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[23\] -fixed false -x 889 -y 37
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_3\[22\] -fixed false -x 805 -y 66
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_2\[43\] -fixed false -x 944 -y 78
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_2\[53\] -fixed false -x 876 -y 138
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[27\] -fixed false -x 954 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[8\] -fixed false -x 766 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA_9_0_a3\[11\] -fixed false -x 924 -y 87
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[64\] -fixed false -x 787 -y 52
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/currState\[1\] -fixed false -x 942 -y 88
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[26\] -fixed false -x 844 -y 70
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_30\[44\] -fixed false -x 906 -y 126
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_30\[67\] -fixed false -x 822 -y 132
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_0_cZ\[4\] -fixed false -x 765 -y 63
set_location -inst_name CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS\[6\].APB_32.GPOUT_reg\[6\] -fixed false -x 744 -y 43
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[4\] -fixed false -x 870 -y 55
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[29\] -fixed false -x 932 -y 100
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_6\[14\] -fixed false -x 771 -y 99
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[56\] -fixed false -x 1005 -y 64
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_2\[5\] -fixed false -x 812 -y 42
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA\[30\] -fixed false -x 961 -y 100
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[12\] -fixed false -x 803 -y 46
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/m37_0_1 -fixed false -x 756 -y 48
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[6\] -fixed false -x 883 -y 40
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[39\] -fixed false -x 836 -y 151
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/prdata\[9\] -fixed false -x 873 -y 85
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[44\] -fixed false -x 898 -y 142
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/m81 -fixed false -x 787 -y 105
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/m55 -fixed false -x 778 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[25\] -fixed false -x 830 -y 85
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[36\] -fixed false -x 978 -y 118
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_18\[16\] -fixed false -x 936 -y 45
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[29\] -fixed false -x 966 -y 88
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_81_m2\[0\] -fixed false -x 905 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0\[26\] -fixed false -x 798 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/APB_ARBITER_0/in_prdata_0\[3\] -fixed false -x 770 -y 72
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[18\] -fixed false -x 949 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[10\] -fixed false -x 889 -y 52
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_VALID_45_iv -fixed false -x 830 -y 93
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[32\] -fixed false -x 790 -y 139
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[54\] -fixed false -x 824 -y 127
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[6\] -fixed false -x 751 -y 100
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_2\[29\] -fixed false -x 950 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[30\] -fixed false -x 929 -y 109
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[57\] -fixed false -x 751 -y 127
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[25\] -fixed false -x 765 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/wr_en\[0\] -fixed false -x 971 -y 66
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[32\] -fixed false -x 921 -y 124
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[0\] -fixed false -x 927 -y 84
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA_9_0_a2\[22\] -fixed false -x 781 -y 93
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_2\[59\] -fixed false -x 918 -y 144
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_VALID_0_sqmuxa_i_i_a2 -fixed false -x 898 -y 87
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[25\] -fixed false -x 952 -y 145
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_46\[60\] -fixed false -x 881 -y 126
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a\[4\] -fixed false -x 890 -y 67
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat45_rep2 -fixed false -x 907 -y 48
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[29\] -fixed false -x 897 -y 60
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b\[1\] -fixed false -x 928 -y 94
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[10\] -fixed false -x 805 -y 46
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/APB_ARBITER_0/in_prdata_0\[25\] -fixed false -x 753 -y 69
set_location -inst_name CAPE_inst_0/P9_GPIO_0/CoreGPIO_P9_0/CoreGPIO_P9_0/xhdl1.GEN_BITS_12_.gpin2 -fixed false -x 758 -y 58
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1\[0\].ram/mem_G_10 -fixed false -x 807 -y 141
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_2\[58\] -fixed false -x 973 -y 75
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_2\[21\] -fixed false -x 942 -y 138
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[54\] -fixed false -x 993 -y 85
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/lnk_m_cs_RNO\[1\] -fixed false -x 775 -y 93
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/sync_update_RNI97K11 -fixed false -x 828 -y 42
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[8\] -fixed false -x 843 -y 43
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[43\] -fixed false -x 756 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_90_m2\[3\] -fixed false -x 893 -y 66
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[53\] -fixed false -x 918 -y 85
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[28\] -fixed false -x 833 -y 127
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_2\[73\] -fixed false -x 920 -y 117
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[13\] -fixed false -x 767 -y 28
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/wr_en\[3\] -fixed false -x 921 -y 81
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_WRITE_VALID -fixed false -x 854 -y 91
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[11\] -fixed false -x 796 -y 85
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_1/IHC_APB_0/u_mux_p_to_b3/PREADY_3_1 -fixed false -x 840 -y 81
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[56\] -fixed false -x 854 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[22\] -fixed false -x 952 -y 61
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[10\] -fixed false -x 772 -y 28
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_1_cZ\[6\] -fixed false -x 752 -y 63
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[20\] -fixed false -x 769 -y 105
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[11\] -fixed false -x 915 -y 121
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[49\] -fixed false -x 899 -y 145
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[4\] -fixed false -x 929 -y 73
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_2\[68\] -fixed false -x 911 -y 117
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA\[15\] -fixed false -x 895 -y 112
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/fifoRd -fixed false -x 790 -y 126
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA\[20\] -fixed false -x 901 -y 103
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[37\] -fixed false -x 883 -y 130
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[33\] -fixed false -x 899 -y 139
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[55\] -fixed false -x 942 -y 133
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/un1_a_penable_1_0_a3_0_a2 -fixed false -x 857 -y 93
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[9\] -fixed false -x 851 -y 112
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[5\] -fixed false -x 857 -y 133
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[25\] -fixed false -x 892 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_MPIE -fixed false -x 880 -y 76
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[67\] -fixed false -x 822 -y 133
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[16\] -fixed false -x 835 -y 124
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_3\[21\] -fixed false -x 774 -y 69
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1\[13\] -fixed false -x 751 -y 30
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[11\] -fixed false -x 769 -y 124
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[32\] -fixed false -x 781 -y 55
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[60\] -fixed false -x 1005 -y 94
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[2\] -fixed false -x 947 -y 64
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[42\] -fixed false -x 905 -y 109
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/m119_2 -fixed false -x 762 -y 45
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[23\] -fixed false -x 869 -y 64
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/m210 -fixed false -x 788 -y 54
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[71\] -fixed false -x 924 -y 121
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[23\] -fixed false -x 955 -y 61
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[15\] -fixed false -x 865 -y 121
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[20\] -fixed false -x 849 -y 22
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[68\] -fixed false -x 932 -y 43
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[18\] -fixed false -x 971 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[9\] -fixed false -x 775 -y 73
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/prdata_9_0_iv\[8\] -fixed false -x 845 -y 78
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b\[0\] -fixed false -x 932 -y 73
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_45_m1_0\[5\] -fixed false -x 891 -y 81
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0\[22\] -fixed false -x 807 -y 66
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[0\] -fixed false -x 969 -y 82
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[2\] -fixed false -x 794 -y 55
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[4\] -fixed false -x 918 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[12\] -fixed false -x 952 -y 58
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_MBX_WRITE_RNO -fixed false -x 845 -y 81
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[37\] -fixed false -x 968 -y 76
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[54\] -fixed false -x 992 -y 85
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[11\] -fixed false -x 791 -y 58
set_location -inst_name CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS_3_.gpin1 -fixed false -x 771 -y 25
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/m281 -fixed false -x 765 -y 45
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[26\] -fixed false -x 902 -y 58
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[16\] -fixed false -x 841 -y 96
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[69\] -fixed false -x 927 -y 55
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[72\] -fixed false -x 977 -y 124
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1_0_wmux_0_RNIACCE\[7\] -fixed false -x 750 -y 36
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[49\] -fixed false -x 760 -y 49
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[41\] -fixed false -x 998 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[25\] -fixed false -x 911 -y 91
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_18\[43\] -fixed false -x 936 -y 135
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[23\] -fixed false -x 878 -y 58
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[58\] -fixed false -x 808 -y 43
set_location -inst_name CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS_7_.gpin3 -fixed false -x 745 -y 49
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg_1_sqmuxa_0_a2 -fixed false -x 772 -y 60
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[34\] -fixed false -x 886 -y 49
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[10\] -fixed false -x 811 -y 49
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk5.brs/sDat\[1\] -fixed false -x 1012 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/prdata\[4\] -fixed false -x 830 -y 88
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[48\] -fixed false -x 973 -y 79
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[22\] -fixed false -x 957 -y 61
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA\[4\] -fixed false -x 885 -y 82
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr\[6\] -fixed false -x 906 -y 130
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_30\[64\] -fixed false -x 865 -y 144
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[69\] -fixed false -x 902 -y 43
set_location -inst_name CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS_10_.gpin3 -fixed false -x 749 -y 82
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[16\] -fixed false -x 881 -y 67
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_8_a2_1_1\[0\] -fixed false -x 765 -y 84
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[11\] -fixed false -x 752 -y 28
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_2\[15\] -fixed false -x 781 -y 39
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[57\] -fixed false -x 932 -y 55
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[7\] -fixed false -x 837 -y 106
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/IRQ_3 -fixed false -x 803 -y 51
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[36\] -fixed false -x 815 -y 130
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/last_raddr\[9\] -fixed false -x 756 -y 94
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[28\] -fixed false -x 809 -y 55
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[20\] -fixed false -x 745 -y 124
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/APB_ARBITER_0/in_prdata_0_a3_0\[22\] -fixed false -x 758 -y 63
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[11\] -fixed false -x 823 -y 73
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[74\] -fixed false -x 983 -y 124
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/out_high_psel -fixed false -x 771 -y 84
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[15\] -fixed false -x 836 -y 133
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/sync_update -fixed false -x 766 -y 58
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[22\] -fixed false -x 956 -y 76
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk6.corepwm_pwm_gen/PWM_output_generation\[2\].genblk1.PWM_int\[2\] -fixed false -x 861 -y 40
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_34\[34\] -fixed false -x 1003 -y 72
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_30\[20\] -fixed false -x 926 -y 123
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[9\] -fixed false -x 795 -y 91
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[41\] -fixed false -x 841 -y 37
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_0\[3\] -fixed false -x 937 -y 72
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[69\] -fixed false -x 959 -y 139
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[9\] -fixed false -x 860 -y 52
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_CTRL_WRITE_0_0_a2_0_i_o2_i_a2 -fixed false -x 854 -y 87
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[1\] -fixed false -x 984 -y 91
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_7_iv_0_19_i_i_a2 -fixed false -x 932 -y 126
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[47\] -fixed false -x 806 -y 139
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[38\] -fixed false -x 758 -y 43
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[2\] -fixed false -x 789 -y 40
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA\[15\] -fixed false -x 896 -y 97
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_42\[52\] -fixed false -x 817 -y 126
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/wr_en\[3\] -fixed false -x 849 -y 117
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[38\] -fixed false -x 994 -y 136
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[45\] -fixed false -x 907 -y 127
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[69\] -fixed false -x 927 -y 130
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[10\] -fixed false -x 764 -y 120
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[44\] -fixed false -x 812 -y 139
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_30\[58\] -fixed false -x 882 -y 135
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_ACK_RNO -fixed false -x 902 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[28\] -fixed false -x 837 -y 127
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_46\[40\] -fixed false -x 902 -y 120
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_7_0_iv_3_78_i_m2 -fixed false -x 1001 -y 123
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_a11_5\[4\] -fixed false -x 810 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_3\[24\] -fixed false -x 802 -y 69
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_2\[27\] -fixed false -x 966 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_72_m2\[3\] -fixed false -x 878 -y 84
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_10\[67\] -fixed false -x 992 -y 138
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_30\[70\] -fixed false -x 877 -y 135
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[0\] -fixed false -x 816 -y 91
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[55\] -fixed false -x 883 -y 46
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[52\] -fixed false -x 774 -y 52
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr\[3\] -fixed false -x 807 -y 145
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[18\] -fixed false -x 802 -y 100
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[48\] -fixed false -x 785 -y 40
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[9\] -fixed false -x 838 -y 22
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[5\] -fixed false -x 904 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_1\[26\] -fixed false -x 801 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[14\] -fixed false -x 939 -y 52
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/m28 -fixed false -x 871 -y 60
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/APB_ARBITER_0/in_prdata_0_a3_0\[8\] -fixed false -x 744 -y 63
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[25\] -fixed false -x 757 -y 46
set_location -inst_name CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_3 -fixed false -x 754 -y 136
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[50\] -fixed false -x 884 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0\[13\] -fixed false -x 782 -y 81
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1\[13\] -fixed false -x 808 -y 87
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_2\[8\] -fixed false -x 1003 -y 75
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_10\[24\] -fixed false -x 847 -y 132
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[18\] -fixed false -x 967 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[26\] -fixed false -x 939 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[19\] -fixed false -x 898 -y 100
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[15\] -fixed false -x 745 -y 28
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[15\] -fixed false -x 913 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA\[1\] -fixed false -x 883 -y 109
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[20\] -fixed false -x 861 -y 136
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/control\[2\] -fixed false -x 872 -y 76
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[12\] -fixed false -x 974 -y 58
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[18\] -fixed false -x 912 -y 124
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/I_MSS -fixed false -x 737 -y 215
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/wr_en_0_cZ\[1\] -fixed false -x 866 -y 90
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[26\] -fixed false -x 908 -y 58
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_30\[12\] -fixed false -x 858 -y 144
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[11\] -fixed false -x 758 -y 73
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[20\] -fixed false -x 927 -y 124
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[51\] -fixed false -x 859 -y 43
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/IRQ_2 -fixed false -x 825 -y 78
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[15\] -fixed false -x 840 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[2\] -fixed false -x 854 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[0\] -fixed false -x 991 -y 91
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_42\[43\] -fixed false -x 809 -y 135
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_0\[2\] -fixed false -x 944 -y 63
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[30\] -fixed false -x 994 -y 127
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_18\[19\] -fixed false -x 967 -y 129
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[18\] -fixed false -x 853 -y 52
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[21\] -fixed false -x 912 -y 37
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[26\] -fixed false -x 799 -y 97
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[35\] -fixed false -x 764 -y 43
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[14\] -fixed false -x 868 -y 100
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_18\[30\] -fixed false -x 991 -y 129
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_MPIE -fixed false -x 941 -y 94
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[19\] -fixed false -x 953 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[6\] -fixed false -x 798 -y 103
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[71\] -fixed false -x 903 -y 124
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[41\] -fixed false -x 842 -y 133
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr\[6\] -fixed false -x 825 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/IRQ -fixed false -x 872 -y 75
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/pwm_enable_reg\[1\] -fixed false -x 785 -y 64
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_30\[53\] -fixed false -x 956 -y 51
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_54_0_a2\[14\] -fixed false -x 847 -y 69
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO\[5\] -fixed false -x 949 -y 126
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[27\] -fixed false -x 865 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_VALID_2_sqmuxa -fixed false -x 929 -y 63
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_MSG_READ_RNO -fixed false -x 924 -y 96
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[12\] -fixed false -x 895 -y 136
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_CTRL_READ_RNO -fixed false -x 931 -y 63
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_ACK_RNO -fixed false -x 892 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_2\[27\] -fixed false -x 784 -y 72
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[20\] -fixed false -x 876 -y 37
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[56\] -fixed false -x 880 -y 43
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_22\[61\] -fixed false -x 985 -y 99
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/un1_a_penable_0_a2_0_a2 -fixed false -x 856 -y 90
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/un1_CH0_ACK_IRQ -fixed false -x 869 -y 78
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_0\[5\] -fixed false -x 938 -y 63
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_CTRL_READ_RNO -fixed false -x 851 -y 96
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/lnk_m_addr_0_iv_0_2\[2\] -fixed false -x 751 -y 96
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[53\] -fixed false -x 957 -y 130
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[39\] -fixed false -x 890 -y 118
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[12\] -fixed false -x 774 -y 106
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_36\[4\] -fixed false -x 928 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_27_m2\[5\] -fixed false -x 859 -y 102
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_18\[31\] -fixed false -x 977 -y 129
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[10\] -fixed false -x 836 -y 103
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_18\[58\] -fixed false -x 929 -y 132
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_2\[36\] -fixed false -x 890 -y 141
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[10\] -fixed false -x 804 -y 43
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/m21 -fixed false -x 873 -y 63
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[15\] -fixed false -x 921 -y 91
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[23\] -fixed false -x 892 -y 46
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[6\] -fixed false -x 808 -y 124
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[27\] -fixed false -x 882 -y 118
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_42\[21\] -fixed false -x 781 -y 138
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[8\] -fixed false -x 1000 -y 76
set_location -inst_name CAPE_inst_0/P9_GPIO_0/CoreGPIO_P9_0/CoreGPIO_P9_0/xhdl1.GEN_BITS\[0\].APB_32.GPOUT_reg\[0\] -fixed false -x 758 -y 67
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_2\[6\] -fixed false -x 782 -y 42
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/prdata_9_0_iv_RNO\[9\] -fixed false -x 850 -y 78
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[8\] -fixed false -x 881 -y 61
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_VALID_1 -fixed false -x 907 -y 87
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[42\] -fixed false -x 900 -y 142
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/m76 -fixed false -x 756 -y 108
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/control\[3\] -fixed false -x 835 -y 88
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[0\] -fixed false -x 904 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[20\] -fixed false -x 846 -y 105
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[17\] -fixed false -x 833 -y 124
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk5.brs/sDat_14\[8\] -fixed false -x 936 -y 120
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_10\[5\] -fixed false -x 853 -y 132
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/_l1.read_data24_RNIR4OF -fixed false -x 890 -y 84
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_30\[57\] -fixed false -x 928 -y 54
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/wr_en\[2\] -fixed false -x 904 -y 99
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[35\] -fixed false -x 940 -y 133
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[5\] -fixed false -x 832 -y 82
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_45_m1\[4\] -fixed false -x 890 -y 81
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[34\] -fixed false -x 1006 -y 73
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_42\[51\] -fixed false -x 805 -y 135
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_63_0_a2\[30\] -fixed false -x 840 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/IRQ -fixed false -x 824 -y 78
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[12\] -fixed false -x 801 -y 55
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[14\] -fixed false -x 939 -y 57
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/b_ready -fixed false -x 860 -y 81
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_27_m3\[3\] -fixed false -x 856 -y 102
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[8\] -fixed false -x 866 -y 115
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_2\[8\] -fixed false -x 752 -y 54
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[64\] -fixed false -x 865 -y 145
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[37\] -fixed false -x 754 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[19\] -fixed false -x 840 -y 108
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[1\] -fixed false -x 861 -y 85
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[63\] -fixed false -x 827 -y 133
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[53\] -fixed false -x 956 -y 130
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[35\] -fixed false -x 798 -y 49
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/currState_ns_0\[1\] -fixed false -x 988 -y 72
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg12 -fixed false -x 776 -y 54
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[34\] -fixed false -x 788 -y 58
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[48\] -fixed false -x 840 -y 127
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/currState\[0\] -fixed false -x 972 -y 118
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[42\] -fixed false -x 895 -y 130
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[7\] -fixed false -x 928 -y 102
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[28\] -fixed false -x 909 -y 94
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_MSG_READ_RNO_0 -fixed false -x 866 -y 105
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[19\] -fixed false -x 872 -y 118
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[29\] -fixed false -x 920 -y 37
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_18_m3\[5\] -fixed false -x 881 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_AIE -fixed false -x 936 -y 94
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[20\] -fixed false -x 964 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_MBX_WRITE_RNO -fixed false -x 865 -y 90
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[7\] -fixed false -x 965 -y 85
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[59\] -fixed false -x 878 -y 136
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[37\] -fixed false -x 761 -y 127
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_6\[20\] -fixed false -x 841 -y 99
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[13\] -fixed false -x 913 -y 40
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_30\[55\] -fixed false -x 896 -y 132
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_18\[39\] -fixed false -x 991 -y 111
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_6\[19\] -fixed false -x 787 -y 102
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[6\] -fixed false -x 857 -y 73
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_WRITE_VALID_1 -fixed false -x 852 -y 87
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[61\] -fixed false -x 758 -y 46
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[41\] -fixed false -x 890 -y 58
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[48\] -fixed false -x 808 -y 52
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[18\] -fixed false -x 789 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[25\] -fixed false -x 861 -y 112
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_7_0_iv_6_48_i_m2 -fixed false -x 926 -y 126
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[50\] -fixed false -x 806 -y 28
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_1\[15\] -fixed false -x 762 -y 66
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_a11_5\[3\] -fixed false -x 810 -y 66
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_34\[60\] -fixed false -x 992 -y 66
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[29\] -fixed false -x 996 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[10\] -fixed false -x 873 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA\[21\] -fixed false -x 762 -y 109
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[60\] -fixed false -x 838 -y 43
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_MSG_READ_RNO -fixed false -x 935 -y 66
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[23\] -fixed false -x 1016 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/AND_DLL_LOCKS -fixed false -x 749 -y 135
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[49\] -fixed false -x 846 -y 145
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_81_m1_0\[3\] -fixed false -x 906 -y 66
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_AIE_1_sqmuxa_i -fixed false -x 880 -y 78
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[17\] -fixed false -x 968 -y 103
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_2\[18\] -fixed false -x 939 -y 144
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[13\] -fixed false -x 842 -y 22
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_2\[6\] -fixed false -x 763 -y 39
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_30\[38\] -fixed false -x 900 -y 132
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[45\] -fixed false -x 952 -y 52
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_WRITE_VALID -fixed false -x 852 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[29\] -fixed false -x 859 -y 121
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[67\] -fixed false -x 993 -y 139
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[70\] -fixed false -x 929 -y 55
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[47\] -fixed false -x 893 -y 118
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[32\] -fixed false -x 950 -y 43
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[26\] -fixed false -x 831 -y 148
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_2\[15\] -fixed false -x 788 -y 72
set_location -inst_name CAPE_inst_0/P9_GPIO_0/CoreGPIO_P9_0/CoreGPIO_P9_0/xhdl1.GEN_BITS\[8\].APB_32.GPOUT_reg\[8\] -fixed false -x 766 -y 67
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_2\[31\] -fixed false -x 989 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[10\] -fixed false -x 839 -y 103
set_location -inst_name CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS_10_.gpin1 -fixed false -x 744 -y 82
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/prdata_9_0_iv\[9\] -fixed false -x 866 -y 96
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[69\] -fixed false -x 972 -y 127
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[22\] -fixed false -x 836 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[28\] -fixed false -x 970 -y 52
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[37\] -fixed false -x 952 -y 46
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[5\] -fixed false -x 863 -y 85
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[27\] -fixed false -x 932 -y 40
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_i_a2_i_1\[11\] -fixed false -x 773 -y 75
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/currState\[0\] -fixed false -x 901 -y 49
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1\[26\] -fixed false -x 823 -y 69
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/m4_0 -fixed false -x 750 -y 54
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[4\] -fixed false -x 821 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[26\] -fixed false -x 941 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[18\] -fixed false -x 945 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_MPIE -fixed false -x 846 -y 79
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].un1_period_cnt_cry_31_RNI3QPO -fixed false -x 839 -y 30
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_10\[40\] -fixed false -x 976 -y 135
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_MSG_READ_RNO -fixed false -x 954 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_45_m2\[2\] -fixed false -x 819 -y 87
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_90_m3_1\[0\] -fixed false -x 896 -y 66
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[57\] -fixed false -x 801 -y 31
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_34\[57\] -fixed false -x 990 -y 66
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_18\[41\] -fixed false -x 985 -y 111
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[36\] -fixed false -x 794 -y 34
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/last_raddr\[16\] -fixed false -x 769 -y 94
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[9\] -fixed false -x 920 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_54_0_a2\[17\] -fixed false -x 780 -y 90
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[4\] -fixed false -x 941 -y 85
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[32\] -fixed false -x 1010 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/_l0.read_data20 -fixed false -x 880 -y 69
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO\[6\] -fixed false -x 994 -y 123
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/un1_prdata23 -fixed false -x 870 -y 72
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_posedge_reg_0_sqmuxa_1_0_a2 -fixed false -x 760 -y 30
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/m248 -fixed false -x 786 -y 60
set_location -inst_name CLOCKS_AND_RESETS_inst_0/GLITCHLESS_MUX_inst_0/GLITCHLESS_MUX_0/I_CLKINT/U0_RGB1 -fixed false -x 731 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_AIE -fixed false -x 832 -y 88
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[28\] -fixed false -x 856 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/_l1.read_data24_RNIJR061 -fixed false -x 838 -y 84
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA\[31\] -fixed false -x 924 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/APB_ARBITER_0/in_prdata_0_a3_0\[31\] -fixed false -x 784 -y 75
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[37\] -fixed false -x 933 -y 142
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[62\] -fixed false -x 997 -y 64
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full7_a_4_ac0_7_RNITIVE -fixed false -x 966 -y 123
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_81_m3\[3\] -fixed false -x 904 -y 84
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/m283_1 -fixed false -x 766 -y 45
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA\[22\] -fixed false -x 912 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_WRITE_VALID -fixed false -x 881 -y 94
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[21\] -fixed false -x 831 -y 105
set_location -inst_name CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS\[4\].APB_32.GPOUT_reg\[4\] -fixed false -x 749 -y 46
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[1\] -fixed false -x 903 -y 70
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[26\] -fixed false -x 769 -y 28
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/prdata\[9\] -fixed false -x 840 -y 79
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[21\] -fixed false -x 843 -y 115
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/slv_rd_err_0_sqmuxa_0_a3 -fixed false -x 767 -y 84
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_46\[35\] -fixed false -x 884 -y 48
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[7\] -fixed false -x 832 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_CTRL_WRITE -fixed false -x 852 -y 82
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_1\[20\] -fixed false -x 774 -y 66
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[13\] -fixed false -x 797 -y 85
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[64\] -fixed false -x 759 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_CTRL_READ -fixed false -x 944 -y 91
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_2\[23\] -fixed false -x 936 -y 144
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[29\] -fixed false -x 930 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[29\] -fixed false -x 866 -y 112
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[3\] -fixed false -x 887 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[27\] -fixed false -x 799 -y 102
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[23\] -fixed false -x 807 -y 127
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[18\] -fixed false -x 934 -y 102
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0\[16\] -fixed false -x 769 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[29\] -fixed false -x 884 -y 111
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[26\] -fixed false -x 927 -y 102
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[15\] -fixed false -x 827 -y 121
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[73\] -fixed false -x 975 -y 118
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_0_a3_0_0\[1\] -fixed false -x 794 -y 54
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[31\] -fixed false -x 856 -y 67
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/m212_1 -fixed false -x 785 -y 54
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[23\] -fixed false -x 797 -y 133
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_2\[9\] -fixed false -x 765 -y 36
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_54_0_a2\[13\] -fixed false -x 787 -y 87
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[35\] -fixed false -x 838 -y 28
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[57\] -fixed false -x 938 -y 145
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[4\] -fixed false -x 910 -y 67
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[40\] -fixed false -x 804 -y 130
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_2\[6\] -fixed false -x 800 -y 63
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[13\] -fixed false -x 849 -y 105
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[21\] -fixed false -x 781 -y 58
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/sync_update_0_sqmuxa_0_a2 -fixed false -x 773 -y 60
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA_9_0_a3\[13\] -fixed false -x 785 -y 93
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full7_a_4_ac0_1_RNI9PGG3 -fixed false -x 783 -y 129
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[14\] -fixed false -x 923 -y 40
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_VALID_3_sqmuxa_i_0_0 -fixed false -x 958 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_0\[27\] -fixed false -x 937 -y 60
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/prdata\[16\] -fixed false -x 780 -y 70
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/currState_RNI7JU21_1\[1\] -fixed false -x 960 -y 75
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_2\[32\] -fixed false -x 990 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA_9_0_a3\[6\] -fixed false -x 838 -y 93
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[28\] -fixed false -x 929 -y 112
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_2\[20\] -fixed false -x 784 -y 69
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_30\[16\] -fixed false -x 841 -y 144
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[55\] -fixed false -x 752 -y 127
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[58\] -fixed false -x 977 -y 76
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[28\] -fixed false -x 835 -y 46
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/nextState_0\[0\] -fixed false -x 883 -y 99
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr\[4\] -fixed false -x 916 -y 127
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[23\] -fixed false -x 829 -y 109
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/genblk1.pcie_0_perst_out5_0_a2_2 -fixed false -x 733 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_0\[14\] -fixed false -x 941 -y 60
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[9\] -fixed false -x 906 -y 58
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[20\] -fixed false -x 793 -y 34
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[29\] -fixed false -x 926 -y 102
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[27\] -fixed false -x 869 -y 124
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/APB_ARBITER_0/in_prdata_0_a3_0\[16\] -fixed false -x 758 -y 81
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[16\] -fixed false -x 845 -y 67
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[63\] -fixed false -x 764 -y 91
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1_0_wmux_0_RNIG4GP\[13\] -fixed false -x 807 -y 87
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[9\] -fixed false -x 965 -y 99
set_location -inst_name CLOCKS_AND_RESETS_inst_0/FIC_1_RESET/CORERESET_0/dff_3 -fixed false -x 866 -y 139
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_8_a3\[0\] -fixed false -x 781 -y 63
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_2\[50\] -fixed false -x 936 -y 78
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/IRQ -fixed false -x 871 -y 96
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[19\] -fixed false -x 916 -y 43
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/prdata_9_0_iv\[1\] -fixed false -x 832 -y 75
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[57\] -fixed false -x 1003 -y 94
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[47\] -fixed false -x 956 -y 88
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_3\[5\] -fixed false -x 817 -y 72
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[40\] -fixed false -x 976 -y 136
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[3\] -fixed false -x 884 -y 43
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[6\] -fixed false -x 877 -y 100
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_a4_0_0_a2\[16\] -fixed false -x 748 -y 66
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[24\] -fixed false -x 847 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_ACK_RNO -fixed false -x 890 -y 75
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_6\[55\] -fixed false -x 913 -y 84
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[12\] -fixed false -x 890 -y 61
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[2\] -fixed false -x 857 -y 115
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO\[0\] -fixed false -x 996 -y 126
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty_1_sqmuxa_1_i_0 -fixed false -x 1017 -y 123
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_2\[39\] -fixed false -x 864 -y 129
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[11\] -fixed false -x 782 -y 61
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[2\] -fixed false -x 909 -y 70
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[59\] -fixed false -x 748 -y 127
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat55 -fixed false -x 986 -y 108
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_22\[22\] -fixed false -x 998 -y 111
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[8\] -fixed false -x 925 -y 61
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0\[27\] -fixed false -x 783 -y 72
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[33\] -fixed false -x 788 -y 49
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[13\] -fixed false -x 798 -y 46
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[50\] -fixed false -x 799 -y 52
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_2\[60\] -fixed false -x 972 -y 75
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[21\] -fixed false -x 976 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[31\] -fixed false -x 818 -y 82
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[0\] -fixed false -x 882 -y 85
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_30\[35\] -fixed false -x 925 -y 123
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[56\] -fixed false -x 773 -y 79
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[8\] -fixed false -x 866 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_WRITE_VALID_1 -fixed false -x 858 -y 87
set_location -inst_name CAPE_inst_0/P9_GPIO_0/CoreGPIO_P9_0/CoreGPIO_P9_0/xhdl1.GEN_BITS_14_.gpin2 -fixed false -x 754 -y 43
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[13\] -fixed false -x 890 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/control\[5\] -fixed false -x 869 -y 88
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[1\] -fixed false -x 914 -y 64
set_location -inst_name CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS_5_.gpin1 -fixed false -x 806 -y 61
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[10\] -fixed false -x 936 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[15\] -fixed false -x 978 -y 85
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA\[26\] -fixed false -x 894 -y 112
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/control\[4\] -fixed false -x 866 -y 76
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[65\] -fixed false -x 1004 -y 82
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1_0_wmux_0_RNIOCGP\[17\] -fixed false -x 794 -y 45
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[21\] -fixed false -x 821 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[17\] -fixed false -x 894 -y 85
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[59\] -fixed false -x 978 -y 106
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[8\] -fixed false -x 799 -y 55
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat5_rep1 -fixed false -x 967 -y 72
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[35\] -fixed false -x 920 -y 55
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[32\] -fixed false -x 822 -y 49
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_6\[65\] -fixed false -x 930 -y 117
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[54\] -fixed false -x 892 -y 139
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[21\] -fixed false -x 860 -y 58
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/currState\[1\] -fixed false -x 1004 -y 121
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[28\] -fixed false -x 803 -y 100
set_location -inst_name CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_4/U0_RGB1 -fixed false -x 729 -y 150
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/m27 -fixed false -x 775 -y 66
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[42\] -fixed false -x 945 -y 118
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[3\] -fixed false -x 953 -y 91
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_7_iv_0_19_i_i_a2_0_6 -fixed false -x 1000 -y 123
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[64\] -fixed false -x 876 -y 52
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[32\] -fixed false -x 1011 -y 70
set_location -inst_name CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS_1_.gpin1 -fixed false -x 770 -y 64
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/last_raddr\[11\] -fixed false -x 763 -y 97
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_2\[40\] -fixed false -x 919 -y 144
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[21\] -fixed false -x 918 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[4\] -fixed false -x 975 -y 52
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_27\[3\] -fixed false -x 877 -y 102
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_81_m1_0\[4\] -fixed false -x 910 -y 66
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[23\] -fixed false -x 882 -y 112
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[53\] -fixed false -x 841 -y 127
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_CTRL_WRITE_1 -fixed false -x 894 -y 87
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/mp_irq_a -fixed false -x 946 -y 93
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[1\] -fixed false -x 903 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[4\] -fixed false -x 976 -y 97
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[11\] -fixed false -x 990 -y 103
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[33\] -fixed false -x 997 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[7\] -fixed false -x 853 -y 112
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_72_m1_0\[4\] -fixed false -x 920 -y 75
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[47\] -fixed false -x 907 -y 148
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[36\] -fixed false -x 815 -y 79
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/APB_ARBITER_0/in_prdata_0_a3_0_1\[27\] -fixed false -x 803 -y 60
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/_l1.read_data24_RNIHD5A2 -fixed false -x 953 -y 72
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_18\[49\] -fixed false -x 924 -y 45
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[37\] -fixed false -x 943 -y 118
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_WRITE_VALID -fixed false -x 859 -y 82
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA\[12\] -fixed false -x 908 -y 103
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_42\[20\] -fixed false -x 746 -y 120
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr_RNITDI93\[7\] -fixed false -x 965 -y 123
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_46\[27\] -fixed false -x 890 -y 123
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[18\] -fixed false -x 792 -y 31
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_18\[2\] -fixed false -x 966 -y 48
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[5\] -fixed false -x 987 -y 58
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[47\] -fixed false -x 800 -y 52
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_0\[30\] -fixed false -x 805 -y 81
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[4\] -fixed false -x 857 -y 103
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[20\] -fixed false -x 824 -y 31
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[7\] -fixed false -x 930 -y 61
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[49\] -fixed false -x 888 -y 145
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/lnk_m_wdata_iv_0_RNI245D\[2\] -fixed false -x 841 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[13\] -fixed false -x 939 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0\[15\] -fixed false -x 780 -y 72
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_18\[49\] -fixed false -x 948 -y 135
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[13\] -fixed false -x 895 -y 52
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[2\] -fixed false -x 888 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[9\] -fixed false -x 938 -y 57
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[43\] -fixed false -x 978 -y 121
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/un1_b_penable_1_0_a3_0_a2 -fixed false -x 784 -y 78
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[17\] -fixed false -x 840 -y 121
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[22\] -fixed false -x 794 -y 102
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO_1\[1\] -fixed false -x 956 -y 132
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[7\] -fixed false -x 800 -y 124
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_22\[18\] -fixed false -x 984 -y 111
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk6.corepwm_pwm_gen/PWM_output_generation\[1\].genblk1.PWM_int\[1\] -fixed false -x 860 -y 55
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/m78 -fixed false -x 818 -y 93
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[12\] -fixed false -x 944 -y 76
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[10\] -fixed false -x 748 -y 94
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/wr_en\[1\] -fixed false -x 885 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[14\] -fixed false -x 848 -y 70
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_22\[57\] -fixed false -x 1003 -y 93
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/APB_ARBITER_0/in_prdata_0\[21\] -fixed false -x 749 -y 69
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_46\[39\] -fixed false -x 907 -y 120
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[6\] -fixed false -x 818 -y 58
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[68\] -fixed false -x 911 -y 118
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_18\[45\] -fixed false -x 954 -y 135
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[19\] -fixed false -x 919 -y 40
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b\[4\] -fixed false -x 925 -y 94
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA\[9\] -fixed false -x 936 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[2\] -fixed false -x 912 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[8\] -fixed false -x 962 -y 103
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_22\[70\] -fixed false -x 986 -y 99
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[68\] -fixed false -x 988 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[0\] -fixed false -x 878 -y 81
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_18\[45\] -fixed false -x 888 -y 48
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/lnk_m_cs\[19\] -fixed false -x 758 -y 85
set_location -inst_name CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_0/U0_RGB1 -fixed false -x 730 -y 179
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[21\] -fixed false -x 850 -y 115
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_ACK_RNO -fixed false -x 884 -y 78
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_18\[35\] -fixed false -x 984 -y 117
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[8\] -fixed false -x 781 -y 28
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_2\[0\] -fixed false -x 773 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[8\] -fixed false -x 844 -y 109
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[18\] -fixed false -x 819 -y 85
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[26\] -fixed false -x 940 -y 49
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[30\] -fixed false -x 1001 -y 109
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[23\] -fixed false -x 795 -y 130
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[23\] -fixed false -x 807 -y 55
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[60\] -fixed false -x 881 -y 127
set_location -inst_name CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS\[7\].APB_32.GPOUT_reg\[7\] -fixed false -x 752 -y 46
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[59\] -fixed false -x 856 -y 40
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/valid_a -fixed false -x 895 -y 88
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[17\] -fixed false -x 846 -y 22
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[35\] -fixed false -x 988 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[12\] -fixed false -x 955 -y 100
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[21\] -fixed false -x 951 -y 82
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/APB_ARBITER_0/in_prdata_0\[23\] -fixed false -x 749 -y 84
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[15\] -fixed false -x 956 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_AIE -fixed false -x 849 -y 79
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/currState_RNIPMH7_0\[1\] -fixed false -x 894 -y 126
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[16\] -fixed false -x 864 -y 124
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[8\] -fixed false -x 787 -y 55
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[43\] -fixed false -x 963 -y 136
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_54_0_a2\[31\] -fixed false -x 830 -y 108
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[19\] -fixed false -x 936 -y 49
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[36\] -fixed false -x 791 -y 49
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk5.brs/sDat\[4\] -fixed false -x 1016 -y 97
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_10\[30\] -fixed false -x 926 -y 135
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_MP -fixed false -x 883 -y 79
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/lnk_m_cs\[1\] -fixed false -x 775 -y 94
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[44\] -fixed false -x 803 -y 25
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[58\] -fixed false -x 954 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/m71 -fixed false -x 804 -y 96
set_location -inst_name CLOCKS_AND_RESETS_inst_0/FIC_1_RESET/CORERESET_0/dff_4 -fixed false -x 865 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/m12 -fixed false -x 883 -y 60
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_30\[48\] -fixed false -x 955 -y 51
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[11\] -fixed false -x 831 -y 118
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_22\[14\] -fixed false -x 991 -y 102
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/prdata_RNO\[7\] -fixed false -x 796 -y 78
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr\[3\] -fixed false -x 987 -y 127
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_MP_RNO -fixed false -x 869 -y 102
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[45\] -fixed false -x 899 -y 49
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[40\] -fixed false -x 907 -y 133
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA\[29\] -fixed false -x 807 -y 109
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO\[2\] -fixed false -x 952 -y 132
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[8\] -fixed false -x 874 -y 55
set_location -inst_name CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS\[13\].APB_32.GPOUT_reg\[13\] -fixed false -x 764 -y 40
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[25\] -fixed false -x 910 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[26\] -fixed false -x 846 -y 70
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[19\] -fixed false -x 879 -y 100
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[54\] -fixed false -x 833 -y 130
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[34\] -fixed false -x 1003 -y 73
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1_0_wmux_0_RNI2D5O\[22\] -fixed false -x 808 -y 57
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[59\] -fixed false -x 978 -y 76
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_30\[32\] -fixed false -x 913 -y 51
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[12\] -fixed false -x 783 -y 124
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[26\] -fixed false -x 944 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[23\] -fixed false -x 964 -y 99
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[57\] -fixed false -x 938 -y 133
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[15\] -fixed false -x 864 -y 70
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[12\] -fixed false -x 813 -y 58
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_42\[56\] -fixed false -x 774 -y 117
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_7_iv_0_19_i_i_a2_3 -fixed false -x 786 -y 147
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/control\[1\] -fixed false -x 833 -y 76
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[18\] -fixed false -x 936 -y 55
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[64\] -fixed false -x 986 -y 64
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[25\] -fixed false -x 832 -y 46
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_1536_fast -fixed false -x 897 -y 72
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/lnk_m_wdata_iv_1\[0\] -fixed false -x 868 -y 51
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[4\] -fixed false -x 929 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[12\] -fixed false -x 951 -y 58
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/arst_aclk_sync/sysReset_f1 -fixed false -x 870 -y 133
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_18\[41\] -fixed false -x 926 -y 45
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[20\] -fixed false -x 943 -y 142
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[0\] -fixed false -x 785 -y 58
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_22\[32\] -fixed false -x 996 -y 111
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/wr_en\[2\] -fixed false -x 919 -y 90
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_18\[69\] -fixed false -x 927 -y 129
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[48\] -fixed false -x 751 -y 70
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[12\] -fixed false -x 890 -y 121
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/lnk_m_wdata_iv_1\[2\] -fixed false -x 840 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_VALID_1 -fixed false -x 940 -y 66
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_WRITE_VALID_1 -fixed false -x 839 -y 96
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1_0_wmux_0_RNI8J5O\[25\] -fixed false -x 810 -y 57
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[17\] -fixed false -x 842 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[18\] -fixed false -x 831 -y 100
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[49\] -fixed false -x 1005 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA_9_0_a3\[20\] -fixed false -x 786 -y 93
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_54_m2\[2\] -fixed false -x 880 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[16\] -fixed false -x 909 -y 64
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[11\] -fixed false -x 738 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[14\] -fixed false -x 805 -y 94
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA\[15\] -fixed false -x 750 -y 109
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_enable_reg1_1_sqmuxa_0_a2 -fixed false -x 785 -y 63
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/un1_B_MBX_WRITE -fixed false -x 865 -y 99
set_location -inst_name CAPE_inst_0/P9_GPIO_0/CoreGPIO_P9_0/CoreGPIO_P9_0/xhdl1.GEN_BITS\[20\].APB_32.GPOUT_reg\[20\] -fixed false -x 762 -y 55
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_2\[10\] -fixed false -x 749 -y 81
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_46\[5\] -fixed false -x 894 -y 120
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[22\] -fixed false -x 855 -y 72
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk5.brs/currState_ns_0_o3\[0\] -fixed false -x 1015 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[3\] -fixed false -x 880 -y 118
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[1\] -fixed false -x 860 -y 103
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[55\] -fixed false -x 895 -y 121
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_42\[39\] -fixed false -x 762 -y 126
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/lnk_m_cs\[17\] -fixed false -x 757 -y 94
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/sync_update_RNICG8R -fixed false -x 837 -y 30
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[30\] -fixed false -x 817 -y 82
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[58\] -fixed false -x 771 -y 118
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[52\] -fixed false -x 793 -y 139
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_2\[41\] -fixed false -x 939 -y 87
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[27\] -fixed false -x 758 -y 112
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[9\] -fixed false -x 826 -y 106
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[30\] -fixed false -x 849 -y 58
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[20\] -fixed false -x 775 -y 52
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[32\] -fixed false -x 913 -y 52
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[55\] -fixed false -x 880 -y 133
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[3\] -fixed false -x 832 -y 22
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/wr_en\[0\] -fixed false -x 866 -y 81
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[19\] -fixed false -x 845 -y 73
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_i_a2_i\[11\] -fixed false -x 772 -y 75
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[59\] -fixed false -x 753 -y 127
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[51\] -fixed false -x 853 -y 136
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA\[27\] -fixed false -x 757 -y 112
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[53\] -fixed false -x 762 -y 40
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_VALID -fixed false -x 940 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_10\[11\] -fixed false -x 775 -y 111
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_30\[69\] -fixed false -x 836 -y 138
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[22\] -fixed false -x 922 -y 40
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[30\] -fixed false -x 815 -y 52
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA_9_0_a3\[21\] -fixed false -x 891 -y 96
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[54\] -fixed false -x 800 -y 40
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_54_0_a2\[24\] -fixed false -x 823 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[20\] -fixed false -x 812 -y 124
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_7_0_iv_2_88_i_m2 -fixed false -x 1007 -y 126
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[26\] -fixed false -x 877 -y 111
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_2\[53\] -fixed false -x 986 -y 84
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[8\] -fixed false -x 966 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[3\] -fixed false -x 946 -y 73
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[7\] -fixed false -x 759 -y 109
set_location -inst_name CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS_4_.gpin3 -fixed false -x 749 -y 67
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[52\] -fixed false -x 1006 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[23\] -fixed false -x 793 -y 121
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk5.brs/holdDat\[5\] -fixed false -x 964 -y 118
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[37\] -fixed false -x 924 -y 142
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/prdata22 -fixed false -x 872 -y 72
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_18\[47\] -fixed false -x 1000 -y 120
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_30\[41\] -fixed false -x 901 -y 126
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[20\] -fixed false -x 845 -y 111
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[16\] -fixed false -x 907 -y 79
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_34\[39\] -fixed false -x 990 -y 75
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[21\] -fixed false -x 979 -y 70
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[66\] -fixed false -x 979 -y 106
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[56\] -fixed false -x 817 -y 133
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_2\[63\] -fixed false -x 997 -y 81
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[31\] -fixed false -x 869 -y 118
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA\[7\] -fixed false -x 756 -y 112
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1_0_wmux_0_RNIK8GP\[15\] -fixed false -x 787 -y 48
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/APB_ARBITER_0/in_prdata_0_a3_0_1\[24\] -fixed false -x 792 -y 60
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_10\[15\] -fixed false -x 858 -y 132
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[9\] -fixed false -x 943 -y 55
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[62\] -fixed false -x 924 -y 133
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg_0_sqmuxa_0_a2 -fixed false -x 755 -y 42
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[19\] -fixed false -x 771 -y 73
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[16\] -fixed false -x 821 -y 118
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[6\] -fixed false -x 799 -y 99
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk5.brs/holdDat\[2\] -fixed false -x 944 -y 121
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[61\] -fixed false -x 992 -y 121
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_63_0_a2\[21\] -fixed false -x 847 -y 60
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_negedge_reg_1_sqmuxa_0_a2 -fixed false -x 790 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA\[25\] -fixed false -x 944 -y 97
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1\[24\] -fixed false -x 802 -y 60
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/wr_en\[0\] -fixed false -x 956 -y 90
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_46\[73\] -fixed false -x 882 -y 126
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA\[8\] -fixed false -x 825 -y 115
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[29\] -fixed false -x 857 -y 124
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[25\] -fixed false -x 956 -y 82
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[12\] -fixed false -x 923 -y 88
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_2\[71\] -fixed false -x 905 -y 117
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_enable_reg1_1_sqmuxa_0_o2 -fixed false -x 757 -y 90
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[22\] -fixed false -x 858 -y 64
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/lnk_m_wdata_iv_1\[1\] -fixed false -x 846 -y 51
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/lnk_m_addr_iv_0_0\[0\] -fixed false -x 756 -y 96
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[25\] -fixed false -x 795 -y 28
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/m158 -fixed false -x 779 -y 54
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[26\] -fixed false -x 854 -y 72
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_0_cZ\[13\] -fixed false -x 761 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[16\] -fixed false -x 839 -y 124
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_CTRL_READ -fixed false -x 860 -y 100
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[10\] -fixed false -x 860 -y 145
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[35\] -fixed false -x 811 -y 79
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[13\] -fixed false -x 959 -y 106
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_1/IHC_APB_0/u_mux_p_to_b3/PREADY_16_1 -fixed false -x 780 -y 84
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[65\] -fixed false -x 994 -y 100
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[13\] -fixed false -x 787 -y 88
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[28\] -fixed false -x 750 -y 100
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk6.corepwm_pwm_gen/PWM_output_generation\[1\].genblk1.PWM_int_RNO\[1\] -fixed false -x 838 -y 39
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[10\] -fixed false -x 760 -y 103
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_2\[42\] -fixed false -x 984 -y 84
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/wr_en\[0\] -fixed false -x 865 -y 81
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[72\] -fixed false -x 922 -y 118
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[48\] -fixed false -x 955 -y 130
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[34\] -fixed false -x 783 -y 64
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[71\] -fixed false -x 921 -y 133
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[33\] -fixed false -x 960 -y 73
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[45\] -fixed false -x 988 -y 136
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/prdata_9_iv\[0\] -fixed false -x 798 -y 78
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk5.brs/nextState_0\[0\] -fixed false -x 785 -y 126
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_2\[14\] -fixed false -x 791 -y 69
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1\[3\] -fixed false -x 811 -y 78
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_30\[18\] -fixed false -x 847 -y 138
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[4\] -fixed false -x 943 -y 112
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[25\] -fixed false -x 973 -y 82
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[13\] -fixed false -x 786 -y 123
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/un1_a_penable_1_0_a3_0_a2 -fixed false -x 842 -y 93
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_CTRL_READ -fixed false -x 950 -y 73
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_30\[60\] -fixed false -x 824 -y 132
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[28\] -fixed false -x 857 -y 22
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA\[3\] -fixed false -x 931 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[6\] -fixed false -x 821 -y 82
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk5.brs/sDat\[6\] -fixed false -x 954 -y 121
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/N_2168_i -fixed false -x 927 -y 69
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[56\] -fixed false -x 749 -y 58
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[11\] -fixed false -x 853 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA\[5\] -fixed false -x 924 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[18\] -fixed false -x 891 -y 61
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[5\] -fixed false -x 973 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[29\] -fixed false -x 910 -y 94
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_2\[25\] -fixed false -x 877 -y 138
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/un1_lnk_m_cs_5_0_1 -fixed false -x 759 -y 84
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[20\] -fixed false -x 825 -y 37
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[57\] -fixed false -x 990 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA\[4\] -fixed false -x 822 -y 88
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3\[21\] -fixed false -x 780 -y 111
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[16\] -fixed false -x 850 -y 97
set_location -inst_name CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_8 -fixed false -x 749 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[31\] -fixed false -x 931 -y 58
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_10\[8\] -fixed false -x 859 -y 132
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_MBX_WRITE_RNO -fixed false -x 956 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[14\] -fixed false -x 963 -y 99
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_6\[52\] -fixed false -x 810 -y 90
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[14\] -fixed false -x 850 -y 118
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[5\] -fixed false -x 902 -y 81
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[19\] -fixed false -x 872 -y 61
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[17\] -fixed false -x 902 -y 106
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_30\[49\] -fixed false -x 901 -y 132
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[6\] -fixed false -x 897 -y 37
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/APB_ARBITER_0/in_prdata_0\[2\] -fixed false -x 749 -y 75
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[38\] -fixed false -x 925 -y 142
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[28\] -fixed false -x 954 -y 43
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[6\] -fixed false -x 874 -y 118
set_location -inst_name CAPE_inst_0/P9_GPIO_0/CoreGPIO_P9_0/CoreGPIO_P9_0/xhdl1.GEN_BITS\[2\].APB_32.GPOUT_reg\[2\] -fixed false -x 765 -y 67
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[38\] -fixed false -x 990 -y 112
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[9\] -fixed false -x 822 -y 76
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/m29 -fixed false -x 895 -y 51
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/prdata\[3\] -fixed false -x 831 -y 88
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA\[22\] -fixed false -x 794 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_WRITE_VALID -fixed false -x 854 -y 79
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_CTRL_READ_RNO -fixed false -x 944 -y 66
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[53\] -fixed false -x 983 -y 79
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[62\] -fixed false -x 974 -y 76
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[37\] -fixed false -x 946 -y 121
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[24\] -fixed false -x 821 -y 76
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[25\] -fixed false -x 876 -y 130
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[5\] -fixed false -x 926 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_27\[2\] -fixed false -x 881 -y 102
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_AIE9_or -fixed false -x 955 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/prdata\[5\] -fixed false -x 833 -y 88
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_22\[26\] -fixed false -x 1003 -y 111
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[21\] -fixed false -x 821 -y 108
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[14\] -fixed false -x 973 -y 58
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_2\[72\] -fixed false -x 923 -y 117
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[14\] -fixed false -x 831 -y 37
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_6\[62\] -fixed false -x 756 -y 90
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_72_m2\[2\] -fixed false -x 905 -y 75
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[55\] -fixed false -x 897 -y 133
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_54_0_a2\[27\] -fixed false -x 816 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[23\] -fixed false -x 871 -y 115
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[22\] -fixed false -x 806 -y 55
set_location -inst_name CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_15_rep_RNI7PT4/U0_RGB1_RGB2 -fixed false -x 729 -y 43
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[4\] -fixed false -x 878 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA\[6\] -fixed false -x 890 -y 112
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_22\[6\] -fixed false -x 985 -y 81
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[21\] -fixed false -x 840 -y 58
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[15\] -fixed false -x 900 -y 58
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[18\] -fixed false -x 738 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PREADY_3_1 -fixed false -x 852 -y 108
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[27\] -fixed false -x 942 -y 52
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[4\] -fixed false -x 874 -y 100
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[26\] -fixed false -x 865 -y 61
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/valid_b_RNO -fixed false -x 890 -y 90
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/lnk_m_wdata_iv_0\[3\] -fixed false -x 847 -y 75
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_2\[17\] -fixed false -x 800 -y 45
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[23\] -fixed false -x 820 -y 108
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[22\] -fixed false -x 782 -y 108
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[10\] -fixed false -x 905 -y 55
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/_l0.read_data20 -fixed false -x 919 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/m77 -fixed false -x 825 -y 93
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_2\[15\] -fixed false -x 812 -y 51
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[30\] -fixed false -x 896 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[13\] -fixed false -x 919 -y 82
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0\[21\] -fixed false -x 771 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_WRITE_VALID -fixed false -x 852 -y 79
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_CTRL_WRITE_1 -fixed false -x 854 -y 99
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[8\] -fixed false -x 836 -y 31
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/m292 -fixed false -x 783 -y 60
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[6\] -fixed false -x 968 -y 52
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata\[4\] -fixed false -x 832 -y 78
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_VALID -fixed false -x 835 -y 94
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[63\] -fixed false -x 816 -y 133
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[27\] -fixed false -x 903 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA\[5\] -fixed false -x 879 -y 82
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[28\] -fixed false -x 963 -y 52
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[52\] -fixed false -x 833 -y 151
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[6\] -fixed false -x 938 -y 102
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[7\] -fixed false -x 839 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[13\] -fixed false -x 898 -y 52
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[12\] -fixed false -x 785 -y 91
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[5\] -fixed false -x 849 -y 37
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_1\[0\] -fixed false -x 758 -y 66
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[4\] -fixed false -x 797 -y 55
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[56\] -fixed false -x 860 -y 40
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_0_cZ\[7\] -fixed false -x 744 -y 48
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[49\] -fixed false -x 916 -y 49
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[7\] -fixed false -x 919 -y 106
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_54_0_a2\[23\] -fixed false -x 822 -y 81
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[50\] -fixed false -x 909 -y 148
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[11\] -fixed false -x 768 -y 109
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/prdata\[0\] -fixed false -x 757 -y 70
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_18\[73\] -fixed false -x 972 -y 120
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_2\[56\] -fixed false -x 940 -y 144
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1\[4\] -fixed false -x 800 -y 57
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[12\] -fixed false -x 841 -y 22
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_10\[7\] -fixed false -x 841 -y 129
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_VALID -fixed false -x 948 -y 73
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_i_a2_i_4\[8\] -fixed false -x 798 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[17\] -fixed false -x 853 -y 72
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_42\[23\] -fixed false -x 792 -y 129
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[29\] -fixed false -x 965 -y 88
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[5\] -fixed false -x 827 -y 58
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/prdata21 -fixed false -x 868 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[5\] -fixed false -x 926 -y 85
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_0\[1\] -fixed false -x 800 -y 78
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[8\] -fixed false -x 799 -y 124
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_ACK -fixed false -x 906 -y 73
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat5_rep2 -fixed false -x 947 -y 87
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[53\] -fixed false -x 924 -y 49
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_42\[55\] -fixed false -x 744 -y 126
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/_l1.read_data24_RNIN42V1 -fixed false -x 930 -y 66
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[2\] -fixed false -x 884 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[22\] -fixed false -x 749 -y 100
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[30\] -fixed false -x 960 -y 52
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[23\] -fixed false -x 874 -y 109
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[27\] -fixed false -x 829 -y 37
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/pwm_enable_reg\[2\] -fixed false -x 789 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[5\] -fixed false -x 817 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_CTRL_WRITE -fixed false -x 844 -y 88
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA\[26\] -fixed false -x 823 -y 115
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[17\] -fixed false -x 919 -y 88
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[32\] -fixed false -x 870 -y 130
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a\[1\] -fixed false -x 884 -y 85
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[15\] -fixed false -x 829 -y 102
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[0\] -fixed false -x 858 -y 103
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk5.brs/currState\[0\] -fixed false -x 1013 -y 97
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[26\] -fixed false -x 965 -y 136
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[4\] -fixed false -x 895 -y 85
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata\[5\] -fixed false -x 885 -y 108
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/un1_a_penable_0_a2_2_a2 -fixed false -x 799 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/m80 -fixed false -x 788 -y 105
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[22\] -fixed false -x 784 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[26\] -fixed false -x 945 -y 100
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk5.brs/sDat_ldmx_2\[4\] -fixed false -x 1009 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[20\] -fixed false -x 903 -y 106
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1\[16\] -fixed false -x 741 -y 42
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[0\] -fixed false -x 970 -y 82
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[8\] -fixed false -x 908 -y 121
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a\[0\] -fixed false -x 911 -y 85
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_18\[34\] -fixed false -x 876 -y 48
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1_0_wmux_0_RNIUJ6H\[12\] -fixed false -x 778 -y 57
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_6\[28\] -fixed false -x 779 -y 111
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/slv_rd_err -fixed false -x 760 -y 85
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo\[1\] -fixed false -x 1005 -y 127
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[14\] -fixed false -x 846 -y 118
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA_9\[1\] -fixed false -x 930 -y 93
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk5.brs/holdDat65 -fixed false -x 1003 -y 117
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/currState_RNIAR5N_1\[1\] -fixed false -x 899 -y 54
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_VALID_3_sqmuxa_i_0_i_a2 -fixed false -x 864 -y 105
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[49\] -fixed false -x 777 -y 43
set_location -inst_name CAPE_inst_0/P9_GPIO_0/CoreGPIO_P9_0/CoreGPIO_P9_0/xhdl1.GEN_BITS_19_.gpin1 -fixed false -x 748 -y 43
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[2\] -fixed false -x 884 -y 90
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_2\[41\] -fixed false -x 904 -y 141
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[28\] -fixed false -x 884 -y 37
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_7_iv_0_19_i_i_0_1 -fixed false -x 985 -y 123
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_ACK_2_sqmuxa_i -fixed false -x 904 -y 72
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[23\] -fixed false -x 953 -y 76
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[18\] -fixed false -x 816 -y 121
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[20\] -fixed false -x 842 -y 105
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[30\] -fixed false -x 792 -y 96
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_7_iv_34_i_i_a2_0 -fixed false -x 760 -y 138
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_minus1_axbxc6 -fixed false -x 999 -y 123
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[73\] -fixed false -x 960 -y 118
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[14\] -fixed false -x 915 -y 61
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1\[14\] -fixed false -x 761 -y 81
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[63\] -fixed false -x 791 -y 52
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_2_sqmuxa_i_x2 -fixed false -x 763 -y 129
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[13\] -fixed false -x 856 -y 124
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1\[31\] -fixed false -x 789 -y 36
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/last_raddr\[13\] -fixed false -x 755 -y 97
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[46\] -fixed false -x 1000 -y 100
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[55\] -fixed false -x 941 -y 133
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[54\] -fixed false -x 778 -y 58
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_27_1\[2\] -fixed false -x 887 -y 102
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[6\] -fixed false -x 799 -y 100
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[29\] -fixed false -x 929 -y 106
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_72_m2\[4\] -fixed false -x 904 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[7\] -fixed false -x 863 -y 67
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk5.brs/holdDat95 -fixed false -x 967 -y 99
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[15\] -fixed false -x 982 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[26\] -fixed false -x 801 -y 67
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_34\[25\] -fixed false -x 1004 -y 66
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/valid_a_RNO -fixed false -x 835 -y 84
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[9\] -fixed false -x 861 -y 58
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[24\] -fixed false -x 777 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/APB_ARBITER_0/in_prdata_0_a3_0_1\[21\] -fixed false -x 752 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[9\] -fixed false -x 851 -y 111
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[30\] -fixed false -x 928 -y 79
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[13\] -fixed false -x 920 -y 40
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[19\] -fixed false -x 801 -y 73
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[28\] -fixed false -x 877 -y 64
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[30\] -fixed false -x 1003 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[25\] -fixed false -x 948 -y 49
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_42\[26\] -fixed false -x 799 -y 132
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_1\[10\] -fixed false -x 792 -y 81
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[24\] -fixed false -x 837 -y 102
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_ACK_1_sqmuxa_i -fixed false -x 855 -y 105
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[26\] -fixed false -x 936 -y 100
set_location -inst_name CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS_2_.gpin3 -fixed false -x 747 -y 76
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[3\] -fixed false -x 860 -y 115
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_7_iv_0_19_i_i_a2_0_2 -fixed false -x 785 -y 147
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_18\[69\] -fixed false -x 901 -y 42
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[24\] -fixed false -x 922 -y 58
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_MBX_WRITE_RNO -fixed false -x 846 -y 81
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[0\] -fixed false -x 897 -y 109
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNICORP\[1\] -fixed false -x 769 -y 117
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[1\] -fixed false -x 858 -y 84
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_ACK -fixed false -x 877 -y 79
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1_0_wmux_0_RNIQF6H\[10\] -fixed false -x 758 -y 72
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[60\] -fixed false -x 992 -y 67
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_46\[66\] -fixed false -x 868 -y 126
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[29\] -fixed false -x 845 -y 97
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_46\[17\] -fixed false -x 823 -y 84
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/prdata_9_0_iv_RNO\[5\] -fixed false -x 832 -y 87
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1_0_wmux_0_RNIS5111\[9\] -fixed false -x 764 -y 36
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/nextState_0\[0\] -fixed false -x 989 -y 72
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_10\[52\] -fixed false -x 991 -y 138
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_6_1\[31\] -fixed false -x 813 -y 105
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[20\] -fixed false -x 968 -y 73
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[58\] -fixed false -x 801 -y 58
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_22\[36\] -fixed false -x 960 -y 108
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[3\] -fixed false -x 965 -y 82
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO\[7\] -fixed false -x 988 -y 123
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[12\] -fixed false -x 953 -y 100
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_42\[56\] -fixed false -x 792 -y 135
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[20\] -fixed false -x 886 -y 55
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[31\] -fixed false -x 953 -y 46
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_30\[25\] -fixed false -x 917 -y 51
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[47\] -fixed false -x 787 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_0\[12\] -fixed false -x 901 -y 60
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[29\] -fixed false -x 834 -y 136
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[0\] -fixed false -x 896 -y 82
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_plus1_1_ac0_5 -fixed false -x 998 -y 123
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[14\] -fixed false -x 941 -y 61
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_18\[34\] -fixed false -x 938 -y 123
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b\[5\] -fixed false -x 922 -y 64
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[50\] -fixed false -x 948 -y 52
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[76\] -fixed false -x 979 -y 124
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[29\] -fixed false -x 960 -y 64
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[35\] -fixed false -x 808 -y 79
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[26\] -fixed false -x 881 -y 115
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[28\] -fixed false -x 962 -y 52
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1_0_wmux_0_RNI0M6H\[13\] -fixed false -x 778 -y 54
set_location -inst_name CLOCKS_AND_RESETS_inst_0/TRANSMIT_PLL_0/TRANSMIT_PLL_0/txpll_isnt_0 -fixed false -x 1014 -y 77
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[25\] -fixed false -x 860 -y 112
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[30\] -fixed false -x 865 -y 142
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[6\] -fixed false -x 873 -y 118
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_a4_0_a2\[4\] -fixed false -x 776 -y 66
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/valid_a -fixed false -x 942 -y 67
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[5\] -fixed false -x 894 -y 121
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_VALID_54_iv -fixed false -x 857 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_AIE -fixed false -x 864 -y 88
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[63\] -fixed false -x 790 -y 52
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[22\] -fixed false -x 913 -y 37
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[35\] -fixed false -x 953 -y 43
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[63\] -fixed false -x 822 -y 28
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[5\] -fixed false -x 908 -y 76
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[14\] -fixed false -x 915 -y 60
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr_RNITNSD\[3\] -fixed false -x 776 -y 126
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[0\] -fixed false -x 977 -y 55
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full -fixed false -x 757 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/APB_ARBITER_0/in_prdata_0_a3_0\[15\] -fixed false -x 781 -y 66
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[21\] -fixed false -x 846 -y 64
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_18\[65\] -fixed false -x 905 -y 42
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[21\] -fixed false -x 844 -y 115
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/N_133_i -fixed false -x 928 -y 93
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[31\] -fixed false -x 848 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[8\] -fixed false -x 966 -y 67
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[65\] -fixed false -x 905 -y 43
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_30\[45\] -fixed false -x 949 -y 51
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[10\] -fixed false -x 884 -y 118
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[53\] -fixed false -x 882 -y 43
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA\[9\] -fixed false -x 762 -y 100
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[47\] -fixed false -x 912 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[6\] -fixed false -x 929 -y 61
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1\[3\] -fixed false -x 815 -y 60
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[28\] -fixed false -x 776 -y 67
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[9\] -fixed false -x 843 -y 130
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[14\] -fixed false -x 827 -y 106
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[21\] -fixed false -x 895 -y 61
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/currState_RNIF2751\[1\] -fixed false -x 984 -y 108
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/m297_e_1 -fixed false -x 747 -y 84
set_location -inst_name CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS_0_.gpin3 -fixed false -x 741 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_AIE -fixed false -x 885 -y 88
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_MP -fixed false -x 903 -y 73
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_2_RNII3AM\[13\] -fixed false -x 750 -y 30
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_30\[43\] -fixed false -x 893 -y 129
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA_9_0_a3\[19\] -fixed false -x 899 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[14\] -fixed false -x 894 -y 52
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_WRITE_VALID_1 -fixed false -x 859 -y 81
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[8\] -fixed false -x 789 -y 58
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3\[11\] -fixed false -x 773 -y 81
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[57\] -fixed false -x 762 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[15\] -fixed false -x 870 -y 118
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_34\[68\] -fixed false -x 984 -y 63
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0\[20\] -fixed false -x 769 -y 66
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[26\] -fixed false -x 964 -y 130
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_36_0_a3\[25\] -fixed false -x 915 -y 96
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[27\] -fixed false -x 941 -y 142
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/mp_irq_a -fixed false -x 863 -y 99
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[59\] -fixed false -x 788 -y 136
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[11\] -fixed false -x 837 -y 37
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[34\] -fixed false -x 780 -y 61
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_34\[15\] -fixed false -x 972 -y 63
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[13\] -fixed false -x 948 -y 79
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[15\] -fixed false -x 909 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[9\] -fixed false -x 904 -y 58
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA\[17\] -fixed false -x 898 -y 112
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_10\[27\] -fixed false -x 859 -y 135
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[28\] -fixed false -x 937 -y 85
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[51\] -fixed false -x 814 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[13\] -fixed false -x 849 -y 106
set_location -inst_name CAPE_inst_0/P9_GPIO_0/CoreGPIO_P9_0/CoreGPIO_P9_0/xhdl1.GEN_BITS_19_.gpin3 -fixed false -x 752 -y 43
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[61\] -fixed false -x 809 -y 130
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[37\] -fixed false -x 769 -y 49
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[49\] -fixed false -x 792 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[15\] -fixed false -x 956 -y 64
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[59\] -fixed false -x 822 -y 52
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[23\] -fixed false -x 827 -y 37
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_6\[75\] -fixed false -x 902 -y 111
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[4\] -fixed false -x 899 -y 82
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[61\] -fixed false -x 972 -y 133
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[6\] -fixed false -x 851 -y 118
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_0_sqmuxa_0_a3_0_a2 -fixed false -x 930 -y 69
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[2\] -fixed false -x 858 -y 37
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat25 -fixed false -x 961 -y 120
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[22\] -fixed false -x 835 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b\[4\] -fixed false -x 919 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[10\] -fixed false -x 952 -y 63
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/prdata\[18\] -fixed false -x 765 -y 70
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[27\] -fixed false -x 927 -y 40
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[19\] -fixed false -x 828 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[7\] -fixed false -x 819 -y 109
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_18\[61\] -fixed false -x 904 -y 42
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr\[0\] -fixed false -x 858 -y 139
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[65\] -fixed false -x 883 -y 133
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[3\] -fixed false -x 772 -y 19
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[19\] -fixed false -x 936 -y 106
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[8\] -fixed false -x 760 -y 124
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1_0_wmux_0_RNI88PJ\[8\] -fixed false -x 812 -y 60
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[29\] -fixed false -x 854 -y 64
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[18\] -fixed false -x 980 -y 118
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_6_1\[23\] -fixed false -x 815 -y 117
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[25\] -fixed false -x 957 -y 82
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[50\] -fixed false -x 976 -y 79
set_location -inst_name CLOCKS_AND_RESETS_inst_0/GLITCHLESS_MUX_inst_0/GLITCHLESS_MUX_0/I_NGMUX -fixed false -x 725 -y 4
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/prdata_RNO\[1\] -fixed false -x 863 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_CTRL_WRITE -fixed false -x 855 -y 79
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_18\[48\] -fixed false -x 968 -y 120
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat5 -fixed false -x 944 -y 84
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[76\] -fixed false -x 923 -y 133
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[61\] -fixed false -x 771 -y 43
set_location -inst_name CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_15_rep_RNI7PT4/U0_RGB1 -fixed false -x 729 -y 124
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[70\] -fixed false -x 877 -y 52
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_34\[41\] -fixed false -x 997 -y 69
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_42\[61\] -fixed false -x 797 -y 135
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_30\[47\] -fixed false -x 900 -y 126
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].un1_period_cnt_cry_31_RNI1EDU -fixed false -x 837 -y 36
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[15\] -fixed false -x 948 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[1\] -fixed false -x 925 -y 73
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_6\[35\] -fixed false -x 954 -y 81
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[20\] -fixed false -x 976 -y 88
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_46\[46\] -fixed false -x 906 -y 120
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[61\] -fixed false -x 795 -y 136
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[40\] -fixed false -x 796 -y 52
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_negedge_reg_1_sqmuxa_0_a2_0 -fixed false -x 768 -y 54
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_2\[76\] -fixed false -x 982 -y 126
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/_l1.read_data24 -fixed false -x 943 -y 72
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[64\] -fixed false -x 996 -y 82
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[28\] -fixed false -x 950 -y 145
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full7_a_4_ac0_9_0_RNIS5FH -fixed false -x 782 -y 129
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[6\] -fixed false -x 809 -y 49
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[26\] -fixed false -x 820 -y 64
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_30\[26\] -fixed false -x 918 -y 123
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA\[7\] -fixed false -x 889 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/control\[3\] -fixed false -x 867 -y 79
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_CTRL_READ -fixed false -x 945 -y 67
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[71\] -fixed false -x 862 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[19\] -fixed false -x 793 -y 66
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[15\] -fixed false -x 784 -y 19
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[21\] -fixed false -x 748 -y 100
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_2\[28\] -fixed false -x 831 -y 51
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[41\] -fixed false -x 849 -y 145
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[31\] -fixed false -x 1018 -y 70
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_46\[30\] -fixed false -x 888 -y 123
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[7\] -fixed false -x 859 -y 127
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[19\] -fixed false -x 794 -y 31
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[42\] -fixed false -x 811 -y 52
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_22\[67\] -fixed false -x 992 -y 99
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_2\[15\] -fixed false -x 790 -y 66
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[30\] -fixed false -x 830 -y 102
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[26\] -fixed false -x 961 -y 73
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_34\[50\] -fixed false -x 978 -y 78
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[30\] -fixed false -x 816 -y 82
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/arst_aclk_sync/sysReset_f1 -fixed false -x 869 -y 133
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/m79 -fixed false -x 762 -y 108
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/m20 -fixed false -x 858 -y 78
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[21\] -fixed false -x 860 -y 76
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[13\] -fixed false -x 782 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[14\] -fixed false -x 940 -y 52
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[15\] -fixed false -x 940 -y 46
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[22\] -fixed false -x 919 -y 73
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[17\] -fixed false -x 775 -y 97
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[2\] -fixed false -x 881 -y 40
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[10\] -fixed false -x 902 -y 91
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[23\] -fixed false -x 869 -y 142
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_2\[44\] -fixed false -x 869 -y 129
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_MSG_READ_RNO -fixed false -x 938 -y 90
set_location -inst_name CLOCKS_AND_RESETS_inst_0/PF_CCC_ADC_0/PF_CCC_ADC_0/clkint_0/U0_RGB1 -fixed false -x 727 -y 17
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[50\] -fixed false -x 831 -y 130
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[25\] -fixed false -x 840 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_45_0_a2\[15\] -fixed false -x 763 -y 111
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[72\] -fixed false -x 901 -y 112
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[28\] -fixed false -x 949 -y 145
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_2_RNI2J2H\[4\] -fixed false -x 799 -y 57
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[15\] -fixed false -x 918 -y 40
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[39\] -fixed false -x 959 -y 88
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[0\] -fixed false -x 894 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA\[17\] -fixed false -x 789 -y 94
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[24\] -fixed false -x 915 -y 37
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[16\] -fixed false -x 833 -y 67
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_30\[59\] -fixed false -x 927 -y 51
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[21\] -fixed false -x 760 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[7\] -fixed false -x 792 -y 121
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[7\] -fixed false -x 861 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[9\] -fixed false -x 798 -y 127
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[25\] -fixed false -x 944 -y 96
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[29\] -fixed false -x 810 -y 55
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[29\] -fixed false -x 961 -y 64
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_8_a2_1\[0\] -fixed false -x 766 -y 57
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[50\] -fixed false -x 946 -y 79
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full7_a_4_ac0_3 -fixed false -x 914 -y 135
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_2\[75\] -fixed false -x 932 -y 135
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[1\] -fixed false -x 974 -y 61
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[20\] -fixed false -x 845 -y 124
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[5\] -fixed false -x 940 -y 70
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[39\] -fixed false -x 795 -y 43
set_location -inst_name CAPE_inst_0/P9_GPIO_0/CoreGPIO_P9_0/CoreGPIO_P9_0/xhdl1.GEN_BITS\[19\].APB_32.GPOUT_reg\[19\] -fixed false -x 754 -y 46
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[3\] -fixed false -x 818 -y 87
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[2\] -fixed false -x 933 -y 73
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[37\] -fixed false -x 774 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/un1_b_penable_0_a2_0_a2 -fixed false -x 856 -y 93
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b\[0\] -fixed false -x 878 -y 73
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_0\[2\] -fixed false -x 894 -y 81
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full7_a_4_ac0_1 -fixed false -x 913 -y 135
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[31\] -fixed false -x 843 -y 106
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[9\] -fixed false -x 968 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_AIE9_or_0_0 -fixed false -x 867 -y 105
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[0\] -fixed false -x 828 -y 82
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[8\] -fixed false -x 835 -y 61
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[16\] -fixed false -x 982 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[4\] -fixed false -x 946 -y 85
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[24\] -fixed false -x 748 -y 121
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/iPSELS_0_a2_0_a2\[14\] -fixed false -x 836 -y 90
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_63_0_a2\[22\] -fixed false -x 918 -y 57
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA\[31\] -fixed false -x 960 -y 100
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[26\] -fixed false -x 883 -y 49
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[47\] -fixed false -x 906 -y 148
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[8\] -fixed false -x 967 -y 103
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[60\] -fixed false -x 762 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/m52 -fixed false -x 820 -y 75
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1\[0\].ram/mem_G_8 -fixed false -x 939 -y 126
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[7\] -fixed false -x 797 -y 25
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_10\[48\] -fixed false -x 931 -y 138
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[23\] -fixed false -x 793 -y 120
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_30\[32\] -fixed false -x 829 -y 135
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[3\] -fixed false -x 887 -y 118
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[8\] -fixed false -x 862 -y 52
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[3\] -fixed false -x 802 -y 85
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_46\[9\] -fixed false -x 896 -y 120
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[44\] -fixed false -x 842 -y 37
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1\[12\] -fixed false -x 800 -y 48
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_18_m3\[2\] -fixed false -x 880 -y 96
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[7\] -fixed false -x 810 -y 49
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_18\[27\] -fixed false -x 985 -y 129
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_6_1\[28\] -fixed false -x 778 -y 111
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA\[18\] -fixed false -x 811 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[12\] -fixed false -x 949 -y 66
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/m23 -fixed false -x 877 -y 60
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[20\] -fixed false -x 958 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[31\] -fixed false -x 928 -y 100
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full7_a_4_ac0_7_RNIK5ME -fixed false -x 916 -y 129
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[26\] -fixed false -x 870 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[20\] -fixed false -x 877 -y 61
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[17\] -fixed false -x 897 -y 106
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[9\] -fixed false -x 897 -y 121
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata\[4\] -fixed false -x 890 -y 108
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[22\] -fixed false -x 998 -y 112
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[35\] -fixed false -x 1006 -y 112
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[29\] -fixed false -x 907 -y 61
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[23\] -fixed false -x 973 -y 85
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[7\] -fixed false -x 821 -y 106
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/currState_ns_0\[1\] -fixed false -x 944 -y 129
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_2\[7\] -fixed false -x 745 -y 36
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[0\] -fixed false -x 895 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[14\] -fixed false -x 973 -y 103
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_10\[62\] -fixed false -x 991 -y 135
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_1\[8\] -fixed false -x 747 -y 63
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/currState_ns_0\[1\] -fixed false -x 799 -y 141
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[38\] -fixed false -x 997 -y 100
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[60\] -fixed false -x 747 -y 127
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[16\] -fixed false -x 845 -y 22
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[14\] -fixed false -x 976 -y 100
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[7\] -fixed false -x 806 -y 25
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[5\] -fixed false -x 909 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[26\] -fixed false -x 875 -y 115
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_1_cZ\[13\] -fixed false -x 766 -y 75
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_46\[7\] -fixed false -x 817 -y 84
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_18\[19\] -fixed false -x 967 -y 45
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[12\] -fixed false -x 864 -y 112
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[42\] -fixed false -x 993 -y 112
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_WRITE_VALID_1 -fixed false -x 862 -y 78
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1_0_wmux_0_RNI4F5O\[23\] -fixed false -x 748 -y 45
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_1/IHC_APB_0/iPSELS_0_a11_0_a2\[6\] -fixed false -x 795 -y 72
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[62\] -fixed false -x 787 -y 136
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3\[20\] -fixed false -x 784 -y 93
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[11\] -fixed false -x 769 -y 123
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[13\] -fixed false -x 912 -y 82
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk5.brs/sDat_14\[5\] -fixed false -x 940 -y 120
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[0\] -fixed false -x 972 -y 82
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[62\] -fixed false -x 886 -y 136
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b\[2\] -fixed false -x 882 -y 109
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/prdata\[31\] -fixed false -x 763 -y 64
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_2\[12\] -fixed false -x 770 -y 57
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[56\] -fixed false -x 870 -y 127
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_CTRL_WRITE_1 -fixed false -x 878 -y 93
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/wr_en\[0\] -fixed false -x 903 -y 99
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_30\[65\] -fixed false -x 883 -y 132
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_18\[43\] -fixed false -x 978 -y 120
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[56\] -fixed false -x 768 -y 118
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[75\] -fixed false -x 983 -y 118
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/int_slaveAREADY -fixed false -x 764 -y 129
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[72\] -fixed false -x 856 -y 139
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk6.corepwm_pwm_gen/PWM_output_generation\[1\].genblk1.PWM_int\[1\] -fixed false -x 837 -y 40
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[12\] -fixed false -x 812 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[15\] -fixed false -x 774 -y 123
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[12\] -fixed false -x 973 -y 61
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[71\] -fixed false -x 974 -y 106
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[6\] -fixed false -x 931 -y 79
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[3\] -fixed false -x 855 -y 84
set_location -inst_name CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS_15_.gpin3 -fixed false -x 790 -y 67
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo\[7\] -fixed false -x 803 -y 145
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_2_RNIM7AM\[15\] -fixed false -x 780 -y 39
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[25\] -fixed false -x 966 -y 94
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[23\] -fixed false -x 765 -y 112
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[56\] -fixed false -x 771 -y 79
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[44\] -fixed false -x 989 -y 118
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/wr_en\[1\] -fixed false -x 922 -y 81
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[31\] -fixed false -x 833 -y 106
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[49\] -fixed false -x 918 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[20\] -fixed false -x 968 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[9\] -fixed false -x 947 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[27\] -fixed false -x 943 -y 52
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[7\] -fixed false -x 920 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[7\] -fixed false -x 819 -y 108
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/APB_ARBITER_0/in_prdata_0_a3_0_1\[23\] -fixed false -x 745 -y 69
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[60\] -fixed false -x 987 -y 121
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[21\] -fixed false -x 965 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0\[30\] -fixed false -x 806 -y 75
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_18\[15\] -fixed false -x 942 -y 45
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[27\] -fixed false -x 862 -y 136
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[1\] -fixed false -x 883 -y 124
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[36\] -fixed false -x 881 -y 64
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[69\] -fixed false -x 860 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/wr_en\[0\] -fixed false -x 849 -y 81
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[63\] -fixed false -x 817 -y 34
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[48\] -fixed false -x 749 -y 124
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[0\] -fixed false -x 935 -y 70
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[65\] -fixed false -x 926 -y 52
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/we_m1_e_i -fixed false -x 936 -y 57
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_6\[15\] -fixed false -x 948 -y 108
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[8\] -fixed false -x 817 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[10\] -fixed false -x 793 -y 102
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[26\] -fixed false -x 914 -y 121
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_0\[15\] -fixed false -x 793 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[21\] -fixed false -x 817 -y 124
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr\[1\] -fixed false -x 781 -y 118
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[8\] -fixed false -x 967 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_6_1\[13\] -fixed false -x 783 -y 81
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[35\] -fixed false -x 901 -y 142
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[28\] -fixed false -x 850 -y 73
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[30\] -fixed false -x 943 -y 100
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[0\] -fixed false -x 831 -y 79
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[23\] -fixed false -x 923 -y 67
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[41\] -fixed false -x 794 -y 25
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/fifoWr -fixed false -x 800 -y 141
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[6\] -fixed false -x 842 -y 31
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[17\] -fixed false -x 912 -y 40
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[4\] -fixed false -x 908 -y 81
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/prdata_9_iv_0\[0\] -fixed false -x 799 -y 78
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[20\] -fixed false -x 898 -y 124
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/un1_CH2_ACK_IRQ -fixed false -x 873 -y 75
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_plus1_1_axbxc7 -fixed false -x 797 -y 144
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[9\] -fixed false -x 868 -y 112
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/APB_ARBITER_0/in_prdata_0_a3_0\[23\] -fixed false -x 746 -y 69
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[65\] -fixed false -x 840 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[17\] -fixed false -x 783 -y 91
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_30\[17\] -fixed false -x 835 -y 132
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[49\] -fixed false -x 796 -y 37
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[39\] -fixed false -x 904 -y 46
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/_l1.read_data24_RNIR85A -fixed false -x 946 -y 72
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[1\] -fixed false -x 1005 -y 85
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_30\[8\] -fixed false -x 869 -y 135
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/_l1.read_data24_RNIT2DH -fixed false -x 903 -y 81
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[23\] -fixed false -x 845 -y 109
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[45\] -fixed false -x 892 -y 145
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/prdata_9_0_iv\[9\] -fixed false -x 873 -y 84
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[18\] -fixed false -x 933 -y 61
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[69\] -fixed false -x 901 -y 43
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[9\] -fixed false -x 875 -y 55
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_90_m2\[1\] -fixed false -x 899 -y 66
set_location -inst_name CAPE_inst_0/P9_GPIO_0/CoreGPIO_P9_0/CoreGPIO_P9_0/xhdl1.GEN_BITS_17_.gpin1 -fixed false -x 870 -y 10
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_0\[0\] -fixed false -x 809 -y 66
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/a_ready -fixed false -x 862 -y 87
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo\[3\] -fixed false -x 798 -y 148
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr\[0\] -fixed false -x 982 -y 124
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_2\[51\] -fixed false -x 942 -y 78
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[54\] -fixed false -x 778 -y 25
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[12\] -fixed false -x 861 -y 145
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_0_cZ\[6\] -fixed false -x 753 -y 63
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/prdata_9_0_iv\[5\] -fixed false -x 875 -y 75
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1\[31\] -fixed false -x 782 -y 57
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_18_m2\[4\] -fixed false -x 879 -y 96
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/currState_RNIF2751\[1\] -fixed false -x 902 -y 48
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_0\[2\] -fixed false -x 802 -y 87
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[28\] -fixed false -x 760 -y 28
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1\[0\].ram/mem_mem_3_0_RNO -fixed false -x 782 -y 132
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat85 -fixed false -x 990 -y 72
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[72\] -fixed false -x 935 -y 130
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[70\] -fixed false -x 877 -y 136
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[2\] -fixed false -x 817 -y 87
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[0\] -fixed false -x 884 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/_l1.read_data24 -fixed false -x 829 -y 78
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[17\] -fixed false -x 833 -y 133
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[23\] -fixed false -x 854 -y 46
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_18\[76\] -fixed false -x 972 -y 123
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_18\[11\] -fixed false -x 960 -y 48
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[29\] -fixed false -x 1005 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_6\[22\] -fixed false -x 786 -y 102
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[42\] -fixed false -x 842 -y 40
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_2\[61\] -fixed false -x 979 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[12\] -fixed false -x 787 -y 91
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[1\] -fixed false -x 855 -y 43
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1\[25\] -fixed false -x 755 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_0\[24\] -fixed false -x 877 -y 66
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr\[2\] -fixed false -x 806 -y 145
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full_1_sqmuxa_i_0 -fixed false -x 794 -y 141
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[6\] -fixed false -x 808 -y 40
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[40\] -fixed false -x 944 -y 136
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[16\] -fixed false -x 784 -y 34
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b\[3\] -fixed false -x 881 -y 82
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/_l1.read_data24_RNINMNT -fixed false -x 824 -y 90
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/APB_ARBITER_0/in_prdata_0_a3_0\[17\] -fixed false -x 779 -y 63
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[1\] -fixed false -x 859 -y 118
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_30\[65\] -fixed false -x 926 -y 51
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1\[26\] -fixed false -x 796 -y 60
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr\[0\] -fixed false -x 932 -y 130
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[0\] -fixed false -x 780 -y 58
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/_l1.read_data24 -fixed false -x 816 -y 90
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[20\] -fixed false -x 903 -y 61
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[18\] -fixed false -x 841 -y 73
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b\[4\] -fixed false -x 935 -y 73
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_6\[72\] -fixed false -x 901 -y 111
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[24\] -fixed false -x 901 -y 79
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_2\[62\] -fixed false -x 956 -y 138
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[56\] -fixed false -x 881 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[8\] -fixed false -x 912 -y 70
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[23\] -fixed false -x 998 -y 109
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[27\] -fixed false -x 859 -y 136
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/lnk_m_cs\[5\] -fixed false -x 847 -y 76
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_MBX_WRITE_RNO -fixed false -x 829 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/wr_en\[1\] -fixed false -x 857 -y 120
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[47\] -fixed false -x 1005 -y 97
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[69\] -fixed false -x 910 -y 112
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[25\] -fixed false -x 793 -y 31
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_2\[72\] -fixed false -x 925 -y 135
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[7\] -fixed false -x 964 -y 85
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA\[8\] -fixed false -x 756 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[0\] -fixed false -x 927 -y 85
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[53\] -fixed false -x 919 -y 85
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/m37_0_1_1 -fixed false -x 767 -y 48
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_10\[21\] -fixed false -x 785 -y 111
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[58\] -fixed false -x 796 -y 136
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0\[28\] -fixed false -x 771 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA\[12\] -fixed false -x 836 -y 115
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[51\] -fixed false -x 816 -y 34
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[44\] -fixed false -x 840 -y 145
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[45\] -fixed false -x 848 -y 145
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_2\[27\] -fixed false -x 941 -y 141
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_10\[38\] -fixed false -x 984 -y 135
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[0\] -fixed false -x 879 -y 72
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_enable_reg1_1_sqmuxa_0_a3 -fixed false -x 806 -y 57
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_7_iv_34_i_i_o2 -fixed false -x 935 -y 126
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[5\] -fixed false -x 987 -y 82
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_30\[36\] -fixed false -x 855 -y 129
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[5\] -fixed false -x 888 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[6\] -fixed false -x 857 -y 82
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[16\] -fixed false -x 952 -y 97
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_6\[32\] -fixed false -x 948 -y 81
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[12\] -fixed false -x 786 -y 43
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_ACK_2_sqmuxa_i -fixed false -x 879 -y 78
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[13\] -fixed false -x 906 -y 106
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[27\] -fixed false -x 791 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/m25 -fixed false -x 888 -y 63
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[67\] -fixed false -x 763 -y 91
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[18\] -fixed false -x 843 -y 64
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_22\[1\] -fixed false -x 1004 -y 84
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[5\] -fixed false -x 912 -y 100
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_2\[52\] -fixed false -x 943 -y 78
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_6_1\[18\] -fixed false -x 749 -y 102
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/currState_ns_0\[1\] -fixed false -x 941 -y 129
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[56\] -fixed false -x 774 -y 118
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[74\] -fixed false -x 973 -y 124
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[23\] -fixed false -x 875 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[19\] -fixed false -x 837 -y 85
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/prdata\[3\] -fixed false -x 818 -y 79
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[13\] -fixed false -x 952 -y 106
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[47\] -fixed false -x 755 -y 91
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[50\] -fixed false -x 802 -y 34
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_enable_reg1\[1\] -fixed false -x 787 -y 64
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[74\] -fixed false -x 964 -y 112
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_18\[40\] -fixed false -x 943 -y 135
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/prdata\[2\] -fixed false -x 869 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[11\] -fixed false -x 790 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[4\] -fixed false -x 856 -y 84
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[60\] -fixed false -x 885 -y 127
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/prdata\[19\] -fixed false -x 759 -y 73
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_6\[26\] -fixed false -x 797 -y 117
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[36\] -fixed false -x 981 -y 70
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_2\[19\] -fixed false -x 777 -y 51
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1_0_wmux_0_RNIE6KP\[30\] -fixed false -x 836 -y 72
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat15 -fixed false -x 955 -y 81
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_18\[21\] -fixed false -x 973 -y 108
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_2\[62\] -fixed false -x 974 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata\[1\] -fixed false -x 886 -y 108
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_30\[33\] -fixed false -x 919 -y 51
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_2\[28\] -fixed false -x 778 -y 42
set_location -inst_name CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_12_1 -fixed false -x 722 -y 215
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[57\] -fixed false -x 937 -y 133
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_34\[3\] -fixed false -x 978 -y 63
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA\[14\] -fixed false -x 806 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[31\] -fixed false -x 835 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[18\] -fixed false -x 747 -y 100
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[67\] -fixed false -x 992 -y 100
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[31\] -fixed false -x 865 -y 40
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_30\[14\] -fixed false -x 853 -y 144
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_18\[41\] -fixed false -x 938 -y 135
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA\[26\] -fixed false -x 758 -y 100
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[14\] -fixed false -x 869 -y 58
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[29\] -fixed false -x 861 -y 124
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_10\[44\] -fixed false -x 990 -y 138
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[21\] -fixed false -x 963 -y 130
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[20\] -fixed false -x 950 -y 79
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[52\] -fixed false -x 831 -y 151
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/control\[9\] -fixed false -x 851 -y 79
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/control\[1\] -fixed false -x 869 -y 79
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[2\] -fixed false -x 955 -y 91
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[62\] -fixed false -x 931 -y 52
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[38\] -fixed false -x 943 -y 124
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[57\] -fixed false -x 980 -y 76
set_location -inst_name CAPE_inst_0/P9_GPIO_0/CoreGPIO_P9_0/CoreGPIO_P9_0/xhdl1.GEN_BITS_17_.gpin3 -fixed false -x 761 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/N_2379_i -fixed false -x 870 -y 105
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/ack_irq_b -fixed false -x 888 -y 66
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_1\[12\] -fixed false -x 814 -y 72
set_location -inst_name CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS_15_.gpin1 -fixed false -x 783 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[14\] -fixed false -x 818 -y 105
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk5.brs/sDat_26\[8\] -fixed false -x 953 -y 117
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_VALID_81_iv -fixed false -x 934 -y 66
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/m70 -fixed false -x 764 -y 108
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[24\] -fixed false -x 967 -y 109
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[21\] -fixed false -x 915 -y 43
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_22\[71\] -fixed false -x 974 -y 105
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[57\] -fixed false -x 868 -y 145
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/valid_bc -fixed false -x 871 -y 105
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[28\] -fixed false -x 919 -y 121
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[61\] -fixed false -x 864 -y 40
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/last_raddr\[12\] -fixed false -x 767 -y 94
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/control\[5\] -fixed false -x 824 -y 79
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[70\] -fixed false -x 985 -y 64
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[69\] -fixed false -x 973 -y 106
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b\[3\] -fixed false -x 907 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA\[16\] -fixed false -x 831 -y 115
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/ack_irq_b -fixed false -x 873 -y 96
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[14\] -fixed false -x 980 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3\[10\] -fixed false -x 770 -y 102
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_30\[37\] -fixed false -x 978 -y 66
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[48\] -fixed false -x 787 -y 40
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[31\] -fixed false -x 943 -y 61
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[18\] -fixed false -x 947 -y 55
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_36\[11\] -fixed false -x 906 -y 93
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[26\] -fixed false -x 880 -y 49
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[40\] -fixed false -x 762 -y 37
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[30\] -fixed false -x 962 -y 76
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b\[3\] -fixed false -x 881 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_63_m2\[5\] -fixed false -x 849 -y 84
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[32\] -fixed false -x 787 -y 139
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[51\] -fixed false -x 930 -y 46
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_2\[38\] -fixed false -x 925 -y 141
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[28\] -fixed false -x 969 -y 136
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_10\[13\] -fixed false -x 937 -y 111
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[16\] -fixed false -x 820 -y 31
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[42\] -fixed false -x 983 -y 73
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_63_0_a2\[11\] -fixed false -x 912 -y 57
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[4\] -fixed false -x 773 -y 37
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[27\] -fixed false -x 887 -y 114
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_6\[50\] -fixed false -x 806 -y 90
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/m23_2_1 -fixed false -x 790 -y 51
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[19\] -fixed false -x 840 -y 109
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[44\] -fixed false -x 846 -y 127
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[56\] -fixed false -x 895 -y 133
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[7\] -fixed false -x 963 -y 85
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[25\] -fixed false -x 821 -y 73
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a\[3\] -fixed false -x 876 -y 97
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[35\] -fixed false -x 801 -y 133
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_MP_RNO -fixed false -x 865 -y 102
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/currState\[1\] -fixed false -x 756 -y 130
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[5\] -fixed false -x 749 -y 28
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[6\] -fixed false -x 785 -y 123
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[4\] -fixed false -x 936 -y 82
set_location -inst_name CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS_14_.gpin2 -fixed false -x 747 -y 25
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/lnk_m_cs\[18\] -fixed false -x 744 -y 94
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[41\] -fixed false -x 1002 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/prdata\[2\] -fixed false -x 866 -y 79
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk5.brs/sDat\[2\] -fixed false -x 941 -y 121
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr\[4\] -fixed false -x 808 -y 145
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_6_1\[20\] -fixed false -x 774 -y 90
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_54_m2\[5\] -fixed false -x 831 -y 81
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA\[24\] -fixed false -x 894 -y 97
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[55\] -fixed false -x 891 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_VALID_18_iv_0_0_tz -fixed false -x 878 -y 105
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/control\[4\] -fixed false -x 867 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_CTRL_READ_RNO -fixed false -x 927 -y 66
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PREADY_10_1_1 -fixed false -x 845 -y 90
set_location -inst_name CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_8 -fixed false -x 831 -y 73
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[25\] -fixed false -x 854 -y 22
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[53\] -fixed false -x 777 -y 46
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[23\] -fixed false -x 873 -y 109
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_30\[54\] -fixed false -x 889 -y 132
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[5\] -fixed false -x 798 -y 58
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_6\[60\] -fixed false -x 929 -y 117
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_posedge_reg_0_sqmuxa_0_a2 -fixed false -x 759 -y 30
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/_l1.read_data24_RNIVIOH -fixed false -x 892 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[9\] -fixed false -x 852 -y 60
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[7\] -fixed false -x 914 -y 91
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[17\] -fixed false -x 786 -y 19
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_1\[29\] -fixed false -x 773 -y 66
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_8_a3_2\[0\] -fixed false -x 756 -y 57
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_AIE9_1 -fixed false -x 942 -y 66
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_AIE9_or -fixed false -x 888 -y 87
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_MBX_WRITE -fixed false -x 855 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[15\] -fixed false -x 829 -y 103
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[20\] -fixed false -x 757 -y 31
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[60\] -fixed false -x 979 -y 133
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[49\] -fixed false -x 869 -y 43
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a\[2\] -fixed false -x 819 -y 88
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_18\[60\] -fixed false -x 930 -y 132
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[47\] -fixed false -x 814 -y 28
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_8_RNO\[0\] -fixed false -x 789 -y 48
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[60\] -fixed false -x 893 -y 133
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[6\] -fixed false -x 798 -y 55
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[20\] -fixed false -x 911 -y 37
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_8_a3_2_1_0\[0\] -fixed false -x 757 -y 57
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[25\] -fixed false -x 822 -y 121
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[20\] -fixed false -x 966 -y 109
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[44\] -fixed false -x 990 -y 118
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/m73 -fixed false -x 817 -y 93
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty14_a_4_ac0_1_RNIGTB91 -fixed false -x 992 -y 126
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[7\] -fixed false -x 834 -y 61
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[14\] -fixed false -x 846 -y 112
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[25\] -fixed false -x 924 -y 106
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[9\] -fixed false -x 847 -y 130
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr_RNI7SVO1\[6\] -fixed false -x 829 -y 144
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[19\] -fixed false -x 956 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/prdata_9_0_iv\[3\] -fixed false -x 874 -y 96
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[25\] -fixed false -x 887 -y 130
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_90_m3\[4\] -fixed false -x 918 -y 63
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[37\] -fixed false -x 871 -y 130
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_1\[25\] -fixed false -x 792 -y 66
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata\[5\] -fixed false -x 836 -y 78
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[47\] -fixed false -x 915 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_3\[15\] -fixed false -x 787 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[25\] -fixed false -x 933 -y 106
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_2\[40\] -fixed false -x 920 -y 138
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[17\] -fixed false -x 841 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[2\] -fixed false -x 889 -y 109
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[55\] -fixed false -x 914 -y 85
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_18\[61\] -fixed false -x 931 -y 132
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_2\[8\] -fixed false -x 777 -y 39
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_6\[44\] -fixed false -x 916 -y 84
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2\[1\] -fixed false -x 771 -y 63
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_2\[29\] -fixed false -x 770 -y 66
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[10\] -fixed false -x 915 -y 102
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[43\] -fixed false -x 1007 -y 97
set_location -inst_name CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS\[12\].APB_32.GPOUT_reg\[12\] -fixed false -x 753 -y 43
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[6\] -fixed false -x 904 -y 55
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_minus1_c4_a0 -fixed false -x 772 -y 135
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[22\] -fixed false -x 895 -y 100
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a\[4\] -fixed false -x 851 -y 85
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_18\[74\] -fixed false -x 973 -y 123
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_3\[13\] -fixed false -x 762 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[5\] -fixed false -x 860 -y 121
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[24\] -fixed false -x 909 -y 73
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[26\] -fixed false -x 836 -y 37
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/currState_RNIAR5N\[1\] -fixed false -x 981 -y 117
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[17\] -fixed false -x 841 -y 102
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_2\[25\] -fixed false -x 795 -y 69
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[16\] -fixed false -x 907 -y 37
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[29\] -fixed false -x 976 -y 130
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[2\] -fixed false -x 778 -y 31
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty14_a_4_ac0_1_RNIUTM01 -fixed false -x 915 -y 129
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/PCIESS_LANE0_Pipe_AXI0 -fixed false -x 1009 -y 47
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[12\] -fixed false -x 847 -y 121
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[43\] -fixed false -x 893 -y 130
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[20\] -fixed false -x 822 -y 64
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[4\] -fixed false -x 871 -y 136
set_location -inst_name CLOCKS_AND_RESETS_inst_0/OSCILLATOR_160MHz_inst_0/OSCILLATOR_160MHz_0/I_OSC_160_INT -fixed false -x 724 -y 0
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[48\] -fixed false -x 845 -y 37
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[59\] -fixed false -x 975 -y 142
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_34\[8\] -fixed false -x 991 -y 57
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_81_m3\[1\] -fixed false -x 903 -y 84
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full7_a_4_ac0_5_RNIPGVE -fixed false -x 781 -y 129
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[15\] -fixed false -x 871 -y 118
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0\[5\] -fixed false -x 808 -y 72
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[50\] -fixed false -x 953 -y 52
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[19\] -fixed false -x 937 -y 106
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_90_m3\[5\] -fixed false -x 899 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_AIE9_1 -fixed false -x 925 -y 63
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_plus1_1_axbxc5 -fixed false -x 765 -y 135
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata\[4\] -fixed false -x 935 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[9\] -fixed false -x 876 -y 111
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[2\] -fixed false -x 937 -y 73
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[2\] -fixed false -x 980 -y 52
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[44\] -fixed false -x 845 -y 127
set_location -inst_name CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_5 -fixed false -x 748 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[27\] -fixed false -x 826 -y 76
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_VALID_0 -fixed false -x 879 -y 105
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[22\] -fixed false -x 746 -y 100
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[16\] -fixed false -x 801 -y 99
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_6\[28\] -fixed false -x 961 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[31\] -fixed false -x 836 -y 106
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[20\] -fixed false -x 870 -y 64
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[69\] -fixed false -x 917 -y 118
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[11\] -fixed false -x 862 -y 76
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[23\] -fixed false -x 923 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_10\[31\] -fixed false -x 790 -y 105
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNO\[0\] -fixed false -x 925 -y 129
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_45_0_a2\[20\] -fixed false -x 901 -y 102
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_6\[12\] -fixed false -x 944 -y 75
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[4\] -fixed false -x 985 -y 58
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[6\] -fixed false -x 764 -y 31
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/prdata\[1\] -fixed false -x 863 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[1\] -fixed false -x 829 -y 79
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_1/IHC_APB_0/u_mux_p_to_b3/iPRDATA27 -fixed false -x 768 -y 72
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1\[26\] -fixed false -x 790 -y 45
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_2\[41\] -fixed false -x 865 -y 129
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_2\[26\] -fixed false -x 796 -y 69
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[53\] -fixed false -x 853 -y 40
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[14\] -fixed false -x 865 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_54_0_a2\[8\] -fixed false -x 836 -y 108
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_MP -fixed false -x 871 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_36\[31\] -fixed false -x 905 -y 93
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_WRITE_VALID -fixed false -x 862 -y 79
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[19\] -fixed false -x 993 -y 82
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[22\] -fixed false -x 859 -y 55
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[12\] -fixed false -x 780 -y 31
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/control\[7\] -fixed false -x 858 -y 97
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full7_a_4_ac0_7_RNIG3UL -fixed false -x 964 -y 123
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[15\] -fixed false -x 832 -y 58
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[12\] -fixed false -x 946 -y 76
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[21\] -fixed false -x 966 -y 85
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/prdata\[10\] -fixed false -x 756 -y 73
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[33\] -fixed false -x 777 -y 61
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/_l1.read_data24_RNI66J81 -fixed false -x 923 -y 78
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[48\] -fixed false -x 946 -y 88
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_WRITE_VALID_0_sqmuxa_0_a2_0 -fixed false -x 841 -y 93
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_8_a2_0\[0\] -fixed false -x 761 -y 57
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_6_1\[26\] -fixed false -x 792 -y 117
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[17\] -fixed false -x 853 -y 73
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_MSG_READ_RNO -fixed false -x 840 -y 87
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[28\] -fixed false -x 894 -y 55
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[23\] -fixed false -x 951 -y 63
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[33\] -fixed false -x 979 -y 121
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[1\] -fixed false -x 902 -y 67
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[26\] -fixed false -x 1000 -y 112
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[30\] -fixed false -x 834 -y 127
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat75_fast -fixed false -x 890 -y 126
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/nextState_0\[0\] -fixed false -x 972 -y 117
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/m128 -fixed false -x 754 -y 57
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_22\[3\] -fixed false -x 991 -y 81
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[22\] -fixed false -x 796 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[25\] -fixed false -x 863 -y 112
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_VALID -fixed false -x 862 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[27\] -fixed false -x 821 -y 124
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[23\] -fixed false -x 885 -y 112
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_7_0_iv_1_98_i_m2 -fixed false -x 1002 -y 126
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/_l0.read_data20 -fixed false -x 919 -y 81
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/pwm_enable_reg_Z\[1\] -fixed false -x 768 -y 64
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[53\] -fixed false -x 877 -y 46
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[0\] -fixed false -x 814 -y 46
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[22\] -fixed false -x 826 -y 37
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_MSG_READ -fixed false -x 868 -y 106
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[25\] -fixed false -x 953 -y 145
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[39\] -fixed false -x 864 -y 130
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[35\] -fixed false -x 928 -y 124
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_WRITE_VALID -fixed false -x 853 -y 82
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_63_0_a2\[26\] -fixed false -x 908 -y 57
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_MP_RNO -fixed false -x 943 -y 93
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_30\[53\] -fixed false -x 900 -y 147
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[5\] -fixed false -x 853 -y 118
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[12\] -fixed false -x 920 -y 58
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[12\] -fixed false -x 788 -y 91
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr\[4\] -fixed false -x 772 -y 127
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[3\] -fixed false -x 776 -y 31
set_location -inst_name CAPE_inst_0/P9_GPIO_0/CoreGPIO_P9_0/CoreGPIO_P9_0/xhdl1.GEN_BITS_10_.gpin1 -fixed false -x 749 -y 43
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[6\] -fixed false -x 824 -y 82
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[11\] -fixed false -x 832 -y 118
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_a11_5\[5\] -fixed false -x 807 -y 72
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_46\[57\] -fixed false -x 901 -y 123
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA\[14\] -fixed false -x 938 -y 97
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[40\] -fixed false -x 902 -y 121
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[5\] -fixed false -x 782 -y 25
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_42\[72\] -fixed false -x 855 -y 138
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[22\] -fixed false -x 980 -y 133
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[24\] -fixed false -x 938 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[4\] -fixed false -x 889 -y 103
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_10\[34\] -fixed false -x 967 -y 135
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[30\] -fixed false -x 746 -y 124
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[25\] -fixed false -x 881 -y 37
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[49\] -fixed false -x 1000 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA\[27\] -fixed false -x 931 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[29\] -fixed false -x 915 -y 70
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_30\[34\] -fixed false -x 919 -y 123
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[5\] -fixed false -x 881 -y 73
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b\[1\] -fixed false -x 876 -y 82
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_30\[20\] -fixed false -x 895 -y 45
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA_9_0_a3\[29\] -fixed false -x 790 -y 93
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/genblk1.pcie_0_perst_out5_0_a2_13 -fixed false -x 753 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[7\] -fixed false -x 875 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_VALID_1 -fixed false -x 841 -y 87
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA\[25\] -fixed false -x 917 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[13\] -fixed false -x 947 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[12\] -fixed false -x 962 -y 99
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[46\] -fixed false -x 882 -y 139
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/m160_1_1 -fixed false -x 817 -y 57
set_location -inst_name CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0_DELAY -fixed false -x 739 -y 214
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[12\] -fixed false -x 864 -y 111
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[75\] -fixed false -x 902 -y 112
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[29\] -fixed false -x 897 -y 64
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[9\] -fixed false -x 813 -y 31
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[21\] -fixed false -x 816 -y 105
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_AIE9_or_0_0 -fixed false -x 871 -y 84
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[18\] -fixed false -x 829 -y 58
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr\[3\] -fixed false -x 771 -y 127
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[0\] -fixed false -x 882 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[14\] -fixed false -x 804 -y 94
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_WRITE_VALID_1 -fixed false -x 856 -y 87
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[28\] -fixed false -x 878 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[4\] -fixed false -x 903 -y 75
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[38\] -fixed false -x 984 -y 136
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[23\] -fixed false -x 888 -y 52
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[10\] -fixed false -x 770 -y 120
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[9\] -fixed false -x 813 -y 37
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_VALID_3_sqmuxa_i_0_0 -fixed false -x 907 -y 96
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[41\] -fixed false -x 756 -y 127
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_2\[3\] -fixed false -x 791 -y 48
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/last_raddr\[19\] -fixed false -x 760 -y 97
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[16\] -fixed false -x 916 -y 40
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_2\[58\] -fixed false -x 954 -y 138
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[6\] -fixed false -x 963 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_VALID_0_sqmuxa_i_i_a2 -fixed false -x 900 -y 87
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_30\[38\] -fixed false -x 828 -y 150
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[40\] -fixed false -x 892 -y 118
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_30\[40\] -fixed false -x 979 -y 66
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo\[0\] -fixed false -x 951 -y 133
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_ACK_RNO -fixed false -x 906 -y 72
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[32\] -fixed false -x 944 -y 124
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_6\[3\] -fixed false -x 802 -y 84
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[15\] -fixed false -x 854 -y 61
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_plus1_1_axbxc3 -fixed false -x 1000 -y 126
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata\[3\] -fixed false -x 876 -y 108
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[14\] -fixed false -x 832 -y 124
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_10\[9\] -fixed false -x 843 -y 129
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[44\] -fixed false -x 1002 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_MP -fixed false -x 900 -y 73
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[28\] -fixed false -x 778 -y 43
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_34\[64\] -fixed false -x 986 -y 63
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_63_m2\[5\] -fixed false -x 928 -y 72
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[49\] -fixed false -x 851 -y 40
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[27\] -fixed false -x 801 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a\[0\] -fixed false -x 821 -y 88
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk5.brs/currState\[1\] -fixed false -x 1008 -y 97
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[43\] -fixed false -x 812 -y 130
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr_RNI42AC\[6\] -fixed false -x 920 -y 135
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_VALID_1 -fixed false -x 920 -y 78
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_WRITE_VALID_1 -fixed false -x 884 -y 93
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_30\[22\] -fixed false -x 835 -y 147
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1\[0\].ram/mem_G_8 -fixed false -x 781 -y 132
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/nextState_0\[0\] -fixed false -x 940 -y 87
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1\[11\] -fixed false -x 798 -y 57
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[47\] -fixed false -x 793 -y 52
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_MP -fixed false -x 899 -y 76
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA\[9\] -fixed false -x 810 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_6_1\[10\] -fixed false -x 768 -y 102
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_18\[46\] -fixed false -x 997 -y 120
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_18\[72\] -fixed false -x 975 -y 123
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[21\] -fixed false -x 807 -y 37
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_3\[23\] -fixed false -x 795 -y 81
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/prdata\[4\] -fixed false -x 868 -y 88
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata\[2\] -fixed false -x 852 -y 84
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_CTRL_READ_RNO -fixed false -x 891 -y 87
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_18\[27\] -fixed false -x 974 -y 108
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_46\[21\] -fixed false -x 871 -y 99
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[8\] -fixed false -x 829 -y 31
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[62\] -fixed false -x 794 -y 37
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[4\] -fixed false -x 915 -y 67
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/un1_rdt_r_shft_i_a3_0 -fixed false -x 758 -y 93
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_3\[4\] -fixed false -x 811 -y 72
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[41\] -fixed false -x 814 -y 58
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[17\] -fixed false -x 894 -y 84
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[2\] -fixed false -x 899 -y 109
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_2\[3\] -fixed false -x 811 -y 60
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA\[1\] -fixed false -x 935 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/m75 -fixed false -x 751 -y 108
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[27\] -fixed false -x 802 -y 103
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1\[0\] -fixed false -x 743 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_0\[7\] -fixed false -x 930 -y 60
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[4\] -fixed false -x 841 -y 52
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[17\] -fixed false -x 984 -y 127
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_CTRL_WRITE_1 -fixed false -x 859 -y 90
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/valid_a -fixed false -x 880 -y 94
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[22\] -fixed false -x 847 -y 64
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[25\] -fixed false -x 773 -y 28
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[20\] -fixed false -x 814 -y 34
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[24\] -fixed false -x 827 -y 124
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_MPIE -fixed false -x 878 -y 88
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[23\] -fixed false -x 839 -y 37
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[7\] -fixed false -x 828 -y 106
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/_l1.read_data24_RNIPAGO -fixed false -x 886 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_81_m2\[4\] -fixed false -x 902 -y 69
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_minus1_axbxc3 -fixed false -x 799 -y 147
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/currState_RNIENV9_1\[1\] -fixed false -x 945 -y 129
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[14\] -fixed false -x 914 -y 106
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_46\[63\] -fixed false -x 883 -y 126
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[24\] -fixed false -x 750 -y 121
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[24\] -fixed false -x 975 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_36\[14\] -fixed false -x 904 -y 93
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[27\] -fixed false -x 942 -y 40
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PREADY_10_2 -fixed false -x 844 -y 90
set_location -inst_name CLOCKS_AND_RESETS_inst_0/PCIe_CLK_LOCK -fixed false -x 871 -y 63
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[22\] -fixed false -x 832 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[29\] -fixed false -x 813 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA_9_0_a2\[25\] -fixed false -x 890 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[20\] -fixed false -x 770 -y 124
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[4\] -fixed false -x 735 -y 28
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1\[25\] -fixed false -x 777 -y 42
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_2\[7\] -fixed false -x 744 -y 36
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[15\] -fixed false -x 801 -y 97
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNICRON2\[6\] -fixed false -x 771 -y 129
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[28\] -fixed false -x 844 -y 73
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[62\] -fixed false -x 906 -y 124
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full -fixed false -x 1016 -y 124
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[0\] -fixed false -x 856 -y 37
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_2\[9\] -fixed false -x 973 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a\[3\] -fixed false -x 816 -y 88
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA\[11\] -fixed false -x 757 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_6_1\[22\] -fixed false -x 785 -y 102
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[32\] -fixed false -x 952 -y 82
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/lnk_m_wdata_iv_3\[1\] -fixed false -x 865 -y 51
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_18\[9\] -fixed false -x 944 -y 45
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[69\] -fixed false -x 777 -y 118
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[26\] -fixed false -x 959 -y 127
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[21\] -fixed false -x 785 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[8\] -fixed false -x 891 -y 111
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[51\] -fixed false -x 921 -y 49
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty14_a_4_ac0_1_RNI71CK1 -fixed false -x 968 -y 126
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[17\] -fixed false -x 778 -y 91
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/un1_rdt_r_shft_i_a3_0_RNI7R2Q -fixed false -x 744 -y 93
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[7\] -fixed false -x 832 -y 106
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[31\] -fixed false -x 948 -y 145
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_0\[19\] -fixed false -x 878 -y 66
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[26\] -fixed false -x 971 -y 130
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[47\] -fixed false -x 807 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[21\] -fixed false -x 843 -y 111
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[52\] -fixed false -x 897 -y 139
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[30\] -fixed false -x 799 -y 43
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/PCIESS_LANE1_Pipe_AXI1 -fixed false -x 1008 -y 47
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/APB_ARBITER_0/in_prdata_0_a3_0_1\[26\] -fixed false -x 795 -y 60
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[2\] -fixed false -x 868 -y 55
set_location -inst_name CAPE_inst_0/P9_GPIO_0/CoreGPIO_P9_0/CoreGPIO_P9_0/xhdl1.GEN_BITS_10_.gpin3 -fixed false -x 749 -y 73
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1\[27\] -fixed false -x 799 -y 60
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[2\] -fixed false -x 783 -y 34
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_5\[2\] -fixed false -x 794 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[3\] -fixed false -x 855 -y 115
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b\[5\] -fixed false -x 877 -y 82
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/APB_ARBITER_0/in_prdata_0_a3_0\[7\] -fixed false -x 754 -y 48
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_2\[25\] -fixed false -x 953 -y 144
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[30\] -fixed false -x 781 -y 124
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[26\] -fixed false -x 934 -y 40
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[58\] -fixed false -x 855 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0\[0\] -fixed false -x 762 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[18\] -fixed false -x 931 -y 61
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_45_0_a2\[16\] -fixed false -x 906 -y 102
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[54\] -fixed false -x 895 -y 139
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_30\[40\] -fixed false -x 904 -y 132
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[34\] -fixed false -x 949 -y 82
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[14\] -fixed false -x 873 -y 58
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[11\] -fixed false -x 775 -y 123
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[55\] -fixed false -x 995 -y 85
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[27\] -fixed false -x 956 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_CTRL_READ -fixed false -x 893 -y 94
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[10\] -fixed false -x 979 -y 64
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_30\[6\] -fixed false -x 852 -y 144
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[25\] -fixed false -x 768 -y 28
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[24\] -fixed false -x 963 -y 88
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk5.brs/holdDat35 -fixed false -x 980 -y 120
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_3_sqmuxa_0_a3_0_a2 -fixed false -x 868 -y 93
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_3\[28\] -fixed false -x 776 -y 75
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[27\] -fixed false -x 828 -y 136
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1\[2\] -fixed false -x 810 -y 78
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[2\] -fixed false -x 892 -y 103
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_34\[58\] -fixed false -x 996 -y 63
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_81_m3\[0\] -fixed false -x 902 -y 84
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[12\] -fixed false -x 969 -y 64
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_30\[42\] -fixed false -x 944 -y 117
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[48\] -fixed false -x 843 -y 127
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[44\] -fixed false -x 757 -y 37
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[7\] -fixed false -x 957 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[13\] -fixed false -x 955 -y 49
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[14\] -fixed false -x 981 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[19\] -fixed false -x 805 -y 127
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[10\] -fixed false -x 807 -y 31
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[72\] -fixed false -x 855 -y 139
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[58\] -fixed false -x 882 -y 136
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[5\] -fixed false -x 961 -y 94
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[9\] -fixed false -x 867 -y 136
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[45\] -fixed false -x 749 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[6\] -fixed false -x 935 -y 106
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[64\] -fixed false -x 859 -y 40
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[17\] -fixed false -x 801 -y 46
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1\[8\] -fixed false -x 787 -y 42
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[10\] -fixed false -x 948 -y 61
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[31\] -fixed false -x 897 -y 55
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_22\[28\] -fixed false -x 1004 -y 111
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_18\[24\] -fixed false -x 943 -y 39
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/prdata\[7\] -fixed false -x 866 -y 88
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[20\] -fixed false -x 878 -y 61
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full7_a_4_ac0_7_RNIGNIA -fixed false -x 914 -y 129
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_10_1\[21\] -fixed false -x 784 -y 111
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[20\] -fixed false -x 818 -y 31
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_6_1\[16\] -fixed false -x 781 -y 99
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[10\] -fixed false -x 859 -y 145
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[1\] -fixed false -x 975 -y 61
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[8\] -fixed false -x 958 -y 55
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[11\] -fixed false -x 852 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata\[0\] -fixed false -x 882 -y 69
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[54\] -fixed false -x 959 -y 52
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_10\[73\] -fixed false -x 974 -y 132
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[15\] -fixed false -x 942 -y 46
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_2\[74\] -fixed false -x 931 -y 135
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/m242_2 -fixed false -x 794 -y 57
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[19\] -fixed false -x 824 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[13\] -fixed false -x 775 -y 106
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[31\] -fixed false -x 800 -y 19
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[61\] -fixed false -x 949 -y 139
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_plus1_1_axbxc4 -fixed false -x 959 -y 126
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full7_a_4_ac0_7 -fixed false -x 963 -y 123
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/lnk_m_cs\[7\] -fixed false -x 844 -y 76
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a\[4\] -fixed false -x 927 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a\[5\] -fixed false -x 877 -y 97
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[69\] -fixed false -x 981 -y 124
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[36\] -fixed false -x 874 -y 43
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/prdata_3_sqmuxa_or -fixed false -x 836 -y 87
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[22\] -fixed false -x 914 -y 94
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA_9\[2\] -fixed false -x 933 -y 93
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[17\] -fixed false -x 950 -y 63
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[13\] -fixed false -x 984 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PREADY_3_2_1 -fixed false -x 850 -y 87
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[49\] -fixed false -x 911 -y 121
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[40\] -fixed false -x 895 -y 118
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[22\] -fixed false -x 799 -y 73
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[20\] -fixed false -x 828 -y 118
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_1\[13\] -fixed false -x 794 -y 81
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/_l0.read_data20 -fixed false -x 942 -y 63
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[39\] -fixed false -x 796 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_0\[22\] -fixed false -x 884 -y 66
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_45_0_a2\[15\] -fixed false -x 750 -y 108
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[9\] -fixed false -x 818 -y 108
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_minus1_c5 -fixed false -x 784 -y 147
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[57\] -fixed false -x 799 -y 136
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[9\] -fixed false -x 758 -y 31
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/wr_en\[0\] -fixed false -x 879 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/prdata_RNO\[6\] -fixed false -x 793 -y 78
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/m10_1 -fixed false -x 791 -y 51
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[48\] -fixed false -x 879 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_VALID_90_iv -fixed false -x 937 -y 66
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[54\] -fixed false -x 877 -y 133
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[18\] -fixed false -x 835 -y 112
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[66\] -fixed false -x 993 -y 64
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[7\] -fixed false -x 978 -y 61
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat75 -fixed false -x 850 -y 138
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[56\] -fixed false -x 801 -y 136
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[37\] -fixed false -x 977 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_0\[10\] -fixed false -x 942 -y 60
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[1\] -fixed false -x 736 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[24\] -fixed false -x 814 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[13\] -fixed false -x 773 -y 124
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA_9_1\[2\] -fixed false -x 931 -y 93
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr_RNI0TC58\[7\] -fixed false -x 978 -y 126
set_location -inst_name CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS_7_.gpin1 -fixed false -x 746 -y 31
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[30\] -fixed false -x 791 -y 43
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[30\] -fixed false -x 828 -y 37
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_0_cZ\[10\] -fixed false -x 750 -y 81
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_VALID -fixed false -x 869 -y 106
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/lnk_m_addr_iv_2\[1\] -fixed false -x 758 -y 96
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[40\] -fixed false -x 917 -y 145
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_46\[43\] -fixed false -x 896 -y 48
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[15\] -fixed false -x 820 -y 118
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[22\] -fixed false -x 892 -y 124
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/m196 -fixed false -x 784 -y 54
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[16\] -fixed false -x 999 -y 85
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[6\] -fixed false -x 890 -y 111
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_22\[52\] -fixed false -x 996 -y 96
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[24\] -fixed false -x 849 -y 64
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_22\[24\] -fixed false -x 967 -y 108
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_54_0_a2\[16\] -fixed false -x 770 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a\[1\] -fixed false -x 933 -y 85
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[28\] -fixed false -x 937 -y 102
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[16\] -fixed false -x 770 -y 97
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[29\] -fixed false -x 924 -y 139
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[1\] -fixed false -x 747 -y 28
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1\[29\] -fixed false -x 763 -y 63
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[2\] -fixed false -x 924 -y 82
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[46\] -fixed false -x 803 -y 49
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[50\] -fixed false -x 760 -y 31
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[27\] -fixed false -x 891 -y 124
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[45\] -fixed false -x 911 -y 127
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_VALID_1 -fixed false -x 901 -y 96
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[27\] -fixed false -x 912 -y 52
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a\[1\] -fixed false -x 855 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[30\] -fixed false -x 915 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0\[7\] -fixed false -x 797 -y 63
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[1\] -fixed false -x 854 -y 43
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full7_a_4_ac0_7 -fixed false -x 818 -y 144
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[60\] -fixed false -x 916 -y 133
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[43\] -fixed false -x 905 -y 148
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[48\] -fixed false -x 931 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_2\[17\] -fixed false -x 775 -y 72
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[43\] -fixed false -x 801 -y 25
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[44\] -fixed false -x 995 -y 139
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[15\] -fixed false -x 997 -y 76
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/un1_rdt_r_shft_i_a3_4 -fixed false -x 745 -y 93
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[28\] -fixed false -x 892 -y 61
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[8\] -fixed false -x 770 -y 34
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/_l1.read_data24_RNIHGJ33 -fixed false -x 943 -y 69
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[42\] -fixed false -x 894 -y 130
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNIFU77\[4\] -fixed false -x 828 -y 144
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[72\] -fixed false -x 1007 -y 94
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1\[0\].ram/mem_G_2 -fixed false -x 806 -y 141
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[29\] -fixed false -x 887 -y 112
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_7_iv_0_19_i_i_a2_0_3 -fixed false -x 762 -y 138
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[5\] -fixed false -x 960 -y 94
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/prdata_2_sqmuxa -fixed false -x 792 -y 78
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_0_cZ\[15\] -fixed false -x 791 -y 66
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/currState_RNIPMH7\[1\] -fixed false -x 883 -y 135
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_18\[44\] -fixed false -x 990 -y 117
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[18\] -fixed false -x 848 -y 118
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[38\] -fixed false -x 762 -y 43
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_CTRL_READ_RNO_0 -fixed false -x 882 -y 105
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_30\[26\] -fixed false -x 830 -y 147
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[11\] -fixed false -x 838 -y 133
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[11\] -fixed false -x 912 -y 58
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_7_iv_0_19_i_i_a2_3 -fixed false -x 1004 -y 126
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0\[23\] -fixed false -x 804 -y 81
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[49\] -fixed false -x 851 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_CTRL_WRITE -fixed false -x 853 -y 88
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[3\] -fixed false -x 972 -y 91
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[40\] -fixed false -x 946 -y 133
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a\[0\] -fixed false -x 881 -y 85
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_i_a2_i_2\[8\] -fixed false -x 803 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_ACK_RNO -fixed false -x 875 -y 102
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/_l1.read_data24_RNIRI1H -fixed false -x 854 -y 84
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[3\] -fixed false -x 828 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[11\] -fixed false -x 840 -y 102
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_63_0_a2\[12\] -fixed false -x 919 -y 57
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA\[30\] -fixed false -x 762 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[29\] -fixed false -x 799 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_VALID_1_sqmuxa -fixed false -x 828 -y 93
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_30\[19\] -fixed false -x 864 -y 141
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[42\] -fixed false -x 860 -y 43
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[27\] -fixed false -x 953 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_VALID -fixed false -x 884 -y 106
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/APB_ARBITER_0/in_prdata_0_a3_0_1\[25\] -fixed false -x 747 -y 69
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[71\] -fixed false -x 976 -y 142
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[19\] -fixed false -x 923 -y 94
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_45_0_a2\[28\] -fixed false -x 764 -y 99
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[57\] -fixed false -x 835 -y 49
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_2\[5\] -fixed false -x 767 -y 42
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[13\] -fixed false -x 838 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[13\] -fixed false -x 848 -y 105
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[14\] -fixed false -x 829 -y 112
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/int_slaveVALID -fixed false -x 780 -y 126
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[59\] -fixed false -x 958 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[8\] -fixed false -x 756 -y 124
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[31\] -fixed false -x 970 -y 136
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[17\] -fixed false -x 961 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[7\] -fixed false -x 917 -y 94
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/currState\[0\] -fixed false -x 991 -y 109
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_46\[6\] -fixed false -x 881 -y 99
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[7\] -fixed false -x 857 -y 52
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_VALID_0 -fixed false -x 895 -y 93
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA_RNO_0\[4\] -fixed false -x 927 -y 90
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[18\] -fixed false -x 939 -y 145
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[52\] -fixed false -x 761 -y 49
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[25\] -fixed false -x 1004 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_54_m2\[0\] -fixed false -x 878 -y 72
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_2\[10\] -fixed false -x 753 -y 30
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[50\] -fixed false -x 755 -y 55
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_27_1\[0\] -fixed false -x 883 -y 102
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[25\] -fixed false -x 840 -y 61
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[24\] -fixed false -x 754 -y 94
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[74\] -fixed false -x 965 -y 112
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[7\] -fixed false -x 827 -y 85
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[5\] -fixed false -x 862 -y 85
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[50\] -fixed false -x 958 -y 130
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[32\] -fixed false -x 812 -y 55
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_plus1_1_ac0_7 -fixed false -x 800 -y 147
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[9\] -fixed false -x 794 -y 91
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_2\[19\] -fixed false -x 979 -y 111
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[9\] -fixed false -x 797 -y 127
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_VALID_0 -fixed false -x 874 -y 105
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_22\[38\] -fixed false -x 997 -y 99
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[15\] -fixed false -x 913 -y 73
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[17\] -fixed false -x 900 -y 94
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/FIC3_INITIATOR_inst_0/FIC3_INITIATOR_0/iPSELS_0_a3\[2\] -fixed false -x 770 -y 84
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_negedge_reg_1_sqmuxa_0_a2_0 -fixed false -x 765 -y 57
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[26\] -fixed false -x 897 -y 46
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[46\] -fixed false -x 849 -y 43
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_6_1\[12\] -fixed false -x 784 -y 81
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk6.corepwm_pwm_gen/PWM_output_generation\[1\].genblk1.un1_pwm_enable_reg -fixed false -x 862 -y 63
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[7\] -fixed false -x 962 -y 85
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_2\[13\] -fixed false -x 776 -y 48
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[10\] -fixed false -x 857 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_VALID_1_sqmuxa -fixed false -x 926 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[0\] -fixed false -x 859 -y 85
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1_0_wmux_0_RNII6GP\[14\] -fixed false -x 801 -y 51
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b\[1\] -fixed false -x 876 -y 109
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[10\] -fixed false -x 810 -y 52
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[24\] -fixed false -x 892 -y 111
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_30\[61\] -fixed false -x 856 -y 129
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[6\] -fixed false -x 840 -y 118
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_minus1_c4_a0 -fixed false -x 961 -y 132
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[34\] -fixed false -x 939 -y 124
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[17\] -fixed false -x 950 -y 64
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[43\] -fixed false -x 983 -y 121
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_3\[1\] -fixed false -x 796 -y 63
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_5\[6\] -fixed false -x 794 -y 72
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[17\] -fixed false -x 802 -y 31
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1_0_wmux_0_RNIOEIP\[26\] -fixed false -x 822 -y 69
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_1\[7\] -fixed false -x 765 -y 48
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[14\] -fixed false -x 946 -y 46
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_30\[9\] -fixed false -x 868 -y 135
set_location -inst_name M2_INTERFACE_0/AXI_ADDRESS_SHIM_0/WRITE_OFFSET -fixed false -x 934 -y 51
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[0\] -fixed false -x 914 -y 100
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_46\[36\] -fixed false -x 876 -y 63
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[53\] -fixed false -x 842 -y 127
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[23\] -fixed false -x 859 -y 60
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_CTRL_READ_RNO_0 -fixed false -x 857 -y 99
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty14_a_4_ac0_1_RNIFQAM -fixed false -x 913 -y 129
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_81_m2\[5\] -fixed false -x 901 -y 69
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[75\] -fixed false -x 932 -y 136
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[24\] -fixed false -x 852 -y 130
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[62\] -fixed false -x 911 -y 124
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[10\] -fixed false -x 855 -y 133
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_54_0_a2\[12\] -fixed false -x 749 -y 93
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[5\] -fixed false -x 944 -y 73
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[26\] -fixed false -x 930 -y 112
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_34\[31\] -fixed false -x 1014 -y 69
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[44\] -fixed false -x 916 -y 85
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/prdata_9_0_iv\[8\] -fixed false -x 864 -y 84
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[29\] -fixed false -x 858 -y 22
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_0\[3\] -fixed false -x 937 -y 63
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[12\] -fixed false -x 977 -y 61
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[31\] -fixed false -x 835 -y 136
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[2\] -fixed false -x 974 -y 97
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo\[2\] -fixed false -x 797 -y 148
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[12\] -fixed false -x 892 -y 136
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[27\] -fixed false -x 856 -y 55
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/control\[0\] -fixed false -x 884 -y 88
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[30\] -fixed false -x 961 -y 99
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[11\] -fixed false -x 905 -y 103
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[67\] -fixed false -x 881 -y 52
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_30\[46\] -fixed false -x 901 -y 147
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[32\] -fixed false -x 799 -y 130
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[18\] -fixed false -x 817 -y 73
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_4\[9\] -fixed false -x 805 -y 69
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[17\] -fixed false -x 977 -y 64
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[40\] -fixed false -x 992 -y 76
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[54\] -fixed false -x 756 -y 25
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk6.corepwm_pwm_gen/PWM_output_generation\[1\].genblk1.PWM_int17 -fixed false -x 830 -y 42
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[49\] -fixed false -x 827 -y 127
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[12\] -fixed false -x 774 -y 105
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_30\[10\] -fixed false -x 859 -y 144
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[46\] -fixed false -x 849 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[5\] -fixed false -x 853 -y 103
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[6\] -fixed false -x 988 -y 82
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[6\] -fixed false -x 812 -y 79
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[33\] -fixed false -x 971 -y 73
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[23\] -fixed false -x 979 -y 85
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_22\[34\] -fixed false -x 998 -y 108
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_27_m2\[4\] -fixed false -x 852 -y 102
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[22\] -fixed false -x 913 -y 94
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk5.brs/sDat_26\[9\] -fixed false -x 950 -y 117
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/genblk1.pcie_0_perst_out5_0_a2_18 -fixed false -x 745 -y 96
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_2\[30\] -fixed false -x 775 -y 78
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_0\[4\] -fixed false -x 878 -y 69
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[33\] -fixed false -x 885 -y 64
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_10\[22\] -fixed false -x 980 -y 132
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[15\] -fixed false -x 901 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_CTRL_READ_RNO -fixed false -x 908 -y 87
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[51\] -fixed false -x 947 -y 118
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_30\[60\] -fixed false -x 930 -y 51
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[5\] -fixed false -x 978 -y 97
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/currState\[1\] -fixed false -x 889 -y 127
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[72\] -fixed false -x 911 -y 112
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_MP -fixed false -x 942 -y 94
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[29\] -fixed false -x 848 -y 58
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[27\] -fixed false -x 777 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_AIE_1_sqmuxa_i -fixed false -x 885 -y 93
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_2\[58\] -fixed false -x 913 -y 144
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PREADY_6_2 -fixed false -x 843 -y 90
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[46\] -fixed false -x 998 -y 121
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[37\] -fixed false -x 797 -y 49
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr\[1\] -fixed false -x 926 -y 130
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[38\] -fixed false -x 939 -y 118
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_6\[70\] -fixed false -x 906 -y 111
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA\[25\] -fixed false -x 830 -y 115
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[34\] -fixed false -x 919 -y 124
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_2\[19\] -fixed false -x 786 -y 72
set_location -inst_name CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_4 -fixed false -x 721 -y 0
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[21\] -fixed false -x 845 -y 61
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO\[7\] -fixed false -x 761 -y 138
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[27\] -fixed false -x 969 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[24\] -fixed false -x 798 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_5\[0\] -fixed false -x 804 -y 66
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_7_iv_0_19_i_i_a2_1_0 -fixed false -x 957 -y 132
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[23\] -fixed false -x 865 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[0\] -fixed false -x 913 -y 76
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_MSG_READ_RNO -fixed false -x 909 -y 87
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[45\] -fixed false -x 888 -y 49
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_18\[37\] -fixed false -x 954 -y 45
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[12\] -fixed false -x 883 -y 112
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_6\[8\] -fixed false -x 954 -y 108
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_42\[40\] -fixed false -x 808 -y 135
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[7\] -fixed false -x 995 -y 97
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_6\[6\] -fixed false -x 792 -y 84
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_2\[52\] -fixed false -x 896 -y 138
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr\[1\] -fixed false -x 805 -y 145
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[74\] -fixed false -x 935 -y 136
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[21\] -fixed false -x 967 -y 85
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_6\[13\] -fixed false -x 788 -y 81
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[13\] -fixed false -x 996 -y 76
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/m294_1 -fixed false -x 789 -y 60
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_63_m3\[4\] -fixed false -x 847 -y 84
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[59\] -fixed false -x 985 -y 67
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[51\] -fixed false -x 747 -y 55
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[11\] -fixed false -x 900 -y 61
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[37\] -fixed false -x 882 -y 64
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[53\] -fixed false -x 979 -y 79
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_3\[4\] -fixed false -x 751 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[23\] -fixed false -x 809 -y 127
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[31\] -fixed false -x 989 -y 70
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[26\] -fixed false -x 960 -y 136
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[75\] -fixed false -x 947 -y 124
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_1\[23\] -fixed false -x 793 -y 81
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_6\[30\] -fixed false -x 962 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[28\] -fixed false -x 831 -y 127
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[7\] -fixed false -x 951 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[19\] -fixed false -x 815 -y 109
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_18\[42\] -fixed false -x 994 -y 111
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[21\] -fixed false -x 854 -y 112
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_7_iv_0_19_i_i_a2_0_4 -fixed false -x 997 -y 123
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[73\] -fixed false -x 930 -y 130
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[42\] -fixed false -x 848 -y 37
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_2\[60\] -fixed false -x 919 -y 132
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[21\] -fixed false -x 966 -y 130
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[34\] -fixed false -x 811 -y 130
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_42\[70\] -fixed false -x 770 -y 117
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA\[23\] -fixed false -x 825 -y 94
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[3\] -fixed false -x 877 -y 103
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[71\] -fixed false -x 975 -y 127
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[18\] -fixed false -x 745 -y 121
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[24\] -fixed false -x 889 -y 70
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[37\] -fixed false -x 872 -y 130
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[14\] -fixed false -x 817 -y 117
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_2\[30\] -fixed false -x 937 -y 141
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_2\[33\] -fixed false -x 888 -y 138
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[28\] -fixed false -x 982 -y 70
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[54\] -fixed false -x 887 -y 133
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/last_raddr\[3\] -fixed false -x 754 -y 97
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_42\[25\] -fixed false -x 877 -y 129
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1\[18\] -fixed false -x 824 -y 60
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[0\] -fixed false -x 807 -y 46
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr\[5\] -fixed false -x 905 -y 130
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[34\] -fixed false -x 782 -y 34
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[41\] -fixed false -x 808 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[18\] -fixed false -x 952 -y 85
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full7_a_4_ac0_3 -fixed false -x 962 -y 123
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[11\] -fixed false -x 940 -y 100
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_2\[10\] -fixed false -x 761 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[11\] -fixed false -x 949 -y 63
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/prdata\[7\] -fixed false -x 791 -y 61
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_18\[44\] -fixed false -x 944 -y 123
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[39\] -fixed false -x 907 -y 121
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[28\] -fixed false -x 951 -y 67
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[14\] -fixed false -x 802 -y 55
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PSELSBUS_0_a2_0_a2\[0\] -fixed false -x 745 -y 66
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[3\] -fixed false -x 988 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_CTRL_READ_RNO_0 -fixed false -x 939 -y 75
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[37\] -fixed false -x 790 -y 43
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[34\] -fixed false -x 790 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[0\] -fixed false -x 899 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_AIE9_or_0_0 -fixed false -x 830 -y 84
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_46\[72\] -fixed false -x 865 -y 126
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_42\[55\] -fixed false -x 879 -y 132
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/prdata\[14\] -fixed false -x 779 -y 67
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[19\] -fixed false -x 967 -y 46
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_10\[55\] -fixed false -x 932 -y 138
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1\[22\] -fixed false -x 743 -y 42
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[25\] -fixed false -x 876 -y 115
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_45_m2\[5\] -fixed false -x 877 -y 81
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/un1_prescale_reg_0_I_45_RNI19TN -fixed false -x 873 -y 39
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_MSG_READ_RNO -fixed false -x 890 -y 93
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[25\] -fixed false -x 833 -y 46
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[15\] -fixed false -x 833 -y 103
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_46\[11\] -fixed false -x 866 -y 99
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[21\] -fixed false -x 972 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[13\] -fixed false -x 850 -y 106
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[10\] -fixed false -x 806 -y 46
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[57\] -fixed false -x 784 -y 55
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[17\] -fixed false -x 821 -y 31
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_WRITE_VALID_1 -fixed false -x 854 -y 78
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[29\] -fixed false -x 885 -y 37
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[24\] -fixed false -x 870 -y 61
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[23\] -fixed false -x 931 -y 124
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[8\] -fixed false -x 846 -y 109
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty14_a_4_ac0_5_RNIP0BM -fixed false -x 912 -y 129
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[28\] -fixed false -x 761 -y 31
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full7_a_4_ac0_1 -fixed false -x 780 -y 129
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_30\[51\] -fixed false -x 905 -y 132
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_MBX_WRITE -fixed false -x 857 -y 79
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[22\] -fixed false -x 884 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[4\] -fixed false -x 888 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[13\] -fixed false -x 928 -y 58
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_63_m2\[1\] -fixed false -x 927 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/prdata_9_0_iv\[9\] -fixed false -x 820 -y 78
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_18\[28\] -fixed false -x 990 -y 129
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[15\] -fixed false -x 903 -y 55
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[20\] -fixed false -x 791 -y 88
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[15\] -fixed false -x 909 -y 55
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1\[0\].ram/mem_G_12 -fixed false -x 805 -y 141
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_42\[58\] -fixed false -x 798 -y 135
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[25\] -fixed false -x 935 -y 109
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[41\] -fixed false -x 847 -y 49
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_plus1_1_ac0_5 -fixed false -x 792 -y 147
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[25\] -fixed false -x 946 -y 112
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_MPIE -fixed false -x 925 -y 76
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[9\] -fixed false -x 922 -y 67
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[46\] -fixed false -x 913 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_54_m1_0\[2\] -fixed false -x 879 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[15\] -fixed false -x 950 -y 100
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_7_0_iv_1_98_i_m2 -fixed false -x 959 -y 132
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/IRQ_1 -fixed false -x 834 -y 87
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[18\] -fixed false -x 955 -y 85
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/APB_ARBITER_0/in_prdata_0\[10\] -fixed false -x 754 -y 81
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[3\] -fixed false -x 911 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[14\] -fixed false -x 941 -y 52
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_minus1_axbxc3 -fixed false -x 1001 -y 126
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[42\] -fixed false -x 903 -y 142
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[38\] -fixed false -x 811 -y 136
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_AIE_1_sqmuxa_i -fixed false -x 860 -y 78
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[15\] -fixed false -x 837 -y 133
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[24\] -fixed false -x 960 -y 106
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[24\] -fixed false -x 896 -y 124
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[12\] -fixed false -x 947 -y 46
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_VALID_3_sqmuxa_i_0_0 -fixed false -x 833 -y 93
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[23\] -fixed false -x 952 -y 55
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/wr_en_0_cZ\[0\] -fixed false -x 874 -y 90
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/prdata\[25\] -fixed false -x 802 -y 61
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/currState\[0\] -fixed false -x 801 -y 142
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[27\] -fixed false -x 930 -y 100
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_ACK_RNO -fixed false -x 864 -y 102
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[30\] -fixed false -x 925 -y 102
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[8\] -fixed false -x 817 -y 108
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA\[10\] -fixed false -x 915 -y 103
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_22\[56\] -fixed false -x 972 -y 105
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[18\] -fixed false -x 880 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata\[5\] -fixed false -x 890 -y 69
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_34\[69\] -fixed false -x 990 -y 63
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[17\] -fixed false -x 939 -y 46
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[36\] -fixed false -x 966 -y 76
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[9\] -fixed false -x 900 -y 37
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[60\] -fixed false -x 935 -y 52
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[27\] -fixed false -x 789 -y 46
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_0\[18\] -fixed false -x 931 -y 60
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_7_iv_34_i_i_o2 -fixed false -x 793 -y 144
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[11\] -fixed false -x 772 -y 124
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_36\[2\] -fixed false -x 925 -y 69
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[10\] -fixed false -x 876 -y 55
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[23\] -fixed false -x 890 -y 37
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[21\] -fixed false -x 979 -y 88
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_30\[28\] -fixed false -x 829 -y 147
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[51\] -fixed false -x 917 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_CTRL_WRITE_1 -fixed false -x 844 -y 87
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_42\[26\] -fixed false -x 793 -y 129
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_81_m2\[5\] -fixed false -x 901 -y 84
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[10\] -fixed false -x 946 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[2\] -fixed false -x 903 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA_9_0_a3\[7\] -fixed false -x 889 -y 96
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[23\] -fixed false -x 971 -y 109
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[42\] -fixed false -x 989 -y 85
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[17\] -fixed false -x 776 -y 106
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_81_m1_0\[0\] -fixed false -x 900 -y 66
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/lnk_m_addr_0_iv_0\[2\] -fixed false -x 752 -y 96
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_18\[52\] -fixed false -x 954 -y 129
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[24\] -fixed false -x 964 -y 76
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[31\] -fixed false -x 835 -y 31
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/prdata\[3\] -fixed false -x 872 -y 79
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[23\] -fixed false -x 951 -y 43
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[23\] -fixed false -x 854 -y 136
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/m201_1_1 -fixed false -x 787 -y 57
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[5\] -fixed false -x 841 -y 31
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_30\[37\] -fixed false -x 937 -y 117
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[26\] -fixed false -x 803 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[5\] -fixed false -x 983 -y 55
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[26\] -fixed false -x 938 -y 100
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/currState\[0\] -fixed false -x 937 -y 130
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[53\] -fixed false -x 956 -y 52
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_2\[1\] -fixed false -x 942 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[25\] -fixed false -x 968 -y 82
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0\[25\] -fixed false -x 801 -y 69
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_42\[31\] -fixed false -x 782 -y 138
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[23\] -fixed false -x 814 -y 43
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/control\[6\] -fixed false -x 875 -y 88
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[19\] -fixed false -x 893 -y 136
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/control\[9\] -fixed false -x 808 -y 85
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[31\] -fixed false -x 883 -y 64
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[44\] -fixed false -x 844 -y 145
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[33\] -fixed false -x 802 -y 58
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[9\] -fixed false -x 914 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/mp_irq_b -fixed false -x 878 -y 87
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_ACK -fixed false -x 935 -y 76
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[17\] -fixed false -x 778 -y 106
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_10\[47\] -fixed false -x 972 -y 135
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[2\] -fixed false -x 781 -y 40
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[9\] -fixed false -x 823 -y 106
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[49\] -fixed false -x 865 -y 43
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[30\] -fixed false -x 798 -y 31
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_6\[5\] -fixed false -x 917 -y 105
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[5\] -fixed false -x 824 -y 58
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[20\] -fixed false -x 845 -y 64
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[73\] -fixed false -x 915 -y 133
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[29\] -fixed false -x 776 -y 121
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[72\] -fixed false -x 865 -y 127
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_63_0_a2\[25\] -fixed false -x 840 -y 60
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_30\[59\] -fixed false -x 878 -y 135
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[18\] -fixed false -x 787 -y 19
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[4\] -fixed false -x 958 -y 58
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_18\[23\] -fixed false -x 1019 -y 123
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[1\] -fixed false -x 877 -y 124
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[20\] -fixed false -x 895 -y 124
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[42\] -fixed false -x 795 -y 139
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[46\] -fixed false -x 893 -y 145
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[4\] -fixed false -x 945 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[20\] -fixed false -x 977 -y 88
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_6_1\[24\] -fixed false -x 802 -y 111
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1\[14\] -fixed false -x 762 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[3\] -fixed false -x 917 -y 64
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[1\] -fixed false -x 928 -y 40
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[4\] -fixed false -x 907 -y 85
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[14\] -fixed false -x 866 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_63_0_a2\[27\] -fixed false -x 872 -y 63
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/_l1.read_data24_RNIHHA82 -fixed false -x 892 -y 72
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a4_0\[1\] -fixed false -x 752 -y 66
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_VALID_72_iv -fixed false -x 915 -y 78
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_18_m3\[3\] -fixed false -x 878 -y 96
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[31\] -fixed false -x 931 -y 40
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[8\] -fixed false -x 954 -y 97
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[73\] -fixed false -x 975 -y 133
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_2\[6\] -fixed false -x 1004 -y 75
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_3\[12\] -fixed false -x 754 -y 69
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_6\[10\] -fixed false -x 912 -y 105
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/last_raddr\[24\] -fixed false -x 773 -y 94
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[1\] -fixed false -x 860 -y 34
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[33\] -fixed false -x 934 -y 139
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1\[14\] -fixed false -x 799 -y 51
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_CTRL_READ_RNO_0 -fixed false -x 943 -y 90
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_2\[45\] -fixed false -x 905 -y 135
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[3\] -fixed false -x 902 -y 75
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_42\[59\] -fixed false -x 748 -y 126
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/m82 -fixed false -x 811 -y 96
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO_0\[3\] -fixed false -x 949 -y 132
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_27_m3\[2\] -fixed false -x 854 -y 102
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/prdata\[5\] -fixed false -x 875 -y 76
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_VALID_36_iv_0_0_tz -fixed false -x 957 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_63_i_o2\[31\] -fixed false -x 835 -y 99
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[27\] -fixed false -x 866 -y 70
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_2_RNIQ84H\[9\] -fixed false -x 813 -y 42
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/last_raddr\[18\] -fixed false -x 770 -y 94
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_1\[31\] -fixed false -x 805 -y 75
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[64\] -fixed false -x 827 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[28\] -fixed false -x 795 -y 127
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[31\] -fixed false -x 880 -y 61
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA\[10\] -fixed false -x 892 -y 97
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_30\[39\] -fixed false -x 919 -y 54
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1\[0\].ram/mem_mem_3_0_RNO -fixed false -x 913 -y 111
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[1\] -fixed false -x 976 -y 55
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[1\] -fixed false -x 959 -y 91
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[45\] -fixed false -x 955 -y 124
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[15\] -fixed false -x 951 -y 100
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_MSG_READ_RNO -fixed false -x 853 -y 105
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[55\] -fixed false -x 867 -y 145
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[21\] -fixed false -x 824 -y 124
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[61\] -fixed false -x 983 -y 133
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_2\[27\] -fixed false -x 805 -y 45
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[35\] -fixed false -x 807 -y 79
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_30\[48\] -fixed false -x 830 -y 135
set_location -inst_name CLOCKS_AND_RESETS_inst_0/PF_CCC_ADC_0/PF_CCC_ADC_0/clkint_0_1 -fixed false -x 722 -y 8
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_30\[31\] -fixed false -x 913 -y 123
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[13\] -fixed false -x 855 -y 124
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[21\] -fixed false -x 956 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata\[0\] -fixed false -x 897 -y 108
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[7\] -fixed false -x 792 -y 120
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[23\] -fixed false -x 913 -y 66
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[47\] -fixed false -x 1001 -y 121
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[27\] -fixed false -x 771 -y 121
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_30\[26\] -fixed false -x 896 -y 45
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_2\[4\] -fixed false -x 1002 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[17\] -fixed false -x 898 -y 111
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[14\] -fixed false -x 843 -y 22
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[17\] -fixed false -x 987 -y 103
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[30\] -fixed false -x 850 -y 67
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/prdata\[4\] -fixed false -x 772 -y 55
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_10\[10\] -fixed false -x 773 -y 102
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[9\] -fixed false -x 818 -y 109
set_location -inst_name CLOCKS_AND_RESETS_inst_0/FIC_1_RESET/CORERESET_0/dff_8 -fixed false -x 864 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[17\] -fixed false -x 776 -y 105
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[27\] -fixed false -x 867 -y 124
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[51\] -fixed false -x 905 -y 133
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk6.corepwm_pwm_gen/PWM_output_generation\[1\].genblk1.un1_pwm_enable_reg -fixed false -x 836 -y 39
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[48\] -fixed false -x 891 -y 145
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[9\] -fixed false -x 986 -y 97
set_location -inst_name CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_11 -fixed false -x 747 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[8\] -fixed false -x 840 -y 105
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[24\] -fixed false -x 972 -y 109
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[33\] -fixed false -x 920 -y 52
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/prdata\[8\] -fixed false -x 845 -y 79
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[18\] -fixed false -x 939 -y 109
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO\[1\] -fixed false -x 768 -y 135
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[25\] -fixed false -x 824 -y 76
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[20\] -fixed false -x 836 -y 118
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[8\] -fixed false -x 853 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_10_1\[28\] -fixed false -x 773 -y 111
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/lnk_m_cs\[9\] -fixed false -x 760 -y 94
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_MBX_WRITE_RNO -fixed false -x 847 -y 81
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[58\] -fixed false -x 926 -y 55
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_18_m2\[5\] -fixed false -x 877 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_CTRL_WRITE_1 -fixed false -x 836 -y 96
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[30\] -fixed false -x 973 -y 70
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[50\] -fixed false -x 806 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[4\] -fixed false -x 894 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/prdata_9_0_iv\[1\] -fixed false -x 881 -y 87
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[1\] -fixed false -x 783 -y 28
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[25\] -fixed false -x 891 -y 55
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_30\[46\] -fixed false -x 913 -y 48
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk5.brs/holdDat\[2\] -fixed false -x 1003 -y 118
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[26\] -fixed false -x 912 -y 121
set_location -inst_name CLOCKS_AND_RESETS_inst_0/FIC_1_RESET/CORERESET_0/dff_11 -fixed false -x 868 -y 133
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[41\] -fixed false -x 812 -y 46
set_location -inst_name CAPE_inst_0/P9_GPIO_0/CoreGPIO_P9_0/CoreGPIO_P9_0/GPOUT_reg_0_sqmuxa_0_a2 -fixed false -x 770 -y 54
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[59\] -fixed false -x 801 -y 37
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_AIE_1_sqmuxa_i -fixed false -x 939 -y 93
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[37\] -fixed false -x 795 -y 58
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_1\[11\] -fixed false -x 761 -y 66
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[27\] -fixed false -x 889 -y 60
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[22\] -fixed false -x 856 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_63_m3_1\[2\] -fixed false -x 844 -y 84
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[11\] -fixed false -x 844 -y 37
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr\[3\] -fixed false -x 915 -y 127
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[59\] -fixed false -x 976 -y 106
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[0\] -fixed false -x 936 -y 64
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_46\[28\] -fixed false -x 877 -y 63
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[45\] -fixed false -x 847 -y 145
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_a11_5\[1\] -fixed false -x 803 -y 78
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_30\[34\] -fixed false -x 828 -y 147
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[5\] -fixed false -x 853 -y 133
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[46\] -fixed false -x 774 -y 25
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_42\[61\] -fixed false -x 805 -y 129
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[11\] -fixed false -x 772 -y 73
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo\[5\] -fixed false -x 802 -y 148
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_10\[18\] -fixed false -x 746 -y 102
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[39\] -fixed false -x 937 -y 136
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[30\] -fixed false -x 811 -y 124
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_VALID -fixed false -x 926 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_MBX_WRITE -fixed false -x 834 -y 97
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[49\] -fixed false -x 924 -y 46
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[55\] -fixed false -x 744 -y 127
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[28\] -fixed false -x 855 -y 76
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr\[0\] -fixed false -x 976 -y 124
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[21\] -fixed false -x 960 -y 85
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_22\[45\] -fixed false -x 1004 -y 99
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[17\] -fixed false -x 800 -y 49
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[1\] -fixed false -x 892 -y 37
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b\[4\] -fixed false -x 884 -y 73
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_54_m2\[0\] -fixed false -x 830 -y 81
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[69\] -fixed false -x 927 -y 136
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[12\] -fixed false -x 904 -y 106
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[27\] -fixed false -x 911 -y 58
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_6\[43\] -fixed false -x 804 -y 90
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[11\] -fixed false -x 770 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[9\] -fixed false -x 934 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[8\] -fixed false -x 949 -y 112
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/wr_en\[1\] -fixed false -x 902 -y 99
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk5.brs/sDat\[2\] -fixed false -x 1011 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_63_0_a2\[16\] -fixed false -x 846 -y 60
set_location -inst_name CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS_4_.gpin1 -fixed false -x 752 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/prdata_9_iv_0\[0\] -fixed false -x 837 -y 75
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_10\[65\] -fixed false -x 985 -y 138
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[20\] -fixed false -x 936 -y 40
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full7_a_4_ac0_1_RNIT4R81 -fixed false -x 961 -y 123
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[67\] -fixed false -x 1002 -y 82
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/APB_ARBITER_0/in_prdata_0\[9\] -fixed false -x 765 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_0\[30\] -fixed false -x 902 -y 60
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_18\[3\] -fixed false -x 880 -y 108
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[21\] -fixed false -x 913 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_CTRL_READ -fixed false -x 931 -y 67
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[61\] -fixed false -x 925 -y 52
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[9\] -fixed false -x 891 -y 73
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[26\] -fixed false -x 881 -y 58
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[29\] -fixed false -x 813 -y 76
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[30\] -fixed false -x 797 -y 109
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_minus1_axbxc6 -fixed false -x 783 -y 147
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_plus1_1_axbxc8 -fixed false -x 927 -y 126
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3\[25\] -fixed false -x 825 -y 99
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[5\] -fixed false -x 965 -y 94
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[21\] -fixed false -x 836 -y 70
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_34\[70\] -fixed false -x 985 -y 63
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_30\[39\] -fixed false -x 888 -y 129
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[18\] -fixed false -x 743 -y 28
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[17\] -fixed false -x 939 -y 61
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[22\] -fixed false -x 794 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[3\] -fixed false -x 904 -y 85
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[30\] -fixed false -x 869 -y 67
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[10\] -fixed false -x 866 -y 37
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_ACK -fixed false -x 884 -y 79
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[3\] -fixed false -x 886 -y 100
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/currState_RNIUMK51\[1\] -fixed false -x 987 -y 72
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[34\] -fixed false -x 967 -y 136
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[38\] -fixed false -x 929 -y 46
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_2_RNIQBAM\[17\] -fixed false -x 770 -y 39
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[41\] -fixed false -x 804 -y 25
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_6\[27\] -fixed false -x 846 -y 99
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/prdata_9_0_iv_RNO\[6\] -fixed false -x 868 -y 75
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[46\] -fixed false -x 912 -y 85
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[0\] -fixed false -x 863 -y 118
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_2\[57\] -fixed false -x 901 -y 135
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/m166 -fixed false -x 749 -y 57
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/currState\[1\] -fixed false -x 988 -y 73
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[2\] -fixed false -x 901 -y 75
set_location -inst_name CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS\[5\].APB_32.GPOUT_reg\[5\] -fixed false -x 747 -y 46
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk5.brs/holdDat\[6\] -fixed false -x 961 -y 118
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1\[18\] -fixed false -x 766 -y 39
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_22\[62\] -fixed false -x 998 -y 93
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_VALID -fixed false -x 888 -y 91
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[27\] -fixed false -x 830 -y 46
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/un1_a_penable_0_a2_0_a2_0_a2_0 -fixed false -x 840 -y 93
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[35\] -fixed false -x 981 -y 142
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_54_m2\[1\] -fixed false -x 877 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[19\] -fixed false -x 918 -y 73
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[5\] -fixed false -x 917 -y 100
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/prdata\[6\] -fixed false -x 841 -y 79
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_6\[17\] -fixed false -x 749 -y 111
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[19\] -fixed false -x 896 -y 100
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[41\] -fixed false -x 1001 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/un1_prdata23 -fixed false -x 869 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0\[26\] -fixed false -x 797 -y 69
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[15\] -fixed false -x 828 -y 43
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[16\] -fixed false -x 840 -y 130
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[29\] -fixed false -x 929 -y 40
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/prdata_9_iv_0\[0\] -fixed false -x 875 -y 78
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[0\] -fixed false -x 971 -y 82
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_2\[9\] -fixed false -x 810 -y 42
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[24\] -fixed false -x 825 -y 124
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[64\] -fixed false -x 870 -y 40
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/_l1.read_data24 -fixed false -x 902 -y 66
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/arst_aclk_sync/sysReset -fixed false -x 867 -y 133
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[1\] -fixed false -x 876 -y 124
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_2\[24\] -fixed false -x 928 -y 141
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1\[0\].ram/mem_mem_1_0_RNO -fixed false -x 780 -y 132
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_18\[54\] -fixed false -x 905 -y 45
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[10\] -fixed false -x 854 -y 66
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[6\] -fixed false -x 970 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[31\] -fixed false -x 852 -y 67
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[7\] -fixed false -x 782 -y 55
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_27_ss3_0_0 -fixed false -x 862 -y 99
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_10\[37\] -fixed false -x 926 -y 138
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[25\] -fixed false -x 842 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[18\] -fixed false -x 876 -y 61
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[1\] -fixed false -x 938 -y 73
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/prdata_9_0_iv\[3\] -fixed false -x 870 -y 84
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[12\] -fixed false -x 758 -y 124
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_negedge_reg_1_sqmuxa_0_a3 -fixed false -x 780 -y 57
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[3\] -fixed false -x 859 -y 37
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_2\[24\] -fixed false -x 974 -y 69
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[51\] -fixed false -x 998 -y 100
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[16\] -fixed false -x 846 -y 103
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_7_iv_0_19_i_i_a2_0_5 -fixed false -x 782 -y 147
set_location -inst_name CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS\[3\].APB_32.GPOUT_reg\[3\] -fixed false -x 758 -y 40
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[39\] -fixed false -x 909 -y 46
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_34\[54\] -fixed false -x 985 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_VALID_1 -fixed false -x 884 -y 105
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b\[4\] -fixed false -x 886 -y 109
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[71\] -fixed false -x 913 -y 133
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_42\[25\] -fixed false -x 823 -y 126
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[2\] -fixed false -x 926 -y 90
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[51\] -fixed false -x 906 -y 136
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/N_2688_i -fixed false -x 885 -y 87
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0\[14\] -fixed false -x 798 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_VALID -fixed false -x 901 -y 97
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_plus1_1_axbxc8 -fixed false -x 792 -y 144
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[21\] -fixed false -x 875 -y 100
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[2\] -fixed false -x 925 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_6_1\[14\] -fixed false -x 770 -y 99
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_30\[53\] -fixed false -x 890 -y 132
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_72_m2\[1\] -fixed false -x 900 -y 75
set_location -inst_name CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_15_rep -fixed false -x 830 -y 73
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk5.brs/holdDat\[1\] -fixed false -x 790 -y 127
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[21\] -fixed false -x 795 -y 37
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[4\] -fixed false -x 810 -y 34
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[23\] -fixed false -x 888 -y 73
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[0\] -fixed false -x 818 -y 91
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_2\[5\] -fixed false -x 770 -y 48
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_4\[4\] -fixed false -x 805 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[12\] -fixed false -x 917 -y 58
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[20\] -fixed false -x 772 -y 106
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/SLAVE_READY -fixed false -x 781 -y 126
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b\[3\] -fixed false -x 907 -y 76
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[31\] -fixed false -x 824 -y 105
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_ACK_RNO -fixed false -x 944 -y 93
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[13\] -fixed false -x 989 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[29\] -fixed false -x 948 -y 55
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk5.brs/sDat_38\[1\] -fixed false -x 1012 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/_l1.read_data24_RNITOGQ -fixed false -x 903 -y 66
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA\[2\] -fixed false -x 877 -y 109
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[13\] -fixed false -x 799 -y 46
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[52\] -fixed false -x 784 -y 46
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[3\] -fixed false -x 889 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[28\] -fixed false -x 846 -y 73
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[2\] -fixed false -x 819 -y 67
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[20\] -fixed false -x 939 -y 40
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[36\] -fixed false -x 980 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[16\] -fixed false -x 865 -y 124
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk5.brs/holdDat\[7\] -fixed false -x 950 -y 121
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[26\] -fixed false -x 941 -y 139
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[15\] -fixed false -x 830 -y 58
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[9\] -fixed false -x 834 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[21\] -fixed false -x 839 -y 106
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[18\] -fixed false -x 788 -y 31
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_AIE9_or_0_0 -fixed false -x 941 -y 90
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[15\] -fixed false -x 920 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[18\] -fixed false -x 837 -y 61
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_2\[61\] -fixed false -x 912 -y 144
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[3\] -fixed false -x 782 -y 79
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[46\] -fixed false -x 915 -y 85
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_2\[74\] -fixed false -x 964 -y 111
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_MBX_WRITE_RNO -fixed false -x 838 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/N_2689_i -fixed false -x 879 -y 87
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_2\[15\] -fixed false -x 997 -y 75
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[33\] -fixed false -x 888 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[8\] -fixed false -x 884 -y 61
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_negedge_reg_1_sqmuxa_1_2_a2 -fixed false -x 747 -y 108
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[26\] -fixed false -x 795 -y 19
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[45\] -fixed false -x 790 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/prdata_9_iv\[0\] -fixed false -x 880 -y 87
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_6\[26\] -fixed false -x 844 -y 99
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_2\[1\] -fixed false -x 795 -y 63
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/m22 -fixed false -x 870 -y 66
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[11\] -fixed false -x 921 -y 58
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[48\] -fixed false -x 804 -y 139
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_2\[31\] -fixed false -x 948 -y 144
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_AIE -fixed false -x 877 -y 88
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[58\] -fixed false -x 942 -y 43
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/prdata_9_0_iv_RNO\[8\] -fixed false -x 872 -y 84
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_ACK -fixed false -x 944 -y 94
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[1\] -fixed false -x 887 -y 121
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_1600_fast -fixed false -x 930 -y 63
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[23\] -fixed false -x 868 -y 142
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[5\] -fixed false -x 981 -y 52
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[22\] -fixed false -x 948 -y 43
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[60\] -fixed false -x 825 -y 133
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[55\] -fixed false -x 1000 -y 64
set_location -inst_name CAPE_inst_0/P9_GPIO_0/CoreGPIO_P9_0/CoreGPIO_P9_0/xhdl1.GEN_BITS\[15\].APB_32.GPOUT_reg\[15\] -fixed false -x 756 -y 67
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr_RNO\[0\] -fixed false -x 778 -y 117
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[39\] -fixed false -x 762 -y 127
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[52\] -fixed false -x 758 -y 55
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_45_m2\[1\] -fixed false -x 876 -y 81
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1\[0\].ram/mem_mem_2_0_RNO -fixed false -x 912 -y 111
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[20\] -fixed false -x 913 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[24\] -fixed false -x 803 -y 120
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/un1_prdata23_RNIKETL -fixed false -x 884 -y 87
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[1\] -fixed false -x 770 -y 19
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[38\] -fixed false -x 779 -y 49
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[5\] -fixed false -x 796 -y 58
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[24\] -fixed false -x 871 -y 70
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[3\] -fixed false -x 855 -y 145
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[15\] -fixed false -x 858 -y 133
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/nextState_0\[0\] -fixed false -x 801 -y 141
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/lnk_m_wdata_iv_0_RNI685D\[3\] -fixed false -x 849 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_ACK -fixed false -x 890 -y 76
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[18\] -fixed false -x 984 -y 112
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[23\] -fixed false -x 953 -y 55
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[1\] -fixed false -x 886 -y 85
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA_9_0_a3\[30\] -fixed false -x 930 -y 87
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[0\] -fixed false -x 876 -y 70
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[52\] -fixed false -x 817 -y 127
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_5\[3\] -fixed false -x 806 -y 66
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[20\] -fixed false -x 942 -y 106
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_54_0_a2\[15\] -fixed false -x 755 -y 93
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[23\] -fixed false -x 816 -y 114
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_1/IHC_APB_0/u_mux_p_to_b3/PREADY_3_2_1 -fixed false -x 851 -y 81
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_VALID_2_sqmuxa_1_i_0_i_a2 -fixed false -x 885 -y 105
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_30\[57\] -fixed false -x 882 -y 132
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[30\] -fixed false -x 792 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[10\] -fixed false -x 849 -y 121
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[6\] -fixed false -x 802 -y 91
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[41\] -fixed false -x 795 -y 46
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_plus1_1_axbxc4 -fixed false -x 776 -y 135
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[29\] -fixed false -x 825 -y 108
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[28\] -fixed false -x 792 -y 99
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_54_m2\[3\] -fixed false -x 876 -y 72
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1\[22\] -fixed false -x 767 -y 63
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[14\] -fixed false -x 874 -y 67
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[58\] -fixed false -x 986 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[24\] -fixed false -x 803 -y 121
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[26\] -fixed false -x 999 -y 73
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[55\] -fixed false -x 787 -y 43
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[10\] -fixed false -x 824 -y 121
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/un1_CH1_MSG_PRESENT_IRQ -fixed false -x 871 -y 78
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[48\] -fixed false -x 831 -y 136
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[25\] -fixed false -x 962 -y 109
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[3\] -fixed false -x 820 -y 67
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[38\] -fixed false -x 988 -y 76
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[73\] -fixed false -x 996 -y 94
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_cZ\[18\] -fixed false -x 760 -y 54
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[3\] -fixed false -x 813 -y 79
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a\[4\] -fixed false -x 836 -y 82
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata\[5\] -fixed false -x 965 -y 93
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[33\] -fixed false -x 748 -y 67
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk6.corepwm_pwm_gen/PWM_output_generation\[1\].genblk1.PWM_int_RNO\[1\] -fixed false -x 793 -y 24
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/wr_en\[3\] -fixed false -x 953 -y 90
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0\[9\] -fixed false -x 789 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[14\] -fixed false -x 944 -y 52
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[16\] -fixed false -x 816 -y 31
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[29\] -fixed false -x 954 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA_9_0_a3\[31\] -fixed false -x 888 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[21\] -fixed false -x 842 -y 115
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[15\] -fixed false -x 916 -y 73
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[46\] -fixed false -x 747 -y 91
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[34\] -fixed false -x 989 -y 112
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_45_0_a2\[31\] -fixed false -x 789 -y 105
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_1/IHC_APB_0/u_mux_p_to_b3/iPRDATA27_2 -fixed false -x 768 -y 75
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[32\] -fixed false -x 996 -y 112
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[72\] -fixed false -x 986 -y 136
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty14_a_4_ac0_5 -fixed false -x 912 -y 135
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA\[2\] -fixed false -x 880 -y 97
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[13\] -fixed false -x 937 -y 112
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[26\] -fixed false -x 832 -y 31
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[25\] -fixed false -x 837 -y 112
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[60\] -fixed false -x 930 -y 52
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/un1_a_penable_i_0_o11_0_o2 -fixed false -x 838 -y 90
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[61\] -fixed false -x 905 -y 124
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[24\] -fixed false -x 774 -y 79
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/currState_ns_0\[1\] -fixed false -x 994 -y 108
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA\[27\] -fixed false -x 896 -y 112
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[3\] -fixed false -x 822 -y 91
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/genblk1.pcie_0_perst_out5_0_a2_14 -fixed false -x 747 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[15\] -fixed false -x 774 -y 124
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[11\] -fixed false -x 889 -y 111
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[11\] -fixed false -x 982 -y 61
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[19\] -fixed false -x 806 -y 127
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[13\] -fixed false -x 882 -y 114
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk6.corepwm_pwm_gen/PWM_output_generation\[2\].genblk1.PWM_int_23_f0\[2\] -fixed false -x 861 -y 39
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[49\] -fixed false -x 843 -y 145
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[10\] -fixed false -x 767 -y 121
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[14\] -fixed false -x 766 -y 100
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[31\] -fixed false -x 1014 -y 70
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[39\] -fixed false -x 987 -y 76
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_27\[1\] -fixed false -x 886 -y 102
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_2_sqmuxa_i_x2 -fixed false -x 943 -y 126
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[18\] -fixed false -x 843 -y 118
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[9\] -fixed false -x 984 -y 58
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_34\[23\] -fixed false -x 1016 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_63_m3_1\[0\] -fixed false -x 840 -y 84
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[63\] -fixed false -x 1004 -y 64
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[71\] -fixed false -x 977 -y 118
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_2\[15\] -fixed false -x 786 -y 39
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1_0_wmux_0_RNISGGP\[19\] -fixed false -x 776 -y 51
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[61\] -fixed false -x 984 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA\[15\] -fixed false -x 837 -y 115
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[22\] -fixed false -x 874 -y 61
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata\[1\] -fixed false -x 837 -y 78
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[33\] -fixed false -x 755 -y 121
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[22\] -fixed false -x 807 -y 76
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[24\] -fixed false -x 783 -y 37
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0\[6\] -fixed false -x 794 -y 63
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[75\] -fixed false -x 914 -y 118
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full -fixed false -x 801 -y 145
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_30\[33\] -fixed false -x 878 -y 129
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/prdata_9_0_iv\[6\] -fixed false -x 807 -y 84
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_6\[4\] -fixed false -x 801 -y 84
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_CTRL_READ_RNO -fixed false -x 893 -y 93
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[2\] -fixed false -x 894 -y 82
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[40\] -fixed false -x 808 -y 136
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[25\] -fixed false -x 887 -y 139
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[24\] -fixed false -x 836 -y 55
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_ACK_2_sqmuxa_i -fixed false -x 911 -y 78
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty14_a_4_ac0_1_RNIBME11 -fixed false -x 770 -y 129
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[56\] -fixed false -x 983 -y 106
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_0\[29\] -fixed false -x 907 -y 60
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[63\] -fixed false -x 976 -y 133
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[21\] -fixed false -x 982 -y 100
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0\[4\] -fixed false -x 804 -y 72
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[44\] -fixed false -x 990 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[15\] -fixed false -x 977 -y 85
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[8\] -fixed false -x 744 -y 37
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA\[6\] -fixed false -x 821 -y 115
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3\[15\] -fixed false -x 818 -y 111
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_CTRL_WRITE_1 -fixed false -x 859 -y 78
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/un1_CH0_ACK_IRQ -fixed false -x 834 -y 75
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[8\] -fixed false -x 777 -y 19
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[13\] -fixed false -x 956 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/APB_ARBITER_0/in_prdata_0_a3_0\[21\] -fixed false -x 750 -y 69
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_18\[70\] -fixed false -x 878 -y 51
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1\[2\] -fixed false -x 799 -y 48
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[5\] -fixed false -x 926 -y 84
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[6\] -fixed false -x 840 -y 111
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[65\] -fixed false -x 881 -y 133
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_MSG_READ_RNO_0 -fixed false -x 942 -y 90
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[2\] -fixed false -x 925 -y 82
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[53\] -fixed false -x 762 -y 46
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[26\] -fixed false -x 881 -y 114
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[37\] -fixed false -x 780 -y 136
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[16\] -fixed false -x 846 -y 130
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[54\] -fixed false -x 917 -y 85
set_location -inst_name CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS_2_.gpin1 -fixed false -x 750 -y 76
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[4\] -fixed false -x 911 -y 67
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[9\] -fixed false -x 779 -y 25
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/sync_update -fixed false -x 757 -y 58
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[34\] -fixed false -x 780 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_WRITE_VALID_1 -fixed false -x 837 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_CTRL_READ_RNO -fixed false -x 881 -y 105
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[58\] -fixed false -x 929 -y 133
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[58\] -fixed false -x 876 -y 127
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/valid_a -fixed false -x 843 -y 88
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[4\] -fixed false -x 844 -y 31
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1\[15\] -fixed false -x 774 -y 39
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[9\] -fixed false -x 844 -y 43
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[1\] -fixed false -x 867 -y 55
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[21\] -fixed false -x 831 -y 109
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo\[5\] -fixed false -x 1011 -y 124
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[36\] -fixed false -x 885 -y 130
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_54_0_a2\[11\] -fixed false -x 786 -y 90
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[2\] -fixed false -x 803 -y 85
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[19\] -fixed false -x 869 -y 61
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_MP -fixed false -x 927 -y 76
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[19\] -fixed false -x 941 -y 76
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_6\[21\] -fixed false -x 944 -y 81
set_location -inst_name CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS_10_.gpin2 -fixed false -x 745 -y 82
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_0_a2_0\[1\] -fixed false -x 763 -y 57
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[2\] -fixed false -x 893 -y 37
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/pready -fixed false -x 761 -y 85
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_63_m3\[5\] -fixed false -x 842 -y 84
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[54\] -fixed false -x 920 -y 85
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full7_a_4_ac0_1 -fixed false -x 817 -y 144
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata\[0\] -fixed false -x 942 -y 72
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[16\] -fixed false -x 913 -y 43
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO_0\[4\] -fixed false -x 925 -y 84
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[2\] -fixed false -x 824 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[29\] -fixed false -x 880 -y 114
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[28\] -fixed false -x 972 -y 58
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_30\[46\] -fixed false -x 908 -y 126
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[4\] -fixed false -x 773 -y 19
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_2\[50\] -fixed false -x 894 -y 144
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_36\[18\] -fixed false -x 903 -y 93
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[8\] -fixed false -x 863 -y 133
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_54\[1\] -fixed false -x 829 -y 81
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/lnk_m_addr_iv_3\[1\] -fixed false -x 763 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[0\] -fixed false -x 896 -y 85
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[59\] -fixed false -x 784 -y 136
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[4\] -fixed false -x 863 -y 115
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[23\] -fixed false -x 853 -y 61
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[59\] -fixed false -x 870 -y 145
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[14\] -fixed false -x 953 -y 85
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[30\] -fixed false -x 937 -y 142
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_minus1_c7_a0_4 -fixed false -x 781 -y 147
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[25\] -fixed false -x 882 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[24\] -fixed false -x 947 -y 52
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[25\] -fixed false -x 879 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[5\] -fixed false -x 972 -y 94
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_30\[37\] -fixed false -x 883 -y 129
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/valid_bc -fixed false -x 924 -y 66
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA\[22\] -fixed false -x 818 -y 94
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[29\] -fixed false -x 839 -y 46
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[3\] -fixed false -x 880 -y 124
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/N_2380_i -fixed false -x 873 -y 105
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[38\] -fixed false -x 763 -y 127
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[75\] -fixed false -x 931 -y 130
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/prdata\[26\] -fixed false -x 801 -y 61
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/currState\[0\] -fixed false -x 892 -y 127
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[8\] -fixed false -x 926 -y 61
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_AIE9_1 -fixed false -x 895 -y 87
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[17\] -fixed false -x 898 -y 106
set_location -inst_name CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_15_rep_RNI7PT4 -fixed false -x 725 -y 0
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_30\[70\] -fixed false -x 929 -y 54
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[15\] -fixed false -x 742 -y 28
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_22\[43\] -fixed false -x 1002 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[4\] -fixed false -x 945 -y 85
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[43\] -fixed false -x 782 -y 43
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[26\] -fixed false -x 798 -y 96
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_34\[13\] -fixed false -x 980 -y 60
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[7\] -fixed false -x 919 -y 94
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_36\[10\] -fixed false -x 902 -y 93
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full7_a_4_ac0_3_RNIIJQN1 -fixed false -x 960 -y 123
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_ACK_2_sqmuxa_i -fixed false -x 860 -y 105
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_6\[58\] -fixed false -x 928 -y 117
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[2\] -fixed false -x 891 -y 103
set_location -inst_name CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS_0_.gpin1 -fixed false -x 396 -y 19
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[8\] -fixed false -x 868 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA\[0\] -fixed false -x 826 -y 88
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[27\] -fixed false -x 799 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[17\] -fixed false -x 954 -y 79
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[60\] -fixed false -x 929 -y 118
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[53\] -fixed false -x 756 -y 31
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/pready_1 -fixed false -x 847 -y 78
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[28\] -fixed false -x 1004 -y 73
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[7\] -fixed false -x 766 -y 112
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/prdata_9_0_iv_RNO\[6\] -fixed false -x 872 -y 87
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/un1_prdata22_0 -fixed false -x 867 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[20\] -fixed false -x 913 -y 102
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_VALID_0_sqmuxa_0_a2_i_o2 -fixed false -x 866 -y 93
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[11\] -fixed false -x 742 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/m64 -fixed false -x 865 -y 69
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_18\[72\] -fixed false -x 930 -y 42
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[24\] -fixed false -x 913 -y 58
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_18\[26\] -fixed false -x 979 -y 108
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_0\[20\] -fixed false -x 906 -y 60
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[29\] -fixed false -x 933 -y 100
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_63_m1_0\[1\] -fixed false -x 938 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[27\] -fixed false -x 908 -y 91
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_6\[68\] -fixed false -x 908 -y 111
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_3\[6\] -fixed false -x 793 -y 63
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_ACK_1_sqmuxa_i -fixed false -x 839 -y 90
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO\[5\] -fixed false -x 1011 -y 123
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[19\] -fixed false -x 915 -y 94
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_0_a2_0\[1\] -fixed false -x 775 -y 60
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[4\] -fixed false -x 877 -y 85
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[25\] -fixed false -x 879 -y 64
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/fifoRd -fixed false -x 844 -y 138
set_location -inst_name CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_0 -fixed false -x 746 -y 136
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_7_0_iv_118_i_o2 -fixed false -x 760 -y 129
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[25\] -fixed false -x 915 -y 52
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[12\] -fixed false -x 787 -y 31
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[14\] -fixed false -x 836 -y 43
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_WRITE_VALID -fixed false -x 847 -y 88
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[1\] -fixed false -x 962 -y 82
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[13\] -fixed false -x 954 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[7\] -fixed false -x 932 -y 61
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_30\[58\] -fixed false -x 925 -y 54
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_plus1_1_ac0_9 -fixed false -x 780 -y 144
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/prdata\[1\] -fixed false -x 864 -y 79
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[13\] -fixed false -x 858 -y 31
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_22\[66\] -fixed false -x 979 -y 105
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[16\] -fixed false -x 841 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/FIC3_INITIATOR_inst_0/FIC3_INITIATOR_0/iPSELS_0_a3\[4\] -fixed false -x 769 -y 84
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[21\] -fixed false -x 784 -y 88
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_0\[13\] -fixed false -x 861 -y 60
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata\[2\] -fixed false -x 896 -y 108
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_36_0_a3\[22\] -fixed false -x 913 -y 96
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_34\[22\] -fixed false -x 1002 -y 72
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_30\[27\] -fixed false -x 828 -y 135
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[5\] -fixed false -x 911 -y 40
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[23\] -fixed false -x 756 -y 120
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/prdata_RNO\[8\] -fixed false -x 804 -y 84
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[62\] -fixed false -x 876 -y 133
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk5.brs/sDat_50\[2\] -fixed false -x 784 -y 126
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[3\] -fixed false -x 891 -y 136
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_7_0_iv_2_88_i_m2 -fixed false -x 769 -y 135
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[25\] -fixed false -x 974 -y 130
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[44\] -fixed false -x 919 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[8\] -fixed false -x 802 -y 66
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/N_2169_i -fixed false -x 932 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[6\] -fixed false -x 877 -y 91
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_46\[33\] -fixed false -x 884 -y 63
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[56\] -fixed false -x 962 -y 121
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[8\] -fixed false -x 773 -y 25
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[23\] -fixed false -x 857 -y 31
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_10\[19\] -fixed false -x 893 -y 135
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[6\] -fixed false -x 964 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_45_m1_0\[0\] -fixed false -x 818 -y 90
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[30\] -fixed false -x 962 -y 88
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_VALID_3_sqmuxa_i_0_0 -fixed false -x 877 -y 105
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_WRITE_VALID -fixed false -x 852 -y 88
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/ack_irq_a -fixed false -x 867 -y 102
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[6\] -fixed false -x 839 -y 43
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[12\] -fixed false -x 802 -y 52
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[27\] -fixed false -x 801 -y 28
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk5.brs/holdDat\[3\] -fixed false -x 789 -y 127
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[18\] -fixed false -x 837 -y 58
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[8\] -fixed false -x 851 -y 43
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[7\] -fixed false -x 822 -y 106
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_46\[18\] -fixed false -x 818 -y 84
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[65\] -fixed false -x 885 -y 133
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/lnk_m_cs\[13\] -fixed false -x 758 -y 94
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1_0_wmux_0_RNIQ3111\[8\] -fixed false -x 785 -y 42
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO\[5\] -fixed false -x 759 -y 135
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_2_RNI202V\[21\] -fixed false -x 770 -y 45
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[15\] -fixed false -x 748 -y 55
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[19\] -fixed false -x 938 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[26\] -fixed false -x 939 -y 55
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[24\] -fixed false -x 889 -y 72
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[11\] -fixed false -x 965 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_45_m1\[1\] -fixed false -x 897 -y 81
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_27\[0\] -fixed false -x 884 -y 102
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[12\] -fixed false -x 892 -y 106
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[24\] -fixed false -x 877 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/un1_b_penable_1_0_a3_0_a2_0 -fixed false -x 855 -y 93
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_2\[28\] -fixed false -x 978 -y 69
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[73\] -fixed false -x 920 -y 118
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[65\] -fixed false -x 989 -y 139
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_34\[7\] -fixed false -x 978 -y 60
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[1\] -fixed false -x 854 -y 34
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA\[10\] -fixed false -x 758 -y 103
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[13\] -fixed false -x 782 -y 19
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[0\] -fixed false -x 899 -y 70
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[20\] -fixed false -x 969 -y 73
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[29\] -fixed false -x 854 -y 121
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_AIE9_or_0_0 -fixed false -x 879 -y 93
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[28\] -fixed false -x 819 -y 106
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[17\] -fixed false -x 824 -y 118
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[36\] -fixed false -x 876 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[19\] -fixed false -x 938 -y 106
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[20\] -fixed false -x 770 -y 52
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[51\] -fixed false -x 816 -y 28
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[30\] -fixed false -x 916 -y 109
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1\[28\] -fixed false -x 830 -y 51
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA\[20\] -fixed false -x 942 -y 97
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[42\] -fixed false -x 888 -y 121
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[60\] -fixed false -x 758 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_3\[20\] -fixed false -x 769 -y 69
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[76\] -fixed false -x 983 -y 127
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[24\] -fixed false -x 829 -y 99
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[43\] -fixed false -x 1002 -y 97
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_2\[24\] -fixed false -x 818 -y 60
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/a_ready -fixed false -x 833 -y 96
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[23\] -fixed false -x 984 -y 130
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[7\] -fixed false -x 815 -y 43
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[5\] -fixed false -x 926 -y 72
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/sync_update_0_sqmuxa_0_a2 -fixed false -x 762 -y 57
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_AIE9_or_0_0 -fixed false -x 889 -y 93
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[10\] -fixed false -x 911 -y 52
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[10\] -fixed false -x 876 -y 118
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_46\[51\] -fixed false -x 892 -y 57
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[34\] -fixed false -x 1019 -y 124
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/prdata\[0\] -fixed false -x 798 -y 79
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_42\[24\] -fixed false -x 798 -y 132
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[22\] -fixed false -x 914 -y 73
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk5.brs/sDat_14\[10\] -fixed false -x 948 -y 120
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[18\] -fixed false -x 785 -y 43
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[25\] -fixed false -x 800 -y 67
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr\[4\] -fixed false -x 823 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[27\] -fixed false -x 931 -y 100
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata\[5\] -fixed false -x 983 -y 51
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_0\[16\] -fixed false -x 883 -y 66
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[4\] -fixed false -x 895 -y 37
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[6\] -fixed false -x 969 -y 52
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/m72 -fixed false -x 812 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA_9_0_a3\[18\] -fixed false -x 839 -y 93
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[10\] -fixed false -x 834 -y 103
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[11\] -fixed false -x 834 -y 133
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/control\[3\] -fixed false -x 856 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_VALID_1 -fixed false -x 897 -y 93
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/m212_1_1 -fixed false -x 780 -y 54
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_36\[30\] -fixed false -x 901 -y 93
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[49\] -fixed false -x 835 -y 130
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[62\] -fixed false -x 757 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[20\] -fixed false -x 805 -y 124
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[30\] -fixed false -x 812 -y 127
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[29\] -fixed false -x 895 -y 55
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_63_m3\[2\] -fixed false -x 846 -y 84
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[46\] -fixed false -x 907 -y 46
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1_0_wmux_0_RNI0B5O\[21\] -fixed false -x 831 -y 48
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[40\] -fixed false -x 920 -y 139
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_30\[47\] -fixed false -x 906 -y 147
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_42\[54\] -fixed false -x 877 -y 132
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[12\] -fixed false -x 830 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[3\] -fixed false -x 934 -y 73
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/lnk_m_cs\[6\] -fixed false -x 843 -y 76
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk5.brs/currState_ns_0_m3\[1\] -fixed false -x 1019 -y 96
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/SLAVE_AVALID -fixed false -x 798 -y 141
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/sync_update_0_sqmuxa_0_a2_0 -fixed false -x 772 -y 117
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_63_0_a2\[8\] -fixed false -x 870 -y 48
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNIIC619\[5\] -fixed false -x 769 -y 129
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_7_iv_0_19_i_i_a2_1_0 -fixed false -x 780 -y 147
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_7_0_iv_1_98_i_m2 -fixed false -x 779 -y 135
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_6\[49\] -fixed false -x 888 -y 117
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[18\] -fixed false -x 884 -y 55
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[27\] -fixed false -x 825 -y 52
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/prdata_9_0_iv\[8\] -fixed false -x 827 -y 78
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[22\] -fixed false -x 912 -y 102
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_VALID_1 -fixed false -x 869 -y 105
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_34\[12\] -fixed false -x 973 -y 60
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[10\] -fixed false -x 816 -y 117
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[60\] -fixed false -x 793 -y 136
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[62\] -fixed false -x 975 -y 76
set_location -inst_name CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_12 -fixed false -x 746 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA\[22\] -fixed false -x 781 -y 94
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[30\] -fixed false -x 828 -y 102
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[65\] -fixed false -x 910 -y 124
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNO\[0\] -fixed false -x 768 -y 117
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[1\] -fixed false -x 985 -y 91
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk6.corepwm_pwm_gen/PWM_output_generation\[1\].genblk1.PWM_int\[1\] -fixed false -x 792 -y 25
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[28\] -fixed false -x 830 -y 31
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_30\[39\] -fixed false -x 832 -y 150
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[58\] -fixed false -x 786 -y 55
set_location -inst_name CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_2 -fixed false -x 750 -y 136
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[28\] -fixed false -x 828 -y 61
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg12 -fixed false -x 759 -y 66
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_18\[5\] -fixed false -x 887 -y 108
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[6\] -fixed false -x 745 -y 100
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[4\] -fixed false -x 860 -y 37
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[58\] -fixed false -x 818 -y 52
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk5.brs/currState_RNIC1QQ\[1\] -fixed false -x 783 -y 126
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_1/IHC_APB_0/u_mux_p_to_b3/PREADY_16 -fixed false -x 782 -y 84
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_1_cZ\[8\] -fixed false -x 746 -y 63
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[8\] -fixed false -x 868 -y 121
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[47\] -fixed false -x 894 -y 118
set_location -inst_name CLOCKS_AND_RESETS_inst_0/FIC_1_RESET/CORERESET_0/dff_12 -fixed false -x 866 -y 133
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_a11_5\[6\] -fixed false -x 802 -y 72
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[45\] -fixed false -x 949 -y 88
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[30\] -fixed false -x 902 -y 61
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata\[4\] -fixed false -x 950 -y 93
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[12\] -fixed false -x 847 -y 112
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_MP_RNO -fixed false -x 900 -y 72
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1\[23\] -fixed false -x 773 -y 78
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/nextState_0\[0\] -fixed false -x 939 -y 129
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_MP -fixed false -x 910 -y 73
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_18\[30\] -fixed false -x 941 -y 39
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[60\] -fixed false -x 993 -y 67
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[39\] -fixed false -x 888 -y 130
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[25\] -fixed false -x 758 -y 121
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA_9_0_a2\[26\] -fixed false -x 933 -y 87
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_minus1_axbxc5 -fixed false -x 756 -y 135
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/m253_2 -fixed false -x 790 -y 60
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[14\] -fixed false -x 838 -y 112
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[31\] -fixed false -x 799 -y 121
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[50\] -fixed false -x 800 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[20\] -fixed false -x 751 -y 124
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[56\] -fixed false -x 925 -y 43
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_30\[24\] -fixed false -x 852 -y 129
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_42\[36\] -fixed false -x 884 -y 129
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[30\] -fixed false -x 1003 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_MBX_WRITE_RNO -fixed false -x 858 -y 90
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[3\] -fixed false -x 947 -y 73
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_2\[29\] -fixed false -x 821 -y 69
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1\[0\].ram/mem_mem_3_0_RNO -fixed false -x 804 -y 141
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_2\[70\] -fixed false -x 967 -y 111
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[9\] -fixed false -x 921 -y 109
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[32\] -fixed false -x 914 -y 52
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_inst -fixed false -x 1015 -y 65
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[21\] -fixed false -x 921 -y 40
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[29\] -fixed false -x 915 -y 69
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_18\[75\] -fixed false -x 983 -y 117
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[4\] -fixed false -x 950 -y 94
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[31\] -fixed false -x 741 -y 28
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_10\[53\] -fixed false -x 973 -y 135
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a\[1\] -fixed false -x 899 -y 67
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_42\[65\] -fixed false -x 878 -y 132
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[40\] -fixed false -x 977 -y 67
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[20\] -fixed false -x 866 -y 58
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/currState_RNI7JU21_0\[1\] -fixed false -x 937 -y 87
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[17\] -fixed false -x 757 -y 123
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[64\] -fixed false -x 833 -y 49
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[17\] -fixed false -x 823 -y 85
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[26\] -fixed false -x 815 -y 55
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[23\] -fixed false -x 943 -y 145
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[18\] -fixed false -x 962 -y 91
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[16\] -fixed false -x 817 -y 46
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/lnk_m_wdata_iv_2\[1\] -fixed false -x 870 -y 51
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/IRQ_1 -fixed false -x 875 -y 87
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[59\] -fixed false -x 885 -y 43
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_plus1_1_axbxc3 -fixed false -x 950 -y 132
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[6\] -fixed false -x 974 -y 64
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_10\[11\] -fixed false -x 942 -y 111
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[20\] -fixed false -x 783 -y 88
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/last_raddr\[21\] -fixed false -x 774 -y 94
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[34\] -fixed false -x 784 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[0\] -fixed false -x 914 -y 76
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/FIC3_INITIATOR_inst_0/FIC3_INITIATOR_0/iPSELS_0_a3\[1\] -fixed false -x 745 -y 84
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[60\] -fixed false -x 824 -y 133
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[49\] -fixed false -x 773 -y 58
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[31\] -fixed false -x 993 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[4\] -fixed false -x 847 -y 85
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_minus1_c8 -fixed false -x 799 -y 144
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[68\] -fixed false -x 984 -y 139
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[29\] -fixed false -x 836 -y 46
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[11\] -fixed false -x 853 -y 58
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[23\] -fixed false -x 995 -y 130
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_2_RNI862V\[24\] -fixed false -x 775 -y 45
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[6\] -fixed false -x 890 -y 136
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[56\] -fixed false -x 926 -y 43
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[1\] -fixed false -x 852 -y 133
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[25\] -fixed false -x 826 -y 52
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[20\] -fixed false -x 978 -y 112
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_6_1\[29\] -fixed false -x 766 -y 117
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[19\] -fixed false -x 834 -y 70
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_18\[24\] -fixed false -x 972 -y 108
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk5.brs/holdDat\[8\] -fixed false -x 951 -y 118
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[61\] -fixed false -x 857 -y 40
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[8\] -fixed false -x 870 -y 136
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[7\] -fixed false -x 903 -y 52
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[44\] -fixed false -x 761 -y 37
set_location -inst_name CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS\[2\].APB_32.GPOUT_reg\[2\] -fixed false -x 749 -y 40
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[25\] -fixed false -x 820 -y 61
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[5\] -fixed false -x 814 -y 52
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat5 -fixed false -x 910 -y 138
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA\[26\] -fixed false -x 933 -y 88
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1_0_wmux_0_RNI6H5O\[24\] -fixed false -x 823 -y 60
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/m48_1 -fixed false -x 748 -y 54
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[8\] -fixed false -x 916 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_54_0_a2\[30\] -fixed false -x 816 -y 81
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[10\] -fixed false -x 814 -y 31
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_minus1_c4_a0 -fixed false -x 996 -y 123
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/lnk_m_cs_ns\[10\] -fixed false -x 756 -y 84
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[75\] -fixed false -x 977 -y 109
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/m212_2 -fixed false -x 782 -y 54
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_30\[30\] -fixed false -x 865 -y 141
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[3\] -fixed false -x 970 -y 94
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_CTRL_WRITE_1 -fixed false -x 853 -y 87
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[9\] -fixed false -x 936 -y 102
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[75\] -fixed false -x 972 -y 121
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[15\] -fixed false -x 834 -y 58
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[3\] -fixed false -x 789 -y 43
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[24\] -fixed false -x 944 -y 57
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/control\[0\] -fixed false -x 803 -y 79
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/prdata\[6\] -fixed false -x 745 -y 64
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_2\[24\] -fixed false -x 773 -y 45
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_2\[71\] -fixed false -x 975 -y 126
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[16\] -fixed false -x 785 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[10\] -fixed false -x 916 -y 88
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[19\] -fixed false -x 878 -y 100
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_34\[59\] -fixed false -x 985 -y 66
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA_RNO_0\[5\] -fixed false -x 925 -y 90
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[5\] -fixed false -x 890 -y 70
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[58\] -fixed false -x 867 -y 40
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[61\] -fixed false -x 912 -y 145
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_18\[32\] -fixed false -x 949 -y 42
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_34\[26\] -fixed false -x 998 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_10_1\[11\] -fixed false -x 774 -y 111
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[31\] -fixed false -x 796 -y 124
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[20\] -fixed false -x 960 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a\[2\] -fixed false -x 929 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[2\] -fixed false -x 934 -y 82
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[25\] -fixed false -x 867 -y 142
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_VALID_0 -fixed false -x 853 -y 90
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[38\] -fixed false -x 777 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA_9_ss0_i_0_a2 -fixed false -x 922 -y 72
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1\[30\] -fixed false -x 839 -y 48
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_18\[27\] -fixed false -x 942 -y 39
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[50\] -fixed false -x 966 -y 121
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[2\] -fixed false -x 749 -y 37
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/_l1.read_data24_RNIBEL32 -fixed false -x 895 -y 90
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1\[4\] -fixed false -x 778 -y 48
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_30\[44\] -fixed false -x 840 -y 144
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[31\] -fixed false -x 845 -y 100
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA\[27\] -fixed false -x 819 -y 115
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[22\] -fixed false -x 769 -y 120
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_45_m1_0\[3\] -fixed false -x 825 -y 90
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk5.brs/holdDat\[9\] -fixed false -x 943 -y 121
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo\[1\] -fixed false -x 953 -y 133
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[12\] -fixed false -x 842 -y 121
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[9\] -fixed false -x 773 -y 121
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/lnk_m_cs_ns_0\[9\] -fixed false -x 760 -y 93
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[28\] -fixed false -x 926 -y 112
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[12\] -fixed false -x 783 -y 123
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/m242_1_1 -fixed false -x 782 -y 51
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[0\] -fixed false -x 972 -y 55
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/prdata_9_0_iv_RNO\[7\] -fixed false -x 864 -y 75
set_location -inst_name CAPE_inst_0/P9_GPIO_0/CoreGPIO_P9_0/CoreGPIO_P9_0/xhdl1.GEN_BITS\[16\].APB_32.GPOUT_reg\[16\] -fixed false -x 760 -y 55
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr_RNO\[0\] -fixed false -x 803 -y 138
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[9\] -fixed false -x 904 -y 40
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[1\] -fixed false -x 826 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_WRITE_VALID_1 -fixed false -x 881 -y 93
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_90_m2\[5\] -fixed false -x 892 -y 66
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/lnk_m_cs_ns\[0\] -fixed false -x 761 -y 93
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_VALID_90_iv -fixed false -x 934 -y 63
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[32\] -fixed false -x 994 -y 118
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[31\] -fixed false -x 875 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA\[12\] -fixed false -x 943 -y 97
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[69\] -fixed false -x 859 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[10\] -fixed false -x 797 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/un1_b_penable -fixed false -x 835 -y 78
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/APB_ARBITER_0/in_prdata_0\[14\] -fixed false -x 747 -y 81
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[34\] -fixed false -x 930 -y 142
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/b_ready -fixed false -x 879 -y 99
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_54_0_a2\[10\] -fixed false -x 748 -y 93
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[22\] -fixed false -x 885 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[30\] -fixed false -x 781 -y 123
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_18\[37\] -fixed false -x 936 -y 123
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_VALID_2_sqmuxa -fixed false -x 851 -y 87
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1_0_wmux_0_RNIUKIP\[29\] -fixed false -x 818 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_10\[20\] -fixed false -x 780 -y 105
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_63_0_a2\[15\] -fixed false -x 900 -y 57
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[5\] -fixed false -x 785 -y 28
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[23\] -fixed false -x 951 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/APB_ARBITER_0/in_prdata_0_a3_0\[29\] -fixed false -x 756 -y 63
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_22\[7\] -fixed false -x 996 -y 84
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[16\] -fixed false -x 948 -y 63
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_VALID_0 -fixed false -x 856 -y 105
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA\[5\] -fixed false -x 881 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[13\] -fixed false -x 795 -y 66
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[27\] -fixed false -x 866 -y 124
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[11\] -fixed false -x 902 -y 37
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_MSG_READ -fixed false -x 932 -y 97
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[18\] -fixed false -x 788 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_63_0_a2\[17\] -fixed false -x 924 -y 57
set_location -inst_name CLOCKS_AND_RESETS_inst_0/OSCILLATOR_160MHz_inst_0/OSCILLATOR_160MHz_0/I_OSC_160_INT_1 -fixed false -x 724 -y 8
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[39\] -fixed false -x 875 -y 43
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[7\] -fixed false -x 838 -y 109
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_46\[8\] -fixed false -x 908 -y 120
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_90_i_o2\[31\] -fixed false -x 858 -y 63
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_0\[5\] -fixed false -x 811 -y 84
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/prdata\[0\] -fixed false -x 880 -y 88
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[17\] -fixed false -x 846 -y 133
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_10\[2\] -fixed false -x 844 -y 129
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[64\] -fixed false -x 758 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[10\] -fixed false -x 825 -y 121
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[16\] -fixed false -x 914 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[8\] -fixed false -x 958 -y 97
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[34\] -fixed false -x 987 -y 112
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/control\[5\] -fixed false -x 839 -y 88
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[41\] -fixed false -x 805 -y 139
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty14_a_4_ac0_1_RNIBME11 -fixed false -x 971 -y 126
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[20\] -fixed false -x 936 -y 142
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[17\] -fixed false -x 766 -y 31
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_54_0_a2\[19\] -fixed false -x 817 -y 75
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[65\] -fixed false -x 746 -y 127
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1\[20\] -fixed false -x 762 -y 30
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/prdata_9_0_iv_RNO\[2\] -fixed false -x 870 -y 78
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[52\] -fixed false -x 994 -y 139
set_location -inst_name CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/GPOUT_reg_0_sqmuxa_0_a2 -fixed false -x 773 -y 54
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[7\] -fixed false -x 922 -y 94
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[15\] -fixed false -x 761 -y 112
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[35\] -fixed false -x 759 -y 43
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[21\] -fixed false -x 908 -y 61
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[15\] -fixed false -x 915 -y 40
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[13\] -fixed false -x 809 -y 43
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_30\[61\] -fixed false -x 894 -y 132
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_63_0_a2\[31\] -fixed false -x 931 -y 57
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[19\] -fixed false -x 945 -y 57
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_81_m2\[1\] -fixed false -x 900 -y 84
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk5.brs/sDat\[2\] -fixed false -x 1002 -y 118
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[43\] -fixed false -x 944 -y 79
set_location -inst_name CLOCKS_AND_RESETS_inst_0/PF_CCC_ADC_0/PF_CCC_ADC_0/clkint_0 -fixed false -x 722 -y 0
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[15\] -fixed false -x 967 -y 61
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_MP_RNO -fixed false -x 882 -y 78
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/un1_a_penable_1_0_a2_1_a2 -fixed false -x 854 -y 93
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[3\] -fixed false -x 880 -y 100
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/wr_en\[3\] -fixed false -x 906 -y 105
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_18\[49\] -fixed false -x 969 -y 120
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[14\] -fixed false -x 854 -y 145
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk6.corepwm_pwm_gen/PWM_output_generation\[2\].genblk1.un1_pwm_enable_reg -fixed false -x 831 -y 27
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[30\] -fixed false -x 744 -y 100
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[18\] -fixed false -x 874 -y 37
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/genblk1.pcie_0_perst_out5_0_a2_16 -fixed false -x 757 -y 96
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_7_0_iv_3_78_i_m2 -fixed false -x 924 -y 126
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[22\] -fixed false -x 971 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[21\] -fixed false -x 847 -y 61
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/un1_b_penable_1_0_a2 -fixed false -x 853 -y 93
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[10\] -fixed false -x 789 -y 49
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[26\] -fixed false -x 896 -y 46
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[9\] -fixed false -x 904 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[26\] -fixed false -x 881 -y 112
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[6\] -fixed false -x 815 -y 97
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[45\] -fixed false -x 960 -y 121
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[31\] -fixed false -x 918 -y 52
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_10\[28\] -fixed false -x 770 -y 111
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[21\] -fixed false -x 970 -y 130
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[52\] -fixed false -x 821 -y 127
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[13\] -fixed false -x 828 -y 114
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[18\] -fixed false -x 844 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_36_1\[0\] -fixed false -x 931 -y 69
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[18\] -fixed false -x 980 -y 112
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[19\] -fixed false -x 838 -y 106
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[15\] -fixed false -x 853 -y 43
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[29\] -fixed false -x 962 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[3\] -fixed false -x 969 -y 94
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[44\] -fixed false -x 868 -y 130
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[8\] -fixed false -x 856 -y 43
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[31\] -fixed false -x 960 -y 99
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_34\[16\] -fixed false -x 990 -y 57
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_VALID_1 -fixed false -x 862 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[26\] -fixed false -x 762 -y 124
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_0\[15\] -fixed false -x 855 -y 60
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[38\] -fixed false -x 872 -y 43
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[35\] -fixed false -x 795 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_AIE9_or_0_0 -fixed false -x 852 -y 105
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[27\] -fixed false -x 887 -y 115
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[27\] -fixed false -x 846 -y 58
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[7\] -fixed false -x 861 -y 66
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[57\] -fixed false -x 1001 -y 94
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[3\] -fixed false -x 845 -y 85
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[56\] -fixed false -x 812 -y 91
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[26\] -fixed false -x 793 -y 130
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[33\] -fixed false -x 919 -y 52
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[11\] -fixed false -x 866 -y 100
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[48\] -fixed false -x 906 -y 109
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_2\[5\] -fixed false -x 748 -y 48
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[21\] -fixed false -x 852 -y 127
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[13\] -fixed false -x 913 -y 82
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_0\[28\] -fixed false -x 924 -y 60
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_42\[60\] -fixed false -x 749 -y 126
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_MBX_WRITE_RNO -fixed false -x 856 -y 78
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[33\] -fixed false -x 788 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_54_0_a2\[21\] -fixed false -x 786 -y 87
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA\[16\] -fixed false -x 932 -y 103
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_2\[51\] -fixed false -x 896 -y 144
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_34\[45\] -fixed false -x 1001 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[15\] -fixed false -x 755 -y 109
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[30\] -fixed false -x 799 -y 19
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[8\] -fixed false -x 883 -y 61
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[47\] -fixed false -x 900 -y 127
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_2_RNIUHCM\[28\] -fixed false -x 770 -y 42
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[6\] -fixed false -x 907 -y 52
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[34\] -fixed false -x 931 -y 142
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/lnk_m_cs\[16\] -fixed false -x 759 -y 94
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[8\] -fixed false -x 948 -y 66
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_posedge_reg\[27\] -fixed false -x 790 -y 46
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a\[1\] -fixed false -x 841 -y 85
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[55\] -fixed false -x 779 -y 55
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1\[24\] -fixed false -x 817 -y 60
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata\[1\] -fixed false -x 962 -y 93
set_location -inst_name CAPE_inst_0/P9_GPIO_0/CoreGPIO_P9_0/CoreGPIO_P9_0/xhdl1.GEN_BITS\[18\].APB_32.GPOUT_reg\[18\] -fixed false -x 759 -y 55
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[19\] -fixed false -x 910 -y 37
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[13\] -fixed false -x 816 -y 46
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[62\] -fixed false -x 999 -y 94
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[41\] -fixed false -x 914 -y 55
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[5\] -fixed false -x 939 -y 64
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[62\] -fixed false -x 826 -y 133
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[75\] -fixed false -x 963 -y 112
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[17\] -fixed false -x 855 -y 52
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[23\] -fixed false -x 852 -y 22
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1\[4\] -fixed false -x 758 -y 39
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_45_m2\[3\] -fixed false -x 816 -y 87
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_18_m2\[3\] -fixed false -x 876 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/APB_ARBITER_0/in_prdata_0_a3_0\[18\] -fixed false -x 761 -y 54
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[1\] -fixed false -x 810 -y 31
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[24\] -fixed false -x 823 -y 76
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_enable_reg1\[2\] -fixed false -x 771 -y 61
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_2_RNIEV9M\[11\] -fixed false -x 814 -y 60
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/lnk_m_wdata_iv_3\[2\] -fixed false -x 844 -y 75
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/m130_2 -fixed false -x 747 -y 48
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_10\[17\] -fixed false -x 744 -y 111
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[17\] -fixed false -x 934 -y 58
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[13\] -fixed false -x 789 -y 28
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[13\] -fixed false -x 912 -y 66
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_30\[18\] -fixed false -x 912 -y 123
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_54_0_a2\[26\] -fixed false -x 798 -y 90
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[22\] -fixed false -x 785 -y 31
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[24\] -fixed false -x 942 -y 109
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[67\] -fixed false -x 821 -y 133
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_2\[11\] -fixed false -x 753 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[1\] -fixed false -x 925 -y 72
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[71\] -fixed false -x 991 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a\[5\] -fixed false -x 901 -y 85
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[54\] -fixed false -x 899 -y 142
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_1740_fast -fixed false -x 845 -y 87
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_2\[43\] -fixed false -x 920 -y 144
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[18\] -fixed false -x 749 -y 121
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1\[28\] -fixed false -x 776 -y 42
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[36\] -fixed false -x 1002 -y 67
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[21\] -fixed false -x 1007 -y 112
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_AIE -fixed false -x 865 -y 79
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full_1_sqmuxa_i_0 -fixed false -x 1010 -y 123
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[10\] -fixed false -x 902 -y 94
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[16\] -fixed false -x 812 -y 52
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[30\] -fixed false -x 935 -y 79
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_negedge_reg\[51\] -fixed false -x 786 -y 61
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[50\] -fixed false -x 832 -y 43
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[17\] -fixed false -x 753 -y 31
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[24\] -fixed false -x 838 -y 55
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full7_a_4_ac0_1_RNI78PI -fixed false -x 816 -y 144
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_VALID -fixed false -x 920 -y 79
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[30\] -fixed false -x 849 -y 73
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA\[18\] -fixed false -x 918 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b\[2\] -fixed false -x 924 -y 73
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[66\] -fixed false -x 992 -y 64
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[39\] -fixed false -x 909 -y 142
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_AIE_1_sqmuxa_i -fixed false -x 902 -y 78
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[8\] -fixed false -x 869 -y 136
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_30\[55\] -fixed false -x 933 -y 51
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/nextState_0\[0\] -fixed false -x 841 -y 138
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[13\] -fixed false -x 781 -y 31
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[10\] -fixed false -x 952 -y 64
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_30\[69\] -fixed false -x 884 -y 135
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[25\] -fixed false -x 917 -y 91
set_location -inst_name CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0_1 -fixed false -x 732 -y 214
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_1\[9\] -fixed false -x 768 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata\[4\] -fixed false -x 981 -y 51
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_CTRL_WRITE_1 -fixed false -x 860 -y 87
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/wr_en\[0\] -fixed false -x 878 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[23\] -fixed false -x 984 -y 94
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[5\] -fixed false -x 794 -y 58
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA\[25\] -fixed false -x 764 -y 103
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[36\] -fixed false -x 805 -y 79
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_46\[62\] -fixed false -x 906 -y 123
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_6_1\[19\] -fixed false -x 780 -y 102
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_2\[16\] -fixed false -x 942 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/un1_prdata22_0 -fixed false -x 875 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[23\] -fixed false -x 901 -y 55
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[25\] -fixed false -x 910 -y 64
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_10\[63\] -fixed false -x 973 -y 132
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[57\] -fixed false -x 790 -y 55
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[25\] -fixed false -x 902 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[11\] -fixed false -x 860 -y 124
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[13\] -fixed false -x 940 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[30\] -fixed false -x 901 -y 94
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_30\[18\] -fixed false -x 889 -y 45
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[70\] -fixed false -x 991 -y 112
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[29\] -fixed false -x 952 -y 76
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[59\] -fixed false -x 916 -y 145
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_CTRL_WRITE -fixed false -x 860 -y 88
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA\[31\] -fixed false -x 789 -y 106
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[8\] -fixed false -x 802 -y 67
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[44\] -fixed false -x 920 -y 49
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[54\] -fixed false -x 835 -y 151
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[73\] -fixed false -x 974 -y 133
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[36\] -fixed false -x 859 -y 130
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[6\] -fixed false -x 914 -y 61
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[30\] -fixed false -x 872 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA_0_sqmuxa_0_a3_0_a2 -fixed false -x 925 -y 93
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/prdata_9_0_iv\[7\] -fixed false -x 862 -y 96
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[8\] -fixed false -x 962 -y 49
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk5.brs/sDat\[7\] -fixed false -x 949 -y 121
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk5.brs/sDat\[3\] -fixed false -x 788 -y 127
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr\[6\] -fixed false -x 990 -y 127
set_location -inst_name CAPE_inst_0/P9_GPIO_0/CoreGPIO_P9_0/CoreGPIO_P9_0/un1_PADDR_0_1 -fixed false -x 734 -y 96
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/lnk_m_wdata_iv_2\[3\] -fixed false -x 843 -y 75
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[14\] -fixed false -x 821 -y 46
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_2\[20\] -fixed false -x 968 -y 72
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[23\] -fixed false -x 835 -y 55
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[1\] -fixed false -x 808 -y 46
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[4\] -fixed false -x 993 -y 103
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/m10_2 -fixed false -x 785 -y 51
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[20\] -fixed false -x 957 -y 79
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat75_rep1 -fixed false -x 919 -y 63
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[15\] -fixed false -x 791 -y 55
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b\[2\] -fixed false -x 924 -y 70
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[41\] -fixed false -x 804 -y 61
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1\[5\] -fixed false -x 815 -y 42
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/control\[6\] -fixed false -x 792 -y 79
set_location -inst_name CAPE_inst_0/P9_GPIO_0/CoreGPIO_P9_0/CoreGPIO_P9_0/un1_PADDR -fixed false -x 732 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/prdata_9_0_iv\[1\] -fixed false -x 795 -y 78
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_1\[18\] -fixed false -x 765 -y 69
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_22\[58\] -fixed false -x 990 -y 99
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[15\] -fixed false -x 875 -y 118
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/m66 -fixed false -x 757 -y 108
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[12\] -fixed false -x 751 -y 94
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b\[2\] -fixed false -x 887 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[28\] -fixed false -x 796 -y 127
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[41\] -fixed false -x 811 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[25\] -fixed false -x 823 -y 121
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[1\] -fixed false -x 829 -y 82
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_a11_5\[2\] -fixed false -x 792 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[13\] -fixed false -x 890 -y 106
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[15\] -fixed false -x 771 -y 124
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[21\] -fixed false -x 982 -y 133
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[34\] -fixed false -x 876 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_pready -fixed false -x 786 -y 84
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_posedge_reg\[21\] -fixed false -x 779 -y 43
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[34\] -fixed false -x 814 -y 130
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/prdata\[2\] -fixed false -x 821 -y 79
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/holdDat\[72\] -fixed false -x 977 -y 127
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_42\[44\] -fixed false -x 750 -y 90
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_10\[25\] -fixed false -x 858 -y 135
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[6\] -fixed false -x 928 -y 61
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[30\] -fixed false -x 991 -y 130
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA\[9\] -fixed false -x 817 -y 115
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[64\] -fixed false -x 884 -y 52
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_10\[30\] -fixed false -x 789 -y 120
set_location -inst_name CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_13 -fixed false -x 745 -y 139
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[9\] -fixed false -x 865 -y 37
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_1_cZ\[2\] -fixed false -x 754 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[26\] -fixed false -x 909 -y 58
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[5\] -fixed false -x 829 -y 133
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_2\[16\] -fixed false -x 777 -y 66
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_7_iv_0_19_i_i_a2_0 -fixed false -x 928 -y 126
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk5.brs/currState_RNI4RUR\[1\] -fixed false -x 958 -y 120
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[7\] -fixed false -x 905 -y 52
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[5\] -fixed false -x 830 -y 79
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_2_RNI0KCM\[29\] -fixed false -x 788 -y 45
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[4\] -fixed false -x 801 -y 85
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_54_0_a2\[22\] -fixed false -x 835 -y 108
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[2\] -fixed false -x 1003 -y 85
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[48\] -fixed false -x 878 -y 139
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty14_a_4_ac0_5 -fixed false -x 993 -y 126
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[18\] -fixed false -x 934 -y 121
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[7\] -fixed false -x 775 -y 58
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[5\] -fixed false -x 904 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[24\] -fixed false -x 837 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA\[18\] -fixed false -x 839 -y 94
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_2_RNISDAM\[18\] -fixed false -x 762 -y 39
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[14\] -fixed false -x 956 -y 58
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/m130_1_1 -fixed false -x 781 -y 57
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_30\[11\] -fixed false -x 834 -y 132
set_location -inst_name CLOCKS_AND_RESETS_inst_0/FIC_1_RESET/CORERESET_0/dff_13 -fixed false -x 865 -y 133
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_a11_5\[0\] -fixed false -x 813 -y 66
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat_30\[50\] -fixed false -x 889 -y 129
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_2\[56\] -fixed false -x 883 -y 138
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_10\[42\] -fixed false -x 977 -y 135
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_negedge_reg\[44\] -fixed false -x 811 -y 25
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[32\] -fixed false -x 834 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_ACK -fixed false -x 947 -y 94
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[16\] -fixed false -x 883 -y 67
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[53\] -fixed false -x 1001 -y 97
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[8\] -fixed false -x 859 -y 133
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1_0_wmux_0_RNI46CE\[4\] -fixed false -x 754 -y 54
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/wr_en\[1\] -fixed false -x 864 -y 81
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[0\] -fixed false -x 855 -y 118
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[9\] -fixed false -x 905 -y 58
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_2_RNIK5AM\[14\] -fixed false -x 748 -y 81
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_MSG_READ_RNO_0 -fixed false -x 928 -y 96
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[3\] -fixed false -x 810 -y 46
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/holdDat\[69\] -fixed false -x 778 -y 118
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO\[4\] -fixed false -x 998 -y 126
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/APB_ARBITER_0/in_prdata_0_a3_0\[1\] -fixed false -x 775 -y 63
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_CTRL_WRITE -fixed false -x 842 -y 82
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[24\] -fixed false -x 873 -y 61
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[23\] -fixed false -x 879 -y 37
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/FIC3_INITIATOR_inst_0/FIC3_INITIATOR_0/PSELS16_0 -fixed false -x 768 -y 84
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[5\] -fixed false -x 908 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA\[5\] -fixed false -x 887 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[24\] -fixed false -x 841 -y 115
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[31\] -fixed false -x 924 -y 102
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[61\] -fixed false -x 797 -y 136
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_ACK_RNO -fixed false -x 905 -y 72
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_22\[54\] -fixed false -x 1003 -y 102
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[47\] -fixed false -x 763 -y 73
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[31\] -fixed false -x 834 -y 106
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[28\] -fixed false -x 816 -y 108
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[29\] -fixed false -x 954 -y 76
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/prdata_9_0_iv\[4\] -fixed false -x 830 -y 87
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/un1_prdata23 -fixed false -x 865 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[20\] -fixed false -x 782 -y 123
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/lnk_m_addr_0_iv_0_1\[2\] -fixed false -x 750 -y 96
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk5.brs/currState_ns_0\[1\] -fixed false -x 1005 -y 117
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[19\] -fixed false -x 939 -y 76
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt\[25\] -fixed false -x 916 -y 37
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_VALID_1 -fixed false -x 888 -y 90
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_MSG_READ -fixed false -x 890 -y 94
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_10\[71\] -fixed false -x 972 -y 141
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_0_sqmuxa_0_0 -fixed false -x 874 -y 93
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_18\[45\] -fixed false -x 960 -y 120
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_6\[24\] -fixed false -x 794 -y 111
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_4\[6\] -fixed false -x 803 -y 63
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_46\[42\] -fixed false -x 888 -y 120
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[27\] -fixed false -x 988 -y 130
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/prdata_9_0_iv_RNO\[7\] -fixed false -x 864 -y 87
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/currState_RNI9B911_2\[1\] -fixed false -x 980 -y 108
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[54\] -fixed false -x 832 -y 130
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[66\] -fixed false -x 908 -y 43
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[55\] -fixed false -x 854 -y 37
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[26\] -fixed false -x 830 -y 37
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[16\] -fixed false -x 771 -y 97
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_7_iv_0_19_i_i_a2_0_2 -fixed false -x 1012 -y 123
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[6\] -fixed false -x 872 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[17\] -fixed false -x 826 -y 73
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1\[5\] -fixed false -x 766 -y 42
set_location -inst_name CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0 -fixed false -x 732 -y 215
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat_18\[56\] -fixed false -x 936 -y 132
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[13\] -fixed false -x 822 -y 97
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk5.brs/currState_RNIC1QQ\[1\] -fixed false -x 998 -y 117
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[7\] -fixed false -x 786 -y 28
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA\[19\] -fixed false -x 806 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[7\] -fixed false -x 894 -y 61
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[38\] -fixed false -x 828 -y 151
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[73\] -fixed false -x 919 -y 118
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/prdata\[28\] -fixed false -x 761 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/B_AIE_1_sqmuxa_i -fixed false -x 863 -y 87
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/prdata_9_0_iv\[3\] -fixed false -x 818 -y 78
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[8\] -fixed false -x 988 -y 58
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat_18\[70\] -fixed false -x 986 -y 120
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[25\] -fixed false -x 828 -y 99
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[18\] -fixed false -x 802 -y 94
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/holdDat\[25\] -fixed false -x 880 -y 130
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/_l0.read_data20 -fixed false -x 945 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[19\] -fixed false -x 810 -y 127
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[3\].register\[3\]\[10\] -fixed false -x 907 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[7\] -fixed false -x 853 -y 111
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1\[17\] -fixed false -x 799 -y 45
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_MSG_READ -fixed false -x 853 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_45_0_a2\[22\] -fixed false -x 763 -y 102
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[5\] -fixed false -x 913 -y 64
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_30\[24\] -fixed false -x 888 -y 45
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[23\] -fixed false -x 1017 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[21\] -fixed false -x 895 -y 60
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA\[11\] -fixed false -x 889 -y 112
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[13\] -fixed false -x 848 -y 106
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[16\] -fixed false -x 820 -y 94
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_6\[38\] -fixed false -x 903 -y 108
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo\[6\] -fixed false -x 796 -y 145
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[4\] -fixed false -x 924 -y 84
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/holdDat\[75\] -fixed false -x 933 -y 136
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/_l1.read_data24 -fixed false -x 860 -y 84
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_72_m3\[0\] -fixed false -x 882 -y 84
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata\[2\] -fixed false -x 838 -y 78
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[27\] -fixed false -x 856 -y 22
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[20\] -fixed false -x 837 -y 148
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[18\] -fixed false -x 843 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[20\] -fixed false -x 769 -y 97
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/currState_RNIF2751_2\[1\] -fixed false -x 900 -y 48
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[26\] -fixed false -x 923 -y 73
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[2\] -fixed false -x 879 -y 70
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/m89_1 -fixed false -x 762 -y 48
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/prdata_9_0_iv_RNO\[2\] -fixed false -x 866 -y 84
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_81_m2\[2\] -fixed false -x 900 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[6\] -fixed false -x 840 -y 112
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/last_raddr\[23\] -fixed false -x 779 -y 94
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/currState\[0\] -fixed false -x 940 -y 88
set_location -inst_name CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_15 -fixed false -x 752 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/APB_ARBITER_0/in_prdata_0_a3_0\[14\] -fixed false -x 746 -y 81
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/prdata\[8\] -fixed false -x 746 -y 67
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[9\] -fixed false -x 896 -y 121
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[57\] -fixed false -x 937 -y 145
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA_45_0_a2\[25\] -fixed false -x 764 -y 102
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_36_0_a3\[6\] -fixed false -x 912 -y 96
set_location -inst_name CLOCKS_AND_RESETS_inst_0/CLK_160MHz_to_CLK_80MHz/CLK_DIV_0/I_CD -fixed false -x 722 -y 4
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/wr_en\[2\] -fixed false -x 901 -y 99
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[24\] -fixed false -x 928 -y 142
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat_30\[44\] -fixed false -x 919 -y 48
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[47\] -fixed false -x 1000 -y 121
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_2\[11\] -fixed false -x 806 -y 60
set_location -inst_name CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_9 -fixed false -x 829 -y 73
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat_34\[4\] -fixed false -x 985 -y 57
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_46\[25\] -fixed false -x 878 -y 63
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[29\] -fixed false -x 761 -y 121
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_2\[7\] -fixed false -x 794 -y 51
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[62\] -fixed false -x 876 -y 43
set_location -inst_name CLOCKS_AND_RESETS_inst_0/FIC_1_RESET/CORERESET_0/dff_15 -fixed false -x 864 -y 133
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[2\].register\[2\]\[8\] -fixed false -x 955 -y 97
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[30\] -fixed false -x 879 -y 115
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[25\] -fixed false -x 876 -y 114
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_63_m2\[2\] -fixed false -x 924 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/A_AIE -fixed false -x 850 -y 79
set_location -inst_name CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS_13_.gpin3 -fixed false -x 764 -y 76
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata\[1\] -fixed false -x 981 -y 54
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[48\] -fixed false -x 788 -y 40
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[29\] -fixed false -x 842 -y 61
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/prescale_reg_Z\[19\] -fixed false -x 787 -y 37
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[5\] -fixed false -x 891 -y 85
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_VALID_3_sqmuxa_i_0_0 -fixed false -x 843 -y 96
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[48\] -fixed false -x 955 -y 52
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_READ_DATA\[17\] -fixed false -x 907 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[1\] -fixed false -x 912 -y 76
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata\[3\] -fixed false -x 971 -y 93
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[6\] -fixed false -x 828 -y 67
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[18\] -fixed false -x 848 -y 139
set_location -inst_name CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS_6_.gpin2 -fixed false -x 609 -y 19
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[1\] -fixed false -x 909 -y 81
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[2\] -fixed false -x 992 -y 58
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_0\[9\] -fixed false -x 858 -y 60
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[14\] -fixed false -x 828 -y 112
set_location -inst_name CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_1_cZ\[10\] -fixed false -x 752 -y 81
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[25\] -fixed false -x 752 -y 109
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/period_reg_Z\[13\] -fixed false -x 868 -y 58
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[24\] -fixed false -x 851 -y 115
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk5.brs/sDat\[8\] -fixed false -x 953 -y 118
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[0\] -fixed false -x 900 -y 82
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[23\] -fixed false -x 951 -y 64
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_36\[15\] -fixed false -x 909 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[17\] -fixed false -x 893 -y 60
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[10\] -fixed false -x 800 -y 102
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty14_a_4_ac0_1_RNIS4D81 -fixed false -x 768 -y 129
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[13\] -fixed false -x 838 -y 118
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[5\] -fixed false -x 924 -y 90
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_2\[19\] -fixed false -x 775 -y 54
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[3\] -fixed false -x 974 -y 52
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_18\[44\] -fixed false -x 925 -y 48
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/currState_RNI5O2V\[1\] -fixed false -x 989 -y 108
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[19\] -fixed false -x 886 -y 67
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[54\] -fixed false -x 986 -y 76
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[4\] -fixed false -x 928 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/FIC3_INITIATOR_inst_0/FIC3_INITIATOR_0/PSELS16_0_a2 -fixed false -x 744 -y 84
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/holdDat\[11\] -fixed false -x 988 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/prdata\[7\] -fixed false -x 838 -y 76
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_2\[23\] -fixed false -x 955 -y 75
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/SLAVE_AVALID -fixed false -x 991 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[15\] -fixed false -x 819 -y 121
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[15\] -fixed false -x 951 -y 112
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/B_MSG_READ_RNO -fixed false -x 876 -y 105
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_30\[29\] -fixed false -x 834 -y 135
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_18\[4\] -fixed false -x 968 -y 48
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[11\] -fixed false -x 977 -y 73
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[70\] -fixed false -x 930 -y 136
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[14\] -fixed false -x 784 -y 31
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[15\] -fixed false -x 956 -y 112
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[22\] -fixed false -x 802 -y 120
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[30\] -fixed false -x 871 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/APB_ARBITER_0/in_prdata_0_a3_0\[6\] -fixed false -x 750 -y 63
set_location -inst_name CAPE_inst_0/P9_GPIO_0/CoreGPIO_P9_0/CoreGPIO_P9_0/xhdl1.GEN_BITS\[12\].APB_32.GPOUT_reg\[12\] -fixed false -x 746 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_i_a2_i_3\[11\] -fixed false -x 772 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[19\] -fixed false -x 837 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA\[4\] -fixed false -x 837 -y 82
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/APB_ARBITER_0/in_pslverr_0_a3 -fixed false -x 758 -y 84
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr\[7\] -fixed false -x 991 -y 127
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_VALID_0_sqmuxa_i_i_a2 -fixed false -x 837 -y 84
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[1\] -fixed false -x 898 -y 85
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[11\] -fixed false -x 825 -y 73
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[30\] -fixed false -x 961 -y 52
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/B_READ_DATA_9\[4\] -fixed false -x 934 -y 93
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[61\] -fixed false -x 985 -y 100
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[45\] -fixed false -x 752 -y 37
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/B_MBX_WRITE -fixed false -x 870 -y 91
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA\[17\] -fixed false -x 893 -y 61
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[19\] -fixed false -x 870 -y 142
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA\[11\] -fixed false -x 924 -y 88
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/lnk_m_wdata_iv_0\[2\] -fixed false -x 846 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[7\] -fixed false -x 832 -y 61
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[1\].register\[1\]\[8\] -fixed false -x 844 -y 106
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_27_m3\[0\] -fixed false -x 858 -y 102
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[23\] -fixed false -x 900 -y 55
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/sDat\[25\] -fixed false -x 973 -y 130
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/wr_en\[0\] -fixed false -x 900 -y 99
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_prescale_reg\[19\] -fixed false -x 768 -y 34
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/un1_b_penable_1_0_a3_0_a2 -fixed false -x 852 -y 93
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat\[22\] -fixed false -x 894 -y 124
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_2\[31\] -fixed false -x 788 -y 36
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/holdDat\[25\] -fixed false -x 987 -y 70
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b\[3\] -fixed false -x 927 -y 70
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[70\] -fixed false -x 830 -y 139
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[5\] -fixed false -x 905 -y 67
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_36\[17\] -fixed false -x 900 -y 93
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_7_iv_0_19_i_i_a2_0_5 -fixed false -x 929 -y 126
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_VALID_3_sqmuxa_i_0_0 -fixed false -x 919 -y 78
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].pwm_negedge_reg\[9\] -fixed false -x 831 -y 49
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/A_READ_DATA_45_m1_0\[4\] -fixed false -x 826 -y 90
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA\[21\] -fixed false -x 786 -y 88
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[13\] -fixed false -x 805 -y 40
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA\[30\] -fixed false -x 930 -y 88
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[2\].register\[2\]\[22\] -fixed false -x 964 -y 103
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[55\] -fixed false -x 896 -y 133
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat\[2\] -fixed false -x 998 -y 76
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b\[3\] -fixed false -x 885 -y 103
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[1\] -fixed false -x 884 -y 121
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/A_READ_DATA_54\[0\] -fixed false -x 828 -y 81
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk1.awrs/sDat\[36\] -fixed false -x 810 -y 130
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/wr_en\[1\] -fixed false -x 880 -y 75
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[1\].psh_negedge_reg\[31\] -fixed false -x 807 -y 40
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[11\] -fixed false -x 979 -y 61
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[2\].pwm_posedge_reg\[52\] -fixed false -x 767 -y 25
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[13\] -fixed false -x 863 -y 61
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk2.arrs/sDat\[58\] -fixed false -x 913 -y 145
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a\[3\] -fixed false -x 935 -y 85
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat_10\[32\] -fixed false -x 966 -y 135
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA\[24\] -fixed false -x 922 -y 97
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/holdDat\[2\] -fixed false -x 845 -y 130
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_54_m1\[5\] -fixed false -x 877 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/B_READ_DATA_54_0_a2\[29\] -fixed false -x 781 -y 87
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_2\[23\] -fixed false -x 797 -y 81
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/m68 -fixed false -x 810 -y 96
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/m155 -fixed false -x 752 -y 57
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/gen_mbx_regs\[0\].register\[0\]\[6\] -fixed false -x 795 -y 103
set_location -inst_name CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_7 -fixed false -x 828 -y 73
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[66\] -fixed false -x 851 -y 100
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_0\[30\] -fixed false -x 894 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/A_CTRL_READ_RNO_0 -fixed false -x 931 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a\[0\] -fixed false -x 932 -y 91
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[17\] -fixed false -x 825 -y 31
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/un1_CH3_MSG_PRESENT_IRQ -fixed false -x 874 -y 75
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_a\[3\] -fixed false -x 861 -y 103
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk4.wrs/sDat\[57\] -fixed false -x 929 -y 43
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk2.arrs/currState_RNIENV9_0\[1\] -fixed false -x 938 -y 129
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1\[11\] -fixed false -x 790 -y 57
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk1.awrs/sDat\[55\] -fixed false -x 890 -y 139
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk6.corepwm_pwm_gen/PWM_output_generation\[2\].genblk1.un1_pwm_enable_reg -fixed false -x 862 -y 39
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/iPSELS_0_a2_0_a2\[4\] -fixed false -x 829 -y 90
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/APB_ARBITER_0/in_prdata_0\[8\] -fixed false -x 755 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/prdata_4_sqmuxa -fixed false -x 801 -y 78
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_46\[58\] -fixed false -x 876 -y 126
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/B_READ_DATA_RNO\[6\] -fixed false -x 914 -y 60
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_10_1\[29\] -fixed false -x 758 -y 117
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[0\].register\[0\]\[22\] -fixed false -x 867 -y 61
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[47\] -fixed false -x 840 -y 37
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/sDat\[9\] -fixed false -x 952 -y 109
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[3\].register\[3\]\[20\] -fixed false -x 889 -y 106
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/data_out_b\[4\] -fixed false -x 902 -y 70
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_Z\[27\] -fixed false -x 883 -y 37
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/mp_irq_b -fixed false -x 932 -y 75
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/psh_period_reg\[27\] -fixed false -x 864 -y 31
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs\[2\].psh_posedge_reg\[44\] -fixed false -x 767 -y 46
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/A_READ_DATA_RNO\[24\] -fixed false -x 768 -y 120
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_READ_DATA_9_0_a3\[28\] -fixed false -x 791 -y 93
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop\[0\].mstrconv/rgsl/genblk3.rrs/holdDat\[30\] -fixed false -x 963 -y 76
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk3.rrs/sDat_30\[20\] -fixed false -x 836 -y 147
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/gen_mbx_regs\[1\].register\[1\]\[13\] -fixed false -x 935 -y 97
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/rgsl/genblk4.wrs/sDat_46\[29\] -fixed false -x 872 -y 99
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1\[0\].ram/mem_mem_1_0/RAM64x12_PHYS_0 -fixed false -x 780 -y 116
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1\[0\].ram/mem_mem_1_0/RAM64x12_PHYS_0 -fixed false -x 924 -y 116
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1\[0\].ram/mem_mem_2_0/RAM64x12_PHYS_0 -fixed false -x 900 -y 116
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1\[0\].ram/mem_mem_2_0/RAM64x12_PHYS_0 -fixed false -x 936 -y 116
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1\[0\].ram/mem_mem_3_0/RAM64x12_PHYS_0 -fixed false -x 948 -y 116
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1\[0\].ram/mem_mem_0_0/RAM64x12_PHYS_0 -fixed false -x 792 -y 116
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1\[0\].ram/mem_mem_0_0/RAM64x12_PHYS_0 -fixed false -x 816 -y 143
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1\[0\].ram/mem_mem_1_0/RAM64x12_PHYS_0 -fixed false -x 960 -y 116
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1\[0\].ram/mem_mem_3_0/RAM64x12_PHYS_0 -fixed false -x 768 -y 116
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1\[0\].ram/mem_mem_0_0/RAM64x12_PHYS_0 -fixed false -x 912 -y 116
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1\[0\].ram/mem_mem_3_0/RAM64x12_PHYS_0 -fixed false -x 828 -y 143
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1\[0\].ram/mem_mem_2_0/RAM64x12_PHYS_0 -fixed false -x 840 -y 143
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1\[0\].ram/mem_mem_3_0/RAM64x12_PHYS_0 -fixed false -x 888 -y 116
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1\[0\].ram/mem_mem_2_0/RAM64x12_PHYS_0 -fixed false -x 804 -y 116
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1\[0\].ram/mem_mem_1_0/RAM64x12_PHYS_0 -fixed false -x 852 -y 143
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1\[0\].ram/mem_mem_0_0/RAM64x12_PHYS_0 -fixed false -x 972 -y 116
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk6.corepwm_pwm_gen/PWM_output_generation\[1\].genblk1.un1_period_cnt_0_I_1 -fixed false -x 771 -y 21
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr_s_364 -fixed false -x 900 -y 129
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr_s_362 -fixed false -x 984 -y 126
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/un1_period_cnt_cry_0 -fixed false -x 804 -y 30
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk6.corepwm_pwm_gen/PWM_output_generation\[1\].genblk1.PWM_int17_RNO_14 -fixed false -x 747 -y 27
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_s_363 -fixed false -x 960 -y 126
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].un1_period_cnt_cry_0 -fixed false -x 804 -y 36
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/un1_period_cnt_cry_0 -fixed false -x 855 -y 57
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_s_526 -fixed false -x 780 -y 117
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/un1_sync_pulse_cry_0 -fixed false -x 900 -y 39
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/un1_prescale_reg_0_I_1 -fixed false -x 771 -y 36
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk6.corepwm_pwm_gen/PWM_output_generation\[2\].genblk1.PWM_int49_RNO_14 -fixed false -x 843 -y 48
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt_s_198 -fixed false -x 890 -y 36
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk6.corepwm_pwm_gen/PWM_output_generation\[1\].genblk1.PWM_int17_RNO_14 -fixed false -x 796 -y 54
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk6.corepwm_pwm_gen/PWM_output_generation\[1\].genblk1.PWM_int_RNO_15\[1\] -fixed false -x 783 -y 27
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/un2_match_0_I_1 -fixed false -x 762 -y 93
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/un1_prescale_reg_0_I_1 -fixed false -x 807 -y 63
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/un1_sync_pulse_cry_0 -fixed false -x 817 -y 66
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk6.corepwm_pwm_gen/PWM_output_generation\[2\].genblk1.PWM_int49_RNO_14 -fixed false -x 807 -y 27
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/un1_prescale_reg_0_I_1 -fixed false -x 880 -y 39
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk6.corepwm_pwm_gen/PWM_output_generation\[1\].genblk1.un1_period_cnt_0_I_1 -fixed false -x 843 -y 45
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk6.corepwm_pwm_gen/PWM_output_generation\[2\].genblk1.PWM_int_RNO_15\[2\] -fixed false -x 843 -y 27
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].un1_period_cnt_cry_0 -fixed false -x 819 -y 57
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_s_528 -fixed false -x 819 -y 138
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/un1_period_cnt_cry_0 -fixed false -x 807 -y 45
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk6.corepwm_pwm_gen/PWM_output_generation\[2\].genblk1.un1_period_cnt_0_I_1 -fixed false -x 807 -y 21
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt_s_199 -fixed false -x 824 -y 63
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_cry_cy\[0\] -fixed false -x 855 -y 36
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr_s_527 -fixed false -x 804 -y 144
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk6.corepwm_pwm_gen/PWM_output_generation\[2\].genblk1.un1_period_cnt_0_I_1 -fixed false -x 843 -y 39
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/un1_sync_pulse_cry_0 -fixed false -x 768 -y 30
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk6.corepwm_pwm_gen/PWM_output_generation\[1\].genblk1.PWM_int17_RNO_14 -fixed false -x 807 -y 48
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_s_365 -fixed false -x 912 -y 126
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_cry_cy\[0\] -fixed false -x 865 -y 54
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt_s_197 -fixed false -x 768 -y 18
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_cry_cy\[0\] -fixed false -x 828 -y 21
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk6.corepwm_pwm_gen/PWM_output_generation\[1\].genblk1.PWM_int_RNO_15\[1\] -fixed false -x 819 -y 39
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk6.corepwm_pwm_gen/PWM_output_generation\[2\].genblk1.PWM_int_RNO_15\[2\] -fixed false -x 867 -y 45
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].un1_period_cnt_cry_0 -fixed false -x 840 -y 30
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr_s_525 -fixed false -x 768 -y 126
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk6.corepwm_pwm_gen/PWM_output_generation\[1\].genblk1.un1_period_cnt_0_I_1 -fixed false -x 843 -y 54
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk6.corepwm_pwm_gen/PWM_output_generation\[1\].genblk1.PWM_int_RNO_17\[1\] -fixed false -x 819 -y 54
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1_0_0_wmux\[23\] -fixed false -x 768 -y 51
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[16\] -fixed false -x 834 -y 123
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1_0_0_wmux\[6\] -fixed false -x 780 -y 42
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_13_1_0_wmux\[24\] -fixed false -x 795 -y 111
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[27\] -fixed false -x 942 -y 51
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[27\] -fixed false -x 882 -y 117
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1_0_0_wmux\[13\] -fixed false -x 804 -y 87
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_15_1_0_wmux\[29\] -fixed false -x 759 -y 117
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_15_1_0_wmux\[10\] -fixed false -x 771 -y 102
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1_0_0_wmux\[10\] -fixed false -x 738 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[16\] -fixed false -x 981 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[7\] -fixed false -x 918 -y 93
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[5\] -fixed false -x 978 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_15_1_0_wmux\[27\] -fixed false -x 783 -y 120
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1\[0\].ram/mem_DOUT_3_1_0_wmux\[1\] -fixed false -x 837 -y 138
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1_0_0_wmux\[2\] -fixed false -x 807 -y 78
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[4\] -fixed false -x 957 -y 57
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[20\] -fixed false -x 975 -y 87
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[18\] -fixed false -x 951 -y 84
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[8\] -fixed false -x 957 -y 54
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[13\] -fixed false -x 939 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[22\] -fixed false -x 813 -y 123
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[19\] -fixed false -x 915 -y 93
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[30\] -fixed false -x 834 -y 126
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1\[0\].ram/mem_DOUT_3_1_0_wmux\[0\] -fixed false -x 909 -y 117
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[2\] -fixed false -x 858 -y 114
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1_0_0_wmux\[23\] -fixed false -x 771 -y 78
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[8\] -fixed false -x 873 -y 114
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_13_1_0_wmux\[22\] -fixed false -x 783 -y 108
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_15_1_0_wmux\[7\] -fixed false -x 804 -y 120
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[24\] -fixed false -x 969 -y 102
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[2\] -fixed false -x 954 -y 90
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[4\] -fixed false -x 945 -y 84
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[27\] -fixed false -x 954 -y 111
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1_0_0_wmux\[14\] -fixed false -x 763 -y 72
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[14\] -fixed false -x 846 -y 117
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[29\] -fixed false -x 858 -y 120
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_13_1_0_wmux\[28\] -fixed false -x 771 -y 111
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[15\] -fixed false -x 975 -y 84
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[6\] -fixed false -x 966 -y 51
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1_0_0_wmux\[21\] -fixed false -x 828 -y 48
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[23\] -fixed false -x 807 -y 126
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[0\] -fixed false -x 894 -y 108
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_13_1_0_wmux\[25\] -fixed false -x 819 -y 99
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[8\] -fixed false -x 954 -y 96
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1\[0\].ram/mem_DOUT_3_1_0_wmux\[4\] -fixed false -x 969 -y 117
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1_0_0_wmux\[10\] -fixed false -x 768 -y 60
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1_0_0_wmux\[31\] -fixed false -x 826 -y 48
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[18\] -fixed false -x 834 -y 111
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[18\] -fixed false -x 963 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[21\] -fixed false -x 981 -y 99
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[13\] -fixed false -x 834 -y 117
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[13\] -fixed false -x 954 -y 48
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[6\] -fixed false -x 930 -y 78
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[20\] -fixed false -x 957 -y 78
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1_0_0_wmux\[4\] -fixed false -x 795 -y 57
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[27\] -fixed false -x 930 -y 99
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_15_1_0_wmux\[23\] -fixed false -x 807 -y 117
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1\[0\].ram/mem_DOUT_3_1_0_wmux\[6\] -fixed false -x 906 -y 117
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1_0_0_wmux\[24\] -fixed false -x 819 -y 60
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[0\] -fixed false -x 969 -y 81
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[17\] -fixed false -x 897 -y 105
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1_0_0_wmux\[26\] -fixed false -x 819 -y 69
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1_0_0_wmux\[25\] -fixed false -x 804 -y 57
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[26\] -fixed false -x 930 -y 111
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[7\] -fixed false -x 993 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[22\] -fixed false -x 912 -y 93
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[28\] -fixed false -x 963 -y 51
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[28\] -fixed false -x 918 -y 120
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[31\] -fixed false -x 927 -y 99
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1_0_0_wmux\[8\] -fixed false -x 804 -y 60
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[23\] -fixed false -x 954 -y 60
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[23\] -fixed false -x 873 -y 108
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1_0_0_wmux\[2\] -fixed false -x 795 -y 48
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[4\] -fixed false -x 891 -y 108
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[3\] -fixed false -x 978 -y 51
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[2\] -fixed false -x 978 -y 54
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[24\] -fixed false -x 855 -y 120
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[17\] -fixed false -x 954 -y 78
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[8\] -fixed false -x 798 -y 123
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[14\] -fixed false -x 942 -y 84
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[9\] -fixed false -x 990 -y 96
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1\[0\].ram/mem_DOUT_3_1_0_wmux\[7\] -fixed false -x 966 -y 117
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[18\] -fixed false -x 966 -y 90
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[30\] -fixed false -x 987 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[23\] -fixed false -x 972 -y 84
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[9\] -fixed false -x 798 -y 126
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1_0_0_wmux\[6\] -fixed false -x 774 -y 57
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1\[0\].ram/mem_DOUT_3_1_0_wmux\[1\] -fixed false -x 957 -y 117
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[1\] -fixed false -x 975 -y 54
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1_0_0_wmux\[7\] -fixed false -x 762 -y 36
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[4\] -fixed false -x 975 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[29\] -fixed false -x 861 -y 123
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[11\] -fixed false -x 951 -y 78
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1_0_0_wmux\[27\] -fixed false -x 768 -y 78
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[0\] -fixed false -x 915 -y 99
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1_0_0_wmux\[29\] -fixed false -x 816 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[5\] -fixed false -x 852 -y 120
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[3\] -fixed false -x 969 -y 93
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1_0_0_wmux\[0\] -fixed false -x 782 -y 48
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[27\] -fixed false -x 867 -y 123
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[10\] -fixed false -x 825 -y 120
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1_0_0_wmux\[21\] -fixed false -x 744 -y 108
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[30\] -fixed false -x 942 -y 99
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[22\] -fixed false -x 954 -y 54
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1_0_0_wmux\[17\] -fixed false -x 737 -y 96
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1_0_0_wmux\[30\] -fixed false -x 862 -y 48
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_15_1_0_wmux\[12\] -fixed false -x 790 -y 81
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_15_1_0_wmux\[18\] -fixed false -x 747 -y 102
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_13_1_0_wmux\[30\] -fixed false -x 795 -y 108
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[10\] -fixed false -x 954 -y 105
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[16\] -fixed false -x 906 -y 78
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[25\] -fixed false -x 822 -y 120
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1\[0\].ram/mem_DOUT_3_1_0_wmux\[4\] -fixed false -x 921 -y 117
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[12\] -fixed false -x 954 -y 99
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[28\] -fixed false -x 954 -y 102
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1_0_0_wmux\[17\] -fixed false -x 795 -y 45
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_15_1_0_wmux\[14\] -fixed false -x 768 -y 99
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[23\] -fixed false -x 951 -y 102
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_13_1_0_wmux\[19\] -fixed false -x 780 -y 108
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[18\] -fixed false -x 843 -y 117
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[31\] -fixed false -x 795 -y 123
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PREADY_15_1_0_wmux -fixed false -x 840 -y 90
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[7\] -fixed false -x 846 -y 114
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1_0_0_wmux\[24\] -fixed false -x 778 -y 45
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[13\] -fixed false -x 894 -y 105
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[3\] -fixed false -x 879 -y 123
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[23\] -fixed false -x 951 -y 54
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_13_1_0_wmux\[21\] -fixed false -x 790 -y 111
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1_0_0_wmux\[11\] -fixed false -x 771 -y 57
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1_0_0_wmux\[8\] -fixed false -x 756 -y 39
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_15_1_0_wmux\[6\] -fixed false -x 744 -y 129
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_13_1_0_wmux\[26\] -fixed false -x 793 -y 117
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[31\] -fixed false -x 939 -y 84
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[0\] -fixed false -x 990 -y 90
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[5\] -fixed false -x 882 -y 120
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[11\] -fixed false -x 939 -y 99
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[29\] -fixed false -x 966 -y 87
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1_0_0_wmux\[15\] -fixed false -x 807 -y 51
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[15\] -fixed false -x 951 -y 99
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1_0_0_wmux\[6\] -fixed false -x 792 -y 45
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_15_1_0_wmux\[31\] -fixed false -x 807 -y 105
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[9\] -fixed false -x 921 -y 108
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[12\] -fixed false -x 846 -y 120
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[12\] -fixed false -x 966 -y 63
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_15_1_0_wmux\[15\] -fixed false -x 819 -y 111
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1_0_0_wmux\[9\] -fixed false -x 804 -y 42
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[7\] -fixed false -x 915 -y 90
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1_0_0_wmux\[8\] -fixed false -x 783 -y 42
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1_0_0_wmux\[20\] -fixed false -x 756 -y 30
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[12\] -fixed false -x 858 -y 123
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[24\] -fixed false -x 822 -y 123
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_13_1_0_wmux\[10\] -fixed false -x 778 -y 102
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[1\] -fixed false -x 951 -y 90
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[6\] -fixed false -x 873 -y 117
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[12\] -fixed false -x 978 -y 99
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[28\] -fixed false -x 795 -y 126
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[25\] -fixed false -x 966 -y 81
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1\[0\].ram/mem_DOUT_3_1_0_wmux\[5\] -fixed false -x 954 -y 117
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[28\] -fixed false -x 831 -y 126
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[20\] -fixed false -x 942 -y 105
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[17\] -fixed false -x 918 -y 87
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_13_1_0_wmux\[13\] -fixed false -x 789 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_13_1_0_wmux\[27\] -fixed false -x 780 -y 120
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[6\] -fixed false -x 840 -y 117
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[23\] -fixed false -x 870 -y 114
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1_0_0_wmux\[3\] -fixed false -x 784 -y 48
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[22\] -fixed false -x 951 -y 60
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[22\] -fixed false -x 870 -y 108
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[3\] -fixed false -x 987 -y 90
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[31\] -fixed false -x 903 -y 78
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[7\] -fixed false -x 951 -y 48
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[7\] -fixed false -x 792 -y 123
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[8\] -fixed false -x 966 -y 102
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[10\] -fixed false -x 936 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[11\] -fixed false -x 831 -y 117
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[11\] -fixed false -x 969 -y 60
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[13\] -fixed false -x 855 -y 123
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1_0_0_wmux\[7\] -fixed false -x 747 -y 36
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[1\] -fixed false -x 984 -y 90
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[15\] -fixed false -x 870 -y 117
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[15\] -fixed false -x 966 -y 60
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1\[0\].ram/mem_DOUT_3_1_0_wmux\[1\] -fixed false -x 790 -y 117
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[7\] -fixed false -x 963 -y 84
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[11\] -fixed false -x 915 -y 81
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[13\] -fixed false -x 951 -y 105
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[29\] -fixed false -x 948 -y 54
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[1\] -fixed false -x 858 -y 117
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_15_1_0_wmux\[20\] -fixed false -x 778 -y 87
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[6\] -fixed false -x 963 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[21\] -fixed false -x 963 -y 63
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[21\] -fixed false -x 843 -y 114
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[16\] -fixed false -x 951 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[25\] -fixed false -x 917 -y 90
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[2\] -fixed false -x 888 -y 108
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_15_1_0_wmux\[11\] -fixed false -x 768 -y 81
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[25\] -fixed false -x 948 -y 48
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[25\] -fixed false -x 918 -y 108
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[31\] -fixed false -x 867 -y 108
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[24\] -fixed false -x 963 -y 87
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_15_1_0_wmux\[16\] -fixed false -x 783 -y 99
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1\[0\].ram/mem_DOUT_3_1_0_wmux\[5\] -fixed false -x 918 -y 117
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1\[0\].ram/mem_DOUT_3_1_0_wmux\[2\] -fixed false -x 834 -y 138
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1\[0\].ram/mem_DOUT_3_1_0_wmux\[1\] -fixed false -x 915 -y 117
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[10\] -fixed false -x 843 -y 120
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[28\] -fixed false -x 936 -y 84
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[10\] -fixed false -x 948 -y 60
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[10\] -fixed false -x 906 -y 90
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[22\] -fixed false -x 939 -y 105
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[22\] -fixed false -x 963 -y 102
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1\[0\].ram/mem_DOUT_3_1_0_wmux\[3\] -fixed false -x 903 -y 117
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[3\] -fixed false -x 963 -y 81
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1_0_0_wmux\[9\] -fixed false -x 759 -y 36
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[12\] -fixed false -x 891 -y 105
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1\[0\].ram/mem_DOUT_3_1_0_wmux\[3\] -fixed false -x 831 -y 138
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[3\] -fixed false -x 855 -y 114
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1_0_0_wmux\[1\] -fixed false -x 782 -y 39
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1_0_0_wmux\[28\] -fixed false -x 771 -y 42
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[4\] -fixed false -x 975 -y 51
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[20\] -fixed false -x 963 -y 66
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[20\] -fixed false -x 888 -y 105
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1_0_0_wmux\[5\] -fixed false -x 762 -y 42
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1_0_0_wmux\[27\] -fixed false -x 804 -y 48
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1\[0\].ram/mem_DOUT_3_1_0_wmux\[2\] -fixed false -x 963 -y 117
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[9\] -fixed false -x 957 -y 93
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[1\] -fixed false -x 879 -y 120
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[16\] -fixed false -x 948 -y 99
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[19\] -fixed false -x 804 -y 126
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1\[0\].ram/mem_DOUT_3_1_0_wmux\[0\] -fixed false -x 951 -y 117
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_13_1_0_wmux\[14\] -fixed false -x 778 -y 99
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_15_1_0_wmux\[19\] -fixed false -x 783 -y 102
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[30\] -fixed false -x 810 -y 123
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1_0_0_wmux\[18\] -fixed false -x 754 -y 39
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[9\] -fixed false -x 942 -y 54
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1_0_0_wmux\[7\] -fixed false -x 795 -y 51
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[23\] -fixed false -x 984 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[30\] -fixed false -x 915 -y 108
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_15_1_0_wmux\[17\] -fixed false -x 750 -y 111
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[19\] -fixed false -x 936 -y 105
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1_0_0_wmux\[12\] -fixed false -x 756 -y 36
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[7\] -fixed false -x 855 -y 126
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[27\] -fixed false -x 819 -y 123
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[21\] -fixed false -x 960 -y 84
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[24\] -fixed false -x 900 -y 78
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[11\] -fixed false -x 915 -y 120
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[28\] -fixed false -x 954 -y 57
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[25\] -fixed false -x 966 -y 93
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1_0_0_wmux\[18\] -fixed false -x 826 -y 60
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[30\] -fixed false -x 960 -y 87
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1_0_0_wmux\[9\] -fixed false -x 804 -y 51
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1_0_0_wmux\[3\] -fixed false -x 804 -y 78
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_15_1_0_wmux\[0\] -fixed false -x 804 -y 99
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[15\] -fixed false -x 819 -y 120
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[6\] -fixed false -x 963 -y 90
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1_0_0_wmux\[12\] -fixed false -x 792 -y 48
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[15\] -fixed false -x 876 -y 120
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[6\] -fixed false -x 930 -y 105
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[9\] -fixed false -x 960 -y 90
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[3\] -fixed false -x 879 -y 117
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[15\] -fixed false -x 951 -y 111
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_13_1_0_wmux\[12\] -fixed false -x 783 -y 96
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1_0_0_wmux\[31\] -fixed false -x 771 -y 45
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[2\] -fixed false -x 954 -y 93
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[0\] -fixed false -x 951 -y 93
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[21\] -fixed false -x 816 -y 123
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[31\] -fixed false -x 960 -y 69
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1_0_0_wmux\[14\] -fixed false -x 782 -y 33
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[12\] -fixed false -x 951 -y 57
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_13_1_0_wmux\[18\] -fixed false -x 753 -y 102
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[22\] -fixed false -x 828 -y 126
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_15_1_0_wmux\[3\] -fixed false -x 804 -y 102
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[16\] -fixed false -x 864 -y 123
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[16\] -fixed false -x 963 -y 60
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[9\] -fixed false -x 942 -y 48
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1\[0\].ram/mem_DOUT_3_1_0_wmux\[0\] -fixed false -x 788 -y 117
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_13_1_0_wmux\[15\] -fixed false -x 816 -y 111
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1_0_0_wmux\[14\] -fixed false -x 792 -y 51
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[26\] -fixed false -x 792 -y 126
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1_0_0_wmux\[0\] -fixed false -x 735 -y 69
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[20\] -fixed false -x 960 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_15_1_0_wmux\[5\] -fixed false -x 817 -y 102
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[1\] -fixed false -x 876 -y 123
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[10\] -fixed false -x 876 -y 117
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1_0_0_wmux\[22\] -fixed false -x 735 -y 42
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_15_1_0_wmux\[13\] -fixed false -x 785 -y 81
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1\[0\].ram/mem_DOUT_3_1_0_wmux\[0\] -fixed false -x 828 -y 138
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[13\] -fixed false -x 948 -y 78
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_15_1_0_wmux\[22\] -fixed false -x 781 -y 102
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_15_1_0_wmux\[28\] -fixed false -x 768 -y 111
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[26\] -fixed false -x 939 -y 48
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[26\] -fixed false -x 912 -y 120
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[30\] -fixed false -x 927 -y 78
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[27\] -fixed false -x 948 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[21\] -fixed false -x 852 -y 126
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[6\] -fixed false -x 807 -y 123
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[19\] -fixed false -x 948 -y 102
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[30\] -fixed false -x 960 -y 51
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[29\] -fixed false -x 927 -y 105
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[14\] -fixed false -x 831 -y 123
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[0\] -fixed false -x 855 -y 117
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[25\] -fixed false -x 831 -y 111
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1_0_0_wmux\[15\] -fixed false -x 784 -y 39
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[10\] -fixed false -x 915 -y 87
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[18\] -fixed false -x 816 -y 120
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_15_1_0_wmux\[24\] -fixed false -x 792 -y 111
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_13_1_0_wmux\[29\] -fixed false -x 763 -y 117
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[5\] -fixed false -x 912 -y 99
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[2\] -fixed false -x 972 -y 96
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[14\] -fixed false -x 975 -y 99
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_13_1_0_wmux\[31\] -fixed false -x 804 -y 108
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[18\] -fixed false -x 939 -y 108
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[21\] -fixed false -x 972 -y 87
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1_0_0_wmux\[15\] -fixed false -x 749 -y 123
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1_0_0_wmux\[3\] -fixed false -x 807 -y 60
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[25\] -fixed false -x 924 -y 105
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1_0_0_wmux\[5\] -fixed false -x 771 -y 48
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1_0_0_wmux\[30\] -fixed false -x 768 -y 33
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1_0_0_wmux\[4\] -fixed false -x 801 -y 39
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1_0_0_wmux\[13\] -fixed false -x 792 -y 54
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[8\] -fixed false -x 960 -y 66
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_15_1_0_wmux\[2\] -fixed false -x 792 -y 87
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[1\] -fixed false -x 963 -y 93
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[26\] -fixed false -x 930 -y 81
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[4\] -fixed false -x 948 -y 93
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[20\] -fixed false -x 828 -y 117
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[19\] -fixed false -x 867 -y 117
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[19\] -fixed false -x 936 -y 48
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[27\] -fixed false -x 903 -y 90
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_15_1_0_wmux\[25\] -fixed false -x 816 -y 99
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[26\] -fixed false -x 936 -y 99
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1_0_0_wmux\[26\] -fixed false -x 785 -y 45
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[14\] -fixed false -x 948 -y 84
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[5\] -fixed false -x 927 -y 81
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[16\] -fixed false -x 912 -y 108
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1_0_0_wmux\[25\] -fixed false -x 773 -y 42
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1_0_0_wmux\[2\] -fixed false -x 759 -y 42
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_13_1_0_wmux\[20\] -fixed false -x 769 -y 108
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_15_1_0_wmux\[1\] -fixed false -x 792 -y 93
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[19\] -fixed false -x 924 -y 78
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1_0_0_wmux\[22\] -fixed false -x 814 -y 51
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1_0_0_wmux\[16\] -fixed false -x 732 -y 42
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_13_1_0_wmux\[23\] -fixed false -x 805 -y 117
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[21\] -fixed false -x 912 -y 90
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[29\] -fixed false -x 960 -y 63
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[29\] -fixed false -x 927 -y 108
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1_0_0_wmux\[11\] -fixed false -x 766 -y 81
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[12\] -fixed false -x 912 -y 87
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[1\] -fixed false -x 960 -y 81
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_15_1_0_wmux\[9\] -fixed false -x 805 -y 111
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1_0_0_wmux\[1\] -fixed false -x 768 -y 39
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[24\] -fixed false -x 936 -y 108
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1_0_0_wmux\[16\] -fixed false -x 785 -y 57
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_13_1_0_wmux\[11\] -fixed false -x 775 -y 102
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1_0_0_wmux\[12\] -fixed false -x 768 -y 57
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[15\] -fixed false -x 900 -y 90
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1_0_0_wmux\[11\] -fixed false -x 792 -y 57
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[28\] -fixed false -x 927 -y 111
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[26\] -fixed false -x 939 -y 54
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[17\] -fixed false -x 960 -y 102
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[0\] -fixed false -x 894 -y 102
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_13_1_0_wmux\[16\] -fixed false -x 790 -y 99
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1_0_0_wmux\[28\] -fixed false -x 860 -y 48
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_15_1_0_wmux\[30\] -fixed false -x 804 -y 105
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[4\] -fixed false -x 852 -y 114
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[5\] -fixed false -x 852 -y 117
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[13\] -fixed false -x 912 -y 81
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[14\] -fixed false -x 828 -y 111
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[14\] -fixed false -x 939 -y 51
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_15_1_0_wmux\[4\] -fixed false -x 793 -y 105
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1_0_0_wmux\[5\] -fixed false -x 806 -y 42
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1_0_0_wmux\[29\] -fixed false -x 780 -y 45
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[2\] -fixed false -x 891 -y 102
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[20\] -fixed false -x 804 -y 123
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[8\] -fixed false -x 864 -y 108
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1_0_0_wmux\[20\] -fixed false -x 828 -y 51
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1\[0\].ram/mem_DOUT_3_1_0_wmux\[7\] -fixed false -x 912 -y 117
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[31\] -fixed false -x 972 -y 99
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[17\] -fixed false -x 828 -y 123
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[4\] -fixed false -x 888 -y 102
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[8\] -fixed false -x 948 -y 111
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_15_1_0_wmux\[21\] -fixed false -x 786 -y 111
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1_0_0_wmux\[19\] -fixed false -x 733 -y 69
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1\[0\].ram/mem_DOUT_3_1_0_wmux\[3\] -fixed false -x 960 -y 117
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[26\] -fixed false -x 867 -y 114
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[5\] -fixed false -x 972 -y 51
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[17\] -fixed false -x 948 -y 105
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_15_1_0_wmux\[26\] -fixed false -x 795 -y 117
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[24\] -fixed false -x 936 -y 51
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[24\] -fixed false -x 840 -y 114
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1_0_0_wmux\[19\] -fixed false -x 774 -y 51
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_13_1_0_wmux\[17\] -fixed false -x 745 -y 111
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[29\] -fixed false -x 924 -y 99
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[31\] -fixed false -x 864 -y 117
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[17\] -fixed false -x 840 -y 120
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[17\] -fixed false -x 960 -y 60
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[11\] -fixed false -x 852 -y 123
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_15_1_0_wmux\[8\] -fixed false -x 744 -y 117
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[19\] -fixed false -x 924 -y 108
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[9\] -fixed false -x 864 -y 114
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[2\] -fixed false -x 924 -y 81
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1\[0\].ram/mem_DOUT_3_1_0_wmux\[6\] -fixed false -x 948 -y 117
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1\[0\].ram/mem_DOUT_3_1_0_wmux\[2\] -fixed false -x 900 -y 117
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_1_0_0_wmux\[4\] -fixed false -x 768 -y 48
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[5\] -fixed false -x 960 -y 93
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[14\] -fixed false -x 948 -y 57
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/rdata_2_1_0_wmux\[0\] -fixed false -x 972 -y 54
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[11\] -fixed false -x 924 -y 111
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1_0_0_wmux\[13\] -fixed false -x 747 -y 30
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/PRDATA_regif_7_i_m3_1_0_0_wmux\[10\] -fixed false -x 744 -y 30
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[18\] -fixed false -x 936 -y 54
set_location -inst_name BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/rdata_2_1_0_wmux\[3\] -fixed false -x 948 -y 90
set_location -inst_name CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_15_rep_RNI7PT4/U0_RGB1_RGB4 -fixed false -x 729 -y 16
set_location -inst_name CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_0/U0_RGB1_RGB0 -fixed false -x 730 -y 152
set_location -inst_name CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_0/U0_RGB1_RGB1 -fixed false -x 730 -y 125
set_location -inst_name CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_12/U0_RGB1_RGB0 -fixed false -x 728 -y 98
set_location -inst_name CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_12/U0_RGB1_RGB1 -fixed false -x 728 -y 71
set_location -inst_name CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_12/U0_RGB1_RGB2 -fixed false -x 728 -y 44
set_location -inst_name CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_12/U0_RGB1_RGB3 -fixed false -x 722 -y 17
set_location -inst_name CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_12/U0_RGB1_RGB4 -fixed false -x 728 -y 17
set_location -inst_name CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_4/U0_RGB1_RGB0 -fixed false -x 729 -y 123
set_location -inst_name CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_4/U0_RGB1_RGB1 -fixed false -x 729 -y 96
set_location -inst_name CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_4/U0_RGB1_RGB2 -fixed false -x 729 -y 69
set_location -inst_name CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_4/U0_RGB1_RGB3 -fixed false -x 729 -y 42
set_location -inst_name CLOCKS_AND_RESETS_inst_0/OSCILLATOR_160MHz_inst_0/OSCILLATOR_160MHz_0/I_OSC_160_INT/U0_RGB1_RGB0 -fixed false -x 720 -y 16
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].un1_period_cnt_cry_0_CC_0 -fixed false -x 819 -y 59
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].un1_period_cnt_cry_0_CC_1 -fixed false -x 828 -y 59
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].un1_period_cnt_cry_0_CC_2 -fixed false -x 840 -y 59
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_cry_cy\[0\]_CC_0 -fixed false -x 865 -y 56
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_cry_cy\[0\]_CC_1 -fixed false -x 876 -y 56
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_cry_cy\[0\]_CC_2 -fixed false -x 888 -y 56
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt_s_199_CC_0 -fixed false -x 824 -y 65
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt_s_199_CC_1 -fixed false -x 828 -y 65
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt_s_199_CC_2 -fixed false -x 840 -y 65
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt_s_199_CC_3 -fixed false -x 852 -y 65
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/un1_period_cnt_cry_0_CC_0 -fixed false -x 855 -y 59
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/un1_period_cnt_cry_0_CC_1 -fixed false -x 864 -y 59
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/un1_period_cnt_cry_0_CC_2 -fixed false -x 876 -y 59
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/un1_prescale_reg_0_I_1_CC_0 -fixed false -x 807 -y 65
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/un1_prescale_reg_0_I_1_CC_1 -fixed false -x 816 -y 65
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/un1_sync_pulse_cry_0_CC_0 -fixed false -x 817 -y 68
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/un1_sync_pulse_cry_0_CC_1 -fixed false -x 828 -y 68
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/un1_sync_pulse_cry_0_CC_2 -fixed false -x 840 -y 68
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk6.corepwm_pwm_gen/PWM_output_generation\[1\].genblk1.PWM_int17_RNO_14_CC_0 -fixed false -x 796 -y 56
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk6.corepwm_pwm_gen/PWM_output_generation\[1\].genblk1.PWM_int17_RNO_14_CC_1 -fixed false -x 804 -y 56
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk6.corepwm_pwm_gen/PWM_output_generation\[1\].genblk1.PWM_int_RNO_17\[1\]_CC_0 -fixed false -x 819 -y 56
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk6.corepwm_pwm_gen/PWM_output_generation\[1\].genblk1.PWM_int_RNO_17\[1\]_CC_1 -fixed false -x 828 -y 56
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk6.corepwm_pwm_gen/PWM_output_generation\[1\].genblk1.un1_period_cnt_0_I_1_CC_0 -fixed false -x 843 -y 56
set_location -inst_name CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk6.corepwm_pwm_gen/PWM_output_generation\[1\].genblk1.un1_period_cnt_0_I_1_CC_1 -fixed false -x 852 -y 56
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].un1_period_cnt_cry_0_CC_0 -fixed false -x 804 -y 38
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].un1_period_cnt_cry_0_CC_1 -fixed false -x 816 -y 38
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].un1_period_cnt_cry_0_CC_2 -fixed false -x 828 -y 38
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_cry_cy\[0\]_CC_0 -fixed false -x 855 -y 38
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_cry_cy\[0\]_CC_1 -fixed false -x 864 -y 38
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_cry_cy\[0\]_CC_2 -fixed false -x 876 -y 38
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt_s_198_CC_0 -fixed false -x 890 -y 38
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt_s_198_CC_1 -fixed false -x 900 -y 38
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt_s_198_CC_2 -fixed false -x 912 -y 38
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/un1_period_cnt_cry_0_CC_0 -fixed false -x 807 -y 47
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/un1_period_cnt_cry_0_CC_1 -fixed false -x 816 -y 47
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/un1_period_cnt_cry_0_CC_2 -fixed false -x 828 -y 47
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/un1_prescale_reg_0_I_1_CC_0 -fixed false -x 880 -y 41
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/un1_prescale_reg_0_I_1_CC_1 -fixed false -x 888 -y 41
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/un1_sync_pulse_cry_0_CC_0 -fixed false -x 900 -y 41
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/un1_sync_pulse_cry_0_CC_1 -fixed false -x 912 -y 41
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/un1_sync_pulse_cry_0_CC_2 -fixed false -x 924 -y 41
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk6.corepwm_pwm_gen/PWM_output_generation\[1\].genblk1.PWM_int17_RNO_14_CC_0 -fixed false -x 807 -y 50
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk6.corepwm_pwm_gen/PWM_output_generation\[1\].genblk1.PWM_int17_RNO_14_CC_1 -fixed false -x 816 -y 50
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk6.corepwm_pwm_gen/PWM_output_generation\[1\].genblk1.PWM_int_RNO_15\[1\]_CC_0 -fixed false -x 819 -y 41
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk6.corepwm_pwm_gen/PWM_output_generation\[1\].genblk1.PWM_int_RNO_15\[1\]_CC_1 -fixed false -x 828 -y 41
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk6.corepwm_pwm_gen/PWM_output_generation\[1\].genblk1.un1_period_cnt_0_I_1_CC_0 -fixed false -x 843 -y 47
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk6.corepwm_pwm_gen/PWM_output_generation\[1\].genblk1.un1_period_cnt_0_I_1_CC_1 -fixed false -x 852 -y 47
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk6.corepwm_pwm_gen/PWM_output_generation\[2\].genblk1.PWM_int49_RNO_14_CC_0 -fixed false -x 843 -y 50
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk6.corepwm_pwm_gen/PWM_output_generation\[2\].genblk1.PWM_int49_RNO_14_CC_1 -fixed false -x 852 -y 50
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk6.corepwm_pwm_gen/PWM_output_generation\[2\].genblk1.PWM_int_RNO_15\[2\]_CC_0 -fixed false -x 867 -y 47
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk6.corepwm_pwm_gen/PWM_output_generation\[2\].genblk1.PWM_int_RNO_15\[2\]_CC_1 -fixed false -x 876 -y 47
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk6.corepwm_pwm_gen/PWM_output_generation\[2\].genblk1.un1_period_cnt_0_I_1_CC_0 -fixed false -x 843 -y 41
set_location -inst_name CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk6.corepwm_pwm_gen/PWM_output_generation\[2\].genblk1.un1_period_cnt_0_I_1_CC_1 -fixed false -x 852 -y 41
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].un1_period_cnt_cry_0_CC_0 -fixed false -x 840 -y 32
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].un1_period_cnt_cry_0_CC_1 -fixed false -x 852 -y 32
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs\[1\].un1_period_cnt_cry_0_CC_2 -fixed false -x 864 -y 32
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_cry_cy\[0\]_CC_0 -fixed false -x 828 -y 23
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_cry_cy\[0\]_CC_1 -fixed false -x 840 -y 23
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/period_cnt_cry_cy\[0\]_CC_2 -fixed false -x 852 -y 23
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt_s_197_CC_0 -fixed false -x 768 -y 20
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt_s_197_CC_1 -fixed false -x 780 -y 20
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/prescale_cnt_s_197_CC_2 -fixed false -x 792 -y 20
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/un1_period_cnt_cry_0_CC_0 -fixed false -x 804 -y 32
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/un1_period_cnt_cry_0_CC_1 -fixed false -x 816 -y 32
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/un1_period_cnt_cry_0_CC_2 -fixed false -x 828 -y 32
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/un1_prescale_reg_0_I_1_CC_0 -fixed false -x 771 -y 38
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/un1_prescale_reg_0_I_1_CC_1 -fixed false -x 780 -y 38
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/un1_sync_pulse_cry_0_CC_0 -fixed false -x 768 -y 32
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/un1_sync_pulse_cry_0_CC_1 -fixed false -x 780 -y 32
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/un1_sync_pulse_cry_0_CC_2 -fixed false -x 792 -y 32
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk6.corepwm_pwm_gen/PWM_output_generation\[1\].genblk1.PWM_int17_RNO_14_CC_0 -fixed false -x 747 -y 29
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk6.corepwm_pwm_gen/PWM_output_generation\[1\].genblk1.PWM_int17_RNO_14_CC_1 -fixed false -x 756 -y 29
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk6.corepwm_pwm_gen/PWM_output_generation\[1\].genblk1.PWM_int_RNO_15\[1\]_CC_0 -fixed false -x 783 -y 29
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk6.corepwm_pwm_gen/PWM_output_generation\[1\].genblk1.PWM_int_RNO_15\[1\]_CC_1 -fixed false -x 792 -y 29
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk6.corepwm_pwm_gen/PWM_output_generation\[1\].genblk1.un1_period_cnt_0_I_1_CC_0 -fixed false -x 771 -y 23
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk6.corepwm_pwm_gen/PWM_output_generation\[1\].genblk1.un1_period_cnt_0_I_1_CC_1 -fixed false -x 780 -y 23
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk6.corepwm_pwm_gen/PWM_output_generation\[2\].genblk1.PWM_int49_RNO_14_CC_0 -fixed false -x 807 -y 29
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk6.corepwm_pwm_gen/PWM_output_generation\[2\].genblk1.PWM_int49_RNO_14_CC_1 -fixed false -x 816 -y 29
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk6.corepwm_pwm_gen/PWM_output_generation\[2\].genblk1.PWM_int_RNO_15\[2\]_CC_0 -fixed false -x 843 -y 29
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk6.corepwm_pwm_gen/PWM_output_generation\[2\].genblk1.PWM_int_RNO_15\[2\]_CC_1 -fixed false -x 852 -y 29
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk6.corepwm_pwm_gen/PWM_output_generation\[2\].genblk1.un1_period_cnt_0_I_1_CC_0 -fixed false -x 807 -y 23
set_location -inst_name CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk6.corepwm_pwm_gen/PWM_output_generation\[2\].genblk1.un1_period_cnt_0_I_1_CC_1 -fixed false -x 816 -y 23
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_s_365_CC_0 -fixed false -x 912 -y 128
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr_s_364_CC_0 -fixed false -x 900 -y 131
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_s_363_CC_0 -fixed false -x 960 -y 128
set_location -inst_name M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr_s_362_CC_0 -fixed false -x 984 -y 128
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/un2_match_0_I_1_CC_0 -fixed false -x 762 -y 95
set_location -inst_name M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/un2_match_0_I_1_CC_1 -fixed false -x 768 -y 95
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_s_528_CC_0 -fixed false -x 819 -y 140
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr_s_527_CC_0 -fixed false -x 804 -y 146
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_s_526_CC_0 -fixed false -x 780 -y 119
set_location -inst_name M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop\[0\].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr_s_525_CC_0 -fixed false -x 768 -y 128
