
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack max 12.50

==========================================================================
floorplan final report_clock_min_period
--------------------------------------------------------------------------
ring_clk period_min = 7.50 fmax = 133.30

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: oscbuf[0]$_DFF_PP0_
            (rising edge-triggered flip-flop clocked by ring_clk)
Endpoint: oscbuf[1]$_DFF_PP0_
          (rising edge-triggered flip-flop clocked by ring_clk)
Path Group: ring_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock ring_clk (rise edge)
                          0.00    0.00   clock source latency
    23    0.08    0.00    0.00    0.00 ^ clock (in)
                                         clock (net)
                  0.00    0.00    0.00 ^ oscbuf[0]$_DFF_PP0_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     1    0.00    0.07    0.53    0.53 v oscbuf[0]$_DFF_PP0_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         oscbuf[0] (net)
                  0.07    0.00    0.53 v oscbuf[1]$_DFF_PP0_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  0.53   data arrival time

                          0.00    0.00   clock ring_clk (rise edge)
                          0.00    0.00   clock source latency
    23    0.08    0.00    0.00    0.00 ^ clock (in)
                                         clock (net)
                  0.00    0.00    0.00 ^ oscbuf[1]$_DFF_PP0_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.00    0.00   clock reconvergence pessimism
                          0.08    0.08   library hold time
                                  0.08   data required time
-----------------------------------------------------------------------------
                                  0.08   data required time
                                 -0.53   data arrival time
-----------------------------------------------------------------------------
                                  0.45   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: count0[0]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by ring_clk)
Endpoint: tval[6]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by ring_clk)
Path Group: ring_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock ring_clk (rise edge)
                          0.00    0.00   clock source latency
    23    0.08    0.00    0.00    0.00 ^ clock (in)
                                         clock (net)
                  0.00    0.00    0.00 ^ count0[0]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     5    0.03    0.16    0.68    0.68 v count0[0]$_DFFE_PP0P_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         count0[0] (net)
                  0.16    0.00    0.68 v _304_/A (gf180mcu_fd_sc_mcu7t5v0__addh_1)
     2    0.02    0.22    0.42    1.10 v _304_/CO (gf180mcu_fd_sc_mcu7t5v0__addh_1)
                                         _000_ (net)
                  0.22    0.00    1.10 v _294_/CI (gf180mcu_fd_sc_mcu7t5v0__addf_1)
     2    0.01    0.24    0.53    1.63 v _294_/CO (gf180mcu_fd_sc_mcu7t5v0__addf_1)
                                         _001_ (net)
                  0.24    0.00    1.63 v _157_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_2)
     1    0.00    0.07    0.24    1.87 v _157_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_2)
                                         _069_ (net)
                  0.07    0.00    1.87 v _158_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     1    0.01    0.11    0.29    2.17 v _158_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _070_ (net)
                  0.11    0.00    2.17 v _159_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     1    0.01    0.25    0.18    2.35 ^ _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _071_ (net)
                  0.25    0.00    2.35 ^ _160_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_2)
     1    0.01    0.11    0.41    2.76 v _160_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_2)
                                         _014_ (net)
                  0.11    0.00    2.76 v _300_/B (gf180mcu_fd_sc_mcu7t5v0__addh_1)
     2    0.01    0.25    0.57    3.33 ^ _300_/S (gf180mcu_fd_sc_mcu7t5v0__addh_1)
                                         _016_ (net)
                  0.25    0.00    3.33 ^ _172_/A1 (gf180mcu_fd_sc_mcu7t5v0__and3_2)
     2    0.01    0.15    0.32    3.65 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_2)
                                         _078_ (net)
                  0.15    0.00    3.65 ^ _176_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
     2    0.02    0.32    0.24    3.88 v _176_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
                                         _082_ (net)
                  0.32    0.00    3.88 v _182_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     3    0.04    0.65    0.49    4.37 ^ _182_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                         _088_ (net)
                  0.65    0.00    4.37 ^ _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     6    0.04    0.35    0.29    4.66 v _183_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                         _002_ (net)
                  0.35    0.00    4.66 v _310_/B (gf180mcu_fd_sc_mcu7t5v0__addh_1)
     4    0.03    0.54    0.82    5.49 ^ _310_/S (gf180mcu_fd_sc_mcu7t5v0__addh_1)
                                         _042_ (net)
                  0.54    0.00    5.49 ^ _237_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     1    0.01    0.20    0.12    5.60 v _237_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _127_ (net)
                  0.20    0.00    5.60 v _238_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
     1    0.01    0.45    0.37    5.97 ^ _238_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
                                         _128_ (net)
                  0.45    0.00    5.97 ^ _239_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     2    0.02    0.21    0.16    6.13 v _239_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _129_ (net)
                  0.21    0.00    6.13 v _240_/B (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
     1    0.01    0.46    0.38    6.51 ^ _240_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
                                         _130_ (net)
                  0.46    0.00    6.51 ^ _241_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_2)
     1    0.01    0.27    0.19    6.71 v _241_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_2)
                                         _131_ (net)
                  0.27    0.00    6.71 v _242_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_2)
     1    0.00    0.08    0.52    7.23 ^ _242_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_2)
                                         _067_ (net)
                  0.08    0.00    7.23 ^ tval[6]$_DFFE_PP0P_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  7.23   data arrival time

                         20.00   20.00   clock ring_clk (rise edge)
                          0.00   20.00   clock source latency
    23    0.08    0.00    0.00   20.00 ^ clock (in)
                                         clock (net)
                  0.00    0.00   20.00 ^ tval[6]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.00   20.00   clock reconvergence pessimism
                         -0.27   19.73   library setup time
                                 19.73   data required time
-----------------------------------------------------------------------------
                                 19.73   data required time
                                 -7.23   data arrival time
-----------------------------------------------------------------------------
                                 12.50   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: count0[0]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by ring_clk)
Endpoint: tval[6]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by ring_clk)
Path Group: ring_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock ring_clk (rise edge)
                          0.00    0.00   clock source latency
    23    0.08    0.00    0.00    0.00 ^ clock (in)
                                         clock (net)
                  0.00    0.00    0.00 ^ count0[0]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     5    0.03    0.16    0.68    0.68 v count0[0]$_DFFE_PP0P_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         count0[0] (net)
                  0.16    0.00    0.68 v _304_/A (gf180mcu_fd_sc_mcu7t5v0__addh_1)
     2    0.02    0.22    0.42    1.10 v _304_/CO (gf180mcu_fd_sc_mcu7t5v0__addh_1)
                                         _000_ (net)
                  0.22    0.00    1.10 v _294_/CI (gf180mcu_fd_sc_mcu7t5v0__addf_1)
     2    0.01    0.24    0.53    1.63 v _294_/CO (gf180mcu_fd_sc_mcu7t5v0__addf_1)
                                         _001_ (net)
                  0.24    0.00    1.63 v _157_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_2)
     1    0.00    0.07    0.24    1.87 v _157_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_2)
                                         _069_ (net)
                  0.07    0.00    1.87 v _158_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     1    0.01    0.11    0.29    2.17 v _158_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _070_ (net)
                  0.11    0.00    2.17 v _159_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     1    0.01    0.25    0.18    2.35 ^ _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _071_ (net)
                  0.25    0.00    2.35 ^ _160_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_2)
     1    0.01    0.11    0.41    2.76 v _160_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_2)
                                         _014_ (net)
                  0.11    0.00    2.76 v _300_/B (gf180mcu_fd_sc_mcu7t5v0__addh_1)
     2    0.01    0.25    0.57    3.33 ^ _300_/S (gf180mcu_fd_sc_mcu7t5v0__addh_1)
                                         _016_ (net)
                  0.25    0.00    3.33 ^ _172_/A1 (gf180mcu_fd_sc_mcu7t5v0__and3_2)
     2    0.01    0.15    0.32    3.65 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_2)
                                         _078_ (net)
                  0.15    0.00    3.65 ^ _176_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
     2    0.02    0.32    0.24    3.88 v _176_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
                                         _082_ (net)
                  0.32    0.00    3.88 v _182_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     3    0.04    0.65    0.49    4.37 ^ _182_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                         _088_ (net)
                  0.65    0.00    4.37 ^ _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     6    0.04    0.35    0.29    4.66 v _183_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                         _002_ (net)
                  0.35    0.00    4.66 v _310_/B (gf180mcu_fd_sc_mcu7t5v0__addh_1)
     4    0.03    0.54    0.82    5.49 ^ _310_/S (gf180mcu_fd_sc_mcu7t5v0__addh_1)
                                         _042_ (net)
                  0.54    0.00    5.49 ^ _237_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     1    0.01    0.20    0.12    5.60 v _237_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _127_ (net)
                  0.20    0.00    5.60 v _238_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
     1    0.01    0.45    0.37    5.97 ^ _238_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
                                         _128_ (net)
                  0.45    0.00    5.97 ^ _239_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     2    0.02    0.21    0.16    6.13 v _239_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _129_ (net)
                  0.21    0.00    6.13 v _240_/B (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
     1    0.01    0.46    0.38    6.51 ^ _240_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
                                         _130_ (net)
                  0.46    0.00    6.51 ^ _241_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_2)
     1    0.01    0.27    0.19    6.71 v _241_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_2)
                                         _131_ (net)
                  0.27    0.00    6.71 v _242_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_2)
     1    0.00    0.08    0.52    7.23 ^ _242_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_2)
                                         _067_ (net)
                  0.08    0.00    7.23 ^ tval[6]$_DFFE_PP0P_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  7.23   data arrival time

                         20.00   20.00   clock ring_clk (rise edge)
                          0.00   20.00   clock source latency
    23    0.08    0.00    0.00   20.00 ^ clock (in)
                                         clock (net)
                  0.00    0.00   20.00 ^ tval[6]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.00   20.00   clock reconvergence pessimism
                         -0.27   19.73   library setup time
                                 19.73   data required time
-----------------------------------------------------------------------------
                                 19.73   data required time
                                 -7.23   data arrival time
-----------------------------------------------------------------------------
                                 12.50   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             6.10e-04   1.19e-04   5.54e-09   7.29e-04  27.4%
Combinational          1.35e-03   5.87e-04   1.42e-08   1.93e-03  72.6%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.96e-03   7.06e-04   1.98e-08   2.66e-03 100.0%
                          73.5%      26.5%       0.0%
