// Seed: 3273985082
module module_0;
  if (id_1) begin : LABEL_0
    assign id_1 = id_1 < 1;
    wire id_2;
  end else begin : LABEL_0
    always begin : LABEL_0
      id_1 = 1;
    end
  end
  assign module_1.id_1 = 0;
  id_3 :
  assert property (@(1, 1) id_3)
  else;
  wire id_4;
endmodule
module module_1 (
    input wand id_0,
    input supply0 id_1,
    output wand id_2,
    input tri id_3
);
  wire id_5;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_6;
  wire id_7;
  module_0 modCall_1 ();
  assign id_6 = 1;
  always id_1 <= id_2 + 1'b0;
  wire id_8;
endmodule
