Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Sun Feb  7 17:40:08 2021
| Host         : LAPTOP-5NTBTHR8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file wrapped_mmult_hw_timing_summary_routed.rpt -rpx wrapped_mmult_hw_timing_summary_routed.rpx
| Design       : wrapped_mmult_hw
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 27 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.233        0.000                      0                 2511        0.021        0.000                      0                 2511        3.750        0.000                       0                  1301  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.233        0.000                      0                 2511        0.021        0.000                      0                 2511        3.750        0.000                       0                  1301  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.233ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.233ns  (required time - arrival time)
  Source:                 Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/D[1]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.559ns  (logic 0.580ns (16.298%)  route 2.979ns (83.702%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.711ns = ( 11.711 - 10.000 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1304, unset)         1.656     1.656    Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X52Y46         FDRE                                         r  Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y46         FDRE (Prop_fdre_C_Q)         0.456     2.112 r  Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          1.209     3.321    Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/CARRY_OUT
    SLICE_X60Y43         LUT3 (Prop_lut3_I1_O)        0.124     3.445 r  Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_25/O
                         net (fo=2, routed)           1.770     5.215    Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/opt_has_pipe.first_q_reg[22][15]
    DSP48_X3Y16          DSP48E1                                      r  Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1304, unset)         1.711    11.711    Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X3Y16          DSP48E1                                      r  Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.115    11.826    
                         clock uncertainty           -0.035    11.790    
    DSP48_X3Y16          DSP48E1 (Setup_dsp48e1_CLK_D[1])
                                                     -5.342     6.448    Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          6.448    
                         arrival time                          -5.215    
  -------------------------------------------------------------------
                         slack                                  1.233    

Slack (MET) :             1.269ns  (required time - arrival time)
  Source:                 Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/D[3]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.523ns  (logic 0.580ns (16.461%)  route 2.943ns (83.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.711ns = ( 11.711 - 10.000 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1304, unset)         1.656     1.656    Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X52Y46         FDRE                                         r  Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y46         FDRE (Prop_fdre_C_Q)         0.456     2.112 r  Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          1.347     3.459    Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/CARRY_OUT
    SLICE_X64Y45         LUT3 (Prop_lut3_I1_O)        0.124     3.583 r  Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_23/O
                         net (fo=2, routed)           1.597     5.179    Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/opt_has_pipe.first_q_reg[22][17]
    DSP48_X3Y16          DSP48E1                                      r  Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/D[3]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1304, unset)         1.711    11.711    Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X3Y16          DSP48E1                                      r  Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.115    11.826    
                         clock uncertainty           -0.035    11.790    
    DSP48_X3Y16          DSP48E1 (Setup_dsp48e1_CLK_D[3])
                                                     -5.342     6.448    Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          6.448    
                         arrival time                          -5.179    
  -------------------------------------------------------------------
                         slack                                  1.269    

Slack (MET) :             1.289ns  (required time - arrival time)
  Source:                 Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/D[6]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.503ns  (logic 0.580ns (16.556%)  route 2.923ns (83.444%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.711ns = ( 11.711 - 10.000 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1304, unset)         1.656     1.656    Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X52Y46         FDRE                                         r  Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y46         FDRE (Prop_fdre_C_Q)         0.456     2.112 r  Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          1.226     3.338    Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/CARRY_OUT
    SLICE_X64Y44         LUT3 (Prop_lut3_I1_O)        0.124     3.462 r  Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_20/O
                         net (fo=2, routed)           1.697     5.159    Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/opt_has_pipe.first_q_reg[22][20]
    DSP48_X3Y16          DSP48E1                                      r  Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/D[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1304, unset)         1.711    11.711    Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X3Y16          DSP48E1                                      r  Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.115    11.826    
                         clock uncertainty           -0.035    11.790    
    DSP48_X3Y16          DSP48E1 (Setup_dsp48e1_CLK_D[6])
                                                     -5.342     6.448    Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          6.448    
                         arrival time                          -5.159    
  -------------------------------------------------------------------
                         slack                                  1.289    

Slack (MET) :             1.329ns  (required time - arrival time)
  Source:                 Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.331ns  (logic 0.580ns (17.410%)  route 2.751ns (82.590%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.711ns = ( 11.711 - 10.000 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1304, unset)         1.656     1.656    Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X52Y46         FDRE                                         r  Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y46         FDRE (Prop_fdre_C_Q)         0.456     2.112 r  Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          1.313     3.425    Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/CARRY_OUT
    SLICE_X62Y42         LUT3 (Prop_lut3_I1_O)        0.124     3.549 r  Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_34/O
                         net (fo=1, routed)           1.438     4.987    Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/opt_has_pipe.first_q_reg[22][6]
    DSP48_X3Y16          DSP48E1                                      r  Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1304, unset)         1.711    11.711    Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X3Y16          DSP48E1                                      r  Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.115    11.826    
                         clock uncertainty           -0.035    11.790    
    DSP48_X3Y16          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -5.474     6.316    Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          6.316    
                         arrival time                          -4.987    
  -------------------------------------------------------------------
                         slack                                  1.329    

Slack (MET) :             1.375ns  (required time - arrival time)
  Source:                 Loop_L1_proc_U0/wrapped_mmult_hw_eOg_U14/wrapped_mmult_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Loop_L1_proc_U0/wrapped_mmult_hw_eOg_U14/wrapped_mmult_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.215ns  (logic 0.642ns (19.971%)  route 2.573ns (80.029%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.688ns = ( 11.688 - 10.000 ) 
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1304, unset)         1.704     1.704    Loop_L1_proc_U0/wrapped_mmult_hw_eOg_U14/wrapped_mmult_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X66Y68         FDRE                                         r  Loop_L1_proc_U0/wrapped_mmult_hw_eOg_U14/wrapped_mmult_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y68         FDRE (Prop_fdre_C_Q)         0.518     2.222 r  Loop_L1_proc_U0/wrapped_mmult_hw_eOg_U14/wrapped_mmult_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          1.525     3.747    Loop_L1_proc_U0/wrapped_mmult_hw_eOg_U14/wrapped_mmult_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/CARRYS_OUT[0]
    SLICE_X82Y66         LUT3 (Prop_lut3_I1_O)        0.124     3.871 r  Loop_L1_proc_U0/wrapped_mmult_hw_eOg_U14/wrapped_mmult_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_36/O
                         net (fo=1, routed)           1.048     4.919    Loop_L1_proc_U0/wrapped_mmult_hw_eOg_U14/wrapped_mmult_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/opt_has_pipe.first_q_reg[22][4]
    DSP48_X3Y26          DSP48E1                                      r  Loop_L1_proc_U0/wrapped_mmult_hw_eOg_U14/wrapped_mmult_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1304, unset)         1.688    11.688    Loop_L1_proc_U0/wrapped_mmult_hw_eOg_U14/wrapped_mmult_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X3Y26          DSP48E1                                      r  Loop_L1_proc_U0/wrapped_mmult_hw_eOg_U14/wrapped_mmult_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.115    11.803    
                         clock uncertainty           -0.035    11.767    
    DSP48_X3Y26          DSP48E1 (Setup_dsp48e1_CLK_A[4])
                                                     -5.474     6.293    Loop_L1_proc_U0/wrapped_mmult_hw_eOg_U14/wrapped_mmult_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          6.293    
                         arrival time                          -4.919    
  -------------------------------------------------------------------
                         slack                                  1.375    

Slack (MET) :             1.382ns  (required time - arrival time)
  Source:                 Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/D[2]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 0.716ns (20.998%)  route 2.694ns (79.002%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.711ns = ( 11.711 - 10.000 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1304, unset)         1.656     1.656    Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/aclk
    SLICE_X53Y46         FDRE                                         r  Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.419     2.075 r  Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[16]/Q
                         net (fo=2, routed)           1.013     3.088    Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[22]_0[16]
    SLICE_X64Y46         LUT3 (Prop_lut3_I2_O)        0.297     3.385 r  Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_24/O
                         net (fo=2, routed)           1.681     5.066    Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/opt_has_pipe.first_q_reg[22][16]
    DSP48_X3Y16          DSP48E1                                      r  Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/D[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1304, unset)         1.711    11.711    Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X3Y16          DSP48E1                                      r  Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.115    11.826    
                         clock uncertainty           -0.035    11.790    
    DSP48_X3Y16          DSP48E1 (Setup_dsp48e1_CLK_D[2])
                                                     -5.342     6.448    Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          6.448    
                         arrival time                          -5.066    
  -------------------------------------------------------------------
                         slack                                  1.382    

Slack (MET) :             1.396ns  (required time - arrival time)
  Source:                 Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.264ns  (logic 0.580ns (17.771%)  route 2.684ns (82.229%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.711ns = ( 11.711 - 10.000 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1304, unset)         1.656     1.656    Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X52Y46         FDRE                                         r  Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y46         FDRE (Prop_fdre_C_Q)         0.456     2.112 r  Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          1.209     3.321    Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/CARRY_OUT
    SLICE_X60Y43         LUT3 (Prop_lut3_I1_O)        0.124     3.445 r  Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_25/O
                         net (fo=2, routed)           1.475     4.920    Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/opt_has_pipe.first_q_reg[22][15]
    DSP48_X3Y16          DSP48E1                                      r  Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1304, unset)         1.711    11.711    Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X3Y16          DSP48E1                                      r  Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.115    11.826    
                         clock uncertainty           -0.035    11.790    
    DSP48_X3Y16          DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -5.474     6.316    Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          6.316    
                         arrival time                          -4.920    
  -------------------------------------------------------------------
                         slack                                  1.396    

Slack (MET) :             1.442ns  (required time - arrival time)
  Source:                 Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/D[7]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.350ns  (logic 0.718ns (21.432%)  route 2.632ns (78.568%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.711ns = ( 11.711 - 10.000 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1304, unset)         1.656     1.656    Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/aclk
    SLICE_X53Y44         FDRE                                         r  Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDRE (Prop_fdre_C_Q)         0.419     2.075 r  Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[21]/Q
                         net (fo=2, routed)           1.133     3.208    Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[22]_0[21]
    SLICE_X64Y44         LUT3 (Prop_lut3_I2_O)        0.299     3.507 r  Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_19/O
                         net (fo=2, routed)           1.499     5.006    Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/opt_has_pipe.first_q_reg[22][21]
    DSP48_X3Y16          DSP48E1                                      r  Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/D[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1304, unset)         1.711    11.711    Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X3Y16          DSP48E1                                      r  Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.115    11.826    
                         clock uncertainty           -0.035    11.790    
    DSP48_X3Y16          DSP48E1 (Setup_dsp48e1_CLK_D[7])
                                                     -5.342     6.448    Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          6.448    
                         arrival time                          -5.006    
  -------------------------------------------------------------------
                         slack                                  1.442    

Slack (MET) :             1.450ns  (required time - arrival time)
  Source:                 Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.210ns  (logic 0.718ns (22.369%)  route 2.492ns (77.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.711ns = ( 11.711 - 10.000 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1304, unset)         1.656     1.656    Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/aclk
    SLICE_X53Y44         FDRE                                         r  Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDRE (Prop_fdre_C_Q)         0.419     2.075 r  Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[21]/Q
                         net (fo=2, routed)           1.133     3.208    Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[22]_0[21]
    SLICE_X64Y44         LUT3 (Prop_lut3_I2_O)        0.299     3.507 r  Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_19/O
                         net (fo=2, routed)           1.359     4.866    Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/opt_has_pipe.first_q_reg[22][21]
    DSP48_X3Y16          DSP48E1                                      r  Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1304, unset)         1.711    11.711    Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X3Y16          DSP48E1                                      r  Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.115    11.826    
                         clock uncertainty           -0.035    11.790    
    DSP48_X3Y16          DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -5.474     6.316    Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          6.316    
                         arrival time                          -4.866    
  -------------------------------------------------------------------
                         slack                                  1.450    

Slack (MET) :             1.456ns  (required time - arrival time)
  Source:                 Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.205ns  (logic 0.580ns (18.099%)  route 2.625ns (81.901%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.711ns = ( 11.711 - 10.000 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1304, unset)         1.656     1.656    Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X52Y46         FDRE                                         r  Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y46         FDRE (Prop_fdre_C_Q)         0.456     2.112 r  Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          1.347     3.459    Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/CARRY_OUT
    SLICE_X64Y45         LUT3 (Prop_lut3_I1_O)        0.124     3.583 r  Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_23/O
                         net (fo=2, routed)           1.278     4.861    Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/opt_has_pipe.first_q_reg[22][17]
    DSP48_X3Y16          DSP48E1                                      r  Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1304, unset)         1.711    11.711    Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X3Y16          DSP48E1                                      r  Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.115    11.826    
                         clock uncertainty           -0.035    11.790    
    DSP48_X3Y16          DSP48E1 (Setup_dsp48e1_CLK_A[17])
                                                     -5.474     6.316    Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          6.316    
                         arrival time                          -4.861    
  -------------------------------------------------------------------
                         slack                                  1.456    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 dato_V_U/wrapped_mmult_hw_g8j_memcore_U/wrapped_mmult_hw_g8j_memcore_ram_U/q1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_preheader117_U0/wrapped_mmult_hw_dEe_U10/din0_buf1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.364%)  route 0.208ns (59.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1304, unset)         0.550     0.550    dato_V_U/wrapped_mmult_hw_g8j_memcore_U/wrapped_mmult_hw_g8j_memcore_ram_U/ap_clk
    SLICE_X49Y63         FDRE                                         r  dato_V_U/wrapped_mmult_hw_g8j_memcore_U/wrapped_mmult_hw_g8j_memcore_ram_U/q1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE (Prop_fdre_C_Q)         0.141     0.691 r  dato_V_U/wrapped_mmult_hw_g8j_memcore_U/wrapped_mmult_hw_g8j_memcore_ram_U/q1_reg[20]/Q
                         net (fo=1, routed)           0.208     0.899    Block_preheader117_U0/wrapped_mmult_hw_dEe_U10/q1_reg[23][8]
    SLICE_X51Y61         FDRE                                         r  Block_preheader117_U0/wrapped_mmult_hw_dEe_U10/din0_buf1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1304, unset)         0.817     0.817    Block_preheader117_U0/wrapped_mmult_hw_dEe_U10/ap_clk
    SLICE_X51Y61         FDRE                                         r  Block_preheader117_U0/wrapped_mmult_hw_dEe_U10/din0_buf1_reg[8]/C
                         clock pessimism             -0.005     0.812    
    SLICE_X51Y61         FDRE (Hold_fdre_C_D)         0.066     0.878    Block_preheader117_U0/wrapped_mmult_hw_dEe_U10/din0_buf1_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           0.899    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 dato_V_U/wrapped_mmult_hw_g8j_memcore_U/wrapped_mmult_hw_g8j_memcore_ram_U/q1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_preheader117_U0/wrapped_mmult_hw_dEe_U10/din0_buf1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.923%)  route 0.212ns (60.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1304, unset)         0.550     0.550    dato_V_U/wrapped_mmult_hw_g8j_memcore_U/wrapped_mmult_hw_g8j_memcore_ram_U/ap_clk
    SLICE_X49Y63         FDRE                                         r  dato_V_U/wrapped_mmult_hw_g8j_memcore_U/wrapped_mmult_hw_g8j_memcore_ram_U/q1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE (Prop_fdre_C_Q)         0.141     0.691 r  dato_V_U/wrapped_mmult_hw_g8j_memcore_U/wrapped_mmult_hw_g8j_memcore_ram_U/q1_reg[22]/Q
                         net (fo=1, routed)           0.212     0.903    Block_preheader117_U0/wrapped_mmult_hw_dEe_U10/q1_reg[23][10]
    SLICE_X50Y60         FDRE                                         r  Block_preheader117_U0/wrapped_mmult_hw_dEe_U10/din0_buf1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1304, unset)         0.817     0.817    Block_preheader117_U0/wrapped_mmult_hw_dEe_U10/ap_clk
    SLICE_X50Y60         FDRE                                         r  Block_preheader117_U0/wrapped_mmult_hw_dEe_U10/din0_buf1_reg[10]/C
                         clock pessimism             -0.005     0.812    
    SLICE_X50Y60         FDRE (Hold_fdre_C_D)         0.060     0.872    Block_preheader117_U0/wrapped_mmult_hw_dEe_U10/din0_buf1_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.872    
                         arrival time                           0.903    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 Block_preheader117_U0/vectorMedia1_load_reg_368_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_preheader117_U0/wrapped_mmult_hw_cud_U8/din1_buf1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.423%)  route 0.217ns (60.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1304, unset)         0.552     0.552    Block_preheader117_U0/ap_clk
    SLICE_X51Y50         FDRE                                         r  Block_preheader117_U0/vectorMedia1_load_reg_368_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  Block_preheader117_U0/vectorMedia1_load_reg_368_reg[20]/Q
                         net (fo=1, routed)           0.217     0.910    Block_preheader117_U0/wrapped_mmult_hw_cud_U8/vectorMedia1_load_reg_368_reg[25][18]
    SLICE_X53Y46         FDRE                                         r  Block_preheader117_U0/wrapped_mmult_hw_cud_U8/din1_buf1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1304, unset)         0.825     0.825    Block_preheader117_U0/wrapped_mmult_hw_cud_U8/ap_clk
    SLICE_X53Y46         FDRE                                         r  Block_preheader117_U0/wrapped_mmult_hw_cud_U8/din1_buf1_reg[20]/C
                         clock pessimism              0.000     0.825    
    SLICE_X53Y46         FDRE (Hold_fdre_C_D)         0.047     0.872    Block_preheader117_U0/wrapped_mmult_hw_cud_U8/din1_buf1_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.872    
                         arrival time                           0.910    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 Block_preheader117_U0/X_MAT_0_load_reg_363_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_preheader117_U0/wrapped_mmult_hw_cud_U8/din0_buf1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.616%)  route 0.244ns (63.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1304, unset)         0.576     0.576    Block_preheader117_U0/ap_clk
    SLICE_X55Y50         FDRE                                         r  Block_preheader117_U0/X_MAT_0_load_reg_363_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDRE (Prop_fdre_C_Q)         0.141     0.717 r  Block_preheader117_U0/X_MAT_0_load_reg_363_reg[28]/Q
                         net (fo=1, routed)           0.244     0.961    Block_preheader117_U0/wrapped_mmult_hw_cud_U8/Q[28]
    SLICE_X55Y46         FDRE                                         r  Block_preheader117_U0/wrapped_mmult_hw_cud_U8/din0_buf1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1304, unset)         0.850     0.850    Block_preheader117_U0/wrapped_mmult_hw_cud_U8/ap_clk
    SLICE_X55Y46         FDRE                                         r  Block_preheader117_U0/wrapped_mmult_hw_cud_U8/din0_buf1_reg[28]/C
                         clock pessimism              0.000     0.850    
    SLICE_X55Y46         FDRE (Hold_fdre_C_D)         0.072     0.922    Block_preheader117_U0/wrapped_mmult_hw_cud_U8/din0_buf1_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 dato_V_U/wrapped_mmult_hw_g8j_memcore_U/wrapped_mmult_hw_g8j_memcore_ram_U/q1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_preheader117_U0/wrapped_mmult_hw_dEe_U10/din0_buf1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.811%)  route 0.213ns (60.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1304, unset)         0.550     0.550    dato_V_U/wrapped_mmult_hw_g8j_memcore_U/wrapped_mmult_hw_g8j_memcore_ram_U/ap_clk
    SLICE_X49Y63         FDRE                                         r  dato_V_U/wrapped_mmult_hw_g8j_memcore_U/wrapped_mmult_hw_g8j_memcore_ram_U/q1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE (Prop_fdre_C_Q)         0.141     0.691 r  dato_V_U/wrapped_mmult_hw_g8j_memcore_U/wrapped_mmult_hw_g8j_memcore_ram_U/q1_reg[23]/Q
                         net (fo=1, routed)           0.213     0.904    Block_preheader117_U0/wrapped_mmult_hw_dEe_U10/q1_reg[23][11]
    SLICE_X50Y60         FDRE                                         r  Block_preheader117_U0/wrapped_mmult_hw_dEe_U10/din0_buf1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1304, unset)         0.817     0.817    Block_preheader117_U0/wrapped_mmult_hw_dEe_U10/ap_clk
    SLICE_X50Y60         FDRE                                         r  Block_preheader117_U0/wrapped_mmult_hw_dEe_U10/din0_buf1_reg[11]/C
                         clock pessimism             -0.005     0.812    
    SLICE_X50Y60         FDRE (Hold_fdre_C_D)         0.053     0.865    Block_preheader117_U0/wrapped_mmult_hw_dEe_U10/din0_buf1_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.865    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 Block_preheader117_U0/i_reg_177_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_preheader117_U0/vectorMedia1_U/Block_preheader11bkb_rom_U/q0_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.558%)  route 0.221ns (57.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1304, unset)         0.576     0.576    Block_preheader117_U0/ap_clk
    SLICE_X54Y50         FDRE                                         r  Block_preheader117_U0/i_reg_177_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.164     0.740 r  Block_preheader117_U0/i_reg_177_reg[2]/Q
                         net (fo=33, routed)          0.221     0.961    Block_preheader117_U0/vectorMedia1_U/Block_preheader11bkb_rom_U/Q[2]
    SLICE_X54Y48         FDRE                                         r  Block_preheader117_U0/vectorMedia1_U/Block_preheader11bkb_rom_U/q0_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1304, unset)         0.850     0.850    Block_preheader117_U0/vectorMedia1_U/Block_preheader11bkb_rom_U/ap_clk
    SLICE_X54Y48         FDRE                                         r  Block_preheader117_U0/vectorMedia1_U/Block_preheader11bkb_rom_U/q0_reg[25]/C
                         clock pessimism              0.000     0.850    
    SLICE_X54Y48         FDRE (Hold_fdre_C_D)         0.052     0.902    Block_preheader117_U0/vectorMedia1_U/Block_preheader11bkb_rom_U/q0_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.902    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 dato_V_U/wrapped_mmult_hw_g8j_memcore_U/wrapped_mmult_hw_g8j_memcore_ram_U/q1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_preheader117_U0/wrapped_mmult_hw_dEe_U10/din0_buf1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.961%)  route 0.251ns (64.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1304, unset)         0.552     0.552    dato_V_U/wrapped_mmult_hw_g8j_memcore_U/wrapped_mmult_hw_g8j_memcore_ram_U/ap_clk
    SLICE_X48Y61         FDRE                                         r  dato_V_U/wrapped_mmult_hw_g8j_memcore_U/wrapped_mmult_hw_g8j_memcore_ram_U/q1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y61         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  dato_V_U/wrapped_mmult_hw_g8j_memcore_U/wrapped_mmult_hw_g8j_memcore_ram_U/q1_reg[17]/Q
                         net (fo=1, routed)           0.251     0.944    Block_preheader117_U0/wrapped_mmult_hw_dEe_U10/q1_reg[23][5]
    SLICE_X50Y59         FDRE                                         r  Block_preheader117_U0/wrapped_mmult_hw_dEe_U10/din0_buf1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1304, unset)         0.818     0.818    Block_preheader117_U0/wrapped_mmult_hw_dEe_U10/ap_clk
    SLICE_X50Y59         FDRE                                         r  Block_preheader117_U0/wrapped_mmult_hw_dEe_U10/din0_buf1_reg[5]/C
                         clock pessimism             -0.005     0.813    
    SLICE_X50Y59         FDRE (Hold_fdre_C_D)         0.060     0.873    Block_preheader117_U0/wrapped_mmult_hw_dEe_U10/din0_buf1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.873    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 read_data_U0/i_reg_80_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dato_V_U/wrapped_mmult_hw_g8j_memcore_U/wrapped_mmult_hw_g8j_memcore_ram_U/ram_reg_0_7_18_23/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.256%)  route 0.271ns (65.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1304, unset)         0.551     0.551    read_data_U0/ap_clk
    SLICE_X44Y63         FDRE                                         r  read_data_U0/i_reg_80_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  read_data_U0/i_reg_80_reg[0]/Q
                         net (fo=36, routed)          0.271     0.963    dato_V_U/wrapped_mmult_hw_g8j_memcore_U/wrapped_mmult_hw_g8j_memcore_ram_U/ram_reg_0_7_18_23/ADDRD1
    SLICE_X46Y64         RAMD32                                       r  dato_V_U/wrapped_mmult_hw_g8j_memcore_U/wrapped_mmult_hw_g8j_memcore_ram_U/ram_reg_0_7_18_23/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1304, unset)         0.818     0.818    dato_V_U/wrapped_mmult_hw_g8j_memcore_U/wrapped_mmult_hw_g8j_memcore_ram_U/ram_reg_0_7_18_23/WCLK
    SLICE_X46Y64         RAMD32                                       r  dato_V_U/wrapped_mmult_hw_g8j_memcore_U/wrapped_mmult_hw_g8j_memcore_ram_U/ram_reg_0_7_18_23/RAMA/CLK
                         clock pessimism             -0.252     0.566    
    SLICE_X46Y64         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.875    dato_V_U/wrapped_mmult_hw_g8j_memcore_U/wrapped_mmult_hw_g8j_memcore_ram_U/ram_reg_0_7_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 read_data_U0/i_reg_80_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dato_V_U/wrapped_mmult_hw_g8j_memcore_U/wrapped_mmult_hw_g8j_memcore_ram_U/ram_reg_0_7_18_23/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.256%)  route 0.271ns (65.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1304, unset)         0.551     0.551    read_data_U0/ap_clk
    SLICE_X44Y63         FDRE                                         r  read_data_U0/i_reg_80_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  read_data_U0/i_reg_80_reg[0]/Q
                         net (fo=36, routed)          0.271     0.963    dato_V_U/wrapped_mmult_hw_g8j_memcore_U/wrapped_mmult_hw_g8j_memcore_ram_U/ram_reg_0_7_18_23/ADDRD1
    SLICE_X46Y64         RAMD32                                       r  dato_V_U/wrapped_mmult_hw_g8j_memcore_U/wrapped_mmult_hw_g8j_memcore_ram_U/ram_reg_0_7_18_23/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1304, unset)         0.818     0.818    dato_V_U/wrapped_mmult_hw_g8j_memcore_U/wrapped_mmult_hw_g8j_memcore_ram_U/ram_reg_0_7_18_23/WCLK
    SLICE_X46Y64         RAMD32                                       r  dato_V_U/wrapped_mmult_hw_g8j_memcore_U/wrapped_mmult_hw_g8j_memcore_ram_U/ram_reg_0_7_18_23/RAMA_D1/CLK
                         clock pessimism             -0.252     0.566    
    SLICE_X46Y64         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.875    dato_V_U/wrapped_mmult_hw_g8j_memcore_U/wrapped_mmult_hw_g8j_memcore_ram_U/ram_reg_0_7_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 read_data_U0/i_reg_80_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dato_V_U/wrapped_mmult_hw_g8j_memcore_U/wrapped_mmult_hw_g8j_memcore_ram_U/ram_reg_0_7_18_23/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.256%)  route 0.271ns (65.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1304, unset)         0.551     0.551    read_data_U0/ap_clk
    SLICE_X44Y63         FDRE                                         r  read_data_U0/i_reg_80_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  read_data_U0/i_reg_80_reg[0]/Q
                         net (fo=36, routed)          0.271     0.963    dato_V_U/wrapped_mmult_hw_g8j_memcore_U/wrapped_mmult_hw_g8j_memcore_ram_U/ram_reg_0_7_18_23/ADDRD1
    SLICE_X46Y64         RAMD32                                       r  dato_V_U/wrapped_mmult_hw_g8j_memcore_U/wrapped_mmult_hw_g8j_memcore_ram_U/ram_reg_0_7_18_23/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1304, unset)         0.818     0.818    dato_V_U/wrapped_mmult_hw_g8j_memcore_U/wrapped_mmult_hw_g8j_memcore_ram_U/ram_reg_0_7_18_23/WCLK
    SLICE_X46Y64         RAMD32                                       r  dato_V_U/wrapped_mmult_hw_g8j_memcore_U/wrapped_mmult_hw_g8j_memcore_ram_U/ram_reg_0_7_18_23/RAMB/CLK
                         clock pessimism             -0.252     0.566    
    SLICE_X46Y64         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.875    dato_V_U/wrapped_mmult_hw_g8j_memcore_U/wrapped_mmult_hw_g8j_memcore_ram_U/ram_reg_0_7_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.088    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y10  X_MAT_0_U/gen_buffer[0].wrapped_mmult_hw_hbi_memcore_U/wrapped_mmult_hw_hbi_memcore_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y9   X_MAT_0_U/gen_buffer[1].wrapped_mmult_hw_hbi_memcore_U/wrapped_mmult_hw_hbi_memcore_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y10  X_MAT_0_U/gen_buffer[0].wrapped_mmult_hw_hbi_memcore_U/wrapped_mmult_hw_hbi_memcore_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y9   X_MAT_0_U/gen_buffer[1].wrapped_mmult_hw_hbi_memcore_U/wrapped_mmult_hw_hbi_memcore_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     DSP48E1/CLK         n/a            2.545         10.000      7.455      DSP48_X3Y20   Loop_L1_proc_U0/wrapped_mmult_hw_fYi_U15/wrapped_mmult_hw_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.545         10.000      7.455      DSP48_X3Y16   Block_preheader117_U0/wrapped_mmult_hw_cud_U8/wrapped_mmult_hw_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.545         10.000      7.455      DSP48_X3Y26   Loop_L1_proc_U0/wrapped_mmult_hw_eOg_U14/wrapped_mmult_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y47  Block_preheader117_U0/X_MAT_0_addr_8_reg_357_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y49  Block_preheader117_U0/X_MAT_0_addr_8_reg_357_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y47  Block_preheader117_U0/X_MAT_0_addr_8_reg_357_reg[2]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y70  X_OUT_0_U/wrapped_mmult_hw_ibs_memcore_U/wrapped_mmult_hw_ibs_memcore_ram_U/ram_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y70  X_OUT_0_U/wrapped_mmult_hw_ibs_memcore_U/wrapped_mmult_hw_ibs_memcore_ram_U/ram_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y70  X_OUT_0_U/wrapped_mmult_hw_ibs_memcore_U/wrapped_mmult_hw_ibs_memcore_ram_U/ram_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y70  X_OUT_0_U/wrapped_mmult_hw_ibs_memcore_U/wrapped_mmult_hw_ibs_memcore_ram_U/ram_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y70  X_OUT_0_U/wrapped_mmult_hw_ibs_memcore_U/wrapped_mmult_hw_ibs_memcore_ram_U/ram_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y70  X_OUT_0_U/wrapped_mmult_hw_ibs_memcore_U/wrapped_mmult_hw_ibs_memcore_ram_U/ram_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y70  X_OUT_0_U/wrapped_mmult_hw_ibs_memcore_U/wrapped_mmult_hw_ibs_memcore_ram_U/ram_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y70  X_OUT_0_U/wrapped_mmult_hw_ibs_memcore_U/wrapped_mmult_hw_ibs_memcore_ram_U/ram_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y70  X_OUT_0_U/wrapped_mmult_hw_ibs_memcore_U/wrapped_mmult_hw_ibs_memcore_ram_U/ram_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y70  X_OUT_0_U/wrapped_mmult_hw_ibs_memcore_U/wrapped_mmult_hw_ibs_memcore_ram_U/ram_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y70  X_OUT_0_U/wrapped_mmult_hw_ibs_memcore_U/wrapped_mmult_hw_ibs_memcore_ram_U/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y70  X_OUT_0_U/wrapped_mmult_hw_ibs_memcore_U/wrapped_mmult_hw_ibs_memcore_ram_U/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y70  X_OUT_0_U/wrapped_mmult_hw_ibs_memcore_U/wrapped_mmult_hw_ibs_memcore_ram_U/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y70  X_OUT_0_U/wrapped_mmult_hw_ibs_memcore_U/wrapped_mmult_hw_ibs_memcore_ram_U/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y70  X_OUT_0_U/wrapped_mmult_hw_ibs_memcore_U/wrapped_mmult_hw_ibs_memcore_ram_U/ram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y70  X_OUT_0_U/wrapped_mmult_hw_ibs_memcore_U/wrapped_mmult_hw_ibs_memcore_ram_U/ram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y70  X_OUT_0_U/wrapped_mmult_hw_ibs_memcore_U/wrapped_mmult_hw_ibs_memcore_ram_U/ram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y70  X_OUT_0_U/wrapped_mmult_hw_ibs_memcore_U/wrapped_mmult_hw_ibs_memcore_ram_U/ram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y70  X_OUT_0_U/wrapped_mmult_hw_ibs_memcore_U/wrapped_mmult_hw_ibs_memcore_ram_U/ram_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y70  X_OUT_0_U/wrapped_mmult_hw_ibs_memcore_U/wrapped_mmult_hw_ibs_memcore_ram_U/ram_reg_0_7_0_5/RAMC/CLK



