/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [26:0] _05_;
  wire [11:0] _06_;
  wire [10:0] _07_;
  reg [4:0] _08_;
  wire [22:0] _09_;
  wire celloutsig_0_0z;
  wire [9:0] celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [10:0] celloutsig_0_14z;
  wire [5:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  reg [4:0] celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [25:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [7:0] celloutsig_0_25z;
  wire [6:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [27:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [5:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [3:0] celloutsig_0_36z;
  wire [26:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [3:0] celloutsig_0_3z;
  wire [15:0] celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire [10:0] celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire [28:0] celloutsig_0_52z;
  wire celloutsig_0_54z;
  wire [2:0] celloutsig_0_56z;
  wire [5:0] celloutsig_0_57z;
  wire [4:0] celloutsig_0_5z;
  wire celloutsig_0_61z;
  wire [17:0] celloutsig_0_65z;
  wire celloutsig_0_67z;
  wire celloutsig_0_6z;
  wire [23:0] celloutsig_0_74z;
  wire celloutsig_0_7z;
  wire celloutsig_0_82z;
  wire celloutsig_0_85z;
  wire celloutsig_0_8z;
  wire celloutsig_0_95z;
  wire celloutsig_0_98z;
  wire celloutsig_0_99z;
  wire celloutsig_1_0z;
  wire [33:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  reg [7:0] celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  reg [20:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_30z = ~(celloutsig_0_12z & celloutsig_0_14z[4]);
  assign celloutsig_1_4z = ~(celloutsig_1_0z & celloutsig_1_2z[0]);
  assign celloutsig_1_6z = ~(celloutsig_1_4z & celloutsig_1_4z);
  assign celloutsig_1_19z = ~(celloutsig_1_10z[15] & celloutsig_1_14z);
  assign celloutsig_0_12z = ~(celloutsig_0_1z[0] & celloutsig_0_6z);
  assign celloutsig_0_16z = ~(celloutsig_0_14z[8] & celloutsig_0_6z);
  assign celloutsig_0_22z = ~(in_data[57] & celloutsig_0_4z[7]);
  assign celloutsig_0_7z = ~(celloutsig_0_1z[2] | celloutsig_0_2z);
  assign celloutsig_0_98z = ~(celloutsig_0_40z[12] | celloutsig_0_54z);
  assign celloutsig_1_14z = ~(celloutsig_1_2z[2] | celloutsig_1_10z[23]);
  assign celloutsig_0_27z = ~(celloutsig_0_13z | celloutsig_0_15z[0]);
  assign celloutsig_0_32z = ~((celloutsig_0_7z | _01_) & in_data[83]);
  assign celloutsig_0_46z = ~((celloutsig_0_25z[0] | celloutsig_0_4z[9]) & celloutsig_0_32z);
  assign celloutsig_0_48z = ~((celloutsig_0_12z | celloutsig_0_4z[9]) & _02_);
  assign celloutsig_0_8z = ~((in_data[45] | celloutsig_0_6z) & celloutsig_0_2z);
  assign celloutsig_0_41z = ~((celloutsig_0_0z | celloutsig_0_7z) & (celloutsig_0_7z | _03_));
  assign celloutsig_0_51z = ~((celloutsig_0_38z | celloutsig_0_21z[25]) & (celloutsig_0_0z | celloutsig_0_5z[3]));
  assign celloutsig_0_17z = ~((celloutsig_0_15z[0] | celloutsig_0_5z[4]) & (celloutsig_0_12z | celloutsig_0_16z));
  assign celloutsig_0_18z = ~((celloutsig_0_7z | celloutsig_0_10z[2]) & (celloutsig_0_5z[3] | celloutsig_0_1z[0]));
  assign celloutsig_1_12z = celloutsig_1_1z | celloutsig_1_9z;
  assign celloutsig_1_0z = in_data[175] ^ in_data[123];
  assign celloutsig_1_18z = celloutsig_1_6z ^ celloutsig_1_12z;
  assign celloutsig_0_13z = celloutsig_0_0z ^ celloutsig_0_7z;
  assign celloutsig_0_36z = { celloutsig_0_4z[8], celloutsig_0_8z, celloutsig_0_28z, celloutsig_0_27z } + celloutsig_0_4z[9:6];
  assign celloutsig_0_37z = { _05_[26:23], celloutsig_0_4z, celloutsig_0_27z, celloutsig_0_30z, celloutsig_0_30z, celloutsig_0_28z, celloutsig_0_25z } + { celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_32z, celloutsig_0_10z, celloutsig_0_23z, celloutsig_0_12z, celloutsig_0_30z, celloutsig_0_33z, celloutsig_0_35z, celloutsig_0_5z };
  assign celloutsig_0_1z = in_data[43:39] + in_data[53:49];
  assign celloutsig_0_3z = { in_data[48:46], celloutsig_0_0z } + { in_data[9:7], celloutsig_0_0z };
  reg [10:0] _37_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _37_ <= 11'h000;
    else _37_ <= { celloutsig_0_15z[3:0], celloutsig_0_38z, celloutsig_0_3z, celloutsig_0_22z, celloutsig_0_0z };
  assign { _07_[10:9], _06_[11:7], _07_[3:0] } = _37_;
  reg [2:0] _38_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _38_ <= 3'h0;
    else _38_ <= celloutsig_0_3z[2:0];
  assign { _03_, _02_, _01_ } = _38_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _08_ <= 5'h00;
    else _08_ <= { celloutsig_1_2z[3:0], celloutsig_1_1z };
  reg [22:0] _40_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _40_ <= 23'h000000;
    else _40_ <= { in_data[95:89], celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_3z };
  assign { _09_[22], _05_[26:23], _09_[17:11], _00_, _09_[9:1], _04_ } = _40_;
  assign celloutsig_0_0z = in_data[12:9] && in_data[32:29];
  assign celloutsig_0_33z = { _09_[22], _05_[26:23], _09_[17:15], celloutsig_0_17z, celloutsig_0_27z, celloutsig_0_7z, celloutsig_0_19z } && { _01_, celloutsig_0_26z, celloutsig_0_19z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_42z = { celloutsig_0_21z[12:7], celloutsig_0_2z, celloutsig_0_33z } && { celloutsig_0_26z[4:2], celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_1_9z = { celloutsig_1_2z[6:3], celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_5z } && { in_data[148:137], celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_0_38z = ! celloutsig_0_37z[21:4];
  assign celloutsig_0_54z = ! { celloutsig_0_0z, celloutsig_0_42z, celloutsig_0_41z };
  assign celloutsig_0_85z = ! celloutsig_0_74z[8:2];
  assign celloutsig_0_95z = ! { in_data[70:59], celloutsig_0_45z };
  assign celloutsig_0_2z = ! in_data[22:9];
  assign celloutsig_0_24z = ! { celloutsig_0_14z[8:7], celloutsig_0_0z };
  assign celloutsig_0_61z = { celloutsig_0_3z[3:2], celloutsig_0_27z } < { celloutsig_0_52z[20:19], celloutsig_0_20z };
  assign celloutsig_1_1z = { in_data[101:96], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } < { in_data[132:124], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_20z = { _09_[3:1], celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_1z } < { _09_[16:11], _00_, _09_[9], celloutsig_0_3z };
  assign celloutsig_0_6z = celloutsig_0_1z[1] & ~(celloutsig_0_5z[0]);
  assign celloutsig_0_82z = celloutsig_0_56z[0] & ~(celloutsig_0_37z[25]);
  assign celloutsig_1_7z = celloutsig_1_1z & ~(celloutsig_1_5z[2]);
  assign celloutsig_0_28z = celloutsig_0_6z & ~(celloutsig_0_16z);
  assign celloutsig_0_44z = { _09_[2:1], celloutsig_0_16z, celloutsig_0_24z, celloutsig_0_13z } !== celloutsig_0_25z[6:2];
  assign celloutsig_0_99z = { celloutsig_0_85z, celloutsig_0_95z, celloutsig_0_82z } !== { celloutsig_0_54z, celloutsig_0_46z, celloutsig_0_67z };
  assign celloutsig_0_23z = { celloutsig_0_14z[6:4], celloutsig_0_18z } !== { celloutsig_0_21z[2:0], celloutsig_0_20z };
  assign celloutsig_0_4z = { in_data[40:32], celloutsig_0_2z, celloutsig_0_2z } | { celloutsig_0_1z[2:0], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_5z = celloutsig_0_4z[6:2] | in_data[21:17];
  assign celloutsig_0_56z = { celloutsig_0_24z, celloutsig_0_45z, celloutsig_0_48z } | { celloutsig_0_14z[6:5], celloutsig_0_47z };
  assign celloutsig_0_65z = { celloutsig_0_52z[17:16], celloutsig_0_8z, celloutsig_0_47z, celloutsig_0_13z, celloutsig_0_33z, celloutsig_0_27z, celloutsig_0_47z, _03_, _02_, _01_, celloutsig_0_18z, celloutsig_0_7z, celloutsig_0_1z } | { _07_[9], _06_[11:7], celloutsig_0_24z, celloutsig_0_45z, celloutsig_0_10z };
  assign celloutsig_0_14z = { celloutsig_0_10z[3:1], _03_, _02_, _01_, celloutsig_0_5z } | { celloutsig_0_10z[8:6], celloutsig_0_0z, _03_, _02_, _01_, celloutsig_0_3z };
  assign celloutsig_0_67z = | { celloutsig_0_57z[2:1], celloutsig_0_42z, celloutsig_0_41z };
  assign celloutsig_0_47z = ^ celloutsig_0_1z;
  assign celloutsig_1_10z = { in_data[117:116], celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_6z } >> { in_data[177:146], celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_0_52z = { celloutsig_0_21z[12:3], celloutsig_0_44z, celloutsig_0_47z, celloutsig_0_33z, celloutsig_0_41z, _07_[10:9], _06_[11:7], _07_[3:0], celloutsig_0_6z, celloutsig_0_17z, celloutsig_0_35z, celloutsig_0_13z } << { _09_[9:1], celloutsig_0_10z, celloutsig_0_51z, celloutsig_0_19z, celloutsig_0_3z };
  assign celloutsig_0_40z = { celloutsig_0_31z[16:8], celloutsig_0_36z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_13z } >> { celloutsig_0_25z[5:3], celloutsig_0_28z, celloutsig_0_33z, celloutsig_0_36z, celloutsig_0_15z, celloutsig_0_32z };
  assign celloutsig_0_15z = { celloutsig_0_1z[3:1], celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_7z } >> in_data[18:13];
  assign celloutsig_0_31z = { celloutsig_0_15z[1:0], celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_28z, celloutsig_0_22z, celloutsig_0_25z, celloutsig_0_20z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_13z, _03_, _02_, _01_, celloutsig_0_18z } <<< { celloutsig_0_21z[25:10], celloutsig_0_4z, celloutsig_0_24z };
  assign celloutsig_0_57z = celloutsig_0_10z[7:2] <<< { celloutsig_0_56z, celloutsig_0_46z, celloutsig_0_46z, celloutsig_0_51z };
  assign celloutsig_0_34z = { celloutsig_0_20z, celloutsig_0_5z } - { celloutsig_0_14z[9:5], celloutsig_0_30z };
  assign celloutsig_0_74z = { celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_65z } - { celloutsig_0_65z[14:4], celloutsig_0_61z, celloutsig_0_15z, celloutsig_0_34z };
  assign celloutsig_0_10z = { celloutsig_0_4z[7:2], celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_8z } - { celloutsig_0_3z[1:0], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_1_5z = _08_[4:1] - celloutsig_1_2z[5:2];
  assign celloutsig_0_21z = { celloutsig_0_2z, celloutsig_0_16z, celloutsig_0_12z, _03_, _02_, _01_, celloutsig_0_10z, celloutsig_0_17z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_8z } - { celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_5z };
  assign celloutsig_0_26z = { celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_6z } - { celloutsig_0_10z[7:3], celloutsig_0_18z, celloutsig_0_12z };
  assign celloutsig_0_25z = celloutsig_0_4z[10:3] ~^ { _05_[24:23], _09_[17:12] };
  assign celloutsig_0_35z = ~((celloutsig_0_13z & celloutsig_0_25z[3]) | celloutsig_0_14z[10]);
  assign celloutsig_0_45z = ~((in_data[51] & celloutsig_0_41z) | celloutsig_0_8z);
  always_latch
    if (clkin_data[96]) celloutsig_1_2z = 8'h00;
    else if (clkin_data[160]) celloutsig_1_2z = in_data[154:147];
  always_latch
    if (!clkin_data[96]) celloutsig_1_8z = 21'h000000;
    else if (!clkin_data[160]) celloutsig_1_8z = { _08_[1:0], celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_6z, _08_ };
  always_latch
    if (!clkin_data[64]) celloutsig_0_19z = 5'h00;
    else if (clkin_data[128]) celloutsig_0_19z = { _09_[11], _00_, _09_[9:7] };
  assign _05_[22:0] = { celloutsig_0_4z, celloutsig_0_27z, celloutsig_0_30z, celloutsig_0_30z, celloutsig_0_28z, celloutsig_0_25z };
  assign _06_[6:1] = celloutsig_0_57z;
  assign _07_[8:4] = _06_[11:7];
  assign { _09_[21:18], _09_[10], _09_[0] } = { _05_[26:23], _00_, _04_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_98z, celloutsig_0_99z };
endmodule
