Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Tue Jul 12 15:08:37 2016
| Host         : desktop4480 running 64-bit Ubuntu 14.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file dot_prod_timing_summary_routed.rpt -rpx dot_prod_timing_summary_routed.rpx
| Design       : dot_prod
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 595 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 582 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.173       -1.306                     23                 2806        0.167        0.000                      0                 2806        4.100        0.000                       0                  1879  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
sysClk  {0.000 4.600}        9.200           108.696         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysClk             -0.173       -1.306                     23                 2806        0.167        0.000                      0                 2806        4.100        0.000                       0                  1879  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysClk
  To Clock:  sysClk

Setup :           23  Failing Endpoints,  Worst Slack       -0.173ns,  Total Violation       -1.306ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.173ns  (required time - arrival time)
  Source:                 outputMAC_reg[443]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Destination:            outputMAC_reg[494]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.200ns  (sysClk rise@9.200ns - sysClk rise@0.000ns)
  Data Path Delay:        9.321ns  (logic 3.082ns (33.064%)  route 6.239ns (66.936%))
  Logic Levels:           7  (DSP48E1=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.124 - 9.200 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1886, unset)         0.973     0.973    clk
    SLICE_X34Y30         FDRE                                         r  outputMAC_reg[443]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  outputMAC_reg[443]/Q
                         net (fo=2, routed)           1.105     2.596    outputMAC[443]
    SLICE_X35Y32         LUT6 (Prop_lut6_I0_O)        0.124     2.720 r  outputMAC6_i_19/O
                         net (fo=12, routed)          0.770     3.490    outputMAC6_i_19_n_0
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_C[42]_P[0])
                                                      1.820     5.310 r  outputMAC6/P[0]
                         net (fo=8, routed)           1.243     6.553    outputMAC6_n_105
    SLICE_X36Y26         LUT5 (Prop_lut5_I0_O)        0.124     6.677 r  outputMAC[398]_i_11/O
                         net (fo=5, routed)           0.914     7.591    outputMAC[398]_i_11_n_0
    SLICE_X51Y25         LUT4 (Prop_lut4_I2_O)        0.124     7.715 r  outputMAC[494]_i_9/O
                         net (fo=2, routed)           0.763     8.478    outputMAC[494]_i_9_n_0
    SLICE_X47Y31         LUT6 (Prop_lut6_I5_O)        0.124     8.602 f  outputMAC[494]_i_8/O
                         net (fo=2, routed)           0.871     9.473    outputMAC[494]_i_8_n_0
    SLICE_X57Y33         LUT5 (Prop_lut5_I2_O)        0.124     9.597 r  outputMAC[494]_i_4/O
                         net (fo=1, routed)           0.573    10.170    outputMAC[494]_i_4_n_0
    SLICE_X57Y33         LUT6 (Prop_lut6_I3_O)        0.124    10.294 r  outputMAC[494]_i_1/O
                         net (fo=1, routed)           0.000    10.294    outputMAC[494]_i_1_n_0
    SLICE_X57Y33         FDRE                                         r  outputMAC_reg[494]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     9.200     9.200 r  
                                                      0.000     9.200 r  clk (IN)
                         net (fo=1886, unset)         0.924    10.124    clk
    SLICE_X57Y33         FDRE                                         r  outputMAC_reg[494]/C
                         clock pessimism              0.000    10.124    
                         clock uncertainty           -0.035    10.089    
    SLICE_X57Y33         FDRE (Setup_fdre_C_D)        0.032    10.121    outputMAC_reg[494]
  -------------------------------------------------------------------
                         required time                         10.121    
                         arrival time                         -10.294    
  -------------------------------------------------------------------
                         slack                                 -0.173    

Slack (VIOLATED) :        -0.143ns  (required time - arrival time)
  Source:                 outputMAC_reg[457]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Destination:            outputMAC_reg[473]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.200ns  (sysClk rise@9.200ns - sysClk rise@0.000ns)
  Data Path Delay:        9.336ns  (logic 3.020ns (32.348%)  route 6.316ns (67.652%))
  Logic Levels:           7  (DSP48E1=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.124 - 9.200 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1886, unset)         0.973     0.973    clk
    SLICE_X61Y35         FDRE                                         r  outputMAC_reg[457]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y35         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  outputMAC_reg[457]/Q
                         net (fo=3, routed)           1.498     2.927    p_31_out[218]
    SLICE_X42Y32         LUT6 (Prop_lut6_I4_O)        0.124     3.051 r  outputMAC5_i_42/O
                         net (fo=1, routed)           0.580     3.631    outputMAC5_i_42_n_0
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_C[13]_P[24])
                                                      1.820     5.451 r  outputMAC5/P[24]
                         net (fo=4, routed)           1.338     6.789    outputMAC5_n_81
    SLICE_X38Y30         LUT6 (Prop_lut6_I3_O)        0.124     6.913 r  outputMAC[1045]_i_7/O
                         net (fo=8, routed)           0.588     7.501    outputMAC[1045]_i_7_n_0
    SLICE_X39Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.625 r  outputMAC[409]_i_6/O
                         net (fo=8, routed)           1.139     8.764    outputMAC[409]_i_6_n_0
    SLICE_X61Y28         LUT5 (Prop_lut5_I3_O)        0.124     8.888 f  outputMAC[601]_i_6/O
                         net (fo=2, routed)           0.630     9.517    outputMAC[601]_i_6_n_0
    SLICE_X54Y30         LUT5 (Prop_lut5_I4_O)        0.124     9.641 r  outputMAC[473]_i_2/O
                         net (fo=1, routed)           0.544    10.185    outputMAC[473]_i_2_n_0
    SLICE_X54Y30         LUT3 (Prop_lut3_I0_O)        0.124    10.309 r  outputMAC[473]_i_1/O
                         net (fo=1, routed)           0.000    10.309    outputMAC[473]_i_1_n_0
    SLICE_X54Y30         FDRE                                         r  outputMAC_reg[473]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     9.200     9.200 r  
                                                      0.000     9.200 r  clk (IN)
                         net (fo=1886, unset)         0.924    10.124    clk
    SLICE_X54Y30         FDRE                                         r  outputMAC_reg[473]/C
                         clock pessimism              0.000    10.124    
                         clock uncertainty           -0.035    10.089    
    SLICE_X54Y30         FDRE (Setup_fdre_C_D)        0.077    10.166    outputMAC_reg[473]
  -------------------------------------------------------------------
                         required time                         10.166    
                         arrival time                         -10.309    
  -------------------------------------------------------------------
                         slack                                 -0.143    

Slack (VIOLATED) :        -0.105ns  (required time - arrival time)
  Source:                 outputMAC_reg[443]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Destination:            outputMAC_reg[281]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.200ns  (sysClk rise@9.200ns - sysClk rise@0.000ns)
  Data Path Delay:        9.250ns  (logic 3.082ns (33.319%)  route 6.168ns (66.681%))
  Logic Levels:           7  (DSP48E1=1 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.124 - 9.200 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1886, unset)         0.973     0.973    clk
    SLICE_X34Y30         FDRE                                         r  outputMAC_reg[443]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  outputMAC_reg[443]/Q
                         net (fo=2, routed)           1.105     2.596    outputMAC[443]
    SLICE_X35Y32         LUT6 (Prop_lut6_I0_O)        0.124     2.720 r  outputMAC6_i_19/O
                         net (fo=12, routed)          0.770     3.490    outputMAC6_i_19_n_0
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_C[42]_P[19])
                                                      1.820     5.310 r  outputMAC6/P[19]
                         net (fo=4, routed)           1.017     6.327    outputMAC6_n_86
    SLICE_X34Y34         LUT6 (Prop_lut6_I1_O)        0.124     6.451 r  outputMAC[525]_i_10/O
                         net (fo=4, routed)           1.078     7.529    outputMAC[525]_i_10_n_0
    SLICE_X47Y32         LUT6 (Prop_lut6_I3_O)        0.124     7.653 r  outputMAC[521]_i_6/O
                         net (fo=8, routed)           0.900     8.552    outputMAC[521]_i_6_n_0
    SLICE_X50Y23         LUT5 (Prop_lut5_I3_O)        0.124     8.676 f  outputMAC[409]_i_10/O
                         net (fo=2, routed)           0.514     9.191    outputMAC[409]_i_10_n_0
    SLICE_X50Y23         LUT2 (Prop_lut2_I0_O)        0.124     9.315 r  outputMAC[281]_i_4/O
                         net (fo=1, routed)           0.784    10.099    outputMAC[281]_i_4_n_0
    SLICE_X49Y31         LUT6 (Prop_lut6_I2_O)        0.124    10.223 r  outputMAC[281]_i_1/O
                         net (fo=1, routed)           0.000    10.223    outputMAC[281]_i_1_n_0
    SLICE_X49Y31         FDRE                                         r  outputMAC_reg[281]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     9.200     9.200 r  
                                                      0.000     9.200 r  clk (IN)
                         net (fo=1886, unset)         0.924    10.124    clk
    SLICE_X49Y31         FDRE                                         r  outputMAC_reg[281]/C
                         clock pessimism              0.000    10.124    
                         clock uncertainty           -0.035    10.089    
    SLICE_X49Y31         FDRE (Setup_fdre_C_D)        0.029    10.118    outputMAC_reg[281]
  -------------------------------------------------------------------
                         required time                         10.118    
                         arrival time                         -10.223    
  -------------------------------------------------------------------
                         slack                                 -0.105    

Slack (VIOLATED) :        -0.092ns  (required time - arrival time)
  Source:                 outputMAC_reg[443]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Destination:            outputMAC_reg[335]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.200ns  (sysClk rise@9.200ns - sysClk rise@0.000ns)
  Data Path Delay:        9.237ns  (logic 3.082ns (33.364%)  route 6.155ns (66.636%))
  Logic Levels:           7  (DSP48E1=1 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.124 - 9.200 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1886, unset)         0.973     0.973    clk
    SLICE_X34Y30         FDRE                                         r  outputMAC_reg[443]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  outputMAC_reg[443]/Q
                         net (fo=2, routed)           1.105     2.596    outputMAC[443]
    SLICE_X35Y32         LUT6 (Prop_lut6_I0_O)        0.124     2.720 r  outputMAC6_i_19/O
                         net (fo=12, routed)          0.770     3.490    outputMAC6_i_19_n_0
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_C[42]_P[26])
                                                      1.820     5.310 r  outputMAC6/P[26]
                         net (fo=4, routed)           1.077     6.387    outputMAC6_n_79
    SLICE_X37Y32         LUT6 (Prop_lut6_I3_O)        0.124     6.511 r  outputMAC[527]_i_11/O
                         net (fo=4, routed)           0.759     7.270    outputMAC[527]_i_11_n_0
    SLICE_X35Y33         LUT6 (Prop_lut6_I3_O)        0.124     7.394 r  outputMAC[527]_i_7/O
                         net (fo=8, routed)           1.152     8.545    outputMAC[527]_i_7_n_0
    SLICE_X57Y32         LUT5 (Prop_lut5_I4_O)        0.124     8.669 f  outputMAC[463]_i_5/O
                         net (fo=2, routed)           0.581     9.250    outputMAC[463]_i_5_n_0
    SLICE_X49Y32         LUT2 (Prop_lut2_I0_O)        0.124     9.374 r  outputMAC[335]_i_4/O
                         net (fo=1, routed)           0.712    10.086    outputMAC[335]_i_4_n_0
    SLICE_X44Y30         LUT6 (Prop_lut6_I3_O)        0.124    10.210 r  outputMAC[335]_i_1/O
                         net (fo=1, routed)           0.000    10.210    outputMAC[335]_i_1_n_0
    SLICE_X44Y30         FDRE                                         r  outputMAC_reg[335]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     9.200     9.200 r  
                                                      0.000     9.200 r  clk (IN)
                         net (fo=1886, unset)         0.924    10.124    clk
    SLICE_X44Y30         FDRE                                         r  outputMAC_reg[335]/C
                         clock pessimism              0.000    10.124    
                         clock uncertainty           -0.035    10.089    
    SLICE_X44Y30         FDRE (Setup_fdre_C_D)        0.029    10.118    outputMAC_reg[335]
  -------------------------------------------------------------------
                         required time                         10.118    
                         arrival time                         -10.210    
  -------------------------------------------------------------------
                         slack                                 -0.092    

Slack (VIOLATED) :        -0.091ns  (required time - arrival time)
  Source:                 outputMAC_reg[443]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Destination:            outputMAC_reg[348]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.200ns  (sysClk rise@9.200ns - sysClk rise@0.000ns)
  Data Path Delay:        9.288ns  (logic 3.315ns (35.692%)  route 5.973ns (64.308%))
  Logic Levels:           7  (DSP48E1=1 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.124 - 9.200 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1886, unset)         0.973     0.973    clk
    SLICE_X34Y30         FDRE                                         r  outputMAC_reg[443]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  outputMAC_reg[443]/Q
                         net (fo=2, routed)           1.105     2.596    outputMAC[443]
    SLICE_X35Y32         LUT6 (Prop_lut6_I0_O)        0.124     2.720 r  outputMAC6_i_19/O
                         net (fo=12, routed)          0.770     3.490    outputMAC6_i_19_n_0
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_C[42]_P[26])
                                                      1.820     5.310 r  outputMAC6/P[26]
                         net (fo=4, routed)           0.860     6.170    outputMAC6_n_79
    SLICE_X35Y31         LUT6 (Prop_lut6_I1_O)        0.124     6.294 r  outputMAC[524]_i_13/O
                         net (fo=4, routed)           1.248     7.542    outputMAC[524]_i_13_n_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.124     7.666 r  outputMAC[524]_i_6/O
                         net (fo=8, routed)           0.656     8.322    outputMAC[524]_i_6_n_0
    SLICE_X38Y25         LUT5 (Prop_lut5_I1_O)        0.124     8.446 f  outputMAC[476]_i_6/O
                         net (fo=2, routed)           0.634     9.080    outputMAC[476]_i_6_n_0
    SLICE_X39Y25         LUT2 (Prop_lut2_I0_O)        0.149     9.229 r  outputMAC[348]_i_4/O
                         net (fo=1, routed)           0.700     9.929    outputMAC[348]_i_4_n_0
    SLICE_X38Y36         LUT6 (Prop_lut6_I3_O)        0.332    10.261 r  outputMAC[348]_i_1/O
                         net (fo=1, routed)           0.000    10.261    outputMAC[348]_i_1_n_0
    SLICE_X38Y36         FDRE                                         r  outputMAC_reg[348]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     9.200     9.200 r  
                                                      0.000     9.200 r  clk (IN)
                         net (fo=1886, unset)         0.924    10.124    clk
    SLICE_X38Y36         FDRE                                         r  outputMAC_reg[348]/C
                         clock pessimism              0.000    10.124    
                         clock uncertainty           -0.035    10.089    
    SLICE_X38Y36         FDRE (Setup_fdre_C_D)        0.081    10.170    outputMAC_reg[348]
  -------------------------------------------------------------------
                         required time                         10.170    
                         arrival time                         -10.261    
  -------------------------------------------------------------------
                         slack                                 -0.091    

Slack (VIOLATED) :        -0.086ns  (required time - arrival time)
  Source:                 outputMAC_reg[457]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Destination:            outputMAC_reg[609]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.200ns  (sysClk rise@9.200ns - sysClk rise@0.000ns)
  Data Path Delay:        9.233ns  (logic 3.020ns (32.709%)  route 6.213ns (67.291%))
  Logic Levels:           7  (DSP48E1=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.124 - 9.200 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1886, unset)         0.973     0.973    clk
    SLICE_X61Y35         FDRE                                         r  outputMAC_reg[457]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y35         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  outputMAC_reg[457]/Q
                         net (fo=3, routed)           1.498     2.927    p_31_out[218]
    SLICE_X42Y32         LUT6 (Prop_lut6_I4_O)        0.124     3.051 r  outputMAC5_i_42/O
                         net (fo=1, routed)           0.580     3.631    outputMAC5_i_42_n_0
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_C[13]_P[24])
                                                      1.820     5.451 r  outputMAC5/P[24]
                         net (fo=4, routed)           1.338     6.789    outputMAC5_n_81
    SLICE_X38Y30         LUT6 (Prop_lut6_I3_O)        0.124     6.913 r  outputMAC[1045]_i_7/O
                         net (fo=8, routed)           0.594     7.507    outputMAC[1045]_i_7_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I1_O)        0.124     7.631 r  outputMAC[641]_i_8/O
                         net (fo=6, routed)           0.632     8.263    outputMAC[641]_i_8_n_0
    SLICE_X42Y31         LUT4 (Prop_lut4_I3_O)        0.124     8.387 r  outputMAC[609]_i_7/O
                         net (fo=4, routed)           1.046     9.434    outputMAC[609]_i_7_n_0
    SLICE_X61Y26         LUT4 (Prop_lut4_I1_O)        0.124     9.558 r  outputMAC[609]_i_5/O
                         net (fo=1, routed)           0.524    10.082    outputMAC[609]_i_5_n_0
    SLICE_X61Y20         LUT6 (Prop_lut6_I4_O)        0.124    10.206 r  outputMAC[609]_i_1/O
                         net (fo=1, routed)           0.000    10.206    outputMAC[609]_i_1_n_0
    SLICE_X61Y20         FDRE                                         r  outputMAC_reg[609]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     9.200     9.200 r  
                                                      0.000     9.200 r  clk (IN)
                         net (fo=1886, unset)         0.924    10.124    clk
    SLICE_X61Y20         FDRE                                         r  outputMAC_reg[609]/C
                         clock pessimism              0.000    10.124    
                         clock uncertainty           -0.035    10.089    
    SLICE_X61Y20         FDRE (Setup_fdre_C_D)        0.031    10.120    outputMAC_reg[609]
  -------------------------------------------------------------------
                         required time                         10.120    
                         arrival time                         -10.206    
  -------------------------------------------------------------------
                         slack                                 -0.086    

Slack (VIOLATED) :        -0.077ns  (required time - arrival time)
  Source:                 outputMAC_reg[457]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Destination:            outputMAC_reg[1029]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.200ns  (sysClk rise@9.200ns - sysClk rise@0.000ns)
  Data Path Delay:        9.224ns  (logic 3.020ns (32.739%)  route 6.204ns (67.261%))
  Logic Levels:           7  (DSP48E1=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.124 - 9.200 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1886, unset)         0.973     0.973    clk
    SLICE_X61Y35         FDRE                                         r  outputMAC_reg[457]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y35         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  outputMAC_reg[457]/Q
                         net (fo=3, routed)           1.498     2.927    p_31_out[218]
    SLICE_X42Y32         LUT6 (Prop_lut6_I4_O)        0.124     3.051 r  outputMAC5_i_42/O
                         net (fo=1, routed)           0.580     3.631    outputMAC5_i_42_n_0
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_C[13]_P[8])
                                                      1.820     5.451 r  outputMAC5/P[8]
                         net (fo=4, routed)           1.152     6.603    outputMAC5_n_97
    SLICE_X37Y31         LUT6 (Prop_lut6_I3_O)        0.124     6.727 r  outputMAC[553]_i_4/O
                         net (fo=12, routed)          0.987     7.714    outputMAC[553]_i_4_n_0
    SLICE_X41Y31         LUT6 (Prop_lut6_I0_O)        0.124     7.838 r  outputMAC[1029]_i_7/O
                         net (fo=8, routed)           0.623     8.461    outputMAC[1029]_i_7_n_0
    SLICE_X49Y29         LUT5 (Prop_lut5_I1_O)        0.124     8.585 f  outputMAC[1029]_i_6/O
                         net (fo=2, routed)           1.206     9.791    outputMAC[1029]_i_6_n_0
    SLICE_X74Y27         LUT5 (Prop_lut5_I4_O)        0.124     9.915 r  outputMAC[1029]_i_3/O
                         net (fo=1, routed)           0.158    10.073    outputMAC[1029]_i_3_n_0
    SLICE_X74Y27         LUT5 (Prop_lut5_I3_O)        0.124    10.197 r  outputMAC[1029]_i_1/O
                         net (fo=1, routed)           0.000    10.197    outputMAC[1029]_i_1_n_0
    SLICE_X74Y27         FDRE                                         r  outputMAC_reg[1029]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     9.200     9.200 r  
                                                      0.000     9.200 r  clk (IN)
                         net (fo=1886, unset)         0.924    10.124    clk
    SLICE_X74Y27         FDRE                                         r  outputMAC_reg[1029]/C
                         clock pessimism              0.000    10.124    
                         clock uncertainty           -0.035    10.089    
    SLICE_X74Y27         FDRE (Setup_fdre_C_D)        0.031    10.120    outputMAC_reg[1029]
  -------------------------------------------------------------------
                         required time                         10.120    
                         arrival time                         -10.197    
  -------------------------------------------------------------------
                         slack                                 -0.077    

Slack (VIOLATED) :        -0.075ns  (required time - arrival time)
  Source:                 outputMAC_reg[457]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Destination:            outputMAC_reg[772]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.200ns  (sysClk rise@9.200ns - sysClk rise@0.000ns)
  Data Path Delay:        9.222ns  (logic 3.020ns (32.747%)  route 6.202ns (67.253%))
  Logic Levels:           7  (DSP48E1=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.124 - 9.200 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1886, unset)         0.973     0.973    clk
    SLICE_X61Y35         FDRE                                         r  outputMAC_reg[457]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y35         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  outputMAC_reg[457]/Q
                         net (fo=3, routed)           1.498     2.927    p_31_out[218]
    SLICE_X42Y32         LUT6 (Prop_lut6_I4_O)        0.124     3.051 r  outputMAC5_i_42/O
                         net (fo=1, routed)           0.580     3.631    outputMAC5_i_42_n_0
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_C[13]_P[35])
                                                      1.820     5.451 r  outputMAC5/P[35]
                         net (fo=6, routed)           1.169     6.620    outputMAC5_n_70
    SLICE_X36Y32         LUT6 (Prop_lut6_I3_O)        0.124     6.744 r  outputMAC[1028]_i_13/O
                         net (fo=2, routed)           0.918     7.662    outputMAC[1028]_i_13_n_0
    SLICE_X49Y30         LUT6 (Prop_lut6_I5_O)        0.124     7.786 r  outputMAC[1028]_i_8/O
                         net (fo=6, routed)           1.107     8.893    outputMAC[1028]_i_8_n_0
    SLICE_X65Y24         LUT5 (Prop_lut5_I2_O)        0.124     9.017 f  outputMAC[772]_i_5/O
                         net (fo=1, routed)           0.437     9.454    outputMAC[772]_i_5_n_0
    SLICE_X65Y20         LUT3 (Prop_lut3_I1_O)        0.124     9.578 r  outputMAC[772]_i_3/O
                         net (fo=1, routed)           0.493    10.071    outputMAC[772]_i_3_n_0
    SLICE_X73Y16         LUT5 (Prop_lut5_I3_O)        0.124    10.195 r  outputMAC[772]_i_1/O
                         net (fo=1, routed)           0.000    10.195    outputMAC[772]_i_1_n_0
    SLICE_X73Y16         FDRE                                         r  outputMAC_reg[772]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     9.200     9.200 r  
                                                      0.000     9.200 r  clk (IN)
                         net (fo=1886, unset)         0.924    10.124    clk
    SLICE_X73Y16         FDRE                                         r  outputMAC_reg[772]/C
                         clock pessimism              0.000    10.124    
                         clock uncertainty           -0.035    10.089    
    SLICE_X73Y16         FDRE (Setup_fdre_C_D)        0.031    10.120    outputMAC_reg[772]
  -------------------------------------------------------------------
                         required time                         10.120    
                         arrival time                         -10.195    
  -------------------------------------------------------------------
                         slack                                 -0.075    

Slack (VIOLATED) :        -0.063ns  (required time - arrival time)
  Source:                 outputMAC_reg[443]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Destination:            outputMAC_reg[476]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.200ns  (sysClk rise@9.200ns - sysClk rise@0.000ns)
  Data Path Delay:        9.256ns  (logic 3.082ns (33.297%)  route 6.174ns (66.703%))
  Logic Levels:           7  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.124 - 9.200 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1886, unset)         0.973     0.973    clk
    SLICE_X34Y30         FDRE                                         r  outputMAC_reg[443]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  outputMAC_reg[443]/Q
                         net (fo=2, routed)           1.105     2.596    outputMAC[443]
    SLICE_X35Y32         LUT6 (Prop_lut6_I0_O)        0.124     2.720 r  outputMAC6_i_19/O
                         net (fo=12, routed)          0.770     3.490    outputMAC6_i_19_n_0
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_C[42]_P[26])
                                                      1.820     5.310 r  outputMAC6/P[26]
                         net (fo=4, routed)           0.860     6.170    outputMAC6_n_79
    SLICE_X35Y31         LUT6 (Prop_lut6_I1_O)        0.124     6.294 r  outputMAC[524]_i_13/O
                         net (fo=4, routed)           1.248     7.542    outputMAC[524]_i_13_n_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.124     7.666 r  outputMAC[524]_i_6/O
                         net (fo=8, routed)           0.656     8.322    outputMAC[524]_i_6_n_0
    SLICE_X38Y25         LUT5 (Prop_lut5_I1_O)        0.124     8.446 f  outputMAC[476]_i_6/O
                         net (fo=2, routed)           1.039     9.485    outputMAC[476]_i_6_n_0
    SLICE_X54Y25         LUT3 (Prop_lut3_I1_O)        0.124     9.609 r  outputMAC[476]_i_5/O
                         net (fo=1, routed)           0.497    10.105    outputMAC[476]_i_5_n_0
    SLICE_X54Y27         LUT6 (Prop_lut6_I4_O)        0.124    10.229 r  outputMAC[476]_i_1/O
                         net (fo=1, routed)           0.000    10.229    outputMAC[476]_i_1_n_0
    SLICE_X54Y27         FDRE                                         r  outputMAC_reg[476]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     9.200     9.200 r  
                                                      0.000     9.200 r  clk (IN)
                         net (fo=1886, unset)         0.924    10.124    clk
    SLICE_X54Y27         FDRE                                         r  outputMAC_reg[476]/C
                         clock pessimism              0.000    10.124    
                         clock uncertainty           -0.035    10.089    
    SLICE_X54Y27         FDRE (Setup_fdre_C_D)        0.077    10.166    outputMAC_reg[476]
  -------------------------------------------------------------------
                         required time                         10.166    
                         arrival time                         -10.229    
  -------------------------------------------------------------------
                         slack                                 -0.063    

Slack (VIOLATED) :        -0.062ns  (required time - arrival time)
  Source:                 outputMAC_reg[443]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Destination:            outputMAC_reg[362]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.200ns  (sysClk rise@9.200ns - sysClk rise@0.000ns)
  Data Path Delay:        9.207ns  (logic 3.318ns (36.037%)  route 5.889ns (63.963%))
  Logic Levels:           7  (DSP48E1=1 LUT2=1 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.124 - 9.200 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1886, unset)         0.973     0.973    clk
    SLICE_X34Y30         FDRE                                         r  outputMAC_reg[443]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  outputMAC_reg[443]/Q
                         net (fo=2, routed)           1.105     2.596    outputMAC[443]
    SLICE_X35Y32         LUT6 (Prop_lut6_I0_O)        0.124     2.720 r  outputMAC6_i_19/O
                         net (fo=12, routed)          0.770     3.490    outputMAC6_i_19_n_0
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_C[42]_P[17])
                                                      1.820     5.310 r  outputMAC6/P[17]
                         net (fo=4, routed)           1.252     6.562    outputMAC6_n_88
    SLICE_X36Y30         LUT6 (Prop_lut6_I3_O)        0.124     6.686 r  outputMAC[526]_i_8/O
                         net (fo=4, routed)           0.823     7.509    outputMAC[526]_i_8_n_0
    SLICE_X38Y30         LUT6 (Prop_lut6_I1_O)        0.124     7.633 r  outputMAC[522]_i_6/O
                         net (fo=8, routed)           0.631     8.264    outputMAC[522]_i_6_n_0
    SLICE_X47Y29         LUT6 (Prop_lut6_I4_O)        0.124     8.388 f  outputMAC[490]_i_9/O
                         net (fo=2, routed)           0.882     9.270    outputMAC[490]_i_9_n_0
    SLICE_X46Y34         LUT2 (Prop_lut2_I1_O)        0.153     9.423 r  outputMAC[362]_i_4/O
                         net (fo=1, routed)           0.426     9.849    outputMAC[362]_i_4_n_0
    SLICE_X49Y35         LUT6 (Prop_lut6_I3_O)        0.331    10.180 r  outputMAC[362]_i_1/O
                         net (fo=1, routed)           0.000    10.180    outputMAC[362]_i_1_n_0
    SLICE_X49Y35         FDRE                                         r  outputMAC_reg[362]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     9.200     9.200 r  
                                                      0.000     9.200 r  clk (IN)
                         net (fo=1886, unset)         0.924    10.124    clk
    SLICE_X49Y35         FDRE                                         r  outputMAC_reg[362]/C
                         clock pessimism              0.000    10.124    
                         clock uncertainty           -0.035    10.089    
    SLICE_X49Y35         FDRE (Setup_fdre_C_D)        0.029    10.118    outputMAC_reg[362]
  -------------------------------------------------------------------
                         required time                         10.118    
                         arrival time                         -10.180    
  -------------------------------------------------------------------
                         slack                                 -0.062    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 outputMAC_reg[724]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Destination:            outputVector_reg[352]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.514%)  route 0.122ns (46.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1886, unset)         0.410     0.410    clk
    SLICE_X67Y16         FDRE                                         r  outputMAC_reg[724]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y16         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  outputMAC_reg[724]/Q
                         net (fo=3, routed)           0.122     0.674    p_31_out[352]
    SLICE_X65Y17         FDRE                                         r  outputVector_reg[352]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1886, unset)         0.432     0.432    clk
    SLICE_X65Y17         FDRE                                         r  outputVector_reg[352]/C
                         clock pessimism              0.000     0.432    
    SLICE_X65Y17         FDRE (Hold_fdre_C_D)         0.075     0.507    outputVector_reg[352]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.674    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 outputMAC_reg[1135]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Destination:            outputVector_reg[554]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.206%)  route 0.124ns (46.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1886, unset)         0.410     0.410    clk
    SLICE_X45Y47         FDRE                                         r  outputMAC_reg[1135]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y47         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  outputMAC_reg[1135]/Q
                         net (fo=3, routed)           0.124     0.675    p_31_out[554]
    SLICE_X47Y47         FDRE                                         r  outputVector_reg[554]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1886, unset)         0.432     0.432    clk
    SLICE_X47Y47         FDRE                                         r  outputVector_reg[554]/C
                         clock pessimism              0.000     0.432    
    SLICE_X47Y47         FDRE (Hold_fdre_C_D)         0.076     0.508    outputVector_reg[554]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.675    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 outputMAC_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Destination:            outputVector_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.416%)  route 0.123ns (46.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1886, unset)         0.410     0.410    clk
    SLICE_X88Y38         FDRE                                         r  outputMAC_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y38         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  outputMAC_reg[123]/Q
                         net (fo=3, routed)           0.123     0.674    p_31_out[55]
    SLICE_X87Y38         FDRE                                         r  outputVector_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1886, unset)         0.432     0.432    clk
    SLICE_X87Y38         FDRE                                         r  outputVector_reg[55]/C
                         clock pessimism              0.000     0.432    
    SLICE_X87Y38         FDRE (Hold_fdre_C_D)         0.072     0.504    outputVector_reg[55]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           0.674    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 outputMAC_reg[874]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Destination:            outputVector_reg[426]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.716%)  route 0.126ns (47.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1886, unset)         0.410     0.410    clk
    SLICE_X74Y12         FDRE                                         r  outputMAC_reg[874]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y12         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  outputMAC_reg[874]/Q
                         net (fo=3, routed)           0.126     0.678    p_31_out[426]
    SLICE_X73Y12         FDRE                                         r  outputVector_reg[426]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1886, unset)         0.432     0.432    clk
    SLICE_X73Y12         FDRE                                         r  outputVector_reg[426]/C
                         clock pessimism              0.000     0.432    
    SLICE_X73Y12         FDRE (Hold_fdre_C_D)         0.075     0.507    outputVector_reg[426]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.678    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 outputMAC_reg[122]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Destination:            outputVector_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1886, unset)         0.410     0.410    clk
    SLICE_X87Y39         FDRE                                         r  outputMAC_reg[122]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y39         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  outputMAC_reg[122]/Q
                         net (fo=3, routed)           0.123     0.674    p_31_out[54]
    SLICE_X87Y38         FDRE                                         r  outputVector_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1886, unset)         0.432     0.432    clk
    SLICE_X87Y38         FDRE                                         r  outputVector_reg[54]/C
                         clock pessimism              0.000     0.432    
    SLICE_X87Y38         FDRE (Hold_fdre_C_D)         0.070     0.502    outputVector_reg[54]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.674    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 outputMAC_reg[381]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Destination:            outputVector_reg[180]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.114%)  route 0.120ns (45.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1886, unset)         0.410     0.410    clk
    SLICE_X39Y27         FDRE                                         r  outputMAC_reg[381]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  outputMAC_reg[381]/Q
                         net (fo=3, routed)           0.120     0.671    p_31_out[180]
    SLICE_X37Y26         FDRE                                         r  outputVector_reg[180]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1886, unset)         0.432     0.432    clk
    SLICE_X37Y26         FDRE                                         r  outputVector_reg[180]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y26         FDRE (Hold_fdre_C_D)         0.066     0.498    outputVector_reg[180]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.671    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 outputMAC_reg[975]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Destination:            outputVector_reg[470]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1886, unset)         0.410     0.410    clk
    SLICE_X83Y19         FDRE                                         r  outputMAC_reg[975]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y19         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  outputMAC_reg[975]/Q
                         net (fo=3, routed)           0.124     0.675    p_31_out[470]
    SLICE_X83Y20         FDRE                                         r  outputVector_reg[470]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1886, unset)         0.432     0.432    clk
    SLICE_X83Y20         FDRE                                         r  outputVector_reg[470]/C
                         clock pessimism              0.000     0.432    
    SLICE_X83Y20         FDRE (Hold_fdre_C_D)         0.070     0.502    outputVector_reg[470]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.675    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 outputMAC_reg[90]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Destination:            outputVector_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.045%)  route 0.125ns (46.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1886, unset)         0.410     0.410    clk
    SLICE_X76Y40         FDRE                                         r  outputMAC_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y40         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  outputMAC_reg[90]/Q
                         net (fo=3, routed)           0.125     0.676    p_31_out[41]
    SLICE_X78Y40         FDRE                                         r  outputVector_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1886, unset)         0.432     0.432    clk
    SLICE_X78Y40         FDRE                                         r  outputVector_reg[41]/C
                         clock pessimism              0.000     0.432    
    SLICE_X78Y40         FDRE (Hold_fdre_C_D)         0.070     0.502    outputVector_reg[41]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.676    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 outputMAC_reg[687]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Destination:            outputVector_reg[334]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.688%)  route 0.127ns (47.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1886, unset)         0.410     0.410    clk
    SLICE_X60Y18         FDRE                                         r  outputMAC_reg[687]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  outputMAC_reg[687]/Q
                         net (fo=3, routed)           0.127     0.678    p_31_out[334]
    SLICE_X63Y18         FDRE                                         r  outputVector_reg[334]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1886, unset)         0.432     0.432    clk
    SLICE_X63Y18         FDRE                                         r  outputVector_reg[334]/C
                         clock pessimism              0.000     0.432    
    SLICE_X63Y18         FDRE (Hold_fdre_C_D)         0.071     0.503    outputVector_reg[334]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.678    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 outputMAC_reg[102]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Destination:            outputVector_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.785%)  route 0.126ns (47.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1886, unset)         0.410     0.410    clk
    SLICE_X84Y42         FDRE                                         r  outputMAC_reg[102]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y42         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  outputMAC_reg[102]/Q
                         net (fo=3, routed)           0.126     0.677    p_31_out[53]
    SLICE_X83Y41         FDRE                                         r  outputVector_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1886, unset)         0.432     0.432    clk
    SLICE_X83Y41         FDRE                                         r  outputVector_reg[53]/C
                         clock pessimism              0.000     0.432    
    SLICE_X83Y41         FDRE (Hold_fdre_C_D)         0.070     0.502    outputVector_reg[53]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.677    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysClk
Waveform(ns):       { 0.000 4.600 }
Period(ns):         9.200
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDSE/C   n/a            1.000         9.200       8.200      SLICE_X42Y12  FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         9.200       8.200      SLICE_X42Y12  FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         9.200       8.200      SLICE_X42Y12  FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         9.200       8.200      SLICE_X42Y12  FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         9.200       8.200      SLICE_X42Y13  FSM_onehot_state_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         9.200       8.200      SLICE_X42Y13  FSM_onehot_state_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         9.200       8.200      SLICE_X43Y13  colAddress_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         9.200       8.200      SLICE_X43Y13  colAddress_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         9.200       8.200      SLICE_X43Y13  colAddress_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         9.200       8.200      SLICE_X43Y13  colAddress_reg[3]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         4.600       4.100      SLICE_X42Y12  FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.600       4.100      SLICE_X42Y12  FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.600       4.100      SLICE_X42Y12  FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.600       4.100      SLICE_X42Y12  FSM_onehot_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.600       4.100      SLICE_X42Y13  FSM_onehot_state_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.600       4.100      SLICE_X42Y13  FSM_onehot_state_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.600       4.100      SLICE_X43Y13  colAddress_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.600       4.100      SLICE_X43Y13  colAddress_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.600       4.100      SLICE_X43Y13  colAddress_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.600       4.100      SLICE_X43Y13  colAddress_reg[3]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         4.600       4.100      SLICE_X42Y12  FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         4.600       4.100      SLICE_X42Y12  FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.600       4.100      SLICE_X42Y12  FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.600       4.100      SLICE_X42Y12  FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.600       4.100      SLICE_X42Y12  FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.600       4.100      SLICE_X42Y12  FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.600       4.100      SLICE_X42Y12  FSM_onehot_state_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.600       4.100      SLICE_X42Y12  FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.600       4.100      SLICE_X42Y13  FSM_onehot_state_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.600       4.100      SLICE_X42Y13  FSM_onehot_state_reg[4]/C



