Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Dec 15 21:08:43 2020
| Host         : Xiaoxin-win10 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file button_control_sets_placed.rpt
| Design       : button
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    19 |
|    Minimum number of control sets                        |    19 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    73 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    19 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     9 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              29 |           13 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             103 |           28 |
| Yes          | No                    | No                     |              33 |           10 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              18 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------+-----------------------+-----------------------------------------+------------------+----------------+--------------+
|           Clock Signal           |     Enable Signal     |             Set/Reset Signal            | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------+-----------------------+-----------------------------------------+------------------+----------------+--------------+
|  c1/CLK                          | run_IBUF              |                                         |                1 |              1 |         1.00 |
|  bd/out_changepos                | level1                | pos[3]_i_1_n_0                          |                1 |              4 |         4.00 |
|  bu/CLK                          | d2_1[3]_i_1_n_0       |                                         |                1 |              4 |         4.00 |
|  bu/CLK                          | d2_2[3]_i_1_n_0       |                                         |                1 |              4 |         4.00 |
|  bu/CLK                          | d2_0[3]_i_1_n_0       |                                         |                1 |              4 |         4.00 |
|  bu/CLK                          | d2_3[3]_i_1_n_0       |                                         |                1 |              4 |         4.00 |
|  c1/CLK                          | run_IBUF              | level[3]_i_1_n_0                        |                1 |              4 |         4.00 |
|  dp1/c1/CLK                      | dp1/cnt               | dp1/FSM_onehot_cnt_reg_n_0_[4]          |                2 |              5 |         2.50 |
|  dp2/c1/CLK                      | dp2/cnt               | dp2/FSM_onehot_cnt_reg_n_0_[4]          |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                   |                       |                                         |                5 |              5 |         1.00 |
|  dp1/c1/CLK                      | dp1/dec[3]_i_1_n_0    |                                         |                2 |              8 |         4.00 |
|  dp2/c1/CLK                      | dp2/dec[3]_i_1__0_n_0 |                                         |                3 |              8 |         2.67 |
|  bd/nolabel_line31/div_clk_reg_0 |                       |                                         |                4 |             12 |         3.00 |
|  bu/nolabel_line31/div_clk_reg_0 |                       |                                         |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG                   |                       | bd/nolabel_line31/counter[0]_i_1__0_n_0 |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG                   |                       | bu/nolabel_line31/clear                 |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG                   |                       | dp1/c1/counter[0]_i_1__1_n_0            |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG                   |                       | dp2/c1/counter[0]_i_1__3_n_0            |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG                   |                       | c1/counter[0]_i_1__2_n_0                |                8 |             31 |         3.88 |
+----------------------------------+-----------------------+-----------------------------------------+------------------+----------------+--------------+


