// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module RedirectGenerator(
  input         clock,
  input         reset,
  input         io_oldestExuRedirect_valid,
  input         io_oldestExuRedirect_bits_robIdx_flag,
  input  [7:0]  io_oldestExuRedirect_bits_robIdx_value,
  input         io_oldestExuRedirect_bits_ftqIdx_flag,
  input  [5:0]  io_oldestExuRedirect_bits_ftqIdx_value,
  input  [3:0]  io_oldestExuRedirect_bits_ftqOffset,
  input         io_oldestExuRedirect_bits_level,
  input  [49:0] io_oldestExuRedirect_bits_cfiUpdate_pc,
  input  [49:0] io_oldestExuRedirect_bits_cfiUpdate_target,
  input         io_oldestExuRedirect_bits_cfiUpdate_taken,
  input         io_oldestExuRedirect_bits_cfiUpdate_isMisPred,
  input         io_oldestExuRedirect_bits_cfiUpdate_backendIGPF,
  input         io_oldestExuRedirect_bits_cfiUpdate_backendIPF,
  input         io_oldestExuRedirect_bits_cfiUpdate_backendIAF,
  input  [63:0] io_oldestExuRedirect_bits_fullTarget,
  input         io_oldestExuRedirectIsCSR,
  input         io_instrAddrTransType_bare,
  input         io_instrAddrTransType_sv39,
  input         io_instrAddrTransType_sv39x4,
  input         io_instrAddrTransType_sv48,
  input         io_instrAddrTransType_sv48x4,
  input         io_loadReplay_valid,
  input         io_loadReplay_bits_robIdx_flag,
  input  [7:0]  io_loadReplay_bits_robIdx_value,
  input         io_loadReplay_bits_ftqIdx_flag,
  input  [5:0]  io_loadReplay_bits_ftqIdx_value,
  input  [3:0]  io_loadReplay_bits_ftqOffset,
  input         io_loadReplay_bits_level,
  input  [49:0] io_loadReplay_bits_cfiUpdate_pc,
  input  [49:0] io_loadReplay_bits_cfiUpdate_target,
  input         io_robFlush_valid,
  input         io_robFlush_bits_robIdx_flag,
  input  [7:0]  io_robFlush_bits_robIdx_value,
  input         io_robFlush_bits_level,
  output        io_stage2Redirect_valid,
  output        io_stage2Redirect_bits_robIdx_flag,
  output [7:0]  io_stage2Redirect_bits_robIdx_value,
  output        io_stage2Redirect_bits_ftqIdx_flag,
  output [5:0]  io_stage2Redirect_bits_ftqIdx_value,
  output [3:0]  io_stage2Redirect_bits_ftqOffset,
  output        io_stage2Redirect_bits_level,
  output [49:0] io_stage2Redirect_bits_cfiUpdate_pc,
  output [49:0] io_stage2Redirect_bits_cfiUpdate_target,
  output        io_stage2Redirect_bits_cfiUpdate_taken,
  output        io_stage2Redirect_bits_cfiUpdate_isMisPred,
  output        io_stage2Redirect_bits_cfiUpdate_backendIGPF,
  output        io_stage2Redirect_bits_cfiUpdate_backendIPF,
  output        io_stage2Redirect_bits_cfiUpdate_backendIAF,
  output [63:0] io_stage2Redirect_bits_fullTarget,
  output [1:0]  io_stage2oldestOH
);

  wire        oldestOneHot_compareVec_1_0 =
    io_oldestExuRedirect_bits_robIdx_flag ^ io_loadReplay_bits_robIdx_flag
    ^ io_oldestExuRedirect_bits_robIdx_value > io_loadReplay_bits_robIdx_value;
  wire [1:0]  _oldestOneHot_resultOnehot_T_3 =
    {io_oldestExuRedirect_valid, ~io_loadReplay_valid | ~oldestOneHot_compareVec_1_0};
  wire [1:0]  _oldestOneHot_resultOnehot_T_7 =
    {~io_oldestExuRedirect_valid | oldestOneHot_compareVec_1_0, io_loadReplay_valid};
  reg         flushAfter_valid;
  reg         flushAfter_bits_robIdx_flag;
  reg  [7:0]  flushAfter_bits_robIdx_value;
  reg         flushAfter_bits_level;
  wire [8:0]  _needFlushVec_flushItself_T_6 =
    {flushAfter_bits_robIdx_flag, flushAfter_bits_robIdx_value};
  wire [1:0]  _oldestValid_T_4 =
    {(&_oldestOneHot_resultOnehot_T_7)
       & ~(flushAfter_valid
           & (flushAfter_bits_level
              & {io_loadReplay_bits_robIdx_flag,
                 io_loadReplay_bits_robIdx_value} == _needFlushVec_flushItself_T_6
              | io_loadReplay_bits_robIdx_flag ^ flushAfter_bits_robIdx_flag
              ^ io_loadReplay_bits_robIdx_value > flushAfter_bits_robIdx_value)
           | io_robFlush_valid),
     (&_oldestOneHot_resultOnehot_T_3)
       & ~(flushAfter_valid
           & (flushAfter_bits_level
              & {io_oldestExuRedirect_bits_robIdx_flag,
                 io_oldestExuRedirect_bits_robIdx_value} == _needFlushVec_flushItself_T_6
              | io_oldestExuRedirect_bits_robIdx_flag ^ flushAfter_bits_robIdx_flag
              ^ io_oldestExuRedirect_bits_robIdx_value > flushAfter_bits_robIdx_value)
           | io_robFlush_valid)};
  wire        _oldestRedirect_T_251 =
    (&_oldestOneHot_resultOnehot_T_3) & io_oldestExuRedirect_bits_level
    | (&_oldestOneHot_resultOnehot_T_7) & io_loadReplay_bits_level;
  wire [7:0]  _oldestRedirect_T_263 =
    ((&_oldestOneHot_resultOnehot_T_3) ? io_oldestExuRedirect_bits_robIdx_value : 8'h0)
    | ((&_oldestOneHot_resultOnehot_T_7) ? io_loadReplay_bits_robIdx_value : 8'h0);
  wire        _oldestRedirect_T_266 =
    (&_oldestOneHot_resultOnehot_T_3) & io_oldestExuRedirect_bits_robIdx_flag
    | (&_oldestOneHot_resultOnehot_T_7) & io_loadReplay_bits_robIdx_flag;
  reg         s1_redirect_bits_reg_robIdx_flag;
  reg  [7:0]  s1_redirect_bits_reg_robIdx_value;
  reg         s1_redirect_bits_reg_ftqIdx_flag;
  reg  [5:0]  s1_redirect_bits_reg_ftqIdx_value;
  reg  [3:0]  s1_redirect_bits_reg_ftqOffset;
  reg         s1_redirect_bits_reg_level;
  reg  [49:0] s1_redirect_bits_reg_cfiUpdate_pc;
  reg  [49:0] s1_redirect_bits_reg_cfiUpdate_target;
  reg         s1_redirect_bits_reg_cfiUpdate_taken;
  reg         s1_redirect_bits_reg_cfiUpdate_isMisPred;
  reg         s1_redirect_bits_reg_cfiUpdate_backendIGPF;
  reg         s1_redirect_bits_reg_cfiUpdate_backendIPF;
  reg         s1_redirect_bits_reg_cfiUpdate_backendIAF;
  reg  [63:0] s1_redirect_bits_reg_fullTarget;
  reg         s1_redirect_valid_reg_last_REG;
  reg         s1_redirect_onehot_last_REG;
  reg         s1_redirect_onehot_last_REG_1;
  reg  [2:0]  flushAfterCounter;
  wire        robFlushOrExuFlushValid = (|_oldestValid_T_4) | io_robFlush_valid;
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      flushAfter_valid <= 1'h0;
      flushAfter_bits_robIdx_flag <= 1'h0;
      flushAfter_bits_robIdx_value <= 8'h0;
      flushAfter_bits_level <= 1'h0;
      s1_redirect_valid_reg_last_REG <= 1'h0;
      s1_redirect_onehot_last_REG <= 1'h0;
      s1_redirect_onehot_last_REG_1 <= 1'h0;
    end
    else begin
      flushAfter_valid <=
        robFlushOrExuFlushValid | flushAfterCounter[0] & flushAfter_valid;
      if (robFlushOrExuFlushValid) begin
        flushAfter_bits_robIdx_flag <=
          io_robFlush_valid ? io_robFlush_bits_robIdx_flag : _oldestRedirect_T_266;
        flushAfter_bits_robIdx_value <=
          io_robFlush_valid ? io_robFlush_bits_robIdx_value : _oldestRedirect_T_263;
        flushAfter_bits_level <=
          io_robFlush_valid ? io_robFlush_bits_level : _oldestRedirect_T_251;
      end
      s1_redirect_valid_reg_last_REG <= |_oldestValid_T_4;
      s1_redirect_onehot_last_REG <= &_oldestOneHot_resultOnehot_T_3;
      s1_redirect_onehot_last_REG_1 <= &_oldestOneHot_resultOnehot_T_7;
    end
  end // always @(posedge, posedge)
  wire [15:0] _oldestExuRedirect_bits_cfiUpdate_backendIPF_T_29 =
    {io_oldestExuRedirect_bits_fullTarget[63:50],
     io_oldestExuRedirect_bits_cfiUpdate_target[49:48]};
  always @(posedge clock) begin
    if (|_oldestValid_T_4) begin
      s1_redirect_bits_reg_robIdx_flag <= _oldestRedirect_T_266;
      s1_redirect_bits_reg_robIdx_value <= _oldestRedirect_T_263;
      s1_redirect_bits_reg_ftqIdx_flag <=
        (&_oldestOneHot_resultOnehot_T_3) & io_oldestExuRedirect_bits_ftqIdx_flag
        | (&_oldestOneHot_resultOnehot_T_7) & io_loadReplay_bits_ftqIdx_flag;
      s1_redirect_bits_reg_ftqIdx_value <=
        ((&_oldestOneHot_resultOnehot_T_3)
           ? io_oldestExuRedirect_bits_ftqIdx_value
           : 6'h0)
        | ((&_oldestOneHot_resultOnehot_T_7) ? io_loadReplay_bits_ftqIdx_value : 6'h0);
      s1_redirect_bits_reg_ftqOffset <=
        ((&_oldestOneHot_resultOnehot_T_3) ? io_oldestExuRedirect_bits_ftqOffset : 4'h0)
        | ((&_oldestOneHot_resultOnehot_T_7) ? io_loadReplay_bits_ftqOffset : 4'h0);
      s1_redirect_bits_reg_level <= _oldestRedirect_T_251;
      s1_redirect_bits_reg_cfiUpdate_pc <=
        ((&_oldestOneHot_resultOnehot_T_3)
           ? io_oldestExuRedirect_bits_cfiUpdate_pc
           : 50'h0)
        | ((&_oldestOneHot_resultOnehot_T_7) ? io_loadReplay_bits_cfiUpdate_pc : 50'h0);
      s1_redirect_bits_reg_cfiUpdate_target <=
        ((&_oldestOneHot_resultOnehot_T_3)
           ? io_oldestExuRedirect_bits_cfiUpdate_target
           : 50'h0)
        | ((&_oldestOneHot_resultOnehot_T_7)
             ? io_loadReplay_bits_cfiUpdate_target
             : 50'h0);
      s1_redirect_bits_reg_cfiUpdate_taken <=
        (&_oldestOneHot_resultOnehot_T_3) & io_oldestExuRedirect_bits_cfiUpdate_taken;
      s1_redirect_bits_reg_cfiUpdate_isMisPred <=
        (&_oldestOneHot_resultOnehot_T_3) & io_oldestExuRedirect_bits_cfiUpdate_isMisPred;
      s1_redirect_bits_reg_cfiUpdate_backendIGPF <=
        (&_oldestOneHot_resultOnehot_T_3)
        & (io_oldestExuRedirectIsCSR
             ? io_oldestExuRedirect_bits_cfiUpdate_backendIGPF
             : io_instrAddrTransType_sv39x4
               & (|{io_oldestExuRedirect_bits_fullTarget[63:50],
                    io_oldestExuRedirect_bits_cfiUpdate_target[49:41]})
               | io_instrAddrTransType_sv48x4
               & (|(io_oldestExuRedirect_bits_fullTarget[63:50])));
      s1_redirect_bits_reg_cfiUpdate_backendIPF <=
        (&_oldestOneHot_resultOnehot_T_3)
        & (io_oldestExuRedirectIsCSR
             ? io_oldestExuRedirect_bits_cfiUpdate_backendIPF
             : io_instrAddrTransType_sv39
               & {io_oldestExuRedirect_bits_fullTarget[63:50],
                  io_oldestExuRedirect_bits_cfiUpdate_target[49:39]} != {25{io_oldestExuRedirect_bits_cfiUpdate_target[38]}}
               | io_instrAddrTransType_sv48
               & _oldestExuRedirect_bits_cfiUpdate_backendIPF_T_29 != {16{io_oldestExuRedirect_bits_cfiUpdate_target[47]}});
      s1_redirect_bits_reg_cfiUpdate_backendIAF <=
        (&_oldestOneHot_resultOnehot_T_3)
        & (io_oldestExuRedirectIsCSR
             ? io_oldestExuRedirect_bits_cfiUpdate_backendIAF
             : io_instrAddrTransType_bare
               & (|_oldestExuRedirect_bits_cfiUpdate_backendIPF_T_29));
      s1_redirect_bits_reg_fullTarget <=
        (&_oldestOneHot_resultOnehot_T_3)
          ? {io_oldestExuRedirect_bits_fullTarget[63:50],
             io_oldestExuRedirect_bits_cfiUpdate_target}
          : 64'h0;
    end
    if (robFlushOrExuFlushValid)
      flushAfterCounter <= 3'h7;
    else if (flushAfterCounter[0])
      flushAfterCounter <= {1'h0, flushAfterCounter[2:1]};
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:35];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [5:0] i = 6'h0; i < 6'h24; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        flushAfter_valid = _RANDOM[6'h0][0];
        flushAfter_bits_robIdx_flag = _RANDOM[6'h0][2];
        flushAfter_bits_robIdx_value = _RANDOM[6'h0][10:3];
        flushAfter_bits_level = _RANDOM[6'h0][22];
        s1_redirect_bits_reg_robIdx_flag = _RANDOM[6'h11][23];
        s1_redirect_bits_reg_robIdx_value = _RANDOM[6'h11][31:24];
        s1_redirect_bits_reg_ftqIdx_flag = _RANDOM[6'h12][0];
        s1_redirect_bits_reg_ftqIdx_value = _RANDOM[6'h12][6:1];
        s1_redirect_bits_reg_ftqOffset = _RANDOM[6'h12][10:7];
        s1_redirect_bits_reg_level = _RANDOM[6'h12][11];
        s1_redirect_bits_reg_cfiUpdate_pc = {_RANDOM[6'h12][31:13], _RANDOM[6'h13][30:0]};
        s1_redirect_bits_reg_cfiUpdate_target =
          {_RANDOM[6'h1D][31:4], _RANDOM[6'h1E][21:0]};
        s1_redirect_bits_reg_cfiUpdate_taken = _RANDOM[6'h1E][22];
        s1_redirect_bits_reg_cfiUpdate_isMisPred = _RANDOM[6'h1E][23];
        s1_redirect_bits_reg_cfiUpdate_backendIGPF = _RANDOM[6'h1E][27];
        s1_redirect_bits_reg_cfiUpdate_backendIPF = _RANDOM[6'h1E][28];
        s1_redirect_bits_reg_cfiUpdate_backendIAF = _RANDOM[6'h1E][29];
        s1_redirect_bits_reg_fullTarget =
          {_RANDOM[6'h1E][31:30], _RANDOM[6'h1F], _RANDOM[6'h20][29:0]};
        s1_redirect_valid_reg_last_REG = _RANDOM[6'h23][11];
        s1_redirect_onehot_last_REG = _RANDOM[6'h23][12];
        s1_redirect_onehot_last_REG_1 = _RANDOM[6'h23][13];
        flushAfterCounter = _RANDOM[6'h23][16:14];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        flushAfter_valid = 1'h0;
        flushAfter_bits_robIdx_flag = 1'h0;
        flushAfter_bits_robIdx_value = 8'h0;
        flushAfter_bits_level = 1'h0;
        s1_redirect_valid_reg_last_REG = 1'h0;
        s1_redirect_onehot_last_REG = 1'h0;
        s1_redirect_onehot_last_REG_1 = 1'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_stage2Redirect_valid = s1_redirect_valid_reg_last_REG & ~io_robFlush_valid;
  assign io_stage2Redirect_bits_robIdx_flag = s1_redirect_bits_reg_robIdx_flag;
  assign io_stage2Redirect_bits_robIdx_value = s1_redirect_bits_reg_robIdx_value;
  assign io_stage2Redirect_bits_ftqIdx_flag = s1_redirect_bits_reg_ftqIdx_flag;
  assign io_stage2Redirect_bits_ftqIdx_value = s1_redirect_bits_reg_ftqIdx_value;
  assign io_stage2Redirect_bits_ftqOffset = s1_redirect_bits_reg_ftqOffset;
  assign io_stage2Redirect_bits_level = s1_redirect_bits_reg_level;
  assign io_stage2Redirect_bits_cfiUpdate_pc = s1_redirect_bits_reg_cfiUpdate_pc;
  assign io_stage2Redirect_bits_cfiUpdate_target = s1_redirect_bits_reg_cfiUpdate_target;
  assign io_stage2Redirect_bits_cfiUpdate_taken = s1_redirect_bits_reg_cfiUpdate_taken;
  assign io_stage2Redirect_bits_cfiUpdate_isMisPred =
    s1_redirect_bits_reg_cfiUpdate_isMisPred;
  assign io_stage2Redirect_bits_cfiUpdate_backendIGPF =
    s1_redirect_bits_reg_cfiUpdate_backendIGPF;
  assign io_stage2Redirect_bits_cfiUpdate_backendIPF =
    s1_redirect_bits_reg_cfiUpdate_backendIPF;
  assign io_stage2Redirect_bits_cfiUpdate_backendIAF =
    s1_redirect_bits_reg_cfiUpdate_backendIAF;
  assign io_stage2Redirect_bits_fullTarget = s1_redirect_bits_reg_fullTarget;
  assign io_stage2oldestOH = {s1_redirect_onehot_last_REG_1, s1_redirect_onehot_last_REG};
endmodule

