; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1
@.str.2 = private unnamed_addr constant [17 x i8] c"__CUDA_PREC_SQRT\00", align 1

define void @triton_poi_fused__native_batch_norm_legit_no_training_cat_17(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, ptr addrspace(1) %6, ptr addrspace(1) %7, i32 %8) local_unnamed_addr !dbg !7 {
  %10 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #3, !dbg !10
  %11 = shl i32 %10, 8, !dbg !11
  %12 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %13 = shl i32 %12, 1, !dbg !12
  %14 = and i32 %13, 254, !dbg !12
  %15 = or disjoint i32 %11, %14, !dbg !13
  %.frozen = freeze i32 %15, !dbg !14
  %16 = sdiv i32 %.frozen, 64, !dbg !14
  %17 = mul i32 %16, 64, !dbg !15
  %.decomposed = sub i32 %.frozen, %17, !dbg !15
  %18 = sext i32 %.decomposed to i64, !dbg !16
  %19 = getelementptr float, ptr addrspace(1) %2, i64 %18, !dbg !16
  %20 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %19, i1 true) #3, !dbg !17
  %21 = getelementptr float, ptr addrspace(1) %3, i64 %18, !dbg !18
  %22 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %21, i1 true) #3, !dbg !19
  %23 = extractvalue { i32, i32 } %22, 0, !dbg !19
  %24 = extractvalue { i32, i32 } %22, 1, !dbg !19
  %25 = bitcast i32 %23 to float, !dbg !19
  %26 = bitcast i32 %24 to float, !dbg !19
  %27 = getelementptr float, ptr addrspace(1) %4, i64 %18, !dbg !20
  %28 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %27, i1 true) #3, !dbg !21
  %29 = getelementptr float, ptr addrspace(1) %5, i64 %18, !dbg !22
  %30 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %29, i1 true) #3, !dbg !23
  %31 = icmp slt i32 %.decomposed, 32, !dbg !24
  %32 = shl nsw i32 %16, 5, !dbg !25
  %33 = add nsw i32 %32, %.decomposed, !dbg !26
  %34 = sext i32 %33 to i64, !dbg !27
  %35 = getelementptr float, ptr addrspace(1) %0, i64 %34, !dbg !27
  %36 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %35, i1 %31, i32 0, i1 %31, i32 0, i1 %31) #3, !dbg !28
  %37 = icmp sgt i32 %.decomposed, 31, !dbg !29
  %38 = sext i32 %33 to i64, !dbg !30
  %39 = getelementptr float, ptr addrspace(1) %1, i64 %38, !dbg !30
  %40 = getelementptr i8, ptr addrspace(1) %39, i64 -128, !dbg !30
  %41 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %40, i1 %37, i32 0, i1 %37, i32 0, i1 %37) #3, !dbg !31
  %42 = fadd float %25, 0x3F50624DE0000000, !dbg !32
  %43 = fadd float %26, 0x3F50624DE0000000, !dbg !32
  %44 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !33
  %.not.i = icmp eq i32 %44, 0, !dbg !33
  %45 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !33
  %.not1.i = icmp eq i32 %45, 0, !dbg !33
  br i1 %.not.i, label %51, label %46, !dbg !33

46:                                               ; preds = %9
  br i1 %.not1.i, label %49, label %47, !dbg !33

47:                                               ; preds = %46
  %48 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %42) #3, !dbg !33
  br label %__nv_sqrtf.exit, !dbg !33

49:                                               ; preds = %46
  %50 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %42) #3, !dbg !33
  br label %__nv_sqrtf.exit, !dbg !33

51:                                               ; preds = %9
  br i1 %.not1.i, label %54, label %52, !dbg !33

52:                                               ; preds = %51
  %53 = tail call float @llvm.nvvm.sqrt.rn.f(float %42) #3, !dbg !33
  br label %__nv_sqrtf.exit, !dbg !33

54:                                               ; preds = %51
  %55 = tail call float @llvm.nvvm.sqrt.approx.f(float %42) #3, !dbg !33
  br label %__nv_sqrtf.exit, !dbg !33

__nv_sqrtf.exit:                                  ; preds = %47, %49, %52, %54
  %.0.i = phi float [ %48, %47 ], [ %50, %49 ], [ %53, %52 ], [ %55, %54 ], !dbg !33
  %56 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !33
  %.not.i2 = icmp eq i32 %56, 0, !dbg !33
  %57 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !33
  %.not1.i5 = icmp eq i32 %57, 0, !dbg !33
  br i1 %.not.i2, label %63, label %58, !dbg !33

58:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i5, label %61, label %59, !dbg !33

59:                                               ; preds = %58
  %60 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %43) #3, !dbg !33
  br label %__nv_sqrtf.exit6, !dbg !33

61:                                               ; preds = %58
  %62 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %43) #3, !dbg !33
  br label %__nv_sqrtf.exit6, !dbg !33

63:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i5, label %66, label %64, !dbg !33

64:                                               ; preds = %63
  %65 = tail call float @llvm.nvvm.sqrt.rn.f(float %43) #3, !dbg !33
  br label %__nv_sqrtf.exit6, !dbg !33

66:                                               ; preds = %63
  %67 = tail call float @llvm.nvvm.sqrt.approx.f(float %43) #3, !dbg !33
  br label %__nv_sqrtf.exit6, !dbg !33

__nv_sqrtf.exit6:                                 ; preds = %59, %61, %64, %66
  %.0.i4 = phi float [ %60, %59 ], [ %62, %61 ], [ %65, %64 ], [ %67, %66 ], !dbg !33
  %68 = extractvalue { i32, i32 } %36, 1, !dbg !28
  %69 = extractvalue { i32, i32 } %41, 1, !dbg !31
  %.v1 = select i1 %31, i32 %68, i32 %69, !dbg !34
  %70 = bitcast i32 %.v1 to float, !dbg !34
  %71 = extractvalue { i32, i32 } %20, 1, !dbg !17
  %72 = bitcast i32 %71 to float, !dbg !17
  %73 = fsub float %70, %72, !dbg !35
  %74 = extractvalue { i32, i32 } %36, 0, !dbg !28
  %75 = extractvalue { i32, i32 } %41, 0, !dbg !31
  %.v = select i1 %31, i32 %74, i32 %75, !dbg !34
  %76 = bitcast i32 %.v to float, !dbg !34
  %77 = extractvalue { i32, i32 } %20, 0, !dbg !17
  %78 = bitcast i32 %77 to float, !dbg !17
  %79 = fsub float %76, %78, !dbg !35
  %80 = extractvalue { i32, i32 } %30, 1, !dbg !23
  %81 = bitcast i32 %80 to float, !dbg !23
  %82 = extractvalue { i32, i32 } %30, 0, !dbg !23
  %83 = bitcast i32 %82 to float, !dbg !23
  %84 = extractvalue { i32, i32 } %28, 1, !dbg !21
  %85 = bitcast i32 %84 to float, !dbg !21
  %86 = extractvalue { i32, i32 } %28, 0, !dbg !21
  %87 = bitcast i32 %86 to float, !dbg !21
  %88 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i) #3, !dbg !36
  %89 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i4) #3, !dbg !36
  %90 = fmul float %79, %88, !dbg !37
  %91 = fmul float %73, %89, !dbg !37
  %92 = fmul float %90, %87, !dbg !38
  %93 = fmul float %91, %85, !dbg !38
  %94 = fadd float %92, %83, !dbg !39
  %95 = fadd float %93, %81, !dbg !39
  %96 = sext i32 %15 to i64, !dbg !40
  %97 = getelementptr float, ptr addrspace(1) %6, i64 %96, !dbg !40
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %.v, i32 %.v1, ptr addrspace(1) %97, i1 true) #3, !dbg !41
  %98 = getelementptr float, ptr addrspace(1) %7, i64 %96, !dbg !42
  %99 = bitcast float %94 to i32, !dbg !43
  %100 = bitcast float %95 to i32, !dbg !43
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %99, i32 %100, ptr addrspace(1) %98, i1 true) #3, !dbg !43
  ret void, !dbg !44
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #1

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.f(float) #2

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "c4iy3uz4yd4rhso6a3x2d7tcjdby7an3w7jr2hszulccsnzpzhuj.py", directory: "inductor_cache/4i")
!4 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_cat_17, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_cat_17, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused__native_batch_norm_legit_no_training_cat_17", linkageName: "triton_poi_fused__native_batch_norm_legit_no_training_cat_17", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 25, column: 19, scope: !7)
!15 = !DILocation(line: 24, column: 19, scope: !7)
!16 = !DILocation(line: 27, column: 31, scope: !7)
!17 = !DILocation(line: 27, column: 36, scope: !7)
!18 = !DILocation(line: 28, column: 31, scope: !7)
!19 = !DILocation(line: 28, column: 36, scope: !7)
!20 = !DILocation(line: 29, column: 31, scope: !7)
!21 = !DILocation(line: 29, column: 36, scope: !7)
!22 = !DILocation(line: 30, column: 31, scope: !7)
!23 = !DILocation(line: 30, column: 36, scope: !7)
!24 = !DILocation(line: 35, column: 18, scope: !7)
!25 = !DILocation(line: 36, column: 33, scope: !7)
!26 = !DILocation(line: 36, column: 39, scope: !7)
!27 = !DILocation(line: 36, column: 30, scope: !7)
!28 = !DILocation(line: 36, column: 45, scope: !7)
!29 = !DILocation(line: 37, column: 19, scope: !7)
!30 = !DILocation(line: 40, column: 30, scope: !7)
!31 = !DILocation(line: 40, column: 53, scope: !7)
!32 = !DILocation(line: 44, column: 20, scope: !7)
!33 = !DILocation(line: 45, column: 27, scope: !7)
!34 = !DILocation(line: 41, column: 33, scope: !7)
!35 = !DILocation(line: 42, column: 20, scope: !7)
!36 = !DILocation(line: 47, column: 20, scope: !7)
!37 = !DILocation(line: 50, column: 20, scope: !7)
!38 = !DILocation(line: 51, column: 20, scope: !7)
!39 = !DILocation(line: 52, column: 20, scope: !7)
!40 = !DILocation(line: 53, column: 25, scope: !7)
!41 = !DILocation(line: 53, column: 37, scope: !7)
!42 = !DILocation(line: 54, column: 25, scope: !7)
!43 = !DILocation(line: 54, column: 37, scope: !7)
!44 = !DILocation(line: 54, column: 4, scope: !7)
