{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1718551372870 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718551372871 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 16 12:22:52 2024 " "Processing started: Sun Jun 16 12:22:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718551372871 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551372871 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto -c projeto " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto -c projeto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551372871 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1718551373109 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1718551373109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/frota.v 1 1 " "Found 1 design units, including 1 entities, in source file src/frota.v" { { "Info" "ISGN_ENTITY_NAME" "1 frota " "Found entity 1: frota" {  } { { "src/frota.v" "" { Text "/home/ec2022/ra260731/merge1/src/frota.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718551377419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cb7s.v 1 1 " "Found 1 design units, including 1 entities, in source file src/cb7s.v" { { "Info" "ISGN_ENTITY_NAME" "1 cb7s " "Found entity 1: cb7s" {  } { { "src/cb7s.v" "" { Text "/home/ec2022/ra260731/merge1/src/cb7s.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718551377420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vga.v 1 1 " "Found 1 design units, including 1 entities, in source file src/vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "src/vga.v" "" { Text "/home/ec2022/ra260731/merge1/src/vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718551377421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377421 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "tela.v(249) " "Verilog HDL information at tela.v(249): always construct contains both blocking and non-blocking assignments" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 249 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1718551377423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tela.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tela.v" { { "Info" "ISGN_ENTITY_NAME" "1 tela " "Found entity 1: tela" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718551377423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/projeto.v 1 1 " "Found 1 design units, including 1 entities, in source file src/projeto.v" { { "Info" "ISGN_ENTITY_NAME" "1 projeto " "Found entity 1: projeto" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge1/src/projeto.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718551377424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/nave.v 1 1 " "Found 1 design units, including 1 entities, in source file src/nave.v" { { "Info" "ISGN_ENTITY_NAME" "1 nave " "Found entity 1: nave" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/merge1/src/nave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718551377425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377425 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lfsr.v(6) " "Verilog HDL information at lfsr.v(6): always construct contains both blocking and non-blocking assignments" {  } { { "src/lfsr.v" "" { Text "/home/ec2022/ra260731/merge1/src/lfsr.v" 6 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1718551377426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file src/lfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "src/lfsr.v" "" { Text "/home/ec2022/ra260731/merge1/src/lfsr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718551377427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/keys.v 1 1 " "Found 1 design units, including 1 entities, in source file src/keys.v" { { "Info" "ISGN_ENTITY_NAME" "1 keys " "Found entity 1: keys" {  } { { "src/keys.v" "" { Text "/home/ec2022/ra260731/merge1/src/keys.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718551377428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/inimigo.v 1 1 " "Found 1 design units, including 1 entities, in source file src/inimigo.v" { { "Info" "ISGN_ENTITY_NAME" "1 inimigo " "Found entity 1: inimigo" {  } { { "src/inimigo.v" "" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718551377429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fileira.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fileira.v" { { "Info" "ISGN_ENTITY_NAME" "1 fileira " "Found entity 1: fileira" {  } { { "src/fileira.v" "" { Text "/home/ec2022/ra260731/merge1/src/fileira.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718551377430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/entities.v 1 1 " "Found 1 design units, including 1 entities, in source file src/entities.v" { { "Info" "ISGN_ENTITY_NAME" "1 entities " "Found entity 1: entities" {  } { { "src/entities.v" "" { Text "/home/ec2022/ra260731/merge1/src/entities.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718551377431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/bufferFileira.v 1 1 " "Found 1 design units, including 1 entities, in source file src/bufferFileira.v" { { "Info" "ISGN_ENTITY_NAME" "1 bufferFileira " "Found entity 1: bufferFileira" {  } { { "src/bufferFileira.v" "" { Text "/home/ec2022/ra260731/merge1/src/bufferFileira.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718551377432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file src/buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 buffer " "Found entity 1: buffer" {  } { { "src/buffer.v" "" { Text "/home/ec2022/ra260731/merge1/src/buffer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718551377434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/bolainimiga.v 1 1 " "Found 1 design units, including 1 entities, in source file src/bolainimiga.v" { { "Info" "ISGN_ENTITY_NAME" "1 bolainimiga " "Found entity 1: bolainimiga" {  } { { "src/bolainimiga.v" "" { Text "/home/ec2022/ra260731/merge1/src/bolainimiga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718551377435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/bola.v 1 1 " "Found 1 design units, including 1 entities, in source file src/bola.v" { { "Info" "ISGN_ENTITY_NAME" "1 bola " "Found entity 1: bola" {  } { { "src/bola.v" "" { Text "/home/ec2022/ra260731/merge1/src/bola.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718551377436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377436 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "trocarSentido frota.v(94) " "Verilog HDL Implicit Net warning at frota.v(94): created implicit net for \"trocarSentido\"" {  } { { "src/frota.v" "" { Text "/home/ec2022/ra260731/merge1/src/frota.v" 94 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718551377436 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "largura_coracao tela.v(189) " "Verilog HDL Implicit Net warning at tela.v(189): created implicit net for \"largura_coracao\"" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 189 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718551377436 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "buffer_fundo_R tela.v(236) " "Verilog HDL Implicit Net warning at tela.v(236): created implicit net for \"buffer_fundo_R\"" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 236 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718551377436 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "buffer_fundo_G tela.v(237) " "Verilog HDL Implicit Net warning at tela.v(237): created implicit net for \"buffer_fundo_G\"" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 237 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718551377436 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "buffer_fundo_B tela.v(238) " "Verilog HDL Implicit Net warning at tela.v(238): created implicit net for \"buffer_fundo_B\"" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 238 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718551377436 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "resetNave nave.v(14) " "Verilog HDL Implicit Net warning at nave.v(14): created implicit net for \"resetNave\"" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/merge1/src/nave.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718551377436 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "resetInimigo inimigo.v(28) " "Verilog HDL Implicit Net warning at inimigo.v(28): created implicit net for \"resetInimigo\"" {  } { { "src/inimigo.v" "" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718551377436 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_CLK bufferFileira.v(30) " "Verilog HDL Implicit Net warning at bufferFileira.v(30): created implicit net for \"VGA_CLK\"" {  } { { "src/bufferFileira.v" "" { Text "/home/ec2022/ra260731/merge1/src/bufferFileira.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718551377436 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_X bufferFileira.v(32) " "Verilog HDL Implicit Net warning at bufferFileira.v(32): created implicit net for \"VGA_X\"" {  } { { "src/bufferFileira.v" "" { Text "/home/ec2022/ra260731/merge1/src/bufferFileira.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718551377436 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_Y bufferFileira.v(33) " "Verilog HDL Implicit Net warning at bufferFileira.v(33): created implicit net for \"VGA_Y\"" {  } { { "src/bufferFileira.v" "" { Text "/home/ec2022/ra260731/merge1/src/bufferFileira.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718551377436 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projeto " "Elaborating entity \"projeto\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1718551377485 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 projeto.v(55) " "Verilog HDL assignment warning at projeto.v(55): truncated value with size 32 to match size of target (4)" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge1/src/projeto.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718551377486 "|projeto"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cb7s cb7s:cb7_Instancia_1 " "Elaborating entity \"cb7s\" for hierarchy \"cb7s:cb7_Instancia_1\"" {  } { { "src/projeto.v" "cb7_Instancia_1" { Text "/home/ec2022/ra260731/merge1/src/projeto.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718551377501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "entities entities:entitiesInstancia " "Elaborating entity \"entities\" for hierarchy \"entities:entitiesInstancia\"" {  } { { "src/projeto.v" "entitiesInstancia" { Text "/home/ec2022/ra260731/merge1/src/projeto.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718551377505 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 entities.v(27) " "Verilog HDL assignment warning at entities.v(27): truncated value with size 32 to match size of target (10)" {  } { { "src/entities.v" "" { Text "/home/ec2022/ra260731/merge1/src/entities.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718551377506 "|projeto|entities:entitiesInstancia"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 entities.v(28) " "Verilog HDL assignment warning at entities.v(28): truncated value with size 32 to match size of target (10)" {  } { { "src/entities.v" "" { Text "/home/ec2022/ra260731/merge1/src/entities.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718551377506 "|projeto|entities:entitiesInstancia"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nave entities:entitiesInstancia\|nave:naveInstancia " "Elaborating entity \"nave\" for hierarchy \"entities:entitiesInstancia\|nave:naveInstancia\"" {  } { { "src/entities.v" "naveInstancia" { Text "/home/ec2022/ra260731/merge1/src/entities.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718551377518 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "resetNave nave.v(14) " "Verilog HDL or VHDL warning at nave.v(14): object \"resetNave\" assigned a value but never read" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/merge1/src/nave.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1718551377518 "|projeto|entities:entitiesInstancia|nave:naveInstancia"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "altura nave.v(17) " "Verilog HDL or VHDL warning at nave.v(17): object \"altura\" assigned a value but never read" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/merge1/src/nave.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1718551377518 "|projeto|entities:entitiesInstancia|nave:naveInstancia"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 nave.v(46) " "Verilog HDL assignment warning at nave.v(46): truncated value with size 32 to match size of target (10)" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/merge1/src/nave.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718551377518 "|projeto|entities:entitiesInstancia|nave:naveInstancia"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 nave.v(49) " "Verilog HDL assignment warning at nave.v(49): truncated value with size 32 to match size of target (10)" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/merge1/src/nave.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718551377518 "|projeto|entities:entitiesInstancia|nave:naveInstancia"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x_nave nave.v(35) " "Verilog HDL Always Construct warning at nave.v(35): inferring latch(es) for variable \"x_nave\", which holds its previous value in one or more paths through the always construct" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/merge1/src/nave.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1718551377518 "|projeto|entities:entitiesInstancia|nave:naveInstancia"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y_nave nave.v(35) " "Verilog HDL Always Construct warning at nave.v(35): inferring latch(es) for variable \"y_nave\", which holds its previous value in one or more paths through the always construct" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/merge1/src/nave.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1718551377518 "|projeto|entities:entitiesInstancia|nave:naveInstancia"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "largura nave.v(35) " "Verilog HDL Always Construct warning at nave.v(35): inferring latch(es) for variable \"largura\", which holds its previous value in one or more paths through the always construct" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/merge1/src/nave.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1718551377518 "|projeto|entities:entitiesInstancia|nave:naveInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura\[0\] nave.v(44) " "Inferred latch for \"largura\[0\]\" at nave.v(44)" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/merge1/src/nave.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377519 "|projeto|entities:entitiesInstancia|nave:naveInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura\[1\] nave.v(44) " "Inferred latch for \"largura\[1\]\" at nave.v(44)" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/merge1/src/nave.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377519 "|projeto|entities:entitiesInstancia|nave:naveInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura\[2\] nave.v(44) " "Inferred latch for \"largura\[2\]\" at nave.v(44)" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/merge1/src/nave.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377519 "|projeto|entities:entitiesInstancia|nave:naveInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura\[3\] nave.v(44) " "Inferred latch for \"largura\[3\]\" at nave.v(44)" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/merge1/src/nave.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377519 "|projeto|entities:entitiesInstancia|nave:naveInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura\[4\] nave.v(44) " "Inferred latch for \"largura\[4\]\" at nave.v(44)" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/merge1/src/nave.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377519 "|projeto|entities:entitiesInstancia|nave:naveInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura\[5\] nave.v(44) " "Inferred latch for \"largura\[5\]\" at nave.v(44)" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/merge1/src/nave.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377519 "|projeto|entities:entitiesInstancia|nave:naveInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura\[6\] nave.v(44) " "Inferred latch for \"largura\[6\]\" at nave.v(44)" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/merge1/src/nave.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377519 "|projeto|entities:entitiesInstancia|nave:naveInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura\[7\] nave.v(44) " "Inferred latch for \"largura\[7\]\" at nave.v(44)" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/merge1/src/nave.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377519 "|projeto|entities:entitiesInstancia|nave:naveInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura\[8\] nave.v(44) " "Inferred latch for \"largura\[8\]\" at nave.v(44)" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/merge1/src/nave.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377519 "|projeto|entities:entitiesInstancia|nave:naveInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura\[9\] nave.v(44) " "Inferred latch for \"largura\[9\]\" at nave.v(44)" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/merge1/src/nave.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377519 "|projeto|entities:entitiesInstancia|nave:naveInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_nave\[0\] nave.v(44) " "Inferred latch for \"y_nave\[0\]\" at nave.v(44)" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/merge1/src/nave.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377519 "|projeto|entities:entitiesInstancia|nave:naveInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_nave\[1\] nave.v(44) " "Inferred latch for \"y_nave\[1\]\" at nave.v(44)" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/merge1/src/nave.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377519 "|projeto|entities:entitiesInstancia|nave:naveInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_nave\[2\] nave.v(44) " "Inferred latch for \"y_nave\[2\]\" at nave.v(44)" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/merge1/src/nave.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377519 "|projeto|entities:entitiesInstancia|nave:naveInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_nave\[3\] nave.v(44) " "Inferred latch for \"y_nave\[3\]\" at nave.v(44)" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/merge1/src/nave.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377519 "|projeto|entities:entitiesInstancia|nave:naveInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_nave\[4\] nave.v(44) " "Inferred latch for \"y_nave\[4\]\" at nave.v(44)" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/merge1/src/nave.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377519 "|projeto|entities:entitiesInstancia|nave:naveInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_nave\[5\] nave.v(44) " "Inferred latch for \"y_nave\[5\]\" at nave.v(44)" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/merge1/src/nave.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377519 "|projeto|entities:entitiesInstancia|nave:naveInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_nave\[6\] nave.v(44) " "Inferred latch for \"y_nave\[6\]\" at nave.v(44)" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/merge1/src/nave.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377519 "|projeto|entities:entitiesInstancia|nave:naveInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_nave\[7\] nave.v(44) " "Inferred latch for \"y_nave\[7\]\" at nave.v(44)" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/merge1/src/nave.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377519 "|projeto|entities:entitiesInstancia|nave:naveInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_nave\[8\] nave.v(44) " "Inferred latch for \"y_nave\[8\]\" at nave.v(44)" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/merge1/src/nave.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377519 "|projeto|entities:entitiesInstancia|nave:naveInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_nave\[9\] nave.v(44) " "Inferred latch for \"y_nave\[9\]\" at nave.v(44)" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/merge1/src/nave.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377519 "|projeto|entities:entitiesInstancia|nave:naveInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_nave\[0\] nave.v(44) " "Inferred latch for \"x_nave\[0\]\" at nave.v(44)" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/merge1/src/nave.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377519 "|projeto|entities:entitiesInstancia|nave:naveInstancia"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frota entities:entitiesInstancia\|frota:frota_instancia " "Elaborating entity \"frota\" for hierarchy \"entities:entitiesInstancia\|frota:frota_instancia\"" {  } { { "src/entities.v" "frota_instancia" { Text "/home/ec2022/ra260731/merge1/src/entities.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718551377522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fileira entities:entitiesInstancia\|frota:frota_instancia\|fileira:fileira_inst\[0\].fileira_inst " "Elaborating entity \"fileira\" for hierarchy \"entities:entitiesInstancia\|frota:frota_instancia\|fileira:fileira_inst\[0\].fileira_inst\"" {  } { { "src/frota.v" "fileira_inst\[0\].fileira_inst" { Text "/home/ec2022/ra260731/merge1/src/frota.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718551377546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inimigo entities:entitiesInstancia\|frota:frota_instancia\|fileira:fileira_inst\[0\].fileira_inst\|inimigo:inimigos\[0\].inim " "Elaborating entity \"inimigo\" for hierarchy \"entities:entitiesInstancia\|frota:frota_instancia\|fileira:fileira_inst\[0\].fileira_inst\|inimigo:inimigos\[0\].inim\"" {  } { { "src/fileira.v" "inimigos\[0\].inim" { Text "/home/ec2022/ra260731/merge1/src/fileira.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718551377556 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 inimigo.v(70) " "Verilog HDL assignment warning at inimigo.v(70): truncated value with size 32 to match size of target (10)" {  } { { "src/inimigo.v" "" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718551377556 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 inimigo.v(77) " "Verilog HDL assignment warning at inimigo.v(77): truncated value with size 32 to match size of target (10)" {  } { { "src/inimigo.v" "" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718551377557 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 inimigo.v(79) " "Verilog HDL assignment warning at inimigo.v(79): truncated value with size 32 to match size of target (10)" {  } { { "src/inimigo.v" "" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718551377557 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x inimigo.v(59) " "Verilog HDL Always Construct warning at inimigo.v(59): inferring latch(es) for variable \"x\", which holds its previous value in one or more paths through the always construct" {  } { { "src/inimigo.v" "" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1718551377557 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y inimigo.v(59) " "Verilog HDL Always Construct warning at inimigo.v(59): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "src/inimigo.v" "" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1718551377557 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "largura inimigo.v(59) " "Verilog HDL Always Construct warning at inimigo.v(59): inferring latch(es) for variable \"largura\", which holds its previous value in one or more paths through the always construct" {  } { { "src/inimigo.v" "" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1718551377557 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "altura inimigo.v(59) " "Verilog HDL Always Construct warning at inimigo.v(59): inferring latch(es) for variable \"altura\", which holds its previous value in one or more paths through the always construct" {  } { { "src/inimigo.v" "" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1718551377557 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "altura\[0\] inimigo.v(68) " "Inferred latch for \"altura\[0\]\" at inimigo.v(68)" {  } { { "src/inimigo.v" "" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377557 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "altura\[1\] inimigo.v(68) " "Inferred latch for \"altura\[1\]\" at inimigo.v(68)" {  } { { "src/inimigo.v" "" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377557 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "altura\[2\] inimigo.v(68) " "Inferred latch for \"altura\[2\]\" at inimigo.v(68)" {  } { { "src/inimigo.v" "" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377557 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "altura\[3\] inimigo.v(68) " "Inferred latch for \"altura\[3\]\" at inimigo.v(68)" {  } { { "src/inimigo.v" "" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377557 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "altura\[4\] inimigo.v(68) " "Inferred latch for \"altura\[4\]\" at inimigo.v(68)" {  } { { "src/inimigo.v" "" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377557 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "altura\[5\] inimigo.v(68) " "Inferred latch for \"altura\[5\]\" at inimigo.v(68)" {  } { { "src/inimigo.v" "" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377557 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "altura\[6\] inimigo.v(68) " "Inferred latch for \"altura\[6\]\" at inimigo.v(68)" {  } { { "src/inimigo.v" "" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377558 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "altura\[7\] inimigo.v(68) " "Inferred latch for \"altura\[7\]\" at inimigo.v(68)" {  } { { "src/inimigo.v" "" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377558 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "altura\[8\] inimigo.v(68) " "Inferred latch for \"altura\[8\]\" at inimigo.v(68)" {  } { { "src/inimigo.v" "" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377558 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "altura\[9\] inimigo.v(68) " "Inferred latch for \"altura\[9\]\" at inimigo.v(68)" {  } { { "src/inimigo.v" "" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377558 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura\[0\] inimigo.v(68) " "Inferred latch for \"largura\[0\]\" at inimigo.v(68)" {  } { { "src/inimigo.v" "" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377558 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura\[1\] inimigo.v(68) " "Inferred latch for \"largura\[1\]\" at inimigo.v(68)" {  } { { "src/inimigo.v" "" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377558 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura\[2\] inimigo.v(68) " "Inferred latch for \"largura\[2\]\" at inimigo.v(68)" {  } { { "src/inimigo.v" "" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377558 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura\[3\] inimigo.v(68) " "Inferred latch for \"largura\[3\]\" at inimigo.v(68)" {  } { { "src/inimigo.v" "" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377558 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura\[4\] inimigo.v(68) " "Inferred latch for \"largura\[4\]\" at inimigo.v(68)" {  } { { "src/inimigo.v" "" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377558 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura\[5\] inimigo.v(68) " "Inferred latch for \"largura\[5\]\" at inimigo.v(68)" {  } { { "src/inimigo.v" "" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377558 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura\[6\] inimigo.v(68) " "Inferred latch for \"largura\[6\]\" at inimigo.v(68)" {  } { { "src/inimigo.v" "" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377558 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura\[7\] inimigo.v(68) " "Inferred latch for \"largura\[7\]\" at inimigo.v(68)" {  } { { "src/inimigo.v" "" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377558 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura\[8\] inimigo.v(68) " "Inferred latch for \"largura\[8\]\" at inimigo.v(68)" {  } { { "src/inimigo.v" "" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377558 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura\[9\] inimigo.v(68) " "Inferred latch for \"largura\[9\]\" at inimigo.v(68)" {  } { { "src/inimigo.v" "" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377558 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] inimigo.v(68) " "Inferred latch for \"y\[0\]\" at inimigo.v(68)" {  } { { "src/inimigo.v" "" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377558 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] inimigo.v(68) " "Inferred latch for \"y\[1\]\" at inimigo.v(68)" {  } { { "src/inimigo.v" "" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377558 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\] inimigo.v(68) " "Inferred latch for \"x\[0\]\" at inimigo.v(68)" {  } { { "src/inimigo.v" "" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377558 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bolainimiga entities:entitiesInstancia\|frota:frota_instancia\|fileira:fileira_inst\[0\].fileira_inst\|inimigo:inimigos\[0\].inim\|bolainimiga:bolainimigaInstancia " "Elaborating entity \"bolainimiga\" for hierarchy \"entities:entitiesInstancia\|frota:frota_instancia\|fileira:fileira_inst\[0\].fileira_inst\|inimigo:inimigos\[0\].inim\|bolainimiga:bolainimigaInstancia\"" {  } { { "src/inimigo.v" "bolainimigaInstancia" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718551377562 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 bolainimiga.v(86) " "Verilog HDL assignment warning at bolainimiga.v(86): truncated value with size 32 to match size of target (2)" {  } { { "src/bolainimiga.v" "" { Text "/home/ec2022/ra260731/merge1/src/bolainimiga.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718551377563 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim|bolainimiga:bolainimigaInstancia"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 bolainimiga.v(88) " "Verilog HDL assignment warning at bolainimiga.v(88): truncated value with size 32 to match size of target (10)" {  } { { "src/bolainimiga.v" "" { Text "/home/ec2022/ra260731/merge1/src/bolainimiga.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718551377563 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim|bolainimiga:bolainimigaInstancia"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bola entities:entitiesInstancia\|bola:bolaAliada " "Elaborating entity \"bola\" for hierarchy \"entities:entitiesInstancia\|bola:bolaAliada\"" {  } { { "src/entities.v" "bolaAliada" { Text "/home/ec2022/ra260731/merge1/src/entities.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718551377582 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 bola.v(31) " "Verilog HDL assignment warning at bola.v(31): truncated value with size 32 to match size of target (10)" {  } { { "src/bola.v" "" { Text "/home/ec2022/ra260731/merge1/src/bola.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718551377582 "|projeto|entities:entitiesInstancia|bola:bolaAliada"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 bola.v(34) " "Verilog HDL assignment warning at bola.v(34): truncated value with size 32 to match size of target (10)" {  } { { "src/bola.v" "" { Text "/home/ec2022/ra260731/merge1/src/bola.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718551377582 "|projeto|entities:entitiesInstancia|bola:bolaAliada"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:v " "Elaborating entity \"vga\" for hierarchy \"vga:v\"" {  } { { "src/projeto.v" "v" { Text "/home/ec2022/ra260731/merge1/src/projeto.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718551377587 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.v(24) " "Verilog HDL assignment warning at vga.v(24): truncated value with size 32 to match size of target (10)" {  } { { "src/vga.v" "" { Text "/home/ec2022/ra260731/merge1/src/vga.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718551377587 "|projeto|vga:v"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.v(27) " "Verilog HDL assignment warning at vga.v(27): truncated value with size 32 to match size of target (10)" {  } { { "src/vga.v" "" { Text "/home/ec2022/ra260731/merge1/src/vga.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718551377587 "|projeto|vga:v"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga.v(34) " "Verilog HDL assignment warning at vga.v(34): truncated value with size 32 to match size of target (1)" {  } { { "src/vga.v" "" { Text "/home/ec2022/ra260731/merge1/src/vga.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718551377587 "|projeto|vga:v"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga.v(35) " "Verilog HDL assignment warning at vga.v(35): truncated value with size 32 to match size of target (1)" {  } { { "src/vga.v" "" { Text "/home/ec2022/ra260731/merge1/src/vga.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718551377587 "|projeto|vga:v"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga.v(38) " "Verilog HDL assignment warning at vga.v(38): truncated value with size 32 to match size of target (1)" {  } { { "src/vga.v" "" { Text "/home/ec2022/ra260731/merge1/src/vga.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718551377587 "|projeto|vga:v"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keys keys:keysInstancia " "Elaborating entity \"keys\" for hierarchy \"keys:keysInstancia\"" {  } { { "src/projeto.v" "keysInstancia" { Text "/home/ec2022/ra260731/merge1/src/projeto.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718551377590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tela tela:telaInstancia " "Elaborating entity \"tela\" for hierarchy \"tela:telaInstancia\"" {  } { { "src/projeto.v" "telaInstancia" { Text "/home/ec2022/ra260731/merge1/src/projeto.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718551377598 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "largura_coracao tela.v(189) " "Verilog HDL or VHDL warning at tela.v(189): object \"largura_coracao\" assigned a value but never read" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1718551377599 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_inimigo_soma tela.v(78) " "Verilog HDL or VHDL warning at tela.v(78): object \"r_inimigo_soma\" assigned a value but never read" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1718551377599 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "g_inimigo_soma tela.v(78) " "Verilog HDL or VHDL warning at tela.v(78): object \"g_inimigo_soma\" assigned a value but never read" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1718551377599 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_inimigo_soma tela.v(78) " "Verilog HDL or VHDL warning at tela.v(78): object \"b_inimigo_soma\" assigned a value but never read" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1718551377599 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "buffer_fundo_r tela.v(222) " "Verilog HDL or VHDL warning at tela.v(222): object \"buffer_fundo_r\" assigned a value but never read" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 222 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1718551377599 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "buffer_fundo_g tela.v(223) " "Verilog HDL or VHDL warning at tela.v(223): object \"buffer_fundo_g\" assigned a value but never read" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 223 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1718551377599 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "buffer_fundo_b tela.v(224) " "Verilog HDL or VHDL warning at tela.v(224): object \"buffer_fundo_b\" assigned a value but never read" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 224 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1718551377600 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 1 tela.v(189) " "Verilog HDL assignment warning at tela.v(189): truncated value with size 10 to match size of target (1)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718551377610 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tela.v(302) " "Verilog HDL assignment warning at tela.v(302): truncated value with size 32 to match size of target (8)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718551377612 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tela.v(303) " "Verilog HDL assignment warning at tela.v(303): truncated value with size 32 to match size of target (8)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718551377612 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tela.v(304) " "Verilog HDL assignment warning at tela.v(304): truncated value with size 32 to match size of target (8)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718551377612 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tela.v(306) " "Verilog HDL assignment warning at tela.v(306): truncated value with size 32 to match size of target (8)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718551377613 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tela.v(307) " "Verilog HDL assignment warning at tela.v(307): truncated value with size 32 to match size of target (8)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718551377613 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tela.v(308) " "Verilog HDL assignment warning at tela.v(308): truncated value with size 32 to match size of target (8)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718551377613 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tela.v(310) " "Verilog HDL assignment warning at tela.v(310): truncated value with size 32 to match size of target (8)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718551377613 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tela.v(311) " "Verilog HDL assignment warning at tela.v(311): truncated value with size 32 to match size of target (8)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718551377613 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tela.v(312) " "Verilog HDL assignment warning at tela.v(312): truncated value with size 32 to match size of target (8)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718551377613 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tela.v(314) " "Verilog HDL assignment warning at tela.v(314): truncated value with size 32 to match size of target (8)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718551377613 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tela.v(315) " "Verilog HDL assignment warning at tela.v(315): truncated value with size 32 to match size of target (8)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718551377613 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tela.v(316) " "Verilog HDL assignment warning at tela.v(316): truncated value with size 32 to match size of target (8)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718551377613 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tela.v(318) " "Verilog HDL assignment warning at tela.v(318): truncated value with size 32 to match size of target (8)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718551377613 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tela.v(319) " "Verilog HDL assignment warning at tela.v(319): truncated value with size 32 to match size of target (8)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718551377613 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tela.v(320) " "Verilog HDL assignment warning at tela.v(320): truncated value with size 32 to match size of target (8)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718551377613 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tela.v(322) " "Verilog HDL assignment warning at tela.v(322): truncated value with size 32 to match size of target (8)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718551377613 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tela.v(323) " "Verilog HDL assignment warning at tela.v(323): truncated value with size 32 to match size of target (8)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718551377613 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tela.v(324) " "Verilog HDL assignment warning at tela.v(324): truncated value with size 32 to match size of target (8)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718551377613 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tela.v(326) " "Verilog HDL assignment warning at tela.v(326): truncated value with size 32 to match size of target (8)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718551377613 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tela.v(327) " "Verilog HDL assignment warning at tela.v(327): truncated value with size 32 to match size of target (8)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718551377613 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tela.v(328) " "Verilog HDL assignment warning at tela.v(328): truncated value with size 32 to match size of target (8)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718551377613 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tela.v(330) " "Verilog HDL assignment warning at tela.v(330): truncated value with size 32 to match size of target (8)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718551377613 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tela.v(331) " "Verilog HDL assignment warning at tela.v(331): truncated value with size 32 to match size of target (8)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718551377613 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tela.v(332) " "Verilog HDL assignment warning at tela.v(332): truncated value with size 32 to match size of target (8)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718551377613 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tela.v(334) " "Verilog HDL assignment warning at tela.v(334): truncated value with size 32 to match size of target (8)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718551377613 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tela.v(335) " "Verilog HDL assignment warning at tela.v(335): truncated value with size 32 to match size of target (8)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718551377613 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tela.v(336) " "Verilog HDL assignment warning at tela.v(336): truncated value with size 32 to match size of target (8)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718551377613 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tela.v(338) " "Verilog HDL assignment warning at tela.v(338): truncated value with size 32 to match size of target (8)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718551377614 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tela.v(339) " "Verilog HDL assignment warning at tela.v(339): truncated value with size 32 to match size of target (8)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718551377614 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tela.v(340) " "Verilog HDL assignment warning at tela.v(340): truncated value with size 32 to match size of target (8)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718551377614 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tela.v(384) " "Verilog HDL assignment warning at tela.v(384): truncated value with size 32 to match size of target (8)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718551377614 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tela.v(385) " "Verilog HDL assignment warning at tela.v(385): truncated value with size 32 to match size of target (8)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718551377614 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tela.v(386) " "Verilog HDL assignment warning at tela.v(386): truncated value with size 32 to match size of target (8)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718551377614 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tela.v(388) " "Verilog HDL assignment warning at tela.v(388): truncated value with size 32 to match size of target (8)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718551377614 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tela.v(389) " "Verilog HDL assignment warning at tela.v(389): truncated value with size 32 to match size of target (8)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718551377614 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tela.v(390) " "Verilog HDL assignment warning at tela.v(390): truncated value with size 32 to match size of target (8)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718551377614 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tela.v(392) " "Verilog HDL assignment warning at tela.v(392): truncated value with size 32 to match size of target (8)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718551377614 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tela.v(393) " "Verilog HDL assignment warning at tela.v(393): truncated value with size 32 to match size of target (8)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718551377614 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tela.v(394) " "Verilog HDL assignment warning at tela.v(394): truncated value with size 32 to match size of target (8)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718551377614 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tela.v(396) " "Verilog HDL assignment warning at tela.v(396): truncated value with size 32 to match size of target (8)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718551377614 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tela.v(397) " "Verilog HDL assignment warning at tela.v(397): truncated value with size 32 to match size of target (8)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718551377614 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tela.v(398) " "Verilog HDL assignment warning at tela.v(398): truncated value with size 32 to match size of target (8)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718551377614 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tela.v(401) " "Verilog HDL assignment warning at tela.v(401): truncated value with size 32 to match size of target (8)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 401 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718551377614 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tela.v(402) " "Verilog HDL assignment warning at tela.v(402): truncated value with size 32 to match size of target (8)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 402 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718551377614 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tela.v(403) " "Verilog HDL assignment warning at tela.v(403): truncated value with size 32 to match size of target (8)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 403 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718551377614 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "multiplicador_inimigo tela.v(249) " "Verilog HDL Always Construct warning at tela.v(249): inferring latch(es) for variable \"multiplicador_inimigo\", which holds its previous value in one or more paths through the always construct" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 249 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1718551377617 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "largura_inimigo_imagem tela.v(249) " "Verilog HDL Always Construct warning at tela.v(249): inferring latch(es) for variable \"largura_inimigo_imagem\", which holds its previous value in one or more paths through the always construct" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 249 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1718551377617 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "altura_inimigo_imagem tela.v(249) " "Verilog HDL Always Construct warning at tela.v(249): inferring latch(es) for variable \"altura_inimigo_imagem\", which holds its previous value in one or more paths through the always construct" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 249 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1718551377617 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "multiplicador_nave tela.v(249) " "Verilog HDL Always Construct warning at tela.v(249): inferring latch(es) for variable \"multiplicador_nave\", which holds its previous value in one or more paths through the always construct" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 249 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1718551377617 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "largura_nave_imagem tela.v(249) " "Verilog HDL Always Construct warning at tela.v(249): inferring latch(es) for variable \"largura_nave_imagem\", which holds its previous value in one or more paths through the always construct" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 249 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1718551377617 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "altura_nave_imagem tela.v(249) " "Verilog HDL Always Construct warning at tela.v(249): inferring latch(es) for variable \"altura_nave_imagem\", which holds its previous value in one or more paths through the always construct" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 249 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1718551377617 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "multiplicador_coracao tela.v(249) " "Verilog HDL Always Construct warning at tela.v(249): inferring latch(es) for variable \"multiplicador_coracao\", which holds its previous value in one or more paths through the always construct" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 249 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1718551377617 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "largura_coracao_imagem tela.v(249) " "Verilog HDL Always Construct warning at tela.v(249): inferring latch(es) for variable \"largura_coracao_imagem\", which holds its previous value in one or more paths through the always construct" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 249 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1718551377617 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "largura_fundo_imagem tela.v(249) " "Verilog HDL Always Construct warning at tela.v(249): inferring latch(es) for variable \"largura_fundo_imagem\", which holds its previous value in one or more paths through the always construct" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 249 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1718551377617 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "multiplicador_fundo tela.v(249) " "Verilog HDL Always Construct warning at tela.v(249): inferring latch(es) for variable \"multiplicador_fundo\", which holds its previous value in one or more paths through the always construct" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 249 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1718551377617 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicador_fundo\[0\] tela.v(268) " "Inferred latch for \"multiplicador_fundo\[0\]\" at tela.v(268)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377625 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicador_fundo\[1\] tela.v(268) " "Inferred latch for \"multiplicador_fundo\[1\]\" at tela.v(268)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377625 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicador_fundo\[2\] tela.v(268) " "Inferred latch for \"multiplicador_fundo\[2\]\" at tela.v(268)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377625 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicador_fundo\[3\] tela.v(268) " "Inferred latch for \"multiplicador_fundo\[3\]\" at tela.v(268)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377625 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura_fundo_imagem\[0\] tela.v(268) " "Inferred latch for \"largura_fundo_imagem\[0\]\" at tela.v(268)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377625 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura_fundo_imagem\[1\] tela.v(268) " "Inferred latch for \"largura_fundo_imagem\[1\]\" at tela.v(268)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377625 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura_fundo_imagem\[2\] tela.v(268) " "Inferred latch for \"largura_fundo_imagem\[2\]\" at tela.v(268)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377625 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura_fundo_imagem\[3\] tela.v(268) " "Inferred latch for \"largura_fundo_imagem\[3\]\" at tela.v(268)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377625 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura_fundo_imagem\[4\] tela.v(268) " "Inferred latch for \"largura_fundo_imagem\[4\]\" at tela.v(268)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377625 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura_fundo_imagem\[5\] tela.v(268) " "Inferred latch for \"largura_fundo_imagem\[5\]\" at tela.v(268)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377625 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura_fundo_imagem\[6\] tela.v(268) " "Inferred latch for \"largura_fundo_imagem\[6\]\" at tela.v(268)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377625 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura_fundo_imagem\[7\] tela.v(268) " "Inferred latch for \"largura_fundo_imagem\[7\]\" at tela.v(268)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377625 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura_fundo_imagem\[8\] tela.v(268) " "Inferred latch for \"largura_fundo_imagem\[8\]\" at tela.v(268)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377625 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura_fundo_imagem\[9\] tela.v(268) " "Inferred latch for \"largura_fundo_imagem\[9\]\" at tela.v(268)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377625 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura_coracao_imagem\[0\] tela.v(268) " "Inferred latch for \"largura_coracao_imagem\[0\]\" at tela.v(268)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377625 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura_coracao_imagem\[1\] tela.v(268) " "Inferred latch for \"largura_coracao_imagem\[1\]\" at tela.v(268)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377625 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura_coracao_imagem\[2\] tela.v(268) " "Inferred latch for \"largura_coracao_imagem\[2\]\" at tela.v(268)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377625 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura_coracao_imagem\[3\] tela.v(268) " "Inferred latch for \"largura_coracao_imagem\[3\]\" at tela.v(268)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377625 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura_coracao_imagem\[4\] tela.v(268) " "Inferred latch for \"largura_coracao_imagem\[4\]\" at tela.v(268)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377625 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura_coracao_imagem\[5\] tela.v(268) " "Inferred latch for \"largura_coracao_imagem\[5\]\" at tela.v(268)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377625 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura_coracao_imagem\[6\] tela.v(268) " "Inferred latch for \"largura_coracao_imagem\[6\]\" at tela.v(268)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377625 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura_coracao_imagem\[7\] tela.v(268) " "Inferred latch for \"largura_coracao_imagem\[7\]\" at tela.v(268)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377625 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura_coracao_imagem\[8\] tela.v(268) " "Inferred latch for \"largura_coracao_imagem\[8\]\" at tela.v(268)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377625 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura_coracao_imagem\[9\] tela.v(268) " "Inferred latch for \"largura_coracao_imagem\[9\]\" at tela.v(268)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377625 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicador_coracao\[0\] tela.v(268) " "Inferred latch for \"multiplicador_coracao\[0\]\" at tela.v(268)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377625 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicador_coracao\[1\] tela.v(268) " "Inferred latch for \"multiplicador_coracao\[1\]\" at tela.v(268)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377625 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicador_coracao\[2\] tela.v(268) " "Inferred latch for \"multiplicador_coracao\[2\]\" at tela.v(268)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377625 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicador_coracao\[3\] tela.v(268) " "Inferred latch for \"multiplicador_coracao\[3\]\" at tela.v(268)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377625 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "altura_nave_imagem\[0\] tela.v(268) " "Inferred latch for \"altura_nave_imagem\[0\]\" at tela.v(268)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377625 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "altura_nave_imagem\[1\] tela.v(268) " "Inferred latch for \"altura_nave_imagem\[1\]\" at tela.v(268)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377625 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "altura_nave_imagem\[2\] tela.v(268) " "Inferred latch for \"altura_nave_imagem\[2\]\" at tela.v(268)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377625 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "altura_nave_imagem\[3\] tela.v(268) " "Inferred latch for \"altura_nave_imagem\[3\]\" at tela.v(268)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377625 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "altura_nave_imagem\[4\] tela.v(268) " "Inferred latch for \"altura_nave_imagem\[4\]\" at tela.v(268)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377625 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "altura_nave_imagem\[5\] tela.v(268) " "Inferred latch for \"altura_nave_imagem\[5\]\" at tela.v(268)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377625 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "altura_nave_imagem\[6\] tela.v(268) " "Inferred latch for \"altura_nave_imagem\[6\]\" at tela.v(268)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377625 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "altura_nave_imagem\[7\] tela.v(268) " "Inferred latch for \"altura_nave_imagem\[7\]\" at tela.v(268)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377625 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "altura_nave_imagem\[8\] tela.v(268) " "Inferred latch for \"altura_nave_imagem\[8\]\" at tela.v(268)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377625 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "altura_nave_imagem\[9\] tela.v(268) " "Inferred latch for \"altura_nave_imagem\[9\]\" at tela.v(268)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377625 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura_nave_imagem\[0\] tela.v(268) " "Inferred latch for \"largura_nave_imagem\[0\]\" at tela.v(268)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377625 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura_nave_imagem\[1\] tela.v(268) " "Inferred latch for \"largura_nave_imagem\[1\]\" at tela.v(268)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377625 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura_nave_imagem\[2\] tela.v(268) " "Inferred latch for \"largura_nave_imagem\[2\]\" at tela.v(268)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377625 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura_nave_imagem\[3\] tela.v(268) " "Inferred latch for \"largura_nave_imagem\[3\]\" at tela.v(268)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377625 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura_nave_imagem\[4\] tela.v(268) " "Inferred latch for \"largura_nave_imagem\[4\]\" at tela.v(268)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377625 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura_nave_imagem\[5\] tela.v(268) " "Inferred latch for \"largura_nave_imagem\[5\]\" at tela.v(268)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377625 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura_nave_imagem\[6\] tela.v(268) " "Inferred latch for \"largura_nave_imagem\[6\]\" at tela.v(268)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377625 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura_nave_imagem\[7\] tela.v(268) " "Inferred latch for \"largura_nave_imagem\[7\]\" at tela.v(268)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377625 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura_nave_imagem\[8\] tela.v(268) " "Inferred latch for \"largura_nave_imagem\[8\]\" at tela.v(268)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377625 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura_nave_imagem\[9\] tela.v(268) " "Inferred latch for \"largura_nave_imagem\[9\]\" at tela.v(268)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377625 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicador_nave\[0\] tela.v(268) " "Inferred latch for \"multiplicador_nave\[0\]\" at tela.v(268)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377625 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicador_nave\[1\] tela.v(268) " "Inferred latch for \"multiplicador_nave\[1\]\" at tela.v(268)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377626 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicador_nave\[2\] tela.v(268) " "Inferred latch for \"multiplicador_nave\[2\]\" at tela.v(268)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377626 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicador_nave\[3\] tela.v(268) " "Inferred latch for \"multiplicador_nave\[3\]\" at tela.v(268)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377626 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "altura_inimigo_imagem\[0\] tela.v(268) " "Inferred latch for \"altura_inimigo_imagem\[0\]\" at tela.v(268)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377626 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "altura_inimigo_imagem\[1\] tela.v(268) " "Inferred latch for \"altura_inimigo_imagem\[1\]\" at tela.v(268)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377626 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "altura_inimigo_imagem\[2\] tela.v(268) " "Inferred latch for \"altura_inimigo_imagem\[2\]\" at tela.v(268)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377626 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "altura_inimigo_imagem\[3\] tela.v(268) " "Inferred latch for \"altura_inimigo_imagem\[3\]\" at tela.v(268)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377626 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "altura_inimigo_imagem\[4\] tela.v(268) " "Inferred latch for \"altura_inimigo_imagem\[4\]\" at tela.v(268)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377626 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "altura_inimigo_imagem\[5\] tela.v(268) " "Inferred latch for \"altura_inimigo_imagem\[5\]\" at tela.v(268)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377626 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "altura_inimigo_imagem\[6\] tela.v(268) " "Inferred latch for \"altura_inimigo_imagem\[6\]\" at tela.v(268)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377626 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "altura_inimigo_imagem\[7\] tela.v(268) " "Inferred latch for \"altura_inimigo_imagem\[7\]\" at tela.v(268)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377626 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "altura_inimigo_imagem\[8\] tela.v(268) " "Inferred latch for \"altura_inimigo_imagem\[8\]\" at tela.v(268)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377626 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "altura_inimigo_imagem\[9\] tela.v(268) " "Inferred latch for \"altura_inimigo_imagem\[9\]\" at tela.v(268)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377626 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura_inimigo_imagem\[0\] tela.v(268) " "Inferred latch for \"largura_inimigo_imagem\[0\]\" at tela.v(268)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377626 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura_inimigo_imagem\[1\] tela.v(268) " "Inferred latch for \"largura_inimigo_imagem\[1\]\" at tela.v(268)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377626 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura_inimigo_imagem\[2\] tela.v(268) " "Inferred latch for \"largura_inimigo_imagem\[2\]\" at tela.v(268)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377626 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura_inimigo_imagem\[3\] tela.v(268) " "Inferred latch for \"largura_inimigo_imagem\[3\]\" at tela.v(268)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377626 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura_inimigo_imagem\[4\] tela.v(268) " "Inferred latch for \"largura_inimigo_imagem\[4\]\" at tela.v(268)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377626 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura_inimigo_imagem\[5\] tela.v(268) " "Inferred latch for \"largura_inimigo_imagem\[5\]\" at tela.v(268)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377626 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura_inimigo_imagem\[6\] tela.v(268) " "Inferred latch for \"largura_inimigo_imagem\[6\]\" at tela.v(268)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377626 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura_inimigo_imagem\[7\] tela.v(268) " "Inferred latch for \"largura_inimigo_imagem\[7\]\" at tela.v(268)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377626 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura_inimigo_imagem\[8\] tela.v(268) " "Inferred latch for \"largura_inimigo_imagem\[8\]\" at tela.v(268)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377626 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura_inimigo_imagem\[9\] tela.v(268) " "Inferred latch for \"largura_inimigo_imagem\[9\]\" at tela.v(268)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377626 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicador_inimigo\[0\] tela.v(268) " "Inferred latch for \"multiplicador_inimigo\[0\]\" at tela.v(268)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377626 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicador_inimigo\[1\] tela.v(268) " "Inferred latch for \"multiplicador_inimigo\[1\]\" at tela.v(268)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377626 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicador_inimigo\[2\] tela.v(268) " "Inferred latch for \"multiplicador_inimigo\[2\]\" at tela.v(268)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377626 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicador_inimigo\[3\] tela.v(268) " "Inferred latch for \"multiplicador_inimigo\[3\]\" at tela.v(268)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551377626 "|projeto|tela:telaInstancia"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer tela:telaInstancia\|buffer:buffers\[0\].inimigo_inst " "Elaborating entity \"buffer\" for hierarchy \"tela:telaInstancia\|buffer:buffers\[0\].inimigo_inst\"" {  } { { "src/tela.v" "buffers\[0\].inimigo_inst" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718551377664 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 buffer.v(27) " "Verilog HDL assignment warning at buffer.v(27): truncated value with size 32 to match size of target (1)" {  } { { "src/buffer.v" "" { Text "/home/ec2022/ra260731/merge1/src/buffer.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718551377665 "|projeto|tela:telaInstancia|buffer:buffers[0].inimigo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 buffer.v(28) " "Verilog HDL assignment warning at buffer.v(28): truncated value with size 32 to match size of target (1)" {  } { { "src/buffer.v" "" { Text "/home/ec2022/ra260731/merge1/src/buffer.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718551377665 "|projeto|tela:telaInstancia|buffer:buffers[0].inimigo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 buffer.v(29) " "Verilog HDL assignment warning at buffer.v(29): truncated value with size 32 to match size of target (1)" {  } { { "src/buffer.v" "" { Text "/home/ec2022/ra260731/merge1/src/buffer.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718551377665 "|projeto|tela:telaInstancia|buffer:buffers[0].inimigo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 buffer.v(42) " "Verilog HDL assignment warning at buffer.v(42): truncated value with size 32 to match size of target (10)" {  } { { "src/buffer.v" "" { Text "/home/ec2022/ra260731/merge1/src/buffer.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718551377665 "|projeto|tela:telaInstancia|buffer:buffers[0].inimigo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 buffer.v(45) " "Verilog HDL assignment warning at buffer.v(45): truncated value with size 32 to match size of target (10)" {  } { { "src/buffer.v" "" { Text "/home/ec2022/ra260731/merge1/src/buffer.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718551377665 "|projeto|tela:telaInstancia|buffer:buffers[0].inimigo_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "reiniciarJogo bolainimigaInstancia 32 1 " "Port \"reiniciarJogo\" on the entity instantiation of \"bolainimigaInstancia\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "src/inimigo.v" "bolainimigaInstancia" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718551378024 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim|bolainimiga:bolainimigaInstancia"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "xi bolainimigaInstancia 32 10 " "Port \"xi\" on the entity instantiation of \"bolainimigaInstancia\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "src/inimigo.v" "bolainimigaInstancia" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718551378024 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim|bolainimiga:bolainimigaInstancia"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "yi bolainimigaInstancia 32 10 " "Port \"yi\" on the entity instantiation of \"bolainimigaInstancia\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "src/inimigo.v" "bolainimigaInstancia" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718551378024 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim|bolainimiga:bolainimigaInstancia"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "xi inimigos\[4\].inim 32 10 " "Port \"xi\" on the entity instantiation of \"inimigos\[4\].inim\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "src/fileira.v" "inimigos\[4\].inim" { Text "/home/ec2022/ra260731/merge1/src/fileira.v" 113 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718551378024 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[4].inim"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "reiniciarJogo bolainimigaInstancia 32 1 " "Port \"reiniciarJogo\" on the entity instantiation of \"bolainimigaInstancia\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "src/inimigo.v" "bolainimigaInstancia" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718551378024 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim|bolainimiga:bolainimigaInstancia"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "xi bolainimigaInstancia 32 10 " "Port \"xi\" on the entity instantiation of \"bolainimigaInstancia\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "src/inimigo.v" "bolainimigaInstancia" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718551378024 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim|bolainimiga:bolainimigaInstancia"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "yi bolainimigaInstancia 32 10 " "Port \"yi\" on the entity instantiation of \"bolainimigaInstancia\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "src/inimigo.v" "bolainimigaInstancia" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718551378024 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim|bolainimiga:bolainimigaInstancia"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "xi inimigos\[3\].inim 32 10 " "Port \"xi\" on the entity instantiation of \"inimigos\[3\].inim\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "src/fileira.v" "inimigos\[3\].inim" { Text "/home/ec2022/ra260731/merge1/src/fileira.v" 113 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718551378025 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[3].inim"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "reiniciarJogo bolainimigaInstancia 32 1 " "Port \"reiniciarJogo\" on the entity instantiation of \"bolainimigaInstancia\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "src/inimigo.v" "bolainimigaInstancia" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718551378025 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim|bolainimiga:bolainimigaInstancia"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "xi bolainimigaInstancia 32 10 " "Port \"xi\" on the entity instantiation of \"bolainimigaInstancia\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "src/inimigo.v" "bolainimigaInstancia" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718551378025 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim|bolainimiga:bolainimigaInstancia"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "yi bolainimigaInstancia 32 10 " "Port \"yi\" on the entity instantiation of \"bolainimigaInstancia\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "src/inimigo.v" "bolainimigaInstancia" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718551378025 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim|bolainimiga:bolainimigaInstancia"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "xi inimigos\[2\].inim 32 10 " "Port \"xi\" on the entity instantiation of \"inimigos\[2\].inim\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "src/fileira.v" "inimigos\[2\].inim" { Text "/home/ec2022/ra260731/merge1/src/fileira.v" 113 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718551378025 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[2].inim"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "reiniciarJogo bolainimigaInstancia 32 1 " "Port \"reiniciarJogo\" on the entity instantiation of \"bolainimigaInstancia\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "src/inimigo.v" "bolainimigaInstancia" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718551378025 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim|bolainimiga:bolainimigaInstancia"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "xi bolainimigaInstancia 32 10 " "Port \"xi\" on the entity instantiation of \"bolainimigaInstancia\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "src/inimigo.v" "bolainimigaInstancia" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718551378025 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim|bolainimiga:bolainimigaInstancia"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "yi bolainimigaInstancia 32 10 " "Port \"yi\" on the entity instantiation of \"bolainimigaInstancia\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "src/inimigo.v" "bolainimigaInstancia" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718551378025 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim|bolainimiga:bolainimigaInstancia"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "xi inimigos\[1\].inim 32 10 " "Port \"xi\" on the entity instantiation of \"inimigos\[1\].inim\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "src/fileira.v" "inimigos\[1\].inim" { Text "/home/ec2022/ra260731/merge1/src/fileira.v" 113 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718551378026 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[1].inim"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "reiniciarJogo bolainimigaInstancia 32 1 " "Port \"reiniciarJogo\" on the entity instantiation of \"bolainimigaInstancia\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "src/inimigo.v" "bolainimigaInstancia" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718551378026 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim|bolainimiga:bolainimigaInstancia"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "xi bolainimigaInstancia 32 10 " "Port \"xi\" on the entity instantiation of \"bolainimigaInstancia\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "src/inimigo.v" "bolainimigaInstancia" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718551378026 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim|bolainimiga:bolainimigaInstancia"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "yi bolainimigaInstancia 32 10 " "Port \"yi\" on the entity instantiation of \"bolainimigaInstancia\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "src/inimigo.v" "bolainimigaInstancia" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718551378026 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim|bolainimiga:bolainimigaInstancia"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "xi inimigos\[0\].inim 32 10 " "Port \"xi\" on the entity instantiation of \"inimigos\[0\].inim\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "src/fileira.v" "inimigos\[0\].inim" { Text "/home/ec2022/ra260731/merge1/src/fileira.v" 113 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718551378026 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "reiniciarJogo bolainimigaInstancia 32 1 " "Port \"reiniciarJogo\" on the entity instantiation of \"bolainimigaInstancia\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "src/inimigo.v" "bolainimigaInstancia" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718551378027 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim|bolainimiga:bolainimigaInstancia"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "xi bolainimigaInstancia 32 10 " "Port \"xi\" on the entity instantiation of \"bolainimigaInstancia\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "src/inimigo.v" "bolainimigaInstancia" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718551378028 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim|bolainimiga:bolainimigaInstancia"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "yi bolainimigaInstancia 32 10 " "Port \"yi\" on the entity instantiation of \"bolainimigaInstancia\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "src/inimigo.v" "bolainimigaInstancia" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718551378028 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim|bolainimiga:bolainimigaInstancia"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "xi inimigos\[4\].inim 32 10 " "Port \"xi\" on the entity instantiation of \"inimigos\[4\].inim\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "src/fileira.v" "inimigos\[4\].inim" { Text "/home/ec2022/ra260731/merge1/src/fileira.v" 113 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718551378028 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[4].inim"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "reiniciarJogo bolainimigaInstancia 32 1 " "Port \"reiniciarJogo\" on the entity instantiation of \"bolainimigaInstancia\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "src/inimigo.v" "bolainimigaInstancia" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718551378028 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim|bolainimiga:bolainimigaInstancia"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "xi bolainimigaInstancia 32 10 " "Port \"xi\" on the entity instantiation of \"bolainimigaInstancia\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "src/inimigo.v" "bolainimigaInstancia" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718551378028 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim|bolainimiga:bolainimigaInstancia"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "yi bolainimigaInstancia 32 10 " "Port \"yi\" on the entity instantiation of \"bolainimigaInstancia\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "src/inimigo.v" "bolainimigaInstancia" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718551378028 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim|bolainimiga:bolainimigaInstancia"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "xi inimigos\[3\].inim 32 10 " "Port \"xi\" on the entity instantiation of \"inimigos\[3\].inim\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "src/fileira.v" "inimigos\[3\].inim" { Text "/home/ec2022/ra260731/merge1/src/fileira.v" 113 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718551378028 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[3].inim"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "reiniciarJogo bolainimigaInstancia 32 1 " "Port \"reiniciarJogo\" on the entity instantiation of \"bolainimigaInstancia\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "src/inimigo.v" "bolainimigaInstancia" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718551378029 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim|bolainimiga:bolainimigaInstancia"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "xi bolainimigaInstancia 32 10 " "Port \"xi\" on the entity instantiation of \"bolainimigaInstancia\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "src/inimigo.v" "bolainimigaInstancia" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718551378029 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim|bolainimiga:bolainimigaInstancia"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "yi bolainimigaInstancia 32 10 " "Port \"yi\" on the entity instantiation of \"bolainimigaInstancia\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "src/inimigo.v" "bolainimigaInstancia" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718551378029 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim|bolainimiga:bolainimigaInstancia"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "xi inimigos\[2\].inim 32 10 " "Port \"xi\" on the entity instantiation of \"inimigos\[2\].inim\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "src/fileira.v" "inimigos\[2\].inim" { Text "/home/ec2022/ra260731/merge1/src/fileira.v" 113 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718551378029 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[2].inim"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "reiniciarJogo bolainimigaInstancia 32 1 " "Port \"reiniciarJogo\" on the entity instantiation of \"bolainimigaInstancia\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "src/inimigo.v" "bolainimigaInstancia" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718551378029 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim|bolainimiga:bolainimigaInstancia"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "xi bolainimigaInstancia 32 10 " "Port \"xi\" on the entity instantiation of \"bolainimigaInstancia\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "src/inimigo.v" "bolainimigaInstancia" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718551378029 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim|bolainimiga:bolainimigaInstancia"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "yi bolainimigaInstancia 32 10 " "Port \"yi\" on the entity instantiation of \"bolainimigaInstancia\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "src/inimigo.v" "bolainimigaInstancia" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718551378029 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim|bolainimiga:bolainimigaInstancia"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "xi inimigos\[1\].inim 32 10 " "Port \"xi\" on the entity instantiation of \"inimigos\[1\].inim\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "src/fileira.v" "inimigos\[1\].inim" { Text "/home/ec2022/ra260731/merge1/src/fileira.v" 113 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718551378029 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[1].inim"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "reiniciarJogo bolainimigaInstancia 32 1 " "Port \"reiniciarJogo\" on the entity instantiation of \"bolainimigaInstancia\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "src/inimigo.v" "bolainimigaInstancia" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718551378029 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim|bolainimiga:bolainimigaInstancia"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "xi bolainimigaInstancia 32 10 " "Port \"xi\" on the entity instantiation of \"bolainimigaInstancia\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "src/inimigo.v" "bolainimigaInstancia" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718551378030 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim|bolainimiga:bolainimigaInstancia"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "yi bolainimigaInstancia 32 10 " "Port \"yi\" on the entity instantiation of \"bolainimigaInstancia\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "src/inimigo.v" "bolainimigaInstancia" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718551378030 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim|bolainimiga:bolainimigaInstancia"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "xi inimigos\[0\].inim 32 10 " "Port \"xi\" on the entity instantiation of \"inimigos\[0\].inim\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "src/fileira.v" "inimigos\[0\].inim" { Text "/home/ec2022/ra260731/merge1/src/fileira.v" 113 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718551378030 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "reiniciarJogo bolainimigaInstancia 32 1 " "Port \"reiniciarJogo\" on the entity instantiation of \"bolainimigaInstancia\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "src/inimigo.v" "bolainimigaInstancia" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718551378031 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim|bolainimiga:bolainimigaInstancia"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "xi bolainimigaInstancia 32 10 " "Port \"xi\" on the entity instantiation of \"bolainimigaInstancia\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "src/inimigo.v" "bolainimigaInstancia" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718551378031 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim|bolainimiga:bolainimigaInstancia"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "yi bolainimigaInstancia 32 10 " "Port \"yi\" on the entity instantiation of \"bolainimigaInstancia\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "src/inimigo.v" "bolainimigaInstancia" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718551378031 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim|bolainimiga:bolainimigaInstancia"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "xi inimigos\[4\].inim 32 10 " "Port \"xi\" on the entity instantiation of \"inimigos\[4\].inim\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "src/fileira.v" "inimigos\[4\].inim" { Text "/home/ec2022/ra260731/merge1/src/fileira.v" 113 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718551378031 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[4].inim"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "reiniciarJogo bolainimigaInstancia 32 1 " "Port \"reiniciarJogo\" on the entity instantiation of \"bolainimigaInstancia\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "src/inimigo.v" "bolainimigaInstancia" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718551378032 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim|bolainimiga:bolainimigaInstancia"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "xi bolainimigaInstancia 32 10 " "Port \"xi\" on the entity instantiation of \"bolainimigaInstancia\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "src/inimigo.v" "bolainimigaInstancia" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718551378032 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim|bolainimiga:bolainimigaInstancia"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "yi bolainimigaInstancia 32 10 " "Port \"yi\" on the entity instantiation of \"bolainimigaInstancia\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "src/inimigo.v" "bolainimigaInstancia" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718551378032 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim|bolainimiga:bolainimigaInstancia"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "xi inimigos\[3\].inim 32 10 " "Port \"xi\" on the entity instantiation of \"inimigos\[3\].inim\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "src/fileira.v" "inimigos\[3\].inim" { Text "/home/ec2022/ra260731/merge1/src/fileira.v" 113 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718551378032 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[3].inim"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "reiniciarJogo bolainimigaInstancia 32 1 " "Port \"reiniciarJogo\" on the entity instantiation of \"bolainimigaInstancia\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "src/inimigo.v" "bolainimigaInstancia" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718551378032 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim|bolainimiga:bolainimigaInstancia"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "xi bolainimigaInstancia 32 10 " "Port \"xi\" on the entity instantiation of \"bolainimigaInstancia\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "src/inimigo.v" "bolainimigaInstancia" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718551378032 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim|bolainimiga:bolainimigaInstancia"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "yi bolainimigaInstancia 32 10 " "Port \"yi\" on the entity instantiation of \"bolainimigaInstancia\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "src/inimigo.v" "bolainimigaInstancia" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718551378032 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim|bolainimiga:bolainimigaInstancia"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "xi inimigos\[2\].inim 32 10 " "Port \"xi\" on the entity instantiation of \"inimigos\[2\].inim\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "src/fileira.v" "inimigos\[2\].inim" { Text "/home/ec2022/ra260731/merge1/src/fileira.v" 113 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718551378033 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[2].inim"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "reiniciarJogo bolainimigaInstancia 32 1 " "Port \"reiniciarJogo\" on the entity instantiation of \"bolainimigaInstancia\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "src/inimigo.v" "bolainimigaInstancia" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718551378033 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim|bolainimiga:bolainimigaInstancia"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "xi bolainimigaInstancia 32 10 " "Port \"xi\" on the entity instantiation of \"bolainimigaInstancia\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "src/inimigo.v" "bolainimigaInstancia" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718551378033 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim|bolainimiga:bolainimigaInstancia"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "yi bolainimigaInstancia 32 10 " "Port \"yi\" on the entity instantiation of \"bolainimigaInstancia\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "src/inimigo.v" "bolainimigaInstancia" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718551378033 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim|bolainimiga:bolainimigaInstancia"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "xi inimigos\[1\].inim 32 10 " "Port \"xi\" on the entity instantiation of \"inimigos\[1\].inim\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "src/fileira.v" "inimigos\[1\].inim" { Text "/home/ec2022/ra260731/merge1/src/fileira.v" 113 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718551378033 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[1].inim"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "reiniciarJogo bolainimigaInstancia 32 1 " "Port \"reiniciarJogo\" on the entity instantiation of \"bolainimigaInstancia\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "src/inimigo.v" "bolainimigaInstancia" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718551378033 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim|bolainimiga:bolainimigaInstancia"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "xi bolainimigaInstancia 32 10 " "Port \"xi\" on the entity instantiation of \"bolainimigaInstancia\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "src/inimigo.v" "bolainimigaInstancia" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718551378033 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim|bolainimiga:bolainimigaInstancia"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "yi bolainimigaInstancia 32 10 " "Port \"yi\" on the entity instantiation of \"bolainimigaInstancia\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "src/inimigo.v" "bolainimigaInstancia" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718551378033 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim|bolainimiga:bolainimigaInstancia"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "xi inimigos\[0\].inim 32 10 " "Port \"xi\" on the entity instantiation of \"inimigos\[0\].inim\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "src/fileira.v" "inimigos\[0\].inim" { Text "/home/ec2022/ra260731/merge1/src/fileira.v" 113 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718551378034 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "reiniciarJogo bolainimigaInstancia 32 1 " "Port \"reiniciarJogo\" on the entity instantiation of \"bolainimigaInstancia\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "src/inimigo.v" "bolainimigaInstancia" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718551378035 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim|bolainimiga:bolainimigaInstancia"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "xi bolainimigaInstancia 32 10 " "Port \"xi\" on the entity instantiation of \"bolainimigaInstancia\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "src/inimigo.v" "bolainimigaInstancia" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718551378035 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim|bolainimiga:bolainimigaInstancia"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "yi bolainimigaInstancia 32 10 " "Port \"yi\" on the entity instantiation of \"bolainimigaInstancia\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "src/inimigo.v" "bolainimigaInstancia" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718551378035 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim|bolainimiga:bolainimigaInstancia"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "reiniciarJogo bolainimigaInstancia 32 1 " "Port \"reiniciarJogo\" on the entity instantiation of \"bolainimigaInstancia\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "src/inimigo.v" "bolainimigaInstancia" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718551378036 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim|bolainimiga:bolainimigaInstancia"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "xi bolainimigaInstancia 32 10 " "Port \"xi\" on the entity instantiation of \"bolainimigaInstancia\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "src/inimigo.v" "bolainimigaInstancia" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718551378036 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim|bolainimiga:bolainimigaInstancia"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "yi bolainimigaInstancia 32 10 " "Port \"yi\" on the entity instantiation of \"bolainimigaInstancia\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "src/inimigo.v" "bolainimigaInstancia" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718551378036 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim|bolainimiga:bolainimigaInstancia"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "reiniciarJogo bolainimigaInstancia 32 1 " "Port \"reiniciarJogo\" on the entity instantiation of \"bolainimigaInstancia\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "src/inimigo.v" "bolainimigaInstancia" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718551378036 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim|bolainimiga:bolainimigaInstancia"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "xi bolainimigaInstancia 32 10 " "Port \"xi\" on the entity instantiation of \"bolainimigaInstancia\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "src/inimigo.v" "bolainimigaInstancia" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718551378036 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim|bolainimiga:bolainimigaInstancia"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "yi bolainimigaInstancia 32 10 " "Port \"yi\" on the entity instantiation of \"bolainimigaInstancia\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "src/inimigo.v" "bolainimigaInstancia" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718551378036 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim|bolainimiga:bolainimigaInstancia"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "reiniciarJogo bolainimigaInstancia 32 1 " "Port \"reiniciarJogo\" on the entity instantiation of \"bolainimigaInstancia\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "src/inimigo.v" "bolainimigaInstancia" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718551378037 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim|bolainimiga:bolainimigaInstancia"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "xi bolainimigaInstancia 32 10 " "Port \"xi\" on the entity instantiation of \"bolainimigaInstancia\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "src/inimigo.v" "bolainimigaInstancia" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718551378037 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim|bolainimiga:bolainimigaInstancia"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "yi bolainimigaInstancia 32 10 " "Port \"yi\" on the entity instantiation of \"bolainimigaInstancia\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "src/inimigo.v" "bolainimigaInstancia" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718551378037 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim|bolainimiga:bolainimigaInstancia"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ul84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ul84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ul84 " "Found entity 1: altsyncram_ul84" {  } { { "db/altsyncram_ul84.tdf" "" { Text "/home/ec2022/ra260731/merge1/db/altsyncram_ul84.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718551379076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551379076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "/home/ec2022/ra260731/merge1/db/decode_8la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718551379162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551379162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ehb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ehb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ehb " "Found entity 1: mux_ehb" {  } { { "db/mux_ehb.tdf" "" { Text "/home/ec2022/ra260731/merge1/db/mux_ehb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718551379183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551379183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_clc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_clc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_clc " "Found entity 1: mux_clc" {  } { { "db/mux_clc.tdf" "" { Text "/home/ec2022/ra260731/merge1/db/mux_clc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718551379238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551379238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "/home/ec2022/ra260731/merge1/db/decode_vnf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718551379263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551379263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_b9i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_b9i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_b9i " "Found entity 1: cntr_b9i" {  } { { "db/cntr_b9i.tdf" "" { Text "/home/ec2022/ra260731/merge1/db/cntr_b9i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718551379299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551379299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f9c " "Found entity 1: cmpr_f9c" {  } { { "db/cmpr_f9c.tdf" "" { Text "/home/ec2022/ra260731/merge1/db/cmpr_f9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718551379319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551379319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_24j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_24j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_24j " "Found entity 1: cntr_24j" {  } { { "db/cntr_24j.tdf" "" { Text "/home/ec2022/ra260731/merge1/db/cntr_24j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718551379345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551379345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v8i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v8i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v8i " "Found entity 1: cntr_v8i" {  } { { "db/cntr_v8i.tdf" "" { Text "/home/ec2022/ra260731/merge1/db/cntr_v8i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718551379378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551379378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "/home/ec2022/ra260731/merge1/db/cmpr_d9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718551379398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551379398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "/home/ec2022/ra260731/merge1/db/cntr_kri.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718551379423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551379423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "/home/ec2022/ra260731/merge1/db/cmpr_99c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718551379443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551379443 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718551379827 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1718551379940 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.06.16.12:23:01 Progress: Loading sld3172de05/alt_sld_fab_wrapper_hw.tcl " "2024.06.16.12:23:01 Progress: Loading sld3172de05/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551381494 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551382450 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551382514 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551383054 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551383156 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551383255 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551383364 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551383367 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551383369 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1718551383999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3172de05/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3172de05/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld3172de05/alt_sld_fab.v" "" { Text "/home/ec2022/ra260731/merge1/db/ip/sld3172de05/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718551384187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551384187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/ec2022/ra260731/merge1/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718551384262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551384262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/ec2022/ra260731/merge1/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718551384263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551384263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/ec2022/ra260731/merge1/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718551384328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551384328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/ec2022/ra260731/merge1/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718551384401 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/ec2022/ra260731/merge1/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718551384401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551384401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/ec2022/ra260731/merge1/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718551384466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551384466 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "30 " "Inferred 30 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tela:telaInstancia\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tela:telaInstancia\|Div1\"" {  } { { "src/tela.v" "Div1" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 247 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718551387083 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tela:telaInstancia\|buffer:buffers_coracao\[2\].coracao_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tela:telaInstancia\|buffer:buffers_coracao\[2\].coracao_inst\|Div0\"" {  } { { "src/buffer.v" "Div0" { Text "/home/ec2022/ra260731/merge1/src/buffer.v" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718551387083 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tela:telaInstancia\|buffer:buffers_coracao\[2\].coracao_inst\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tela:telaInstancia\|buffer:buffers_coracao\[2\].coracao_inst\|Div1\"" {  } { { "src/buffer.v" "Div1" { Text "/home/ec2022/ra260731/merge1/src/buffer.v" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718551387083 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tela:telaInstancia\|buffer:buffers_coracao\[1\].coracao_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tela:telaInstancia\|buffer:buffers_coracao\[1\].coracao_inst\|Div0\"" {  } { { "src/buffer.v" "Div0" { Text "/home/ec2022/ra260731/merge1/src/buffer.v" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718551387083 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tela:telaInstancia\|buffer:buffers_coracao\[1\].coracao_inst\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tela:telaInstancia\|buffer:buffers_coracao\[1\].coracao_inst\|Div1\"" {  } { { "src/buffer.v" "Div1" { Text "/home/ec2022/ra260731/merge1/src/buffer.v" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718551387083 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tela:telaInstancia\|buffer:buffers_coracao\[0\].coracao_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tela:telaInstancia\|buffer:buffers_coracao\[0\].coracao_inst\|Div0\"" {  } { { "src/buffer.v" "Div0" { Text "/home/ec2022/ra260731/merge1/src/buffer.v" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718551387083 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tela:telaInstancia\|buffer:buffers_coracao\[0\].coracao_inst\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tela:telaInstancia\|buffer:buffers_coracao\[0\].coracao_inst\|Div1\"" {  } { { "src/buffer.v" "Div1" { Text "/home/ec2022/ra260731/merge1/src/buffer.v" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718551387083 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tela:telaInstancia\|buffer:buffer_nave\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tela:telaInstancia\|buffer:buffer_nave\|Div0\"" {  } { { "src/buffer.v" "Div0" { Text "/home/ec2022/ra260731/merge1/src/buffer.v" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718551387083 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tela:telaInstancia\|buffer:buffer_nave\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tela:telaInstancia\|buffer:buffer_nave\|Div1\"" {  } { { "src/buffer.v" "Div1" { Text "/home/ec2022/ra260731/merge1/src/buffer.v" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718551387083 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tela:telaInstancia\|buffer:buffers\[9\].inimigo_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tela:telaInstancia\|buffer:buffers\[9\].inimigo_inst\|Div0\"" {  } { { "src/buffer.v" "Div0" { Text "/home/ec2022/ra260731/merge1/src/buffer.v" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718551387083 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tela:telaInstancia\|buffer:buffers\[9\].inimigo_inst\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tela:telaInstancia\|buffer:buffers\[9\].inimigo_inst\|Div1\"" {  } { { "src/buffer.v" "Div1" { Text "/home/ec2022/ra260731/merge1/src/buffer.v" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718551387083 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tela:telaInstancia\|buffer:buffers\[8\].inimigo_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tela:telaInstancia\|buffer:buffers\[8\].inimigo_inst\|Div0\"" {  } { { "src/buffer.v" "Div0" { Text "/home/ec2022/ra260731/merge1/src/buffer.v" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718551387083 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tela:telaInstancia\|buffer:buffers\[8\].inimigo_inst\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tela:telaInstancia\|buffer:buffers\[8\].inimigo_inst\|Div1\"" {  } { { "src/buffer.v" "Div1" { Text "/home/ec2022/ra260731/merge1/src/buffer.v" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718551387083 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tela:telaInstancia\|buffer:buffers\[7\].inimigo_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tela:telaInstancia\|buffer:buffers\[7\].inimigo_inst\|Div0\"" {  } { { "src/buffer.v" "Div0" { Text "/home/ec2022/ra260731/merge1/src/buffer.v" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718551387083 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tela:telaInstancia\|buffer:buffers\[7\].inimigo_inst\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tela:telaInstancia\|buffer:buffers\[7\].inimigo_inst\|Div1\"" {  } { { "src/buffer.v" "Div1" { Text "/home/ec2022/ra260731/merge1/src/buffer.v" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718551387083 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tela:telaInstancia\|buffer:buffers\[6\].inimigo_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tela:telaInstancia\|buffer:buffers\[6\].inimigo_inst\|Div0\"" {  } { { "src/buffer.v" "Div0" { Text "/home/ec2022/ra260731/merge1/src/buffer.v" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718551387083 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tela:telaInstancia\|buffer:buffers\[6\].inimigo_inst\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tela:telaInstancia\|buffer:buffers\[6\].inimigo_inst\|Div1\"" {  } { { "src/buffer.v" "Div1" { Text "/home/ec2022/ra260731/merge1/src/buffer.v" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718551387083 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tela:telaInstancia\|buffer:buffers\[5\].inimigo_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tela:telaInstancia\|buffer:buffers\[5\].inimigo_inst\|Div0\"" {  } { { "src/buffer.v" "Div0" { Text "/home/ec2022/ra260731/merge1/src/buffer.v" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718551387083 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tela:telaInstancia\|buffer:buffers\[5\].inimigo_inst\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tela:telaInstancia\|buffer:buffers\[5\].inimigo_inst\|Div1\"" {  } { { "src/buffer.v" "Div1" { Text "/home/ec2022/ra260731/merge1/src/buffer.v" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718551387083 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tela:telaInstancia\|buffer:buffers\[4\].inimigo_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tela:telaInstancia\|buffer:buffers\[4\].inimigo_inst\|Div0\"" {  } { { "src/buffer.v" "Div0" { Text "/home/ec2022/ra260731/merge1/src/buffer.v" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718551387083 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tela:telaInstancia\|buffer:buffers\[4\].inimigo_inst\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tela:telaInstancia\|buffer:buffers\[4\].inimigo_inst\|Div1\"" {  } { { "src/buffer.v" "Div1" { Text "/home/ec2022/ra260731/merge1/src/buffer.v" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718551387083 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tela:telaInstancia\|buffer:buffers\[3\].inimigo_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tela:telaInstancia\|buffer:buffers\[3\].inimigo_inst\|Div0\"" {  } { { "src/buffer.v" "Div0" { Text "/home/ec2022/ra260731/merge1/src/buffer.v" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718551387083 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tela:telaInstancia\|buffer:buffers\[3\].inimigo_inst\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tela:telaInstancia\|buffer:buffers\[3\].inimigo_inst\|Div1\"" {  } { { "src/buffer.v" "Div1" { Text "/home/ec2022/ra260731/merge1/src/buffer.v" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718551387083 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tela:telaInstancia\|buffer:buffers\[2\].inimigo_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tela:telaInstancia\|buffer:buffers\[2\].inimigo_inst\|Div0\"" {  } { { "src/buffer.v" "Div0" { Text "/home/ec2022/ra260731/merge1/src/buffer.v" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718551387083 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tela:telaInstancia\|buffer:buffers\[2\].inimigo_inst\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tela:telaInstancia\|buffer:buffers\[2\].inimigo_inst\|Div1\"" {  } { { "src/buffer.v" "Div1" { Text "/home/ec2022/ra260731/merge1/src/buffer.v" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718551387083 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tela:telaInstancia\|buffer:buffers\[1\].inimigo_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tela:telaInstancia\|buffer:buffers\[1\].inimigo_inst\|Div0\"" {  } { { "src/buffer.v" "Div0" { Text "/home/ec2022/ra260731/merge1/src/buffer.v" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718551387083 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tela:telaInstancia\|buffer:buffers\[1\].inimigo_inst\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tela:telaInstancia\|buffer:buffers\[1\].inimigo_inst\|Div1\"" {  } { { "src/buffer.v" "Div1" { Text "/home/ec2022/ra260731/merge1/src/buffer.v" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718551387083 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tela:telaInstancia\|buffer:buffers\[0\].inimigo_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tela:telaInstancia\|buffer:buffers\[0\].inimigo_inst\|Div0\"" {  } { { "src/buffer.v" "Div0" { Text "/home/ec2022/ra260731/merge1/src/buffer.v" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718551387083 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tela:telaInstancia\|buffer:buffers\[0\].inimigo_inst\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tela:telaInstancia\|buffer:buffers\[0\].inimigo_inst\|Div1\"" {  } { { "src/buffer.v" "Div1" { Text "/home/ec2022/ra260731/merge1/src/buffer.v" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718551387083 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tela:telaInstancia\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tela:telaInstancia\|Div0\"" {  } { { "src/tela.v" "Div0" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 247 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718551387083 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1718551387083 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tela:telaInstancia\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"tela:telaInstancia\|lpm_divide:Div1\"" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 247 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718551387106 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tela:telaInstancia\|lpm_divide:Div1 " "Instantiated megafunction \"tela:telaInstancia\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718551387106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718551387106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718551387106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718551387106 ""}  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 247 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718551387106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jbm " "Found entity 1: lpm_divide_jbm" {  } { { "db/lpm_divide_jbm.tdf" "" { Text "/home/ec2022/ra260731/merge1/db/lpm_divide_jbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718551387124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551387124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_plh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_plh " "Found entity 1: sign_div_unsign_plh" {  } { { "db/sign_div_unsign_plh.tdf" "" { Text "/home/ec2022/ra260731/merge1/db/sign_div_unsign_plh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718551387128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551387128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ove.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ove " "Found entity 1: alt_u_div_ove" {  } { { "db/alt_u_div_ove.tdf" "" { Text "/home/ec2022/ra260731/merge1/db/alt_u_div_ove.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718551387141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551387141 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tela:telaInstancia\|buffer:buffers_coracao\[2\].coracao_inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"tela:telaInstancia\|buffer:buffers_coracao\[2\].coracao_inst\|lpm_divide:Div0\"" {  } { { "src/buffer.v" "" { Text "/home/ec2022/ra260731/merge1/src/buffer.v" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718551387171 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tela:telaInstancia\|buffer:buffers_coracao\[2\].coracao_inst\|lpm_divide:Div0 " "Instantiated megafunction \"tela:telaInstancia\|buffer:buffers_coracao\[2\].coracao_inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718551387171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718551387171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718551387171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718551387171 ""}  } { { "src/buffer.v" "" { Text "/home/ec2022/ra260731/merge1/src/buffer.v" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718551387171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ebm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ebm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ebm " "Found entity 1: lpm_divide_ebm" {  } { { "db/lpm_divide_ebm.tdf" "" { Text "/home/ec2022/ra260731/merge1/db/lpm_divide_ebm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718551387189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551387189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "/home/ec2022/ra260731/merge1/db/sign_div_unsign_klh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718551387193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551387193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eve " "Found entity 1: alt_u_div_eve" {  } { { "db/alt_u_div_eve.tdf" "" { Text "/home/ec2022/ra260731/merge1/db/alt_u_div_eve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718551387198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551387198 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tela:telaInstancia\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"tela:telaInstancia\|lpm_divide:Div0\"" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 247 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718551387270 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tela:telaInstancia\|lpm_divide:Div0 " "Instantiated megafunction \"tela:telaInstancia\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718551387270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718551387270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718551387270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718551387270 ""}  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge1/src/tela.v" 247 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718551387270 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1718551387822 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "src/inimigo.v" "" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 68 -1 0 } } { "src/bola.v" "" { Text "/home/ec2022/ra260731/merge1/src/bola.v" 30 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1718551387917 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1718551387917 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "entities:entitiesInstancia\|bola:bolaAliada\|x\[1\] entities:entitiesInstancia\|bola:bolaAliada\|x\[1\]~_emulated entities:entitiesInstancia\|bola:bolaAliada\|x\[1\]~1 " "Register \"entities:entitiesInstancia\|bola:bolaAliada\|x\[1\]\" is converted into an equivalent circuit using register \"entities:entitiesInstancia\|bola:bolaAliada\|x\[1\]~_emulated\" and latch \"entities:entitiesInstancia\|bola:bolaAliada\|x\[1\]~1\"" {  } { { "src/bola.v" "" { Text "/home/ec2022/ra260731/merge1/src/bola.v" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1718551387918 "|projeto|entities:entitiesInstancia|bola:bolaAliada|x[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "entities:entitiesInstancia\|bola:bolaAliada\|x\[2\] entities:entitiesInstancia\|bola:bolaAliada\|x\[2\]~_emulated entities:entitiesInstancia\|bola:bolaAliada\|x\[2\]~5 " "Register \"entities:entitiesInstancia\|bola:bolaAliada\|x\[2\]\" is converted into an equivalent circuit using register \"entities:entitiesInstancia\|bola:bolaAliada\|x\[2\]~_emulated\" and latch \"entities:entitiesInstancia\|bola:bolaAliada\|x\[2\]~5\"" {  } { { "src/bola.v" "" { Text "/home/ec2022/ra260731/merge1/src/bola.v" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1718551387918 "|projeto|entities:entitiesInstancia|bola:bolaAliada|x[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "entities:entitiesInstancia\|bola:bolaAliada\|x\[3\] entities:entitiesInstancia\|bola:bolaAliada\|x\[3\]~_emulated entities:entitiesInstancia\|bola:bolaAliada\|x\[3\]~9 " "Register \"entities:entitiesInstancia\|bola:bolaAliada\|x\[3\]\" is converted into an equivalent circuit using register \"entities:entitiesInstancia\|bola:bolaAliada\|x\[3\]~_emulated\" and latch \"entities:entitiesInstancia\|bola:bolaAliada\|x\[3\]~9\"" {  } { { "src/bola.v" "" { Text "/home/ec2022/ra260731/merge1/src/bola.v" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1718551387918 "|projeto|entities:entitiesInstancia|bola:bolaAliada|x[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "entities:entitiesInstancia\|frota:frota_instancia\|fileira:fileira_inst\[1\].fileira_inst\|inimigo:inimigos\[0\].inim\|sentidoAtual entities:entitiesInstancia\|frota:frota_instancia\|fileira:fileira_inst\[1\].fileira_inst\|inimigo:inimigos\[0\].inim\|sentidoAtual~_emulated entities:entitiesInstancia\|frota:frota_instancia\|fileira:fileira_inst\[1\].fileira_inst\|inimigo:inimigos\[0\].inim\|sentidoAtual~1 " "Register \"entities:entitiesInstancia\|frota:frota_instancia\|fileira:fileira_inst\[1\].fileira_inst\|inimigo:inimigos\[0\].inim\|sentidoAtual\" is converted into an equivalent circuit using register \"entities:entitiesInstancia\|frota:frota_instancia\|fileira:fileira_inst\[1\].fileira_inst\|inimigo:inimigos\[0\].inim\|sentidoAtual~_emulated\" and latch \"entities:entitiesInstancia\|frota:frota_instancia\|fileira:fileira_inst\[1\].fileira_inst\|inimigo:inimigos\[0\].inim\|sentidoAtual~1\"" {  } { { "src/inimigo.v" "" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 57 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1718551387918 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[1].fileira_inst|inimigo:inimigos[0].inim|sentidoAtual"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "entities:entitiesInstancia\|bola:bolaAliada\|x\[9\] entities:entitiesInstancia\|bola:bolaAliada\|x\[9\]~_emulated entities:entitiesInstancia\|bola:bolaAliada\|x\[9\]~13 " "Register \"entities:entitiesInstancia\|bola:bolaAliada\|x\[9\]\" is converted into an equivalent circuit using register \"entities:entitiesInstancia\|bola:bolaAliada\|x\[9\]~_emulated\" and latch \"entities:entitiesInstancia\|bola:bolaAliada\|x\[9\]~13\"" {  } { { "src/bola.v" "" { Text "/home/ec2022/ra260731/merge1/src/bola.v" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1718551387918 "|projeto|entities:entitiesInstancia|bola:bolaAliada|x[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "entities:entitiesInstancia\|bola:bolaAliada\|x\[8\] entities:entitiesInstancia\|bola:bolaAliada\|x\[8\]~_emulated entities:entitiesInstancia\|bola:bolaAliada\|x\[8\]~17 " "Register \"entities:entitiesInstancia\|bola:bolaAliada\|x\[8\]\" is converted into an equivalent circuit using register \"entities:entitiesInstancia\|bola:bolaAliada\|x\[8\]~_emulated\" and latch \"entities:entitiesInstancia\|bola:bolaAliada\|x\[8\]~17\"" {  } { { "src/bola.v" "" { Text "/home/ec2022/ra260731/merge1/src/bola.v" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1718551387918 "|projeto|entities:entitiesInstancia|bola:bolaAliada|x[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "entities:entitiesInstancia\|bola:bolaAliada\|x\[7\] entities:entitiesInstancia\|bola:bolaAliada\|x\[7\]~_emulated entities:entitiesInstancia\|bola:bolaAliada\|x\[7\]~21 " "Register \"entities:entitiesInstancia\|bola:bolaAliada\|x\[7\]\" is converted into an equivalent circuit using register \"entities:entitiesInstancia\|bola:bolaAliada\|x\[7\]~_emulated\" and latch \"entities:entitiesInstancia\|bola:bolaAliada\|x\[7\]~21\"" {  } { { "src/bola.v" "" { Text "/home/ec2022/ra260731/merge1/src/bola.v" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1718551387918 "|projeto|entities:entitiesInstancia|bola:bolaAliada|x[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "entities:entitiesInstancia\|bola:bolaAliada\|x\[6\] entities:entitiesInstancia\|bola:bolaAliada\|x\[6\]~_emulated entities:entitiesInstancia\|bola:bolaAliada\|x\[6\]~25 " "Register \"entities:entitiesInstancia\|bola:bolaAliada\|x\[6\]\" is converted into an equivalent circuit using register \"entities:entitiesInstancia\|bola:bolaAliada\|x\[6\]~_emulated\" and latch \"entities:entitiesInstancia\|bola:bolaAliada\|x\[6\]~25\"" {  } { { "src/bola.v" "" { Text "/home/ec2022/ra260731/merge1/src/bola.v" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1718551387918 "|projeto|entities:entitiesInstancia|bola:bolaAliada|x[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "entities:entitiesInstancia\|bola:bolaAliada\|x\[5\] entities:entitiesInstancia\|bola:bolaAliada\|x\[5\]~_emulated entities:entitiesInstancia\|bola:bolaAliada\|x\[5\]~29 " "Register \"entities:entitiesInstancia\|bola:bolaAliada\|x\[5\]\" is converted into an equivalent circuit using register \"entities:entitiesInstancia\|bola:bolaAliada\|x\[5\]~_emulated\" and latch \"entities:entitiesInstancia\|bola:bolaAliada\|x\[5\]~29\"" {  } { { "src/bola.v" "" { Text "/home/ec2022/ra260731/merge1/src/bola.v" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1718551387918 "|projeto|entities:entitiesInstancia|bola:bolaAliada|x[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "entities:entitiesInstancia\|bola:bolaAliada\|x\[4\] entities:entitiesInstancia\|bola:bolaAliada\|x\[4\]~_emulated entities:entitiesInstancia\|bola:bolaAliada\|x\[4\]~33 " "Register \"entities:entitiesInstancia\|bola:bolaAliada\|x\[4\]\" is converted into an equivalent circuit using register \"entities:entitiesInstancia\|bola:bolaAliada\|x\[4\]~_emulated\" and latch \"entities:entitiesInstancia\|bola:bolaAliada\|x\[4\]~33\"" {  } { { "src/bola.v" "" { Text "/home/ec2022/ra260731/merge1/src/bola.v" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1718551387918 "|projeto|entities:entitiesInstancia|bola:bolaAliada|x[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "entities:entitiesInstancia\|frota:frota_instancia\|fileira:fileira_inst\[0\].fileira_inst\|inimigo:inimigos\[0\].inim\|sentidoAtual entities:entitiesInstancia\|frota:frota_instancia\|fileira:fileira_inst\[0\].fileira_inst\|inimigo:inimigos\[0\].inim\|sentidoAtual~_emulated entities:entitiesInstancia\|frota:frota_instancia\|fileira:fileira_inst\[0\].fileira_inst\|inimigo:inimigos\[0\].inim\|sentidoAtual~1 " "Register \"entities:entitiesInstancia\|frota:frota_instancia\|fileira:fileira_inst\[0\].fileira_inst\|inimigo:inimigos\[0\].inim\|sentidoAtual\" is converted into an equivalent circuit using register \"entities:entitiesInstancia\|frota:frota_instancia\|fileira:fileira_inst\[0\].fileira_inst\|inimigo:inimigos\[0\].inim\|sentidoAtual~_emulated\" and latch \"entities:entitiesInstancia\|frota:frota_instancia\|fileira:fileira_inst\[0\].fileira_inst\|inimigo:inimigos\[0\].inim\|sentidoAtual~1\"" {  } { { "src/inimigo.v" "" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 57 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1718551387918 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[0].fileira_inst|inimigo:inimigos[0].inim|sentidoAtual"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "entities:entitiesInstancia\|frota:frota_instancia\|fileira:fileira_inst\[2\].fileira_inst\|inimigo:inimigos\[0\].inim\|sentidoAtual entities:entitiesInstancia\|frota:frota_instancia\|fileira:fileira_inst\[2\].fileira_inst\|inimigo:inimigos\[0\].inim\|sentidoAtual~_emulated entities:entitiesInstancia\|frota:frota_instancia\|fileira:fileira_inst\[2\].fileira_inst\|inimigo:inimigos\[0\].inim\|sentidoAtual~1 " "Register \"entities:entitiesInstancia\|frota:frota_instancia\|fileira:fileira_inst\[2\].fileira_inst\|inimigo:inimigos\[0\].inim\|sentidoAtual\" is converted into an equivalent circuit using register \"entities:entitiesInstancia\|frota:frota_instancia\|fileira:fileira_inst\[2\].fileira_inst\|inimigo:inimigos\[0\].inim\|sentidoAtual~_emulated\" and latch \"entities:entitiesInstancia\|frota:frota_instancia\|fileira:fileira_inst\[2\].fileira_inst\|inimigo:inimigos\[0\].inim\|sentidoAtual~1\"" {  } { { "src/inimigo.v" "" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 57 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1718551387918 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[2].fileira_inst|inimigo:inimigos[0].inim|sentidoAtual"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "entities:entitiesInstancia\|frota:frota_instancia\|fileira:fileira_inst\[3\].fileira_inst\|inimigo:inimigos\[0\].inim\|sentidoAtual entities:entitiesInstancia\|frota:frota_instancia\|fileira:fileira_inst\[3\].fileira_inst\|inimigo:inimigos\[0\].inim\|sentidoAtual~_emulated entities:entitiesInstancia\|frota:frota_instancia\|fileira:fileira_inst\[3\].fileira_inst\|inimigo:inimigos\[0\].inim\|sentidoAtual~1 " "Register \"entities:entitiesInstancia\|frota:frota_instancia\|fileira:fileira_inst\[3\].fileira_inst\|inimigo:inimigos\[0\].inim\|sentidoAtual\" is converted into an equivalent circuit using register \"entities:entitiesInstancia\|frota:frota_instancia\|fileira:fileira_inst\[3\].fileira_inst\|inimigo:inimigos\[0\].inim\|sentidoAtual~_emulated\" and latch \"entities:entitiesInstancia\|frota:frota_instancia\|fileira:fileira_inst\[3\].fileira_inst\|inimigo:inimigos\[0\].inim\|sentidoAtual~1\"" {  } { { "src/inimigo.v" "" { Text "/home/ec2022/ra260731/merge1/src/inimigo.v" 57 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1718551387918 "|projeto|entities:entitiesInstancia|frota:frota_instancia|fileira:fileira_inst[3].fileira_inst|inimigo:inimigos[0].inim|sentidoAtual"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1718551387918 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N VCC " "Pin \"VGA_BLANK_N\" is stuck at VCC" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge1/src/projeto.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718551398935 "|projeto|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge1/src/projeto.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718551398935 "|projeto|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge1/src/projeto.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718551398935 "|projeto|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge1/src/projeto.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718551398935 "|projeto|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge1/src/projeto.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718551398935 "|projeto|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge1/src/projeto.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718551398935 "|projeto|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge1/src/projeto.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718551398935 "|projeto|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge1/src/projeto.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718551398935 "|projeto|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge1/src/projeto.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718551398935 "|projeto|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge1/src/projeto.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718551398935 "|projeto|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1718551398935 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718551399170 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "35 " "35 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1718551410510 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ec2022/ra260731/merge1/output_files/projeto.map.smsg " "Generated suppressed messages file /home/ec2022/ra260731/merge1/output_files/projeto.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551410791 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 37 102 0 0 65 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 37 of its 102 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 65 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1718551411890 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1718551412157 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718551412157 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge1/src/projeto.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718551412579 "|projeto|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge1/src/projeto.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718551412579 "|projeto|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge1/src/projeto.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718551412579 "|projeto|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge1/src/projeto.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718551412579 "|projeto|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge1/src/projeto.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718551412579 "|projeto|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge1/src/projeto.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718551412579 "|projeto|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge1/src/projeto.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718551412579 "|projeto|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge1/src/projeto.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718551412579 "|projeto|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge1/src/projeto.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718551412579 "|projeto|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge1/src/projeto.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718551412579 "|projeto|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1718551412579 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9735 " "Implemented 9735 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1718551412595 ""} { "Info" "ICUT_CUT_TM_OPINS" "47 " "Implemented 47 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1718551412595 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9329 " "Implemented 9329 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1718551412595 ""} { "Info" "ICUT_CUT_TM_RAMS" "272 " "Implemented 272 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1718551412595 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "68 " "Implemented 68 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1718551412595 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1718551412595 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 215 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 215 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1530 " "Peak virtual memory: 1530 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718551412636 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 16 12:23:32 2024 " "Processing ended: Sun Jun 16 12:23:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718551412636 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718551412636 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718551412636 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1718551412636 ""}
