result/control_tower_probe_cache.1.oracleGeneral.sample10.zst FIFO cache size       26, 96320262 req, miss ratio 0.7840, byte miss ratio 0.7840
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst FIFO cache size       80, 96320262 req, miss ratio 0.5290, byte miss ratio 0.5290
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst FIFO cache size      268, 96320262 req, miss ratio 0.4930, byte miss ratio 0.4930
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst FIFO cache size      806, 96320262 req, miss ratio 0.4808, byte miss ratio 0.4808
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst FIFO cache size     2686, 96320262 req, miss ratio 0.4217, byte miss ratio 0.4217
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst FIFO cache size     5373, 96320262 req, miss ratio 0.2732, byte miss ratio 0.2732
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst FIFO cache size    10747, 96320262 req, miss ratio 0.0651, byte miss ratio 0.0651
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst FIFO cache size    21495, 96320262 req, miss ratio 0.0016, byte miss ratio 0.0016
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst Clock cache size       26, 96320262 req, miss ratio 0.8196, byte miss ratio 0.8196
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst Clock cache size       80, 96320262 req, miss ratio 0.6248, byte miss ratio 0.6248
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst Clock cache size      268, 96320262 req, miss ratio 0.4923, byte miss ratio 0.4923
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst Clock cache size      806, 96320262 req, miss ratio 0.4797, byte miss ratio 0.4797
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst Clock cache size     2686, 96320262 req, miss ratio 0.4190, byte miss ratio 0.4190
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst Clock cache size     5373, 96320262 req, miss ratio 0.2746, byte miss ratio 0.2746
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst Clock cache size    10747, 96320262 req, miss ratio 0.0339, byte miss ratio 0.0339
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst Clock cache size    21495, 96320262 req, miss ratio 0.0005, byte miss ratio 0.0005
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst LRU cache size       26, 96320262 req, miss ratio 0.8039, byte miss ratio 0.8039
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst LRU cache size       80, 96320262 req, miss ratio 0.5686, byte miss ratio 0.5686
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst LRU cache size      268, 96320262 req, miss ratio 0.4909, byte miss ratio 0.4909
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst LRU cache size      806, 96320262 req, miss ratio 0.4794, byte miss ratio 0.4794
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst LRU cache size     2686, 96320262 req, miss ratio 0.4161, byte miss ratio 0.4161
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst LRU cache size     5373, 96320262 req, miss ratio 0.2642, byte miss ratio 0.2642
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst LRU cache size    10747, 96320262 req, miss ratio 0.0315, byte miss ratio 0.0315
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst LRU cache size    21495, 96320262 req, miss ratio 0.0005, byte miss ratio 0.0005
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst ARC cache size       26, 96320262 req, miss ratio 0.7301, byte miss ratio 0.7301
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst ARC cache size       80, 96320262 req, miss ratio 0.5069, byte miss ratio 0.5069
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst ARC cache size      268, 96320262 req, miss ratio 0.4949, byte miss ratio 0.4949
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst ARC cache size      806, 96320262 req, miss ratio 0.4886, byte miss ratio 0.4886
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst ARC cache size     2686, 96320262 req, miss ratio 0.4375, byte miss ratio 0.4375
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst ARC cache size     5373, 96320262 req, miss ratio 0.2780, byte miss ratio 0.2780
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst ARC cache size    10747, 96320262 req, miss ratio 0.0316, byte miss ratio 0.0316
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst ARC cache size    21495, 96320262 req, miss ratio 0.0005, byte miss ratio 0.0005
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst LHD cache size       26, 96320262 req, miss ratio 0.7535, byte miss ratio 0.7535
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst LHD cache size       80, 96320262 req, miss ratio 0.5066, byte miss ratio 0.5066
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst LHD cache size      268, 96320262 req, miss ratio 0.4891, byte miss ratio 0.4891
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst LHD cache size      806, 96320262 req, miss ratio 0.4441, byte miss ratio 0.4441
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst LHD cache size     2686, 96320262 req, miss ratio 0.3236, byte miss ratio 0.3236
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst LHD cache size     5373, 96320262 req, miss ratio 0.1867, byte miss ratio 0.1867
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst LHD cache size    10747, 96320262 req, miss ratio 0.0337, byte miss ratio 0.0337
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst LHD cache size    21495, 96320262 req, miss ratio 0.0006, byte miss ratio 0.0006
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst LIRS cache size       26, 96320262 req, miss ratio 0.9967, byte miss ratio 0.9967
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst LIRS cache size       80, 96320262 req, miss ratio 0.9885, byte miss ratio 0.9885
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst LIRS cache size      268, 96320262 req, miss ratio 0.9629, byte miss ratio 0.9629
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst LIRS cache size      806, 96320262 req, miss ratio 0.8834, byte miss ratio 0.8834
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst LIRS cache size     2686, 96320262 req, miss ratio 0.6239, byte miss ratio 0.6239
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst LIRS cache size     5373, 96320262 req, miss ratio 0.2814, byte miss ratio 0.2814
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst LIRS cache size    10747, 96320262 req, miss ratio 0.0315, byte miss ratio 0.0315
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst LIRS cache size    21495, 96320262 req, miss ratio 0.0005, byte miss ratio 0.0005
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst LeCaR cache size       26, 96320262 req, miss ratio 0.8132, byte miss ratio 0.8132
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst LeCaR cache size       80, 96320262 req, miss ratio 0.5797, byte miss ratio 0.5797
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst LeCaR cache size      268, 96320262 req, miss ratio 0.4920, byte miss ratio 0.4920
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst LeCaR cache size      806, 96320262 req, miss ratio 0.4813, byte miss ratio 0.4813
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst LeCaR cache size     2686, 96320262 req, miss ratio 0.4236, byte miss ratio 0.4236
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst LeCaR cache size     5373, 96320262 req, miss ratio 0.2711, byte miss ratio 0.2711
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst LeCaR cache size    10747, 96320262 req, miss ratio 0.0323, byte miss ratio 0.0323
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst LeCaR cache size    21495, 96320262 req, miss ratio 0.0005, byte miss ratio 0.0005
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst clock2 cache size       26, 96320262 req, miss ratio 0.8196, byte miss ratio 0.8196
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst clock2 cache size       80, 96320262 req, miss ratio 0.6249, byte miss ratio 0.6249
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst clock2 cache size      268, 96320262 req, miss ratio 0.4922, byte miss ratio 0.4922
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst clock2 cache size      806, 96320262 req, miss ratio 0.4781, byte miss ratio 0.4781
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst clock2 cache size     2686, 96320262 req, miss ratio 0.4058, byte miss ratio 0.4058
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst clock2 cache size     5373, 96320262 req, miss ratio 0.2430, byte miss ratio 0.2430
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst clock2 cache size    10747, 96320262 req, miss ratio 0.0307, byte miss ratio 0.0307
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst clock2 cache size    21495, 96320262 req, miss ratio 0.0005, byte miss ratio 0.0005
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst Cacheus cache size       26, 96320262 req, miss ratio 0.9038, byte miss ratio 0.9038
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst Cacheus cache size       80, 96320262 req, miss ratio 0.7950, byte miss ratio 0.7950
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst Cacheus cache size      268, 96320262 req, miss ratio 0.4954, byte miss ratio 0.4954
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst Cacheus cache size      806, 96320262 req, miss ratio 0.4893, byte miss ratio 0.4893
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst Cacheus cache size     2686, 96320262 req, miss ratio 0.4611, byte miss ratio 0.4611
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst Cacheus cache size     5373, 96320262 req, miss ratio 0.2640, byte miss ratio 0.2640
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst Cacheus cache size    10747, 96320262 req, miss ratio 0.0316, byte miss ratio 0.0316
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst Cacheus cache size    21495, 96320262 req, miss ratio 0.0005, byte miss ratio 0.0005
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst S3FIFO-1 cache size       26, 96320262 req, miss ratio 0.9878, byte miss ratio 0.9878
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst S3FIFO-1 cache size       80, 96320262 req, miss ratio 0.8769, byte miss ratio 0.8769
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst S3FIFO-1 cache size      268, 96320262 req, miss ratio 0.6841, byte miss ratio 0.6841
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst S3FIFO-1 cache size      806, 96320262 req, miss ratio 0.4875, byte miss ratio 0.4875
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst S3FIFO-1 cache size     2686, 96320262 req, miss ratio 0.3844, byte miss ratio 0.3844
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst S3FIFO-1 cache size     5373, 96320262 req, miss ratio 0.2242, byte miss ratio 0.2242
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst S3FIFO-1 cache size    10747, 96320262 req, miss ratio 0.0306, byte miss ratio 0.0306
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst S3FIFO-1 cache size    21495, 96320262 req, miss ratio 0.0005, byte miss ratio 0.0005
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst S3FIFO-d-1 cache size       26, 96320262 req, miss ratio 0.7211, byte miss ratio 0.7211
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst S3FIFO-d-1 cache size       80, 96320262 req, miss ratio 0.5344, byte miss ratio 0.5344
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst S3FIFO-d-1 cache size      268, 96320262 req, miss ratio 0.4919, byte miss ratio 0.4919
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst S3FIFO-d-1 cache size      806, 96320262 req, miss ratio 0.4776, byte miss ratio 0.4776
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst S3FIFO-d-1 cache size     2686, 96320262 req, miss ratio 0.3839, byte miss ratio 0.3839
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst S3FIFO-d-1 cache size     5373, 96320262 req, miss ratio 0.2315, byte miss ratio 0.2315
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst S3FIFO-d-1 cache size    10747, 96320262 req, miss ratio 0.0400, byte miss ratio 0.0400
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst S3FIFO-d-1 cache size    21495, 96320262 req, miss ratio 0.0005, byte miss ratio 0.0005
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst LRB cache size       26, 96320262 req, miss ratio 0.6059, byte miss ratio 0.6059
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst LRB cache size       80, 96320262 req, miss ratio 0.5224, byte miss ratio 0.5224
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst LRB cache size      268, 96320262 req, miss ratio 0.4892, byte miss ratio 0.4892
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst LRB cache size      806, 96320262 req, miss ratio 0.4186, byte miss ratio 0.4186
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst LRB cache size     2686, 96320262 req, miss ratio 0.2741, byte miss ratio 0.2741
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst LRB cache size     5373, 96320262 req, miss ratio 0.1507, byte miss ratio 0.1507
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst LRB cache size    10747, 96320262 req, miss ratio 0.0283, byte miss ratio 0.0283
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst LRB cache size    21495, 96320262 req, miss ratio 0.0005, byte miss ratio 0.0005
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst B-LRU cache size       26, 96320262 req, miss ratio 0.8039, byte miss ratio 0.8039
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst B-LRU cache size       80, 96320262 req, miss ratio 0.5688, byte miss ratio 0.5688
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst B-LRU cache size      268, 96320262 req, miss ratio 0.4912, byte miss ratio 0.4912
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst B-LRU cache size      806, 96320262 req, miss ratio 0.4796, byte miss ratio 0.4796
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst B-LRU cache size     2686, 96320262 req, miss ratio 0.4164, byte miss ratio 0.4164
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst B-LRU cache size     5373, 96320262 req, miss ratio 0.2645, byte miss ratio 0.2645
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst B-LRU cache size    10747, 96320262 req, miss ratio 0.0318, byte miss ratio 0.0318
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst B-LRU cache size    21495, 96320262 req, miss ratio 0.0008, byte miss ratio 0.0008
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst TwoQ cache size       26, 96320262 req, miss ratio 0.9344, byte miss ratio 0.9344
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst TwoQ cache size       80, 96320262 req, miss ratio 0.7505, byte miss ratio 0.7505
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst TwoQ cache size      268, 96320262 req, miss ratio 0.5169, byte miss ratio 0.5169
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst TwoQ cache size      806, 96320262 req, miss ratio 0.4281, byte miss ratio 0.4281
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst TwoQ cache size     2686, 96320262 req, miss ratio 0.3216, byte miss ratio 0.3216
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst TwoQ cache size     5373, 96320262 req, miss ratio 0.2389, byte miss ratio 0.2389
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst TwoQ cache size    10747, 96320262 req, miss ratio 0.0374, byte miss ratio 0.0374
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst TwoQ cache size    21495, 96320262 req, miss ratio 0.0009, byte miss ratio 0.0009
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst S4LRU(25:25:25:25) cache size       26, 96320262 req, miss ratio 0.9363, byte miss ratio 0.9363
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst S4LRU(25:25:25:25) cache size       80, 96320262 req, miss ratio 0.8289, byte miss ratio 0.8289
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst S4LRU(25:25:25:25) cache size      268, 96320262 req, miss ratio 0.5690, byte miss ratio 0.5690
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst S4LRU(25:25:25:25) cache size      806, 96320262 req, miss ratio 0.4438, byte miss ratio 0.4438
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst S4LRU(25:25:25:25) cache size     2686, 96320262 req, miss ratio 0.3463, byte miss ratio 0.3463
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst S4LRU(25:25:25:25) cache size     5373, 96320262 req, miss ratio 0.2194, byte miss ratio 0.2194
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst S4LRU(25:25:25:25) cache size    10747, 96320262 req, miss ratio 0.0308, byte miss ratio 0.0308
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst S4LRU(25:25:25:25) cache size    21495, 96320262 req, miss ratio 0.0005, byte miss ratio 0.0005
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst FIFO_Merge_FREQUENCY cache size       26, 96320262 req, miss ratio 0.7840, byte miss ratio 0.7840
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst FIFO_Merge_FREQUENCY cache size       80, 96320262 req, miss ratio 0.5290, byte miss ratio 0.5290
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst FIFO_Merge_FREQUENCY cache size      268, 96320262 req, miss ratio 0.5202, byte miss ratio 0.5202
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst FIFO_Merge_FREQUENCY cache size      806, 96320262 req, miss ratio 0.4753, byte miss ratio 0.4753
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst FIFO_Merge_FREQUENCY cache size     2686, 96320262 req, miss ratio 0.3685, byte miss ratio 0.3685
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst FIFO_Merge_FREQUENCY cache size     5373, 96320262 req, miss ratio 0.2251, byte miss ratio 0.2251
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst FIFO_Merge_FREQUENCY cache size    10747, 96320262 req, miss ratio 0.0438, byte miss ratio 0.0438
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst FIFO_Merge_FREQUENCY cache size    21495, 96320262 req, miss ratio 0.0008, byte miss ratio 0.0008
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst S3FIFO-d cache size       26, 96320262 req, miss ratio 0.7549, byte miss ratio 0.7549
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst S3FIFO-d cache size       80, 96320262 req, miss ratio 0.5445, byte miss ratio 0.5445
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst S3FIFO-d cache size      268, 96320262 req, miss ratio 0.4846, byte miss ratio 0.4846
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst S3FIFO-d cache size      806, 96320262 req, miss ratio 0.4239, byte miss ratio 0.4239
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst S3FIFO-d cache size     2686, 96320262 req, miss ratio 0.3080, byte miss ratio 0.3080
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst S3FIFO-d cache size     5373, 96320262 req, miss ratio 0.2422, byte miss ratio 0.2422
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst S3FIFO-d cache size    10747, 96320262 req, miss ratio 0.0306, byte miss ratio 0.0306
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst S3FIFO-d cache size    21495, 96320262 req, miss ratio 0.0005, byte miss ratio 0.0005
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst S3FIFO cache size       26, 96320262 req, miss ratio 0.9882, byte miss ratio 0.9882
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst S3FIFO cache size       80, 96320262 req, miss ratio 0.8728, byte miss ratio 0.8728
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst S3FIFO cache size      268, 96320262 req, miss ratio 0.6805, byte miss ratio 0.6805
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst S3FIFO cache size      806, 96320262 req, miss ratio 0.4266, byte miss ratio 0.4266
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst S3FIFO cache size     2686, 96320262 req, miss ratio 0.3109, byte miss ratio 0.3109
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst S3FIFO cache size     5373, 96320262 req, miss ratio 0.2106, byte miss ratio 0.2106
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst S3FIFO cache size    10747, 96320262 req, miss ratio 0.0306, byte miss ratio 0.0306
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst S3FIFO cache size    21495, 96320262 req, miss ratio 0.0005, byte miss ratio 0.0005
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst              WTinyLFU-w0.01-SLRU cache size       26, 96320262 req, miss ratio 1.0000, byte miss ratio 1.0000
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst              WTinyLFU-w0.01-SLRU cache size       80, 96320262 req, miss ratio 1.0000, byte miss ratio 1.0000
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst              WTinyLFU-w0.01-SLRU cache size      268, 96320262 req, miss ratio 0.8020, byte miss ratio 0.8020
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst              WTinyLFU-w0.01-SLRU cache size      806, 96320262 req, miss ratio 0.7259, byte miss ratio 0.7259
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst              WTinyLFU-w0.01-SLRU cache size     2686, 96320262 req, miss ratio 0.3774, byte miss ratio 0.3774
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst              WTinyLFU-w0.01-SLRU cache size     5373, 96320262 req, miss ratio 0.1642, byte miss ratio 0.1642
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst              WTinyLFU-w0.01-SLRU cache size    10747, 96320262 req, miss ratio 0.0436, byte miss ratio 0.0436
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst              WTinyLFU-w0.01-SLRU cache size    21495, 96320262 req, miss ratio 0.0005, byte miss ratio 0.0005
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst              WTinyLFU-w0.10-SLRU cache size       26, 96320262 req, miss ratio 0.9704, byte miss ratio 0.9704
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst              WTinyLFU-w0.10-SLRU cache size       80, 96320262 req, miss ratio 0.8705, byte miss ratio 0.8705
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst              WTinyLFU-w0.10-SLRU cache size      268, 96320262 req, miss ratio 0.7144, byte miss ratio 0.7144
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst              WTinyLFU-w0.10-SLRU cache size      806, 96320262 req, miss ratio 0.4577, byte miss ratio 0.4577
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst              WTinyLFU-w0.10-SLRU cache size     2686, 96320262 req, miss ratio 0.3007, byte miss ratio 0.3007
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst              WTinyLFU-w0.10-SLRU cache size     5373, 96320262 req, miss ratio 0.1766, byte miss ratio 0.1766
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst              WTinyLFU-w0.10-SLRU cache size    10747, 96320262 req, miss ratio 0.0320, byte miss ratio 0.0320
result/control_tower_probe_cache.1.oracleGeneral.sample10.zst              WTinyLFU-w0.10-SLRU cache size    21495, 96320262 req, miss ratio 0.0005, byte miss ratio 0.0005
