/home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az136-154
+ date
Mon Dec  6 18:44:31 UTC 2021
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=2
+ export CACTUS_NUM_THREADS=1
+ export GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=1
+ env
+ sort
+ echo Starting:
Starting:
+ date +%s
+ export CACTUS_STARTTIME=1638816271
+ [ 2 = 1 ]
+ mpirun -np 2 /home/runner/simulations/TestJob01_temp_2/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_2/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.9.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.9.0
Compile date:      Dec 06 2021 (18:12:26)
Run date:          Dec 06 2021 (18:44:32+0000)
Run host:          fv-az136-154.tx1wn0pmd2buhh0jqmoeauzz0d.cx.internal.cloudapp.net (pid=107008)
Working directory: /home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_2/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_2/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.1.0, API version 0x20100
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 2
MPI hosts:
  0: fv-az136-154
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 2
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7118764KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=f71d930a-884e-4c45-aeb1-6042f5ab211c, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/, OSName=Linux, OSRelease=5.11.0-1021-azure, OSVersion="#22~20.04.1-Ubuntu SMP Fri Oct 29 01:11:25 UTC 2021", HostName=fv-az136-154, Architecture=x86_64, hwlocVersion=2.1.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7118764KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=63, CPUModel="Intel(R) Xeon(R) CPU E5-2673 v3 @ 2.40GHz", CPUStepping=2)
    L3Cache L#0: (P#-1, size=30720KB, linesize=64, ways=20, Inclusive=1)
      L2Cache L#0: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#0: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#1: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 2 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
  MPI process 1 on host 0 (process 1 of 2 on this host)
    OpenMP thread 0: PU set L#{1} P#{1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 2 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
  MPI process 1 on host 0 (process 1 of 2 on this host)
    OpenMP thread 0: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 262144 linesize 64 associativity 8 stride 32768, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 31457280 linesize 64 associativity 20 stride 1572864, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00311562 sec
      iterations=10000000... time=0.0313104 sec
      iterations=100000000... time=0.304115 sec
      iterations=400000000... time=1.21879 sec
      iterations=400000000... time=0.906321 sec
      result: 2.56024 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00334932 sec
      iterations=10000000... time=0.0326421 sec
      iterations=100000000... time=0.339235 sec
      iterations=300000000... time=0.9998 sec
      iterations=600000000... time=2.00412 sec
      result: 9.58025 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00208031 sec
      iterations=10000000... time=0.0209046 sec
      iterations=100000000... time=0.229605 sec
      iterations=500000000... time=1.05808 sec
      result: 7.56088 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000180402 sec
      iterations=10000... time=0.00153021 sec
      iterations=100000... time=0.0153015 sec
      iterations=1000000... time=0.155037 sec
      iterations=7000000... time=1.06682 sec
      result: 1.52402 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=0.000438603 sec
      iterations=10000... time=0.00456433 sec
      iterations=100000... time=0.0486472 sec
      iterations=1000000... time=0.467602 sec
      iterations=2000000... time=0.91528 sec
      iterations=4000000... time=1.85911 sec
      result: 4.64777 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=1e-06 sec
      iterations=10... time=3.7e-06 sec
      iterations=100... time=3.01e-05 sec
      iterations=1000... time=0.000331402 sec
      iterations=10000... time=0.00328702 sec
      iterations=100000... time=0.0309111 sec
      iterations=1000000... time=0.315137 sec
      iterations=3000000... time=0.910107 sec
      iterations=6000000... time=1.85114 sec
      result: 79.6568 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=8.199e-06 sec
      iterations=10... time=6.9699e-05 sec
      iterations=100... time=0.000517991 sec
      iterations=1000... time=0.00485141 sec
      iterations=10000... time=0.0500547 sec
      iterations=100000... time=0.499002 sec
      iterations=200000... time=0.991987 sec
      iterations=400000... time=1.99484 sec
      result: 39.4233 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=3.6e-06 sec
      iterations=10000... time=4.0499e-05 sec
      iterations=100000... time=0.000318995 sec
      iterations=1000000... time=0.00313624 sec
      iterations=10000000... time=0.0299317 sec
      iterations=100000000... time=0.306986 sec
      iterations=400000000... time=1.23718 sec
      result: 0.386617 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=1.87e-05 sec
      iterations=10000... time=0.000202596 sec
      iterations=100000... time=0.00180917 sec
      iterations=1000000... time=0.0193981 sec
      iterations=10000000... time=0.196161 sec
      iterations=60000000... time=1.15152 sec
      result: 2.39899 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=1.1e-06 sec
      iterations=10... time=6.4e-06 sec
      iterations=100... time=5.8801e-05 sec
      iterations=1000... time=0.000594711 sec
      iterations=10000... time=0.00600372 sec
      iterations=100000... time=0.0589713 sec
      iterations=1000000... time=0.598212 sec
      iterations=2000000... time=1.22489 sec
      result: 40.1278 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=8.1e-06 sec
      iterations=10... time=7.6901e-05 sec
      iterations=100... time=0.000813516 sec
      iterations=1000... time=0.00819356 sec
      iterations=10000... time=0.0846251 sec
      iterations=100000... time=0.844266 sec
      iterations=200000... time=1.6785 sec
      result: 23.4267 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=2.67e-05 sec
      iterations=10... time=0.000196704 sec
      iterations=100... time=0.00220484 sec
      iterations=1000... time=0.021644 sec
      iterations=10000... time=0.296133 sec
      iterations=40000... time=1.11595 sec
      result: 0.061938 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*23^3 grid points, 1*194672 bytes):
      iterations=1... time=0.000137703 sec
      iterations=10... time=0.000734714 sec
      iterations=100... time=0.00751925 sec
      iterations=1000... time=0.151851 sec
      iterations=7000... time=0.731981 sec
      iterations=14000... time=1.50839 sec
      result: 0.112927 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*114^3 grid points, 1*23704704 bytes):
      iterations=1... time=0.00409745 sec
      iterations=10... time=0.0420139 sec
      iterations=100... time=0.590973 sec
      iterations=200... time=1.1511 sec
      result: 0.257413 Gupdates/sec
  Single-node measurements (using 2 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00304999 sec
      iterations=10000000... time=0.0427724 sec
      iterations=100000000... time=0.406919 sec
      iterations=300000000... time=1.23473 sec
      iterations=300000000... time=0.916416 sec
      result: 1.88495 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00306829 sec
      iterations=10000000... time=0.0492903 sec
      iterations=100000000... time=0.437085 sec
      iterations=300000000... time=1.34511 sec
      result: 7.13699 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00207668 sec
      iterations=10000000... time=0.0318138 sec
      iterations=100000000... time=0.285404 sec
      iterations=400000000... time=1.1297 sec
      result: 5.6652 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000159702 sec
      iterations=10000... time=0.00152221 sec
      iterations=100000... time=0.0253234 sec
      iterations=1000000... time=0.209455 sec
      iterations=5000000... time=1.02914 sec
      result: 2.05828 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=0.000486654 sec
      iterations=10000... time=0.00926238 sec
      iterations=100000... time=0.0754787 sec
      iterations=1000000... time=0.726618 sec
      iterations=2000000... time=1.45878 sec
      result: 7.29392 nsec
    Read latency of L3 cache (for 2 PUs) (using 2*23592960 bytes):
      [skipped -- too much memory requested]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=1e-06 sec
      iterations=10... time=9.45e-06 sec
      iterations=100... time=2.79e-05 sec
      iterations=1000... time=0.000314553 sec
      iterations=10000... time=0.00301242 sec
      iterations=100000... time=0.0467698 sec
      iterations=1000000... time=0.405404 sec
      iterations=3000000... time=1.24351 sec
      result: 59.2903 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=7.7005e-06 sec
      iterations=10... time=5.5401e-05 sec
      iterations=100... time=0.000551305 sec
      iterations=1000... time=0.00540939 sec
      iterations=10000... time=0.0758536 sec
      iterations=100000... time=0.748717 sec
      iterations=200000... time=1.4881 sec
      result: 26.4241 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 2*23592960 bytes):
      [skipped -- too much memory requested]
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=4e-06 sec
      iterations=10000... time=3.035e-05 sec
      iterations=100000... time=0.000316352 sec
      iterations=1000000... time=0.00320653 sec
      iterations=10000000... time=0.0438491 sec
      iterations=100000000... time=0.415618 sec
      iterations=300000000... time=1.26023 sec
      result: 0.525097 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=1.8501e-05 sec
      iterations=10000... time=0.000199252 sec
      iterations=100000... time=0.00172826 sec
      iterations=1000000... time=0.0246202 sec
      iterations=10000000... time=0.23639 sec
      iterations=50000000... time=1.2893 sec
      result: 3.22326 nsec
    Write latency of L3 cache (for 2 PUs) (using 2*23592960 bytes):
      [skipped -- too much memory requested]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=1.1e-06 sec
      iterations=10... time=6.05e-06 sec
      iterations=100... time=5.73e-05 sec
      iterations=1000... time=0.000591105 sec
      iterations=10000... time=0.00748526 sec
      iterations=100000... time=0.076816 sec
      iterations=1000000... time=0.822116 sec
      iterations=2000000... time=1.65729 sec
      result: 29.658 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=8.55e-06 sec
      iterations=10... time=8.2951e-05 sec
      iterations=100... time=0.000849307 sec
      iterations=1000... time=0.00857267 sec
      iterations=10000... time=0.104117 sec
      iterations=100000... time=1.15476 sec
      result: 17.0258 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 2*23592960 bytes):
      [skipped -- too much memory requested]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=8.35e-06 sec
      iterations=10... time=9.9751e-05 sec
      iterations=100... time=0.000764357 sec
      iterations=1000... time=0.0140123 sec
      iterations=10000... time=0.116717 sec
      iterations=90000... time=0.980348 sec
      iterations=180000... time=1.93021 sec
      result: 0.0679823 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*18^3 grid points, 2*93312 bytes):
      iterations=1... time=4.3401e-05 sec
      iterations=10... time=0.000446204 sec
      iterations=100... time=0.0103323 sec
      iterations=1000... time=0.0657715 sec
      iterations=10000... time=0.577048 sec
      iterations=20000... time=1.21643 sec
      result: 0.0958874 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*114^3 grid points, 1*23704704 bytes):
      [skipped -- too many MPI processes]
  Single-node measurements:
    MPI latency: 1200 nsec
    MPI bandwidth: 1.3554 GByte/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 2 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 2 x 1 x 1
INFO (PUGH):   Local load: 600   [6 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Mon Dec  6 18:45:30 UTC 2021
+ echo Done.
Done.
  Elapsed time: 59.1 s
