
---------- Begin Simulation Statistics ----------
final_tick                                84701277500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                     88                       # Simulator instruction rate (inst/s)
host_mem_usage                               10179368                       # Number of bytes of host memory used
host_op_rate                                       91                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 22817.37                       # Real time elapsed on the host
host_tick_rate                                3590684                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2008743                       # Number of instructions simulated
sim_ops                                       2086367                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.081930                       # Number of seconds simulated
sim_ticks                                 81929963125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             74.993861                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   48860                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                65152                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                610                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              6091                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             62048                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               7097                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            8572                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1475                       # Number of indirect misses.
system.cpu.branchPred.lookups                  107981                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   17648                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1585                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      676817                       # Number of instructions committed
system.cpu.committedOps                        726978                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.795525                       # CPI: cycles per instruction
system.cpu.discardedOps                         16157                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             499770                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            110407                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            49053                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1050901                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.357715                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      440                       # number of quiesce instructions executed
system.cpu.numCycles                          1892059                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       440                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  535878     73.71%     73.71% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1220      0.17%     73.88% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     73.88% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     73.88% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     73.88% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     73.88% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     73.88% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     73.88% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     73.88% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     73.88% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     73.88% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     73.88% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     73.88% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     73.88% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     73.88% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     73.88% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     73.88% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     73.88% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     73.88% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     73.88% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     73.88% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     73.88% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     73.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     73.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     73.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     73.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     73.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     73.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     73.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     73.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     73.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     73.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     73.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     73.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     73.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     73.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     73.88% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     73.88% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     73.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     73.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     73.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     73.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     73.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     73.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     73.88% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     73.88% # Class of committed instruction
system.cpu.op_class_0::MemRead                 115665     15.91%     89.79% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 74215     10.21%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   726978                       # Class of committed instruction
system.cpu.quiesceCycles                    129195882                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          841158                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          206                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3664                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          7480                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  84701277500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  84701277500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  84701277500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  84701277500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               71762                       # Transaction distribution
system.membus.trans_dist::ReadResp              75394                       # Transaction distribution
system.membus.trans_dist::WriteReq             101243                       # Transaction distribution
system.membus.trans_dist::WriteResp            101243                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          363                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3280                       # Transaction distribution
system.membus.trans_dist::ReadExReq               190                       # Transaction distribution
system.membus.trans_dist::ReadExResp              190                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           3102                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           537                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         9120                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         9120                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2154                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2077                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8386                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        12721                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       335463                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       335463                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 357304                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       198528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       198528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         2688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4308                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        67072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        12062                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        86130                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     10732012                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     10732012                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11016670                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            177801                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001277                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.035708                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  177574     99.87%     99.87% # Request fanout histogram
system.membus.snoop_fanout::1                     227      0.13%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              177801                       # Request fanout histogram
system.membus.reqLayer6.occupancy           586059040                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               0.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            10610750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             8904921                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2137875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  84701277500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            9960065                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          505632380                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              0.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy           15653250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  84701277500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       327680                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       409600                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       327680                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       409600                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         2560                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        84480                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma        10240                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        92160                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      3999514                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       999878                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      4999392                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       999878                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      3999514                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      4999392                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      4999392                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      4999392                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      9998784                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  84701277500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  84701277500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  84701277500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       454656                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       454656                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       408240                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       408239                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         2016                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         1740                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2646                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           90                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          252                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          140                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio          108                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          138                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         8386                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       344496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       110592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       516528                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       266240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       749580                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1052684                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        64512                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        92160                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        25600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        46080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         9953                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         9953                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1725791                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1678                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         3168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         1914                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4158                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           99                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          396                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           75                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          220                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio          135                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          219                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        12062                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      5510256                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1769472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      8262768                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      4259840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     11993112                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     16842776                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port      1032192                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total      1474560                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       409600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       737280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       159012                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       159012                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     27488458                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2338807250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              2.9                       # Network utilization (%)
system.acctest.local_bus.numRequests          1969562                       # Number of requests
system.acctest.local_bus.averageQueuingDelay         1074                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         8000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.03                       # Average queue length
system.acctest.local_bus.maxQueueLength             5                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   2068371772                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          2.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1779119000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          2.2                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  84701277500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  84701277500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  84701277500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       983040                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       589824                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       442368                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       589824                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      2605056                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       589824                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       442368                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total      1032192                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       442368                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       509952                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma        13824                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       161280                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     11998541                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma      7199124                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      5399343                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      7199124                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     31796133                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      7199124                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      5399343                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     12598468                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     11998541                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma      7199124                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     12598468                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     12598468                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     44394601                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  84701277500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  84701277500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  84701277500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  84701277500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  84701277500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  84701277500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  84701277500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       442368                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0      1032192                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total      1474560                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       442368                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       159012                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       601380                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma        13824                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0      1032192                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total      1046016                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       442368                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         4977                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       447345                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      5399343                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     12598468                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       17997811                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      5399343                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1940828                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       7340172                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      5399343                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     17997811                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1940828                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      25337983                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  84701277500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq        71223                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp        71215                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        96512                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        96512                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        86232                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       223244                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        18432                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         2560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         4994                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       335462                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      2757744                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      7143448                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       159012                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     10731948                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       229000                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       229000    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       229000                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    642901540                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          0.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    452482000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          0.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  84701277500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0    165207584                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      1572864                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      4259840                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    171040288                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      3868208                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      3937392                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      7805600                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     41301896                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        49152                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma       133120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     41484168                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       967052                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma       123096                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total      1090148                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   2016448900                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     19197665                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     51993677                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2087640241                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     47213594                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     48058022                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     95271616                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2063662494                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     67255688                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     51993677                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2182911858                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  84701277500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  84701277500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  84701277500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  84701277500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1769472                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0      9502744                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      3932160                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       327680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     15532056                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      5701632                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      8060952                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     13762584                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        55296                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      2375686                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       122880                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      2564102                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      1425408                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       251910                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      1677318                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     21597373                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    115986187                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma     47994163                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      3999514                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    189577237                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0     69591536                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma     98388327                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    167979863                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     21597373                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0    185577723                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    146382490                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      3999514                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total    357557100                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  84701277500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  84701277500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  84701277500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  84701277500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  84701277500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  84701277500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  84701277500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  84701277500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  84701277500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  84701277500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  84701277500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  84701277500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  84701277500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  84701277500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  84701277500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  84701277500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  84701277500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  84701277500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  84701277500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       198528                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         2688                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       201216                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       198528                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       198528                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         3102                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           42                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         3144                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      2423143                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        32809                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        2455951                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      2423143                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      2423143                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      2423143                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        32809                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       2455951                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  84701277500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  84701277500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  84701277500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  84701277500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  84701277500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  84701277500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  84701277500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  84701277500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  84701277500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  84701277500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  84701277500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  84701277500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  84701277500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  84701277500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma      1184880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      3211288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       159268                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          43840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4599276                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        23232                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      1572864                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      3932160                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       589824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        81920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6200000                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        18540                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma        50182                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         2497                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             685                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               71904                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          363                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        24576                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        61440                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         9216                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma         1280                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              96875                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     14462108                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma     39195526                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1943953                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            535091                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              56136679                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         283559                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     19197665                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma     47994163                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      7199124                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       999878                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             75674390                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         283559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     33659773                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma     87189689                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      7199124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       999878                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1943953                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           535091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            131811069                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       363.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     43116.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    111622.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      9216.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples      1280.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      2501.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       684.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003447370250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          953                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          953                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              144336                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             101735                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       71908                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      96875                       # Number of write requests accepted
system.mem_ctrls.readBursts                     71908                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    96875                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4445                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4498                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4502                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6023                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              6042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              6046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6071                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6071                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6068                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6051                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6047                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             6045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             6041                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.26                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.42                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3520978760                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  359535000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5408537510                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     48965.73                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                75215.73                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       959                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    66694                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   89998                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.75                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.90                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                    15                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 71893                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                96875                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     799                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1167                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1038                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   40802                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1809                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    1764                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    2167                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    2529                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    6717                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   2060                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   2207                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   7031                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    604                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    615                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    466                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  13060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  12348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   2545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   3166                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        12103                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    892.472941                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   772.561210                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   289.612988                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          621      5.13%      5.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          389      3.21%      8.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          238      1.97%     10.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          252      2.08%     12.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          416      3.44%     15.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          201      1.66%     17.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          166      1.37%     18.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          198      1.64%     20.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         9622     79.50%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        12103                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          953                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      75.437566                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    326.187811                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            894     93.81%     93.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            5      0.52%     94.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            4      0.42%     94.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            5      0.52%     95.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.10%     95.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           27      2.83%     98.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           17      1.78%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           953                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          953                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     101.661070                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     29.026549                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    264.835892                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            806     84.58%     84.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            35      3.67%     88.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            14      1.47%     89.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            4      0.42%     90.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            9      0.94%     91.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            9      0.94%     92.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            3      0.31%     92.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.21%     92.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            1      0.10%     92.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           70      7.35%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           953                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                4602048                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6200512                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4599532                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6200000                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        56.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        75.68                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     56.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     75.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.44                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.59                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   81930082250                       # Total gap between requests
system.mem_ctrls.avgGap                     485416.67                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma      1184880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      3211288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       159524                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        43776                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        25152                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      1572864                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      3930752                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       589824                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        81920                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 14462108.303310675547                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 39195526.001892119646                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1947077.649194291560                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 534310.017120491597                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 306993.913345545647                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 19197665.176539767534                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 47976977.531442038715                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 7199124.441202413291                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 999878.394611446303                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        18540                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma        50182                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         2501                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          685                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          363                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        24576                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        61440                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         9216                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma         1280                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   1479239845                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   3595154225                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    303191255                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     30952185                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   7856200875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma 170615642585                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 948067246160                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma 186551923125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   8839982755                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     79786.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     71642.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    121228.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     45185.67                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  21642426.65                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   6942368.27                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma  15430782.00                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma  20242179.16                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   6906236.53                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         5980804.425000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         4173094.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        130849968.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       134665385.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     784339888.500196                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     163818693.750009                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     1438542623.699945                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       2662370459.174791                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         32.495687                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  75460683355                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4432050000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2040393020                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  84701277500                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 880                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           440                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     183517274.715909                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    461022343.749847                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          440    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       164250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545322250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             440                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      3953676625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  80747600875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  84701277500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       216376                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           216376                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       216376                       # number of overall hits
system.cpu.icache.overall_hits::total          216376                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3102                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3102                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3102                       # number of overall misses
system.cpu.icache.overall_misses::total          3102                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    134691250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    134691250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    134691250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    134691250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       219478                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       219478                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       219478                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       219478                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.014134                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.014134                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.014134                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.014134                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43420.776918                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43420.776918                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43420.776918                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43420.776918                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         3102                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3102                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3102                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3102                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    129855375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    129855375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    129855375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    129855375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.014134                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.014134                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.014134                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.014134                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41861.823017                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41861.823017                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41861.823017                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41861.823017                       # average overall mshr miss latency
system.cpu.icache.replacements                   2916                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       216376                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          216376                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3102                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3102                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    134691250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    134691250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       219478                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       219478                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.014134                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.014134                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43420.776918                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43420.776918                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3102                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3102                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    129855375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    129855375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.014134                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.014134                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41861.823017                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41861.823017                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  84701277500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           400.032420                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              453831                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2916                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            155.634774                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   400.032420                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.781313                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.781313                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          402                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          371                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.785156                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            442058                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           442058                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  84701277500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  84701277500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  84701277500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       186049                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           186049                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       186049                       # number of overall hits
system.cpu.dcache.overall_hits::total          186049                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          886                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            886                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          886                       # number of overall misses
system.cpu.dcache.overall_misses::total           886                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     69328500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     69328500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     69328500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     69328500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       186935                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       186935                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       186935                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       186935                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004740                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004740                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004740                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004740                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 78248.871332                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78248.871332                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 78248.871332                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78248.871332                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          363                       # number of writebacks
system.cpu.dcache.writebacks::total               363                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          159                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          159                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          159                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          159                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          727                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          727                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          727                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          727                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         5270                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         5270                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     55309375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     55309375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     55309375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     55309375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     11720375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     11720375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003889                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003889                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003889                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003889                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76078.920220                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76078.920220                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 76078.920220                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76078.920220                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2223.980076                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2223.980076                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    727                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       117017                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          117017                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          558                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           558                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     42981125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     42981125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       117575                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       117575                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004746                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004746                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77027.105735                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77027.105735                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           17                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          541                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          541                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          539                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          539                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     40699625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     40699625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     11720375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     11720375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004601                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004601                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75230.360444                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75230.360444                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21744.666048                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21744.666048                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        69032                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          69032                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          328                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          328                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     26347375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     26347375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        69360                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        69360                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004729                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004729                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 80327.362805                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80327.362805                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          142                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          142                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          186                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          186                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4731                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4731                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     14609750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     14609750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002682                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002682                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 78547.043011                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78547.043011                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  84701277500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               12607                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               727                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             17.341128                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           55                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          452                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            748467                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           748467                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  84701277500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  84701277500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                84702121250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                     88                       # Simulator instruction rate (inst/s)
host_mem_usage                               10179368                       # Number of bytes of host memory used
host_op_rate                                       91                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 22817.58                       # Real time elapsed on the host
host_tick_rate                                3590687                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2009721                       # Number of instructions simulated
sim_ops                                       2087571                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.081931                       # Number of seconds simulated
sim_ticks                                 81930806875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             74.937574                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   48917                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                65277                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                610                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              6108                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             62085                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               7097                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            8572                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1475                       # Number of indirect misses.
system.cpu.branchPred.lookups                  108168                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   17695                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1585                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      677795                       # Number of instructions committed
system.cpu.committedOps                        728182                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.793483                       # CPI: cycles per instruction
system.cpu.discardedOps                         16200                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             500424                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            110697                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            49149                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1051041                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.357976                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      440                       # number of quiesce instructions executed
system.cpu.numCycles                          1893409                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       440                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  536577     73.69%     73.69% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1220      0.17%     73.85% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     73.85% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     73.85% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     73.85% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     73.85% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     73.85% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     73.85% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     73.85% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     73.85% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     73.85% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     73.85% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     73.85% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     73.85% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     73.85% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     73.85% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     73.85% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     73.85% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     73.85% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     73.85% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     73.85% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     73.85% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     73.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     73.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     73.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     73.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     73.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     73.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     73.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     73.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     73.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     73.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     73.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     73.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     73.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     73.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     73.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     73.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     73.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     73.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     73.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     73.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     73.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     73.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     73.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     73.85% # Class of committed instruction
system.cpu.op_class_0::MemRead                 115943     15.92%     89.78% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 74441     10.22%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   728182                       # Class of committed instruction
system.cpu.quiesceCycles                    129195882                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          842368                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          206                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3667                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          7484                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  84702121250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  84702121250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  84702121250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  84702121250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               71817                       # Transaction distribution
system.membus.trans_dist::ReadResp              75450                       # Transaction distribution
system.membus.trans_dist::WriteReq             101243                       # Transaction distribution
system.membus.trans_dist::WriteResp            101243                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          363                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3282                       # Transaction distribution
system.membus.trans_dist::ReadExReq               190                       # Transaction distribution
system.membus.trans_dist::ReadExResp              190                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           3104                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           537                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         9126                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         9126                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2154                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2077                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8386                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        12721                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       335572                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       335572                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 357419                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       198656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       198656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         2688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4308                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        67072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        12062                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        86130                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     10735468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     10735468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11020254                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            177858                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001282                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.035781                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  177630     99.87%     99.87% # Request fanout histogram
system.membus.snoop_fanout::1                     228      0.13%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              177858                       # Request fanout histogram
system.membus.reqLayer6.occupancy           586114040                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               0.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            10610750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             8909921                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2137875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  84702121250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            9960065                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          505931280                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              0.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy           15664000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  84702121250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       327680                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       409600                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       327680                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       409600                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         2560                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        84480                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma        10240                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        92160                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      3999472                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       999868                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      4999340                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       999868                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      3999472                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      4999340                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      4999340                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      4999340                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      9998681                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  84702121250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  84702121250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  84702121250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       454656                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       454656                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       408349                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       408348                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         2016                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         1740                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2646                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           90                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          252                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          140                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio          108                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          138                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         8386                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       344496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       110592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       516528                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       266240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       749580                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1052684                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        64512                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        92160                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        25600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        46080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        10171                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total        10171                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1726009                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1678                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         3168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         1914                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4158                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           99                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          396                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           75                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          220                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio          135                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          219                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        12062                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      5510256                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1769472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      8262768                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      4259840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     11993112                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     16842776                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port      1032192                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total      1474560                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       409600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       737280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       162500                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       162500                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     27491946                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2339189250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              2.9                       # Network utilization (%)
system.acctest.local_bus.numRequests          1969780                       # Number of requests
system.acctest.local_bus.averageQueuingDelay         1074                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         8000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.03                       # Average queue length
system.acctest.local_bus.maxQueueLength             5                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   2068698772                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          2.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1779228000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          2.2                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  84702121250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  84702121250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  84702121250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       983040                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       589824                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       442368                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       589824                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      2605056                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       589824                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       442368                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total      1032192                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       442368                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       509952                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma        13824                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       161280                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     11998417                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma      7199050                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      5399288                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      7199050                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     31795806                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      7199050                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      5399288                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     12598338                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     11998417                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma      7199050                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     12598338                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     12598338                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     44394144                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  84702121250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  84702121250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  84702121250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  84702121250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  84702121250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  84702121250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  84702121250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       442368                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0      1032192                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total      1474560                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       442368                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       162500                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       604868                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma        13824                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0      1032192                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total      1046016                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       442368                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         5086                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       447454                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      5399288                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     12598338                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       17997626                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      5399288                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1983381                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       7382669                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      5399288                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     17997626                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1983381                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      25380294                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  84702121250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq        71278                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp        71270                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        96512                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        96512                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        86232                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       223244                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        18432                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         2560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         5104                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       335572                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      2757744                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      7143448                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       162532                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     10735468                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       229055                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       229055    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       229055                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    642956540                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          0.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    452757000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          0.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  84702121250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0    165209368                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      1572864                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      4259840                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    171042072                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      3868244                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      3937392                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      7805636                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     41302342                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        49152                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma       133120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     41484614                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       967061                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma       123096                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total      1090157                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   2016449908                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     19197467                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     51993141                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2087640517                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     47213547                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     48057527                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     95271074                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2063663455                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     67254995                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     51993141                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2182911591                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  84702121250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  84702121250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  84702121250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  84702121250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1769472                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0      9502744                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      3932160                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       327680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     15532056                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      5701632                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      8060952                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     13762584                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        55296                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      2375686                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       122880                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      2564102                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      1425408                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       251910                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      1677318                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     21597151                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    115984992                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma     47993669                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      3999472                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    189575284                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0     69590820                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma     98387314                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    167978133                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     21597151                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0    185575812                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    146380982                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      3999472                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total    357553418                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  84702121250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  84702121250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  84702121250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  84702121250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  84702121250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  84702121250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  84702121250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  84702121250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  84702121250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  84702121250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  84702121250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  84702121250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  84702121250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  84702121250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  84702121250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  84702121250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  84702121250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  84702121250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  84702121250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       198656                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         2688                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       201344                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       198656                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       198656                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         3104                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           42                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         3146                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      2424680                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        32808                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        2457488                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      2424680                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      2424680                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      2424680                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        32808                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       2457488                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  84702121250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  84702121250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  84702121250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  84702121250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  84702121250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  84702121250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  84702121250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  84702121250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  84702121250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  84702121250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  84702121250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  84702121250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  84702121250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  84702121250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma      1184880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      3211288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       162724                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          43840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4602732                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        23232                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      1572864                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      3932160                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       589824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        81920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6200000                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        18540                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma        50182                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         2551                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             685                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               71958                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          363                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        24576                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        61440                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         9216                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma         1280                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              96875                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     14461959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma     39195122                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1986115                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            535086                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              56178282                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         283556                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     19197467                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma     47993669                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      7199050                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       999868                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             75673611                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         283556                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     33659427                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma     87188791                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      7199050                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       999868                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1986115                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           535086                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            131851893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       363.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     43116.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    111622.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      9216.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples      1280.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      2556.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       684.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003447370250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          953                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          953                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              144436                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             101735                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       71963                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      96875                       # Number of write requests accepted
system.mem_ctrls.readBursts                     71963                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    96875                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4498                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4502                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6023                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              6042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              6046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6071                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6071                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6068                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6051                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6047                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             6045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             6041                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.26                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.42                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3524476720                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  359810000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5413479220                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     48976.91                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                75226.91                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       959                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    66744                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   89998                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.75                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.90                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                    15                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 71948                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                96875                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     799                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1167                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1038                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   40848                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1812                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    1767                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    2170                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    2529                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    6717                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   2060                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   2207                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   7031                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    604                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    615                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    466                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  13060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  12348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   2545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   3166                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        12110                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    892.395706                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   772.507356                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   289.631680                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          621      5.13%      5.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          389      3.21%      8.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          239      1.97%     10.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          253      2.09%     12.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          416      3.44%     15.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          202      1.67%     17.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          166      1.37%     18.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          199      1.64%     20.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         9625     79.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        12110                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          953                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      75.437566                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    326.187811                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            894     93.81%     93.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            5      0.52%     94.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            4      0.42%     94.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            5      0.52%     95.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.10%     95.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           27      2.83%     98.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           17      1.78%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           953                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          953                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     101.661070                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     29.026549                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    264.835892                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            806     84.58%     84.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            35      3.67%     88.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            14      1.47%     89.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            4      0.42%     90.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            9      0.94%     91.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            9      0.94%     92.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            3      0.31%     92.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.21%     92.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            1      0.10%     92.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           70      7.35%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           953                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                4605568                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6200512                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4603052                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6200000                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        56.21                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        75.68                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     56.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     75.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.44                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.59                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   81930931250                       # Total gap between requests
system.mem_ctrls.avgGap                     485263.57                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma      1184880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      3211288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       163044                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        43776                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        25152                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      1572864                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      3930752                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       589824                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        81920                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 14461959.367832724005                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 39195122.353663504124                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1990020.679873842746                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 534304.514622784918                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 306990.751822740422                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 19197467.472762517631                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 47976483.448979824781                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 7199050.302285943180                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 999868.097539714421                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        18540                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma        50182                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         2556                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          685                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          363                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        24576                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        61440                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         9216                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma         1280                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   1479239845                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   3595154225                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    308132965                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     30952185                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   7856200875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma 170615642585                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 948067246160                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma 186551923125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   8839982755                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     79786.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     71642.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    120552.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     45185.67                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  21642426.65                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   6942368.27                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma  15430782.00                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma  20242179.16                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   6906236.53                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         5983271.550000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         4175505.600000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           130950000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       134665385.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     784377052.200196                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     163840486.687509                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     1438543334.699945                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       2662535035.987291                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         32.497361                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  75460683355                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4432260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2041026770                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  84702121250                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 880                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           440                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     183517274.715909                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    461022343.749847                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          440    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       164250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545322250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             440                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      3954520375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  80747600875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  84702121250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       216704                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           216704                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       216704                       # number of overall hits
system.cpu.icache.overall_hits::total          216704                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3104                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3104                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3104                       # number of overall misses
system.cpu.icache.overall_misses::total          3104                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    134778750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    134778750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    134778750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    134778750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       219808                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       219808                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       219808                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       219808                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.014121                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.014121                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.014121                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.014121                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43420.989046                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43420.989046                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43420.989046                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43420.989046                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         3104                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3104                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3104                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3104                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    129939875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    129939875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    129939875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    129939875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.014121                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.014121                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.014121                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.014121                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41862.073131                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41862.073131                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41862.073131                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41862.073131                       # average overall mshr miss latency
system.cpu.icache.replacements                   2918                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       216704                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          216704                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3104                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3104                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    134778750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    134778750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       219808                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       219808                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.014121                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.014121                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43420.989046                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43420.989046                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3104                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3104                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    129939875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    129939875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.014121                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.014121                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41862.073131                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41862.073131                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  84702121250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           400.032441                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              854108                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3320                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            257.261446                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   400.032441                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.781313                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.781313                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          402                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          369                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.785156                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            442720                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           442720                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  84702121250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  84702121250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  84702121250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       186569                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           186569                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       186569                       # number of overall hits
system.cpu.dcache.overall_hits::total          186569                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          886                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            886                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          886                       # number of overall misses
system.cpu.dcache.overall_misses::total           886                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     69328500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     69328500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     69328500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     69328500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       187455                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       187455                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       187455                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       187455                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004726                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004726                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004726                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004726                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 78248.871332                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78248.871332                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 78248.871332                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78248.871332                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          363                       # number of writebacks
system.cpu.dcache.writebacks::total               363                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          159                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          159                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          159                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          159                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          727                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          727                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          727                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          727                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         5270                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         5270                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     55309375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     55309375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     55309375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     55309375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     11720375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     11720375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003878                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003878                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003878                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003878                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76078.920220                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76078.920220                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 76078.920220                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76078.920220                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2223.980076                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2223.980076                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    727                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       117311                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          117311                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          558                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           558                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     42981125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     42981125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       117869                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       117869                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004734                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004734                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77027.105735                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77027.105735                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           17                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          541                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          541                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          539                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          539                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     40699625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     40699625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     11720375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     11720375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004590                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004590                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75230.360444                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75230.360444                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21744.666048                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21744.666048                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        69258                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          69258                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          328                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          328                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     26347375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     26347375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        69586                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        69586                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004714                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004714                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 80327.362805                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80327.362805                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          142                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          142                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          186                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          186                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4731                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4731                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     14609750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     14609750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002673                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002673                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 78547.043011                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78547.043011                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  84702121250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              189064                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1239                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            152.594027                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           55                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          452                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            750547                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           750547                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  84702121250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  84702121250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
