<?xml version="1.0" encoding="UTF-8"?>
<module id="INTC_ARM" HW_revision="" XML_version="1" description="">
  <!-- csl_cpintcregs -->
  <register id="revision_reg" offset="0x00000" width="32" description="">
    <bitfield id="rev_scheme" width="2" begin="31" end="30" description="" rwaccess="RW" />
    <bitfield id="rev_module" width="12" begin="27" end="16" description="" rwaccess="RW" />
    <bitfield id="rev_rtl" width="5" begin="15" end="11" description="" rwaccess="RW" />
    <bitfield id="rev_major" width="3" begin="10" end="8" description="" rwaccess="RW" />
    <bitfield id="rev_custom" width="2" begin="7" end="6" description="" rwaccess="RW" />
    <bitfield id="rev_minor" width="6" begin="5" end="0" description="" rwaccess="RW" />
  </register>
  <register id="control_reg" offset="0x00004" width="32" description="">
    <bitfield id="wakeup_mode" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="nest_mode" width="2" begin="3" end="2" description="" rwaccess="RW" />
    <bitfield id="priority_hold_mode" width="1" begin="4" end="4" description="" rwaccess="RW" />
  </register>
  <register id="host_control_reg" offset="0x0000c" width="32" description="">
    <bitfield id="host_control_reg" width="32" begin="31" end="0" description="" rwaccess="RW" />
  </register>
  <register id="global_enable_hint_reg" offset="0x00010" width="32" description="">
    <bitfield id="enable_hint_any" width="1" begin="0" end="0" description="" rwaccess="RW" />
  </register>
  <register id="glb_nest_level_reg" offset="0x0001c" width="32" description="">
    <bitfield id="glb_nest_level" width="9" begin="8" end="0" description="" rwaccess="RW" />
  </register>
  <register id="status_set_index_reg" offset="0x00020" width="32" description="">
    <bitfield id="status_set_index" width="10" begin="9" end="0" description="" rwaccess="RW" />
  </register>
  <register id="status_clr_index_reg" offset="0x00024" width="32" description="">
    <bitfield id="status_clr_index" width="10" begin="9" end="0" description="" rwaccess="RW" />
  </register>
  <register id="enable_set_index_reg" offset="0x00028" width="32" description="">
    <bitfield id="enable_set_index" width="10" begin="9" end="0" description="" rwaccess="RW" />
  </register>
  <register id="enable_clr_index_reg" offset="0x0002c" width="32" description="">
    <bitfield id="enable_clr_index" width="10" begin="9" end="0" description="" rwaccess="RW" />
  </register>
  <register id="hint_enable_set_index_reg" offset="0x00034" width="32" description="">
    <bitfield id="hint_enable_set_index" width="8" begin="7" end="0" description="" rwaccess="RW" />
  </register>
  <register id="hint_enable_clr_index_reg" offset="0x00038" width="32" description="">
    <bitfield id="hint_enable_clr_index" width="8" begin="7" end="0" description="" rwaccess="RW" />
  </register>
  <register id="vector_null_reg" offset="0x00058" width="32" description="">
    <bitfield id="vector_null_addr" width="32" begin="31" end="0" description="" rwaccess="RW" />
  </register>
  <register id="glb_pri_intr_reg" offset="0x00080" width="32" description="">
    <bitfield id="glb_pri_intr" width="10" begin="9" end="0" description="" rwaccess="RW" />
    <bitfield id="glb_none" width="1" begin="31" end="31" description="" rwaccess="RW" />
  </register>
  <register id="glb_vector_addr_reg" offset="0x00084" width="32" description="">
    <bitfield id="glb_vector_addr" width="32" begin="31" end="0" description="" rwaccess="RW" />
  </register>
  <register id="global_secure_enable_reg" offset="0x00090" width="32" description="">
    <bitfield id="sec_enable_any" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="secure_adv_en" width="1" begin="1" end="1" description="" rwaccess="RW" />
  </register>
  <register id="secure_pri_intr_reg" offset="0x00094" width="32" description="">
    <bitfield id="sec_pri_intr" width="10" begin="9" end="0" description="" rwaccess="RW" />
    <bitfield id="sec_pri_none" width="1" begin="31" end="31" description="" rwaccess="RW" />
  </register>
  <register id="raw_status_reg" offset="0x00200" width="32" description="(1 of 32, stride 4)">
    <bitfield id="raw_status_0" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="raw_status_1" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="raw_status_2" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="raw_status_3" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="raw_status_4" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="raw_status_5" width="1" begin="5" end="5" description="" rwaccess="RW" />
    <bitfield id="raw_status_6" width="1" begin="6" end="6" description="" rwaccess="RW" />
    <bitfield id="raw_status_7" width="1" begin="7" end="7" description="" rwaccess="RW" />
    <bitfield id="raw_status_8" width="1" begin="8" end="8" description="" rwaccess="RW" />
    <bitfield id="raw_status_9" width="1" begin="9" end="9" description="" rwaccess="RW" />
    <bitfield id="raw_status_10" width="1" begin="10" end="10" description="" rwaccess="RW" />
    <bitfield id="raw_status_11" width="1" begin="11" end="11" description="" rwaccess="RW" />
    <bitfield id="raw_status_12" width="1" begin="12" end="12" description="" rwaccess="RW" />
    <bitfield id="raw_status_13" width="1" begin="13" end="13" description="" rwaccess="RW" />
    <bitfield id="raw_status_14" width="1" begin="14" end="14" description="" rwaccess="RW" />
    <bitfield id="raw_status_15" width="1" begin="15" end="15" description="" rwaccess="RW" />
    <bitfield id="raw_status_16" width="1" begin="16" end="16" description="" rwaccess="RW" />
    <bitfield id="raw_status_17" width="1" begin="17" end="17" description="" rwaccess="RW" />
    <bitfield id="raw_status_18" width="1" begin="18" end="18" description="" rwaccess="RW" />
    <bitfield id="raw_status_19" width="1" begin="19" end="19" description="" rwaccess="RW" />
    <bitfield id="raw_status_20" width="1" begin="20" end="20" description="" rwaccess="RW" />
    <bitfield id="raw_status_21" width="1" begin="21" end="21" description="" rwaccess="RW" />
    <bitfield id="raw_status_22" width="1" begin="22" end="22" description="" rwaccess="RW" />
    <bitfield id="raw_status_23" width="1" begin="23" end="23" description="" rwaccess="RW" />
    <bitfield id="raw_status_24" width="1" begin="24" end="24" description="" rwaccess="RW" />
    <bitfield id="raw_status_25" width="1" begin="25" end="25" description="" rwaccess="RW" />
    <bitfield id="raw_status_26" width="1" begin="26" end="26" description="" rwaccess="RW" />
    <bitfield id="raw_status_27" width="1" begin="27" end="27" description="" rwaccess="RW" />
    <bitfield id="raw_status_28" width="1" begin="28" end="28" description="" rwaccess="RW" />
    <bitfield id="raw_status_29" width="1" begin="29" end="29" description="" rwaccess="RW" />
    <bitfield id="raw_status_30" width="1" begin="30" end="30" description="" rwaccess="RW" />
    <bitfield id="raw_status_31" width="1" begin="31" end="31" description="" rwaccess="RW" />
  </register>
  <register id="ena_status_reg" offset="0x00280" width="32" description="(1 of 32, stride 4)">
    <bitfield id="ena_status_0" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="ena_status_1" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="ena_status_2" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="ena_status_3" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="ena_status_4" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="ena_status_5" width="1" begin="5" end="5" description="" rwaccess="RW" />
    <bitfield id="ena_status_6" width="1" begin="6" end="6" description="" rwaccess="RW" />
    <bitfield id="ena_status_7" width="1" begin="7" end="7" description="" rwaccess="RW" />
    <bitfield id="ena_status_8" width="1" begin="8" end="8" description="" rwaccess="RW" />
    <bitfield id="ena_status_9" width="1" begin="9" end="9" description="" rwaccess="RW" />
    <bitfield id="ena_status_10" width="1" begin="10" end="10" description="" rwaccess="RW" />
    <bitfield id="ena_status_11" width="1" begin="11" end="11" description="" rwaccess="RW" />
    <bitfield id="ena_status_12" width="1" begin="12" end="12" description="" rwaccess="RW" />
    <bitfield id="ena_status_13" width="1" begin="13" end="13" description="" rwaccess="RW" />
    <bitfield id="ena_status_14" width="1" begin="14" end="14" description="" rwaccess="RW" />
    <bitfield id="ena_status_15" width="1" begin="15" end="15" description="" rwaccess="RW" />
    <bitfield id="ena_status_16" width="1" begin="16" end="16" description="" rwaccess="RW" />
    <bitfield id="ena_status_17" width="1" begin="17" end="17" description="" rwaccess="RW" />
    <bitfield id="ena_status_18" width="1" begin="18" end="18" description="" rwaccess="RW" />
    <bitfield id="ena_status_19" width="1" begin="19" end="19" description="" rwaccess="RW" />
    <bitfield id="ena_status_20" width="1" begin="20" end="20" description="" rwaccess="RW" />
    <bitfield id="ena_status_21" width="1" begin="21" end="21" description="" rwaccess="RW" />
    <bitfield id="ena_status_22" width="1" begin="22" end="22" description="" rwaccess="RW" />
    <bitfield id="ena_status_23" width="1" begin="23" end="23" description="" rwaccess="RW" />
    <bitfield id="ena_status_24" width="1" begin="24" end="24" description="" rwaccess="RW" />
    <bitfield id="ena_status_25" width="1" begin="25" end="25" description="" rwaccess="RW" />
    <bitfield id="ena_status_26" width="1" begin="26" end="26" description="" rwaccess="RW" />
    <bitfield id="ena_status_27" width="1" begin="27" end="27" description="" rwaccess="RW" />
    <bitfield id="ena_status_28" width="1" begin="28" end="28" description="" rwaccess="RW" />
    <bitfield id="ena_status_29" width="1" begin="29" end="29" description="" rwaccess="RW" />
    <bitfield id="ena_status_30" width="1" begin="30" end="30" description="" rwaccess="RW" />
    <bitfield id="ena_status_31" width="1" begin="31" end="31" description="" rwaccess="RW" />
  </register>
  <register id="enable_reg" offset="0x00300" width="32" description="(1 of 32, stride 4)">
    <bitfield id="enable_0" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="enable_1" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="enable_2" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="enable_3" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="enable_4" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="enable_5" width="1" begin="5" end="5" description="" rwaccess="RW" />
    <bitfield id="enable_6" width="1" begin="6" end="6" description="" rwaccess="RW" />
    <bitfield id="enable_7" width="1" begin="7" end="7" description="" rwaccess="RW" />
    <bitfield id="enable_8" width="1" begin="8" end="8" description="" rwaccess="RW" />
    <bitfield id="enable_9" width="1" begin="9" end="9" description="" rwaccess="RW" />
    <bitfield id="enable_10" width="1" begin="10" end="10" description="" rwaccess="RW" />
    <bitfield id="enable_11" width="1" begin="11" end="11" description="" rwaccess="RW" />
    <bitfield id="enable_12" width="1" begin="12" end="12" description="" rwaccess="RW" />
    <bitfield id="enable_13" width="1" begin="13" end="13" description="" rwaccess="RW" />
    <bitfield id="enable_14" width="1" begin="14" end="14" description="" rwaccess="RW" />
    <bitfield id="enable_15" width="1" begin="15" end="15" description="" rwaccess="RW" />
    <bitfield id="enable_16" width="1" begin="16" end="16" description="" rwaccess="RW" />
    <bitfield id="enable_17" width="1" begin="17" end="17" description="" rwaccess="RW" />
    <bitfield id="enable_18" width="1" begin="18" end="18" description="" rwaccess="RW" />
    <bitfield id="enable_19" width="1" begin="19" end="19" description="" rwaccess="RW" />
    <bitfield id="enable_20" width="1" begin="20" end="20" description="" rwaccess="RW" />
    <bitfield id="enable_21" width="1" begin="21" end="21" description="" rwaccess="RW" />
    <bitfield id="enable_22" width="1" begin="22" end="22" description="" rwaccess="RW" />
    <bitfield id="enable_23" width="1" begin="23" end="23" description="" rwaccess="RW" />
    <bitfield id="enable_24" width="1" begin="24" end="24" description="" rwaccess="RW" />
    <bitfield id="enable_25" width="1" begin="25" end="25" description="" rwaccess="RW" />
    <bitfield id="enable_26" width="1" begin="26" end="26" description="" rwaccess="RW" />
    <bitfield id="enable_27" width="1" begin="27" end="27" description="" rwaccess="RW" />
    <bitfield id="enable_28" width="1" begin="28" end="28" description="" rwaccess="RW" />
    <bitfield id="enable_29" width="1" begin="29" end="29" description="" rwaccess="RW" />
    <bitfield id="enable_30" width="1" begin="30" end="30" description="" rwaccess="RW" />
    <bitfield id="enable_31" width="1" begin="31" end="31" description="" rwaccess="RW" />
  </register>
  <register id="enable_clr_reg" offset="0x00380" width="32" description="(1 of 32, stride 4)">
    <bitfield id="enable_0_clr" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="enable_1_clr" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="enable_2_clr" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="enable_3_clr" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="enable_4_clr" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="enable_5_clr" width="1" begin="5" end="5" description="" rwaccess="RW" />
    <bitfield id="enable_6_clr" width="1" begin="6" end="6" description="" rwaccess="RW" />
    <bitfield id="enable_7_clr" width="1" begin="7" end="7" description="" rwaccess="RW" />
    <bitfield id="enable_8_clr" width="1" begin="8" end="8" description="" rwaccess="RW" />
    <bitfield id="enable_9_clr" width="1" begin="9" end="9" description="" rwaccess="RW" />
    <bitfield id="enable_10_clr" width="1" begin="10" end="10" description="" rwaccess="RW" />
    <bitfield id="enable_11_clr" width="1" begin="11" end="11" description="" rwaccess="RW" />
    <bitfield id="enable_12_clr" width="1" begin="12" end="12" description="" rwaccess="RW" />
    <bitfield id="enable_13_clr" width="1" begin="13" end="13" description="" rwaccess="RW" />
    <bitfield id="enable_14_clr" width="1" begin="14" end="14" description="" rwaccess="RW" />
    <bitfield id="enable_15_clr" width="1" begin="15" end="15" description="" rwaccess="RW" />
    <bitfield id="enable_16_clr" width="1" begin="16" end="16" description="" rwaccess="RW" />
    <bitfield id="enable_17_clr" width="1" begin="17" end="17" description="" rwaccess="RW" />
    <bitfield id="enable_18_clr" width="1" begin="18" end="18" description="" rwaccess="RW" />
    <bitfield id="enable_19_clr" width="1" begin="19" end="19" description="" rwaccess="RW" />
    <bitfield id="enable_20_clr" width="1" begin="20" end="20" description="" rwaccess="RW" />
    <bitfield id="enable_21_clr" width="1" begin="21" end="21" description="" rwaccess="RW" />
    <bitfield id="enable_22_clr" width="1" begin="22" end="22" description="" rwaccess="RW" />
    <bitfield id="enable_23_clr" width="1" begin="23" end="23" description="" rwaccess="RW" />
    <bitfield id="enable_24_clr" width="1" begin="24" end="24" description="" rwaccess="RW" />
    <bitfield id="enable_25_clr" width="1" begin="25" end="25" description="" rwaccess="RW" />
    <bitfield id="enable_26_clr" width="1" begin="26" end="26" description="" rwaccess="RW" />
    <bitfield id="enable_27_clr" width="1" begin="27" end="27" description="" rwaccess="RW" />
    <bitfield id="enable_28_clr" width="1" begin="28" end="28" description="" rwaccess="RW" />
    <bitfield id="enable_29_clr" width="1" begin="29" end="29" description="" rwaccess="RW" />
    <bitfield id="enable_30_clr" width="1" begin="30" end="30" description="" rwaccess="RW" />
    <bitfield id="enable_31_clr" width="1" begin="31" end="31" description="" rwaccess="RW" />
  </register>
  <register id="ch_map" offset="0x00400" width="8" description="(1 of 1024, stride 1)">
    <bitfield id="reg0_ch_map_0" width="8" begin="7" end="0" description="" rwaccess="RW" />
    <bitfield id="reg0_ch_map_1" width="8" begin="15" end="8" description="" rwaccess="RW" />
    <bitfield id="reg0_ch_map_2" width="8" begin="23" end="16" description="" rwaccess="RW" />
    <bitfield id="reg0_ch_map_3" width="8" begin="31" end="24" description="" rwaccess="RW" />
  </register>
  <register id="hint_map" offset="0x00800" width="32" description="(1 of 64, stride 4)">
    <bitfield id="reg0_hint_map_0" width="8" begin="7" end="0" description="" rwaccess="RW" />
    <bitfield id="reg0_hint_map_1" width="8" begin="15" end="8" description="" rwaccess="RW" />
    <bitfield id="reg0_hint_map_2" width="8" begin="23" end="16" description="" rwaccess="RW" />
    <bitfield id="reg0_hint_map_3" width="8" begin="31" end="24" description="" rwaccess="RW" />
  </register>
  <register id="pri_hint_reg" offset="0x00900" width="32" description="(1 of 256, stride 4)">
    <bitfield id="pri_hint_0" width="10" begin="9" end="0" description="" rwaccess="RW" />
    <bitfield id="none_hint_0" width="1" begin="31" end="31" description="" rwaccess="RW" />
  </register>
  <register id="polarity_reg" offset="0x00d00" width="32" description="(1 of 32, stride 4)">
    <bitfield id="polarity_0" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="polarity_1" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="polarity_2" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="polarity_3" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="polarity_4" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="polarity_5" width="1" begin="5" end="5" description="" rwaccess="RW" />
    <bitfield id="polarity_6" width="1" begin="6" end="6" description="" rwaccess="RW" />
    <bitfield id="polarity_7" width="1" begin="7" end="7" description="" rwaccess="RW" />
    <bitfield id="polarity_8" width="1" begin="8" end="8" description="" rwaccess="RW" />
    <bitfield id="polarity_9" width="1" begin="9" end="9" description="" rwaccess="RW" />
    <bitfield id="polarity_10" width="1" begin="10" end="10" description="" rwaccess="RW" />
    <bitfield id="polarity_11" width="1" begin="11" end="11" description="" rwaccess="RW" />
    <bitfield id="polarity_12" width="1" begin="12" end="12" description="" rwaccess="RW" />
    <bitfield id="polarity_13" width="1" begin="13" end="13" description="" rwaccess="RW" />
    <bitfield id="polarity_14" width="1" begin="14" end="14" description="" rwaccess="RW" />
    <bitfield id="polarity_15" width="1" begin="15" end="15" description="" rwaccess="RW" />
    <bitfield id="polarity_16" width="1" begin="16" end="16" description="" rwaccess="RW" />
    <bitfield id="polarity_17" width="1" begin="17" end="17" description="" rwaccess="RW" />
    <bitfield id="polarity_18" width="1" begin="18" end="18" description="" rwaccess="RW" />
    <bitfield id="polarity_19" width="1" begin="19" end="19" description="" rwaccess="RW" />
    <bitfield id="polarity_20" width="1" begin="20" end="20" description="" rwaccess="RW" />
    <bitfield id="polarity_21" width="1" begin="21" end="21" description="" rwaccess="RW" />
    <bitfield id="polarity_22" width="1" begin="22" end="22" description="" rwaccess="RW" />
    <bitfield id="polarity_23" width="1" begin="23" end="23" description="" rwaccess="RW" />
    <bitfield id="polarity_24" width="1" begin="24" end="24" description="" rwaccess="RW" />
    <bitfield id="polarity_25" width="1" begin="25" end="25" description="" rwaccess="RW" />
    <bitfield id="polarity_26" width="1" begin="26" end="26" description="" rwaccess="RW" />
    <bitfield id="polarity_27" width="1" begin="27" end="27" description="" rwaccess="RW" />
    <bitfield id="polarity_28" width="1" begin="28" end="28" description="" rwaccess="RW" />
    <bitfield id="polarity_29" width="1" begin="29" end="29" description="" rwaccess="RW" />
    <bitfield id="polarity_30" width="1" begin="30" end="30" description="" rwaccess="RW" />
    <bitfield id="polarity_31" width="1" begin="31" end="31" description="" rwaccess="RW" />
  </register>
  <register id="type_reg" offset="0x00d80" width="32" description="(1 of 32, stride 4)">
    <bitfield id="type_0" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="type_1" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="type_2" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="type_3" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="type_4" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="type_5" width="1" begin="5" end="5" description="" rwaccess="RW" />
    <bitfield id="type_6" width="1" begin="6" end="6" description="" rwaccess="RW" />
    <bitfield id="type_7" width="1" begin="7" end="7" description="" rwaccess="RW" />
    <bitfield id="type_8" width="1" begin="8" end="8" description="" rwaccess="RW" />
    <bitfield id="type_9" width="1" begin="9" end="9" description="" rwaccess="RW" />
    <bitfield id="type_10" width="1" begin="10" end="10" description="" rwaccess="RW" />
    <bitfield id="type_11" width="1" begin="11" end="11" description="" rwaccess="RW" />
    <bitfield id="type_12" width="1" begin="12" end="12" description="" rwaccess="RW" />
    <bitfield id="type_13" width="1" begin="13" end="13" description="" rwaccess="RW" />
    <bitfield id="type_14" width="1" begin="14" end="14" description="" rwaccess="RW" />
    <bitfield id="type_15" width="1" begin="15" end="15" description="" rwaccess="RW" />
    <bitfield id="type_16" width="1" begin="16" end="16" description="" rwaccess="RW" />
    <bitfield id="type_17" width="1" begin="17" end="17" description="" rwaccess="RW" />
    <bitfield id="type_18" width="1" begin="18" end="18" description="" rwaccess="RW" />
    <bitfield id="type_19" width="1" begin="19" end="19" description="" rwaccess="RW" />
    <bitfield id="type_20" width="1" begin="20" end="20" description="" rwaccess="RW" />
    <bitfield id="type_21" width="1" begin="21" end="21" description="" rwaccess="RW" />
    <bitfield id="type_22" width="1" begin="22" end="22" description="" rwaccess="RW" />
    <bitfield id="type_23" width="1" begin="23" end="23" description="" rwaccess="RW" />
    <bitfield id="type_24" width="1" begin="24" end="24" description="" rwaccess="RW" />
    <bitfield id="type_25" width="1" begin="25" end="25" description="" rwaccess="RW" />
    <bitfield id="type_26" width="1" begin="26" end="26" description="" rwaccess="RW" />
    <bitfield id="type_27" width="1" begin="27" end="27" description="" rwaccess="RW" />
    <bitfield id="type_28" width="1" begin="28" end="28" description="" rwaccess="RW" />
    <bitfield id="type_29" width="1" begin="29" end="29" description="" rwaccess="RW" />
    <bitfield id="type_30" width="1" begin="30" end="30" description="" rwaccess="RW" />
    <bitfield id="type_31" width="1" begin="31" end="31" description="" rwaccess="RW" />
  </register>
  <register id="dbg_select_reg" offset="0x00f00" width="32" description="(1 of 64, stride 4)">
    <bitfield id="dbg_enable0" width="1" begin="31" end="31" description="" rwaccess="RW" />
    <bitfield id="dbg_select0" width="14" begin="13" end="0" description="" rwaccess="RW" />
  </register>
  <register id="secure_enable_reg" offset="0x01000" width="32" description="(1 of 32, stride 4)">
    <bitfield id="secure_enable_0" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="secure_enable_1" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="secure_enable_2" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="secure_enable_3" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="secure_enable_4" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="secure_enable_5" width="1" begin="5" end="5" description="" rwaccess="RW" />
    <bitfield id="secure_enable_6" width="1" begin="6" end="6" description="" rwaccess="RW" />
    <bitfield id="secure_enable_7" width="1" begin="7" end="7" description="" rwaccess="RW" />
    <bitfield id="secure_enable_8" width="1" begin="8" end="8" description="" rwaccess="RW" />
    <bitfield id="secure_enable_9" width="1" begin="9" end="9" description="" rwaccess="RW" />
    <bitfield id="secure_enable_10" width="1" begin="10" end="10" description="" rwaccess="RW" />
    <bitfield id="secure_enable_11" width="1" begin="11" end="11" description="" rwaccess="RW" />
    <bitfield id="secure_enable_12" width="1" begin="12" end="12" description="" rwaccess="RW" />
    <bitfield id="secure_enable_13" width="1" begin="13" end="13" description="" rwaccess="RW" />
    <bitfield id="secure_enable_14" width="1" begin="14" end="14" description="" rwaccess="RW" />
    <bitfield id="secure_enable_15" width="1" begin="15" end="15" description="" rwaccess="RW" />
    <bitfield id="secure_enable_16" width="1" begin="16" end="16" description="" rwaccess="RW" />
    <bitfield id="secure_enable_17" width="1" begin="17" end="17" description="" rwaccess="RW" />
    <bitfield id="secure_enable_18" width="1" begin="18" end="18" description="" rwaccess="RW" />
    <bitfield id="secure_enable_19" width="1" begin="19" end="19" description="" rwaccess="RW" />
    <bitfield id="secure_enable_20" width="1" begin="20" end="20" description="" rwaccess="RW" />
    <bitfield id="secure_enable_21" width="1" begin="21" end="21" description="" rwaccess="RW" />
    <bitfield id="secure_enable_22" width="1" begin="22" end="22" description="" rwaccess="RW" />
    <bitfield id="secure_enable_23" width="1" begin="23" end="23" description="" rwaccess="RW" />
    <bitfield id="secure_enable_24" width="1" begin="24" end="24" description="" rwaccess="RW" />
    <bitfield id="secure_enable_25" width="1" begin="25" end="25" description="" rwaccess="RW" />
    <bitfield id="secure_enable_26" width="1" begin="26" end="26" description="" rwaccess="RW" />
    <bitfield id="secure_enable_27" width="1" begin="27" end="27" description="" rwaccess="RW" />
    <bitfield id="secure_enable_28" width="1" begin="28" end="28" description="" rwaccess="RW" />
    <bitfield id="secure_enable_29" width="1" begin="29" end="29" description="" rwaccess="RW" />
    <bitfield id="secure_enable_30" width="1" begin="30" end="30" description="" rwaccess="RW" />
    <bitfield id="secure_enable_31" width="1" begin="31" end="31" description="" rwaccess="RW" />
  </register>
  <register id="secure_enable_clr_reg" offset="0x01080" width="32" description="(1 of 32, stride 4)">
    <bitfield id="secure_enable_0_clr" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="secure_enable_1_clr" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="secure_enable_2_clr" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="secure_enable_3_clr" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="secure_enable_4_clr" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="secure_enable_5_clr" width="1" begin="5" end="5" description="" rwaccess="RW" />
    <bitfield id="secure_enable_6_clr" width="1" begin="6" end="6" description="" rwaccess="RW" />
    <bitfield id="secure_enable_7_clr" width="1" begin="7" end="7" description="" rwaccess="RW" />
    <bitfield id="secure_enable_8_clr" width="1" begin="8" end="8" description="" rwaccess="RW" />
    <bitfield id="secure_enable_9_clr" width="1" begin="9" end="9" description="" rwaccess="RW" />
    <bitfield id="secure_enable_10_clr" width="1" begin="10" end="10" description="" rwaccess="RW" />
    <bitfield id="secure_enable_11_clr" width="1" begin="11" end="11" description="" rwaccess="RW" />
    <bitfield id="secure_enable_12_clr" width="1" begin="12" end="12" description="" rwaccess="RW" />
    <bitfield id="secure_enable_13_clr" width="1" begin="13" end="13" description="" rwaccess="RW" />
    <bitfield id="secure_enable_14_clr" width="1" begin="14" end="14" description="" rwaccess="RW" />
    <bitfield id="secure_enable_15_clr" width="1" begin="15" end="15" description="" rwaccess="RW" />
    <bitfield id="secure_enable_16_clr" width="1" begin="16" end="16" description="" rwaccess="RW" />
    <bitfield id="secure_enable_17_clr" width="1" begin="17" end="17" description="" rwaccess="RW" />
    <bitfield id="secure_enable_18_clr" width="1" begin="18" end="18" description="" rwaccess="RW" />
    <bitfield id="secure_enable_19_clr" width="1" begin="19" end="19" description="" rwaccess="RW" />
    <bitfield id="secure_enable_20_clr" width="1" begin="20" end="20" description="" rwaccess="RW" />
    <bitfield id="secure_enable_21_clr" width="1" begin="21" end="21" description="" rwaccess="RW" />
    <bitfield id="secure_enable_22_clr" width="1" begin="22" end="22" description="" rwaccess="RW" />
    <bitfield id="secure_enable_23_clr" width="1" begin="23" end="23" description="" rwaccess="RW" />
    <bitfield id="secure_enable_24_clr" width="1" begin="24" end="24" description="" rwaccess="RW" />
    <bitfield id="secure_enable_25_clr" width="1" begin="25" end="25" description="" rwaccess="RW" />
    <bitfield id="secure_enable_26_clr" width="1" begin="26" end="26" description="" rwaccess="RW" />
    <bitfield id="secure_enable_27_clr" width="1" begin="27" end="27" description="" rwaccess="RW" />
    <bitfield id="secure_enable_28_clr" width="1" begin="28" end="28" description="" rwaccess="RW" />
    <bitfield id="secure_enable_29_clr" width="1" begin="29" end="29" description="" rwaccess="RW" />
    <bitfield id="secure_enable_30_clr" width="1" begin="30" end="30" description="" rwaccess="RW" />
    <bitfield id="secure_enable_31_clr" width="1" begin="31" end="31" description="" rwaccess="RW" />
  </register>
  <register id="nest_level_reg" offset="0x01100" width="32" description="(1 of 256, stride 4)">
    <bitfield id="nest_hint_0" width="9" begin="8" end="0" description="" rwaccess="RW" />
  </register>
  <register id="enable_hint_reg" offset="0x01500" width="32" description="(1 of 8, stride 4)">
    <bitfield id="enable_hint_0" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="enable_hint_1" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="enable_hint_2" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="enable_hint_3" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="enable_hint_4" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="enable_hint_5" width="1" begin="5" end="5" description="" rwaccess="RW" />
    <bitfield id="enable_hint_6" width="1" begin="6" end="6" description="" rwaccess="RW" />
    <bitfield id="enable_hint_7" width="1" begin="7" end="7" description="" rwaccess="RW" />
    <bitfield id="enable_hint_8" width="1" begin="8" end="8" description="" rwaccess="RW" />
    <bitfield id="enable_hint_9" width="1" begin="9" end="9" description="" rwaccess="RW" />
    <bitfield id="enable_hint_10" width="1" begin="10" end="10" description="" rwaccess="RW" />
    <bitfield id="enable_hint_11" width="1" begin="11" end="11" description="" rwaccess="RW" />
    <bitfield id="enable_hint_12" width="1" begin="12" end="12" description="" rwaccess="RW" />
    <bitfield id="enable_hint_13" width="1" begin="13" end="13" description="" rwaccess="RW" />
    <bitfield id="enable_hint_14" width="1" begin="14" end="14" description="" rwaccess="RW" />
    <bitfield id="enable_hint_15" width="1" begin="15" end="15" description="" rwaccess="RW" />
    <bitfield id="enable_hint_16" width="1" begin="16" end="16" description="" rwaccess="RW" />
    <bitfield id="enable_hint_17" width="1" begin="17" end="17" description="" rwaccess="RW" />
    <bitfield id="enable_hint_18" width="1" begin="18" end="18" description="" rwaccess="RW" />
    <bitfield id="enable_hint_19" width="1" begin="19" end="19" description="" rwaccess="RW" />
    <bitfield id="enable_hint_20" width="1" begin="20" end="20" description="" rwaccess="RW" />
    <bitfield id="enable_hint_21" width="1" begin="21" end="21" description="" rwaccess="RW" />
    <bitfield id="enable_hint_22" width="1" begin="22" end="22" description="" rwaccess="RW" />
    <bitfield id="enable_hint_23" width="1" begin="23" end="23" description="" rwaccess="RW" />
    <bitfield id="enable_hint_24" width="1" begin="24" end="24" description="" rwaccess="RW" />
    <bitfield id="enable_hint_25" width="1" begin="25" end="25" description="" rwaccess="RW" />
    <bitfield id="enable_hint_26" width="1" begin="26" end="26" description="" rwaccess="RW" />
    <bitfield id="enable_hint_27" width="1" begin="27" end="27" description="" rwaccess="RW" />
    <bitfield id="enable_hint_28" width="1" begin="28" end="28" description="" rwaccess="RW" />
    <bitfield id="enable_hint_29" width="1" begin="29" end="29" description="" rwaccess="RW" />
    <bitfield id="enable_hint_30" width="1" begin="30" end="30" description="" rwaccess="RW" />
    <bitfield id="enable_hint_31" width="1" begin="31" end="31" description="" rwaccess="RW" />
  </register>
  <register id="vector_address_reg" offset="0x02000" width="32" description="(1 of 1024, stride 4)">
    <bitfield id="vector_address_0_0" width="32" begin="31" end="0" description="" rwaccess="RW" />
  </register>
</module>
<!-- KeyStone2 Emupack version __KEYSTONE2_EMUPACK_VERSION__ -->
