Project Information                d:\education\logic\project-logic\board2.rpt

MAX+plus II Compiler Report File
Version 10.2 07/10/2002
Compiled: 10/30/2020 02:36:06

Copyright (C) 1988-2002 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir         Shareable
POF       Device          Pins    Pins     Pins     LCs  Expanders  % Utilized

board2    EPM7128SLC84-15  2        24       0      51      0           39 %

User Pins:                 2        24       0  



Project Information                d:\education\logic\project-logic\board2.rpt

** PIN/LOCATION/CHIP ASSIGNMENTS **

                  Actual                  
    User       Assignments                
Assignments   (if different)     Node Name

board2@58                         and1_out
board2@57                         and2_out
board2@56                         and3_out
board2@55                         clk
board2@21                         led1_1
board2@20                         led1_2
board2@18                         led1_3
board2@17                         led1_4
board2@16                         led1_5
board2@15                         led1_6
board2@12                         led1_7
board2@31                         led2_1
board2@30                         led2_2
board2@29                         led2_3
board2@28                         led2_4
board2@27                         led2_5
board2@25                         led2_6
board2@24                         led2_7
board2@40                         led3_1
board2@39                         led3_2
board2@37                         led3_3
board2@36                         led3_4
board2@35                         led3_5
board2@34                         led3_6
board2@33                         led3_7
board2@54                         reset


Project Information                d:\education\logic\project-logic\board2.rpt

** FILE HIERARCHY **



|freq_div:fd0|
|freq_div:fd0|t_ff:t_ff01|
|freq_div:fd0|t_ff:t_ff01|d_ff:d1|
|freq_div:fd0|t_ff:t_ff02|
|freq_div:fd0|t_ff:t_ff02|d_ff:d1|
|freq_div:fd0|t_ff:t_ff03|
|freq_div:fd0|t_ff:t_ff03|d_ff:d1|
|freq_div:fd0|t_ff:t_ff04|
|freq_div:fd0|t_ff:t_ff04|d_ff:d1|
|freq_div:fd0|t_ff:t_ff05|
|freq_div:fd0|t_ff:t_ff05|d_ff:d1|
|freq_div:fd0|t_ff:t_ff06|
|freq_div:fd0|t_ff:t_ff06|d_ff:d1|
|freq_div:fd0|t_ff:t_ff07|
|freq_div:fd0|t_ff:t_ff07|d_ff:d1|
|freq_div:fd0|t_ff:t_ff08|
|freq_div:fd0|t_ff:t_ff08|d_ff:d1|
|freq_div:fd0|t_ff:t_ff09|
|freq_div:fd0|t_ff:t_ff09|d_ff:d1|
|freq_div:fd0|t_ff:t_ff010|
|freq_div:fd0|t_ff:t_ff010|d_ff:d1|
|freq_div:fd0|t_ff:t_ff011|
|freq_div:fd0|t_ff:t_ff011|d_ff:d1|
|freq_div:fd0|t_ff:t_ff012|
|freq_div:fd0|t_ff:t_ff012|d_ff:d1|
|freq_div:fd0|t_ff:t_ff013|
|freq_div:fd0|t_ff:t_ff013|d_ff:d1|
|freq_div:fd0|t_ff:t_ff014|
|freq_div:fd0|t_ff:t_ff014|d_ff:d1|
|freq_div:fd0|t_ff:t_ff015|
|freq_div:fd0|t_ff:t_ff015|d_ff:d1|
|freq_div:fd0|t_ff:t_ff016|
|freq_div:fd0|t_ff:t_ff016|d_ff:d1|
|freq_div:fd0|t_ff:t_ff017|
|freq_div:fd0|t_ff:t_ff017|d_ff:d1|
|freq_div:fd0|t_ff:t_ff019|
|freq_div:fd0|t_ff:t_ff019|d_ff:d1|
|counter_6bit:line1_selGenerator|
|counter_6bit:line1_selGenerator|t_ff:t0|
|counter_6bit:line1_selGenerator|t_ff:t0|d_ff:d1|
|counter_6bit:line1_selGenerator|t_ff:t1|
|counter_6bit:line1_selGenerator|t_ff:t1|d_ff:d1|
|counter_6bit:line1_selGenerator|t_ff:t2|
|counter_6bit:line1_selGenerator|t_ff:t2|d_ff:d1|
|counter_6bit:line1_selGenerator|t_ff:t3|
|counter_6bit:line1_selGenerator|t_ff:t3|d_ff:d1|
|counter_6bit:line1_selGenerator|t_ff:t4|
|counter_6bit:line1_selGenerator|t_ff:t4|d_ff:d1|
|counter_6bit:line1_selGenerator|t_ff:t5|
|counter_6bit:line1_selGenerator|t_ff:t5|d_ff:d1|
|lightmanager1:lightManager1|
|counter_3bit:lightline1|
|counter_3bit:lightline1|t_ff:t0|
|counter_3bit:lightline1|t_ff:t0|d_ff:d1|
|counter_3bit:lightline1|t_ff:t1|
|counter_3bit:lightline1|t_ff:t1|d_ff:d1|
|counter_3bit:lightline1|t_ff:t2|
|counter_3bit:lightline1|t_ff:t2|d_ff:d1|
|lightmanager2:lightManager2|
|counter_3bit:lightline2|
|counter_3bit:lightline2|t_ff:t0|
|counter_3bit:lightline2|t_ff:t0|d_ff:d1|
|counter_3bit:lightline2|t_ff:t1|
|counter_3bit:lightline2|t_ff:t1|d_ff:d1|
|counter_3bit:lightline2|t_ff:t2|
|counter_3bit:lightline2|t_ff:t2|d_ff:d1|
|lightmanager3:lightManager3|
|counter_3bit:lightline3|
|counter_3bit:lightline3|t_ff:t0|
|counter_3bit:lightline3|t_ff:t0|d_ff:d1|
|counter_3bit:lightline3|t_ff:t1|
|counter_3bit:lightline3|t_ff:t1|d_ff:d1|
|counter_3bit:lightline3|t_ff:t2|
|counter_3bit:lightline3|t_ff:t2|d_ff:d1|
|dmux3to8:demux1|
|dmux3to8:demux2|
|dmux3to8:demux3|


Device-Specific Information:       d:\education\logic\project-logic\board2.rpt
board2

***** Logic for device 'board2' compiled without errors.




Device: EPM7128SLC84-15

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF
    Enable JTAG Support                        = ON
    User Code                                  = ffff
    MultiVolt I/O                              = OFF

              R  R  R  R     R  R  R                    R  R  R     R  R  R  
              E  E  E  E     E  E  E                    E  E  E     E  E  E  
              S  S  S  S     S  S  S  V                 S  S  S     S  S  S  
              E  E  E  E     E  E  E  C                 E  E  E  V  E  E  E  
              R  R  R  R     R  R  R  C                 R  R  R  C  R  R  R  
              V  V  V  V  G  V  V  V  I  G  G  G  G  G  V  V  V  C  V  V  V  
              E  E  E  E  N  E  E  E  N  N  N  N  N  N  E  E  E  I  E  E  E  
              D  D  D  D  D  D  D  D  T  D  D  D  D  D  D  D  D  O  D  D  D  
            -----------------------------------------------------------------_ 
          /  11 10  9  8  7  6  5  4  3  2  1 84 83 82 81 80 79 78 77 76 75   | 
  led1_7 | 12                                                              74 | RESERVED 
   VCCIO | 13                                                              73 | RESERVED 
    #TDI | 14                                                              72 | GND 
  led1_6 | 15                                                              71 | #TDO 
  led1_5 | 16                                                              70 | RESERVED 
  led1_4 | 17                                                              69 | RESERVED 
  led1_3 | 18                                                              68 | RESERVED 
     GND | 19                                                              67 | RESERVED 
  led1_2 | 20                                                              66 | VCCIO 
  led1_1 | 21                                                              65 | RESERVED 
RESERVED | 22                       EPM7128SLC84-15                        64 | RESERVED 
    #TMS | 23                                                              63 | RESERVED 
  led2_7 | 24                                                              62 | #TCK 
  led2_6 | 25                                                              61 | RESERVED 
   VCCIO | 26                                                              60 | RESERVED 
  led2_5 | 27                                                              59 | GND 
  led2_4 | 28                                                              58 | and1_out 
  led2_3 | 29                                                              57 | and2_out 
  led2_2 | 30                                                              56 | and3_out 
  led2_1 | 31                                                              55 | clk 
     GND | 32                                                              54 | reset 
         |_  33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53  _| 
           ------------------------------------------------------------------ 
              l  l  l  l  l  V  l  l  R  G  V  R  R  R  G  R  R  R  R  R  V  
              e  e  e  e  e  C  e  e  E  N  C  E  E  E  N  E  E  E  E  E  C  
              d  d  d  d  d  C  d  d  S  D  C  S  S  S  D  S  S  S  S  S  C  
              3  3  3  3  3  I  3  3  E     I  E  E  E     E  E  E  E  E  I  
              _  _  _  _  _  O  _  _  R     N  R  R  R     R  R  R  R  R  O  
              7  6  5  4  3     2  1  V     T  V  V  V     V  V  V  V  V     
                                      E        E  E  E     E  E  E  E  E     
                                      D        D  D  D     D  D  D  D  D     


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:       d:\education\logic\project-logic\board2.rpt
board2

** RESOURCE USAGE **

                                                Shareable     External
Logic Array Block     Logic Cells   I/O Pins    Expanders   Interconnect

A:     LC1 - LC16     1/16(  6%)   1/ 8( 12%)   0/16(  0%)   3/36(  8%) 
B:    LC17 - LC32    16/16(100%)   7/ 8( 87%)   0/16(  0%)  10/36( 27%) 
C:    LC33 - LC48     7/16( 43%)   8/ 8(100%)   0/16(  0%)   3/36(  8%) 
D:    LC49 - LC64     7/16( 43%)   7/ 8( 87%)   0/16(  0%)   3/36(  8%) 
E:    LC65 - LC80     0/16(  0%)   0/ 8(  0%)   0/16(  0%)   0/36(  0%) 
F:    LC81 - LC96     3/16( 18%)   6/ 8( 75%)   0/16(  0%)   9/36( 25%) 
G:   LC97 - LC112     1/16(  6%)   1/ 8( 12%)   0/16(  0%)   1/36(  2%) 
H:  LC113 - LC128    16/16(100%)   0/ 8(  0%)   0/16(  0%)  16/36( 44%) 


Total dedicated input pins used:                 0/4      (  0%)
Total I/O pins used:                            30/64     ( 46%)
Total logic cells used:                         51/128    ( 39%)
Total shareable expanders used:                  0/128    (  0%)
Total Turbo logic cells used:                   51/128    ( 39%)
Total shareable expanders not available (n/a):   0/128    (  0%)
Average fan-in:                                  2.82
Total fan-in:                                   144

Total input pins required:                       2
Total fast input logic cells required:           0
Total output pins required:                     24
Total bidirectional pins required:               0
Total reserved pins required                     4
Total logic cells required:                     51
Total flipflops required:                       27
Total product terms required:                   87
Total logic cells lending parallel expanders:    0
Total shareable expanders in database:           0

Synthesized logic cells:                        21/ 128   ( 16%)



Device-Specific Information:       d:\education\logic\project-logic\board2.rpt
board2

** INPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  55   (85)  (F)      INPUT               0      0   0    0    0    0    1  clk
  54   (83)  (F)      INPUT               0      0   0    0    0    0    9  reset


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:       d:\education\logic\project-logic\board2.rpt
board2

** OUTPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  58     91    F     OUTPUT      t        0      0   0    0    3    0    0  and1_out
  57     88    F     OUTPUT      t        0      0   0    0    3    0    0  and2_out
  56     86    F     OUTPUT      t        0      0   0    0    3    0    0  and3_out
  21     19    B     OUTPUT    s t        0      0   0    0    3    0    0  led1_1
  20     21    B     OUTPUT    s t        0      0   0    0    3    0    0  led1_2
  18     24    B     OUTPUT    s t        0      0   0    0    3    0    0  led1_3
  17     25    B     OUTPUT    s t        0      0   0    0    3    0    0  led1_4
  16     27    B     OUTPUT    s t        0      0   0    0    3    0    0  led1_5
  15     29    B     OUTPUT    s t        0      0   0    0    3    0    0  led1_6
  12      3    A     OUTPUT    s t        0      0   0    0    3    0    0  led1_7
  31     35    C     OUTPUT    s t        0      0   0    0    3    0    0  led2_1
  30     37    C     OUTPUT    s t        0      0   0    0    3    0    0  led2_2
  29     38    C     OUTPUT    s t        0      0   0    0    3    0    0  led2_3
  28     40    C     OUTPUT    s t        0      0   0    0    3    0    0  led2_4
  27     43    C     OUTPUT    s t        0      0   0    0    3    0    0  led2_5
  25     45    C     OUTPUT    s t        0      0   0    0    3    0    0  led2_6
  24     46    C     OUTPUT    s t        0      0   0    0    3    0    0  led2_7
  40     51    D     OUTPUT    s t        0      0   0    0    3    0    0  led3_1
  39     53    D     OUTPUT    s t        0      0   0    0    3    0    0  led3_2
  37     56    D     OUTPUT    s t        0      0   0    0    3    0    0  led3_3
  36     57    D     OUTPUT    s t        0      0   0    0    3    0    0  led3_4
  35     59    D     OUTPUT    s t        0      0   0    0    3    0    0  led3_5
  34     61    D     OUTPUT    s t        0      0   0    0    3    0    0  led3_6
  33     64    D     OUTPUT    s t        0      0   0    0    3    0    0  led3_7


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:       d:\education\logic\project-logic\board2.rpt
board2

** BURIED LOGIC **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
   -     30    B       TFFE      t        0      0   0    1    1    8    2  |counter_3bit:lightline1|T_FF:t0|D_FF:d1|:6
   -     28    B       TFFE      t        0      0   0    1    2    8    1  |counter_3bit:lightline1|T_FF:t1|D_FF:d1|:6
   -     26    B       TFFE      t        0      0   0    1    3    8    0  |counter_3bit:lightline1|T_FF:t2|D_FF:d1|:6
   -     23    B       TFFE      t        0      0   0    1    1    8    2  |counter_3bit:lightline2|T_FF:t0|D_FF:d1|:6
   -     22    B       TFFE      t        0      0   0    1    2    8    1  |counter_3bit:lightline2|T_FF:t1|D_FF:d1|:6
   -     18    B       TFFE      t        0      0   0    1    3    8    0  |counter_3bit:lightline2|T_FF:t2|D_FF:d1|:6
   -     20    B       TFFE      t        0      0   0    1    1    8    2  |counter_3bit:lightline3|T_FF:t0|D_FF:d1|:6
 (22)    17    B       TFFE      t        0      0   0    1    2    8    1  |counter_3bit:lightline3|T_FF:t1|D_FF:d1|:6
   -     31    B       TFFE      t        0      0   0    1    3    8    0  |counter_3bit:lightline3|T_FF:t2|D_FF:d1|:6
   -    113    H       TFFE      t        0      0   0    1    0    0    1  |freq_div:fd0|T_FF:t_ff01|D_FF:d1|:6
 (14)    32    B       TFFE      t        0      0   0    0    1    0    1  |freq_div:fd0|T_FF:t_ff02|D_FF:d1|:6
 (73)   115    H       TFFE      t        0      0   0    0    1    0    1  |freq_div:fd0|T_FF:t_ff03|D_FF:d1|:6
   -    124    H       TFFE      t        0      0   0    0    1    0    1  |freq_div:fd0|T_FF:t_ff04|D_FF:d1|:6
 (76)   120    H       TFFE      t        0      0   0    0    1    0    1  |freq_div:fd0|T_FF:t_ff05|D_FF:d1|:6
   -    119    H       TFFE      t        0      0   0    0    1    0    1  |freq_div:fd0|T_FF:t_ff06|D_FF:d1|:6
   -    114    H       TFFE      t        0      0   0    0    1    0    1  |freq_div:fd0|T_FF:t_ff07|D_FF:d1|:6
 (81)   128    H       TFFE      t        0      0   0    0    1    0    1  |freq_div:fd0|T_FF:t_ff08|D_FF:d1|:6
   -    127    H       TFFE      t        0      0   0    0    1    0    1  |freq_div:fd0|T_FF:t_ff09|D_FF:d1|:6
 (80)   126    H       TFFE      t        0      0   0    0    1    0    1  |freq_div:fd0|T_FF:t_ff010|D_FF:d1|:6
 (79)   125    H       TFFE      t        0      0   0    0    1    0    1  |freq_div:fd0|T_FF:t_ff011|D_FF:d1|:6
 (77)   123    H       TFFE      t        0      0   0    0    1    0    1  |freq_div:fd0|T_FF:t_ff012|D_FF:d1|:6
   -    122    H       TFFE      t        0      0   0    0    1    0    1  |freq_div:fd0|T_FF:t_ff013|D_FF:d1|:6
   -    121    H       TFFE      t        0      0   0    0    1    0    1  |freq_div:fd0|T_FF:t_ff014|D_FF:d1|:6
 (75)   118    H       TFFE      t        0      0   0    0    1    0    1  |freq_div:fd0|T_FF:t_ff015|D_FF:d1|:6
 (74)   117    H       TFFE      t        0      0   0    0    1    0    1  |freq_div:fd0|T_FF:t_ff016|D_FF:d1|:6
 (63)    97    G       TFFE      t        0      0   0    0    1    0    1  |freq_div:fd0|T_FF:t_ff017|D_FF:d1|:6
   -    116    H       TFFE      t        0      0   0    0    1    0    9  |freq_div:fd0|T_FF:t_ff019|D_FF:d1|:6


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:       d:\education\logic\project-logic\board2.rpt
board2

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'A':

           Logic cells placed in LAB 'A'
        +- LC3 led1_7
        | 
        |   Other LABs fed by signals
        |   that feed LAB 'A'
LC      | | A B C D E F G H |     Logic cells that feed LAB 'A':

Pin
LC30 -> * | * * - - - * - - | <-- |counter_3bit:lightline1|T_FF:t0|D_FF:d1|:6
LC28 -> * | * * - - - * - - | <-- |counter_3bit:lightline1|T_FF:t1|D_FF:d1|:6
LC26 -> * | * * - - - * - - | <-- |counter_3bit:lightline1|T_FF:t2|D_FF:d1|:6


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:       d:\education\logic\project-logic\board2.rpt
board2

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'B':

                                         Logic cells placed in LAB 'B'
        +------------------------------- LC30 |counter_3bit:lightline1|T_FF:t0|D_FF:d1|:6
        | +----------------------------- LC28 |counter_3bit:lightline1|T_FF:t1|D_FF:d1|:6
        | | +--------------------------- LC26 |counter_3bit:lightline1|T_FF:t2|D_FF:d1|:6
        | | | +------------------------- LC23 |counter_3bit:lightline2|T_FF:t0|D_FF:d1|:6
        | | | | +----------------------- LC22 |counter_3bit:lightline2|T_FF:t1|D_FF:d1|:6
        | | | | | +--------------------- LC18 |counter_3bit:lightline2|T_FF:t2|D_FF:d1|:6
        | | | | | | +------------------- LC20 |counter_3bit:lightline3|T_FF:t0|D_FF:d1|:6
        | | | | | | | +----------------- LC17 |counter_3bit:lightline3|T_FF:t1|D_FF:d1|:6
        | | | | | | | | +--------------- LC31 |counter_3bit:lightline3|T_FF:t2|D_FF:d1|:6
        | | | | | | | | | +------------- LC32 |freq_div:fd0|T_FF:t_ff02|D_FF:d1|:6
        | | | | | | | | | | +----------- LC19 led1_1
        | | | | | | | | | | | +--------- LC21 led1_2
        | | | | | | | | | | | | +------- LC24 led1_3
        | | | | | | | | | | | | | +----- LC25 led1_4
        | | | | | | | | | | | | | | +--- LC27 led1_5
        | | | | | | | | | | | | | | | +- LC29 led1_6
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | | | | | | | | | A B C D E F G H |     Logic cells that feed LAB 'B':
LC30 -> * * * - - - - - - - * * * * * * | * * - - - * - - | <-- |counter_3bit:lightline1|T_FF:t0|D_FF:d1|:6
LC28 -> - * * - - - - - - - * * * * * * | * * - - - * - - | <-- |counter_3bit:lightline1|T_FF:t1|D_FF:d1|:6
LC26 -> - - * - - - - - - - * * * * * * | * * - - - * - - | <-- |counter_3bit:lightline1|T_FF:t2|D_FF:d1|:6
LC23 -> - - - * * * - - - - - - - - - - | - * * - - * - - | <-- |counter_3bit:lightline2|T_FF:t0|D_FF:d1|:6
LC22 -> - - - - * * - - - - - - - - - - | - * * - - * - - | <-- |counter_3bit:lightline2|T_FF:t1|D_FF:d1|:6
LC20 -> - - - - - - * * * - - - - - - - | - * - * - * - - | <-- |counter_3bit:lightline3|T_FF:t0|D_FF:d1|:6
LC17 -> - - - - - - - * * - - - - - - - | - * - * - * - - | <-- |counter_3bit:lightline3|T_FF:t1|D_FF:d1|:6

Pin
54   -> * * * * * * * * * - - - - - - - | - * - - - - - - | <-- reset
LC113-> - - - - - - - - - * - - - - - - | - * - - - - - - | <-- |freq_div:fd0|T_FF:t_ff01|D_FF:d1|:6
LC116-> * * * * * * * * * - - - - - - - | - * - - - - - - | <-- |freq_div:fd0|T_FF:t_ff019|D_FF:d1|:6


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:       d:\education\logic\project-logic\board2.rpt
board2

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'C':

                       Logic cells placed in LAB 'C'
        +------------- LC35 led2_1
        | +----------- LC37 led2_2
        | | +--------- LC38 led2_3
        | | | +------- LC40 led2_4
        | | | | +----- LC43 led2_5
        | | | | | +--- LC45 led2_6
        | | | | | | +- LC46 led2_7
        | | | | | | | 
        | | | | | | |   Other LABs fed by signals
        | | | | | | |   that feed LAB 'C'
LC      | | | | | | | | A B C D E F G H |     Logic cells that feed LAB 'C':

Pin
LC23 -> * * * * * * * | - * * - - * - - | <-- |counter_3bit:lightline2|T_FF:t0|D_FF:d1|:6
LC22 -> * * * * * * * | - * * - - * - - | <-- |counter_3bit:lightline2|T_FF:t1|D_FF:d1|:6
LC18 -> * * * * * * * | - - * - - * - - | <-- |counter_3bit:lightline2|T_FF:t2|D_FF:d1|:6


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:       d:\education\logic\project-logic\board2.rpt
board2

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'D':

                       Logic cells placed in LAB 'D'
        +------------- LC51 led3_1
        | +----------- LC53 led3_2
        | | +--------- LC56 led3_3
        | | | +------- LC57 led3_4
        | | | | +----- LC59 led3_5
        | | | | | +--- LC61 led3_6
        | | | | | | +- LC64 led3_7
        | | | | | | | 
        | | | | | | |   Other LABs fed by signals
        | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | A B C D E F G H |     Logic cells that feed LAB 'D':

Pin
LC20 -> * * * * * * * | - * - * - * - - | <-- |counter_3bit:lightline3|T_FF:t0|D_FF:d1|:6
LC17 -> * * * * * * * | - * - * - * - - | <-- |counter_3bit:lightline3|T_FF:t1|D_FF:d1|:6
LC31 -> * * * * * * * | - - - * - * - - | <-- |counter_3bit:lightline3|T_FF:t2|D_FF:d1|:6


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:       d:\education\logic\project-logic\board2.rpt
board2

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'F':

               Logic cells placed in LAB 'F'
        +----- LC91 and1_out
        | +--- LC88 and2_out
        | | +- LC86 and3_out
        | | | 
        | | |   Other LABs fed by signals
        | | |   that feed LAB 'F'
LC      | | | | A B C D E F G H |     Logic cells that feed LAB 'F':

Pin
LC30 -> * - - | * * - - - * - - | <-- |counter_3bit:lightline1|T_FF:t0|D_FF:d1|:6
LC28 -> * - - | * * - - - * - - | <-- |counter_3bit:lightline1|T_FF:t1|D_FF:d1|:6
LC26 -> * - - | * * - - - * - - | <-- |counter_3bit:lightline1|T_FF:t2|D_FF:d1|:6
LC23 -> - * - | - * * - - * - - | <-- |counter_3bit:lightline2|T_FF:t0|D_FF:d1|:6
LC22 -> - * - | - * * - - * - - | <-- |counter_3bit:lightline2|T_FF:t1|D_FF:d1|:6
LC18 -> - * - | - - * - - * - - | <-- |counter_3bit:lightline2|T_FF:t2|D_FF:d1|:6
LC20 -> - - * | - * - * - * - - | <-- |counter_3bit:lightline3|T_FF:t0|D_FF:d1|:6
LC17 -> - - * | - * - * - * - - | <-- |counter_3bit:lightline3|T_FF:t1|D_FF:d1|:6
LC31 -> - - * | - - - * - * - - | <-- |counter_3bit:lightline3|T_FF:t2|D_FF:d1|:6


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:       d:\education\logic\project-logic\board2.rpt
board2

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'G':

           Logic cells placed in LAB 'G'
        +- LC97 |freq_div:fd0|T_FF:t_ff017|D_FF:d1|:6
        | 
        |   Other LABs fed by signals
        |   that feed LAB 'G'
LC      | | A B C D E F G H |     Logic cells that feed LAB 'G':

Pin
LC117-> * | - - - - - - * - | <-- |freq_div:fd0|T_FF:t_ff016|D_FF:d1|:6


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:       d:\education\logic\project-logic\board2.rpt
board2

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'H':

                                         Logic cells placed in LAB 'H'
        +------------------------------- LC113 |freq_div:fd0|T_FF:t_ff01|D_FF:d1|:6
        | +----------------------------- LC115 |freq_div:fd0|T_FF:t_ff03|D_FF:d1|:6
        | | +--------------------------- LC124 |freq_div:fd0|T_FF:t_ff04|D_FF:d1|:6
        | | | +------------------------- LC120 |freq_div:fd0|T_FF:t_ff05|D_FF:d1|:6
        | | | | +----------------------- LC119 |freq_div:fd0|T_FF:t_ff06|D_FF:d1|:6
        | | | | | +--------------------- LC114 |freq_div:fd0|T_FF:t_ff07|D_FF:d1|:6
        | | | | | | +------------------- LC128 |freq_div:fd0|T_FF:t_ff08|D_FF:d1|:6
        | | | | | | | +----------------- LC127 |freq_div:fd0|T_FF:t_ff09|D_FF:d1|:6
        | | | | | | | | +--------------- LC126 |freq_div:fd0|T_FF:t_ff010|D_FF:d1|:6
        | | | | | | | | | +------------- LC125 |freq_div:fd0|T_FF:t_ff011|D_FF:d1|:6
        | | | | | | | | | | +----------- LC123 |freq_div:fd0|T_FF:t_ff012|D_FF:d1|:6
        | | | | | | | | | | | +--------- LC122 |freq_div:fd0|T_FF:t_ff013|D_FF:d1|:6
        | | | | | | | | | | | | +------- LC121 |freq_div:fd0|T_FF:t_ff014|D_FF:d1|:6
        | | | | | | | | | | | | | +----- LC118 |freq_div:fd0|T_FF:t_ff015|D_FF:d1|:6
        | | | | | | | | | | | | | | +--- LC117 |freq_div:fd0|T_FF:t_ff016|D_FF:d1|:6
        | | | | | | | | | | | | | | | +- LC116 |freq_div:fd0|T_FF:t_ff019|D_FF:d1|:6
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'H'
LC      | | | | | | | | | | | | | | | | | A B C D E F G H |     Logic cells that feed LAB 'H':
LC115-> - * * - - - - - - - - - - - - - | - - - - - - - * | <-- |freq_div:fd0|T_FF:t_ff03|D_FF:d1|:6
LC124-> - - * * - - - - - - - - - - - - | - - - - - - - * | <-- |freq_div:fd0|T_FF:t_ff04|D_FF:d1|:6
LC120-> - - - * * - - - - - - - - - - - | - - - - - - - * | <-- |freq_div:fd0|T_FF:t_ff05|D_FF:d1|:6
LC119-> - - - - * * - - - - - - - - - - | - - - - - - - * | <-- |freq_div:fd0|T_FF:t_ff06|D_FF:d1|:6
LC114-> - - - - - * * - - - - - - - - - | - - - - - - - * | <-- |freq_div:fd0|T_FF:t_ff07|D_FF:d1|:6
LC128-> - - - - - - * * - - - - - - - - | - - - - - - - * | <-- |freq_div:fd0|T_FF:t_ff08|D_FF:d1|:6
LC127-> - - - - - - - * * - - - - - - - | - - - - - - - * | <-- |freq_div:fd0|T_FF:t_ff09|D_FF:d1|:6
LC126-> - - - - - - - - * * - - - - - - | - - - - - - - * | <-- |freq_div:fd0|T_FF:t_ff010|D_FF:d1|:6
LC125-> - - - - - - - - - * * - - - - - | - - - - - - - * | <-- |freq_div:fd0|T_FF:t_ff011|D_FF:d1|:6
LC123-> - - - - - - - - - - * * - - - - | - - - - - - - * | <-- |freq_div:fd0|T_FF:t_ff012|D_FF:d1|:6
LC122-> - - - - - - - - - - - * * - - - | - - - - - - - * | <-- |freq_div:fd0|T_FF:t_ff013|D_FF:d1|:6
LC121-> - - - - - - - - - - - - * * - - | - - - - - - - * | <-- |freq_div:fd0|T_FF:t_ff014|D_FF:d1|:6
LC118-> - - - - - - - - - - - - - * * - | - - - - - - - * | <-- |freq_div:fd0|T_FF:t_ff015|D_FF:d1|:6

Pin
55   -> * - - - - - - - - - - - - - - - | - - - - - - - * | <-- clk
LC32 -> - * - - - - - - - - - - - - - - | - - - - - - - * | <-- |freq_div:fd0|T_FF:t_ff02|D_FF:d1|:6
LC97 -> - - - - - - - - - - - - - - - * | - - - - - - - * | <-- |freq_div:fd0|T_FF:t_ff017|D_FF:d1|:6


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:       d:\education\logic\project-logic\board2.rpt
board2

** EQUATIONS **

clk      : INPUT;
reset    : INPUT;

-- Node name is 'and1_out' 
-- Equation name is 'and1_out', location is LC091, type is output.
 and1_out = LCELL( _EQ001 $  GND);
  _EQ001 =  _LC026 &  _LC028 &  _LC030;

-- Node name is 'and2_out' 
-- Equation name is 'and2_out', location is LC088, type is output.
 and2_out = LCELL( _EQ002 $  GND);
  _EQ002 =  _LC018 &  _LC022 &  _LC023;

-- Node name is 'and3_out' 
-- Equation name is 'and3_out', location is LC086, type is output.
 and3_out = LCELL( _EQ003 $  GND);
  _EQ003 =  _LC017 &  _LC020 &  _LC031;

-- Node name is 'led1_1' = '|dmux3to8:demux1|~131~1' 
-- Equation name is 'led1_1', type is output 
 led1_1  = LCELL( _EQ004 $  GND);
  _EQ004 = !_LC026 & !_LC028 &  _LC030;

-- Node name is 'led1_2' = '|dmux3to8:demux1|~130~1' 
-- Equation name is 'led1_2', type is output 
 led1_2  = LCELL( _EQ005 $  GND);
  _EQ005 = !_LC026 &  _LC028 & !_LC030;

-- Node name is 'led1_3' = '|dmux3to8:demux1|~129~1' 
-- Equation name is 'led1_3', type is output 
 led1_3  = LCELL( _EQ006 $  GND);
  _EQ006 = !_LC026 &  _LC028 &  _LC030;

-- Node name is 'led1_4' = '|dmux3to8:demux1|~128~1' 
-- Equation name is 'led1_4', type is output 
 led1_4  = LCELL( _EQ007 $  GND);
  _EQ007 =  _LC026 & !_LC028 & !_LC030;

-- Node name is 'led1_5' = '|dmux3to8:demux1|~127~1' 
-- Equation name is 'led1_5', type is output 
 led1_5  = LCELL( _EQ008 $  GND);
  _EQ008 =  _LC026 & !_LC028 &  _LC030;

-- Node name is 'led1_6' = '|dmux3to8:demux1|~126~1' 
-- Equation name is 'led1_6', type is output 
 led1_6  = LCELL( _EQ009 $  GND);
  _EQ009 =  _LC026 &  _LC028 & !_LC030;

-- Node name is 'led1_7' = '|dmux3to8:demux1|~125~1' 
-- Equation name is 'led1_7', type is output 
 led1_7  = LCELL( _EQ010 $  GND);
  _EQ010 =  _LC026 &  _LC028 &  _LC030;

-- Node name is 'led2_1' = '|dmux3to8:demux2|~131~1' 
-- Equation name is 'led2_1', type is output 
 led2_1  = LCELL( _EQ011 $  GND);
  _EQ011 = !_LC018 & !_LC022 &  _LC023;

-- Node name is 'led2_2' = '|dmux3to8:demux2|~130~1' 
-- Equation name is 'led2_2', type is output 
 led2_2  = LCELL( _EQ012 $  GND);
  _EQ012 = !_LC018 &  _LC022 & !_LC023;

-- Node name is 'led2_3' = '|dmux3to8:demux2|~129~1' 
-- Equation name is 'led2_3', type is output 
 led2_3  = LCELL( _EQ013 $  GND);
  _EQ013 = !_LC018 &  _LC022 &  _LC023;

-- Node name is 'led2_4' = '|dmux3to8:demux2|~128~1' 
-- Equation name is 'led2_4', type is output 
 led2_4  = LCELL( _EQ014 $  GND);
  _EQ014 =  _LC018 & !_LC022 & !_LC023;

-- Node name is 'led2_5' = '|dmux3to8:demux2|~127~1' 
-- Equation name is 'led2_5', type is output 
 led2_5  = LCELL( _EQ015 $  GND);
  _EQ015 =  _LC018 & !_LC022 &  _LC023;

-- Node name is 'led2_6' = '|dmux3to8:demux2|~126~1' 
-- Equation name is 'led2_6', type is output 
 led2_6  = LCELL( _EQ016 $  GND);
  _EQ016 =  _LC018 &  _LC022 & !_LC023;

-- Node name is 'led2_7' = '|dmux3to8:demux2|~125~1' 
-- Equation name is 'led2_7', type is output 
 led2_7  = LCELL( _EQ017 $  GND);
  _EQ017 =  _LC018 &  _LC022 &  _LC023;

-- Node name is 'led3_1' = '|dmux3to8:demux3|~131~1' 
-- Equation name is 'led3_1', type is output 
 led3_1  = LCELL( _EQ018 $  GND);
  _EQ018 = !_LC017 &  _LC020 & !_LC031;

-- Node name is 'led3_2' = '|dmux3to8:demux3|~130~1' 
-- Equation name is 'led3_2', type is output 
 led3_2  = LCELL( _EQ019 $  GND);
  _EQ019 =  _LC017 & !_LC020 & !_LC031;

-- Node name is 'led3_3' = '|dmux3to8:demux3|~129~1' 
-- Equation name is 'led3_3', type is output 
 led3_3  = LCELL( _EQ020 $  GND);
  _EQ020 =  _LC017 &  _LC020 & !_LC031;

-- Node name is 'led3_4' = '|dmux3to8:demux3|~128~1' 
-- Equation name is 'led3_4', type is output 
 led3_4  = LCELL( _EQ021 $  GND);
  _EQ021 = !_LC017 & !_LC020 &  _LC031;

-- Node name is 'led3_5' = '|dmux3to8:demux3|~127~1' 
-- Equation name is 'led3_5', type is output 
 led3_5  = LCELL( _EQ022 $  GND);
  _EQ022 = !_LC017 &  _LC020 &  _LC031;

-- Node name is 'led3_6' = '|dmux3to8:demux3|~126~1' 
-- Equation name is 'led3_6', type is output 
 led3_6  = LCELL( _EQ023 $  GND);
  _EQ023 =  _LC017 & !_LC020 &  _LC031;

-- Node name is 'led3_7' = '|dmux3to8:demux3|~125~1' 
-- Equation name is 'led3_7', type is output 
 led3_7  = LCELL( _EQ024 $  GND);
  _EQ024 =  _LC017 &  _LC020 &  _LC031;

-- Node name is '|counter_3bit:lightline1|T_FF:t0|D_FF:d1|:6' 
-- Equation name is '_LC030', type is buried 
_LC030   = TFFE( VCC, !_LC116, !reset,  VCC,  VCC);

-- Node name is '|counter_3bit:lightline1|T_FF:t1|D_FF:d1|:6' 
-- Equation name is '_LC028', type is buried 
_LC028   = TFFE( _LC030, !_LC116, !reset,  VCC,  VCC);

-- Node name is '|counter_3bit:lightline1|T_FF:t2|D_FF:d1|:6' 
-- Equation name is '_LC026', type is buried 
_LC026   = TFFE( _EQ025, !_LC116, !reset,  VCC,  VCC);
  _EQ025 =  _LC028 &  _LC030;

-- Node name is '|counter_3bit:lightline2|T_FF:t0|D_FF:d1|:6' 
-- Equation name is '_LC023', type is buried 
_LC023   = TFFE( VCC, !_LC116, !reset,  VCC,  VCC);

-- Node name is '|counter_3bit:lightline2|T_FF:t1|D_FF:d1|:6' 
-- Equation name is '_LC022', type is buried 
_LC022   = TFFE( _LC023, !_LC116, !reset,  VCC,  VCC);

-- Node name is '|counter_3bit:lightline2|T_FF:t2|D_FF:d1|:6' 
-- Equation name is '_LC018', type is buried 
_LC018   = TFFE( _EQ026, !_LC116, !reset,  VCC,  VCC);
  _EQ026 =  _LC022 &  _LC023;

-- Node name is '|counter_3bit:lightline3|T_FF:t0|D_FF:d1|:6' 
-- Equation name is '_LC020', type is buried 
_LC020   = TFFE( VCC, !_LC116, !reset,  VCC,  VCC);

-- Node name is '|counter_3bit:lightline3|T_FF:t1|D_FF:d1|:6' 
-- Equation name is '_LC017', type is buried 
_LC017   = TFFE( _LC020, !_LC116, !reset,  VCC,  VCC);

-- Node name is '|counter_3bit:lightline3|T_FF:t2|D_FF:d1|:6' 
-- Equation name is '_LC031', type is buried 
_LC031   = TFFE( _EQ027, !_LC116, !reset,  VCC,  VCC);
  _EQ027 =  _LC017 &  _LC020;

-- Node name is '|freq_div:fd0|T_FF:t_ff01|D_FF:d1|:6' 
-- Equation name is '_LC113', type is buried 
_LC113   = TFFE( VCC, !clk,  VCC,  VCC,  VCC);

-- Node name is '|freq_div:fd0|T_FF:t_ff02|D_FF:d1|:6' 
-- Equation name is '_LC032', type is buried 
_LC032   = TFFE( VCC, !_LC113,  VCC,  VCC,  VCC);

-- Node name is '|freq_div:fd0|T_FF:t_ff03|D_FF:d1|:6' 
-- Equation name is '_LC115', type is buried 
_LC115   = TFFE( VCC, !_LC032,  VCC,  VCC,  VCC);

-- Node name is '|freq_div:fd0|T_FF:t_ff04|D_FF:d1|:6' 
-- Equation name is '_LC124', type is buried 
_LC124   = TFFE( VCC, !_LC115,  VCC,  VCC,  VCC);

-- Node name is '|freq_div:fd0|T_FF:t_ff05|D_FF:d1|:6' 
-- Equation name is '_LC120', type is buried 
_LC120   = TFFE( VCC, !_LC124,  VCC,  VCC,  VCC);

-- Node name is '|freq_div:fd0|T_FF:t_ff06|D_FF:d1|:6' 
-- Equation name is '_LC119', type is buried 
_LC119   = TFFE( VCC, !_LC120,  VCC,  VCC,  VCC);

-- Node name is '|freq_div:fd0|T_FF:t_ff07|D_FF:d1|:6' 
-- Equation name is '_LC114', type is buried 
_LC114   = TFFE( VCC, !_LC119,  VCC,  VCC,  VCC);

-- Node name is '|freq_div:fd0|T_FF:t_ff08|D_FF:d1|:6' 
-- Equation name is '_LC128', type is buried 
_LC128   = TFFE( VCC, !_LC114,  VCC,  VCC,  VCC);

-- Node name is '|freq_div:fd0|T_FF:t_ff09|D_FF:d1|:6' 
-- Equation name is '_LC127', type is buried 
_LC127   = TFFE( VCC, !_LC128,  VCC,  VCC,  VCC);

-- Node name is '|freq_div:fd0|T_FF:t_ff010|D_FF:d1|:6' 
-- Equation name is '_LC126', type is buried 
_LC126   = TFFE( VCC, !_LC127,  VCC,  VCC,  VCC);

-- Node name is '|freq_div:fd0|T_FF:t_ff011|D_FF:d1|:6' 
-- Equation name is '_LC125', type is buried 
_LC125   = TFFE( VCC, !_LC126,  VCC,  VCC,  VCC);

-- Node name is '|freq_div:fd0|T_FF:t_ff012|D_FF:d1|:6' 
-- Equation name is '_LC123', type is buried 
_LC123   = TFFE( VCC, !_LC125,  VCC,  VCC,  VCC);

-- Node name is '|freq_div:fd0|T_FF:t_ff013|D_FF:d1|:6' 
-- Equation name is '_LC122', type is buried 
_LC122   = TFFE( VCC, !_LC123,  VCC,  VCC,  VCC);

-- Node name is '|freq_div:fd0|T_FF:t_ff014|D_FF:d1|:6' 
-- Equation name is '_LC121', type is buried 
_LC121   = TFFE( VCC, !_LC122,  VCC,  VCC,  VCC);

-- Node name is '|freq_div:fd0|T_FF:t_ff015|D_FF:d1|:6' 
-- Equation name is '_LC118', type is buried 
_LC118   = TFFE( VCC, !_LC121,  VCC,  VCC,  VCC);

-- Node name is '|freq_div:fd0|T_FF:t_ff016|D_FF:d1|:6' 
-- Equation name is '_LC117', type is buried 
_LC117   = TFFE( VCC, !_LC118,  VCC,  VCC,  VCC);

-- Node name is '|freq_div:fd0|T_FF:t_ff017|D_FF:d1|:6' 
-- Equation name is '_LC097', type is buried 
_LC097   = TFFE( VCC, !_LC117,  VCC,  VCC,  VCC);

-- Node name is '|freq_div:fd0|T_FF:t_ff019|D_FF:d1|:6' 
-- Equation name is '_LC116', type is buried 
_LC116   = TFFE( VCC, !_LC097,  VCC,  VCC,  VCC);



--     Shareable expanders that are duplicated in multiple LABs:
--     (none)




Project Information                d:\education\logic\project-logic\board2.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX7000S' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = off
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = off
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:00
   Partitioner                            00:00:00
   Fitter                                 00:00:00
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:01
   --------------------------             --------
   Total Time                             00:00:01


Memory Allocated
-----------------

Peak memory allocated during compilation  = 9,318K
