<stg><name>rasterization1</name>


<trans_list>

<trans id="111" from="1" to="2">
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:14  %triangle_2d_y2_V_rea = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %triangle_2d_y2_V)

]]></Node>
<StgValue><ssdm name="triangle_2d_y2_V_rea"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:15  %triangle_2d_x2_V_rea = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %triangle_2d_x2_V)

]]></Node>
<StgValue><ssdm name="triangle_2d_x2_V_rea"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:16  %triangle_2d_y1_V_rea = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %triangle_2d_y1_V)

]]></Node>
<StgValue><ssdm name="triangle_2d_y1_V_rea"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:17  %triangle_2d_x1_V_rea = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %triangle_2d_x1_V)

]]></Node>
<StgValue><ssdm name="triangle_2d_x1_V_rea"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:18  %triangle_2d_y0_V_rea = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %triangle_2d_y0_V)

]]></Node>
<StgValue><ssdm name="triangle_2d_y0_V_rea"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:19  %triangle_2d_x0_V_rea = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %triangle_2d_x0_V)

]]></Node>
<StgValue><ssdm name="triangle_2d_x0_V_rea"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:20  %lhs_V_18 = zext i8 %triangle_2d_x2_V_rea to i9

]]></Node>
<StgValue><ssdm name="lhs_V_18"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:21  %rhs_V_14 = zext i8 %triangle_2d_x0_V_rea to i9

]]></Node>
<StgValue><ssdm name="rhs_V_14"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:22  %r_V_23 = sub i9 %lhs_V_18, %rhs_V_14

]]></Node>
<StgValue><ssdm name="r_V_23"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:23  %lhs_V_19 = zext i8 %triangle_2d_y1_V_rea to i9

]]></Node>
<StgValue><ssdm name="lhs_V_19"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:24  %rhs_V_15 = zext i8 %triangle_2d_y0_V_rea to i9

]]></Node>
<StgValue><ssdm name="rhs_V_15"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:25  %r_V_24 = sub i9 %lhs_V_19, %rhs_V_15

]]></Node>
<StgValue><ssdm name="r_V_24"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="18" op_0_bw="9">
<![CDATA[
_ifconv:26  %lhs_V_20 = sext i9 %r_V_23 to i18

]]></Node>
<StgValue><ssdm name="lhs_V_20"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="18" op_0_bw="9">
<![CDATA[
_ifconv:27  %rhs_V_16 = sext i9 %r_V_24 to i18

]]></Node>
<StgValue><ssdm name="rhs_V_16"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv:28  %r_V_25 = mul i18 %rhs_V_16, %lhs_V_20

]]></Node>
<StgValue><ssdm name="r_V_25"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="17" op_0_bw="18">
<![CDATA[
_ifconv:29  %tmp = trunc i18 %r_V_25 to i17

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:30  %lhs_V_21 = zext i8 %triangle_2d_y2_V_rea to i9

]]></Node>
<StgValue><ssdm name="lhs_V_21"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:31  %r_V_26 = sub i9 %lhs_V_21, %rhs_V_15

]]></Node>
<StgValue><ssdm name="r_V_26"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:32  %lhs_V_22 = zext i8 %triangle_2d_x1_V_rea to i9

]]></Node>
<StgValue><ssdm name="lhs_V_22"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:33  %r_V_27 = sub i9 %lhs_V_22, %rhs_V_14

]]></Node>
<StgValue><ssdm name="r_V_27"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="18" op_0_bw="9">
<![CDATA[
_ifconv:34  %lhs_V_23 = sext i9 %r_V_26 to i18

]]></Node>
<StgValue><ssdm name="lhs_V_23"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="18" op_0_bw="9">
<![CDATA[
_ifconv:35  %rhs_V_17 = sext i9 %r_V_27 to i18

]]></Node>
<StgValue><ssdm name="rhs_V_17"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv:36  %r_V_28 = mul i18 %rhs_V_17, %lhs_V_23

]]></Node>
<StgValue><ssdm name="r_V_28"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="17" op_0_bw="18">
<![CDATA[
_ifconv:37  %tmp_11 = trunc i18 %r_V_28 to i17

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv:38  %r_V_29 = sub i18 %r_V_25, %r_V_28

]]></Node>
<StgValue><ssdm name="r_V_29"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:39  %tmp_s = icmp eq i17 %tmp, %tmp_11

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
_ifconv:40  %tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %r_V_29, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:41  %triangle_2d_y0_V_tri = select i1 %tmp_12, i8 %triangle_2d_y0_V_rea, i8 %triangle_2d_y1_V_rea

]]></Node>
<StgValue><ssdm name="triangle_2d_y0_V_tri"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:42  %triangle_2d_x0_V_tri = select i1 %tmp_12, i8 %triangle_2d_x0_V_rea, i8 %triangle_2d_x1_V_rea

]]></Node>
<StgValue><ssdm name="triangle_2d_x0_V_tri"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:43  %triangle_2d_y1_V_tri = select i1 %tmp_12, i8 %triangle_2d_y1_V_rea, i8 %triangle_2d_y0_V_rea

]]></Node>
<StgValue><ssdm name="triangle_2d_y1_V_tri"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:44  %triangle_2d_x1_V_tri = select i1 %tmp_12, i8 %triangle_2d_x1_V_rea, i8 %triangle_2d_x0_V_rea

]]></Node>
<StgValue><ssdm name="triangle_2d_x1_V_tri"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:0  %max_index_0_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %max_index_0_V_read)

]]></Node>
<StgValue><ssdm name="max_index_0_V_read_2"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:1  %triangle_2d_same_z_V_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %triangle_2d_same_z_V)

]]></Node>
<StgValue><ssdm name="triangle_2d_same_z_V_2"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2  %triangle_2d_same_y2_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %triangle_2d_same_y2_s)

]]></Node>
<StgValue><ssdm name="triangle_2d_same_y2_2"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:3  %triangle_2d_same_x2_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %triangle_2d_same_x2_s)

]]></Node>
<StgValue><ssdm name="triangle_2d_same_x2_2"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:4  %triangle_2d_same_y1_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %triangle_2d_same_y1_s)

]]></Node>
<StgValue><ssdm name="triangle_2d_same_y1_2"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:5  %triangle_2d_same_x1_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %triangle_2d_same_x1_s)

]]></Node>
<StgValue><ssdm name="triangle_2d_same_x1_2"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:6  %triangle_2d_same_y0_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %triangle_2d_same_y0_s)

]]></Node>
<StgValue><ssdm name="triangle_2d_same_y0_2"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:7  %triangle_2d_same_x0_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %triangle_2d_same_x0_s)

]]></Node>
<StgValue><ssdm name="triangle_2d_same_x0_2"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:8  %max_min_4_V_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %max_min_4_V_read)

]]></Node>
<StgValue><ssdm name="max_min_4_V_read_2"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:9  %max_min_3_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %max_min_3_V_read)

]]></Node>
<StgValue><ssdm name="max_min_3_V_read_1"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:10  %max_min_2_V_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %max_min_2_V_read)

]]></Node>
<StgValue><ssdm name="max_min_2_V_read_2"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:11  %max_min_1_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %max_min_1_V_read)

]]></Node>
<StgValue><ssdm name="max_min_1_V_read_1"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:12  %max_min_0_V_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %max_min_0_V_read)

]]></Node>
<StgValue><ssdm name="max_min_0_V_read_2"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:13  %triangle_2d_z_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %triangle_2d_z_V)

]]></Node>
<StgValue><ssdm name="triangle_2d_z_V_read"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:45  %tmp_i = icmp ult i8 %triangle_2d_x1_V_tri, %triangle_2d_x0_V_tri

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:46  %tmp_i_11 = icmp ult i8 %triangle_2d_x1_V_tri, %triangle_2d_x2_V_rea

]]></Node>
<StgValue><ssdm name="tmp_i_11"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:47  %in0_V_in2_V_i = select i1 %tmp_i_11, i8 %triangle_2d_x1_V_tri, i8 %triangle_2d_x2_V_rea

]]></Node>
<StgValue><ssdm name="in0_V_in2_V_i"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:48  %tmp_19_i = icmp ult i8 %triangle_2d_x0_V_tri, %triangle_2d_x2_V_rea

]]></Node>
<StgValue><ssdm name="tmp_19_i"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:49  %in1_V_in2_V_i = select i1 %tmp_19_i, i8 %triangle_2d_x0_V_tri, i8 %triangle_2d_x2_V_rea

]]></Node>
<StgValue><ssdm name="in1_V_in2_V_i"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:50  %agg_result_V_i = select i1 %tmp_i, i8 %in0_V_in2_V_i, i8 %in1_V_in2_V_i

]]></Node>
<StgValue><ssdm name="agg_result_V_i"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:51  %tmp_i1 = icmp ugt i8 %triangle_2d_x1_V_tri, %triangle_2d_x0_V_tri

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:52  %tmp_i1_12 = icmp ugt i8 %triangle_2d_x1_V_tri, %triangle_2d_x2_V_rea

]]></Node>
<StgValue><ssdm name="tmp_i1_12"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:53  %in0_V_in2_V_i1 = select i1 %tmp_i1_12, i8 %triangle_2d_x1_V_tri, i8 %triangle_2d_x2_V_rea

]]></Node>
<StgValue><ssdm name="in0_V_in2_V_i1"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:54  %tmp_20_i = icmp ugt i8 %triangle_2d_x0_V_tri, %triangle_2d_x2_V_rea

]]></Node>
<StgValue><ssdm name="tmp_20_i"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:55  %in1_V_in2_V_i1 = select i1 %tmp_20_i, i8 %triangle_2d_x0_V_tri, i8 %triangle_2d_x2_V_rea

]]></Node>
<StgValue><ssdm name="in1_V_in2_V_i1"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:56  %agg_result_V_i1 = select i1 %tmp_i1, i8 %in0_V_in2_V_i1, i8 %in1_V_in2_V_i1

]]></Node>
<StgValue><ssdm name="agg_result_V_i1"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:57  %tmp_i2 = icmp ult i8 %triangle_2d_y1_V_tri, %triangle_2d_y0_V_tri

]]></Node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:58  %tmp_i2_13 = icmp ult i8 %triangle_2d_y1_V_tri, %triangle_2d_y2_V_rea

]]></Node>
<StgValue><ssdm name="tmp_i2_13"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:59  %in0_V_in2_V_i2 = select i1 %tmp_i2_13, i8 %triangle_2d_y1_V_tri, i8 %triangle_2d_y2_V_rea

]]></Node>
<StgValue><ssdm name="in0_V_in2_V_i2"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:60  %tmp_19_i1 = icmp ult i8 %triangle_2d_y0_V_tri, %triangle_2d_y2_V_rea

]]></Node>
<StgValue><ssdm name="tmp_19_i1"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:61  %in1_V_in2_V_i2 = select i1 %tmp_19_i1, i8 %triangle_2d_y0_V_tri, i8 %triangle_2d_y2_V_rea

]]></Node>
<StgValue><ssdm name="in1_V_in2_V_i2"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:62  %agg_result_V_i2 = select i1 %tmp_i2, i8 %in0_V_in2_V_i2, i8 %in1_V_in2_V_i2

]]></Node>
<StgValue><ssdm name="agg_result_V_i2"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:63  %tmp_i3 = icmp ugt i8 %triangle_2d_y1_V_tri, %triangle_2d_y0_V_tri

]]></Node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:64  %tmp_i3_14 = icmp ugt i8 %triangle_2d_y1_V_tri, %triangle_2d_y2_V_rea

]]></Node>
<StgValue><ssdm name="tmp_i3_14"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:65  %in0_V_in2_V_i3 = select i1 %tmp_i3_14, i8 %triangle_2d_y1_V_tri, i8 %triangle_2d_y2_V_rea

]]></Node>
<StgValue><ssdm name="in0_V_in2_V_i3"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:66  %tmp_20_i1 = icmp ugt i8 %triangle_2d_y0_V_tri, %triangle_2d_y2_V_rea

]]></Node>
<StgValue><ssdm name="tmp_20_i1"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:67  %in1_V_in2_V_i3 = select i1 %tmp_20_i1, i8 %triangle_2d_y0_V_tri, i8 %triangle_2d_y2_V_rea

]]></Node>
<StgValue><ssdm name="in1_V_in2_V_i3"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:68  %agg_result_V_i3 = select i1 %tmp_i3, i8 %in0_V_in2_V_i3, i8 %in1_V_in2_V_i3

]]></Node>
<StgValue><ssdm name="agg_result_V_i3"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:69  %max_min_V_4 = sub i8 %agg_result_V_i1, %agg_result_V_i

]]></Node>
<StgValue><ssdm name="max_min_V_4"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:70  %lhs_V = zext i8 %agg_result_V_i1 to i9

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:71  %rhs_V = zext i8 %agg_result_V_i to i9

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:72  %r_V = sub i9 %lhs_V, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:73  %lhs_V_3 = zext i8 %agg_result_V_i3 to i9

]]></Node>
<StgValue><ssdm name="lhs_V_3"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:74  %rhs_V_1 = zext i8 %agg_result_V_i2 to i9

]]></Node>
<StgValue><ssdm name="rhs_V_1"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:75  %r_V_5 = sub i9 %lhs_V_3, %rhs_V_1

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="9">
<![CDATA[
_ifconv:76  %tmp_1 = sext i9 %r_V to i16

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="9">
<![CDATA[
_ifconv:77  %tmp_2 = sext i9 %r_V_5 to i16

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:78  %max_index_V = mul i16 %tmp_2, %tmp_1

]]></Node>
<StgValue><ssdm name="max_index_V"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:79  %max_min_3_V_write_a = select i1 %tmp_s, i8 %max_min_3_V_read_1, i8 %agg_result_V_i3

]]></Node>
<StgValue><ssdm name="max_min_3_V_write_a"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:80  %max_min_V_2 = select i1 %tmp_s, i8 %max_min_2_V_read_2, i8 %agg_result_V_i2

]]></Node>
<StgValue><ssdm name="max_min_V_2"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:81  %max_min_4_V_write_a = select i1 %tmp_s, i8 %max_min_4_V_read_2, i8 %max_min_V_4

]]></Node>
<StgValue><ssdm name="max_min_4_V_write_a"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:82  %max_min_V_1 = select i1 %tmp_s, i8 %max_min_1_V_read_1, i8 %agg_result_V_i1

]]></Node>
<StgValue><ssdm name="max_min_V_1"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:83  %max_index_0_V_write = select i1 %tmp_s, i16 %max_index_0_V_read_2, i16 %max_index_V

]]></Node>
<StgValue><ssdm name="max_index_0_V_write"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:84  %max_min_V = select i1 %tmp_s, i8 %max_min_0_V_read_2, i8 %agg_result_V_i

]]></Node>
<StgValue><ssdm name="max_min_V"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:85  %triangle_2d_same_x1_1 = select i1 %tmp_s, i8 %triangle_2d_same_x1_2, i8 %triangle_2d_x0_V_tri

]]></Node>
<StgValue><ssdm name="triangle_2d_same_x1_1"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:86  %triangle_2d_same_y1_1 = select i1 %tmp_s, i8 %triangle_2d_same_y1_2, i8 %triangle_2d_y0_V_tri

]]></Node>
<StgValue><ssdm name="triangle_2d_same_y1_1"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:87  %triangle_2d_same_y0_1 = select i1 %tmp_s, i8 %triangle_2d_same_y0_2, i8 %triangle_2d_y1_V_tri

]]></Node>
<StgValue><ssdm name="triangle_2d_same_y0_1"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:88  %triangle_2d_same_x2_1 = select i1 %tmp_s, i8 %triangle_2d_same_x2_2, i8 %triangle_2d_x2_V_rea

]]></Node>
<StgValue><ssdm name="triangle_2d_same_x2_1"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:89  %triangle_2d_same_x0_1 = select i1 %tmp_s, i8 %triangle_2d_same_x0_2, i8 %triangle_2d_x1_V_tri

]]></Node>
<StgValue><ssdm name="triangle_2d_same_x0_1"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:90  %triangle_2d_same_y2_1 = select i1 %tmp_s, i8 %triangle_2d_same_y2_2, i8 %triangle_2d_y2_V_rea

]]></Node>
<StgValue><ssdm name="triangle_2d_same_y2_1"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:91  %triangle_2d_same_z_V_1 = select i1 %tmp_s, i8 %triangle_2d_same_z_V_2, i8 %triangle_2d_z_V_read

]]></Node>
<StgValue><ssdm name="triangle_2d_same_z_V_1"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="2" op_0_bw="1">
<![CDATA[
_ifconv:92  %agg_result_V = zext i1 %tmp_s to i2

]]></Node>
<StgValue><ssdm name="agg_result_V"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="114" op_0_bw="114" op_1_bw="2">
<![CDATA[
_ifconv:93  %mrv_s = insertvalue { i2, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i16 } undef, i2 %agg_result_V, 0

]]></Node>
<StgValue><ssdm name="mrv_s"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="114" op_0_bw="114" op_1_bw="8">
<![CDATA[
_ifconv:94  %mrv_1 = insertvalue { i2, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i16 } %mrv_s, i8 %triangle_2d_same_x0_1, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="114" op_0_bw="114" op_1_bw="8">
<![CDATA[
_ifconv:95  %mrv_2 = insertvalue { i2, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i16 } %mrv_1, i8 %triangle_2d_same_y0_1, 2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="114" op_0_bw="114" op_1_bw="8">
<![CDATA[
_ifconv:96  %mrv_3 = insertvalue { i2, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i16 } %mrv_2, i8 %triangle_2d_same_x1_1, 3

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="114" op_0_bw="114" op_1_bw="8">
<![CDATA[
_ifconv:97  %mrv_4 = insertvalue { i2, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i16 } %mrv_3, i8 %triangle_2d_same_y1_1, 4

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="114" op_0_bw="114" op_1_bw="8">
<![CDATA[
_ifconv:98  %mrv_5 = insertvalue { i2, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i16 } %mrv_4, i8 %triangle_2d_same_x2_1, 5

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="114" op_0_bw="114" op_1_bw="8">
<![CDATA[
_ifconv:99  %mrv_6 = insertvalue { i2, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i16 } %mrv_5, i8 %triangle_2d_same_y2_1, 6

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="114" op_0_bw="114" op_1_bw="8">
<![CDATA[
_ifconv:100  %mrv_7 = insertvalue { i2, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i16 } %mrv_6, i8 %triangle_2d_same_z_V_1, 7

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="114" op_0_bw="114" op_1_bw="8">
<![CDATA[
_ifconv:101  %mrv_8 = insertvalue { i2, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i16 } %mrv_7, i8 %max_min_V, 8

]]></Node>
<StgValue><ssdm name="mrv_8"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="114" op_0_bw="114" op_1_bw="8">
<![CDATA[
_ifconv:102  %mrv_9 = insertvalue { i2, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i16 } %mrv_8, i8 %max_min_V_1, 9

]]></Node>
<StgValue><ssdm name="mrv_9"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="114" op_0_bw="114" op_1_bw="8">
<![CDATA[
_ifconv:103  %mrv_10 = insertvalue { i2, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i16 } %mrv_9, i8 %max_min_V_2, 10

]]></Node>
<StgValue><ssdm name="mrv_10"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="114" op_0_bw="114" op_1_bw="8">
<![CDATA[
_ifconv:104  %mrv_11 = insertvalue { i2, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i16 } %mrv_10, i8 %max_min_3_V_write_a, 11

]]></Node>
<StgValue><ssdm name="mrv_11"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="114" op_0_bw="114" op_1_bw="8">
<![CDATA[
_ifconv:105  %mrv_12 = insertvalue { i2, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i16 } %mrv_11, i8 %max_min_4_V_write_a, 12

]]></Node>
<StgValue><ssdm name="mrv_12"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="114" op_0_bw="114" op_1_bw="16">
<![CDATA[
_ifconv:106  %mrv_13 = insertvalue { i2, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i16 } %mrv_12, i16 %max_index_0_V_write, 13

]]></Node>
<StgValue><ssdm name="mrv_13"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="114">
<![CDATA[
_ifconv:107  ret { i2, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i16 } %mrv_13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
