$date
	Sun Oct 23 08:08:04 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#228305
b11 !
1"
#228306
b11 &
b11 %
1$
#228307
0"
#228310
b1010 &
b1010 %
#228314
b101 &
b101 %
#228318
b10000 &
b10000 %
#228322
b1000 &
b1000 %
#228326
b100 &
b100 %
#228330
b10 &
b10 %
#228334
b1 &
1#
b1 %
#228338
b0 &
b0 %
0#
0$
#1191610
b11001 &
b11001 %
1$
b11001 !
1"
#1191611
0"
#1191614
b1001100 &
b1001100 %
#1191618
b100110 &
b100110 %
#1191622
b10011 &
b10011 %
#1191626
b111010 &
b111010 %
#1191630
b11101 &
b11101 %
#1191634
b1011000 &
b1011000 %
#1191638
b101100 &
b101100 %
#1191642
b10110 &
b10110 %
#1191646
b1011 &
b1011 %
#1191650
b100010 &
b100010 %
#1191654
b10001 &
b10001 %
#1191658
b110100 &
b110100 %
#1191662
b11010 &
b11010 %
#1191666
b1101 &
b1101 %
#1191670
b101000 &
b101000 %
#1191674
b10100 &
b10100 %
#1191678
b1010 &
b1010 %
#1191682
b101 &
b101 %
#1191686
b10000 &
b10000 %
#1191690
b1000 &
b1000 %
#1191694
b100 &
b100 %
#1191698
b10 &
b10 %
#1191702
b1 &
1#
b1 %
#1191706
b0 &
b0 %
0#
0$
#2249926
b10 &
b10 %
1$
b10 !
1"
#2249927
0"
#2249930
b1 &
b1 %
1#
#2249934
b0 &
0#
b0 %
0$
#4500012
