#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002334b0c0d00 .scope module, "SPI_TB" "SPI_TB" 2 4;
 .timescale -9 -10;
L_000002334b15a0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
RS_000002334b0fcca8 .resolv tri, L_000002334b159f80, L_000002334b15a0f0;
v000002334b158ea0_0 .net8 "MISO", 0 0, RS_000002334b0fcca8;  2 drivers
v000002334b1585e0_0 .net "MOSI", 0 0, L_000002334b1598a0;  1 drivers
v000002334b158220_0 .net "SCK", 0 0, L_000002334b159760;  1 drivers
v000002334b158360_0 .var "SPCR_in", 7 0;
v000002334b159940_0 .var "SPDR_From_user", 7 0;
v000002334b158f40_0 .var "SPIBR_in", 7 0;
v000002334b159800_0 .net "SPIF", 0 0, v000002334b14b510_0;  1 drivers
v000002334b159c60_0 .net "SS", 0 0, L_000002334b158d60;  1 drivers
v000002334b158680_0 .var "SS_master", 0 0;
v000002334b158860_0 .var "clk", 0 0;
v000002334b159bc0_0 .var "rst", 0 0;
S_000002334b0c0e90 .scope module, "DUT" "SPI_TOP" 2 11, 3 15 0, S_000002334b0c0d00;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INOUT 1 "SS";
    .port_info 2 /INOUT 1 "MOSI";
    .port_info 3 /INOUT 1 "MISO";
    .port_info 4 /INOUT 1 "SCK";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "SS_master";
    .port_info 7 /INPUT 8 "SPCR_in";
    .port_info 8 /OUTPUT 1 "SPIF";
    .port_info 9 /INPUT 8 "SPIBR_in";
    .port_info 10 /INPUT 8 "SPDR_From_user";
P_000002334b0e73c0 .param/l "PrescalarWidth" 0 3 16, +C4<00000000000000000000000000000011>;
v000002334b14db60_0 .net "BRG_clr", 0 0, L_000002334b1a25d0;  1 drivers
v000002334b14ce40_0 .net "BaudRate", 0 0, L_000002334b158c20;  1 drivers
v000002334b14df20_0 .net "CPHA", 0 0, v000002334b14a610_0;  1 drivers
v000002334b14c1c0_0 .net "CPOL", 0 0, v000002334b14b010_0;  1 drivers
v000002334b14c940_0 .net "Data_in", 0 0, L_000002334b159080;  1 drivers
v000002334b14d2a0_0 .net "Data_out", 0 0, v000002334b14d8e0_0;  1 drivers
v000002334b14c4e0_0 .net "LSBFE", 0 0, v000002334b14ac50_0;  1 drivers
v000002334b14d340_0 .net8 "MISO", 0 0, RS_000002334b0fcca8;  alias, 2 drivers
v000002334b14cbc0_0 .net "MOSI", 0 0, L_000002334b1598a0;  alias, 1 drivers
v000002334b14cc60_0 .net "MSTR", 0 0, v000002334b14b650_0;  1 drivers
v000002334b14d160_0 .net "M_BaudRate", 0 0, v000002334b0f7a70_0;  1 drivers
v000002334b14dd40_0 .net "M_Sample_clk", 0 0, v000002334b14ae30_0;  1 drivers
v000002334b14c260_0 .net "M_Shift_clk", 0 0, v000002334b14a570_0;  1 drivers
v000002334b14dca0_0 .net "Reg_write_en", 0 0, v000002334b0f7bb0_0;  1 drivers
v000002334b14c9e0_0 .net "SCK", 0 0, L_000002334b159760;  alias, 1 drivers
v000002334b14da20_0 .net "SCK_in", 0 0, L_000002334b158cc0;  1 drivers
v000002334b14de80_0 .net "SCK_out", 0 0, v000002334b14bb50_0;  1 drivers
v000002334b14d660_0 .net "SPCR_in", 7 0, v000002334b158360_0;  1 drivers
v000002334b14c300_0 .net "SPDR_From_user", 7 0, v000002334b159940_0;  1 drivers
v000002334b14c580_0 .net "SPDR_in", 7 0, L_000002334b1a2870;  1 drivers
v000002334b14cee0_0 .net "SPDR_out", 7 0, v000002334b14c800_0;  1 drivers
v000002334b14c8a0_0 .net "SPDR_rd_en", 0 0, v000002334b0f8b50_0;  1 drivers
v000002334b14cf80_0 .net "SPDR_wr_en", 0 0, v000002334b0f8330_0;  1 drivers
v000002334b14dc00_0 .net "SPE", 0 0, v000002334b14b790_0;  1 drivers
v000002334b14d7a0_0 .net "SPIBR_in", 7 0, v000002334b158f40_0;  1 drivers
v000002334b14cd00_0 .net "SPIF", 0 0, v000002334b14b510_0;  alias, 1 drivers
v000002334b14d3e0_0 .net "SPISR_in", 0 0, v000002334b0f8ab0_0;  1 drivers
v000002334b14dde0_0 .net "SPR", 2 0, L_000002334b159120;  1 drivers
v000002334b14ca80_0 .net "SS", 0 0, L_000002334b158d60;  alias, 1 drivers
v000002334b14cb20_0 .net "SS_master", 0 0, v000002334b158680_0;  1 drivers
v000002334b14d5c0_0 .net "S_BaudRate", 0 0, v000002334b14af70_0;  1 drivers
v000002334b14d020_0 .net "S_Sample_clk", 0 0, L_000002334b0d7ee0;  1 drivers
v000002334b14dac0_0 .net "S_Shift_clk", 0 0, L_000002334b0d8570;  1 drivers
v000002334b14c620_0 .net "Sample_clk", 0 0, v000002334b0f83d0_0;  1 drivers
v000002334b14c080_0 .net "Shift_clk", 0 0, v000002334b0f7390_0;  1 drivers
v000002334b14c6c0_0 .net "clk", 0 0, v000002334b158860_0;  1 drivers
v000002334b14d700_0 .net "control_BaudRate", 0 0, v000002334b0f7610_0;  1 drivers
v000002334b14d840_0 .net "counter", 2 0, v000002334b0f7070_0;  1 drivers
v000002334b14c760_0 .net "counter_enable", 0 0, v000002334b0f86f0_0;  1 drivers
v000002334b158ae0_0 .net "idle", 0 0, v000002334b0f7110_0;  1 drivers
v000002334b158e00_0 .net "rst", 0 0, v000002334b159bc0_0;  1 drivers
v000002334b158b80_0 .net "shifter_en", 0 0, v000002334b0f8bf0_0;  1 drivers
v000002334b158540_0 .net "start", 0 0, v000002334b0f6f30_0;  1 drivers
S_000002334b0c78d0 .scope module, "u_BRG" "BRG" 3 61, 4 3 0, S_000002334b0c0e90;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /INPUT 3 "SPR";
    .port_info 4 /OUTPUT 1 "BaudRate";
P_000002334b0e7c00 .param/l "PrescalarWidth" 0 4 4, +C4<00000000000000000000000000000011>;
v000002334b0f8470_0 .net "BaudRate", 0 0, L_000002334b158c20;  alias, 1 drivers
v000002334b0f85b0_0 .net "SPR", 2 0, L_000002334b159120;  alias, 1 drivers
L_000002334b15a0a8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v000002334b0f8970_0 .net/2u *"_ivl_0", 7 0, L_000002334b15a0a8;  1 drivers
v000002334b0f71b0_0 .net "clk", 0 0, v000002334b158860_0;  alias, 1 drivers
v000002334b0f8790_0 .net "clr", 0 0, L_000002334b1a25d0;  alias, 1 drivers
v000002334b0f8830_0 .var "counter", 7 0;
v000002334b0f6df0_0 .net "counterNext", 7 0, L_000002334b158fe0;  1 drivers
v000002334b0f7250_0 .net "rst", 0 0, v000002334b159bc0_0;  alias, 1 drivers
E_000002334b0e7600/0 .event negedge, v000002334b0f7250_0;
E_000002334b0e7600/1 .event posedge, v000002334b0f71b0_0;
E_000002334b0e7600 .event/or E_000002334b0e7600/0, E_000002334b0e7600/1;
L_000002334b158fe0 .arith/sum 8, v000002334b0f8830_0, L_000002334b15a0a8;
L_000002334b158c20 .part/v v000002334b0f8830_0, L_000002334b159120, 1;
S_000002334b0c7a60 .scope module, "u_Bit_counter" "Bit_counter" 3 89, 5 2 0, S_000002334b0c0e90;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "BaudRate";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "counter_enable";
    .port_info 3 /OUTPUT 3 "counter";
v000002334b0f7d90_0 .net "BaudRate", 0 0, v000002334b0f7610_0;  alias, 1 drivers
v000002334b0f7070_0 .var "counter", 2 0;
v000002334b0f72f0_0 .net "counter_enable", 0 0, v000002334b0f86f0_0;  alias, 1 drivers
v000002334b0f88d0_0 .net "rst", 0 0, v000002334b159bc0_0;  alias, 1 drivers
E_000002334b0e7e40/0 .event negedge, v000002334b0f7250_0;
E_000002334b0e7e40/1 .event posedge, v000002334b0f7d90_0;
E_000002334b0e7e40 .event/or E_000002334b0e7e40/0, E_000002334b0e7e40/1;
S_000002334b0b7040 .scope module, "u_Master_Slave_controller" "Master_Slave_controller" 3 129, 6 4 0, S_000002334b0c0e90;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "control_BaudRate";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "SS";
    .port_info 4 /INPUT 1 "SPE";
    .port_info 5 /INPUT 1 "MSTR";
    .port_info 6 /INPUT 3 "counter";
    .port_info 7 /OUTPUT 1 "counter_enable";
    .port_info 8 /OUTPUT 1 "Reg_write_en";
    .port_info 9 /OUTPUT 1 "Shifter_en";
    .port_info 10 /OUTPUT 1 "idle";
    .port_info 11 /OUTPUT 1 "start";
    .port_info 12 /OUTPUT 1 "SPIF";
    .port_info 13 /OUTPUT 1 "BRG_clr";
    .port_info 14 /OUTPUT 1 "SPDR_wr_en";
    .port_info 15 /OUTPUT 1 "SPDR_rd_en";
P_000002334b0c7bf0 .param/l "Idle" 1 6 23, +C4<00000000000000000000000000000001>;
P_000002334b0c7c28 .param/l "Run" 1 6 23, +C4<00000000000000000000000000000010>;
P_000002334b0c7c60 .param/l "Start" 1 6 23, +C4<00000000000000000000000000000000>;
P_000002334b0c7c98 .param/l "Update" 1 6 23, +C4<00000000000000000000000000000011>;
L_000002334b0d8030 .functor NOT 1, v000002334b14b650_0, C4<0>, C4<0>, C4<0>;
L_000002334b0d8110 .functor OR 1, L_000002334b0d8030, L_000002334b158d60, C4<0>, C4<0>;
L_000002334b09b210 .functor NOT 1, v000002334b14b790_0, C4<0>, C4<0>, C4<0>;
L_000002334b1a25d0 .functor OR 1, L_000002334b0d8110, L_000002334b09b210, C4<0>, C4<0>;
v000002334b0f8a10_0 .net "BRG_clr", 0 0, L_000002334b1a25d0;  alias, 1 drivers
v000002334b0f74d0_0 .net "MSTR", 0 0, v000002334b14b650_0;  alias, 1 drivers
v000002334b0f7bb0_0 .var "Reg_write_en", 0 0;
v000002334b0f8b50_0 .var "SPDR_rd_en", 0 0;
v000002334b0f8330_0 .var "SPDR_wr_en", 0 0;
v000002334b0f7cf0_0 .net "SPE", 0 0, v000002334b14b790_0;  alias, 1 drivers
v000002334b0f8ab0_0 .var "SPIF", 0 0;
v000002334b0f81f0_0 .net "SS", 0 0, L_000002334b158d60;  alias, 1 drivers
v000002334b0f8bf0_0 .var "Shifter_en", 0 0;
v000002334b0f8c90_0 .net *"_ivl_0", 0 0, L_000002334b0d8030;  1 drivers
v000002334b0f8650_0 .net *"_ivl_2", 0 0, L_000002334b0d8110;  1 drivers
v000002334b0f8510_0 .net *"_ivl_4", 0 0, L_000002334b09b210;  1 drivers
v000002334b0f7b10_0 .net "clk", 0 0, v000002334b158860_0;  alias, 1 drivers
v000002334b0f7930_0 .net "control_BaudRate", 0 0, v000002334b0f7610_0;  alias, 1 drivers
v000002334b0f7c50_0 .net "counter", 2 0, v000002334b0f7070_0;  alias, 1 drivers
v000002334b0f86f0_0 .var "counter_enable", 0 0;
v000002334b0f79d0_0 .var "current_state", 1 0;
v000002334b0f7110_0 .var "idle", 0 0;
v000002334b0f7f70_0 .var "next_state", 1 0;
v000002334b0f6e90_0 .net "rst", 0 0, v000002334b159bc0_0;  alias, 1 drivers
v000002334b0f6f30_0 .var "start", 0 0;
v000002334b0f7e30_0 .var "temp", 0 0;
E_000002334b0e77c0 .event anyedge, v000002334b0f79d0_0;
E_000002334b0e84c0 .event posedge, v000002334b0f71b0_0;
E_000002334b0e8bc0 .event anyedge, v000002334b0f79d0_0, v000002334b0f7cf0_0, v000002334b0f81f0_0, v000002334b0f7070_0;
S_000002334b0b71d0 .scope module, "u_Master_slave_select" "Master_slave_select" 3 111, 7 2 0, S_000002334b0c0e90;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "MSTR";
    .port_info 1 /INPUT 1 "S_BaudRate";
    .port_info 2 /INPUT 1 "BaudRate";
    .port_info 3 /INPUT 1 "M_Shift_clk";
    .port_info 4 /INPUT 1 "M_Sample_clk";
    .port_info 5 /INPUT 1 "S_Shift_clk";
    .port_info 6 /INPUT 1 "S_Sample_clk";
    .port_info 7 /INPUT 1 "idle";
    .port_info 8 /INPUT 1 "start";
    .port_info 9 /OUTPUT 1 "M_BaudRate";
    .port_info 10 /OUTPUT 1 "control_BaudRate";
    .port_info 11 /OUTPUT 1 "Shift_clk";
    .port_info 12 /OUTPUT 1 "Sample_clk";
v000002334b0f7750_0 .net "BaudRate", 0 0, L_000002334b158c20;  alias, 1 drivers
v000002334b0f7570_0 .net "MSTR", 0 0, v000002334b14b650_0;  alias, 1 drivers
v000002334b0f7a70_0 .var "M_BaudRate", 0 0;
v000002334b0f77f0_0 .net "M_Sample_clk", 0 0, v000002334b14ae30_0;  alias, 1 drivers
v000002334b0f6fd0_0 .net "M_Shift_clk", 0 0, v000002334b14a570_0;  alias, 1 drivers
v000002334b0f8010_0 .net "S_BaudRate", 0 0, v000002334b14af70_0;  alias, 1 drivers
v000002334b0f80b0_0 .net "S_Sample_clk", 0 0, L_000002334b0d7ee0;  alias, 1 drivers
v000002334b0f8150_0 .net "S_Shift_clk", 0 0, L_000002334b0d8570;  alias, 1 drivers
v000002334b0f83d0_0 .var "Sample_clk", 0 0;
v000002334b0f7390_0 .var "Shift_clk", 0 0;
v000002334b0f7610_0 .var "control_BaudRate", 0 0;
v000002334b0f7430_0 .net "idle", 0 0, v000002334b0f7110_0;  alias, 1 drivers
v000002334b0f76b0_0 .net "start", 0 0, v000002334b0f6f30_0;  alias, 1 drivers
E_000002334b0e8380/0 .event anyedge, v000002334b0f74d0_0, v000002334b0f6f30_0, v000002334b0f8470_0, v000002334b0f6fd0_0;
E_000002334b0e8380/1 .event anyedge, v000002334b0f77f0_0, v000002334b0f8010_0, v000002334b0f8150_0, v000002334b0f80b0_0;
E_000002334b0e8380 .event/or E_000002334b0e8380/0, E_000002334b0e8380/1;
S_000002334b0b4a60 .scope module, "u_Port_control_logic" "Port_control_logic" 3 171, 8 2 0, S_000002334b0c0e90;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "MSTR";
    .port_info 1 /INPUT 1 "SCK_out";
    .port_info 2 /INPUT 1 "Data_out";
    .port_info 3 /INPUT 1 "SS_master";
    .port_info 4 /INOUT 1 "MOSI";
    .port_info 5 /INOUT 1 "MISO";
    .port_info 6 /INOUT 1 "SCK";
    .port_info 7 /INOUT 1 "SS";
    .port_info 8 /OUTPUT 1 "SCK_in";
    .port_info 9 /OUTPUT 1 "Data_in";
L_000002334b1a2950 .functor NOT 1, v000002334b14b650_0, C4<0>, C4<0>, C4<0>;
v000002334b0f7890_0 .net "Data_in", 0 0, L_000002334b159080;  alias, 1 drivers
v000002334b0f8290_0 .net "Data_out", 0 0, v000002334b14d8e0_0;  alias, 1 drivers
v000002334b0eb200_0 .net8 "MISO", 0 0, RS_000002334b0fcca8;  alias, 2 drivers
v000002334b0eb700_0 .net "MOSI", 0 0, L_000002334b1598a0;  alias, 1 drivers
v000002334b0eba20_0 .net "MSTR", 0 0, v000002334b14b650_0;  alias, 1 drivers
v000002334b0ebca0_0 .net "SCK", 0 0, L_000002334b159760;  alias, 1 drivers
v000002334b0eb7a0_0 .net "SCK_in", 0 0, L_000002334b158cc0;  alias, 1 drivers
v000002334b0ebac0_0 .net "SCK_out", 0 0, v000002334b14bb50_0;  alias, 1 drivers
v000002334b0eb340_0 .net "SS", 0 0, L_000002334b158d60;  alias, 1 drivers
v000002334b0eb520_0 .net "SS_master", 0 0, v000002334b158680_0;  alias, 1 drivers
o000002334b0fcdc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000002334b0eb660_0 name=_ivl_0
o000002334b0fcdf8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000002334b0eb840_0 name=_ivl_12
o000002334b0fce28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000002334b14a930_0 name=_ivl_16
o000002334b0fce58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000002334b14a390_0 name=_ivl_20
v000002334b14bab0_0 .net *"_ivl_6", 0 0, L_000002334b1a2950;  1 drivers
o000002334b0fceb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000002334b14be70_0 name=_ivl_8
L_000002334b1598a0 .functor MUXZ 1, o000002334b0fcdc8, v000002334b14d8e0_0, v000002334b14b650_0, C4<>;
L_000002334b159080 .functor MUXZ 1, L_000002334b1598a0, RS_000002334b0fcca8, v000002334b14b650_0, C4<>;
L_000002334b159f80 .functor MUXZ 1, o000002334b0fceb8, v000002334b14d8e0_0, L_000002334b1a2950, C4<>;
L_000002334b158d60 .functor MUXZ 1, o000002334b0fcdf8, v000002334b158680_0, v000002334b14b650_0, C4<>;
L_000002334b159760 .functor MUXZ 1, o000002334b0fce28, v000002334b14bb50_0, v000002334b14b650_0, C4<>;
L_000002334b158cc0 .functor MUXZ 1, L_000002334b159760, o000002334b0fce58, v000002334b14b650_0, C4<>;
S_000002334b0b4bf0 .scope module, "u_SCK_control_master" "SCK_control_master" 3 189, 9 2 0, S_000002334b0c0e90;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "M_BaudRate";
    .port_info 1 /INPUT 1 "CPOL";
    .port_info 2 /INPUT 1 "CPHA";
    .port_info 3 /INPUT 1 "idle";
    .port_info 4 /OUTPUT 1 "SCK_out";
    .port_info 5 /OUTPUT 1 "Shift_clk";
    .port_info 6 /OUTPUT 1 "Sample_clk";
v000002334b14ba10_0 .net "CPHA", 0 0, v000002334b14a610_0;  alias, 1 drivers
v000002334b14b5b0_0 .net "CPOL", 0 0, v000002334b14b010_0;  alias, 1 drivers
v000002334b14b8d0_0 .net "M_BaudRate", 0 0, v000002334b0f7a70_0;  alias, 1 drivers
v000002334b14bb50_0 .var "SCK_out", 0 0;
v000002334b14ae30_0 .var "Sample_clk", 0 0;
v000002334b14a570_0 .var "Shift_clk", 0 0;
v000002334b14a7f0_0 .net "idle", 0 0, v000002334b0f7110_0;  alias, 1 drivers
E_000002334b0e8300 .event anyedge, v000002334b0f7110_0, v000002334b0f7a70_0, v000002334b14b5b0_0, v000002334b14ba10_0;
S_000002334b0af070 .scope module, "u_SCK_control_slave" "SCK_control_slave" 3 101, 10 2 0, S_000002334b0c0e90;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "SCK_in";
    .port_info 1 /INPUT 1 "CPOL";
    .port_info 2 /INPUT 1 "CPHA";
    .port_info 3 /INPUT 1 "idle";
    .port_info 4 /OUTPUT 1 "S_BaudRate";
    .port_info 5 /OUTPUT 1 "Shift_clk";
    .port_info 6 /OUTPUT 1 "Sample_clk";
L_000002334b0d7b60 .functor NOT 1, v000002334b0f7110_0, C4<0>, C4<0>, C4<0>;
L_000002334b0d8570 .functor AND 1, L_000002334b0d7b60, v000002334b14af70_0, C4<1>, C4<1>;
L_000002334b0d88f0 .functor NOT 1, v000002334b0f7110_0, C4<0>, C4<0>, C4<0>;
L_000002334b0d7e00 .functor NOT 1, v000002334b14af70_0, C4<0>, C4<0>, C4<0>;
L_000002334b0d7ee0 .functor AND 1, L_000002334b0d88f0, L_000002334b0d7e00, C4<1>, C4<1>;
v000002334b14bbf0_0 .net "CPHA", 0 0, v000002334b14a610_0;  alias, 1 drivers
v000002334b14a890_0 .net "CPOL", 0 0, v000002334b14b010_0;  alias, 1 drivers
v000002334b14a430_0 .net "SCK_in", 0 0, L_000002334b158cc0;  alias, 1 drivers
v000002334b14af70_0 .var "S_BaudRate", 0 0;
v000002334b14ad90_0 .net "Sample_clk", 0 0, L_000002334b0d7ee0;  alias, 1 drivers
v000002334b14abb0_0 .net "Shift_clk", 0 0, L_000002334b0d8570;  alias, 1 drivers
v000002334b14a250_0 .net *"_ivl_0", 0 0, L_000002334b0d7b60;  1 drivers
v000002334b14aed0_0 .net *"_ivl_4", 0 0, L_000002334b0d88f0;  1 drivers
v000002334b14a6b0_0 .net *"_ivl_6", 0 0, L_000002334b0d7e00;  1 drivers
v000002334b14b470_0 .net "idle", 0 0, v000002334b0f7110_0;  alias, 1 drivers
E_000002334b0e85c0 .event anyedge, v000002334b14b5b0_0, v000002334b14ba10_0, v000002334b0eb7a0_0, v000002334b0f7110_0;
S_000002334b0af200 .scope module, "u_SPCR" "SPCR" 3 201, 11 3 0, S_000002334b0c0e90;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "SPCR_in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "SPE";
    .port_info 4 /OUTPUT 1 "MSTR";
    .port_info 5 /OUTPUT 1 "CPOL";
    .port_info 6 /OUTPUT 1 "CPHA";
    .port_info 7 /OUTPUT 1 "LSBFE";
v000002334b14a610_0 .var "CPHA", 0 0;
v000002334b14b010_0 .var "CPOL", 0 0;
v000002334b14ac50_0 .var "LSBFE", 0 0;
v000002334b14b650_0 .var "MSTR", 0 0;
v000002334b14b6f0_0 .net "SPCR_in", 7 0, v000002334b158360_0;  alias, 1 drivers
v000002334b14b790_0 .var "SPE", 0 0;
v000002334b14bc90_0 .net "clk", 0 0, v000002334b158860_0;  alias, 1 drivers
v000002334b14b330_0 .net "rst", 0 0, v000002334b159bc0_0;  alias, 1 drivers
S_000002334b0a9320 .scope module, "u_SPDR" "SPDR" 3 228, 12 2 0, S_000002334b0c0e90;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "SPDR_in";
    .port_info 1 /INPUT 8 "SPDR_From_user";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /INPUT 1 "en";
    .port_info 5 /INPUT 1 "SPDR_rd_en";
    .port_info 6 /OUTPUT 8 "SPDR_out";
L_000002334b1a2870 .functor BUFZ 8, v000002334b14b3d0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000002334b14b3d0_0 .var "SPDR", 7 0;
v000002334b14b290_0 .net "SPDR_From_user", 7 0, v000002334b159940_0;  alias, 1 drivers
v000002334b14a110_0 .net "SPDR_in", 7 0, v000002334b14c800_0;  alias, 1 drivers
v000002334b14bd30_0 .net "SPDR_out", 7 0, L_000002334b1a2870;  alias, 1 drivers
v000002334b14a4d0_0 .net "SPDR_rd_en", 0 0, v000002334b0f8b50_0;  alias, 1 drivers
v000002334b14bdd0_0 .net "clk", 0 0, v000002334b158860_0;  alias, 1 drivers
v000002334b14b0b0_0 .net "en", 0 0, v000002334b0f8330_0;  alias, 1 drivers
v000002334b14a1b0_0 .net "rst", 0 0, v000002334b159bc0_0;  alias, 1 drivers
S_000002334b0a94b0 .scope module, "u_SPIBR" "SPIBR" 3 220, 13 1 0, S_000002334b0c0e90;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "SPIBR_in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 3 "SPR";
v000002334b14bf10_0 .net "SPIBR_in", 7 0, v000002334b158f40_0;  alias, 1 drivers
v000002334b14b830_0 .net "SPR", 2 0, L_000002334b159120;  alias, 1 drivers
v000002334b14b150_0 .var "SPR0", 0 0;
v000002334b14a070_0 .var "SPR1", 0 0;
v000002334b14a2f0_0 .var "SPR2", 0 0;
v000002334b14a750_0 .net "clk", 0 0, v000002334b158860_0;  alias, 1 drivers
v000002334b14a9d0_0 .net "rst", 0 0, v000002334b159bc0_0;  alias, 1 drivers
L_000002334b159120 .concat [ 1 1 1 0], v000002334b14b150_0, v000002334b14a070_0, v000002334b14a2f0_0;
S_000002334b0bee80 .scope module, "u_SPISR" "SPISR" 3 212, 14 3 0, S_000002334b0c0e90;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "SPISR_in";
    .port_info 4 /OUTPUT 1 "SPIF";
v000002334b14b510_0 .var "SPIF", 0 0;
v000002334b14aa70_0 .net "SPISR_in", 0 0, v000002334b0f8ab0_0;  alias, 1 drivers
v000002334b14acf0_0 .net "clk", 0 0, v000002334b158860_0;  alias, 1 drivers
v000002334b14ab10_0 .net "en", 0 0, v000002334b0f7bb0_0;  alias, 1 drivers
v000002334b14b1f0_0 .net "rst", 0 0, v000002334b159bc0_0;  alias, 1 drivers
S_000002334b0bf010 .scope module, "u_Shifter" "Shifter" 3 71, 15 3 0, S_000002334b0c0e90;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "Sample_clk";
    .port_info 2 /INPUT 1 "Shift_clk";
    .port_info 3 /INPUT 1 "Data_in";
    .port_info 4 /INPUT 1 "shifter_en";
    .port_info 5 /INPUT 1 "SPDR_wr_en";
    .port_info 6 /INPUT 1 "SPDR_rd_en";
    .port_info 7 /INPUT 8 "SPDR_in";
    .port_info 8 /OUTPUT 8 "SPDR_out";
    .port_info 9 /OUTPUT 1 "Data_out";
P_000002334b0e8680 .param/l "DWIDTH" 0 15 3, +C4<00000000000000000000000000001000>;
v000002334b14b970_0 .net "Data_in", 0 0, L_000002334b159080;  alias, 1 drivers
v000002334b14d8e0_0 .var "Data_out", 0 0;
v000002334b14d980_0 .net "SPDR_in", 7 0, L_000002334b1a2870;  alias, 1 drivers
v000002334b14c800_0 .var "SPDR_out", 7 0;
v000002334b14c3a0_0 .net "SPDR_rd_en", 0 0, v000002334b0f8b50_0;  alias, 1 drivers
v000002334b14d480_0 .net "SPDR_wr_en", 0 0, v000002334b0f8330_0;  alias, 1 drivers
v000002334b14cda0_0 .net "Sample_clk", 0 0, v000002334b0f83d0_0;  alias, 1 drivers
v000002334b14d200_0 .net "Shift_clk", 0 0, v000002334b0f7390_0;  alias, 1 drivers
v000002334b14d520_0 .net "rst", 0 0, v000002334b159bc0_0;  alias, 1 drivers
v000002334b14d0c0_0 .var "shifter_data", 7 0;
v000002334b14c440_0 .var "shifter_data_reg", 7 0;
v000002334b14c120_0 .net "shifter_en", 0 0, v000002334b0f8bf0_0;  alias, 1 drivers
E_000002334b0e8140/0 .event anyedge, v000002334b0f8330_0, v000002334b14d0c0_0, v000002334b14c440_0, v000002334b0f8b50_0;
E_000002334b0e8140/1 .event anyedge, v000002334b14bd30_0;
E_000002334b0e8140 .event/or E_000002334b0e8140/0, E_000002334b0e8140/1;
E_000002334b0e9080 .event posedge, v000002334b0f7390_0;
E_000002334b0e8e00 .event posedge, v000002334b0f83d0_0;
E_000002334b0e8180 .event negedge, v000002334b0f7250_0;
    .scope S_000002334b0c78d0;
T_0 ;
    %wait E_000002334b0e7600;
    %load/vec4 v000002334b0f7250_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002334b0f8830_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002334b0f8790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002334b0f8830_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000002334b0f6df0_0;
    %assign/vec4 v000002334b0f8830_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002334b0bf010;
T_1 ;
    %wait E_000002334b0e8180;
    %load/vec4 v000002334b14d520_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002334b14d8e0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002334b14d0c0_0, 0, 8;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002334b0bf010;
T_2 ;
    %wait E_000002334b0e8e00;
    %load/vec4 v000002334b14c440_0;
    %parti/s 7, 0, 2;
    %load/vec4 v000002334b14b970_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002334b14c440_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_000002334b0bf010;
T_3 ;
    %wait E_000002334b0e9080;
    %load/vec4 v000002334b14c120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000002334b14c440_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v000002334b14d8e0_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002334b0bf010;
T_4 ;
    %wait E_000002334b0e8140;
    %load/vec4 v000002334b14d480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000002334b14d0c0_0;
    %store/vec4 v000002334b14c800_0, 0, 8;
    %load/vec4 v000002334b14c440_0;
    %store/vec4 v000002334b14d0c0_0, 0, 8;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002334b14c3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000002334b14d980_0;
    %store/vec4 v000002334b14c440_0, 0, 8;
    %load/vec4 v000002334b14d980_0;
    %store/vec4 v000002334b14d0c0_0, 0, 8;
    %pushi/vec4 0, 255, 8;
    %store/vec4 v000002334b14c800_0, 0, 8;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v000002334b14c440_0;
    %store/vec4 v000002334b14d0c0_0, 0, 8;
    %pushi/vec4 0, 255, 8;
    %store/vec4 v000002334b14c800_0, 0, 8;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000002334b0c7a60;
T_5 ;
    %wait E_000002334b0e7e40;
    %load/vec4 v000002334b0f88d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002334b0f7070_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000002334b0f72f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v000002334b0f7070_0;
    %addi 1, 0, 3;
    %assign/vec4 v000002334b0f7070_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002334b0af070;
T_6 ;
    %wait E_000002334b0e85c0;
    %load/vec4 v000002334b14a890_0;
    %load/vec4 v000002334b14bbf0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %jmp T_6.4;
T_6.0 ;
    %load/vec4 v000002334b14a430_0;
    %store/vec4 v000002334b14af70_0, 0, 1;
    %jmp T_6.4;
T_6.1 ;
    %load/vec4 v000002334b14b470_0;
    %nor/r;
    %load/vec4 v000002334b14a430_0;
    %nor/r;
    %and;
    %store/vec4 v000002334b14af70_0, 0, 1;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v000002334b14a430_0;
    %nor/r;
    %store/vec4 v000002334b14af70_0, 0, 1;
    %jmp T_6.4;
T_6.3 ;
    %load/vec4 v000002334b14b470_0;
    %load/vec4 v000002334b14a430_0;
    %or;
    %store/vec4 v000002334b14af70_0, 0, 1;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002334b0b71d0;
T_7 ;
    %wait E_000002334b0e8380;
    %load/vec4 v000002334b0f7570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000002334b0f76b0_0;
    %inv;
    %load/vec4 v000002334b0f7750_0;
    %inv;
    %and;
    %store/vec4 v000002334b0f7a70_0, 0, 1;
    %load/vec4 v000002334b0f7750_0;
    %inv;
    %store/vec4 v000002334b0f7610_0, 0, 1;
    %load/vec4 v000002334b0f6fd0_0;
    %store/vec4 v000002334b0f7390_0, 0, 1;
    %load/vec4 v000002334b0f77f0_0;
    %store/vec4 v000002334b0f83d0_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000002334b0f7570_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002334b0f7a70_0, 0, 1;
    %load/vec4 v000002334b0f8010_0;
    %store/vec4 v000002334b0f7610_0, 0, 1;
    %load/vec4 v000002334b0f8150_0;
    %store/vec4 v000002334b0f7390_0, 0, 1;
    %load/vec4 v000002334b0f80b0_0;
    %store/vec4 v000002334b0f83d0_0, 0, 1;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000002334b0b7040;
T_8 ;
    %wait E_000002334b0e7e40;
    %load/vec4 v000002334b0f6e90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002334b0f79d0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000002334b0f7f70_0;
    %assign/vec4 v000002334b0f79d0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000002334b0b7040;
T_9 ;
    %wait E_000002334b0e8bc0;
    %load/vec4 v000002334b0f79d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %jmp T_9.4;
T_9.0 ;
    %load/vec4 v000002334b0f7cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002334b0f7f70_0, 0, 2;
T_9.5 ;
    %jmp T_9.4;
T_9.1 ;
    %load/vec4 v000002334b0f81f0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.9, 9;
    %load/vec4 v000002334b0f7cf0_0;
    %and;
T_9.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.7, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002334b0f7f70_0, 0, 2;
    %jmp T_9.8;
T_9.7 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002334b0f7f70_0, 0, 2;
T_9.8 ;
    %jmp T_9.4;
T_9.2 ;
    %load/vec4 v000002334b0f7c50_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002334b0f7f70_0, 0, 2;
    %jmp T_9.11;
T_9.10 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002334b0f7f70_0, 0, 2;
T_9.11 ;
    %jmp T_9.4;
T_9.3 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002334b0f7f70_0, 0, 2;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000002334b0b7040;
T_10 ;
    %wait E_000002334b0e84c0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002334b0f7e30_0, 0;
    %load/vec4 v000002334b0f79d0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v000002334b0f7f70_0;
    %assign/vec4 v000002334b0f79d0_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002334b0b7040;
T_11 ;
    %wait E_000002334b0e77c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002334b0f7110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002334b0f8b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002334b0f8330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002334b0f8bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002334b0f8ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002334b0f7bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002334b0f86f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002334b0f6f30_0, 0, 1;
    %load/vec4 v000002334b0f79d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %jmp T_11.4;
T_11.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002334b0f6f30_0, 0, 1;
    %jmp T_11.4;
T_11.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002334b0f7110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002334b0f8b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002334b0f7bb0_0, 0, 1;
    %jmp T_11.4;
T_11.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002334b0f8bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002334b0f86f0_0, 0, 1;
    %jmp T_11.4;
T_11.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002334b0f7110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002334b0f8330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002334b0f8ab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002334b0f7bb0_0, 0, 1;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000002334b0b4bf0;
T_12 ;
    %wait E_000002334b0e8300;
    %load/vec4 v000002334b14a7f0_0;
    %nor/r;
    %load/vec4 v000002334b14b8d0_0;
    %nor/r;
    %and;
    %store/vec4 v000002334b14ae30_0, 0, 1;
    %load/vec4 v000002334b14a7f0_0;
    %nor/r;
    %load/vec4 v000002334b14b8d0_0;
    %and;
    %store/vec4 v000002334b14a570_0, 0, 1;
    %load/vec4 v000002334b14b5b0_0;
    %load/vec4 v000002334b14ba10_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %jmp T_12.4;
T_12.0 ;
    %load/vec4 v000002334b14b8d0_0;
    %store/vec4 v000002334b14bb50_0, 0, 1;
    %jmp T_12.4;
T_12.1 ;
    %load/vec4 v000002334b14a7f0_0;
    %nor/r;
    %load/vec4 v000002334b14b8d0_0;
    %nor/r;
    %and;
    %store/vec4 v000002334b14bb50_0, 0, 1;
    %jmp T_12.4;
T_12.2 ;
    %load/vec4 v000002334b14b8d0_0;
    %nor/r;
    %store/vec4 v000002334b14bb50_0, 0, 1;
    %jmp T_12.4;
T_12.3 ;
    %load/vec4 v000002334b14a7f0_0;
    %load/vec4 v000002334b14b8d0_0;
    %or;
    %store/vec4 v000002334b14bb50_0, 0, 1;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000002334b0af200;
T_13 ;
    %wait E_000002334b0e7600;
    %load/vec4 v000002334b14b330_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002334b14b790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002334b14b650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002334b14b010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002334b14a610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002334b14ac50_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000002334b14b6f0_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v000002334b14b790_0, 0;
    %load/vec4 v000002334b14b6f0_0;
    %parti/s 1, 4, 4;
    %assign/vec4 v000002334b14b650_0, 0;
    %load/vec4 v000002334b14b6f0_0;
    %parti/s 1, 3, 3;
    %assign/vec4 v000002334b14b010_0, 0;
    %load/vec4 v000002334b14b6f0_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v000002334b14a610_0, 0;
    %load/vec4 v000002334b14b6f0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v000002334b14ac50_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000002334b0bee80;
T_14 ;
    %wait E_000002334b0e7600;
    %load/vec4 v000002334b14b1f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002334b14b510_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000002334b14ab10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v000002334b14aa70_0;
    %assign/vec4 v000002334b14b510_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v000002334b14b510_0;
    %assign/vec4 v000002334b14b510_0, 0;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000002334b0a94b0;
T_15 ;
    %wait E_000002334b0e7600;
    %load/vec4 v000002334b14a9d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002334b14b150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002334b14a070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002334b14a2f0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000002334b14bf10_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v000002334b14b150_0, 0;
    %load/vec4 v000002334b14bf10_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v000002334b14a070_0, 0;
    %load/vec4 v000002334b14bf10_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v000002334b14a2f0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000002334b0a9320;
T_16 ;
    %wait E_000002334b0e7600;
    %load/vec4 v000002334b14a1b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002334b14b3d0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v000002334b14b0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v000002334b14a110_0;
    %assign/vec4 v000002334b14b3d0_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v000002334b14a4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v000002334b14b290_0;
    %assign/vec4 v000002334b14b3d0_0, 0;
    %jmp T_16.5;
T_16.4 ;
    %load/vec4 v000002334b14bd30_0;
    %assign/vec4 v000002334b14b3d0_0, 0;
T_16.5 ;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000002334b0c0d00;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002334b158860_0, 0, 1;
    %end;
    .thread T_17;
    .scope S_000002334b0c0d00;
T_18 ;
    %delay 50, 0;
    %load/vec4 v000002334b158860_0;
    %inv;
    %store/vec4 v000002334b158860_0, 0, 1;
    %jmp T_18;
    .thread T_18;
    .scope S_000002334b0c0d00;
T_19 ;
    %vpi_call 2 28 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 29 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002334b159bc0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002334b159bc0_0, 0, 1;
    %pushi/vec4 179, 163, 8;
    %store/vec4 v000002334b158360_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002334b158680_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v000002334b159940_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v000002334b158f40_0, 0, 8;
    %pushi/vec4 243, 163, 8;
    %store/vec4 v000002334b158360_0, 0, 8;
    %delay 8000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002334b158680_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000002334b159940_0, 0, 8;
    %delay 8000, 0;
    %vpi_call 2 40 "$finish" {0 0 0};
    %end;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "TestBench.v";
    "./SPI_TOP.v";
    "./../BRG/BRG.v";
    "./../Bit_counter\Bit_counter.v";
    "./../Master_Slave_controller\Master_Slave_controller.v";
    "./../Master_Slave_controller\Master_slave_select.v";
    "./../Port_control_logic\Port_control_logic.v";
    "./../SCK_control\SCK_control_master.v";
    "./../SCK_control\SCK_control_slave.v";
    "./../Registers\SPCR.v";
    "./../Registers\SPDR.v";
    "./../Registers\SPIBR.v";
    "./../Registers\SPISR.v";
    "./../Shifter\Shifter.v";
