#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Wed Jul 23 17:57:20 2025
# Process ID         : 11988
# Current directory  : C:/Users/arianshamaei/Verification_Engineering/FPGA_Prototyping_by_SystemVerilog_Examples/C2_Experiments/C2_Experiments.runs/synth_1
# Command line       : vivado.exe -log gt2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source gt2.tcl
# Log file           : C:/Users/arianshamaei/Verification_Engineering/FPGA_Prototyping_by_SystemVerilog_Examples/C2_Experiments/C2_Experiments.runs/synth_1/gt2.vds
# Journal file       : C:/Users/arianshamaei/Verification_Engineering/FPGA_Prototyping_by_SystemVerilog_Examples/C2_Experiments/C2_Experiments.runs/synth_1\vivado.jou
# Running On         : ARIANSHAMAE22D1
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22621
# Processor Detail   : Apple Silicon
# CPU Frequency      : 3200 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 4
# Host memory        : 8584 MB
# Swap memory        : 809 MB
# Total Virtual      : 9393 MB
# Available Virtual  : 1997 MB
#-----------------------------------------------------------
source gt2.tcl -notrace
