
*** Running vivado
    with args -log SoC.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source SoC.tcl -notrace


****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sun Jan 25 11:51:43 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source SoC.tcl -notrace
Command: link_design -top SoC -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-5699] Read binary netlist with skipMacroContent - 1
INFO: [Project 1-454] Reading design checkpoint '/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'u_clk_wiz'
INFO: [Project 1-454] Reading design checkpoint '/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.gen/sources_1/ip/BRAM_8_512_H_1/BRAM_8_512_H.dcp' for cell 'datapath/ramh_data'
INFO: [Project 1-454] Reading design checkpoint '/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.gen/sources_1/ip/BRAM_8_512_L_1/BRAM_8_512_L.dcp' for cell 'datapath/raml_data'
INFO: [Project 1-454] Reading design checkpoint '/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.gen/sources_1/ip/regfile16x16/regfile16x16.dcp' for cell 'datapath/regfile'
INFO: [Project 1-454] Reading design checkpoint '/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.gen/sources_1/ip/ROM_8_512_H/ROM_8_512_H.dcp' for cell 'datapath/romh_insn'
INFO: [Project 1-454] Reading design checkpoint '/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.gen/sources_1/ip/ROM_8_512_L/ROM_8_512_L.dcp' for cell 'datapath/roml_insn'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1690.914 ; gain = 0.000 ; free physical = 17810 ; free virtual = 28413
INFO: [Netlist 29-17] Analyzing 71 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'u_clk_wiz/inst'
Finished Parsing XDC File [/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'u_clk_wiz/inst'
Parsing XDC File [/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'u_clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
Finished Parsing XDC File [/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'u_clk_wiz/inst'
Parsing XDC File [/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.srcs/constrs_1/new/Pin_configuration.xdc]
Finished Parsing XDC File [/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.srcs/constrs_1/new/Pin_configuration.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2385.285 ; gain = 0.000 ; free physical = 17258 ; free virtual = 27861
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 17 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 16 instances

16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2385.320 ; gain = 881.602 ; free physical = 17258 ; free virtual = 27860
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors, 1 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2413.035 ; gain = 27.715 ; free physical = 17202 ; free virtual = 27805

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 23d9c1ca5

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2436.848 ; gain = 23.812 ; free physical = 17202 ; free virtual = 27805

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 23d9c1ca5

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2780.660 ; gain = 0.000 ; free physical = 16846 ; free virtual = 27449

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 23d9c1ca5

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2780.660 ; gain = 0.000 ; free physical = 16846 ; free virtual = 27449
Phase 1 Initialization | Checksum: 23d9c1ca5

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2780.660 ; gain = 0.000 ; free physical = 16846 ; free virtual = 27449

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 23d9c1ca5

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2780.660 ; gain = 0.000 ; free physical = 16846 ; free virtual = 27449

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 23d9c1ca5

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2780.660 ; gain = 0.000 ; free physical = 16846 ; free virtual = 27449
Phase 2 Timer Update And Timing Data Collection | Checksum: 23d9c1ca5

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2780.660 ; gain = 0.000 ; free physical = 16846 ; free virtual = 27449

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 23d9c1ca5

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2780.660 ; gain = 0.000 ; free physical = 16846 ; free virtual = 27449
Retarget | Checksum: 23d9c1ca5
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 2c91b202a

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2780.660 ; gain = 0.000 ; free physical = 16846 ; free virtual = 27449
Constant propagation | Checksum: 2c91b202a
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2780.660 ; gain = 0.000 ; free physical = 16846 ; free virtual = 27449
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2780.660 ; gain = 0.000 ; free physical = 16846 ; free virtual = 27449
Phase 5 Sweep | Checksum: 27138a0ca

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2780.660 ; gain = 0.000 ; free physical = 16846 ; free virtual = 27449
Sweep | Checksum: 27138a0ca
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 48 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 27138a0ca

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2812.676 ; gain = 32.016 ; free physical = 16846 ; free virtual = 27449
BUFG optimization | Checksum: 27138a0ca
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 27138a0ca

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2812.676 ; gain = 32.016 ; free physical = 16846 ; free virtual = 27449
Shift Register Optimization | Checksum: 27138a0ca
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 27138a0ca

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2812.676 ; gain = 32.016 ; free physical = 16846 ; free virtual = 27449
Post Processing Netlist | Checksum: 27138a0ca
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2021ccd51

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2812.676 ; gain = 32.016 ; free physical = 16846 ; free virtual = 27449

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2812.676 ; gain = 0.000 ; free physical = 16846 ; free virtual = 27449
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2021ccd51

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2812.676 ; gain = 32.016 ; free physical = 16846 ; free virtual = 27449
Phase 9 Finalization | Checksum: 2021ccd51

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2812.676 ; gain = 32.016 ; free physical = 16846 ; free virtual = 27449
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |              48  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2021ccd51

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2812.676 ; gain = 32.016 ; free physical = 16846 ; free virtual = 27449

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 2 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 2 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 29fa506f0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16764 ; free virtual = 27367
Ending Power Optimization Task | Checksum: 29fa506f0

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3060.613 ; gain = 247.938 ; free physical = 16764 ; free virtual = 27367

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 29fa506f0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16764 ; free virtual = 27367

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16764 ; free virtual = 27367
Ending Netlist Obfuscation Task | Checksum: 23fd73ea7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16764 ; free virtual = 27367
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Vivado 12-24828] Executing command : report_drc -file SoC_drc_opted.rpt -pb SoC_drc_opted.pb -rpx SoC_drc_opted.rpx
Command: report_drc -file SoC_drc_opted.rpt -pb SoC_drc_opted.pb -rpx SoC_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.runs/impl_1/SoC_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16747 ; free virtual = 27350
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16747 ; free virtual = 27350
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16747 ; free virtual = 27350
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16746 ; free virtual = 27349
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16746 ; free virtual = 27349
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16746 ; free virtual = 27349
Write Physdb Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16746 ; free virtual = 27349
INFO: [Common 17-1381] The checkpoint '/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.runs/impl_1/SoC_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16725 ; free virtual = 27328
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1b83ae654

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16725 ; free virtual = 27328
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16725 ; free virtual = 27328

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e756721c

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16725 ; free virtual = 27328

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 18a71697b

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16726 ; free virtual = 27329

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 18a71697b

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16726 ; free virtual = 27329
Phase 1 Placer Initialization | Checksum: 18a71697b

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16726 ; free virtual = 27329

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1118c1743

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16719 ; free virtual = 27322

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 10e776423

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16745 ; free virtual = 27348

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 10e776423

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16745 ; free virtual = 27348

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 21fba66fe

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16807 ; free virtual = 27410

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 21fba66fe

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.73 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16809 ; free virtual = 27412

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 30 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 12 nets or LUTs. Breaked 0 LUT, combined 12 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16810 ; free virtual = 27413

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             12  |                    12  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             12  |                    12  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 272b01133

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.98 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16809 ; free virtual = 27412
Phase 2.5 Global Place Phase2 | Checksum: 2a42fedcf

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16808 ; free virtual = 27411
Phase 2 Global Placement | Checksum: 2a42fedcf

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16808 ; free virtual = 27411

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2a1f0099a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16808 ; free virtual = 27411

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2e354f78a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16809 ; free virtual = 27412

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 21314e0c5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16809 ; free virtual = 27412

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2546681f7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16809 ; free virtual = 27412

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1ff71581d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16808 ; free virtual = 27411

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2008b6247

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16808 ; free virtual = 27411

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1bb764cf5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16808 ; free virtual = 27411
Phase 3 Detail Placement | Checksum: 1bb764cf5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16808 ; free virtual = 27411

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 225b33a97

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.179 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 20a54fa2b

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16807 ; free virtual = 27411
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1c2473f5a

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16807 ; free virtual = 27411
Phase 4.1.1.1 BUFG Insertion | Checksum: 225b33a97

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16807 ; free virtual = 27411

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=7.179. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 22ba6cc61

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16807 ; free virtual = 27411

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16807 ; free virtual = 27411
Phase 4.1 Post Commit Optimization | Checksum: 22ba6cc61

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16807 ; free virtual = 27411

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 22ba6cc61

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16807 ; free virtual = 27411

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 22ba6cc61

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16807 ; free virtual = 27411
Phase 4.3 Placer Reporting | Checksum: 22ba6cc61

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16807 ; free virtual = 27411

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16807 ; free virtual = 27411

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16807 ; free virtual = 27411
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 213e53f0f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16807 ; free virtual = 27411
Ending Placer Task | Checksum: 122e959b5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16807 ; free virtual = 27411
78 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file SoC_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16752 ; free virtual = 27355
INFO: [Vivado 12-24828] Executing command : report_utilization -file SoC_utilization_placed.rpt -pb SoC_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file SoC_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16730 ; free virtual = 27334
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16730 ; free virtual = 27334
Wrote PlaceDB: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16730 ; free virtual = 27334
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16730 ; free virtual = 27334
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16730 ; free virtual = 27334
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16730 ; free virtual = 27334
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16730 ; free virtual = 27335
Write Physdb Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16730 ; free virtual = 27335
INFO: [Common 17-1381] The checkpoint '/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.runs/impl_1/SoC_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16726 ; free virtual = 27330
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 7.179 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
89 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16726 ; free virtual = 27330
Wrote PlaceDB: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16722 ; free virtual = 27327
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16722 ; free virtual = 27327
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16722 ; free virtual = 27327
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16722 ; free virtual = 27327
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16722 ; free virtual = 27328
Write Physdb Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16722 ; free virtual = 27328
INFO: [Common 17-1381] The checkpoint '/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.runs/impl_1/SoC_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 39624194 ConstDB: 0 ShapeSum: 7feec0f6 RouteDB: 6998572b
Post Restoration Checksum: NetGraph: 69a55984 | NumContArr: 3f446fb1 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 22e3bbe6f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16683 ; free virtual = 27287

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 22e3bbe6f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16683 ; free virtual = 27287

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 22e3bbe6f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16683 ; free virtual = 27287
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1fa4b04da

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16667 ; free virtual = 27271
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.510  | TNS=0.000  | WHS=-0.142 | THS=-5.558 |


Phase 2.4 Soft Constraint Pins - Fast Budgeting
Phase 2.4 Soft Constraint Pins - Fast Budgeting | Checksum: 23035e425

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16663 ; free virtual = 27268

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 847
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 847
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 255858009

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16663 ; free virtual = 27268

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 255858009

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16663 ; free virtual = 27268

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2474b13d1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16663 ; free virtual = 27268
Phase 4 Initial Routing | Checksum: 2474b13d1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16663 ; free virtual = 27268

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 87
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.566  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 266cf8deb

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16663 ; free virtual = 27268
Phase 5 Rip-up And Reroute | Checksum: 266cf8deb

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16663 ; free virtual = 27268

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 30fa8f932

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16663 ; free virtual = 27268
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.579  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 30fa8f932

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16663 ; free virtual = 27268

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 30fa8f932

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16663 ; free virtual = 27268
Phase 6 Delay and Skew Optimization | Checksum: 30fa8f932

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16663 ; free virtual = 27268

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.579  | TNS=0.000  | WHS=0.092  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 3088eebd8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16663 ; free virtual = 27268
Phase 7 Post Hold Fix | Checksum: 3088eebd8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16663 ; free virtual = 27268

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.414837 %
  Global Horizontal Routing Utilization  = 0.594899 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 3088eebd8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16663 ; free virtual = 27268

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 3088eebd8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16663 ; free virtual = 27268

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2d1efa5df

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16663 ; free virtual = 27268

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2d1efa5df

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16663 ; free virtual = 27268

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.579  | TNS=0.000  | WHS=0.092  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 2d1efa5df

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16663 ; free virtual = 27268
Total Elapsed time in route_design: 5.78 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1e70e1f3f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16663 ; free virtual = 27268
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1e70e1f3f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16663 ; free virtual = 27268

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
101 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3060.613 ; gain = 0.000 ; free physical = 16663 ; free virtual = 27268
INFO: [Vivado 12-24828] Executing command : report_drc -file SoC_drc_routed.rpt -pb SoC_drc_routed.pb -rpx SoC_drc_routed.rpx
Command: report_drc -file SoC_drc_routed.rpt -pb SoC_drc_routed.pb -rpx SoC_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.runs/impl_1/SoC_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file SoC_methodology_drc_routed.rpt -pb SoC_methodology_drc_routed.pb -rpx SoC_methodology_drc_routed.rpx
Command: report_methodology -file SoC_methodology_drc_routed.rpt -pb SoC_methodology_drc_routed.pb -rpx SoC_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.runs/impl_1/SoC_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file SoC_timing_summary_routed.rpt -pb SoC_timing_summary_routed.pb -rpx SoC_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file SoC_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file SoC_route_status.rpt -pb SoC_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file SoC_bus_skew_routed.rpt -pb SoC_bus_skew_routed.pb -rpx SoC_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file SoC_power_routed.rpt -pb SoC_power_summary_routed.pb -rpx SoC_power_routed.rpx
Command: report_power -file SoC_power_routed.rpt -pb SoC_power_summary_routed.pb -rpx SoC_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
121 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file SoC_clock_utilization_routed.rpt
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3124.242 ; gain = 0.000 ; free physical = 16508 ; free virtual = 27114
Wrote PlaceDB: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3124.242 ; gain = 0.000 ; free physical = 16508 ; free virtual = 27114
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3124.242 ; gain = 0.000 ; free physical = 16508 ; free virtual = 27114
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3124.242 ; gain = 0.000 ; free physical = 16508 ; free virtual = 27115
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3124.242 ; gain = 0.000 ; free physical = 16508 ; free virtual = 27115
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3124.242 ; gain = 0.000 ; free physical = 16508 ; free virtual = 27116
Write Physdb Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3124.242 ; gain = 0.000 ; free physical = 16508 ; free virtual = 27116
INFO: [Common 17-1381] The checkpoint '/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.runs/impl_1/SoC_routed.dcp' has been generated.
Command: write_bitstream -force SoC.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./SoC.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
133 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3386.914 ; gain = 254.668 ; free physical = 16250 ; free virtual = 26866
INFO: [Common 17-206] Exiting Vivado at Sun Jan 25 11:52:19 2026...
