// Seed: 1631014557
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  wire id_3;
  wire id_4;
  logic [7:0] id_5;
  module_2 modCall_1 ();
  assign id_5[1'd0] = id_3;
endmodule
module module_1;
  wire id_1;
  module_0 modCall_1 (
      id_1,
      id_1
  );
endmodule
module module_2 ();
  wor  id_2;
  wire id_3;
  wire id_4;
  wire id_5;
  wand id_6;
  assign id_2 = 1;
  initial $display(id_2);
  wire id_7 = id_1;
  wire id_8;
  tri1 id_9 = id_6 ? 1 : 1;
endmodule
