#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:08:52 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Tue Feb 10 16:57:06 2015
# Process ID: 21529
# Log file: /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.runs/synth_1/v5pcieDMA.vds
# Journal file: /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source v5pcieDMA.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7a200tfbg484-1
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - /opt/Xilinx/Vivado/2014.2/data/boards/board_parts/zynq/zc706/0.9/board_part.xml, The board part 'xc7z045ffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - /opt/Xilinx/Vivado/2014.2/data/boards/board_parts/zynq/zc706/1.0/board_part.xml, The board part 'xc7z045ffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - /opt/Xilinx/Vivado/2014.2/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml, The board part 'xc7k325tffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - /opt/Xilinx/Vivado/2014.2/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml, The board part 'xc7k325tffg900-2' is either not supported or invalid.
# set_property target_language VHDL [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property default_lib xil_defaultlib [current_project]
# add_files -quiet /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.runs/fifonew_synth_1/fifonew.dcp
# set_property used_in_implementation false [get_files /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.runs/fifonew_synth_1/fifonew.dcp]
# add_files -quiet /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.runs/v6_sfifo_15x128_synth_1/v6_sfifo_15x128.dcp
# set_property used_in_implementation false [get_files /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.runs/v6_sfifo_15x128_synth_1/v6_sfifo_15x128.dcp]
# add_files -quiet /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.runs/v6_mBuf_128x72_synth_1/v6_mBuf_128x72.dcp
# set_property used_in_implementation false [get_files /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.runs/v6_mBuf_128x72_synth_1/v6_mBuf_128x72.dcp]
# add_files -quiet /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.runs/pcie_7x_0_synth_1/pcie_7x_0.dcp
# set_property used_in_implementation false [get_files /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.runs/pcie_7x_0_synth_1/pcie_7x_0.dcp]
# read_verilog -library xil_defaultlib {
#   /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/support/pcie_7x_0_pipe_clock.v
#   /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/xise/Emul.v
# }
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/support/pcie_7x_0_pipe_clock.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/xise/Emul.v]
# read_vhdl -library xil_defaultlib {
#   /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/pkg_dma.vhd
#   /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/FF_tagram64x36.vhd
#   /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/DMA_FSM.vhd
#   /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/DMA_Calculate.vhd
#   /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/Tx_Output_Arbitor.vhd
#   /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/tx_Mem_Reader.vhd
#   /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/rx_usDMA_Channel.vhd
#   /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/rx_MWr_Channel.vhd
#   /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/rx_MRd_Channel.vhd
#   /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/rx_dsDMA_Channel.vhd
#   /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/rx_CplD_Channel.vhd
#   /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/RxIn_Delays.vhd
#   /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/Interrupts.vhd
#   /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/tx_Transact.vhd
#   /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/rx_Transact.vhd
#   /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/Registers.vhd
#   /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/tlpControl.vhd
#   /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/FIFO_Wrapper.vhd
#   /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/xise/clckinvert.vhd
#   /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd
#   /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/support/pcie_7x_0_support.vhd
#   /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/rtl/v5pcieDMA.vhd
# }
# read_xdc /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/constrs_1/imports/cern1.git/pcie_x4_dma.xdc
# set_property used_in_implementation false [get_files /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/constrs_1/imports/cern1.git/pcie_x4_dma.xdc]
# read_xdc dont_buffer.xdc
# set_property used_in_implementation false [get_files dont_buffer.xdc]
# set_param synth.vivado.isSynthRun true
# set_property include_dirs {
#   /home/vladimir/TESTDIFFAC/adc16bitac701/xise/remote_sources/_/CAG_Link/includes
#   /home/vladimir/TESTDIFFAC/adc16bitac701/xise/remote_sources/_/CAG_Link/avnet_det_lat_16bit/include
#   /home/vladimir/TESTDIFFAC/adc16bitac701/xise/remote_sources/_/CAG_Link/avnet_det_lat_16bit
# } [current_fileset]
# set_property webtalk.parent_dir /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.cache/wt [current_project]
# set_property parent.project_dir /home/vladimir/TESTDIFFAC/acprv16bit [current_project]
# catch { write_hwdef -file v5pcieDMA.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top v5pcieDMA -part xc7a200tfbg484-1
Command: synth_design -top v5pcieDMA -part xc7a200tfbg484-1

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 786.598 ; gain = 153.125
---------------------------------------------------------------------------------
WARNING: [Synth 8-1565] actual for formal port rst_in is neither a static name nor a globally static expression [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/rtl/v5pcieDMA.vhd:1425]
INFO: [Synth 8-638] synthesizing module 'v5pcieDMA' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/rtl/v5pcieDMA.vhd:89]
	Parameter pcieLanes bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'OBUF' declared at '/opt/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:17301' bound to instance 'outclockprim' of component 'OBUF' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/rtl/v5pcieDMA.vhd:1371]
INFO: [Synth 8-638] synthesizing module 'OBUF' [/opt/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:17301]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OBUF' (1#1) [/opt/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:17301]
INFO: [Synth 8-113] binding component instance 'outclockprim2' to cell 'OBUF' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/rtl/v5pcieDMA.vhd:1379]
INFO: [Synth 8-3491] module 'IBUFG' declared at '/opt/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:10633' bound to instance 'ADCCLK_IBUF' of component 'IBUFG' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/rtl/v5pcieDMA.vhd:1407]
INFO: [Synth 8-638] synthesizing module 'IBUFG' [/opt/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:10633]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFG' (2#1) [/opt/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:10633]
INFO: [Synth 8-3491] module 'clckinvert' declared at '/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/xise/clckinvert.vhd:28' bound to instance 'Inst_clckinvert' of component 'clckinvert' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/rtl/v5pcieDMA.vhd:1423]
INFO: [Synth 8-638] synthesizing module 'clckinvert' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/xise/clckinvert.vhd:37]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'CLKIN_IBUFG_INST' to cell 'IBUFG' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/xise/clckinvert.vhd:52]
INFO: [Synth 8-113] binding component instance 'CLK0_BUFG_INST' to cell 'BUFG' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/xise/clckinvert.vhd:56]
INFO: [Synth 8-113] binding component instance 'CLK90_BUFG_INST' to cell 'BUFG' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/xise/clckinvert.vhd:60]
INFO: [Synth 8-113] binding component instance 'CLK270_BUFG_INST' to cell 'BUFG' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/xise/clckinvert.vhd:64]
	Parameter CLKDV_DIVIDE bound to: 2.000000 - type: float 
	Parameter CLKFX_DIVIDE bound to: 1 - type: integer 
	Parameter CLKFX_MULTIPLY bound to: 4 - type: integer 
	Parameter CLKIN_DIVIDE_BY_2 bound to: 0 - type: bool 
	Parameter CLKIN_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKOUT_PHASE_SHIFT bound to: NONE - type: string 
	Parameter CLK_FEEDBACK bound to: 1X - type: string 
	Parameter DCM_AUTOCALIBRATION bound to: 1 - type: bool 
	Parameter DCM_PERFORMANCE_MODE bound to: MAX_SPEED - type: string 
	Parameter DESKEW_ADJUST bound to: SYSTEM_SYNCHRONOUS - type: string 
	Parameter DFS_FREQUENCY_MODE bound to: LOW - type: string 
	Parameter DLL_FREQUENCY_MODE bound to: LOW - type: string 
	Parameter DUTY_CYCLE_CORRECTION bound to: 1 - type: bool 
	Parameter FACTORY_JF bound to: 16'b1111000011110000 
	Parameter PHASE_SHIFT bound to: 0 - type: integer 
	Parameter SIM_DEVICE bound to: VIRTEX5 - type: string 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'DCM_ADV_INST' to cell 'DCM_ADV' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/xise/clckinvert.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'clckinvert' (3#1) [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/xise/clckinvert.vhd:37]
	Parameter CLKCM_CFG bound to: 1 - type: bool 
	Parameter CLKRCV_TRST bound to: 1 - type: bool 
	Parameter CLKSWING_CFG bound to: 2'b11 
INFO: [Synth 8-113] binding component instance 'refclk_ibuf' to cell 'IBUFDS_GTE2' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/rtl/v5pcieDMA.vhd:1443]
INFO: [Synth 8-3491] module 'IBUF' declared at '/opt/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:10250' bound to instance 'sys_reset_n_ibuf' of component 'ibuf' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/rtl/v5pcieDMA.vhd:1467]
INFO: [Synth 8-638] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:10250]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (4#1) [/opt/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:10250]
	Parameter PL_FAST_TRAIN bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'v6_pcie_v1_7_x4' declared at '/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:73' bound to instance 'pcieCore' of component 'v6_pcie_v1_7_x4' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/rtl/v5pcieDMA.vhd:1550]
INFO: [Synth 8-638] synthesizing module 'v6_pcie_v1_7_x4__parameterized0' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:219]
	Parameter PL_FAST_TRAIN bound to: 0 - type: bool 
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
	Parameter PCIE_LINK_SPEED bound to: 3 - type: integer 
	Parameter PCIE_USERCLK1_FREQ bound to: 4 - type: integer 
	Parameter PCIE_USERCLK2_FREQ bound to: 4 - type: integer 
	Parameter PCIE_GT_DEVICE bound to: GTP - type: string 
	Parameter PCIE_USE_MODE bound to: 1.0 - type: string 
INFO: [Synth 8-3491] module 'pcie_7x_0_support' declared at '/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/support/pcie_7x_0_support.vhd:66' bound to instance 'v7_pcie_i' of component 'pcie_7x_0_support' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_support__parameterized0' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/support/pcie_7x_0_support.vhd:330]
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 4 - type: integer 
	Parameter CLK_SHARING_EN bound to: FALSE - type: string 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
	Parameter PCIE_LINK_SPEED bound to: 3 - type: integer 
	Parameter PCIE_USERCLK1_FREQ bound to: 4 - type: integer 
	Parameter PCIE_USERCLK2_FREQ bound to: 4 - type: integer 
	Parameter PCIE_GT_DEVICE bound to: GTP - type: string 
	Parameter PCIE_USE_MODE bound to: 1.0 - type: string 
	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PCIE_CLK_SHARING_EN bound to: FALSE - type: string 
	Parameter PCIE_LANE bound to: 4 - type: integer 
	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
	Parameter PCIE_USERCLK1_FREQ bound to: 4 - type: integer 
	Parameter PCIE_USERCLK2_FREQ bound to: 4 - type: integer 
	Parameter PCIE_OOBCLK_MODE bound to: 1 - type: integer 
	Parameter PCIE_DEBUG_MODE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'pcie_7x_0_pipe_clock' declared at '/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/support/pcie_7x_0_pipe_clock.v:67' bound to instance 'pipe_clock_i' of component 'pcie_7x_0_pipe_clock' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/support/pcie_7x_0_support.vhd:619]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_pipe_clock' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/support/pcie_7x_0_pipe_clock.v:67]
	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PCIE_CLK_SHARING_EN bound to: FALSE - type: string 
	Parameter PCIE_LANE bound to: 4 - type: integer 
	Parameter PCIE_LINK_SPEED bound to: 3 - type: integer 
	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
	Parameter PCIE_USERCLK1_FREQ bound to: 4 - type: integer 
	Parameter PCIE_USERCLK2_FREQ bound to: 4 - type: integer 
	Parameter PCIE_OOBCLK_MODE bound to: 1 - type: integer 
	Parameter PCIE_DEBUG_MODE bound to: 0 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKFBOUT_MULT_F bound to: 10 - type: integer 
	Parameter CLKIN1_PERIOD bound to: 10 - type: integer 
	Parameter CLKOUT0_DIVIDE_F bound to: 8 - type: integer 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT4_DIVIDE bound to: 20 - type: integer 
	Parameter PCIE_GEN1_MODE bound to: 1'b1 
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/support/pcie_7x_0_pipe_clock.v:137]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/support/pcie_7x_0_pipe_clock.v:138]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/support/pcie_7x_0_pipe_clock.v:139]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/support/pcie_7x_0_pipe_clock.v:141]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/support/pcie_7x_0_pipe_clock.v:142]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/support/pcie_7x_0_pipe_clock.v:143]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:606]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (5#1) [/opt/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:606]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [/opt/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15990]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT4_DIVIDE bound to: 20 - type: integer 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 8.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (6#1) [/opt/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15990]
INFO: [Synth 8-638] synthesizing module 'BUFGCTRL' [/opt/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:660]
	Parameter PRESELECT_I0 bound to: FALSE - type: string 
	Parameter PRESELECT_I1 bound to: FALSE - type: string 
	Parameter IS_CE0_INVERTED bound to: 1'b0 
	Parameter IS_CE1_INVERTED bound to: 1'b0 
	Parameter IS_I0_INVERTED bound to: 1'b0 
	Parameter IS_I1_INVERTED bound to: 1'b0 
	Parameter IS_IGNORE0_INVERTED bound to: 1'b0 
	Parameter IS_IGNORE1_INVERTED bound to: 1'b0 
	Parameter IS_S0_INVERTED bound to: 1'b0 
	Parameter IS_S1_INVERTED bound to: 1'b0 
	Parameter INIT_OUT bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BUFGCTRL' (7#1) [/opt/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:660]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_pipe_clock' (8#1) [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/support/pcie_7x_0_pipe_clock.v:67]
INFO: [Synth 8-3491] module 'pcie_7x_0' declared at '/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.runs/synth_1/.Xil/Vivado-21529-ubuntu/realtime/pcie_7x_0_stub.vhdl:5' bound to instance 'pcie_7x_0_i' of component 'pcie_7x_0' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/support/pcie_7x_0_support.vhd:677]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.runs/synth_1/.Xil/Vivado-21529-ubuntu/realtime/pcie_7x_0_stub.vhdl:187]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_support__parameterized0' (9#1) [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/support/pcie_7x_0_support.vhd:330]
WARNING: [Synth 8-3848] Net trn_tcfg_req_n in module/entity v6_pcie_v1_7_x4__parameterized0 does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:111]
WARNING: [Synth 8-3848] Net trn_terr_drop_n in module/entity v6_pcie_v1_7_x4__parameterized0 does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:112]
WARNING: [Synth 8-3848] Net cfg_do in module/entity v6_pcie_v1_7_x4__parameterized0 does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:142]
WARNING: [Synth 8-3848] Net cfg_rd_wr_done in module/entity v6_pcie_v1_7_x4__parameterized0 does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:638]
WARNING: [Synth 8-3848] Net cfg_err_cpl_rdy_n in module/entity v6_pcie_v1_7_x4__parameterized0 does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:159]
WARNING: [Synth 8-3848] Net cfg_pmcsr_pme_en in module/entity v6_pcie_v1_7_x4__parameterized0 does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:185]
WARNING: [Synth 8-3848] Net cfg_pmcsr_pme_status in module/entity v6_pcie_v1_7_x4__parameterized0 does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:186]
WARNING: [Synth 8-3848] Net cfg_pmcsr_powerstate in module/entity v6_pcie_v1_7_x4__parameterized0 does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:187]
WARNING: [Synth 8-3848] Net pl_link_gen2_capable in module/entity v6_pcie_v1_7_x4__parameterized0 does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:195]
WARNING: [Synth 8-3848] Net pl_link_upcfg_capable in module/entity v6_pcie_v1_7_x4__parameterized0 does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:197]
WARNING: [Synth 8-3848] Net pl_sel_link_rate in module/entity v6_pcie_v1_7_x4__parameterized0 does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:200]
WARNING: [Synth 8-3848] Net pl_sel_link_width in module/entity v6_pcie_v1_7_x4__parameterized0 does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:201]
WARNING: [Synth 8-3848] Net trn_tecrc_gen in module/entity v6_pcie_v1_7_x4__parameterized0 does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:640]
WARNING: [Synth 8-3848] Net rx_np_req in module/entity v6_pcie_v1_7_x4__parameterized0 does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:567]
WARNING: [Synth 8-3848] Net cfg_pm_halt_aspm_l0s in module/entity v6_pcie_v1_7_x4__parameterized0 does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:604]
WARNING: [Synth 8-3848] Net cfg_pm_halt_aspm_l1 in module/entity v6_pcie_v1_7_x4__parameterized0 does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:605]
WARNING: [Synth 8-3848] Net cfg_pm_force_state_en in module/entity v6_pcie_v1_7_x4__parameterized0 does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:606]
WARNING: [Synth 8-3848] Net cfg_pm_force_state in module/entity v6_pcie_v1_7_x4__parameterized0 does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:607]
WARNING: [Synth 8-3848] Net cfg_mgmt_wr_readonly in module/entity v6_pcie_v1_7_x4__parameterized0 does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:620]
WARNING: [Synth 8-3848] Net cfg_err_atomic_egress_blocked in module/entity v6_pcie_v1_7_x4__parameterized0 does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:588]
WARNING: [Synth 8-3848] Net cfg_err_internal_cor in module/entity v6_pcie_v1_7_x4__parameterized0 does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:589]
WARNING: [Synth 8-3848] Net cfg_err_malformed in module/entity v6_pcie_v1_7_x4__parameterized0 does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:590]
WARNING: [Synth 8-3848] Net cfg_err_mc_blocked in module/entity v6_pcie_v1_7_x4__parameterized0 does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:591]
WARNING: [Synth 8-3848] Net cfg_err_poisoned in module/entity v6_pcie_v1_7_x4__parameterized0 does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:592]
WARNING: [Synth 8-3848] Net cfg_err_norecovery in module/entity v6_pcie_v1_7_x4__parameterized0 does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:593]
WARNING: [Synth 8-3848] Net cfg_err_acs in module/entity v6_pcie_v1_7_x4__parameterized0 does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:594]
WARNING: [Synth 8-3848] Net cfg_err_internal_uncor in module/entity v6_pcie_v1_7_x4__parameterized0 does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:595]
WARNING: [Synth 8-3848] Net cfg_err_aer_headerlog in module/entity v6_pcie_v1_7_x4__parameterized0 does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:610]
WARNING: [Synth 8-3848] Net cfg_aer_interrupt_msgnum in module/entity v6_pcie_v1_7_x4__parameterized0 does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:611]
WARNING: [Synth 8-3848] Net cfg_interrupt_stat in module/entity v6_pcie_v1_7_x4__parameterized0 does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:599]
WARNING: [Synth 8-3848] Net cfg_pciecap_interrupt_msgnum in module/entity v6_pcie_v1_7_x4__parameterized0 does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:600]
INFO: [Synth 8-256] done synthesizing module 'v6_pcie_v1_7_x4__parameterized0' (10#1) [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:219]
INFO: [Synth 8-3491] module 'tlpControl' declared at '/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/tlpControl.vhd:35' bound to instance 'theTlpControl' of component 'tlpControl' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/rtl/v5pcieDMA.vhd:1811]
INFO: [Synth 8-638] synthesizing module 'tlpControl' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/tlpControl.vhd:259]
INFO: [Synth 8-3491] module 'rx_Transact' declared at '/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/rx_Transact.vhd:34' bound to instance 'rx_Itf' of component 'rx_Transact' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/tlpControl.vhd:1110]
INFO: [Synth 8-638] synthesizing module 'rx_Transact' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/rx_Transact.vhd:224]
INFO: [Synth 8-3491] module 'RxIn_Delay' declared at '/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/RxIn_Delays.vhd:33' bound to instance 'Rx_Input_Delays' of component 'RxIn_Delay' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/rx_Transact.vhd:722]
INFO: [Synth 8-638] synthesizing module 'RxIn_Delay' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/RxIn_Delays.vhd:100]
INFO: [Synth 8-4512] found unpartitioned construct node [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/RxIn_Delays.vhd:872]
INFO: [Synth 8-256] done synthesizing module 'RxIn_Delay' (11#1) [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/RxIn_Delays.vhd:100]
INFO: [Synth 8-3491] module 'rx_MRd_Transact' declared at '/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/rx_MRd_Channel.vhd:33' bound to instance 'MRd_Channel' of component 'rx_MRd_Transact' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/rx_Transact.vhd:788]
INFO: [Synth 8-638] synthesizing module 'rx_MRd_Transact' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/rx_MRd_Channel.vhd:79]
INFO: [Synth 8-226] default block is never used [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/rx_MRd_Channel.vhd:246]
INFO: [Synth 8-3491] module 'v6_sfifo_15x128' declared at '/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.runs/synth_1/.Xil/Vivado-21529-ubuntu/realtime/v6_sfifo_15x128_stub.vhdl:5' bound to instance 'pioCplD_Buffer' of component 'v6_sfifo_15x128' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/rx_MRd_Channel.vhd:612]
INFO: [Synth 8-638] synthesizing module 'v6_sfifo_15x128' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.runs/synth_1/.Xil/Vivado-21529-ubuntu/realtime/v6_sfifo_15x128_stub.vhdl:21]
INFO: [Synth 8-226] default block is never used [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/rx_MRd_Channel.vhd:646]
WARNING: [Synth 8-3936] Found unconnected internal register 'trn_rd_r1_reg' and it is trimmed from '64' to '58' bits. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/rx_MRd_Channel.vhd:212]
WARNING: [Synth 8-3936] Found unconnected internal register 'trn_rbar_hit_n_r1_reg' and it is trimmed from '7' to '4' bits. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/rx_MRd_Channel.vhd:213]
INFO: [Synth 8-256] done synthesizing module 'rx_MRd_Transact' (12#1) [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/rx_MRd_Channel.vhd:79]
INFO: [Synth 8-3491] module 'rx_MWr_Transact' declared at '/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/rx_MWr_Channel.vhd:33' bound to instance 'MWr_Channel' of component 'rx_MWr_Transact' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/rx_Transact.vhd:827]
INFO: [Synth 8-638] synthesizing module 'rx_MWr_Transact' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/rx_MWr_Channel.vhd:97]
WARNING: [Synth 8-3936] Found unconnected internal register 'trn_rrem_n_r1_reg' and it is trimmed from '8' to '4' bits. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/rx_MWr_Channel.vhd:248]
WARNING: [Synth 8-3936] Found unconnected internal register 'trn_rbar_hit_n_r1_reg' and it is trimmed from '7' to '3' bits. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/rx_MWr_Channel.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'rx_MWr_Transact' (13#1) [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/rx_MWr_Channel.vhd:97]
INFO: [Synth 8-3491] module 'rx_CplD_Transact' declared at '/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/rx_CplD_Channel.vhd:33' bound to instance 'CplD_Channel' of component 'rx_CplD_Transact' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/rx_Transact.vhd:884]
INFO: [Synth 8-638] synthesizing module 'rx_CplD_Transact' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/rx_CplD_Channel.vhd:121]
INFO: [Synth 8-3491] module 'FF_TagRam64x36' declared at '/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/FF_tagram64x36.vhd:33' bound to instance 'dspTag_BRAM' of component 'FF_TagRam64x36' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/rx_CplD_Channel.vhd:1319]
INFO: [Synth 8-638] synthesizing module 'FF_TagRam64x36' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/FF_tagram64x36.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'FF_TagRam64x36' (14#1) [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/FF_tagram64x36.vhd:47]
WARNING: [Synth 8-3936] Found unconnected internal register 'trn_rrem_n_r4_reg' and it is trimmed from '8' to '4' bits. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/rx_CplD_Channel.vhd:639]
WARNING: [Synth 8-3936] Found unconnected internal register 'trn_rrem_n_r3_reg' and it is trimmed from '8' to '4' bits. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/rx_CplD_Channel.vhd:638]
WARNING: [Synth 8-3936] Found unconnected internal register 'trn_rrem_n_r2_reg' and it is trimmed from '8' to '4' bits. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/rx_CplD_Channel.vhd:637]
WARNING: [Synth 8-3936] Found unconnected internal register 'trn_rrem_n_r1_reg' and it is trimmed from '8' to '4' bits. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/rx_CplD_Channel.vhd:636]
INFO: [Synth 8-256] done synthesizing module 'rx_CplD_Transact' (15#1) [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/rx_CplD_Channel.vhd:121]
INFO: [Synth 8-3491] module 'usDMA_Transact' declared at '/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/rx_usDMA_Channel.vhd:33' bound to instance 'Upstream_DMA_Engine' of component 'usDMA_Transact' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/rx_Transact.vhd:965]
INFO: [Synth 8-638] synthesizing module 'usDMA_Transact' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/rx_usDMA_Channel.vhd:100]
INFO: [Synth 8-3491] module 'DMA_Calculate' declared at '/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/DMA_Calculate.vhd:34' bound to instance 'us_DMA_Calculation' of component 'DMA_Calculate' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/rx_usDMA_Channel.vhd:382]
INFO: [Synth 8-638] synthesizing module 'DMA_Calculate' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/DMA_Calculate.vhd:103]
INFO: [Synth 8-226] default block is never used [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/DMA_Calculate.vhd:599]
INFO: [Synth 8-256] done synthesizing module 'DMA_Calculate' (16#1) [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/DMA_Calculate.vhd:103]
INFO: [Synth 8-3491] module 'DMA_FSM' declared at '/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/DMA_FSM.vhd:36' bound to instance 'us_DMA_StateMachine' of component 'DMA_FSM' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/rx_usDMA_Channel.vhd:445]
INFO: [Synth 8-638] synthesizing module 'DMA_FSM' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/DMA_FSM.vhd:113]
INFO: [Synth 8-226] default block is never used [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/DMA_FSM.vhd:299]
INFO: [Synth 8-226] default block is never used [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/DMA_FSM.vhd:704]
INFO: [Synth 8-226] default block is never used [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/DMA_FSM.vhd:785]
INFO: [Synth 8-256] done synthesizing module 'DMA_FSM' (17#1) [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/DMA_FSM.vhd:113]
INFO: [Synth 8-3491] module 'v6_sfifo_15x128' declared at '/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.runs/synth_1/.Xil/Vivado-21529-ubuntu/realtime/v6_sfifo_15x128_stub.vhdl:5' bound to instance 'US_TLP_Buffer' of component 'v6_sfifo_15x128' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/rx_usDMA_Channel.vhd:572]
INFO: [Synth 8-256] done synthesizing module 'usDMA_Transact' (18#1) [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/rx_usDMA_Channel.vhd:100]
INFO: [Synth 8-3491] module 'dsDMA_Transact' declared at '/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/rx_dsDMA_Channel.vhd:33' bound to instance 'Downstream_DMA_Engine' of component 'dsDMA_Transact' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/rx_Transact.vhd:1027]
INFO: [Synth 8-638] synthesizing module 'dsDMA_Transact' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/rx_dsDMA_Channel.vhd:103]
INFO: [Synth 8-3491] module 'DMA_Calculate' declared at '/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/DMA_Calculate.vhd:34' bound to instance 'ds_DMA_Calculation' of component 'DMA_Calculate' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/rx_dsDMA_Channel.vhd:376]
INFO: [Synth 8-3491] module 'DMA_FSM' declared at '/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/DMA_FSM.vhd:36' bound to instance 'ds_DMA_StateMachine' of component 'DMA_FSM' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/rx_dsDMA_Channel.vhd:435]
INFO: [Synth 8-3491] module 'v6_sfifo_15x128' declared at '/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.runs/synth_1/.Xil/Vivado-21529-ubuntu/realtime/v6_sfifo_15x128_stub.vhdl:5' bound to instance 'DMA_DSP_Buffer' of component 'v6_sfifo_15x128' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/rx_dsDMA_Channel.vhd:667]
INFO: [Synth 8-256] done synthesizing module 'dsDMA_Transact' (19#1) [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/rx_dsDMA_Channel.vhd:103]
INFO: [Synth 8-3491] module 'Interrupts' declared at '/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/Interrupts.vhd:32' bound to instance 'Intrpt_Handle' of component 'Interrupts' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/rx_Transact.vhd:1094]
INFO: [Synth 8-638] synthesizing module 'Interrupts' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/Interrupts.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'Interrupts' (20#1) [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/Interrupts.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'rx_Transact' (21#1) [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/rx_Transact.vhd:224]
INFO: [Synth 8-3491] module 'tx_Transact' declared at '/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/tx_Transact.vhd:33' bound to instance 'tx_Itf' of component 'tx_Transact' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/tlpControl.vhd:1300]
INFO: [Synth 8-638] synthesizing module 'tx_Transact' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/tx_Transact.vhd:123]
INFO: [Synth 8-3491] module 'tx_Mem_Reader' declared at '/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/tx_Mem_Reader.vhd:34' bound to instance 'ABB_Tx_MReader' of component 'tx_Mem_Reader' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/tx_Transact.vhd:495]
INFO: [Synth 8-638] synthesizing module 'tx_Mem_Reader' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/tx_Mem_Reader.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'tx_Mem_Reader' (22#1) [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/tx_Mem_Reader.vhd:90]
INFO: [Synth 8-3491] module 'v6_mBuf_128x72' declared at '/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.runs/synth_1/.Xil/Vivado-21529-ubuntu/realtime/v6_mBuf_128x72_stub.vhdl:5' bound to instance 'ABB_Tx_MBuffer' of component 'v6_mBuf_128x72' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/tx_Transact.vhd:549]
INFO: [Synth 8-638] synthesizing module 'v6_mBuf_128x72' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.runs/synth_1/.Xil/Vivado-21529-ubuntu/realtime/v6_mBuf_128x72_stub.vhdl:20]
INFO: [Synth 8-3491] module 'Tx_Output_Arbitor' declared at '/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/Tx_Output_Arbitor.vhd:32' bound to instance 'O_Arbitration' of component 'Tx_Output_Arbitor' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/tx_Transact.vhd:612]
INFO: [Synth 8-638] synthesizing module 'Tx_Output_Arbitor' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/Tx_Output_Arbitor.vhd:46]
INFO: [Synth 8-226] default block is never used [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/Tx_Output_Arbitor.vhd:146]
WARNING: [Synth 8-614] signal 'Prior_Init_Value' is read in the process but is not in the sensitivity list [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/Tx_Output_Arbitor.vhd:268]
WARNING: [Synth 8-614] signal 'Prior_Init_Value' is read in the process but is not in the sensitivity list [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/Tx_Output_Arbitor.vhd:268]
WARNING: [Synth 8-614] signal 'Prior_Init_Value' is read in the process but is not in the sensitivity list [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/Tx_Output_Arbitor.vhd:268]
WARNING: [Synth 8-614] signal 'Prior_Init_Value' is read in the process but is not in the sensitivity list [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/Tx_Output_Arbitor.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'Tx_Output_Arbitor' (23#1) [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/Tx_Output_Arbitor.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'tx_Transact' (24#1) [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/tx_Transact.vhd:123]
INFO: [Synth 8-3491] module 'Regs_Group' declared at '/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/Registers.vhd:36' bound to instance 'Memory_Space' of component 'Regs_Group' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/tlpControl.vhd:1394]
INFO: [Synth 8-638] synthesizing module 'Regs_Group' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/Registers.vhd:253]
WARNING: [Synth 8-3936] Found unconnected internal register 'eb_FIFO_Status_r1_reg' and it is trimmed from '64' to '32' bits. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/Registers.vhd:890]
WARNING: [Synth 8-3936] Found unconnected internal register 'Regs_WrAddr_r1_reg' and it is trimmed from '16' to '14' bits. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/Registers.vhd:901]
WARNING: [Synth 8-3848] Net icap_BUSY in module/entity Regs_Group does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/Registers.vhd:490]
INFO: [Synth 8-256] done synthesizing module 'Regs_Group' (25#1) [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/Registers.vhd:253]
INFO: [Synth 8-256] done synthesizing module 'tlpControl' (26#1) [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/tlpControl.vhd:259]
INFO: [Synth 8-3491] module 'FIFO_wrapper' declared at '/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/FIFO_Wrapper.vhd:33' bound to instance 'queue_buffer' of component 'FIFO_wrapper' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/rtl/v5pcieDMA.vhd:2090]
INFO: [Synth 8-638] synthesizing module 'FIFO_wrapper' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/FIFO_Wrapper.vhd:56]
	Parameter C_ASYNFIFO_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-3491] module 'fifonew' declared at '/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.runs/synth_1/.Xil/Vivado-21529-ubuntu/realtime/fifonew_stub.vhdl:5' bound to instance 'U0' of component 'fifonew' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/FIFO_Wrapper.vhd:114]
INFO: [Synth 8-638] synthesizing module 'fifonew' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.runs/synth_1/.Xil/Vivado-21529-ubuntu/realtime/fifonew_stub.vhdl:23]
INFO: [Synth 8-256] done synthesizing module 'FIFO_wrapper' (27#1) [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/FIFO_Wrapper.vhd:56]
INFO: [Synth 8-3491] module 'ADC_emul' declared at '/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/xise/Emul.v:1' bound to instance 'ADCMAIN' of component 'ADC_emul' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/rtl/v5pcieDMA.vhd:2306]
INFO: [Synth 8-638] synthesizing module 'ADC_emul' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/xise/Emul.v:1]
	Parameter IDELAY_SIGNAL_GROUP bound to: adc0_data_delay_group - type: string 
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'IDDR' [/opt/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:12123]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'IDDR' (28#1) [/opt/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:12123]
INFO: [Synth 8-4471] merging register 'DAC2_reg' into 'DAC1_reg' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/xise/Emul.v:283]
INFO: [Synth 8-4471] merging register 'real_strobe_signal2_reg' into 'real_strobe_signal_reg' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/xise/Emul.v:674]
INFO: [Synth 8-4471] merging register 'real_soa_signal2_reg' into 'real_soa_signal_reg' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/xise/Emul.v:675]
WARNING: [Synth 8-3848] Net reg14_rd in module/entity ADC_emul does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/xise/Emul.v:206]
WARNING: [Synth 8-3848] Net reg14_rv in module/entity ADC_emul does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/xise/Emul.v:207]
INFO: [Synth 8-256] done synthesizing module 'ADC_emul' (29#1) [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/xise/Emul.v:1]
WARNING: [Synth 8-3848] Net trn_tcfg_gnt_n in module/entity v5pcieDMA does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/rtl/v5pcieDMA.vhd:259]
WARNING: [Synth 8-3848] Net trn_tstr_n in module/entity v5pcieDMA does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/rtl/v5pcieDMA.vhd:260]
WARNING: [Synth 8-3848] Net trn_fc_sel in module/entity v5pcieDMA does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/rtl/v5pcieDMA.vhd:267]
WARNING: [Synth 8-3848] Net cfg_dwaddr in module/entity v5pcieDMA does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/rtl/v5pcieDMA.vhd:1287]
WARNING: [Synth 8-3848] Net cfg_err_locked_n in module/entity v5pcieDMA does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/rtl/v5pcieDMA.vhd:1298]
WARNING: [Synth 8-3848] Net cfg_turnoff_ok_n in module/entity v5pcieDMA does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/rtl/v5pcieDMA.vhd:1307]
WARNING: [Synth 8-3848] Net pl_directed_link_auton in module/entity v5pcieDMA does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/rtl/v5pcieDMA.vhd:247]
WARNING: [Synth 8-3848] Net pl_directed_link_change in module/entity v5pcieDMA does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/rtl/v5pcieDMA.vhd:248]
WARNING: [Synth 8-3848] Net pl_directed_link_speed in module/entity v5pcieDMA does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/rtl/v5pcieDMA.vhd:249]
WARNING: [Synth 8-3848] Net pl_directed_link_width in module/entity v5pcieDMA does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/rtl/v5pcieDMA.vhd:250]
WARNING: [Synth 8-3848] Net pl_upstream_prefer_deemph in module/entity v5pcieDMA does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/rtl/v5pcieDMA.vhd:251]
WARNING: [Synth 8-3848] Net eb_full in module/entity v5pcieDMA does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/rtl/v5pcieDMA.vhd:669]
WARNING: [Synth 8-3848] Net eb_pfull in module/entity v5pcieDMA does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/rtl/v5pcieDMA.vhd:668]
WARNING: [Synth 8-3848] Net daq_rstop in module/entity v5pcieDMA does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/rtl/v5pcieDMA.vhd:880]
WARNING: [Synth 8-3848] Net DDR_Ready in module/entity v5pcieDMA does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/rtl/v5pcieDMA.vhd:569]
WARNING: [Synth 8-3848] Net DDR_wr_full in module/entity v5pcieDMA does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/rtl/v5pcieDMA.vhd:550]
WARNING: [Synth 8-3848] Net DDR_rdc_full in module/entity v5pcieDMA does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/rtl/v5pcieDMA.vhd:558]
WARNING: [Synth 8-3848] Net DDR_FIFO_Empty in module/entity v5pcieDMA does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/rtl/v5pcieDMA.vhd:561]
WARNING: [Synth 8-3848] Net DDR_FIFO_RdQout in module/entity v5pcieDMA does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/rtl/v5pcieDMA.vhd:562]
WARNING: [Synth 8-3848] Net trn_reset_n in module/entity v5pcieDMA does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/rtl/v5pcieDMA.vhd:1254]
WARNING: [Synth 8-3848] Net trn_lnk_up_n in module/entity v5pcieDMA does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/rtl/v5pcieDMA.vhd:1255]
WARNING: [Synth 8-3848] Net trn_tdst_dsc_n in module/entity v5pcieDMA does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/rtl/v5pcieDMA.vhd:1262]
WARNING: [Synth 8-3848] Net sysclockinverted in module/entity v5pcieDMA does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/rtl/v5pcieDMA.vhd:1350]
INFO: [Synth 8-256] done synthesizing module 'v5pcieDMA' (30#1) [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/rtl/v5pcieDMA.vhd:89]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 876.480 ; gain = 243.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:s_axis_tx_tuser[0] to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:rx_np_req to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_pm_halt_aspm_l0s to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_pm_halt_aspm_l1 to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_pm_force_state_en to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_pm_force_state[1] to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_pm_force_state[0] to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_mgmt_wr_readonly to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_atomic_egress_blocked to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_internal_cor to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_malformed to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_mc_blocked to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_poisoned to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_norecovery to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_acs to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_internal_uncor to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_aer_headerlog[127] to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_aer_headerlog[126] to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_aer_headerlog[125] to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_aer_headerlog[124] to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_aer_headerlog[123] to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_aer_headerlog[122] to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_aer_headerlog[121] to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_aer_headerlog[120] to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_aer_headerlog[119] to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_aer_headerlog[118] to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_aer_headerlog[117] to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_aer_headerlog[116] to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_aer_headerlog[115] to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_aer_headerlog[114] to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_aer_headerlog[113] to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_aer_headerlog[112] to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_aer_headerlog[111] to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_aer_headerlog[110] to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_aer_headerlog[109] to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_aer_headerlog[108] to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_aer_headerlog[107] to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_aer_headerlog[106] to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_aer_headerlog[105] to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_aer_headerlog[104] to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_aer_headerlog[103] to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_aer_headerlog[102] to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_aer_headerlog[101] to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_aer_headerlog[100] to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_aer_headerlog[99] to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_aer_headerlog[98] to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_aer_headerlog[97] to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_aer_headerlog[96] to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_aer_headerlog[95] to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_aer_headerlog[94] to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_aer_headerlog[93] to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_aer_headerlog[92] to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_aer_headerlog[91] to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_aer_headerlog[90] to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_aer_headerlog[89] to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_aer_headerlog[88] to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_aer_headerlog[87] to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_aer_headerlog[86] to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_aer_headerlog[85] to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_aer_headerlog[84] to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_aer_headerlog[83] to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_aer_headerlog[82] to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_aer_headerlog[81] to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_aer_headerlog[80] to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_aer_headerlog[79] to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_aer_headerlog[78] to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_aer_headerlog[77] to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_aer_headerlog[76] to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_aer_headerlog[75] to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_aer_headerlog[74] to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_aer_headerlog[73] to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_aer_headerlog[72] to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_aer_headerlog[71] to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_aer_headerlog[70] to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_aer_headerlog[69] to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_aer_headerlog[68] to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_aer_headerlog[67] to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_aer_headerlog[66] to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_aer_headerlog[65] to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_aer_headerlog[64] to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_aer_headerlog[63] to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_aer_headerlog[62] to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_aer_headerlog[61] to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_aer_headerlog[60] to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_aer_headerlog[59] to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_aer_headerlog[58] to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_aer_headerlog[57] to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_aer_headerlog[56] to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_aer_headerlog[55] to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_aer_headerlog[54] to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_aer_headerlog[53] to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_aer_headerlog[52] to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_aer_headerlog[51] to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_aer_headerlog[50] to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_aer_headerlog[49] to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_aer_headerlog[48] to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_aer_headerlog[47] to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_aer_headerlog[46] to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_aer_headerlog[45] to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
WARNING: [Synth 8-3295] tying undriven pin v7_pcie_i:cfg_err_aer_headerlog[44] to constant 0 [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:667]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Netlist 29-17] Analyzing 53 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/artix7/xc7a200t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/artix7/xc7a200t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/artix7/xc7a200t/fbg484/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.2/data/./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/ConfigModes.xml

Processing XDC Constraints
Parsing XDC File [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.runs/synth_1/.Xil/Vivado-21529-ubuntu/dcp_4/pcie_7x_0_in_context.xdc] for cell 'make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i'
Finished Parsing XDC File [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.runs/synth_1/.Xil/Vivado-21529-ubuntu/dcp_4/pcie_7x_0_in_context.xdc] for cell 'make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i'
Parsing XDC File [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/constrs_1/imports/cern1.git/pcie_x4_dma.xdc]
Finished Parsing XDC File [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/constrs_1/imports/cern1.git/pcie_x4_dma.xdc]
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/constrs_1/imports/cern1.git/pcie_x4_dma.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/v5pcieDMA_propImpl.xdc].
Resolution: To avoid this message, exclude constraints listed in [.Xil/v5pcieDMA_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.runs/synth_1/dont_buffer.xdc]
Finished Parsing XDC File [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.runs/synth_1/dont_buffer.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  DCM_ADV => MMCME2_ADV (inverted pins: PSINCDEC): 1 instances
  IBUFG => IBUF: 2 instances

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1200.148 ; gain = 566.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property BUFFER_TYPE = NONE for tx_pad_p[3]. (constraint file  /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.runs/synth_1/dont_buffer.xdc, line 7).
Applied set_property BUFFER_TYPE = NONE for tx_pad_p[2]. (constraint file  /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.runs/synth_1/dont_buffer.xdc, line 7).
Applied set_property BUFFER_TYPE = NONE for tx_pad_p[1]. (constraint file  /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.runs/synth_1/dont_buffer.xdc, line 7).
Applied set_property BUFFER_TYPE = NONE for tx_pad_p[0]. (constraint file  /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.runs/synth_1/dont_buffer.xdc, line 7).
Applied set_property BUFFER_TYPE = NONE for tx_pad_n[3]. (constraint file  /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.runs/synth_1/dont_buffer.xdc, line 7).
Applied set_property BUFFER_TYPE = NONE for tx_pad_n[2]. (constraint file  /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.runs/synth_1/dont_buffer.xdc, line 7).
Applied set_property BUFFER_TYPE = NONE for tx_pad_n[1]. (constraint file  /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.runs/synth_1/dont_buffer.xdc, line 7).
Applied set_property BUFFER_TYPE = NONE for tx_pad_n[0]. (constraint file  /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.runs/synth_1/dont_buffer.xdc, line 7).
Applied set_property BUFFER_TYPE = NONE for rx_pad_p[3]. (constraint file  /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.runs/synth_1/dont_buffer.xdc, line 7).
Applied set_property BUFFER_TYPE = NONE for rx_pad_p[2]. (constraint file  /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.runs/synth_1/dont_buffer.xdc, line 7).
Applied set_property BUFFER_TYPE = NONE for rx_pad_p[1]. (constraint file  /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.runs/synth_1/dont_buffer.xdc, line 7).
Applied set_property BUFFER_TYPE = NONE for rx_pad_p[0]. (constraint file  /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.runs/synth_1/dont_buffer.xdc, line 7).
Applied set_property BUFFER_TYPE = NONE for rx_pad_n[3]. (constraint file  /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.runs/synth_1/dont_buffer.xdc, line 7).
Applied set_property BUFFER_TYPE = NONE for rx_pad_n[2]. (constraint file  /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.runs/synth_1/dont_buffer.xdc, line 7).
Applied set_property BUFFER_TYPE = NONE for rx_pad_n[1]. (constraint file  /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.runs/synth_1/dont_buffer.xdc, line 7).
Applied set_property BUFFER_TYPE = NONE for rx_pad_n[0]. (constraint file  /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.runs/synth_1/dont_buffer.xdc, line 7).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1200.148 ; gain = 566.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1200.148 ; gain = 566.676
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'FSM_TLP_Cnt_reg' in module 'RxIn_Delay'
INFO: [Synth 8-4471] merging register 'eb_FIFO_wsof_i_reg' into 'eb_FIFO_we_i_reg' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/rx_MWr_Channel.vhd:190]
INFO: [Synth 8-4471] merging register 'eb_FIFO_weof_i_reg' into 'eb_FIFO_we_i_reg' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/rx_MWr_Channel.vhd:191]
INFO: [Synth 8-802] inferred FSM for state register 'RxMWrTrn_State_reg' in module 'rx_MWr_Transact'
INFO: [Synth 8-802] inferred FSM for state register 'RxCplDTrn_State_reg' in module 'rx_CplD_Transact'
INFO: [Synth 8-4471] merging register 'DMA_Cmd_Ack_i_reg' into 'State_Is_LoadParam_i_reg' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/DMA_FSM.vhd:247]
INFO: [Synth 8-802] inferred FSM for state register 'BusyDone_State_reg' in module 'DMA_FSM'
INFO: [Synth 8-802] inferred FSM for state register 'FSM_REQ_us_reg' in module 'usDMA_Transact'
INFO: [Synth 8-4471] merging register 'dsFC_stop_2048B_reg' into 'dsFC_stop_4096B_reg' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/rx_dsDMA_Channel.vhd:756]
INFO: [Synth 8-802] inferred FSM for state register 'Gen_Chan_MSI.edge_Intrpt_State_reg' in module 'Interrupts'
INFO: [Synth 8-4471] merging register 'DDR_rdc_v_i_reg' into 'DDR_rdc_sof_i_reg' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/tx_Mem_Reader.vhd:222]
INFO: [Synth 8-802] inferred FSM for state register 'TxMReader_State_reg' in module 'tx_Mem_Reader'
INFO: [Synth 8-4471] merging register 'pio_FC_stop_i_reg' into 'us_FC_stop_i_reg' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/tx_Transact.vhd:411]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/tx_Transact.vhd:1323]
INFO: [Synth 8-802] inferred FSM for state register 'TxTrn_State_reg' in module 'tx_Transact'
INFO: [Synth 8-4471] merging register 'reg02_rv_reg' into 'reg01_rv_reg' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/xise/Emul.v:341]
INFO: [Synth 8-4471] merging register 'reg03_rv_reg' into 'reg01_rv_reg' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/xise/Emul.v:350]
INFO: [Synth 8-4471] merging register 'reg04_rv_reg' into 'reg01_rv_reg' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/xise/Emul.v:358]
INFO: [Synth 8-4471] merging register 'reg05_rv_reg' into 'reg01_rv_reg' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/xise/Emul.v:370]
INFO: [Synth 8-4471] merging register 'reg06_rv_reg' into 'reg01_rv_reg' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/xise/Emul.v:384]
INFO: [Synth 8-4471] merging register 'reg07_rv_reg' into 'reg01_rv_reg' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/xise/Emul.v:390]
INFO: [Synth 8-4471] merging register 'reg08_rv_reg' into 'reg01_rv_reg' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/xise/Emul.v:398]
INFO: [Synth 8-4471] merging register 'reg09_rv_reg' into 'reg01_rv_reg' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/xise/Emul.v:406]
INFO: [Synth 8-4471] merging register 'reg10_rv_reg' into 'reg01_rv_reg' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/xise/Emul.v:412]
INFO: [Synth 8-4471] merging register 'reg11_rd_reg[31:0]' into 'reg10_rd_reg[31:0]' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/xise/Emul.v:413]
INFO: [Synth 8-4471] merging register 'reg11_rv_reg' into 'reg01_rv_reg' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/xise/Emul.v:414]
INFO: [Synth 8-4471] merging register 'reg12_rv_reg' into 'reg01_rv_reg' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/xise/Emul.v:416]
INFO: [Synth 8-4471] merging register 'reg13_rd_reg[31:0]' into 'reg12_rd_reg[31:0]' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/xise/Emul.v:417]
INFO: [Synth 8-4471] merging register 'reg13_rv_reg' into 'reg01_rv_reg' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/xise/Emul.v:418]
INFO: [Synth 8-3354] encoded FSM with state register 'FSM_TLP_Cnt_reg' using encoding 'one-hot' in module 'RxIn_Delay'
INFO: [Synth 8-3354] encoded FSM with state register 'RxMWrTrn_State_reg' using encoding 'one-hot' in module 'rx_MWr_Transact'
INFO: [Synth 8-3354] encoded FSM with state register 'RxCplDTrn_State_reg' using encoding 'one-hot' in module 'rx_CplD_Transact'
WARNING: [Synth 8-327] inferring latch for variable 'DDR_wr_FA_i_reg' [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/rx_CplD_Channel.vhd:403]
INFO: [Synth 8-3354] encoded FSM with state register 'BusyDone_State_reg' using encoding 'one-hot' in module 'DMA_FSM'
INFO: [Synth 8-3354] encoded FSM with state register 'FSM_REQ_us_reg' using encoding 'one-hot' in module 'usDMA_Transact'
INFO: [Synth 8-3354] encoded FSM with state register 'Gen_Chan_MSI.edge_Intrpt_State_reg' using encoding 'one-hot' in module 'Interrupts'
INFO: [Synth 8-3354] encoded FSM with state register 'TxMReader_State_reg' using encoding 'one-hot' in module 'tx_Mem_Reader'
INFO: [Synth 8-3354] encoded FSM with state register 'TxTrn_State_reg' using encoding 'one-hot' in module 'tx_Transact'
WARNING: [Synth 8-3848] Net icap_BUSY in module/entity Regs_Group does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/Registers.vhd:490]
WARNING: [Synth 8-3848] Net reg14_rd in module/entity ADC_emul does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/xise/Emul.v:206]
WARNING: [Synth 8-3848] Net reg14_rv in module/entity ADC_emul does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/xise/Emul.v:207]
WARNING: [Synth 8-3848] Net trn_tcfg_req_n in module/entity v6_pcie_v1_7_x4__parameterized0 does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:111]
WARNING: [Synth 8-3848] Net trn_terr_drop_n in module/entity v6_pcie_v1_7_x4__parameterized0 does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:112]
WARNING: [Synth 8-3848] Net cfg_do in module/entity v6_pcie_v1_7_x4__parameterized0 does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:142]
WARNING: [Synth 8-3848] Net cfg_rd_wr_done in module/entity v6_pcie_v1_7_x4__parameterized0 does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:638]
WARNING: [Synth 8-3848] Net cfg_err_cpl_rdy_n in module/entity v6_pcie_v1_7_x4__parameterized0 does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:159]
WARNING: [Synth 8-3848] Net cfg_pmcsr_pme_en in module/entity v6_pcie_v1_7_x4__parameterized0 does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:185]
WARNING: [Synth 8-3848] Net cfg_pmcsr_pme_status in module/entity v6_pcie_v1_7_x4__parameterized0 does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:186]
WARNING: [Synth 8-3848] Net cfg_pmcsr_powerstate in module/entity v6_pcie_v1_7_x4__parameterized0 does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:187]
WARNING: [Synth 8-3848] Net pl_link_gen2_capable in module/entity v6_pcie_v1_7_x4__parameterized0 does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:195]
WARNING: [Synth 8-3848] Net pl_link_upcfg_capable in module/entity v6_pcie_v1_7_x4__parameterized0 does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:197]
WARNING: [Synth 8-3848] Net pl_sel_link_rate in module/entity v6_pcie_v1_7_x4__parameterized0 does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:200]
WARNING: [Synth 8-3848] Net pl_sel_link_width in module/entity v6_pcie_v1_7_x4__parameterized0 does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:201]
WARNING: [Synth 8-3848] Net trn_tecrc_gen in module/entity v6_pcie_v1_7_x4__parameterized0 does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:640]
WARNING: [Synth 8-3848] Net rx_np_req in module/entity v6_pcie_v1_7_x4__parameterized0 does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:567]
WARNING: [Synth 8-3848] Net cfg_pm_halt_aspm_l0s in module/entity v6_pcie_v1_7_x4__parameterized0 does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:604]
WARNING: [Synth 8-3848] Net cfg_pm_halt_aspm_l1 in module/entity v6_pcie_v1_7_x4__parameterized0 does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:605]
WARNING: [Synth 8-3848] Net cfg_pm_force_state_en in module/entity v6_pcie_v1_7_x4__parameterized0 does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:606]
WARNING: [Synth 8-3848] Net cfg_pm_force_state in module/entity v6_pcie_v1_7_x4__parameterized0 does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:607]
WARNING: [Synth 8-3848] Net cfg_mgmt_wr_readonly in module/entity v6_pcie_v1_7_x4__parameterized0 does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:620]
WARNING: [Synth 8-3848] Net cfg_err_atomic_egress_blocked in module/entity v6_pcie_v1_7_x4__parameterized0 does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:588]
WARNING: [Synth 8-3848] Net cfg_err_internal_cor in module/entity v6_pcie_v1_7_x4__parameterized0 does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:589]
WARNING: [Synth 8-3848] Net cfg_err_malformed in module/entity v6_pcie_v1_7_x4__parameterized0 does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:590]
WARNING: [Synth 8-3848] Net cfg_err_mc_blocked in module/entity v6_pcie_v1_7_x4__parameterized0 does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:591]
WARNING: [Synth 8-3848] Net cfg_err_poisoned in module/entity v6_pcie_v1_7_x4__parameterized0 does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:592]
WARNING: [Synth 8-3848] Net cfg_err_norecovery in module/entity v6_pcie_v1_7_x4__parameterized0 does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:593]
WARNING: [Synth 8-3848] Net cfg_err_acs in module/entity v6_pcie_v1_7_x4__parameterized0 does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:594]
WARNING: [Synth 8-3848] Net cfg_err_internal_uncor in module/entity v6_pcie_v1_7_x4__parameterized0 does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:595]
WARNING: [Synth 8-3848] Net cfg_err_aer_headerlog in module/entity v6_pcie_v1_7_x4__parameterized0 does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:610]
WARNING: [Synth 8-3848] Net cfg_aer_interrupt_msgnum in module/entity v6_pcie_v1_7_x4__parameterized0 does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:611]
WARNING: [Synth 8-3848] Net cfg_interrupt_stat in module/entity v6_pcie_v1_7_x4__parameterized0 does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:599]
WARNING: [Synth 8-3848] Net cfg_pciecap_interrupt_msgnum in module/entity v6_pcie_v1_7_x4__parameterized0 does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/cern.git/pcie_axi_trn_bridge.vhd:600]
WARNING: [Synth 8-3848] Net trn_tcfg_gnt_n in module/entity v5pcieDMA does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/rtl/v5pcieDMA.vhd:259]
WARNING: [Synth 8-3848] Net trn_tstr_n in module/entity v5pcieDMA does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/rtl/v5pcieDMA.vhd:260]
WARNING: [Synth 8-3848] Net trn_fc_sel in module/entity v5pcieDMA does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/rtl/v5pcieDMA.vhd:267]
WARNING: [Synth 8-3848] Net cfg_dwaddr in module/entity v5pcieDMA does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/rtl/v5pcieDMA.vhd:1287]
WARNING: [Synth 8-3848] Net cfg_err_locked_n in module/entity v5pcieDMA does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/rtl/v5pcieDMA.vhd:1298]
WARNING: [Synth 8-3848] Net cfg_turnoff_ok_n in module/entity v5pcieDMA does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/rtl/v5pcieDMA.vhd:1307]
WARNING: [Synth 8-3848] Net pl_directed_link_auton in module/entity v5pcieDMA does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/rtl/v5pcieDMA.vhd:247]
WARNING: [Synth 8-3848] Net pl_directed_link_change in module/entity v5pcieDMA does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/rtl/v5pcieDMA.vhd:248]
WARNING: [Synth 8-3848] Net pl_directed_link_speed in module/entity v5pcieDMA does not have driver. [/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/rtl/v5pcieDMA.vhd:249]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |clckinvert__GC0  |           1|         4|
|2     |rx_Transact__GB0 |           1|     25465|
|3     |rx_Transact__GB1 |           1|     15665|
|4     |tlpControl__GC0  |           1|     25299|
|5     |v5pcieDMA__GC0   |           1|      2863|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 2     
	   2 Input     57 Bit       Adders := 2     
	   2 Input     48 Bit       Adders := 12    
	   3 Input     48 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 3     
	   2 Input     26 Bit       Adders := 2     
	   2 Input     22 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 8     
	   3 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 10    
	   2 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 7     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 12    
	               73 Bit    Registers := 1     
	               72 Bit    Registers := 1     
	               64 Bit    Registers := 69    
	               58 Bit    Registers := 5     
	               48 Bit    Registers := 4     
	               36 Bit    Registers := 71    
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 46    
	               26 Bit    Registers := 2     
	               17 Bit    Registers := 10    
	               16 Bit    Registers := 7     
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 9     
	               12 Bit    Registers := 5     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 6     
	                8 Bit    Registers := 10    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 9     
	                4 Bit    Registers := 24    
	                3 Bit    Registers := 9     
	                2 Bit    Registers := 18    
	                1 Bit    Registers := 376   
+---Muxes : 
	   3 Input    128 Bit        Muxes := 2     
	   2 Input    128 Bit        Muxes := 15    
	   2 Input     73 Bit        Muxes := 1     
	   2 Input     72 Bit        Muxes := 2     
	   8 Input     64 Bit        Muxes := 1     
	   5 Input     64 Bit        Muxes := 1     
	   7 Input     64 Bit        Muxes := 3     
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 92    
	   6 Input     64 Bit        Muxes := 1     
	  15 Input     64 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 134   
	  64 Input     36 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 143   
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     26 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 16    
	   8 Input     16 Bit        Muxes := 3     
	  39 Input     15 Bit        Muxes := 1     
	  56 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 3     
	   5 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	  28 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 14    
	   3 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	  15 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 7     
	  16 Input      8 Bit        Muxes := 2     
	  13 Input      7 Bit        Muxes := 1     
	  16 Input      7 Bit        Muxes := 1     
	  19 Input      7 Bit        Muxes := 1     
	   9 Input      6 Bit        Muxes := 1     
	  64 Input      6 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 2     
	  15 Input      4 Bit        Muxes := 2     
	  11 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 96    
	   6 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 3     
	   8 Input      3 Bit        Muxes := 10    
	   5 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 40    
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 13    
	   6 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 27    
	   8 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 7     
	  15 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 420   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module v5pcieDMA 
Detailed RTL Component Info : 
Module clckinvert 
Detailed RTL Component Info : 
Module RxIn_Delay 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 27    
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
	  16 Input      7 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 3     
Module rx_MRd_Transact 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 3     
	               58 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input    128 Bit        Muxes := 2     
	   2 Input    128 Bit        Muxes := 11    
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module rx_MWr_Transact 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 6     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 17    
+---Muxes : 
	   5 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 3     
	   8 Input     64 Bit        Muxes := 1     
	   6 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   5 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	  28 Input     11 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 8     
	   6 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module FF_TagRam64x36 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               36 Bit    Registers := 66    
	                1 Bit    Registers := 2     
+---Muxes : 
	  64 Input     36 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 128   
	  64 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 128   
Module rx_CplD_Transact 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 8     
	               36 Bit    Registers := 4     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 5     
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 50    
+---Muxes : 
	   7 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 4     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 3     
	   8 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 4     
	  56 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 2     
	  15 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module Interrupts 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   9 Input      6 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 3     
Module DMA_Calculate 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
	   2 Input     57 Bit       Adders := 1     
	   3 Input     48 Bit       Adders := 1     
	   2 Input     48 Bit       Adders := 6     
	   2 Input     26 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 8     
	               48 Bit    Registers := 2     
	               33 Bit    Registers := 1     
	               17 Bit    Registers := 5     
	               13 Bit    Registers := 3     
	               12 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 17    
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 2     
	   7 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module DMA_FSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 3     
	  16 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 43    
	   9 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   8 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module dsDMA_Transact 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 2     
	               36 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     36 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 65    
Module DMA_Calculate__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
	   2 Input     57 Bit       Adders := 1     
	   3 Input     48 Bit       Adders := 1     
	   2 Input     48 Bit       Adders := 6     
	   2 Input     26 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 8     
	               48 Bit    Registers := 2     
	               33 Bit    Registers := 1     
	               17 Bit    Registers := 5     
	               13 Bit    Registers := 3     
	               12 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 17    
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 2     
	   7 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module DMA_FSM__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 3     
	  16 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 43    
	   9 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   8 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module usDMA_Transact 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 2     
	               64 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	  13 Input      7 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 3     
Module rx_Transact 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module tx_Mem_Reader 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 6     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               72 Bit    Registers := 1     
	               64 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                1 Bit    Registers := 41    
+---Muxes : 
	   2 Input     72 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 9     
	   7 Input     64 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 7     
	   5 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 7     
	  19 Input      7 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 25    
	   7 Input      1 Bit        Muxes := 12    
Module Tx_Output_Arbitor 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 9     
	                2 Bit    Registers := 1     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module tx_Transact 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 5     
	               64 Bit    Registers := 2     
	               26 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 4     
	   2 Input     64 Bit        Muxes := 9     
	  15 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	  39 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	  15 Input      8 Bit        Muxes := 1     
	  15 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 6     
	  15 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 5     
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
Module Regs_Group 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 22    
	               58 Bit    Registers := 4     
	               32 Bit    Registers := 25    
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 63    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 28    
	   2 Input     32 Bit        Muxes := 132   
	   2 Input      1 Bit        Muxes := 99    
Module tlpControl 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module FIFO_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module ADC_emul 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               73 Bit    Registers := 1     
	               32 Bit    Registers := 17    
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     73 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
Module pcie_7x_0_pipe_clock 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module pcie_7x_0_support__parameterized0 
Detailed RTL Component Info : 
Module v6_pcie_v1_7_x4__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Workers Ready, Starting Parallel Section  : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1265.156 ; gain = 631.684
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:00:51 . Memory (MB): peak = 1284.160 ; gain = 650.688
---------------------------------------------------------------------------------
Finished Parallel Reinfer  : Time (s): cpu = 00:00:51 ; elapsed = 00:00:51 . Memory (MB): peak = 1284.160 ; gain = 650.688
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\Regs_WrAddr_r1_reg[1] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\Regs_WrAddr_r1_reg[0] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\Reg_WrMuxer_Lo_reg[43] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\Reg_WrMuxer_Lo_reg[42] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\Reg_WrMuxer_Lo_reg[41] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\Reg_WrMuxer_Lo_reg[40] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\Reg_WrMuxer_Lo_reg[39] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\Reg_WrMuxer_Lo_reg[38] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\Reg_WrMuxer_Lo_reg[37] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\Reg_WrMuxer_Lo_reg[35] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\Reg_WrMuxer_Lo_reg[34] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\Reg_WrMuxer_Lo_reg[33] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\Reg_WrMuxer_Lo_reg[32] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\Reg_WrMuxer_Lo_reg[31] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\Reg_WrMuxer_Lo_reg[28] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\Reg_WrMuxer_Lo_reg[19] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\Reg_WrMuxer_Lo_reg[9] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\Reg_WrMuxer_Lo_reg[8] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\Reg_WrMuxer_Lo_reg[7] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\Reg_WrMuxer_Lo_reg[6] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\Reg_WrMuxer_Lo_reg[5] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\Reg_WrMuxer_Lo_reg[3] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\Reg_WrMuxer_Lo_reg[2] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\Reg_WrMuxer_Lo_reg[1] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\Reg_WrMuxer_Lo_reg[0] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\Reg_WrMuxer_Hi_reg[43] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\Reg_WrMuxer_Hi_reg[42] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\Reg_WrMuxer_Hi_reg[41] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\Reg_WrMuxer_Hi_reg[40] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\Reg_WrMuxer_Hi_reg[39] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\Reg_WrMuxer_Hi_reg[38] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\Reg_WrMuxer_Hi_reg[37] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\Reg_WrMuxer_Hi_reg[35] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\Reg_WrMuxer_Hi_reg[34] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\Reg_WrMuxer_Hi_reg[33] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\Reg_WrMuxer_Hi_reg[32] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\Reg_WrMuxer_Hi_reg[31] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\Reg_WrMuxer_Hi_reg[28] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\Reg_WrMuxer_Hi_reg[19] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\Reg_WrMuxer_Hi_reg[9] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\Reg_WrMuxer_Hi_reg[8] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\Reg_WrMuxer_Hi_reg[7] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\Reg_WrMuxer_Hi_reg[6] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\Reg_WrMuxer_Hi_reg[5] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\Reg_WrMuxer_Hi_reg[3] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\Reg_WrMuxer_Hi_reg[2] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\Reg_WrMuxer_Hi_reg[1] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\Reg_WrMuxer_Hi_reg[0] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\General_Control_i_reg[63] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\General_Control_i_reg[62] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\General_Control_i_reg[61] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\General_Control_i_reg[60] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\General_Control_i_reg[59] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\General_Control_i_reg[58] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\General_Control_i_reg[57] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\General_Control_i_reg[56] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\General_Control_i_reg[55] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\General_Control_i_reg[54] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\General_Control_i_reg[53] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\General_Control_i_reg[52] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\General_Control_i_reg[51] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\General_Control_i_reg[50] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\General_Control_i_reg[49] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\General_Control_i_reg[48] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\General_Control_i_reg[47] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\General_Control_i_reg[46] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\General_Control_i_reg[45] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\General_Control_i_reg[44] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\General_Control_i_reg[43] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\General_Control_i_reg[42] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\General_Control_i_reg[41] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\General_Control_i_reg[40] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\General_Control_i_reg[39] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\General_Control_i_reg[38] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\General_Control_i_reg[37] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\General_Control_i_reg[36] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\General_Control_i_reg[35] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\General_Control_i_reg[34] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\General_Control_i_reg[33] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\General_Control_i_reg[32] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\Reg_RdMuxer_Hi_reg[43] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\Reg_RdMuxer_Hi_reg[42] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\Reg_RdMuxer_Hi_reg[41] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\Reg_RdMuxer_Hi_reg[40] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\Reg_RdMuxer_Hi_reg[39] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\Reg_RdMuxer_Hi_reg[35] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\Reg_RdMuxer_Hi_reg[34] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\Reg_RdMuxer_Hi_reg[33] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\Reg_RdMuxer_Hi_reg[32] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\Reg_RdMuxer_Hi_reg[31] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\Reg_RdMuxer_Hi_reg[30] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\Reg_RdMuxer_Hi_reg[29] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\Reg_RdMuxer_Hi_reg[20] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\Reg_RdMuxer_Hi_reg[11] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\Reg_RdMuxer_Hi_reg[9] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\Reg_RdMuxer_Hi_reg[7] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\Reg_RdMuxer_Hi_reg[5] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\Reg_RdMuxer_Hi_reg[3] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\Reg_RdMuxer_Hi_reg[1] ) is unused and will be removed from module Regs_Group.
WARNING: [Synth 8-3332] Sequential element (\Reg_RdMuxer_Lo_reg[43] ) is unused and will be removed from module Regs_Group.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/\tx_Itf/us_DMA_Bytes_i_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/\tx_Itf/us_DMA_Bytes_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/\tx_Itf/us_DMA_Bytes_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/Memory_Space/\Sys_Error_i_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/Memory_Space/\eb_FIFO_Status_r1_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/Memory_Space/\Sys_Error_i_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/Memory_Space/\eb_FIFO_Status_r1_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/Memory_Space/\Sys_Error_i_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/Memory_Space/\eb_FIFO_Status_r1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/Memory_Space/\Sys_Error_i_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/Memory_Space/\eb_FIFO_Status_r1_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/Memory_Space/\Sys_Error_i_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/Memory_Space/\eb_FIFO_Status_r1_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/Memory_Space/\Sys_Error_i_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/Memory_Space/\eb_FIFO_Status_r1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/Memory_Space/\Sys_Error_i_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/Memory_Space/\eb_FIFO_Status_r1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/Memory_Space/\Sys_Error_i_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/Memory_Space/\eb_FIFO_Status_r1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/Memory_Space/\Sys_Error_i_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/Memory_Space/\eb_FIFO_Status_r1_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/Memory_Space/\Sys_Error_i_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/Memory_Space/\eb_FIFO_Status_r1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/Memory_Space/\eb_FIFO_Status_r1_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/Memory_Space/\eb_FIFO_Status_r1_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/Memory_Space/\eb_FIFO_Status_r1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/Memory_Space/\Sys_Error_i_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/Memory_Space/\eb_FIFO_Status_r1_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/Memory_Space/\Sys_Error_i_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/Memory_Space/\eb_FIFO_Status_r1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/Memory_Space/\Sys_Error_i_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/Memory_Space/\eb_FIFO_Status_r1_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/Memory_Space/\General_Status_i_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/Memory_Space/\Sys_Error_i_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/Memory_Space/\General_Status_i_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/Memory_Space/\Sys_Error_i_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/Memory_Space/\Sys_Error_i_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/Memory_Space/\Sys_Error_i_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/Memory_Space/\Sys_Error_i_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/Memory_Space/\Sys_Error_i_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/Memory_Space/\Sys_Error_i_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/Memory_Space/\Sys_Error_i_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/Memory_Space/\General_Status_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/Memory_Space/\Sys_Error_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/Memory_Space/\General_Status_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/Memory_Space/\Sys_Error_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/Memory_Space/\eb_FIFO_Status_r1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/Memory_Space/\General_Status_i_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/Memory_Space/\Sys_Error_i_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/Memory_Space/\eb_FIFO_Status_r1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/Memory_Space/\General_Status_i_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/Memory_Space/\Sys_Error_i_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/Memory_Space/\Sys_Error_i_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/Memory_Space/\General_Status_i_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/Memory_Space/\Sys_Error_i_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/Memory_Space/\General_Status_i_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/Memory_Space/\Sys_Error_i_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/Memory_Space/\General_Status_i_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/Memory_Space/\Sys_Error_i_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/\tx_Itf/arq_State_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/\tx_Itf/Irpt_Qout_to_TLP_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/\tx_Itf/Irpt_Qout_to_TLP_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/\tx_Itf/Irpt_Qout_to_TLP_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/\tx_Itf/Irpt_Qout_to_TLP_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/\tx_Itf/Irpt_Qout_to_TLP_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/\tx_Itf/Irpt_Qout_to_TLP_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/\tx_Itf/pioCplD_Qout_to_TLP_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/\tx_Itf/Irpt_Qout_to_TLP_reg[96] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/\tx_Itf/pioCplD_Qout_to_TLP_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/\tx_Itf/Irpt_Qout_to_TLP_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/\tx_Itf/Irpt_Qout_to_TLP_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/\tx_Itf/Irpt_Qout_to_TLP_reg[97] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/\tx_Itf/pioCplD_Qout_to_TLP_reg[65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/\tx_Itf/Irpt_Qout_to_TLP_reg[65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/\tx_Itf/Irpt_Qout_to_TLP_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/\tx_Itf/Irpt_Qout_to_TLP_reg[98] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/\tx_Itf/pioCplD_Qout_to_TLP_reg[66] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/\tx_Itf/Irpt_Qout_to_TLP_reg[66] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/\tx_Itf/Irpt_Qout_to_TLP_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/\tx_Itf/Irpt_Qout_to_TLP_reg[99] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/\tx_Itf/pioCplD_Qout_to_TLP_reg[67] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/\tx_Itf/Irpt_Qout_to_TLP_reg[67] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/\tx_Itf/Irpt_Qout_to_TLP_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/\tx_Itf/Irpt_Qout_to_TLP_reg[100] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/\tx_Itf/pioCplD_Qout_to_TLP_reg[68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/\tx_Itf/Irpt_Qout_to_TLP_reg[68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/\tx_Itf/Irpt_Qout_to_TLP_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/\tx_Itf/Irpt_Qout_to_TLP_reg[101] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/\tx_Itf/pioCplD_Qout_to_TLP_reg[69] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/\tx_Itf/Irpt_Qout_to_TLP_reg[69] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/\tx_Itf/Irpt_Qout_to_TLP_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/\tx_Itf/Irpt_Qout_to_TLP_reg[102] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/\tx_Itf/pioCplD_Qout_to_TLP_reg[70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/\tx_Itf/Irpt_Qout_to_TLP_reg[70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/\tx_Itf/Irpt_Qout_to_TLP_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/\tx_Itf/pioCplD_Qout_to_TLP_reg[103] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/\tx_Itf/Irpt_Qout_to_TLP_reg[103] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/\tx_Itf/pioCplD_Qout_to_TLP_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/\tx_Itf/Irpt_Qout_to_TLP_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theTlpControli_3/\tx_Itf/Irpt_Qout_to_TLP_reg[39] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:01:03 ; elapsed = 00:01:03 . Memory (MB): peak = 1316.184 ; gain = 682.711
---------------------------------------------------------------------------------
Finished Parallel Area Opt  : Time (s): cpu = 00:01:03 ; elapsed = 00:01:03 . Memory (MB): peak = 1316.184 ; gain = 682.711
Finished Parallel Section  : Time (s): cpu = 00:01:03 ; elapsed = 00:01:03 . Memory (MB): peak = 1316.184 ; gain = 682.711
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:11 ; elapsed = 00:01:11 . Memory (MB): peak = 1316.188 ; gain = 682.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:15 ; elapsed = 00:01:15 . Memory (MB): peak = 1316.188 ; gain = 682.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:18 ; elapsed = 00:01:18 . Memory (MB): peak = 1316.188 ; gain = 682.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:18 ; elapsed = 00:01:19 . Memory (MB): peak = 1316.188 ; gain = 682.715
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:18 ; elapsed = 00:01:19 . Memory (MB): peak = 1316.188 ; gain = 682.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:19 ; elapsed = 00:01:19 . Memory (MB): peak = 1316.188 ; gain = 682.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |pcie_7x_0       |         1|
|2     |fifonew         |         1|
|3     |v6_sfifo_15x128 |         3|
|4     |v6_mBuf_128x72  |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+-----------------------+------+
|      |Cell                   |Count |
+------+-----------------------+------+
|1     |fifonew_bbox           |     1|
|2     |pcie_7x_0_bbox         |     1|
|3     |v6_mBuf_128x72_bbox    |     1|
|4     |v6_sfifo_15x128_bbox   |     1|
|5     |v6_sfifo_15x128_bbox_0 |     1|
|6     |v6_sfifo_15x128_bbox_1 |     1|
|7     |BUFG                   |     6|
|8     |BUFGCTRL               |     1|
|9     |CARRY4                 |   218|
|10    |DCM_ADV                |     1|
|11    |IBUFDS_GTE2            |     1|
|12    |IDDR                   |    48|
|13    |LUT1                   |   424|
|14    |LUT2                   |   522|
|15    |LUT3                   |   282|
|16    |LUT4                   |   386|
|17    |LUT5                   |   391|
|18    |LUT6                   |  1244|
|19    |MMCME2_ADV             |     1|
|20    |MUXCY_L                |    31|
|21    |MUXF7                  |    17|
|22    |XORCY                  |    32|
|23    |FDCE                   |  1402|
|24    |FDPE                   |    16|
|25    |FDRE                   |  1335|
|26    |FDSE                   |    11|
|27    |IBUF                   |    51|
|28    |IBUFG                  |     2|
|29    |OBUF                   |     2|
+------+-----------------------+------+

Report Instance Areas: 
+------+----------------------------+----------------------------------+------+
|      |Instance                    |Module                            |Cells |
+------+----------------------------+----------------------------------+------+
|1     |top                         |                                  |  7453|
|2     |  ADCMAIN                   |ADC_emul                          |   393|
|3     |  Inst_clckinvert           |clckinvert                        |     5|
|4     |  \make4Lanes.pcieCore      |v6_pcie_v1_7_x4__parameterized0   |   582|
|5     |    v7_pcie_i               |pcie_7x_0_support__parameterized0 |   574|
|6     |      pipe_clock_i          |pcie_7x_0_pipe_clock              |    26|
|7     |  queue_buffer              |FIFO_wrapper                      |   107|
|8     |  theTlpControl             |tlpControl                        |  6311|
|9     |    Memory_Space            |Regs_Group                        |  1935|
|10    |    rx_Itf                  |rx_Transact                       |  4281|
|11    |      CplD_Channel          |rx_CplD_Transact                  |   380|
|12    |      Downstream_DMA_Engine |dsDMA_Transact                    |  1496|
|13    |        ds_DMA_Calculation  |DMA_Calculate_0                   |  1112|
|14    |        ds_DMA_StateMachine |DMA_FSM_1                         |   238|
|15    |      MRd_Channel           |rx_MRd_Transact                   |   357|
|16    |      MWr_Channel           |rx_MWr_Transact                   |   294|
|17    |      Rx_Input_Delays       |RxIn_Delay                        |   210|
|18    |      Upstream_DMA_Engine   |usDMA_Transact                    |  1543|
|19    |        us_DMA_Calculation  |DMA_Calculate                     |  1101|
|20    |        us_DMA_StateMachine |DMA_FSM                           |   268|
|21    |    tx_Itf                  |tx_Transact                       |    75|
+------+----------------------------+----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:19 ; elapsed = 00:01:20 . Memory (MB): peak = 1316.188 ; gain = 682.715
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4979 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:01:19 ; elapsed = 00:01:20 . Memory (MB): peak = 1316.188 ; gain = 682.715
INFO: [Netlist 29-17] Analyzing 384 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 8 instances
  DCM_ADV => MMCME2_ADV (inverted pins: PSINCDEC): 1 instances
  IBUFG => IBUF: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
271 Infos, 316 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:20 ; elapsed = 00:01:21 . Memory (MB): peak = 1316.188 ; gain = 572.586
# write_checkpoint v5pcieDMA.dcp
# report_utilization -file v5pcieDMA_utilization_synth.rpt -pb v5pcieDMA_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1316.188 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Feb 10 16:58:31 2015...
