<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="leon3mp.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="leon3mp.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="leon3mp.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="leon3mp.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="leon3mp.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="leon3mp.lso"/>
    <file xil_pn:fileType="FILE_MSK" xil_pn:name="leon3mp.msk"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="leon3mp.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="leon3mp.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="leon3mp.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="leon3mp.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="leon3mp.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="leon3mp.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="leon3mp.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="leon3mp.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="leon3mp.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="leon3mp.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="leon3mp.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="leon3mp.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="leon3mp.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="leon3mp.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="leon3mp.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="leon3mp.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="leon3mp.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="leon3mp_envsettings.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="leon3mp_files.prj"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="leon3mp_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="leon3mp_libero.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="leon3mp_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="leon3mp_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="leon3mp_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="leon3mp_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="leon3mp_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="leon3mp_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="leon3mp_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="leon3mp_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="leon3mp_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="leon3mp_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="leon3mp_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="leon3mp_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="leon3mp_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="leon3mp_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1368899786" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1368899786">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1368899786" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-8359388343391042524" xil_pn:start_ts="1368899786">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1368899786" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-5907870383754321698" xil_pn:start_ts="1368899786">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1368899786" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1368899786">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1368899786" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-8060947631539269898" xil_pn:start_ts="1368899786">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1368899786" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-2933210331134281007" xil_pn:start_ts="1368899786">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1368899786" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8423310296643265176" xil_pn:start_ts="1368899786">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1368901123" xil_pn:in_ck="-4167812334424498633" xil_pn:name="TRANEXT_xstsynthesize_virtex5" xil_pn:prop_ck="6454443199290735049" xil_pn:start_ts="1368899786">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="leon3mp.lso"/>
      <outfile xil_pn:name="leon3mp.ngc"/>
      <outfile xil_pn:name="leon3mp.ngr"/>
      <outfile xil_pn:name="leon3mp.prj"/>
      <outfile xil_pn:name="leon3mp.stx"/>
      <outfile xil_pn:name="leon3mp.syr"/>
      <outfile xil_pn:name="leon3mp.xst"/>
      <outfile xil_pn:name="leon3mp_files.prj"/>
      <outfile xil_pn:name="leon3mp_libero.prj"/>
      <outfile xil_pn:name="leon3mp_vhdl.prj"/>
      <outfile xil_pn:name="leon3mp_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1368884856" xil_pn:in_ck="170258959983741258" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="8278415830998054507" xil_pn:start_ts="1368884856">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1368907408" xil_pn:in_ck="3767972021640817358" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="527243167246895587" xil_pn:start_ts="1368907395">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="leon3mp.bld"/>
      <outfile xil_pn:name="leon3mp.ngd"/>
      <outfile xil_pn:name="leon3mp_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1368907640" xil_pn:in_ck="3818514128154544175" xil_pn:name="TRANEXT_map_virtex5" xil_pn:prop_ck="-2445970962317302793" xil_pn:start_ts="1368907408">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="leon3mp.pcf"/>
      <outfile xil_pn:name="leon3mp_map.map"/>
      <outfile xil_pn:name="leon3mp_map.mrp"/>
      <outfile xil_pn:name="leon3mp_map.ncd"/>
      <outfile xil_pn:name="leon3mp_map.ngm"/>
      <outfile xil_pn:name="leon3mp_map.xrpt"/>
      <outfile xil_pn:name="leon3mp_summary.xml"/>
      <outfile xil_pn:name="leon3mp_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1368907747" xil_pn:in_ck="-7067260023898369624" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="377729956345640697" xil_pn:start_ts="1368907640">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="leon3mp.ncd"/>
      <outfile xil_pn:name="leon3mp.pad"/>
      <outfile xil_pn:name="leon3mp.par"/>
      <outfile xil_pn:name="leon3mp.ptwx"/>
      <outfile xil_pn:name="leon3mp.unroutes"/>
      <outfile xil_pn:name="leon3mp.xpi"/>
      <outfile xil_pn:name="leon3mp_pad.csv"/>
      <outfile xil_pn:name="leon3mp_pad.txt"/>
      <outfile xil_pn:name="leon3mp_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1368913288" xil_pn:in_ck="170258959983733633" xil_pn:name="TRANEXT_bitFile_virtex5" xil_pn:prop_ck="8888304620471361516" xil_pn:start_ts="1368913131">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="leon3mp.bgn"/>
      <outfile xil_pn:name="leon3mp.bit"/>
      <outfile xil_pn:name="leon3mp.msk"/>
      <outfile xil_pn:name="leon3mp.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1368907747" xil_pn:in_ck="-2853043931657395669" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416183" xil_pn:start_ts="1368907725">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="leon3mp.twr"/>
      <outfile xil_pn:name="leon3mp.twx"/>
    </transform>
  </transforms>

</generated_project>
