I 000044 55 862           1569341529384 rtl
(_unit VHDL (cnt 0 12(rtl 0 22))
	(_version vd0)
	(_time 1569341529385 2019.09.24 19:12:09)
	(_source (\./../src/cnt.vhd\))
	(_parameters tan)
	(_code bdb9bee9bcebedabbfedf8e6e8bbbebbe8bab9bbbe)
	(_ent
		(_time 1569341529382)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in))))
		(_port (_int CNT_CMD -1 0 16(_ent(_in))))
		(_port (_int CNT_Flag -1 0 17(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(3)(4))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3575          1569341529471 rtl
(_unit VHDL (ctrl 0 14(rtl 0 56))
	(_version vd0)
	(_time 1569341529472 2019.09.24 19:12:09)
	(_source (\./../src/f_ctrl.vhd\))
	(_parameters tan)
	(_code 1a1e181c4f4c4c0c491d4d140e41491c491c191d1e1d18)
	(_ent
		(_time 1569341529466)
	)
	(_object
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_port (_int RST -1 0 18(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 21(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Din 0 0 21(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 1 0 22(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 25(_array -1 ((_to i 1 i 18)))))
		(_port (_int FlagV 2 0 25(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 29(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 3 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 4 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 5 0 32(_ent(_out))))
		(_port (_int CMD 5 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_A_CMD 6 0 36(_ent(_out))))
		(_port (_int REG_B_CMD 6 0 37(_ent(_out))))
		(_port (_int REG_C_CMD 6 0 38(_ent(_out))))
		(_port (_int REG_D_CMD 6 0 39(_ent(_out))))
		(_port (_int REG_E_CMD 6 0 40(_ent(_out))))
		(_port (_int REG_F_CMD 6 0 41(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 46(_array -1 ((_dto i 8 i 0)))))
		(_port (_int RST_COMP 7 0 46(_ent(_out))))
		(_port (_int Done -1 0 49(_ent(_out))))
		(_port (_int CTRL_Dout 1 0 50(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 57(_array -1 ((_to i 1 i 80)))))
		(_sig (_int current 8 0 57(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~7}~13 0 58(_array -1 ((_to i 0 i 7)))))
		(_sig (_int N_ADDR 9 0 58(_arch(_uni))))
		(_sig (_int C_ADDR 9 0 59(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~3}~13 0 60(_array -1 ((_to i 0 i 3)))))
		(_sig (_int LS 10 0 60(_arch(_uni))))
		(_sig (_int Logic_Jump -1 0 61(_arch(_uni))))
		(_sig (_int CNT_clk -1 0 62(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_prcs (_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(2)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000056 55 1822          1569341529511 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1569341529512 2019.09.24 19:12:09)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 3a3f3f3f3d6c6e2f686f2e60693d3e3c6c3d3a3f6c)
	(_ent
		(_time 1569341529509)
	)
	(_comp
		(top
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp top)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_implicit)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((Din)(Din))
				((MAIN_Dout)(MAIN_Dout))
				((S_Done)(S_Done))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 46(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 54(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 63(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000044 55 1191          1569341529553 rtl
(_unit VHDL (mux 0 12(rtl 0 31))
	(_version vd0)
	(_time 1569341529554 2019.09.24 19:12:09)
	(_source (\./../src/mux.vhd\))
	(_parameters tan)
	(_code 686c3d69653e347e3e3b7d33316e3c6f6d6f606e3c)
	(_ent
		(_time 1569341529551)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MUX_Din0 1 0 16(_ent(_in))))
		(_port (_int MUX_Din1 1 0 17(_ent(_in))))
		(_port (_int MUX_Din2 1 0 18(_ent(_in))))
		(_port (_int MUX_Din3 1 0 19(_ent(_in))))
		(_port (_int MUX_Din4 1 0 20(_ent(_in))))
		(_port (_int MUX_Din5 1 0 21(_ent(_in))))
		(_port (_int MUX_Din6 1 0 22(_ent(_in))))
		(_port (_int MUX_Din7 1 0 23(_ent(_in))))
		(_port (_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1221          1569341529585 rtl
(_unit VHDL (reg 0 12(rtl 0 26))
	(_version vd0)
	(_time 1569341529586 2019.09.24 19:12:09)
	(_source (\./../src/reg.vhd\))
	(_parameters tan)
	(_code 888d8b8685dfdb9f8eda9dd2de8f8a8e8d8e8f8f8a)
	(_ent
		(_time 1569341529583)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port (_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port (_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port (_int REG_Dout 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(7)(4)(5)(6))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 822           1569341529619 rtl
(_unit VHDL (flg 0 34(rtl 0 45))
	(_version vd0)
	(_time 1569341529620 2019.09.24 19:12:09)
	(_source (\./../src/flg.vhd\))
	(_parameters tan)
	(_code a7a3a0f0f3f0f4b1a0f4e4fdf1a1a1a1f4a1a0a1a1)
	(_ent
		(_time 1569341529617)
	)
	(_object
		(_port (_int CLK -1 0 37(_ent(_in)(_event))))
		(_port (_int RST -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int Xin 0 0 39(_ent(_in))))
		(_port (_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1861          1569341529649 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1569341529650 2019.09.24 19:12:09)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code c6c3c5939691c6d1c693809cc3c1c4c090c092c1c4)
	(_ent
		(_time 1569341529647)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000111"\))(2(_string \"01000000000000000000000000000000000000000000000000000000000000000000110100000101"\))(3(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000000100"\))(4(_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000010"\))(5(_string \"00000000100000010000000000000000000000000000000000000000000000000001000000000111"\))(6(_string \"00000000000000000000000000000000000000000000000000000000001100010110000000000110"\))(7(_string \"00010000000000000000000000000000000000000000000000000000000000000000001100000010"\))(_others(_others(i 2)))))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 1533          1569341529681 rtl
(_unit VHDL (alu_s 0 16(rtl 0 29))
	(_version vd0)
	(_time 1569341529682 2019.09.24 19:12:09)
	(_source (\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code e5e1e5b6b3b3b4f0b0e1f6bfb5e3b6e2e0e0b3e2e6)
	(_ent
		(_time 1569341529679)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 0 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1 ((_dto i 15 i 0)))))
		(_port (_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port (_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port (_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port (_int ALU_Dout 1 0 23(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(5(d_15_0))(3(3))(4))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment (_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment (_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11297         1569341529727 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1569341529728 2019.09.24 19:12:09)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 14111213464240031013461a044f411242131413101242)
	(_ent
		(_time 1569341529714)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1698          1569341529743 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1569341529744 2019.09.24 19:12:09)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 24212220767270317671307e772320227223242172)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 46(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 54(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 63(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 381 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 78 (top_tb))
	(_version vd0)
	(_time 1569341529747 2019.09.24 19:12:09)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 24212220257273332025367e7022712227222c2172)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11297         1569342420688 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1569342420689 2019.09.24 19:27:00)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 6d38386d6f3b397a696a3f637d36386b3b6a6d6a696b3b)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 73 (top_tb))
	(_version vd0)
	(_time 1569342420892 2019.09.24 19:27:00)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 386d6e3d356e6f2f3c392a626c3e6d3e3b3e303d6e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11297         1569342428630 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1569342428631 2019.09.24 19:27:08)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 6f3c626f6f393b786b683d617f343a6939686f686b6939)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1569342428843 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569342428844 2019.09.24 19:27:08)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 491a1c4b161f1d5c1b485d131a4e4d4f1f4e494c1f)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 73 (top_tb))
	(_version vd0)
	(_time 1569342428847 2019.09.24 19:27:08)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 491a1c4b451f1e5e4d485b131d4f1c4f4a4f414c1f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 3427          1569342438971 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1569342438972 2019.09.24 19:27:18)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code d6d1d5848681d6c1d784908cd3d1d4d080d082d1d4)
	(_ent
		(_time 1569341529646)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000001000000000000000000000000000000000000000000000000011"\))(3(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000100"\))(4(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"01000001000000000000000000000000000000000000000000001000000000000000000000000110"\))(6(_string \"00000000000000000000000000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000001000"\))(8(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001001"\))(9(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000001010"\))(10(_string \"00010000000000000000000000000000000000000000000000000000000000000000000000001011"\))(11(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001100"\))(12(_string \"01000000000000000000010000000000000000000000000000000000000000000000000000001101"\))(13(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000001111"\))(14(_string \"00000001000000000000000000000000000000000000000000010000000000000000000000010100"\))(15(_string \"00000000000000000000000000000000000000000000000000000000000000000000011000010000"\))(16(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000010010"\))(17(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010000"\))(18(_string \"00000000000000010000000100000000000000000000000000000000000000000000000000010011"\))(19(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001100"\))(20(_string \"00000001000000000000000000000000000000000000000000000010000000000000000000010101"\))(21(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000010110"\))(22(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010111"\))(23(_string \"01000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000047 55 11297         1569343580037 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1569343580038 2019.09.24 19:46:20)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 1d1c4b1a1f4b490a191a4f130d46481b4b1a1d1a191b4b)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1569343580208 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569343580209 2019.09.24 19:46:20)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code c9c89f9c969f9ddc9bc8dd939acecdcf9fcec9cc9f)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 73 (top_tb))
	(_version vd0)
	(_time 1569343580212 2019.09.24 19:46:20)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code c9c89f9cc59f9edecdc8db939dcf9ccfcacfc1cc9f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 3427          1569343582623 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1569343582624 2019.09.24 19:46:22)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code 3f3f383a3f683f283e6d79653a383d3969396b383d)
	(_ent
		(_time 1569341529646)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000001000000000000000000000000000000000000000000000000011"\))(3(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000100"\))(4(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"01000001000000000000000000000000000000000000000000001000000000000000000000000110"\))(6(_string \"00000000000000000000000000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000001000"\))(8(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001001"\))(9(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000001010"\))(10(_string \"00010000000000000000000000000000000000000000000000000000000000000000000000001011"\))(11(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001100"\))(12(_string \"01000000000000000000010000000000000000000000000000000000000000000000000000001101"\))(13(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000001111"\))(14(_string \"00000001000000000000000000000000000000000000000000010000000000000000000000010100"\))(15(_string \"00000000000000000000000000000000000000000000000000000000000000000000011000010000"\))(16(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000010010"\))(17(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010000"\))(18(_string \"00000000000000010000000100000000000000000000000000000000000000000000000000010011"\))(19(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001111"\))(20(_string \"00000001000000000000000000000000000000000000000000000010000000000000000000010101"\))(21(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000010110"\))(22(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010111"\))(23(_string \"01000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 1191          1569842045477 rtl
(_unit VHDL (mux 0 12(rtl 0 31))
	(_version vd0)
	(_time 1569842045478 2019.09.30 14:14:05)
	(_source (\./../src/mux.vhd\))
	(_parameters tan)
	(_code babaebefeeece6acece9afe1e3bceebdbfbdb2bcee)
	(_ent
		(_time 1569341529550)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MUX_Din0 1 0 16(_ent(_in))))
		(_port (_int MUX_Din1 1 0 17(_ent(_in))))
		(_port (_int MUX_Din2 1 0 18(_ent(_in))))
		(_port (_int MUX_Din3 1 0 19(_ent(_in))))
		(_port (_int MUX_Din4 1 0 20(_ent(_in))))
		(_port (_int MUX_Din5 1 0 21(_ent(_in))))
		(_port (_int MUX_Din6 1 0 22(_ent(_in))))
		(_port (_int MUX_Din7 1 0 23(_ent(_in))))
		(_port (_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1221          1569842045633 rtl
(_unit VHDL (reg 0 12(rtl 0 26))
	(_version vd0)
	(_time 1569842045634 2019.09.30 14:14:05)
	(_source (\./../src/reg.vhd\))
	(_parameters tan)
	(_code 57565354550004405105420d015055515251505055)
	(_ent
		(_time 1569341529582)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port (_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port (_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port (_int REG_Dout 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3575          1569842045742 rtl
(_unit VHDL (ctrl 0 14(rtl 0 56))
	(_version vd0)
	(_time 1569842045743 2019.09.30 14:14:05)
	(_source (\./../src/f_ctrl.vhd\))
	(_parameters tan)
	(_code c4c4c190c49292d297c393cad09f97c297c2c7c3c0c3c6)
	(_ent
		(_time 1569341529465)
	)
	(_object
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_port (_int RST -1 0 18(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 21(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Din 0 0 21(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 1 0 22(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 25(_array -1 ((_to i 1 i 18)))))
		(_port (_int FlagV 2 0 25(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 29(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 3 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 4 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 5 0 32(_ent(_out))))
		(_port (_int CMD 5 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_A_CMD 6 0 36(_ent(_out))))
		(_port (_int REG_B_CMD 6 0 37(_ent(_out))))
		(_port (_int REG_C_CMD 6 0 38(_ent(_out))))
		(_port (_int REG_D_CMD 6 0 39(_ent(_out))))
		(_port (_int REG_E_CMD 6 0 40(_ent(_out))))
		(_port (_int REG_F_CMD 6 0 41(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 46(_array -1 ((_dto i 8 i 0)))))
		(_port (_int RST_COMP 7 0 46(_ent(_out))))
		(_port (_int Done -1 0 49(_ent(_out))))
		(_port (_int CTRL_Dout 1 0 50(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 57(_array -1 ((_to i 1 i 80)))))
		(_sig (_int current 8 0 57(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~7}~13 0 58(_array -1 ((_to i 0 i 7)))))
		(_sig (_int N_ADDR 9 0 58(_arch(_uni))))
		(_sig (_int C_ADDR 9 0 59(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~3}~13 0 60(_array -1 ((_to i 0 i 3)))))
		(_sig (_int LS 10 0 60(_arch(_uni))))
		(_sig (_int Logic_Jump -1 0 61(_arch(_uni))))
		(_sig (_int CNT_clk -1 0 62(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_prcs (_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(2)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 822           1569842045867 rtl
(_unit VHDL (flg 0 34(rtl 0 45))
	(_version vd0)
	(_time 1569842045868 2019.09.30 14:14:05)
	(_source (\./../src/flg.vhd\))
	(_parameters tan)
	(_code 41414043131612574612021b174747471247464747)
	(_ent
		(_time 1569341529616)
	)
	(_object
		(_port (_int CLK -1 0 37(_ent(_in)(_event))))
		(_port (_int RST -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int Xin 0 0 39(_ent(_in))))
		(_port (_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3427          1569842045945 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1569842045946 2019.09.30 14:14:05)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code 8f8e8a818fd88f988edfc9d58a888d89d989db888d)
	(_ent
		(_time 1569341529646)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000001000000000000000000000000000000000000000000000000011"\))(3(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000100"\))(4(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"01000001000000000000000000000000000000000000000000001000000000000000000000000110"\))(6(_string \"00000000000000000000000000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000001000"\))(8(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001001"\))(9(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000001010"\))(10(_string \"00010000000000000000000000000000000000000000000000000000000000000000000000001011"\))(11(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001100"\))(12(_string \"01000000000000000000010000000000000000000000000000000000000000000000000000001101"\))(13(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000001111"\))(14(_string \"00000000000000000000000000000000000000000000000000010000000000000001000000010000"\))(15(_string \"00000001000000000000000000000000000000000000000000010000000000000000000000010100"\))(16(_string \"00000000000000000000000000000000000000000000000000000000000000000000011000010001"\))(17(_string \"00000000000000010000000100000000000000000000000000000000000000000000000000010011"\))(18(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010001"\))(19(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001110"\))(20(_string \"00000001000000000000000000000000000000000000000000000010000000000000000000010101"\))(21(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000010110"\))(22(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010111"\))(23(_string \"01000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__60(_arch 0 0 60(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 862           1569842046037 rtl
(_unit VHDL (cnt 0 12(rtl 0 22))
	(_version vd0)
	(_time 1569842046038 2019.09.30 14:14:06)
	(_source (\./../src/cnt.vhd\))
	(_parameters tan)
	(_code edede9beecbbbdfbefbda8b6b8ebeeebb8eae9ebee)
	(_ent
		(_time 1569341529381)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in))))
		(_port (_int CNT_CMD -1 0 16(_ent(_in))))
		(_port (_int CNT_Flag -1 0 17(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(3)(4))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1533          1569842046117 rtl
(_unit VHDL (alu_s 0 16(rtl 0 29))
	(_version vd0)
	(_time 1569842046118 2019.09.30 14:14:06)
	(_source (\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code 3b3b323e3a6d6a2e6e3f28616b3d683c3e3e6d3c38)
	(_ent
		(_time 1569341529678)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 0 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1 ((_dto i 15 i 0)))))
		(_port (_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port (_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port (_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port (_int ALU_Dout 1 0 23(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(3(3))(4)(5(d_15_0)))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment (_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment (_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11297         1569842046240 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1569842046241 2019.09.30 14:14:06)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code b8b9b4ece6eeecafbcbfeab6a8e3edbeeebfb8bfbcbeee)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1698          1569842046246 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1569842046247 2019.09.30 14:14:06)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code b8b9b4ece6eeecadeaedace2ebbfbcbeeebfb8bdee)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 46(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 54(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 63(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 381 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 78 (top_tb))
	(_version vd0)
	(_time 1569842046256 2019.09.30 14:14:06)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code c8c9c49dc59e9fdfccc9da929cce9dcecbcec0cd9e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1772          1569842046318 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569842046319 2019.09.30 14:14:06)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 06070b00565052135409125c550102005001060350)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686019 33686018 33686018 33751554)
		(33686019 33686018 33686018 50463490)
		(33686019 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751811)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1569842046322 2019.09.30 14:14:06)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 06070b00055051110207145c5200530005000e0350)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1772          1569842057648 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569842057649 2019.09.30 14:14:17)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 46484744161012531449521c154142401041464310)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686019 33686018 33686018 33751554)
		(33686019 33686018 33686018 50463490)
		(33686019 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751811)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1569842057652 2019.09.30 14:14:17)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 46484744451011514247541c1240134045404e4310)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11297         1569842067645 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1569842067646 2019.09.30 14:14:27)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 560301550600024152510458460d035000515651525000)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1772          1569842067942 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569842067943 2019.09.30 14:14:27)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 7f2a2f7e7f292b6a2d706b252c787b7929787f7a29)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686019 33686018 33686018 33751554)
		(33686019 33686018 33686018 50463490)
		(33686019 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751811)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1569842067946 2019.09.30 14:14:27)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 7f2a2f7e2c2928687b7e6d252b792a797c79777a29)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11297         1569842315045 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1569842315046 2019.09.30 14:18:35)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code c4cbc291969290d3c0c396cad49f91c292c3c4c3c0c292)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1772          1569842315234 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569842315235 2019.09.30 14:18:35)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 808f878ed6d6d495d28f94dad3878486d6878085d6)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686019 33686018 33686018 33751554)
		(33686019 33686018 33686018 50463490)
		(33686019 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751811)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1569842315238 2019.09.30 14:18:35)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 808f878e85d6d797848192dad486d58683868885d6)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1191          1569842982559 rtl
(_unit VHDL (mux 0 12(rtl 0 31))
	(_version vd0)
	(_time 1569842982560 2019.09.30 14:29:42)
	(_source (\./../src/mux.vhd\))
	(_parameters tan)
	(_code 3064663435666c266663256b693664373537383664)
	(_ent
		(_time 1569341529550)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MUX_Din0 1 0 16(_ent(_in))))
		(_port (_int MUX_Din1 1 0 17(_ent(_in))))
		(_port (_int MUX_Din2 1 0 18(_ent(_in))))
		(_port (_int MUX_Din3 1 0 19(_ent(_in))))
		(_port (_int MUX_Din4 1 0 20(_ent(_in))))
		(_port (_int MUX_Din5 1 0 21(_ent(_in))))
		(_port (_int MUX_Din6 1 0 22(_ent(_in))))
		(_port (_int MUX_Din7 1 0 23(_ent(_in))))
		(_port (_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1221          1569842982668 rtl
(_unit VHDL (reg 0 12(rtl 0 26))
	(_version vd0)
	(_time 1569842982669 2019.09.30 14:29:42)
	(_source (\./../src/reg.vhd\))
	(_parameters tan)
	(_code 9ecb9e91cec9cd8998cc8bc4c8999c989b9899999c)
	(_ent
		(_time 1569341529582)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port (_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port (_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port (_int REG_Dout 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3575          1569842982822 rtl
(_unit VHDL (ctrl 0 14(rtl 0 56))
	(_version vd0)
	(_time 1569842982823 2019.09.30 14:29:42)
	(_source (\./../src/f_ctrl.vhd\))
	(_parameters tan)
	(_code 3a6e3a3e6f6c6c2c693d6d342e61693c693c393d3e3d38)
	(_ent
		(_time 1569341529465)
	)
	(_object
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_port (_int RST -1 0 18(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 21(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Din 0 0 21(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 1 0 22(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 25(_array -1 ((_to i 1 i 18)))))
		(_port (_int FlagV 2 0 25(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 29(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 3 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 4 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 5 0 32(_ent(_out))))
		(_port (_int CMD 5 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_A_CMD 6 0 36(_ent(_out))))
		(_port (_int REG_B_CMD 6 0 37(_ent(_out))))
		(_port (_int REG_C_CMD 6 0 38(_ent(_out))))
		(_port (_int REG_D_CMD 6 0 39(_ent(_out))))
		(_port (_int REG_E_CMD 6 0 40(_ent(_out))))
		(_port (_int REG_F_CMD 6 0 41(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 46(_array -1 ((_dto i 8 i 0)))))
		(_port (_int RST_COMP 7 0 46(_ent(_out))))
		(_port (_int Done -1 0 49(_ent(_out))))
		(_port (_int CTRL_Dout 1 0 50(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 57(_array -1 ((_to i 1 i 80)))))
		(_sig (_int current 8 0 57(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~7}~13 0 58(_array -1 ((_to i 0 i 7)))))
		(_sig (_int N_ADDR 9 0 58(_arch(_uni))))
		(_sig (_int C_ADDR 9 0 59(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~3}~13 0 60(_array -1 ((_to i 0 i 3)))))
		(_sig (_int LS 10 0 60(_arch(_uni))))
		(_sig (_int Logic_Jump -1 0 61(_arch(_uni))))
		(_sig (_int CNT_clk -1 0 62(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_prcs (_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(2)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 822           1569842982934 rtl
(_unit VHDL (flg 0 34(rtl 0 45))
	(_version vd0)
	(_time 1569842982935 2019.09.30 14:29:42)
	(_source (\./../src/flg.vhd\))
	(_parameters tan)
	(_code a7f3a2f0f3f0f4b1a0f4e4fdf1a1a1a1f4a1a0a1a1)
	(_ent
		(_time 1569341529616)
	)
	(_object
		(_port (_int CLK -1 0 37(_ent(_in)(_event))))
		(_port (_int RST -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int Xin 0 0 39(_ent(_in))))
		(_port (_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3427          1569842983041 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1569842983042 2019.09.30 14:29:43)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code 15401312464215021445534f101217134313411217)
	(_ent
		(_time 1569341529646)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000001000000000000000000000000000000000000000000000000011"\))(3(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000100"\))(4(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"01000001000000000000000000000000000000000000000000001000000000000000000000000110"\))(6(_string \"00000000000000000000000000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000001000"\))(8(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001001"\))(9(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000001010"\))(10(_string \"00010000000000000000000000000000000000000000000000000000000000000000000000001011"\))(11(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001100"\))(12(_string \"01000000000000000000010000000000000000000000000000000000000000000000000000001101"\))(13(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000001110"\))(14(_string \"00000000000000000000000000000000000000000000000000010000000000000001000000010000"\))(15(_string \"00000001000000000000000000000000000000000000000000010000000000000000000000010100"\))(16(_string \"00000000000000000000000000000000000000000000000000000000000000000000011000010001"\))(17(_string \"00000000000000010000000100000000000000000000000000000000000000000000000000010011"\))(18(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010001"\))(19(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001110"\))(20(_string \"00000001000000000000000000000000000000000000000000000010000000000000000000010101"\))(21(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000010110"\))(22(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010111"\))(23(_string \"01000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__60(_arch 0 0 60(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 862           1569842983137 rtl
(_unit VHDL (cnt 0 12(rtl 0 22))
	(_version vd0)
	(_time 1569842983138 2019.09.30 14:29:43)
	(_source (\./../src/cnt.vhd\))
	(_parameters tan)
	(_code 732774722525236571233628267570752674777570)
	(_ent
		(_time 1569341529381)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in))))
		(_port (_int CNT_CMD -1 0 16(_ent(_in))))
		(_port (_int CNT_Flag -1 0 17(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(3)(4))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1533          1569842983215 rtl
(_unit VHDL (alu_s 0 16(rtl 0 29))
	(_version vd0)
	(_time 1569842983216 2019.09.30 14:29:43)
	(_source (\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code c195c494939790d494c5d29b91c792c6c4c497c6c2)
	(_ent
		(_time 1569341529678)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 0 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1 ((_dto i 15 i 0)))))
		(_port (_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port (_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port (_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port (_int ALU_Dout 1 0 23(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(3(3))(4)(5(d_15_0)))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment (_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment (_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11297         1569842983307 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1569842983308 2019.09.30 14:29:43)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 1e4b1f191d484a091a194c100e454b1848191e191a1848)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1698          1569842983313 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1569842983314 2019.09.30 14:29:43)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 1e4b1f191d484a0b4c4b0a444d191a1848191e1b48)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 46(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 54(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 63(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 381 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 78 (top_tb))
	(_version vd0)
	(_time 1569842983317 2019.09.30 14:29:43)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 1e4b1f194e4849091a1f0c444a184b181d18161b48)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1772          1569842983356 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569842983357 2019.09.30 14:29:43)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 4d184c4f4f1b19581f4259171e4a494b1b4a4d481b)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686019 33686018 33686018 33751554)
		(33686019 33686018 33686018 50463490)
		(33686019 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751811)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1569842983369 2019.09.30 14:29:43)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 5d085c5e0c0b0a4a595c4f07095b085b5e5b55580b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1772          1569842988418 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569842988419 2019.09.30 14:29:48)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 1440191346424001461b004e471310124213141142)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686019 33686018 33686018 33751554)
		(33686019 33686018 33686018 50463490)
		(33686019 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751811)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1569842988422 2019.09.30 14:29:48)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 14401913154243031015064e4012411217121c1142)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11297         1569842992669 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1569842992670 2019.09.30 14:29:52)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code bdeeb0e9bfebe9aab9baefb3ade6e8bbebbabdbab9bbeb)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1772          1569842992921 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569842992922 2019.09.30 14:29:52)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code b7e4e2e3e6e1e3a2e5b8a3ede4b0b3b1e1b0b7b2e1)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686019 33686018 33686018 33751554)
		(33686019 33686018 33686018 50463490)
		(33686019 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751811)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1569842992925 2019.09.30 14:29:52)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code b7e4e2e3b5e1e0a0b3b6a5ede3b1e2b1b4b1bfb2e1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1191          1569843177664 rtl
(_unit VHDL (mux 0 12(rtl 0 31))
	(_version vd0)
	(_time 1569843177665 2019.09.30 14:32:57)
	(_source (\./../src/mux.vhd\))
	(_parameters tan)
	(_code 5601515455000a400005430d0f50025153515e5002)
	(_ent
		(_time 1569341529550)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MUX_Din0 1 0 16(_ent(_in))))
		(_port (_int MUX_Din1 1 0 17(_ent(_in))))
		(_port (_int MUX_Din2 1 0 18(_ent(_in))))
		(_port (_int MUX_Din3 1 0 19(_ent(_in))))
		(_port (_int MUX_Din4 1 0 20(_ent(_in))))
		(_port (_int MUX_Din5 1 0 21(_ent(_in))))
		(_port (_int MUX_Din6 1 0 22(_ent(_in))))
		(_port (_int MUX_Din7 1 0 23(_ent(_in))))
		(_port (_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1221          1569843177739 rtl
(_unit VHDL (reg 0 12(rtl 0 26))
	(_version vd0)
	(_time 1569843177740 2019.09.30 14:32:57)
	(_source (\./../src/reg.vhd\))
	(_parameters tan)
	(_code a4f2f5f3a5f3f7b3a2f6b1fef2a3a6a2a1a2a3a3a6)
	(_ent
		(_time 1569341529582)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port (_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port (_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port (_int REG_Dout 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3575          1569843177848 rtl
(_unit VHDL (ctrl 0 14(rtl 0 56))
	(_version vd0)
	(_time 1569843177849 2019.09.30 14:32:57)
	(_source (\./../src/f_ctrl.vhd\))
	(_parameters tan)
	(_code 11464617144747074216461f054a421742171216151613)
	(_ent
		(_time 1569341529465)
	)
	(_object
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_port (_int RST -1 0 18(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 21(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Din 0 0 21(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 1 0 22(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 25(_array -1 ((_to i 1 i 18)))))
		(_port (_int FlagV 2 0 25(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 29(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 3 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 4 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 5 0 32(_ent(_out))))
		(_port (_int CMD 5 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_A_CMD 6 0 36(_ent(_out))))
		(_port (_int REG_B_CMD 6 0 37(_ent(_out))))
		(_port (_int REG_C_CMD 6 0 38(_ent(_out))))
		(_port (_int REG_D_CMD 6 0 39(_ent(_out))))
		(_port (_int REG_E_CMD 6 0 40(_ent(_out))))
		(_port (_int REG_F_CMD 6 0 41(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 46(_array -1 ((_dto i 8 i 0)))))
		(_port (_int RST_COMP 7 0 46(_ent(_out))))
		(_port (_int Done -1 0 49(_ent(_out))))
		(_port (_int CTRL_Dout 1 0 50(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 57(_array -1 ((_to i 1 i 80)))))
		(_sig (_int current 8 0 57(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~7}~13 0 58(_array -1 ((_to i 0 i 7)))))
		(_sig (_int N_ADDR 9 0 58(_arch(_uni))))
		(_sig (_int C_ADDR 9 0 59(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~3}~13 0 60(_array -1 ((_to i 0 i 3)))))
		(_sig (_int LS 10 0 60(_arch(_uni))))
		(_sig (_int Logic_Jump -1 0 61(_arch(_uni))))
		(_sig (_int CNT_clk -1 0 62(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_prcs (_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(2)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 822           1569843177961 rtl
(_unit VHDL (flg 0 34(rtl 0 45))
	(_version vd0)
	(_time 1569843177962 2019.09.30 14:32:57)
	(_source (\./../src/flg.vhd\))
	(_parameters tan)
	(_code 7f282d7e7a282c69782c3c25297979792c79787979)
	(_ent
		(_time 1569341529616)
	)
	(_object
		(_port (_int CLK -1 0 37(_ent(_in)(_event))))
		(_port (_int RST -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int Xin 0 0 39(_ent(_in))))
		(_port (_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3427          1569843178070 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1569843178071 2019.09.30 14:32:58)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code ecbababfe9bbecfbedbcaab6e9ebeeeabaeab8ebee)
	(_ent
		(_time 1569341529646)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000001000000000000000000000000000000000000000000000000011"\))(3(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000100"\))(4(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00000001000000000000000000000000000000000000000000001000000000000000000000000110"\))(6(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000001000"\))(8(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001001"\))(9(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000001010"\))(10(_string \"00010000000000000000000000000000000000000000000000000000000000000000000000001011"\))(11(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001100"\))(12(_string \"01000000000000000000010000000000000000000000000000000000000000000000000000001101"\))(13(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000001110"\))(14(_string \"00000000000000000000000000000000000000000000000000010000000000000001000000010000"\))(15(_string \"00000001000000000000000000000000000000000000000000010000000000000000000000010100"\))(16(_string \"00000000000000000000000000000000000000000000000000000000000000000000011000010001"\))(17(_string \"00000000000000010000000100000000000000000000000000000000000000000000000000010011"\))(18(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010001"\))(19(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001110"\))(20(_string \"00000001000000000000000000000000000000000000000000000010000000000000000000010101"\))(21(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000010110"\))(22(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010111"\))(23(_string \"01000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__60(_arch 0 0 60(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 862           1569843178177 rtl
(_unit VHDL (cnt 0 12(rtl 0 22))
	(_version vd0)
	(_time 1569843178178 2019.09.30 14:32:58)
	(_source (\./../src/cnt.vhd\))
	(_parameters tan)
	(_code 590e0f5a050f094f5b091c020c5f5a5f0c5e5d5f5a)
	(_ent
		(_time 1569341529381)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in))))
		(_port (_int CNT_CMD -1 0 16(_ent(_in))))
		(_port (_int CNT_Flag -1 0 17(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(3)(4))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1533          1569843178273 rtl
(_unit VHDL (alu_s 0 16(rtl 0 29))
	(_version vd0)
	(_time 1569843178274 2019.09.30 14:32:58)
	(_source (\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code b7e0e3e3e3e1e6a2e2b3a4ede7b1e4b0b2b2e1b0b4)
	(_ent
		(_time 1569341529678)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 0 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1 ((_dto i 15 i 0)))))
		(_port (_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port (_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port (_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port (_int ALU_Dout 1 0 23(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(3(3))(4)(5(d_15_0)))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment (_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment (_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11297         1569843178412 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1569843178413 2019.09.30 14:32:58)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 44121646161210534043164a541f114212434443404212)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1698          1569843178429 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1569843178430 2019.09.30 14:32:58)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 530501500605074601064709005457550554535605)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 46(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 54(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 63(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 381 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 78 (top_tb))
	(_version vd0)
	(_time 1569843178433 2019.09.30 14:32:58)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 5305015055050444575241090755065550555b5605)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1772          1569843178508 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569843178509 2019.09.30 14:32:58)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code a2f4f0f5f6f4f6b7f0adb6f8f1a5a6a4f4a5a2a7f4)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686019 33686018 33686018 33751554)
		(33686019 33686018 33686018 50463490)
		(33686019 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751811)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1569843178512 2019.09.30 14:32:58)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code a2f4f0f5a5f4f5b5a6a3b0f8f6a4f7a4a1a4aaa7f4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1772          1569843182054 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569843182055 2019.09.30 14:33:02)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 7c292c7d792a28692e7368262f7b787a2a7b7c792a)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686019 33686018 33686018 33751554)
		(33686019 33686018 33686018 50463490)
		(33686019 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751811)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1569843182068 2019.09.30 14:33:02)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 8cd9dc82dadadb9b888d9ed6d88ad98a8f8a8489da)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11297         1569843188599 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1569843188600 2019.09.30 14:33:08)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 0f5c0c090f595b180b085d011f545a0959080f080b0959)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1772          1569843188882 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569843188883 2019.09.30 14:33:08)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 297a252d767f7d3c7b263d737a2e2d2f7f2e292c7f)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686019 33686018 33686018 33751554)
		(33686019 33686018 33686018 50463490)
		(33686019 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751811)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1569843188886 2019.09.30 14:33:08)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 297a252d257f7e3e2d283b737d2f7c2f2a2f212c7f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1191          1569843348679 rtl
(_unit VHDL (mux 0 12(rtl 0 31))
	(_version vd0)
	(_time 1569843348680 2019.09.30 14:35:48)
	(_source (\./../src/mux.vhd\))
	(_parameters tan)
	(_code 5d5f015f0c0b014b0b0e4806045b095a585a555b09)
	(_ent
		(_time 1569341529550)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MUX_Din0 1 0 16(_ent(_in))))
		(_port (_int MUX_Din1 1 0 17(_ent(_in))))
		(_port (_int MUX_Din2 1 0 18(_ent(_in))))
		(_port (_int MUX_Din3 1 0 19(_ent(_in))))
		(_port (_int MUX_Din4 1 0 20(_ent(_in))))
		(_port (_int MUX_Din5 1 0 21(_ent(_in))))
		(_port (_int MUX_Din6 1 0 22(_ent(_in))))
		(_port (_int MUX_Din7 1 0 23(_ent(_in))))
		(_port (_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1221          1569843348773 rtl
(_unit VHDL (reg 0 12(rtl 0 26))
	(_version vd0)
	(_time 1569843348774 2019.09.30 14:35:48)
	(_source (\./../src/reg.vhd\))
	(_parameters tan)
	(_code bbb8b1efecece8acbde9aee1edbcb9bdbebdbcbcb9)
	(_ent
		(_time 1569341529582)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port (_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port (_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port (_int REG_Dout 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3575          1569843348880 rtl
(_unit VHDL (ctrl 0 14(rtl 0 56))
	(_version vd0)
	(_time 1569843348881 2019.09.30 14:35:48)
	(_source (\./../src/f_ctrl.vhd\))
	(_parameters tan)
	(_code 292b232c247f7f3f7a2e7e273d727a2f7a2f2a2e2d2e2b)
	(_ent
		(_time 1569341529465)
	)
	(_object
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_port (_int RST -1 0 18(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 21(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Din 0 0 21(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 1 0 22(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 25(_array -1 ((_to i 1 i 18)))))
		(_port (_int FlagV 2 0 25(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 29(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 3 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 4 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 5 0 32(_ent(_out))))
		(_port (_int CMD 5 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_A_CMD 6 0 36(_ent(_out))))
		(_port (_int REG_B_CMD 6 0 37(_ent(_out))))
		(_port (_int REG_C_CMD 6 0 38(_ent(_out))))
		(_port (_int REG_D_CMD 6 0 39(_ent(_out))))
		(_port (_int REG_E_CMD 6 0 40(_ent(_out))))
		(_port (_int REG_F_CMD 6 0 41(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 46(_array -1 ((_dto i 8 i 0)))))
		(_port (_int RST_COMP 7 0 46(_ent(_out))))
		(_port (_int Done -1 0 49(_ent(_out))))
		(_port (_int CTRL_Dout 1 0 50(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 57(_array -1 ((_to i 1 i 80)))))
		(_sig (_int current 8 0 57(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~7}~13 0 58(_array -1 ((_to i 0 i 7)))))
		(_sig (_int N_ADDR 9 0 58(_arch(_uni))))
		(_sig (_int C_ADDR 9 0 59(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~3}~13 0 60(_array -1 ((_to i 0 i 3)))))
		(_sig (_int LS 10 0 60(_arch(_uni))))
		(_sig (_int Logic_Jump -1 0 61(_arch(_uni))))
		(_sig (_int CNT_clk -1 0 62(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_prcs (_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(2)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 822           1569843348976 rtl
(_unit VHDL (flg 0 34(rtl 0 45))
	(_version vd0)
	(_time 1569843348977 2019.09.30 14:35:48)
	(_source (\./../src/flg.vhd\))
	(_parameters tan)
	(_code 86848988d3d1d59081d5c5dcd0808080d580818080)
	(_ent
		(_time 1569341529616)
	)
	(_object
		(_port (_int CLK -1 0 37(_ent(_in)(_event))))
		(_port (_int RST -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int Xin 0 0 39(_ent(_in))))
		(_port (_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3427          1569843349069 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1569843349070 2019.09.30 14:35:49)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code e4e7efb7b6b3e4f3e5b4a2bee1e3e6e2b2e2b0e3e6)
	(_ent
		(_time 1569341529646)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000001000000000000000000000000000000000000000000000000011"\))(3(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000100"\))(4(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00000001000000000000000000000000000000000000000000001000000000000000000000000110"\))(6(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000001000"\))(8(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001001"\))(9(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000001010"\))(10(_string \"00010000000000000000000000000000000000000000000000000000000000000000000000001011"\))(11(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001100"\))(12(_string \"01000000000000000000010000000000000000000000000000000000000000000000000000001101"\))(13(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000001110"\))(14(_string \"00000000000000000000000000000000000000000000000000010000000000000001000000010000"\))(15(_string \"00000001000000000000000000000000000000000000000000010000000000000000000000010100"\))(16(_string \"00000000000000000000000000000000000000000000000000000000000000000000011000010001"\))(17(_string \"00000000000000010000000100000000000000000000000000000000000000000000000000010011"\))(18(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010001"\))(19(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001110"\))(20(_string \"00000001000000000000000000000000000000000000000000000010000000000000000000010101"\))(21(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000010110"\))(22(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010111"\))(23(_string \"01000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__60(_arch 0 0 60(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 862           1569843349179 rtl
(_unit VHDL (cnt 0 12(rtl 0 22))
	(_version vd0)
	(_time 1569843349180 2019.09.30 14:35:49)
	(_source (\./../src/cnt.vhd\))
	(_parameters tan)
	(_code 51530352050701475301140a045752570456555752)
	(_ent
		(_time 1569341529381)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in))))
		(_port (_int CNT_CMD -1 0 16(_ent(_in))))
		(_port (_int CNT_Flag -1 0 17(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(3)(4))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1533          1569843349270 rtl
(_unit VHDL (alu_s 0 16(rtl 0 29))
	(_version vd0)
	(_time 1569843349271 2019.09.30 14:35:49)
	(_source (\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code afadfff8aaf9febafaabbcf5ffa9fca8aaaaf9a8ac)
	(_ent
		(_time 1569341529678)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 0 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1 ((_dto i 15 i 0)))))
		(_port (_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port (_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port (_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port (_int ALU_Dout 1 0 23(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(3(3))(4)(5(d_15_0)))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment (_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment (_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11297         1569843349396 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1569843349397 2019.09.30 14:35:49)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 2c2f7a28297a783b282b7e223c77792a7a2b2c2b282a7a)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1698          1569843349414 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1569843349415 2019.09.30 14:35:49)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 3c3f6a39396a68296e6928666f3b383a6a3b3c396a)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 46(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 54(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 63(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 381 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 78 (top_tb))
	(_version vd0)
	(_time 1569843349418 2019.09.30 14:35:49)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 3c3f6a396a6a6b2b383d2e66683a693a3f3a34396a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1569843349507 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569843349508 2019.09.30 14:35:49)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 9a99cc959dccce8fc8958ec0c99d9e9ccc9d9a9fcc)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686019 33686018 33686018 33751554)
		(33686019 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751811)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1569843349511 2019.09.30 14:35:49)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 9a99cc95cecccd8d9e9b88c0ce9ccf9c999c929fcc)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1569843353147 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569843353148 2019.09.30 14:35:53)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code d2d0df80868486c780ddc68881d5d6d484d5d2d784)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686019 33686018 33686018 33751554)
		(33686019 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751811)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1569843353161 2019.09.30 14:35:53)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code e2e0efb1e5b4b5f5e6e3f0b8b6e4b7e4e1e4eae7b4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11297         1569843357942 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1569843357943 2019.09.30 14:35:57)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 8f8ed8818fd9db988b88dd819fd4da89d9888f888b89d9)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1569843358225 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569843358226 2019.09.30 14:35:58)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code a8a9f8fff6fefcbdfaa7bcf2fbafacaefeafa8adfe)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686019 33686018 33686018 33751554)
		(33686019 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751811)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1569843358229 2019.09.30 14:35:58)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code a8a9f8ffa5feffbfaca9baf2fcaefdaeabaea0adfe)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1191          1569843910892 rtl
(_unit VHDL (mux 0 12(rtl 0 31))
	(_version vd0)
	(_time 1569843910893 2019.09.30 14:45:10)
	(_source (\./../src/mux.vhd\))
	(_parameters tan)
	(_code 88da8f8785ded49ededb9dd3d18edc8f8d8f808edc)
	(_ent
		(_time 1569341529550)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MUX_Din0 1 0 16(_ent(_in))))
		(_port (_int MUX_Din1 1 0 17(_ent(_in))))
		(_port (_int MUX_Din2 1 0 18(_ent(_in))))
		(_port (_int MUX_Din3 1 0 19(_ent(_in))))
		(_port (_int MUX_Din4 1 0 20(_ent(_in))))
		(_port (_int MUX_Din5 1 0 21(_ent(_in))))
		(_port (_int MUX_Din6 1 0 22(_ent(_in))))
		(_port (_int MUX_Din7 1 0 23(_ent(_in))))
		(_port (_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1221          1569843911004 rtl
(_unit VHDL (reg 0 12(rtl 0 26))
	(_version vd0)
	(_time 1569843911005 2019.09.30 14:45:11)
	(_source (\./../src/reg.vhd\))
	(_parameters tan)
	(_code f6a5a7a6f5a1a5e1f0a4e3aca0f1f4f0f3f0f1f1f4)
	(_ent
		(_time 1569341529582)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port (_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port (_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port (_int REG_Dout 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3575          1569843911095 rtl
(_unit VHDL (ctrl 0 14(rtl 0 56))
	(_version vd0)
	(_time 1569843911096 2019.09.30 14:45:11)
	(_source (\./../src/f_ctrl.vhd\))
	(_parameters tan)
	(_code 53010451540505450054045d4708005500555054575451)
	(_ent
		(_time 1569341529465)
	)
	(_object
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_port (_int RST -1 0 18(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 21(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Din 0 0 21(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 1 0 22(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 25(_array -1 ((_to i 1 i 18)))))
		(_port (_int FlagV 2 0 25(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 29(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 3 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 4 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 5 0 32(_ent(_out))))
		(_port (_int CMD 5 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_A_CMD 6 0 36(_ent(_out))))
		(_port (_int REG_B_CMD 6 0 37(_ent(_out))))
		(_port (_int REG_C_CMD 6 0 38(_ent(_out))))
		(_port (_int REG_D_CMD 6 0 39(_ent(_out))))
		(_port (_int REG_E_CMD 6 0 40(_ent(_out))))
		(_port (_int REG_F_CMD 6 0 41(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 46(_array -1 ((_dto i 8 i 0)))))
		(_port (_int RST_COMP 7 0 46(_ent(_out))))
		(_port (_int Done -1 0 49(_ent(_out))))
		(_port (_int CTRL_Dout 1 0 50(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 57(_array -1 ((_to i 1 i 80)))))
		(_sig (_int current 8 0 57(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~7}~13 0 58(_array -1 ((_to i 0 i 7)))))
		(_sig (_int N_ADDR 9 0 58(_arch(_uni))))
		(_sig (_int C_ADDR 9 0 59(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~3}~13 0 60(_array -1 ((_to i 0 i 3)))))
		(_sig (_int LS 10 0 60(_arch(_uni))))
		(_sig (_int Logic_Jump -1 0 61(_arch(_uni))))
		(_sig (_int CNT_clk -1 0 62(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_prcs (_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(2)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 822           1569843911221 rtl
(_unit VHDL (flg 0 34(rtl 0 45))
	(_version vd0)
	(_time 1569843911222 2019.09.30 14:45:11)
	(_source (\./../src/flg.vhd\))
	(_parameters tan)
	(_code d0828282838783c6d783938a86d6d6d683d6d7d6d6)
	(_ent
		(_time 1569341529616)
	)
	(_object
		(_port (_int CLK -1 0 37(_ent(_in)(_event))))
		(_port (_int RST -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int Xin 0 0 39(_ent(_in))))
		(_port (_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3427          1569843911316 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1569843911317 2019.09.30 14:45:11)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code 2e7d792a2d792e392f7e68742b292c2878287a292c)
	(_ent
		(_time 1569341529646)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000001000000000000000000000000000000000000000000000000011"\))(3(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000100"\))(4(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00000001000000000000000000000000000000000000000000001000000000000000000000000110"\))(6(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000001000"\))(8(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001001"\))(9(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000001010"\))(10(_string \"00010000000000000000000000000000000000000000000000000000000000000000000000001011"\))(11(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001100"\))(12(_string \"01000000000000000000010000000000000000000000000000000000000000000000000000001101"\))(13(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000001110"\))(14(_string \"00000000000000000000000000000000000000000000000000010000000000000001000000010000"\))(15(_string \"00000001000000000000000000000000000000000000000000010000000000000000000000010100"\))(16(_string \"00000000000000000000000000000000000000000000000000000000000000000000011000010001"\))(17(_string \"00000000000000010000000100000000000000000000000000000000000000000000000000010011"\))(18(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010001"\))(19(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001110"\))(20(_string \"00000001000000000000000000000000000000000000000000000010000000000000000000010101"\))(21(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000010110"\))(22(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010111"\))(23(_string \"01000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__60(_arch 0 0 60(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 862           1569843911410 rtl
(_unit VHDL (cnt 0 12(rtl 0 22))
	(_version vd0)
	(_time 1569843911411 2019.09.30 14:45:11)
	(_source (\./../src/cnt.vhd\))
	(_parameters tan)
	(_code 8cdeda828adadc9a8edcc9d7d98a8f8ad98b888a8f)
	(_ent
		(_time 1569341529381)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in))))
		(_port (_int CNT_CMD -1 0 16(_ent(_in))))
		(_port (_int CNT_Flag -1 0 17(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(3)(4))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1533          1569843911488 rtl
(_unit VHDL (alu_s 0 16(rtl 0 29))
	(_version vd0)
	(_time 1569843911489 2019.09.30 14:45:11)
	(_source (\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code da888e88d88c8bcf8fdec9808adc89dddfdf8cddd9)
	(_ent
		(_time 1569341529678)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 0 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1 ((_dto i 15 i 0)))))
		(_port (_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port (_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port (_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port (_int ALU_Dout 1 0 23(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(3(3))(4)(5(d_15_0)))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment (_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment (_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11297         1569843911627 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1569843911628 2019.09.30 14:45:11)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 673435673631337063603569773c326131606760636131)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1698          1569843911641 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1569843911642 2019.09.30 14:45:11)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 76252477262022632423622c257172702071767320)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 46(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 54(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 63(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 381 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 78 (top_tb))
	(_version vd0)
	(_time 1569843911645 2019.09.30 14:45:11)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 76252477752021617277642c2270237075707e7320)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1569843911691 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569843911692 2019.09.30 14:45:11)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code a5f6f7f2f6f3f1b0f7aab1fff6a2a1a3f3a2a5a0f3)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686019 33686018 33686018 33751810)
		(33686019 33686018 33686018 33686274)
		(33686018 33686018 33686018 33751811)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1569843911695 2019.09.30 14:45:11)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code a5f6f7f2a5f3f2b2a1a4b7fff1a3f0a3a6a3ada0f3)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1569843914972 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569843914973 2019.09.30 14:45:14)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 76242177262022632479622c257172702071767320)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686019 33686018 33686018 33751810)
		(33686019 33686018 33686018 33686274)
		(33686018 33686018 33686018 33751811)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1569843914986 2019.09.30 14:45:14)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 86d4d18885d0d191828794dcd280d38085808e83d0)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11297         1569843919251 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1569843919252 2019.09.30 14:45:19)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 30616035666664273437623e206b653666373037343666)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1569843919566 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569843919567 2019.09.30 14:45:19)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 68393968363e3c7d3a677c323b6f6c6e3e6f686d3e)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686019 33686018 33686018 33751810)
		(33686019 33686018 33686018 33686274)
		(33686018 33686018 33686018 33751811)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1569843919570 2019.09.30 14:45:19)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 68393968653e3f7f6c697a323c6e3d6e6b6e606d3e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1191          1569844439467 rtl
(_unit VHDL (mux 0 12(rtl 0 31))
	(_version vd0)
	(_time 1569844439468 2019.09.30 14:53:59)
	(_source (\./../src/mux.vhd\))
	(_parameters tan)
	(_code 3b683b3f6c6d672d6d682e60623d6f3c3e3c333d6f)
	(_ent
		(_time 1569341529550)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MUX_Din0 1 0 16(_ent(_in))))
		(_port (_int MUX_Din1 1 0 17(_ent(_in))))
		(_port (_int MUX_Din2 1 0 18(_ent(_in))))
		(_port (_int MUX_Din3 1 0 19(_ent(_in))))
		(_port (_int MUX_Din4 1 0 20(_ent(_in))))
		(_port (_int MUX_Din5 1 0 21(_ent(_in))))
		(_port (_int MUX_Din6 1 0 22(_ent(_in))))
		(_port (_int MUX_Din7 1 0 23(_ent(_in))))
		(_port (_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1221          1569844439529 rtl
(_unit VHDL (reg 0 12(rtl 0 26))
	(_version vd0)
	(_time 1569844439530 2019.09.30 14:53:59)
	(_source (\./../src/reg.vhd\))
	(_parameters tan)
	(_code 792b2f78752e2a6e7f2b6c232f7e7b7f7c7f7e7e7b)
	(_ent
		(_time 1569341529582)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port (_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port (_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port (_int REG_Dout 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3575          1569844439652 rtl
(_unit VHDL (ctrl 0 14(rtl 0 56))
	(_version vd0)
	(_time 1569844439653 2019.09.30 14:53:59)
	(_source (\./../src/f_ctrl.vhd\))
	(_parameters tan)
	(_code f6a5a1a7f4a0a0e0a5f1a1f8e2ada5f0a5f0f5f1f2f1f4)
	(_ent
		(_time 1569341529465)
	)
	(_object
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_port (_int RST -1 0 18(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 21(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Din 0 0 21(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 1 0 22(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 25(_array -1 ((_to i 1 i 18)))))
		(_port (_int FlagV 2 0 25(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 29(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 3 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 4 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 5 0 32(_ent(_out))))
		(_port (_int CMD 5 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_A_CMD 6 0 36(_ent(_out))))
		(_port (_int REG_B_CMD 6 0 37(_ent(_out))))
		(_port (_int REG_C_CMD 6 0 38(_ent(_out))))
		(_port (_int REG_D_CMD 6 0 39(_ent(_out))))
		(_port (_int REG_E_CMD 6 0 40(_ent(_out))))
		(_port (_int REG_F_CMD 6 0 41(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 46(_array -1 ((_dto i 8 i 0)))))
		(_port (_int RST_COMP 7 0 46(_ent(_out))))
		(_port (_int Done -1 0 49(_ent(_out))))
		(_port (_int CTRL_Dout 1 0 50(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 57(_array -1 ((_to i 1 i 80)))))
		(_sig (_int current 8 0 57(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~7}~13 0 58(_array -1 ((_to i 0 i 7)))))
		(_sig (_int N_ADDR 9 0 58(_arch(_uni))))
		(_sig (_int C_ADDR 9 0 59(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~3}~13 0 60(_array -1 ((_to i 0 i 3)))))
		(_sig (_int LS 10 0 60(_arch(_uni))))
		(_sig (_int Logic_Jump -1 0 61(_arch(_uni))))
		(_sig (_int CNT_clk -1 0 62(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_prcs (_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(2)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 822           1569844439748 rtl
(_unit VHDL (flg 0 34(rtl 0 45))
	(_version vd0)
	(_time 1569844439749 2019.09.30 14:53:59)
	(_source (\./../src/flg.vhd\))
	(_parameters tan)
	(_code 54070757030307425307170e025252520752535252)
	(_ent
		(_time 1569341529616)
	)
	(_object
		(_port (_int CLK -1 0 37(_ent(_in)(_event))))
		(_port (_int RST -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int Xin 0 0 39(_ent(_in))))
		(_port (_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3427          1569844439842 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1569844439843 2019.09.30 14:53:59)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code b2e0e5e6e6e5b2a5b3e2f4e8b7b5b0b4e4b4e6b5b0)
	(_ent
		(_time 1569341529646)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000001000000000000000000000000000000000000000000000000011"\))(3(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000100"\))(4(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00000001000000000000000000000000000000000000000000001000000000000000000000000110"\))(6(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000001000"\))(8(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001001"\))(9(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000001010"\))(10(_string \"00010000000000000000000000000000000000000000000000000000000000000000000000001011"\))(11(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001100"\))(12(_string \"01000000000000000000010000000000000000000000000000000000000000000000000000001101"\))(13(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000001110"\))(14(_string \"00000000000000000000000000000000000000000000000000010000000000000001000000010000"\))(15(_string \"00000001000000000000000000000000000000000000000000010000000000000000000000010100"\))(16(_string \"00000000000000000000000000000000000000000000000000000000000000000000011000010001"\))(17(_string \"00000000000000010000000100000000000000000000000000000000000000000000000000010011"\))(18(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010001"\))(19(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001110"\))(20(_string \"00000001000000000000000000000000000000000000000000000010000000000000000000010101"\))(21(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000010110"\))(22(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010111"\))(23(_string \"01000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__60(_arch 0 0 60(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 862           1569844439935 rtl
(_unit VHDL (cnt 0 12(rtl 0 22))
	(_version vd0)
	(_time 1569844439936 2019.09.30 14:53:59)
	(_source (\./../src/cnt.vhd\))
	(_parameters tan)
	(_code 0f5c5a090c595f190d5f4a545a090c095a080b090c)
	(_ent
		(_time 1569341529381)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in))))
		(_port (_int CNT_CMD -1 0 16(_ent(_in))))
		(_port (_int CNT_Flag -1 0 17(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(3)(4))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1533          1569844440058 rtl
(_unit VHDL (alu_s 0 16(rtl 0 29))
	(_version vd0)
	(_time 1569844440059 2019.09.30 14:54:00)
	(_source (\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code 8cdfdb828cdadd99d9889fd6dc8adf8b8989da8b8f)
	(_ent
		(_time 1569341529678)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 0 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1 ((_dto i 15 i 0)))))
		(_port (_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port (_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port (_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port (_int ALU_Dout 1 0 23(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(3(3))(4)(5(d_15_0)))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment (_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment (_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11297         1569844440183 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1569844440184 2019.09.30 14:54:00)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 09580d0f565f5d1e0d0e5b0719525c0f5f0e090e0d0f5f)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1698          1569844440201 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1569844440202 2019.09.30 14:54:00)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 19481d1e464f4d0c4b4c0d434a1e1d1f4f1e191c4f)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 46(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 54(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 63(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 381 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 78 (top_tb))
	(_version vd0)
	(_time 1569844440205 2019.09.30 14:54:00)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 19481d1e154f4e0e1d180b434d1f4c1f1a1f111c4f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1569844440308 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569844440309 2019.09.30 14:54:00)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 86d78288d6d0d293d48992dcd5818280d0818683d0)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 33751555)
		(50529027 50529027 50529027 33751811)
		(33686018 33686018 33686018 33751811)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1569844440312 2019.09.30 14:54:00)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 86d7828885d0d191828794dcd280d38085808e83d0)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1569844444777 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569844444778 2019.09.30 14:54:04)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code fbfcfeabffadafeea9f4efa1a8fcfffdadfcfbfead)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 33751555)
		(50529027 50529027 50529027 33751811)
		(33686018 33686018 33686018 33751811)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1569844444790 2019.09.30 14:54:04)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 0b0c0d0d5c5d5c1c0f0a19515f0d5e0d080d030e5d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11297         1569844449165 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1569844449166 2019.09.30 14:54:09)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 22242526767476352625702c3279772474252225262474)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1569844449386 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569844449387 2019.09.30 14:54:09)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code fdfbfaadffaba9e8aff2e9a7aefaf9fbabfafdf8ab)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 33751555)
		(50529027 50529027 50529027 33751811)
		(33686018 33686018 33686018 33751811)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1569844449390 2019.09.30 14:54:09)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code fdfbfaadacabaaeaf9fcefa7a9fba8fbfefbf5f8ab)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1191          1570127199218 rtl
(_unit VHDL (mux 0 12(rtl 0 31))
	(_version vd0)
	(_time 1570127199219 2019.10.03 21:26:39)
	(_source (\./../src/mux.vhd\))
	(_parameters tan)
	(_code 48464e4b451e145e1e1b5d13114e1c4f4d4f404e1c)
	(_ent
		(_time 1569341529550)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MUX_Din0 1 0 16(_ent(_in))))
		(_port (_int MUX_Din1 1 0 17(_ent(_in))))
		(_port (_int MUX_Din2 1 0 18(_ent(_in))))
		(_port (_int MUX_Din3 1 0 19(_ent(_in))))
		(_port (_int MUX_Din4 1 0 20(_ent(_in))))
		(_port (_int MUX_Din5 1 0 21(_ent(_in))))
		(_port (_int MUX_Din6 1 0 22(_ent(_in))))
		(_port (_int MUX_Din7 1 0 23(_ent(_in))))
		(_port (_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1221          1570127199277 rtl
(_unit VHDL (reg 0 12(rtl 0 26))
	(_version vd0)
	(_time 1570127199278 2019.10.03 21:26:39)
	(_source (\./../src/reg.vhd\))
	(_parameters tan)
	(_code 77782776752024607125622d217075717271707075)
	(_ent
		(_time 1569341529582)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port (_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port (_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port (_int REG_Dout 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3575          1570127199315 rtl
(_unit VHDL (ctrl 0 14(rtl 0 56))
	(_version vd0)
	(_time 1570127199316 2019.10.03 21:26:39)
	(_source (\./../src/f_ctrl.vhd\))
	(_parameters tan)
	(_code a6a8f7f0a4f0f0b0f5a1f1a8b2fdf5a0f5a0a5a1a2a1a4)
	(_ent
		(_time 1569341529465)
	)
	(_object
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_port (_int RST -1 0 18(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 21(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Din 0 0 21(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 1 0 22(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 25(_array -1 ((_to i 1 i 18)))))
		(_port (_int FlagV 2 0 25(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 29(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 3 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 4 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 5 0 32(_ent(_out))))
		(_port (_int CMD 5 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_A_CMD 6 0 36(_ent(_out))))
		(_port (_int REG_B_CMD 6 0 37(_ent(_out))))
		(_port (_int REG_C_CMD 6 0 38(_ent(_out))))
		(_port (_int REG_D_CMD 6 0 39(_ent(_out))))
		(_port (_int REG_E_CMD 6 0 40(_ent(_out))))
		(_port (_int REG_F_CMD 6 0 41(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 46(_array -1 ((_dto i 8 i 0)))))
		(_port (_int RST_COMP 7 0 46(_ent(_out))))
		(_port (_int Done -1 0 49(_ent(_out))))
		(_port (_int CTRL_Dout 1 0 50(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 57(_array -1 ((_to i 1 i 80)))))
		(_sig (_int current 8 0 57(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~7}~13 0 58(_array -1 ((_to i 0 i 7)))))
		(_sig (_int N_ADDR 9 0 58(_arch(_uni))))
		(_sig (_int C_ADDR 9 0 59(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~3}~13 0 60(_array -1 ((_to i 0 i 3)))))
		(_sig (_int LS 10 0 60(_arch(_uni))))
		(_sig (_int Logic_Jump -1 0 61(_arch(_uni))))
		(_sig (_int CNT_clk -1 0 62(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_prcs (_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(2)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 822           1570127199350 rtl
(_unit VHDL (flg 0 34(rtl 0 45))
	(_version vd0)
	(_time 1570127199351 2019.10.03 21:26:39)
	(_source (\./../src/flg.vhd\))
	(_parameters tan)
	(_code c5cb9190939296d3c296869f93c3c3c396c3c2c3c3)
	(_ent
		(_time 1569341529616)
	)
	(_object
		(_port (_int CLK -1 0 37(_ent(_in)(_event))))
		(_port (_int RST -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int Xin 0 0 39(_ent(_in))))
		(_port (_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3427          1570127199380 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1570127199381 2019.10.03 21:26:39)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code e5eab5b6b6b2e5f2e4b5a3bfe0e2e7e3b3e3b1e2e7)
	(_ent
		(_time 1569341529646)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000001000000000000000000000000000000000000000000000000011"\))(3(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000100"\))(4(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00000001000000000000000000000000000000000000000000001000000000000000000000000110"\))(6(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000001000"\))(8(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001001"\))(9(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000001010"\))(10(_string \"00010000000000000000000000000000000000000000000000000000000000000000000000001011"\))(11(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001100"\))(12(_string \"01000000000000000000010000000000000000000000000000000000000000000000000000001101"\))(13(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000001110"\))(14(_string \"00000000000000000000000000000000000000000000000000010000000000000001000000010000"\))(15(_string \"00000001000000000000000000000000000000000000000000010000000000000000000000010100"\))(16(_string \"00000000000000000000000000000000000000000000000000000000000000000000011000010001"\))(17(_string \"00000000000000010000000100000000000000000000000000000000000000000000000000010011"\))(18(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010001"\))(19(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001110"\))(20(_string \"00000001000000000000000000000000000000000000000000000010000000000000000000010101"\))(21(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000010110"\))(22(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010111"\))(23(_string \"01000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__60(_arch 0 0 60(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 862           1570127199409 rtl
(_unit VHDL (cnt 0 12(rtl 0 22))
	(_version vd0)
	(_time 1570127199410 2019.10.03 21:26:39)
	(_source (\./../src/cnt.vhd\))
	(_parameters tan)
	(_code 040a5402555254120654415f510207025103000207)
	(_ent
		(_time 1569341529381)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in))))
		(_port (_int CNT_CMD -1 0 16(_ent(_in))))
		(_port (_int CNT_Flag -1 0 17(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(3)(4))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1533          1570127199438 rtl
(_unit VHDL (alu_s 0 16(rtl 0 29))
	(_version vd0)
	(_time 1570127199439 2019.10.03 21:26:39)
	(_source (\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code 232d71277375723676273079732570242626752420)
	(_ent
		(_time 1569341529678)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 0 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1 ((_dto i 15 i 0)))))
		(_port (_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port (_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port (_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port (_int ALU_Dout 1 0 23(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(3(3))(4)(5(d_15_0)))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment (_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment (_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11297         1570127199477 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570127199478 2019.10.03 21:26:39)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 424d1540161416554645104c5219174414454245464414)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1698          1570127199483 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1570127199484 2019.10.03 21:26:39)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 424d15401614165710175618114546441445424714)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 46(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 54(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 63(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 381 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 78 (top_tb))
	(_version vd0)
	(_time 1570127199487 2019.10.03 21:26:39)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 424d154045141555464350181644174441444a4714)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570127199520 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570127199521 2019.10.03 21:26:39)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 717e267026272564237e652b227675772776717427)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 33751555)
		(50529027 50529027 50529027 33751811)
		(33686018 33686018 33686018 33751811)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570127199527 2019.10.03 21:26:39)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 717e2670752726667570632b257724777277797427)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570127201268 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570127201269 2019.10.03 21:26:41)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 47494045161113521548531d144043411140474211)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 33751555)
		(50529027 50529027 50529027 33751811)
		(33686018 33686018 33686018 33751811)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570127201272 2019.10.03 21:26:41)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 47494045451110504346551d1341124144414f4211)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11297         1570127203293 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570127203294 2019.10.03 21:26:43)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 272971237671733023207529377c722171202720232171)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1570127203502 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570127203503 2019.10.03 21:26:43)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 020c550456545617500d1658510506045405020754)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 33751555)
		(50529027 50529027 50529027 33751811)
		(33686018 33686018 33686018 33751811)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570127203506 2019.10.03 21:26:43)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 020c550405545515060310585604570401040a0754)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1191          1570127811936 rtl
(_unit VHDL (mux 0 12(rtl 0 31))
	(_version vd0)
	(_time 1570127811937 2019.10.03 21:36:51)
	(_source (\./../src/mux.vhd\))
	(_parameters tan)
	(_code a7f4f7f1a5f1fbb1f1f4b2fcfea1f3a0a2a0afa1f3)
	(_ent
		(_time 1569341529550)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MUX_Din0 1 0 16(_ent(_in))))
		(_port (_int MUX_Din1 1 0 17(_ent(_in))))
		(_port (_int MUX_Din2 1 0 18(_ent(_in))))
		(_port (_int MUX_Din3 1 0 19(_ent(_in))))
		(_port (_int MUX_Din4 1 0 20(_ent(_in))))
		(_port (_int MUX_Din5 1 0 21(_ent(_in))))
		(_port (_int MUX_Din6 1 0 22(_ent(_in))))
		(_port (_int MUX_Din7 1 0 23(_ent(_in))))
		(_port (_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1221          1570127811969 rtl
(_unit VHDL (reg 0 12(rtl 0 26))
	(_version vd0)
	(_time 1570127811970 2019.10.03 21:36:51)
	(_source (\./../src/reg.vhd\))
	(_parameters tan)
	(_code d684d084d58185c1d084c38c80d1d4d0d3d0d1d1d4)
	(_ent
		(_time 1569341529582)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port (_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port (_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port (_int REG_Dout 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3575          1570127812002 rtl
(_unit VHDL (ctrl 0 14(rtl 0 56))
	(_version vd0)
	(_time 1570127812003 2019.10.03 21:36:52)
	(_source (\./../src/f_ctrl.vhd\))
	(_parameters tan)
	(_code f6a5f1a7f4a0a0e0a5f1a1f8e2ada5f0a5f0f5f1f2f1f4)
	(_ent
		(_time 1569341529465)
	)
	(_object
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_port (_int RST -1 0 18(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 21(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Din 0 0 21(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 1 0 22(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 25(_array -1 ((_to i 1 i 18)))))
		(_port (_int FlagV 2 0 25(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 29(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 3 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 4 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 5 0 32(_ent(_out))))
		(_port (_int CMD 5 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_A_CMD 6 0 36(_ent(_out))))
		(_port (_int REG_B_CMD 6 0 37(_ent(_out))))
		(_port (_int REG_C_CMD 6 0 38(_ent(_out))))
		(_port (_int REG_D_CMD 6 0 39(_ent(_out))))
		(_port (_int REG_E_CMD 6 0 40(_ent(_out))))
		(_port (_int REG_F_CMD 6 0 41(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 46(_array -1 ((_dto i 8 i 0)))))
		(_port (_int RST_COMP 7 0 46(_ent(_out))))
		(_port (_int Done -1 0 49(_ent(_out))))
		(_port (_int CTRL_Dout 1 0 50(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 57(_array -1 ((_to i 1 i 80)))))
		(_sig (_int current 8 0 57(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~7}~13 0 58(_array -1 ((_to i 0 i 7)))))
		(_sig (_int N_ADDR 9 0 58(_arch(_uni))))
		(_sig (_int C_ADDR 9 0 59(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~3}~13 0 60(_array -1 ((_to i 0 i 3)))))
		(_sig (_int LS 10 0 60(_arch(_uni))))
		(_sig (_int Logic_Jump -1 0 61(_arch(_uni))))
		(_sig (_int CNT_clk -1 0 62(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_prcs (_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(2)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 822           1570127812039 rtl
(_unit VHDL (flg 0 34(rtl 0 45))
	(_version vd0)
	(_time 1570127812040 2019.10.03 21:36:52)
	(_source (\./../src/flg.vhd\))
	(_parameters tan)
	(_code 15461612434246031246564f431313134613121313)
	(_ent
		(_time 1569341529616)
	)
	(_object
		(_port (_int CLK -1 0 37(_ent(_in)(_event))))
		(_port (_int RST -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int Xin 0 0 39(_ent(_in))))
		(_port (_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3427          1570127812069 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1570127812070 2019.10.03 21:36:52)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code 34663331666334233564726e313336326232603336)
	(_ent
		(_time 1569341529646)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000001000000000000000000000000000000000000000000000000011"\))(3(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000100"\))(4(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00000001000000000000000000000000000000000000000000001000000000000000000000000110"\))(6(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000001000"\))(8(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001001"\))(9(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000001010"\))(10(_string \"00010000000000000000000000000000000000000000000000000000000000000000000000001011"\))(11(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001100"\))(12(_string \"01000000000000000000010000000000000000000000000000000000000000000000000000001101"\))(13(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000001110"\))(14(_string \"00000000000000000000000000000000000000000000000000010000000000000001000000010000"\))(15(_string \"00000001000000000000000000000000000000000000000000010000000000000000000000010100"\))(16(_string \"00000000000000000000000000000000000000000000000000000000000000000000011000010001"\))(17(_string \"00000000000000010000000100000000000000000000000000000000000000000000000000010011"\))(18(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010001"\))(19(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001110"\))(20(_string \"00000001000000000000000000000000000000000000000000000010000000000000000000010101"\))(21(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000010110"\))(22(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010111"\))(23(_string \"01000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__60(_arch 0 0 60(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 862           1570127812100 rtl
(_unit VHDL (cnt 0 12(rtl 0 22))
	(_version vd0)
	(_time 1570127812101 2019.10.03 21:36:52)
	(_source (\./../src/cnt.vhd\))
	(_parameters tan)
	(_code 530055500505034551031608065550550654575550)
	(_ent
		(_time 1569341529381)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in))))
		(_port (_int CNT_CMD -1 0 16(_ent(_in))))
		(_port (_int CNT_Flag -1 0 17(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(3)(4))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1533          1570127812130 rtl
(_unit VHDL (alu_s 0 16(rtl 0 29))
	(_version vd0)
	(_time 1570127812131 2019.10.03 21:36:52)
	(_source (\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code 732077722325226626776029237520747676257470)
	(_ent
		(_time 1569341529678)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 0 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1 ((_dto i 15 i 0)))))
		(_port (_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port (_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port (_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port (_int ALU_Dout 1 0 23(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(3(3))(4)(5(d_15_0)))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment (_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment (_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11297         1570127812168 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570127812169 2019.10.03 21:36:52)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 92c0939dc6c4c6859695c09c82c9c794c49592959694c4)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1698          1570127812174 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1570127812175 2019.10.03 21:36:52)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code a1f3a0f6f6f7f5b4f3f4b5fbf2a6a5a7f7a6a1a4f7)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 46(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 54(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 63(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 381 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 78 (top_tb))
	(_version vd0)
	(_time 1570127812178 2019.10.03 21:36:52)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code a1f3a0f6a5f7f6b6a5a0b3fbf5a7f4a7a2a7a9a4f7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570127812210 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570127812211 2019.10.03 21:36:52)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code c193c094969795d493ced59b92c6c5c797c6c1c497)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 33751555)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751811)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570127812214 2019.10.03 21:36:52)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code c193c094c59796d6c5c0d39b95c794c7c2c7c9c497)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570127815841 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570127815842 2019.10.03 21:36:55)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code eabbedb9edbcbeffb8e5feb0b9edeeecbcedeaefbc)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 33751555)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751811)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570127815845 2019.10.03 21:36:55)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code f9a8fea9f5afaeeefdf8eba3adffacfffafff1fcaf)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11297         1570127817880 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570127817881 2019.10.03 21:36:57)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code e9b8bfbab6bfbdfeedeebbe7f9b2bcefbfeee9eeedefbf)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1570127818099 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570127818100 2019.10.03 21:36:58)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code c3929496969597d691ccd79990c4c7c595c4c3c695)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 33751555)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751811)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570127818103 2019.10.03 21:36:58)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code c3929496c59594d4c7c2d19997c596c5c0c5cbc695)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1191          1570128019710 rtl
(_unit VHDL (mux 0 12(rtl 0 31))
	(_version vd0)
	(_time 1570128019711 2019.10.03 21:40:19)
	(_source (\./../src/mux.vhd\))
	(_parameters tan)
	(_code 4d4a194e1c1b115b1b1e5816144b194a484a454b19)
	(_ent
		(_time 1569341529550)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MUX_Din0 1 0 16(_ent(_in))))
		(_port (_int MUX_Din1 1 0 17(_ent(_in))))
		(_port (_int MUX_Din2 1 0 18(_ent(_in))))
		(_port (_int MUX_Din3 1 0 19(_ent(_in))))
		(_port (_int MUX_Din4 1 0 20(_ent(_in))))
		(_port (_int MUX_Din5 1 0 21(_ent(_in))))
		(_port (_int MUX_Din6 1 0 22(_ent(_in))))
		(_port (_int MUX_Din7 1 0 23(_ent(_in))))
		(_port (_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1221          1570128019748 rtl
(_unit VHDL (reg 0 12(rtl 0 26))
	(_version vd0)
	(_time 1570128019749 2019.10.03 21:40:19)
	(_source (\./../src/reg.vhd\))
	(_parameters tan)
	(_code 6c6a6e6c3a3b3f7b6a3e79363a6b6e6a696a6b6b6e)
	(_ent
		(_time 1569341529582)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port (_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port (_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port (_int REG_Dout 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3575          1570128019791 rtl
(_unit VHDL (ctrl 0 14(rtl 0 56))
	(_version vd0)
	(_time 1570128019792 2019.10.03 21:40:19)
	(_source (\./../src/f_ctrl.vhd\))
	(_parameters tan)
	(_code 9b9c9895cdcdcd8dc89ccc958fc0c89dc89d989c9f9c99)
	(_ent
		(_time 1569341529465)
	)
	(_object
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_port (_int RST -1 0 18(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 21(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Din 0 0 21(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 1 0 22(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 25(_array -1 ((_to i 1 i 18)))))
		(_port (_int FlagV 2 0 25(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 29(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 3 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 4 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 5 0 32(_ent(_out))))
		(_port (_int CMD 5 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_A_CMD 6 0 36(_ent(_out))))
		(_port (_int REG_B_CMD 6 0 37(_ent(_out))))
		(_port (_int REG_C_CMD 6 0 38(_ent(_out))))
		(_port (_int REG_D_CMD 6 0 39(_ent(_out))))
		(_port (_int REG_E_CMD 6 0 40(_ent(_out))))
		(_port (_int REG_F_CMD 6 0 41(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 46(_array -1 ((_dto i 8 i 0)))))
		(_port (_int RST_COMP 7 0 46(_ent(_out))))
		(_port (_int Done -1 0 49(_ent(_out))))
		(_port (_int CTRL_Dout 1 0 50(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 57(_array -1 ((_to i 1 i 80)))))
		(_sig (_int current 8 0 57(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~7}~13 0 58(_array -1 ((_to i 0 i 7)))))
		(_sig (_int N_ADDR 9 0 58(_arch(_uni))))
		(_sig (_int C_ADDR 9 0 59(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~3}~13 0 60(_array -1 ((_to i 0 i 3)))))
		(_sig (_int LS 10 0 60(_arch(_uni))))
		(_sig (_int Logic_Jump -1 0 61(_arch(_uni))))
		(_sig (_int CNT_clk -1 0 62(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_prcs (_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(2)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 822           1570128019834 rtl
(_unit VHDL (flg 0 34(rtl 0 45))
	(_version vd0)
	(_time 1570128019835 2019.10.03 21:40:19)
	(_source (\./../src/flg.vhd\))
	(_parameters tan)
	(_code cacdcc9fc89d99dccd9989909ccccccc99cccdcccc)
	(_ent
		(_time 1569341529616)
	)
	(_object
		(_port (_int CLK -1 0 37(_ent(_in)(_event))))
		(_port (_int RST -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int Xin 0 0 39(_ent(_in))))
		(_port (_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3525          1570128019870 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1570128019871 2019.10.03 21:40:19)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code e9efebbab6bee9fee8b9afb3eceeebefbfefbdeeeb)
	(_ent
		(_time 1569341529646)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000001000000000000000000000000000000000000000000000000011"\))(3(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000100"\))(4(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00000001000000000000000000000000000000000000000000001000000000000000000000000110"\))(6(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000001000"\))(8(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001001"\))(9(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000001010"\))(10(_string \"00010000000000000000000000000000000000000000000000000000000000000000000000001011"\))(11(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001100"\))(12(_string \"01000000000000000000010000000000000000000000000000000000000000000000000000001101"\))(13(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000001110"\))(14(_string \"00000000000000000000000000000000000000000000000000010000000000000001000000010000"\))(15(_string \"00000001000000000000000000000000000000000000000000010000000000000000000000010100"\))(16(_string \"00000000000000000000000000000000000000000000000000000000000000000000011000010001"\))(17(_string \"00000000000000010000000100000000000000000000000000000000000000000000000000010011"\))(18(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010001"\))(19(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001110"\))(20(_string \"00000001000000000000000000000000000000000000000000000010000000000000000000010101"\))(21(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000010110"\))(22(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010111"\))(23(_string \"01000000000000000000000000000000000000000000000000000000000000000010000000011000"\))(24(_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__60(_arch 0 0 60(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 862           1570128019905 rtl
(_unit VHDL (cnt 0 12(rtl 0 22))
	(_version vd0)
	(_time 1570128019906 2019.10.03 21:40:19)
	(_source (\./../src/cnt.vhd\))
	(_parameters tan)
	(_code 080f0a0e555e581e0a584d535d0e0b0e5d0f0c0e0b)
	(_ent
		(_time 1569341529381)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in))))
		(_port (_int CNT_CMD -1 0 16(_ent(_in))))
		(_port (_int CNT_Flag -1 0 17(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(3)(4))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1533          1570128019940 rtl
(_unit VHDL (alu_s 0 16(rtl 0 29))
	(_version vd0)
	(_time 1570128019941 2019.10.03 21:40:19)
	(_source (\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code 37303732636166226233246d673164303232613034)
	(_ent
		(_time 1569341529678)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 0 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1 ((_dto i 15 i 0)))))
		(_port (_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port (_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port (_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port (_int ALU_Dout 1 0 23(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(3(3))(4)(5(d_15_0)))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment (_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment (_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11297         1570128019985 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570128019986 2019.10.03 21:40:19)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 666063663630327162613468763d336030616661626030)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1698          1570128019991 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1570128019992 2019.10.03 21:40:19)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 66606366363032733433723c356162603061666330)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 46(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 54(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 63(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 381 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 78 (top_tb))
	(_version vd0)
	(_time 1570128019995 2019.10.03 21:40:19)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 66606366653031716267743c3260336065606e6330)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570128020035 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570128020036 2019.10.03 21:40:20)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 9593909ac6c3c180c79a81cfc6929193c3929590c3)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 33751555)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751811)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570128020039 2019.10.03 21:40:20)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 9593909a95c3c282919487cfc193c09396939d90c3)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570128021525 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570128021526 2019.10.03 21:40:21)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 6167626136373574336e753b326665673766616437)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 33751555)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751811)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570128021529 2019.10.03 21:40:21)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 61676261653736766560733b356734676267696437)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11297         1570128024363 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570128024364 2019.10.03 21:40:24)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 7d787b7c7f2b296a797a2f736d26287b2b7a7d7a797b2b)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1570128024569 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570128024570 2019.10.03 21:40:24)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 484d4f4a161e1c5d1a475c121b4f4c4e1e4f484d1e)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 33751555)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751811)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570128024573 2019.10.03 21:40:24)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 484d4f4a451e1f5f4c495a121c4e1d4e4b4e404d1e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1191          1570128814828 rtl
(_unit VHDL (mux 0 12(rtl 0 31))
	(_version vd0)
	(_time 1570128814829 2019.10.03 21:53:34)
	(_source (\./../src/mux.vhd\))
	(_parameters tan)
	(_code 4247144145141e54141157191b44164547454a4416)
	(_ent
		(_time 1569341529550)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MUX_Din0 1 0 16(_ent(_in))))
		(_port (_int MUX_Din1 1 0 17(_ent(_in))))
		(_port (_int MUX_Din2 1 0 18(_ent(_in))))
		(_port (_int MUX_Din3 1 0 19(_ent(_in))))
		(_port (_int MUX_Din4 1 0 20(_ent(_in))))
		(_port (_int MUX_Din5 1 0 21(_ent(_in))))
		(_port (_int MUX_Din6 1 0 22(_ent(_in))))
		(_port (_int MUX_Din7 1 0 23(_ent(_in))))
		(_port (_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1221          1570128814857 rtl
(_unit VHDL (reg 0 12(rtl 0 26))
	(_version vd0)
	(_time 1570128814858 2019.10.03 21:53:34)
	(_source (\./../src/reg.vhd\))
	(_parameters tan)
	(_code 51555152550602465703440b075653575457565653)
	(_ent
		(_time 1569341529582)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port (_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port (_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port (_int REG_Dout 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3575          1570128814891 rtl
(_unit VHDL (ctrl 0 14(rtl 0 56))
	(_version vd0)
	(_time 1570128814892 2019.10.03 21:53:34)
	(_source (\./../src/f_ctrl.vhd\))
	(_parameters tan)
	(_code 8085818f84d6d696d387d78e94dbd386d3868387848782)
	(_ent
		(_time 1569341529465)
	)
	(_object
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_port (_int RST -1 0 18(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 21(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Din 0 0 21(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 1 0 22(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 25(_array -1 ((_to i 1 i 18)))))
		(_port (_int FlagV 2 0 25(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 29(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 3 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 4 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 5 0 32(_ent(_out))))
		(_port (_int CMD 5 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_A_CMD 6 0 36(_ent(_out))))
		(_port (_int REG_B_CMD 6 0 37(_ent(_out))))
		(_port (_int REG_C_CMD 6 0 38(_ent(_out))))
		(_port (_int REG_D_CMD 6 0 39(_ent(_out))))
		(_port (_int REG_E_CMD 6 0 40(_ent(_out))))
		(_port (_int REG_F_CMD 6 0 41(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 46(_array -1 ((_dto i 8 i 0)))))
		(_port (_int RST_COMP 7 0 46(_ent(_out))))
		(_port (_int Done -1 0 49(_ent(_out))))
		(_port (_int CTRL_Dout 1 0 50(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 57(_array -1 ((_to i 1 i 80)))))
		(_sig (_int current 8 0 57(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~7}~13 0 58(_array -1 ((_to i 0 i 7)))))
		(_sig (_int N_ADDR 9 0 58(_arch(_uni))))
		(_sig (_int C_ADDR 9 0 59(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~3}~13 0 60(_array -1 ((_to i 0 i 3)))))
		(_sig (_int LS 10 0 60(_arch(_uni))))
		(_sig (_int Logic_Jump -1 0 61(_arch(_uni))))
		(_sig (_int CNT_clk -1 0 62(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_prcs (_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(2)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 822           1570128814927 rtl
(_unit VHDL (flg 0 34(rtl 0 45))
	(_version vd0)
	(_time 1570128814928 2019.10.03 21:53:34)
	(_source (\./../src/flg.vhd\))
	(_parameters tan)
	(_code 9f9a9b909ac8cc8998ccdcc5c9999999cc99989999)
	(_ent
		(_time 1569341529616)
	)
	(_object
		(_port (_int CLK -1 0 37(_ent(_in)(_event))))
		(_port (_int RST -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int Xin 0 0 39(_ent(_in))))
		(_port (_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3525          1570128814957 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1570128814958 2019.10.03 21:53:34)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code bfbbbfebbfe8bfa8beeff9e5bab8bdb9e9b9ebb8bd)
	(_ent
		(_time 1569341529646)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000001000000000000000000000000000000000000000000000000011"\))(3(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000100"\))(4(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00000001000000000000000000000000000000000000000000001000000000000000000000000110"\))(6(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000001000"\))(8(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001001"\))(9(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000001010"\))(10(_string \"00010000000000000000000000000000000000000000000000000000000000000000000000001011"\))(11(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001100"\))(12(_string \"01000000000000000000010000000000000000000000000000000000000000000000000000001101"\))(13(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000001110"\))(14(_string \"00000000000000000000000000000000000000000000000000010000000000000001000000010000"\))(15(_string \"00000001000000000000000000000000000000000000000000010000000000000000000000010100"\))(16(_string \"00000000000000000000000000000000000000000000000000000000000000000000011000010001"\))(17(_string \"00000000000000010000000100000000000000000000000000000000000000000000000000010011"\))(18(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010001"\))(19(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001110"\))(20(_string \"00000001000000000000000000000000000000000000000000000010000000000000000000010101"\))(21(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000010110"\))(22(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010111"\))(23(_string \"01000000000000000000000000000000000000000000000000000000000000000010000000011000"\))(24(_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__60(_arch 0 0 60(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 862           1570128814988 rtl
(_unit VHDL (cnt 0 12(rtl 0 22))
	(_version vd0)
	(_time 1570128814989 2019.10.03 21:53:34)
	(_source (\./../src/cnt.vhd\))
	(_parameters tan)
	(_code dedbdf8cde888ec8dc8e9b858bd8ddd88bd9dad8dd)
	(_ent
		(_time 1569341529381)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in))))
		(_port (_int CNT_CMD -1 0 16(_ent(_in))))
		(_port (_int CNT_Flag -1 0 17(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(4)(3))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1533          1570128815017 rtl
(_unit VHDL (alu_s 0 16(rtl 0 29))
	(_version vd0)
	(_time 1570128815018 2019.10.03 21:53:35)
	(_source (\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code fdf8feadfaabace8a8f9eea7adfbaefaf8f8abfafe)
	(_ent
		(_time 1569341529678)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 0 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1 ((_dto i 15 i 0)))))
		(_port (_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port (_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port (_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port (_int ALU_Dout 1 0 23(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(5(d_15_0))(3(3))(4))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment (_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment (_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11297         1570128815055 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570128815056 2019.10.03 21:53:35)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 1c181b1b194a480b181b4e120c47491a4a1b1c1b181a4a)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1698          1570128815061 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1570128815062 2019.10.03 21:53:35)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 1c181b1b194a48094e4908464f1b181a4a1b1c194a)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 46(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 54(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 63(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 381 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 78 (top_tb))
	(_version vd0)
	(_time 1570128815065 2019.10.03 21:53:35)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 1c181b1b4a4a4b0b181d0e46481a491a1f1a14194a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570128815098 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570128815099 2019.10.03 21:53:35)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 4b4f4c494f1d1f5e19445f11184c4f4d1d4c4b4e1d)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751811)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570128815102 2019.10.03 21:53:35)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 4b4f4c491c1d1c5c4f4a59111f4d1e4d484d434e1d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570128816977 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570128816978 2019.10.03 21:53:36)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 9e9acb919dc8ca8bcc918ac4cd999a98c8999e9bc8)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751811)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570128816981 2019.10.03 21:53:36)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 9e9acb91cec8c9899a9f8cc4ca98cb989d98969bc8)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11297         1570128819695 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570128819696 2019.10.03 21:53:39)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 3d3e3c383f6b692a393a6f332d66683b6b3a3d3a393b6b)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1570128819941 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570128819942 2019.10.03 21:53:39)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 37343532666163226538236d643033316130373261)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751811)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570128819945 2019.10.03 21:53:39)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 37343532356160203336256d6331623134313f3261)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1191          1570129169489 rtl
(_unit VHDL (mux 0 12(rtl 0 31))
	(_version vd0)
	(_time 1570129169490 2019.10.03 21:59:29)
	(_source (\./../src/mux.vhd\))
	(_parameters tan)
	(_code a2ada4f4a5f4feb4f4f1b7f9fba4f6a5a7a5aaa4f6)
	(_ent
		(_time 1569341529550)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MUX_Din0 1 0 16(_ent(_in))))
		(_port (_int MUX_Din1 1 0 17(_ent(_in))))
		(_port (_int MUX_Din2 1 0 18(_ent(_in))))
		(_port (_int MUX_Din3 1 0 19(_ent(_in))))
		(_port (_int MUX_Din4 1 0 20(_ent(_in))))
		(_port (_int MUX_Din5 1 0 21(_ent(_in))))
		(_port (_int MUX_Din6 1 0 22(_ent(_in))))
		(_port (_int MUX_Din7 1 0 23(_ent(_in))))
		(_port (_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1221          1570129169526 rtl
(_unit VHDL (reg 0 12(rtl 0 26))
	(_version vd0)
	(_time 1570129169527 2019.10.03 21:59:29)
	(_source (\./../src/reg.vhd\))
	(_parameters tan)
	(_code c1cf9194c59692d6c793d49b97c6c3c7c4c7c6c6c3)
	(_ent
		(_time 1569341529582)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port (_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port (_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port (_int REG_Dout 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3575          1570129169568 rtl
(_unit VHDL (ctrl 0 14(rtl 0 56))
	(_version vd0)
	(_time 1570129169569 2019.10.03 21:59:29)
	(_source (\./../src/f_ctrl.vhd\))
	(_parameters tan)
	(_code f0ffa1a1f4a6a6e6a3f7a7fee4aba3f6a3f6f3f7f4f7f2)
	(_ent
		(_time 1569341529465)
	)
	(_object
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_port (_int RST -1 0 18(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 21(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Din 0 0 21(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 1 0 22(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 25(_array -1 ((_to i 1 i 18)))))
		(_port (_int FlagV 2 0 25(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 29(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 3 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 4 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 5 0 32(_ent(_out))))
		(_port (_int CMD 5 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_A_CMD 6 0 36(_ent(_out))))
		(_port (_int REG_B_CMD 6 0 37(_ent(_out))))
		(_port (_int REG_C_CMD 6 0 38(_ent(_out))))
		(_port (_int REG_D_CMD 6 0 39(_ent(_out))))
		(_port (_int REG_E_CMD 6 0 40(_ent(_out))))
		(_port (_int REG_F_CMD 6 0 41(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 46(_array -1 ((_dto i 8 i 0)))))
		(_port (_int RST_COMP 7 0 46(_ent(_out))))
		(_port (_int Done -1 0 49(_ent(_out))))
		(_port (_int CTRL_Dout 1 0 50(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 57(_array -1 ((_to i 1 i 80)))))
		(_sig (_int current 8 0 57(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~7}~13 0 58(_array -1 ((_to i 0 i 7)))))
		(_sig (_int N_ADDR 9 0 58(_arch(_uni))))
		(_sig (_int C_ADDR 9 0 59(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~3}~13 0 60(_array -1 ((_to i 0 i 3)))))
		(_sig (_int LS 10 0 60(_arch(_uni))))
		(_sig (_int Logic_Jump -1 0 61(_arch(_uni))))
		(_sig (_int CNT_clk -1 0 62(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_prcs (_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(2)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 822           1570129169611 rtl
(_unit VHDL (flg 0 34(rtl 0 45))
	(_version vd0)
	(_time 1570129169612 2019.10.03 21:59:29)
	(_source (\./../src/flg.vhd\))
	(_parameters tan)
	(_code 1f104a181a484c09184c5c45491919194c19181919)
	(_ent
		(_time 1569341529616)
	)
	(_object
		(_port (_int CLK -1 0 37(_ent(_in)(_event))))
		(_port (_int RST -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int Xin 0 0 39(_ent(_in))))
		(_port (_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3525          1570129169645 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1570129169646 2019.10.03 21:59:29)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code 3e306f3b3d693e293f6e78643b393c3868386a393c)
	(_ent
		(_time 1569341529646)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000001000000000000000000000000000000000000000000000000011"\))(3(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000100"\))(4(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00000001000000000000000000000000000000000000000000001000000000000000000000000110"\))(6(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000001000"\))(8(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001001"\))(9(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000001010"\))(10(_string \"00010000000000000000000000000000000000000000000000000000000000000000000000001011"\))(11(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001100"\))(12(_string \"01000000000000000000010000000000000000000000000000000000000000000000000000001101"\))(13(_string \"00100000000000000000000000000000000000000000000000000000010000000000000000001110"\))(14(_string \"00000000000000000000000000000000000000000000000000010000000000000001000000010000"\))(15(_string \"00000001000000000000000000000000000000000000000000010000000000000000000000010100"\))(16(_string \"00000000000000000000000000000000000000000000000000000000000000000000011000010001"\))(17(_string \"00000000000000010000000100000000000000000000000000000000000000000000000000010011"\))(18(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010001"\))(19(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001110"\))(20(_string \"00000001000000000000000000000000000000000000000000000010000000000000000000010101"\))(21(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000010110"\))(22(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010111"\))(23(_string \"01000000000000000000000000000000000000000000000000000000000000000010000000011000"\))(24(_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__60(_arch 0 0 60(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 862           1570129169683 rtl
(_unit VHDL (cnt 0 12(rtl 0 22))
	(_version vd0)
	(_time 1570129169684 2019.10.03 21:59:29)
	(_source (\./../src/cnt.vhd\))
	(_parameters tan)
	(_code 5d520d5e5c0b0d4b5f0d1806085b5e5b085a595b5e)
	(_ent
		(_time 1569341529381)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in))))
		(_port (_int CNT_CMD -1 0 16(_ent(_in))))
		(_port (_int CNT_Flag -1 0 17(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(4)(3))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1533          1570129169720 rtl
(_unit VHDL (alu_s 0 16(rtl 0 29))
	(_version vd0)
	(_time 1570129169721 2019.10.03 21:59:29)
	(_source (\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code 8c83de828cdadd99d9889fd6dc8adf8b8989da8b8f)
	(_ent
		(_time 1569341529678)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 0 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1 ((_dto i 15 i 0)))))
		(_port (_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port (_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port (_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port (_int ALU_Dout 1 0 23(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(5(d_15_0))(3(3))(4))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment (_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment (_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11297         1570129169765 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570129169766 2019.10.03 21:59:29)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code bbb5ecefbfedefacbfbce9b5abe0eebdedbcbbbcbfbded)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1698          1570129169771 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1570129169772 2019.10.03 21:59:29)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code bbb5ecefbfedefaee9eeafe1e8bcbfbdedbcbbbeed)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 46(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 54(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 63(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 381 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 78 (top_tb))
	(_version vd0)
	(_time 1570129169775 2019.10.03 21:59:29)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code bbb5ecefecedecacbfbaa9e1efbdeebdb8bdb3beed)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570129169814 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570129169815 2019.10.03 21:59:29)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code eae4bdb9edbcbeffb8e5feb0b9edeeecbcedeaefbc)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751811)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570129169818 2019.10.03 21:59:29)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code eae4bdb9bebcbdfdeeebf8b0beecbfece9ece2efbc)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1191          1570129172417 rtl
(_unit VHDL (mux 0 12(rtl 0 31))
	(_version vd0)
	(_time 1570129172418 2019.10.03 21:59:32)
	(_source (\./../src/mux.vhd\))
	(_parameters tan)
	(_code 0c5b5f0b5a5a501a5a5f1957550a580b090b040a58)
	(_ent
		(_time 1569341529550)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MUX_Din0 1 0 16(_ent(_in))))
		(_port (_int MUX_Din1 1 0 17(_ent(_in))))
		(_port (_int MUX_Din2 1 0 18(_ent(_in))))
		(_port (_int MUX_Din3 1 0 19(_ent(_in))))
		(_port (_int MUX_Din4 1 0 20(_ent(_in))))
		(_port (_int MUX_Din5 1 0 21(_ent(_in))))
		(_port (_int MUX_Din6 1 0 22(_ent(_in))))
		(_port (_int MUX_Din7 1 0 23(_ent(_in))))
		(_port (_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1221          1570129172448 rtl
(_unit VHDL (reg 0 12(rtl 0 26))
	(_version vd0)
	(_time 1570129172449 2019.10.03 21:59:32)
	(_source (\./../src/reg.vhd\))
	(_parameters tan)
	(_code 2b7d2e2f7c7c783c2d793e717d2c292d2e2d2c2c29)
	(_ent
		(_time 1569341529582)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port (_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port (_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port (_int REG_Dout 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3575          1570129172486 rtl
(_unit VHDL (ctrl 0 14(rtl 0 56))
	(_version vd0)
	(_time 1570129172487 2019.10.03 21:59:32)
	(_source (\./../src/f_ctrl.vhd\))
	(_parameters tan)
	(_code 5a0d5e580f0c0c4c095d0d544e01095c095c595d5e5d58)
	(_ent
		(_time 1569341529465)
	)
	(_object
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_port (_int RST -1 0 18(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 21(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Din 0 0 21(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 1 0 22(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 25(_array -1 ((_to i 1 i 18)))))
		(_port (_int FlagV 2 0 25(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 29(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 3 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 4 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 5 0 32(_ent(_out))))
		(_port (_int CMD 5 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_A_CMD 6 0 36(_ent(_out))))
		(_port (_int REG_B_CMD 6 0 37(_ent(_out))))
		(_port (_int REG_C_CMD 6 0 38(_ent(_out))))
		(_port (_int REG_D_CMD 6 0 39(_ent(_out))))
		(_port (_int REG_E_CMD 6 0 40(_ent(_out))))
		(_port (_int REG_F_CMD 6 0 41(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 46(_array -1 ((_dto i 8 i 0)))))
		(_port (_int RST_COMP 7 0 46(_ent(_out))))
		(_port (_int Done -1 0 49(_ent(_out))))
		(_port (_int CTRL_Dout 1 0 50(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 57(_array -1 ((_to i 1 i 80)))))
		(_sig (_int current 8 0 57(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~7}~13 0 58(_array -1 ((_to i 0 i 7)))))
		(_sig (_int N_ADDR 9 0 58(_arch(_uni))))
		(_sig (_int C_ADDR 9 0 59(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~3}~13 0 60(_array -1 ((_to i 0 i 3)))))
		(_sig (_int LS 10 0 60(_arch(_uni))))
		(_sig (_int Logic_Jump -1 0 61(_arch(_uni))))
		(_sig (_int CNT_clk -1 0 62(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_prcs (_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(2)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 822           1570129172523 rtl
(_unit VHDL (flg 0 34(rtl 0 45))
	(_version vd0)
	(_time 1570129172524 2019.10.03 21:59:32)
	(_source (\./../src/flg.vhd\))
	(_parameters tan)
	(_code 792e7878232e2a6f7e2a3a232f7f7f7f2a7f7e7f7f)
	(_ent
		(_time 1569341529616)
	)
	(_object
		(_port (_int CLK -1 0 37(_ent(_in)(_event))))
		(_port (_int RST -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int Xin 0 0 39(_ent(_in))))
		(_port (_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3525          1570129172553 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1570129172554 2019.10.03 21:59:32)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code 98ce9d97c6cf988f99c8dec29d9f9a9ece9ecc9f9a)
	(_ent
		(_time 1569341529646)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000001000000000000000000000000000000000000000000000000011"\))(3(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000100"\))(4(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00000001000000000000000000000000000000000000000000001000000000000000000000000110"\))(6(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000001000"\))(8(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001001"\))(9(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000001010"\))(10(_string \"00010000000000000000000000000000000000000000000000000000000000000000000000001011"\))(11(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001100"\))(12(_string \"01000000000000000000010000000000000000000000000000000000000000000000000000001101"\))(13(_string \"00100000000000000000000000000000000000000000000000000000010000000000000000001110"\))(14(_string \"00000000000000000000000000000000000000000000000000010000000000000001000000010000"\))(15(_string \"00000001000000000000000000000000000000000000000000010000000000000000000000010100"\))(16(_string \"00000000000000000000000000000000000000000000000000000000000000000000011000010001"\))(17(_string \"00000000000000010000000100000000000000000000000000000000000000000000000000010011"\))(18(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010001"\))(19(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001110"\))(20(_string \"00000001000000000000000000000000000000000000000000000010000000000000000000010101"\))(21(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000010110"\))(22(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010111"\))(23(_string \"01000000000000000000000000000000000000000000000000000000000000000010000000011000"\))(24(_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__60(_arch 0 0 60(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 862           1570129172589 rtl
(_unit VHDL (cnt 0 12(rtl 0 22))
	(_version vd0)
	(_time 1570129172590 2019.10.03 21:59:32)
	(_source (\./../src/cnt.vhd\))
	(_parameters tan)
	(_code b8efbcece5eee8aebae8fde3edbebbbeedbfbcbebb)
	(_ent
		(_time 1569341529381)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in))))
		(_port (_int CNT_CMD -1 0 16(_ent(_in))))
		(_port (_int CNT_Flag -1 0 17(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(4)(3))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1533          1570129172620 rtl
(_unit VHDL (alu_s 0 16(rtl 0 29))
	(_version vd0)
	(_time 1570129172621 2019.10.03 21:59:32)
	(_source (\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code d780d185838186c282d3c48d87d184d0d2d281d0d4)
	(_ent
		(_time 1569341529678)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 0 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1 ((_dto i 15 i 0)))))
		(_port (_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port (_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port (_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port (_int ALU_Dout 1 0 23(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(5(d_15_0))(3(3))(4))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment (_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment (_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11297         1570129172659 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570129172660 2019.10.03 21:59:32)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 06500a005650521102015408165d530050010601020050)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1698          1570129172665 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1570129172666 2019.10.03 21:59:32)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 06500a00565052135453125c550102005001060350)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 46(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 54(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 63(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 381 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 78 (top_tb))
	(_version vd0)
	(_time 1570129172669 2019.10.03 21:59:32)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 06500a00055051110207145c5200530005000e0350)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570129172700 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570129172701 2019.10.03 21:59:32)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 2573292176737130772a317f762221237322252073)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751811)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570129172704 2019.10.03 21:59:32)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 25732921257372322124377f7123702326232d2073)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1191          1570129176000 rtl
(_unit VHDL (mux 0 12(rtl 0 31))
	(_version vd0)
	(_time 1570129176001 2019.10.03 21:59:35)
	(_source (\./../src/mux.vhd\))
	(_parameters tan)
	(_code 1642471015404a004045034d4f10421113111e1042)
	(_ent
		(_time 1569341529550)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MUX_Din0 1 0 16(_ent(_in))))
		(_port (_int MUX_Din1 1 0 17(_ent(_in))))
		(_port (_int MUX_Din2 1 0 18(_ent(_in))))
		(_port (_int MUX_Din3 1 0 19(_ent(_in))))
		(_port (_int MUX_Din4 1 0 20(_ent(_in))))
		(_port (_int MUX_Din5 1 0 21(_ent(_in))))
		(_port (_int MUX_Din6 1 0 22(_ent(_in))))
		(_port (_int MUX_Din7 1 0 23(_ent(_in))))
		(_port (_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1221          1570129176031 rtl
(_unit VHDL (reg 0 12(rtl 0 26))
	(_version vd0)
	(_time 1570129176032 2019.10.03 21:59:36)
	(_source (\./../src/reg.vhd\))
	(_parameters tan)
	(_code 35603230356266223367206f633237333033323237)
	(_ent
		(_time 1569341529582)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port (_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port (_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port (_int REG_Dout 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3575          1570129176064 rtl
(_unit VHDL (ctrl 0 14(rtl 0 56))
	(_version vd0)
	(_time 1570129176065 2019.10.03 21:59:36)
	(_source (\./../src/f_ctrl.vhd\))
	(_parameters tan)
	(_code 54005256540202420753035a400f075207525753505356)
	(_ent
		(_time 1569341529465)
	)
	(_object
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_port (_int RST -1 0 18(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 21(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Din 0 0 21(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 1 0 22(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 25(_array -1 ((_to i 1 i 18)))))
		(_port (_int FlagV 2 0 25(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 29(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 3 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 4 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 5 0 32(_ent(_out))))
		(_port (_int CMD 5 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_A_CMD 6 0 36(_ent(_out))))
		(_port (_int REG_B_CMD 6 0 37(_ent(_out))))
		(_port (_int REG_C_CMD 6 0 38(_ent(_out))))
		(_port (_int REG_D_CMD 6 0 39(_ent(_out))))
		(_port (_int REG_E_CMD 6 0 40(_ent(_out))))
		(_port (_int REG_F_CMD 6 0 41(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 46(_array -1 ((_dto i 8 i 0)))))
		(_port (_int RST_COMP 7 0 46(_ent(_out))))
		(_port (_int Done -1 0 49(_ent(_out))))
		(_port (_int CTRL_Dout 1 0 50(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 57(_array -1 ((_to i 1 i 80)))))
		(_sig (_int current 8 0 57(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~7}~13 0 58(_array -1 ((_to i 0 i 7)))))
		(_sig (_int N_ADDR 9 0 58(_arch(_uni))))
		(_sig (_int C_ADDR 9 0 59(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~3}~13 0 60(_array -1 ((_to i 0 i 3)))))
		(_sig (_int LS 10 0 60(_arch(_uni))))
		(_sig (_int Logic_Jump -1 0 61(_arch(_uni))))
		(_sig (_int CNT_clk -1 0 62(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_prcs (_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(2)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 822           1570129176100 rtl
(_unit VHDL (flg 0 34(rtl 0 45))
	(_version vd0)
	(_time 1570129176101 2019.10.03 21:59:36)
	(_source (\./../src/flg.vhd\))
	(_parameters tan)
	(_code 732770722324206574203029257575752075747575)
	(_ent
		(_time 1569341529616)
	)
	(_object
		(_port (_int CLK -1 0 37(_ent(_in)(_event))))
		(_port (_int RST -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int Xin 0 0 39(_ent(_in))))
		(_port (_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3525          1570129176129 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1570129176130 2019.10.03 21:59:36)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code 93c6949cc6c4938492c3d5c996949195c595c79491)
	(_ent
		(_time 1569341529646)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000001000000000000000000000000000000000000000000000000011"\))(3(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000100"\))(4(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00000001000000000000000000000000000000000000000000001000000000000000000000000110"\))(6(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000001000"\))(8(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001001"\))(9(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000001010"\))(10(_string \"00010000000000000000000000000000000000000000000000000000000000000000000000001011"\))(11(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001100"\))(12(_string \"01000000000000000000010000000000000000000000000000000000000000000000000000001101"\))(13(_string \"00100000000000000000000000000000000000000000000000000000010000000000000000001110"\))(14(_string \"00000000000000000000000000000000000000000000000000010000000000000001000000010000"\))(15(_string \"00000001000000000000000000000000000000000000000000010000000000000000000000010100"\))(16(_string \"00000000000000000000000000000000000000000000000000000000000000000000011000010001"\))(17(_string \"00000000000000010000000100000000000000000000000000000000000000000000000000010011"\))(18(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010001"\))(19(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001110"\))(20(_string \"00000001000000000000000000000000000000000000000000000010000000000000000000010101"\))(21(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000010110"\))(22(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010111"\))(23(_string \"01000000000000000000000000000000000000000000000000000000000000000010000000011000"\))(24(_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__60(_arch 0 0 60(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 862           1570129176159 rtl
(_unit VHDL (cnt 0 12(rtl 0 22))
	(_version vd0)
	(_time 1570129176160 2019.10.03 21:59:36)
	(_source (\./../src/cnt.vhd\))
	(_parameters tan)
	(_code b2e6b4e6e5e4e2a4b0e2f7e9e7b4b1b4e7b5b6b4b1)
	(_ent
		(_time 1569341529381)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in))))
		(_port (_int CNT_CMD -1 0 16(_ent(_in))))
		(_port (_int CNT_Flag -1 0 17(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(4)(3))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1533          1570129176189 rtl
(_unit VHDL (alu_s 0 16(rtl 0 29))
	(_version vd0)
	(_time 1570129176190 2019.10.03 21:59:36)
	(_source (\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code d185d583838780c484d5c28b81d782d6d4d487d6d2)
	(_ent
		(_time 1569341529678)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 0 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1 ((_dto i 15 i 0)))))
		(_port (_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port (_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port (_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port (_int ALU_Dout 1 0 23(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(5(d_15_0))(3(3))(4))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment (_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment (_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11297         1570129176227 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570129176228 2019.10.03 21:59:36)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code f0a5f1a0a6a6a4e7f4f7a2fee0aba5f6a6f7f0f7f4f6a6)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1698          1570129176234 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1570129176235 2019.10.03 21:59:36)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 00550206565654155255145a530704065607000556)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 46(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 54(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 63(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 381 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 78 (top_tb))
	(_version vd0)
	(_time 1570129176238 2019.10.03 21:59:36)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 00550206055657170401125a540655060306080556)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570129176276 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570129176277 2019.10.03 21:59:36)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 1f4a1d181f494b0a4d100b454c181b1949181f1a49)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751811)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570129176280 2019.10.03 21:59:36)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 1f4a1d184c4948081b1e0d454b194a191c19171a49)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570129178111 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570129178112 2019.10.03 21:59:38)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 5306035006050746015c4709005457550554535605)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751811)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570129178115 2019.10.03 21:59:38)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 5306035055050444575241090755065550555b5605)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11297         1570129181744 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570129181745 2019.10.03 21:59:41)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 7c282a7d792a286b787b2e726c27297a2a7b7c7b787a2a)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1570129181957 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570129181958 2019.10.03 21:59:41)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 57030054060103420558430d045053510150575201)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751811)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570129181961 2019.10.03 21:59:41)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 57030054550100405356450d0351025154515f5201)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1191          1570130855034 rtl
(_unit VHDL (mux 0 12(rtl 0 31))
	(_version vd0)
	(_time 1570130855035 2019.10.03 22:27:35)
	(_source (\./../src/mux.vhd\))
	(_parameters tan)
	(_code cdce9a999c9b91db9b9ed89694cb99cac8cac5cb99)
	(_ent
		(_time 1569341529550)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MUX_Din0 1 0 16(_ent(_in))))
		(_port (_int MUX_Din1 1 0 17(_ent(_in))))
		(_port (_int MUX_Din2 1 0 18(_ent(_in))))
		(_port (_int MUX_Din3 1 0 19(_ent(_in))))
		(_port (_int MUX_Din4 1 0 20(_ent(_in))))
		(_port (_int MUX_Din5 1 0 21(_ent(_in))))
		(_port (_int MUX_Din6 1 0 22(_ent(_in))))
		(_port (_int MUX_Din7 1 0 23(_ent(_in))))
		(_port (_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1221          1570130855067 rtl
(_unit VHDL (reg 0 12(rtl 0 26))
	(_version vd0)
	(_time 1570130855068 2019.10.03 22:27:35)
	(_source (\./../src/reg.vhd\))
	(_parameters tan)
	(_code eceeedbfbabbbffbeabef9b6baebeeeae9eaebebee)
	(_ent
		(_time 1569341529582)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port (_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port (_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port (_int REG_Dout 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3575          1570130855104 rtl
(_unit VHDL (ctrl 0 14(rtl 0 56))
	(_version vd0)
	(_time 1570130855105 2019.10.03 22:27:35)
	(_source (\./../src/f_ctrl.vhd\))
	(_parameters tan)
	(_code 0b080c0c5d5d5d1d580c5c051f50580d580d080c0f0c09)
	(_ent
		(_time 1569341529465)
	)
	(_object
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_port (_int RST -1 0 18(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 21(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Din 0 0 21(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 1 0 22(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 25(_array -1 ((_to i 1 i 18)))))
		(_port (_int FlagV 2 0 25(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 29(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 3 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 4 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 5 0 32(_ent(_out))))
		(_port (_int CMD 5 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_A_CMD 6 0 36(_ent(_out))))
		(_port (_int REG_B_CMD 6 0 37(_ent(_out))))
		(_port (_int REG_C_CMD 6 0 38(_ent(_out))))
		(_port (_int REG_D_CMD 6 0 39(_ent(_out))))
		(_port (_int REG_E_CMD 6 0 40(_ent(_out))))
		(_port (_int REG_F_CMD 6 0 41(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 46(_array -1 ((_dto i 8 i 0)))))
		(_port (_int RST_COMP 7 0 46(_ent(_out))))
		(_port (_int Done -1 0 49(_ent(_out))))
		(_port (_int CTRL_Dout 1 0 50(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 57(_array -1 ((_to i 1 i 80)))))
		(_sig (_int current 8 0 57(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~7}~13 0 58(_array -1 ((_to i 0 i 7)))))
		(_sig (_int N_ADDR 9 0 58(_arch(_uni))))
		(_sig (_int C_ADDR 9 0 59(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~3}~13 0 60(_array -1 ((_to i 0 i 3)))))
		(_sig (_int LS 10 0 60(_arch(_uni))))
		(_sig (_int Logic_Jump -1 0 61(_arch(_uni))))
		(_sig (_int CNT_clk -1 0 62(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_prcs (_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(2)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 822           1570130855142 rtl
(_unit VHDL (flg 0 34(rtl 0 45))
	(_version vd0)
	(_time 1570130855143 2019.10.03 22:27:35)
	(_source (\./../src/flg.vhd\))
	(_parameters tan)
	(_code 3a39383f386d692c3d6979606c3c3c3c693c3d3c3c)
	(_ent
		(_time 1569341529616)
	)
	(_object
		(_port (_int CLK -1 0 37(_ent(_in)(_event))))
		(_port (_int RST -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int Xin 0 0 39(_ent(_in))))
		(_port (_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3525          1570130855172 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1570130855173 2019.10.03 22:27:35)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code 595b5f5a060e594e58091f035c5e5b5f0f5f0d5e5b)
	(_ent
		(_time 1569341529646)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000001000000000000000000000000000000000000000000000000011"\))(3(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000100"\))(4(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00000001000000000000000000000000000000000000000000001000000000000000000000000110"\))(6(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000001000"\))(8(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001001"\))(9(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000001010"\))(10(_string \"00010000000000000000000000000000000000000000000000000000000000000000000000001011"\))(11(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001100"\))(12(_string \"01000000000000000000010000000000000000000000000000000000000000000000000000001101"\))(13(_string \"00100000000000000000000000000000000000000000000000000000010000000000000000001110"\))(14(_string \"00000000000000000000000000000000000000000000000000010000000000000001000000010000"\))(15(_string \"00000001000000000000000000000000000000000000000000010000000000000000000000010100"\))(16(_string \"00000000000000000000000000000000000000000000000000000000000000000000011000010001"\))(17(_string \"00000000000000010000000100000000000000000000000000000000000000000000000000010011"\))(18(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010001"\))(19(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001110"\))(20(_string \"00000001000000000000000000000000000000000000000000000010000000000000000000010101"\))(21(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000010110"\))(22(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010111"\))(23(_string \"01000000000000000000000000000000000000000000000000000000000000000010000000011000"\))(24(_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__60(_arch 0 0 60(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 862           1570130855205 rtl
(_unit VHDL (cnt 0 12(rtl 0 22))
	(_version vd0)
	(_time 1570130855206 2019.10.03 22:27:35)
	(_source (\./../src/cnt.vhd\))
	(_parameters tan)
	(_code 797a7e78252f296f7b293c222c7f7a7f2c7e7d7f7a)
	(_ent
		(_time 1569341529381)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in))))
		(_port (_int CNT_CMD -1 0 16(_ent(_in))))
		(_port (_int CNT_Flag -1 0 17(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(4)(3))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1533          1570130855235 rtl
(_unit VHDL (alu_s 0 16(rtl 0 29))
	(_version vd0)
	(_time 1570130855236 2019.10.03 22:27:35)
	(_source (\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code 989b9d97c3cec98dcd9c8bc2c89ecb9f9d9dce9f9b)
	(_ent
		(_time 1569341529678)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 0 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1 ((_dto i 15 i 0)))))
		(_port (_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port (_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port (_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port (_int ALU_Dout 1 0 23(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(5(d_15_0))(3(3))(4))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment (_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment (_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11297         1570130855274 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570130855275 2019.10.03 22:27:35)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code b7b5b7e3e6e1e3a0b3b0e5b9a7ece2b1e1b0b7b0b3b1e1)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1698          1570130855280 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1570130855281 2019.10.03 22:27:35)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code b7b5b7e3e6e1e3a2e5e2a3ede4b0b3b1e1b0b7b2e1)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 46(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 54(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 63(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 381 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 78 (top_tb))
	(_version vd0)
	(_time 1570130855284 2019.10.03 22:27:35)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code b7b5b7e3b5e1e0a0b3b6a5ede3b1e2b1b4b1bfb2e1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570130855315 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570130855316 2019.10.03 22:27:35)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code e6e4e6b5b6b0b2f3b4e9f2bcb5e1e2e0b0e1e6e3b0)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 33686275 33686018)
		(33686018 33686018 33686018 33751811)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570130855319 2019.10.03 22:27:35)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code e6e4e6b5e5b0b1f1e2e7f4bcb2e0b3e0e5e0eee3b0)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570130857409 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570130857410 2019.10.03 22:27:37)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 1416441346424001461b004e471310124213141142)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 33686275 33686018)
		(33686018 33686018 33686018 33751811)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570130857413 2019.10.03 22:27:37)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 14164413154243031015064e4012411217121c1142)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11297         1570130860213 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570130860214 2019.10.03 22:27:40)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 01000d07565755160506530f115a540757060106050757)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1570130860392 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570130860393 2019.10.03 22:27:40)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code bcbdb0e8b9eae8a9eeb3a8e6efbbb8baeabbbcb9ea)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 33686275 33686018)
		(33686018 33686018 33686018 33751811)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570130860396 2019.10.03 22:27:40)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code bcbdb0e8eaeaebabb8bdaee6e8bae9babfbab4b9ea)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1191          1570131369387 rtl
(_unit VHDL (mux 0 12(rtl 0 31))
	(_version vd0)
	(_time 1570131369388 2019.10.03 22:36:09)
	(_source (\./../src/mux.vhd\))
	(_parameters tan)
	(_code f5f1f2a4f5a3a9e3a3a6e0aeacf3a1f2f0f2fdf3a1)
	(_ent
		(_time 1569341529550)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MUX_Din0 1 0 16(_ent(_in))))
		(_port (_int MUX_Din1 1 0 17(_ent(_in))))
		(_port (_int MUX_Din2 1 0 18(_ent(_in))))
		(_port (_int MUX_Din3 1 0 19(_ent(_in))))
		(_port (_int MUX_Din4 1 0 20(_ent(_in))))
		(_port (_int MUX_Din5 1 0 21(_ent(_in))))
		(_port (_int MUX_Din6 1 0 22(_ent(_in))))
		(_port (_int MUX_Din7 1 0 23(_ent(_in))))
		(_port (_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1221          1570131369425 rtl
(_unit VHDL (reg 0 12(rtl 0 26))
	(_version vd0)
	(_time 1570131369426 2019.10.03 22:36:09)
	(_source (\./../src/reg.vhd\))
	(_parameters tan)
	(_code 232675272574703425713679752421252625242421)
	(_ent
		(_time 1569341529582)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port (_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port (_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port (_int REG_Dout 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3575          1570131369466 rtl
(_unit VHDL (ctrl 0 14(rtl 0 56))
	(_version vd0)
	(_time 1570131369467 2019.10.03 22:36:09)
	(_source (\./../src/f_ctrl.vhd\))
	(_parameters tan)
	(_code 43471440441515551044144d5718104510454044474441)
	(_ent
		(_time 1569341529465)
	)
	(_object
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_port (_int RST -1 0 18(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 21(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Din 0 0 21(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 1 0 22(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 25(_array -1 ((_to i 1 i 18)))))
		(_port (_int FlagV 2 0 25(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 29(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 3 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 4 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 5 0 32(_ent(_out))))
		(_port (_int CMD 5 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_A_CMD 6 0 36(_ent(_out))))
		(_port (_int REG_B_CMD 6 0 37(_ent(_out))))
		(_port (_int REG_C_CMD 6 0 38(_ent(_out))))
		(_port (_int REG_D_CMD 6 0 39(_ent(_out))))
		(_port (_int REG_E_CMD 6 0 40(_ent(_out))))
		(_port (_int REG_F_CMD 6 0 41(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 46(_array -1 ((_dto i 8 i 0)))))
		(_port (_int RST_COMP 7 0 46(_ent(_out))))
		(_port (_int Done -1 0 49(_ent(_out))))
		(_port (_int CTRL_Dout 1 0 50(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 57(_array -1 ((_to i 1 i 80)))))
		(_sig (_int current 8 0 57(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~7}~13 0 58(_array -1 ((_to i 0 i 7)))))
		(_sig (_int N_ADDR 9 0 58(_arch(_uni))))
		(_sig (_int C_ADDR 9 0 59(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~3}~13 0 60(_array -1 ((_to i 0 i 3)))))
		(_sig (_int LS 10 0 60(_arch(_uni))))
		(_sig (_int Logic_Jump -1 0 61(_arch(_uni))))
		(_sig (_int CNT_clk -1 0 62(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_prcs (_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(2)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 822           1570131369511 rtl
(_unit VHDL (flg 0 34(rtl 0 45))
	(_version vd0)
	(_time 1570131369512 2019.10.03 22:36:09)
	(_source (\./../src/flg.vhd\))
	(_parameters tan)
	(_code 727620732325216475213128247474742174757474)
	(_ent
		(_time 1569341529616)
	)
	(_object
		(_port (_int CLK -1 0 37(_ent(_in)(_event))))
		(_port (_int RST -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int Xin 0 0 39(_ent(_in))))
		(_port (_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3329          1570131369546 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1570131369547 2019.10.03 22:36:09)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code 9194c79ec6c6918690c3d7cb94969397c797c59693)
	(_ent
		(_time 1569341529646)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000001000000000000000000000000000000000000000000000000011"\))(3(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000100"\))(4(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00000001000000000000000000000000000000000000000000001000000000000000000000000110"\))(6(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000001000"\))(8(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001001"\))(9(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000001010"\))(10(_string \"00010000000000000000000000000000000000000000000000000000000000000000000000001011"\))(11(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001100"\))(12(_string \"01000000000000000000010000000000000000000000000000000000000000000000000000001101"\))(13(_string \"00100000000000000000000000000000000000000000000000000000010000000000000000001110"\))(14(_string \"00000000000000000000000000000000000000000000000000010000000000000001000000010000"\))(15(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000010100"\))(16(_string \"00000000000000000000000000000000000000000000000000000000000000000000011000010001"\))(17(_string \"00000000000000010000000100000000000000000000000000000000000000000000000000010011"\))(18(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010001"\))(19(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001110"\))(20(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010101"\))(21(_string \"01000000000000000000000000000000000000000000000000000000000000000010000000010110"\))(22(_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 862           1570131369580 rtl
(_unit VHDL (cnt 0 12(rtl 0 22))
	(_version vd0)
	(_time 1570131369581 2019.10.03 22:36:09)
	(_source (\./../src/cnt.vhd\))
	(_parameters tan)
	(_code c0c49795959690d6c290859b95c6c3c695c7c4c6c3)
	(_ent
		(_time 1569341529381)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in))))
		(_port (_int CNT_CMD -1 0 16(_ent(_in))))
		(_port (_int CNT_Flag -1 0 17(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(4)(3))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1533          1570131369617 rtl
(_unit VHDL (alu_s 0 16(rtl 0 29))
	(_version vd0)
	(_time 1570131369618 2019.10.03 22:36:09)
	(_source (\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code dfdb8a8dda898eca8adbcc858fd98cd8dada89d8dc)
	(_ent
		(_time 1569341529678)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 0 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1 ((_dto i 15 i 0)))))
		(_port (_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port (_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port (_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port (_int ALU_Dout 1 0 23(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(5(d_15_0))(3(3))(4))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment (_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment (_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11297         1570131369664 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570131369665 2019.10.03 22:36:09)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 0e0b5f080d585a190a095c001e555b0858090e090a0858)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1698          1570131369670 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1570131369671 2019.10.03 22:36:09)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 0e0b5f080d585a1b5c5b1a545d090a0858090e0b58)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 46(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 54(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 63(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 381 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 78 (top_tb))
	(_version vd0)
	(_time 1570131369674 2019.10.03 22:36:09)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 0e0b5f085e5859190a0f1c545a085b080d08060b58)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570131369712 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570131369713 2019.10.03 22:36:09)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 3d386c383f6b69286f3229676e3a393b6b3a3d386b)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 33686275 33686018)
		(33686018 33686018 33686018 33751811)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570131369716 2019.10.03 22:36:09)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 3d386c386c6b6a2a393c2f67693b683b3e3b35386b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1191          1570131390729 rtl
(_unit VHDL (mux 0 12(rtl 0 31))
	(_version vd0)
	(_time 1570131390730 2019.10.03 22:36:30)
	(_source (\./../src/mux.vhd\))
	(_parameters tan)
	(_code 545a0056550208420207410f0d52005351535c5200)
	(_ent
		(_time 1569341529550)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MUX_Din0 1 0 16(_ent(_in))))
		(_port (_int MUX_Din1 1 0 17(_ent(_in))))
		(_port (_int MUX_Din2 1 0 18(_ent(_in))))
		(_port (_int MUX_Din3 1 0 19(_ent(_in))))
		(_port (_int MUX_Din4 1 0 20(_ent(_in))))
		(_port (_int MUX_Din5 1 0 21(_ent(_in))))
		(_port (_int MUX_Din6 1 0 22(_ent(_in))))
		(_port (_int MUX_Din7 1 0 23(_ent(_in))))
		(_port (_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1221          1570131390759 rtl
(_unit VHDL (reg 0 12(rtl 0 26))
	(_version vd0)
	(_time 1570131390760 2019.10.03 22:36:30)
	(_source (\./../src/reg.vhd\))
	(_parameters tan)
	(_code 747b7675752327637226612e227376727172737376)
	(_ent
		(_time 1569341529582)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port (_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port (_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port (_int REG_Dout 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3575          1570131390792 rtl
(_unit VHDL (ctrl 0 14(rtl 0 56))
	(_version vd0)
	(_time 1570131390793 2019.10.03 22:36:30)
	(_source (\./../src/f_ctrl.vhd\))
	(_parameters tan)
	(_code 939d909d94c5c585c094c49d87c8c095c0959094979491)
	(_ent
		(_time 1569341529465)
	)
	(_object
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_port (_int RST -1 0 18(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 21(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Din 0 0 21(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 1 0 22(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 25(_array -1 ((_to i 1 i 18)))))
		(_port (_int FlagV 2 0 25(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 29(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 3 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 4 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 5 0 32(_ent(_out))))
		(_port (_int CMD 5 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_A_CMD 6 0 36(_ent(_out))))
		(_port (_int REG_B_CMD 6 0 37(_ent(_out))))
		(_port (_int REG_C_CMD 6 0 38(_ent(_out))))
		(_port (_int REG_D_CMD 6 0 39(_ent(_out))))
		(_port (_int REG_E_CMD 6 0 40(_ent(_out))))
		(_port (_int REG_F_CMD 6 0 41(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 46(_array -1 ((_dto i 8 i 0)))))
		(_port (_int RST_COMP 7 0 46(_ent(_out))))
		(_port (_int Done -1 0 49(_ent(_out))))
		(_port (_int CTRL_Dout 1 0 50(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 57(_array -1 ((_to i 1 i 80)))))
		(_sig (_int current 8 0 57(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~7}~13 0 58(_array -1 ((_to i 0 i 7)))))
		(_sig (_int N_ADDR 9 0 58(_arch(_uni))))
		(_sig (_int C_ADDR 9 0 59(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~3}~13 0 60(_array -1 ((_to i 0 i 3)))))
		(_sig (_int LS 10 0 60(_arch(_uni))))
		(_sig (_int Logic_Jump -1 0 61(_arch(_uni))))
		(_sig (_int CNT_clk -1 0 62(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_prcs (_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(2)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 822           1570131390828 rtl
(_unit VHDL (flg 0 34(rtl 0 45))
	(_version vd0)
	(_time 1570131390829 2019.10.03 22:36:30)
	(_source (\./../src/flg.vhd\))
	(_parameters tan)
	(_code c2ccc497939591d4c591819894c4c4c491c4c5c4c4)
	(_ent
		(_time 1569341529616)
	)
	(_object
		(_port (_int CLK -1 0 37(_ent(_in)(_event))))
		(_port (_int RST -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int Xin 0 0 39(_ent(_in))))
		(_port (_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3329          1570131390856 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1570131390857 2019.10.03 22:36:30)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code d1ded3838686d1c6d083978bd4d6d3d787d785d6d3)
	(_ent
		(_time 1569341529646)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000001000000000000000000000000000000000000000000000000011"\))(3(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000100"\))(4(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00000001000000000000000000000000000000000000000000001000000000000000000000000110"\))(6(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000001000"\))(8(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001001"\))(9(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000001010"\))(10(_string \"00010000000000000000000000000000000000000000000000000000000000000000000000001011"\))(11(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001100"\))(12(_string \"01000000000000000000010000000000000000000000000000000000000000000000000000001101"\))(13(_string \"00100000000000000000000000000000000000000000000000000000010000000000000000001110"\))(14(_string \"00000000000000000000000000000000000000000000000000010000000000000001000000010000"\))(15(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000010100"\))(16(_string \"00000000000000000000000000000000000000000000000000000000000000000000011000010001"\))(17(_string \"00000000000000010000000100000000000000000000000000000000000000000000000000010011"\))(18(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010001"\))(19(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001110"\))(20(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010101"\))(21(_string \"01000000000000000000000000000000000000000000000000000000000000000010000000010110"\))(22(_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 862           1570131390885 rtl
(_unit VHDL (cnt 0 12(rtl 0 22))
	(_version vd0)
	(_time 1570131390886 2019.10.03 22:36:30)
	(_source (\./../src/cnt.vhd\))
	(_parameters tan)
	(_code f1fff2a1a5a7a1e7f3a1b4aaa4f7f2f7a4f6f5f7f2)
	(_ent
		(_time 1569341529381)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in))))
		(_port (_int CNT_CMD -1 0 16(_ent(_in))))
		(_port (_int CNT_Flag -1 0 17(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(4)(3))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1533          1570131390914 rtl
(_unit VHDL (alu_s 0 16(rtl 0 29))
	(_version vd0)
	(_time 1570131390915 2019.10.03 22:36:30)
	(_source (\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code 101e1017434641054514034a401643171515461713)
	(_ent
		(_time 1569341529678)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 0 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1 ((_dto i 15 i 0)))))
		(_port (_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port (_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port (_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port (_int ALU_Dout 1 0 23(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(5(d_15_0))(3(3))(4))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment (_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment (_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11297         1570131390951 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570131390952 2019.10.03 22:36:30)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 2f202a2b2f797b382b287d213f747a2979282f282b2979)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1698          1570131390957 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1570131390958 2019.10.03 22:36:30)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 3f303a3a3f696b2a6d6a2b656c383b3969383f3a69)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 46(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 54(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 63(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 381 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 78 (top_tb))
	(_version vd0)
	(_time 1570131390961 2019.10.03 22:36:30)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 3f303a3a6c6968283b3e2d656b396a393c39373a69)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570131390993 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570131390994 2019.10.03 22:36:30)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 5e515b5d5d080a4b0c514a040d595a5808595e5b08)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 33686275 33686018)
		(33686018 33686018 33686018 33751811)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570131390997 2019.10.03 22:36:30)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 5e515b5d0e0809495a5f4c040a580b585d58565b08)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570131393236 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570131393237 2019.10.03 22:36:33)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 28277d2c767e7c3d7a273c727b2f2c2e7e2f282d7e)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 33686275 33686018)
		(33686018 33686018 33686018 33751811)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570131393240 2019.10.03 22:36:33)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 28277d2c257e7f3f2c293a727c2e7d2e2b2e202d7e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11297         1570131395681 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570131395682 2019.10.03 22:36:35)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code ada3aafaaffbf9baa9aaffa3bdf6f8abfbaaadaaa9abfb)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1570131396013 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570131396014 2019.10.03 22:36:36)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code f6f8f6a6a6a0a2e3a4f9e2aca5f1f2f0a0f1f6f3a0)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 33686275 33686018)
		(33686018 33686018 33686018 33751811)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570131396017 2019.10.03 22:36:36)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code f6f8f6a6f5a0a1e1f2f7e4aca2f0a3f0f5f0fef3a0)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1191          1570131609660 rtl
(_unit VHDL (mux 0 12(rtl 0 31))
	(_version vd0)
	(_time 1570131609661 2019.10.03 22:40:09)
	(_source (\./../src/mux.vhd\))
	(_parameters tan)
	(_code 8edcdd81ded8d298d8dd9bd5d788da898b898688da)
	(_ent
		(_time 1569341529550)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MUX_Din0 1 0 16(_ent(_in))))
		(_port (_int MUX_Din1 1 0 17(_ent(_in))))
		(_port (_int MUX_Din2 1 0 18(_ent(_in))))
		(_port (_int MUX_Din3 1 0 19(_ent(_in))))
		(_port (_int MUX_Din4 1 0 20(_ent(_in))))
		(_port (_int MUX_Din5 1 0 21(_ent(_in))))
		(_port (_int MUX_Din6 1 0 22(_ent(_in))))
		(_port (_int MUX_Din7 1 0 23(_ent(_in))))
		(_port (_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1221          1570131609698 rtl
(_unit VHDL (reg 0 12(rtl 0 26))
	(_version vd0)
	(_time 1570131609699 2019.10.03 22:40:09)
	(_source (\./../src/reg.vhd\))
	(_parameters tan)
	(_code adfea8fafcfafebaabffb8f7fbaaafaba8abaaaaaf)
	(_ent
		(_time 1569341529582)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port (_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port (_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port (_int REG_Dout 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3575          1570131609740 rtl
(_unit VHDL (ctrl 0 14(rtl 0 56))
	(_version vd0)
	(_time 1570131609741 2019.10.03 22:40:09)
	(_source (\./../src/f_ctrl.vhd\))
	(_parameters tan)
	(_code dc8ed88f8b8a8aca8fdb8bd2c8878fda8fdadfdbd8dbde)
	(_ent
		(_time 1569341529465)
	)
	(_object
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_port (_int RST -1 0 18(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 21(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Din 0 0 21(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 1 0 22(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 25(_array -1 ((_to i 1 i 18)))))
		(_port (_int FlagV 2 0 25(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 29(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 3 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 4 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 5 0 32(_ent(_out))))
		(_port (_int CMD 5 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_A_CMD 6 0 36(_ent(_out))))
		(_port (_int REG_B_CMD 6 0 37(_ent(_out))))
		(_port (_int REG_C_CMD 6 0 38(_ent(_out))))
		(_port (_int REG_D_CMD 6 0 39(_ent(_out))))
		(_port (_int REG_E_CMD 6 0 40(_ent(_out))))
		(_port (_int REG_F_CMD 6 0 41(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 46(_array -1 ((_dto i 8 i 0)))))
		(_port (_int RST_COMP 7 0 46(_ent(_out))))
		(_port (_int Done -1 0 49(_ent(_out))))
		(_port (_int CTRL_Dout 1 0 50(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 57(_array -1 ((_to i 1 i 80)))))
		(_sig (_int current 8 0 57(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~7}~13 0 58(_array -1 ((_to i 0 i 7)))))
		(_sig (_int N_ADDR 9 0 58(_arch(_uni))))
		(_sig (_int C_ADDR 9 0 59(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~3}~13 0 60(_array -1 ((_to i 0 i 3)))))
		(_sig (_int LS 10 0 60(_arch(_uni))))
		(_sig (_int Logic_Jump -1 0 61(_arch(_uni))))
		(_sig (_int CNT_clk -1 0 62(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_prcs (_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(2)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 822           1570131609784 rtl
(_unit VHDL (flg 0 34(rtl 0 45))
	(_version vd0)
	(_time 1570131609785 2019.10.03 22:40:09)
	(_source (\./../src/flg.vhd\))
	(_parameters tan)
	(_code 0b59050d0a5c581d0c5848515d0d0d0d580d0c0d0d)
	(_ent
		(_time 1569341529616)
	)
	(_object
		(_port (_int CLK -1 0 37(_ent(_in)(_event))))
		(_port (_int RST -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int Xin 0 0 39(_ent(_in))))
		(_port (_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3329          1570131609819 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1570131609820 2019.10.03 22:40:09)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code 2a79202e2d7d2a3d2b786c702f2d282c7c2c7e2d28)
	(_ent
		(_time 1569341529646)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000001000000000000000000000000000000000000000000000000011"\))(3(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000100"\))(4(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00000001000000000000000000000000000000000000000000001000000000000000000000000110"\))(6(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000001000"\))(8(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001001"\))(9(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000001010"\))(10(_string \"00010000000000000000000000000000000000000000000000000000000000000000000000001011"\))(11(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001100"\))(12(_string \"01000000000000000000010000000000000000000000000000000000000000000000000000001101"\))(13(_string \"00100000000000000000000000000000000000000000000000000000010000000000000000001110"\))(14(_string \"00000000000000000000000000000000000000000000000000010000000000000001000000010000"\))(15(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000010100"\))(16(_string \"00000000000000000000000000000000000000000000000000000000000000000000011000010001"\))(17(_string \"00000000000000010000000100000000000000000000000000000000000000000000000000010011"\))(18(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010001"\))(19(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001110"\))(20(_string \"01000001000000000000000000000000000000000000000001000000000000000000000000010101"\))(21(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000010110"\))(22(_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 862           1570131609855 rtl
(_unit VHDL (cnt 0 12(rtl 0 22))
	(_version vd0)
	(_time 1570131609856 2019.10.03 22:40:09)
	(_source (\./../src/cnt.vhd\))
	(_parameters tan)
	(_code 491b424b151f195f4b190c121c4f4a4f1c4e4d4f4a)
	(_ent
		(_time 1569341529381)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in))))
		(_port (_int CNT_CMD -1 0 16(_ent(_in))))
		(_port (_int CNT_Flag -1 0 17(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(4)(3))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1533          1570131609889 rtl
(_unit VHDL (alu_s 0 16(rtl 0 29))
	(_version vd0)
	(_time 1570131609890 2019.10.03 22:40:09)
	(_source (\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code 693b6069333f387c3c6d7a33396f3a6e6c6c3f6e6a)
	(_ent
		(_time 1569341529678)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 0 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1 ((_dto i 15 i 0)))))
		(_port (_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port (_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port (_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port (_int ALU_Dout 1 0 23(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(5(d_15_0))(3(3))(4))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment (_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment (_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11297         1570131609934 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570131609935 2019.10.03 22:40:09)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 97c49b98c6c1c3809390c59987ccc291c19097909391c1)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1698          1570131609940 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1570131609941 2019.10.03 22:40:09)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code a7f4abf0f6f1f3b2f5f2b3fdf4a0a3a1f1a0a7a2f1)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 46(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 54(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 63(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 381 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 78 (top_tb))
	(_version vd0)
	(_time 1570131609944 2019.10.03 22:40:09)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code a7f4abf0a5f1f0b0a3a6b5fdf3a1f2a1a4a1afa2f1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570131609982 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570131609983 2019.10.03 22:40:09)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code c695ca93969092d394c9d29c95c1c2c090c1c6c390)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 33686275 33686018)
		(33686018 33686018 33686018 33751811)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570131609986 2019.10.03 22:40:09)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code d685da84d58081c1d2d7c48c82d083d0d5d0ded380)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570131611701 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570131611702 2019.10.03 22:40:11)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 7d2e2f7c7f2b29682f7269272e7a797b2b7a7d782b)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 33686275 33686018)
		(33686018 33686018 33686018 33751811)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570131611705 2019.10.03 22:40:11)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 8ddedf83dcdbda9a898c9fd7d98bd88b8e8b8588db)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11297         1570131614412 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570131614413 2019.10.03 22:40:14)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 1c4e491b194a480b181b4e120c47491a4a1b1c1b181a4a)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1570131614639 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570131614640 2019.10.03 22:40:14)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 06545000565052135409125c550102005001060350)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 33686275 33686018)
		(33686018 33686018 33686018 33751811)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570131614643 2019.10.03 22:40:14)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 06545000055051110207145c5200530005000e0350)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11297         1570131770784 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570131770785 2019.10.03 22:42:50)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code f3f0a4a3a6a5a7e4f7f4a1fde3a8a6f5a5f4f3f4f7f5a5)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1570131771053 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570131771054 2019.10.03 22:42:51)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code fcffacacf9aaa8e9aef3e8a6affbf8faaafbfcf9aa)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 33686275 33686018)
		(33686018 33686018 33686018 33751811)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570131771057 2019.10.03 22:42:51)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code fcffacacaaaaabebf8fdeea6a8faa9fafffaf4f9aa)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1191          1570131775049 rtl
(_unit VHDL (mux 0 12(rtl 0 31))
	(_version vd0)
	(_time 1570131775050 2019.10.03 22:42:55)
	(_source (\./../src/mux.vhd\))
	(_parameters tan)
	(_code 9c9f9c92cacac08acacf89c7c59ac89b999b949ac8)
	(_ent
		(_time 1569341529550)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MUX_Din0 1 0 16(_ent(_in))))
		(_port (_int MUX_Din1 1 0 17(_ent(_in))))
		(_port (_int MUX_Din2 1 0 18(_ent(_in))))
		(_port (_int MUX_Din3 1 0 19(_ent(_in))))
		(_port (_int MUX_Din4 1 0 20(_ent(_in))))
		(_port (_int MUX_Din5 1 0 21(_ent(_in))))
		(_port (_int MUX_Din6 1 0 22(_ent(_in))))
		(_port (_int MUX_Din7 1 0 23(_ent(_in))))
		(_port (_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1221          1570131775087 rtl
(_unit VHDL (reg 0 12(rtl 0 26))
	(_version vd0)
	(_time 1570131775088 2019.10.03 22:42:55)
	(_source (\./../src/reg.vhd\))
	(_parameters tan)
	(_code bcbeeae8eaebefabbaeea9e6eabbbebab9babbbbbe)
	(_ent
		(_time 1569341529582)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port (_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port (_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port (_int REG_Dout 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3575          1570131775129 rtl
(_unit VHDL (ctrl 0 14(rtl 0 56))
	(_version vd0)
	(_time 1570131775130 2019.10.03 22:42:55)
	(_source (\./../src/f_ctrl.vhd\))
	(_parameters tan)
	(_code ebe8bcb9bdbdbdfdb8ecbce5ffb0b8edb8ede8ecefece9)
	(_ent
		(_time 1569341529465)
	)
	(_object
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_port (_int RST -1 0 18(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 21(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Din 0 0 21(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 1 0 22(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 25(_array -1 ((_to i 1 i 18)))))
		(_port (_int FlagV 2 0 25(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 29(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 3 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 4 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 5 0 32(_ent(_out))))
		(_port (_int CMD 5 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_A_CMD 6 0 36(_ent(_out))))
		(_port (_int REG_B_CMD 6 0 37(_ent(_out))))
		(_port (_int REG_C_CMD 6 0 38(_ent(_out))))
		(_port (_int REG_D_CMD 6 0 39(_ent(_out))))
		(_port (_int REG_E_CMD 6 0 40(_ent(_out))))
		(_port (_int REG_F_CMD 6 0 41(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 46(_array -1 ((_dto i 8 i 0)))))
		(_port (_int RST_COMP 7 0 46(_ent(_out))))
		(_port (_int Done -1 0 49(_ent(_out))))
		(_port (_int CTRL_Dout 1 0 50(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 57(_array -1 ((_to i 1 i 80)))))
		(_sig (_int current 8 0 57(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~7}~13 0 58(_array -1 ((_to i 0 i 7)))))
		(_sig (_int N_ADDR 9 0 58(_arch(_uni))))
		(_sig (_int C_ADDR 9 0 59(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~3}~13 0 60(_array -1 ((_to i 0 i 3)))))
		(_sig (_int LS 10 0 60(_arch(_uni))))
		(_sig (_int Logic_Jump -1 0 61(_arch(_uni))))
		(_sig (_int CNT_clk -1 0 62(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_prcs (_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(2)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 822           1570131775198 rtl
(_unit VHDL (flg 0 34(rtl 0 45))
	(_version vd0)
	(_time 1570131775199 2019.10.03 22:42:55)
	(_source (\./../src/flg.vhd\))
	(_parameters tan)
	(_code 292a7a2d737e7a3f2e7a6a737f2f2f2f7a2f2e2f2f)
	(_ent
		(_time 1569341529616)
	)
	(_object
		(_port (_int CLK -1 0 37(_ent(_in)(_event))))
		(_port (_int RST -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int Xin 0 0 39(_ent(_in))))
		(_port (_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3329          1570131775234 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1570131775235 2019.10.03 22:42:55)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code 585a0f5b060f584f590a1e025d5f5a5e0e5e0c5f5a)
	(_ent
		(_time 1569341529646)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000001000000000000000000000000000000000000000000000000011"\))(3(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000100"\))(4(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00000001000000000000000000000000000000000000000000001000000000000000000000000110"\))(6(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000001000"\))(8(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001001"\))(9(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000001010"\))(10(_string \"00010000000000000000000000000000000000000000000000000000000000000000000000001011"\))(11(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001100"\))(12(_string \"01000000000000000000010000000000000000000000000000000000000000000000000000001101"\))(13(_string \"00100000000000000000000000000000000000000000000000000000010000000000000000001110"\))(14(_string \"00000000000000000000000000000000000000000000000000010000000000000001000000010000"\))(15(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000010100"\))(16(_string \"00000000000000000000000000000000000000000000000000000000000000000000011000010001"\))(17(_string \"00000000000000010000000100000000000000000000000000000000000000000000000000010011"\))(18(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010001"\))(19(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001110"\))(20(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010101"\))(21(_string \"01000000000000000000000000000000000000000000000000000000000000000000000000010110"\))(22(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 862           1570131775268 rtl
(_unit VHDL (cnt 0 12(rtl 0 22))
	(_version vd0)
	(_time 1570131775269 2019.10.03 22:42:55)
	(_source (\./../src/cnt.vhd\))
	(_parameters tan)
	(_code 77742176252127617527322c227174712270737174)
	(_ent
		(_time 1569341529381)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in))))
		(_port (_int CNT_CMD -1 0 16(_ent(_in))))
		(_port (_int CNT_Flag -1 0 17(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(3)(4))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1533          1570131775299 rtl
(_unit VHDL (alu_s 0 16(rtl 0 29))
	(_version vd0)
	(_time 1570131775300 2019.10.03 22:42:55)
	(_source (\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code 9695c299c3c0c783c39285ccc690c5919393c09195)
	(_ent
		(_time 1569341529678)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 0 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1 ((_dto i 15 i 0)))))
		(_port (_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port (_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port (_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port (_int ALU_Dout 1 0 23(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(5(d_15_0))(3(3))(4))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment (_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment (_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11297         1570131775336 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570131775337 2019.10.03 22:42:55)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code b6b4e7e2e6e0e2a1b2b1e4b8a6ede3b0e0b1b6b1b2b0e0)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1698          1570131775342 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1570131775343 2019.10.03 22:42:55)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code b6b4e7e2e6e0e2a3e4e3a2ece5b1b2b0e0b1b6b3e0)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 46(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 54(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 63(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 381 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 78 (top_tb))
	(_version vd0)
	(_time 1570131775346 2019.10.03 22:42:55)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code b6b4e7e2b5e0e1a1b2b7a4ece2b0e3b0b5b0beb3e0)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570131775378 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570131775379 2019.10.03 22:42:55)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code e5e7b4b6b6b3b1f0b7eaf1bfb6e2e1e3b3e2e5e0b3)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 33686275 33686018)
		(33686018 33686018 33686018 33751811)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570131775382 2019.10.03 22:42:55)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code e5e7b4b6e5b3b2f2e1e4f7bfb1e3b0e3e6e3ede0b3)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570131777427 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570131777428 2019.10.03 22:42:57)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code e3e2e1b0b6b5b7f6b1ecf7b9b0e4e7e5b5e4e3e6b5)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 33686275 33686018)
		(33686018 33686018 33686018 33751811)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570131777431 2019.10.03 22:42:57)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code e3e2e1b0e5b5b4f4e7e2f1b9b7e5b6e5e0e5ebe6b5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11297         1570131779726 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570131779727 2019.10.03 22:42:59)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code dcdd8e8ed98a88cbd8db8ed2cc8789da8adbdcdbd8da8a)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1570131780025 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570131780026 2019.10.03 22:43:00)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 0505000356535110570a115f560201035302050053)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 33686275 33686018)
		(33686018 33686018 33686018 33751811)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570131780029 2019.10.03 22:43:00)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 05050003055352120104175f5103500306030d0053)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1191          1570132321676 rtl
(_unit VHDL (mux 0 12(rtl 0 31))
	(_version vd0)
	(_time 1570132321677 2019.10.03 22:52:01)
	(_source (\./../src/mux.vhd\))
	(_parameters tan)
	(_code dd898d8e8c8b81cb8b8ec88684db89dad8dad5db89)
	(_ent
		(_time 1569341529550)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MUX_Din0 1 0 16(_ent(_in))))
		(_port (_int MUX_Din1 1 0 17(_ent(_in))))
		(_port (_int MUX_Din2 1 0 18(_ent(_in))))
		(_port (_int MUX_Din3 1 0 19(_ent(_in))))
		(_port (_int MUX_Din4 1 0 20(_ent(_in))))
		(_port (_int MUX_Din5 1 0 21(_ent(_in))))
		(_port (_int MUX_Din6 1 0 22(_ent(_in))))
		(_port (_int MUX_Din7 1 0 23(_ent(_in))))
		(_port (_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1221          1570132321707 rtl
(_unit VHDL (reg 0 12(rtl 0 26))
	(_version vd0)
	(_time 1570132321708 2019.10.03 22:52:01)
	(_source (\./../src/reg.vhd\))
	(_parameters tan)
	(_code fda8fbadacaaaeeafbafe8a7abfafffbf8fbfafaff)
	(_ent
		(_time 1569341529582)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port (_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port (_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port (_int REG_Dout 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3575          1570132321740 rtl
(_unit VHDL (ctrl 0 14(rtl 0 56))
	(_version vd0)
	(_time 1570132321741 2019.10.03 22:52:01)
	(_source (\./../src/f_ctrl.vhd\))
	(_parameters tan)
	(_code 1c481a1a4b4a4a0a4f1b4b1208474f1a4f1a1f1b181b1e)
	(_ent
		(_time 1569341529465)
	)
	(_object
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_port (_int RST -1 0 18(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 21(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Din 0 0 21(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 1 0 22(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 25(_array -1 ((_to i 1 i 18)))))
		(_port (_int FlagV 2 0 25(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 29(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 3 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 4 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 5 0 32(_ent(_out))))
		(_port (_int CMD 5 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_A_CMD 6 0 36(_ent(_out))))
		(_port (_int REG_B_CMD 6 0 37(_ent(_out))))
		(_port (_int REG_C_CMD 6 0 38(_ent(_out))))
		(_port (_int REG_D_CMD 6 0 39(_ent(_out))))
		(_port (_int REG_E_CMD 6 0 40(_ent(_out))))
		(_port (_int REG_F_CMD 6 0 41(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 46(_array -1 ((_dto i 8 i 0)))))
		(_port (_int RST_COMP 7 0 46(_ent(_out))))
		(_port (_int Done -1 0 49(_ent(_out))))
		(_port (_int CTRL_Dout 1 0 50(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 57(_array -1 ((_to i 1 i 80)))))
		(_sig (_int current 8 0 57(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~7}~13 0 58(_array -1 ((_to i 0 i 7)))))
		(_sig (_int N_ADDR 9 0 58(_arch(_uni))))
		(_sig (_int C_ADDR 9 0 59(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~3}~13 0 60(_array -1 ((_to i 0 i 3)))))
		(_sig (_int LS 10 0 60(_arch(_uni))))
		(_sig (_int Logic_Jump -1 0 61(_arch(_uni))))
		(_sig (_int CNT_clk -1 0 62(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_prcs (_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(2)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 822           1570132321776 rtl
(_unit VHDL (flg 0 34(rtl 0 45))
	(_version vd0)
	(_time 1570132321777 2019.10.03 22:52:01)
	(_source (\./../src/flg.vhd\))
	(_parameters tan)
	(_code 3b6f383e3a6c682d3c6878616d3d3d3d683d3c3d3d)
	(_ent
		(_time 1569341529616)
	)
	(_object
		(_port (_int CLK -1 0 37(_ent(_in)(_event))))
		(_port (_int RST -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int Xin 0 0 39(_ent(_in))))
		(_port (_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3525          1570132321804 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1570132321805 2019.10.03 22:52:01)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code 5a0f5d595d0d5a4d5b0a1c005f5d585c0c5c0e5d58)
	(_ent
		(_time 1569341529646)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000001000000000000000000000000000000000000000000000000011"\))(3(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000100"\))(4(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00000001000000000000000000000000000000000000000000001000000000000000000000000110"\))(6(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000001000"\))(8(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001001"\))(9(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000001010"\))(10(_string \"00010000000000000000000000000000000000000000000000000000000000000000000000001011"\))(11(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001100"\))(12(_string \"01000000000000000000010000000000000000000000000000000000000000000000000000001101"\))(13(_string \"00100000000000000000000000000000000000000000000000000000010000000000000000001110"\))(14(_string \"00000000000000000000000000000000000000000000000000010000000000000001000000010000"\))(15(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000010100"\))(16(_string \"00000000000000000000000000000000000000000000000000000000000000000000011000010001"\))(17(_string \"00000000000000010000000100000000000000000000000000000000000000000000000000010011"\))(18(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010001"\))(19(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001110"\))(20(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010101"\))(21(_string \"00000001000000000000000000000000000000000000000000000001000000000000000000010110"\))(22(_string \"00000001000000000000000000000000000000000000000000010000000000000000000000010111"\))(23(_string \"01000000000000000000000000000000000000000000000000000000000000000000000000011000"\))(24(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000011001"\))(_others(_others(i 2)))))))
		(_prcs
			(line__60(_arch 0 0 60(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 862           1570132321832 rtl
(_unit VHDL (cnt 0 12(rtl 0 22))
	(_version vd0)
	(_time 1570132321833 2019.10.03 22:52:01)
	(_source (\./../src/cnt.vhd\))
	(_parameters tan)
	(_code 7a2e7c7b7e2c2a6c782a3f212f7c797c2f7d7e7c79)
	(_ent
		(_time 1569341529381)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in))))
		(_port (_int CNT_CMD -1 0 16(_ent(_in))))
		(_port (_int CNT_Flag -1 0 17(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(4)(3))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1533          1570132321860 rtl
(_unit VHDL (alu_s 0 16(rtl 0 29))
	(_version vd0)
	(_time 1570132321861 2019.10.03 22:52:01)
	(_source (\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code 99cd9d96c3cfc88ccc9d8ac3c99fca9e9c9ccf9e9a)
	(_ent
		(_time 1569341529678)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 0 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1 ((_dto i 15 i 0)))))
		(_port (_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port (_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port (_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port (_int ALU_Dout 1 0 23(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(5(d_15_0))(3(3))(4))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment (_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment (_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11297         1570132321897 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570132321898 2019.10.03 22:52:01)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code b8edb9ece6eeecafbcbfeab6a8e3edbeeebfb8bfbcbeee)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1698          1570132321903 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1570132321904 2019.10.03 22:52:01)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code b8edb9ece6eeecadeaedace2ebbfbcbeeebfb8bdee)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 46(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 54(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 63(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 381 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 78 (top_tb))
	(_version vd0)
	(_time 1570132321907 2019.10.03 22:52:01)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code b8edb9ecb5eeefafbcb9aae2ecbeedbebbbeb0bdee)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570132321936 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570132321937 2019.10.03 22:52:01)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code d782d685868183c285d8c38d84d0d3d181d0d7d281)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 33686275 33686018)
		(33686018 33686018 33686018 33751811)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570132321940 2019.10.03 22:52:01)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code e7b2e6b4e5b1b0f0e3e6f5bdb3e1b2e1e4e1efe2b1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570132323947 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570132323948 2019.10.03 22:52:03)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code b7e2e7e3e6e1e3a2e5b8a3ede4b0b3b1e1b0b7b2e1)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 33686275 33686018)
		(33686018 33686018 33686018 33751811)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570132323951 2019.10.03 22:52:03)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code b7e2e7e3b5e1e0a0b3b6a5ede3b1e2b1b4b1bfb2e1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11297         1570132326341 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570132326342 2019.10.03 22:52:06)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 0e5a0d080d585a190a095c001e555b0858090e090a0858)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1570132326693 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570132326694 2019.10.03 22:52:06)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 7521797426232160277a612f267271732372757023)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 33686275 33686018)
		(33686018 33686018 33686018 33751811)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570132326697 2019.10.03 22:52:06)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 75217974752322627174672f2173207376737d7023)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1191          1570283644314 rtl
(_unit VHDL (mux 0 12(rtl 0 31))
	(_version vd0)
	(_time 1570283644315 2019.10.05 16:54:04)
	(_source (\./../src/mux.vhd\))
	(_parameters tan)
	(_code 86d5db8985d0da90d0d593dddf80d28183818e80d2)
	(_ent
		(_time 1569341529550)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MUX_Din0 1 0 16(_ent(_in))))
		(_port (_int MUX_Din1 1 0 17(_ent(_in))))
		(_port (_int MUX_Din2 1 0 18(_ent(_in))))
		(_port (_int MUX_Din3 1 0 19(_ent(_in))))
		(_port (_int MUX_Din4 1 0 20(_ent(_in))))
		(_port (_int MUX_Din5 1 0 21(_ent(_in))))
		(_port (_int MUX_Din6 1 0 22(_ent(_in))))
		(_port (_int MUX_Din7 1 0 23(_ent(_in))))
		(_port (_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1221          1570283644361 rtl
(_unit VHDL (reg 0 12(rtl 0 26))
	(_version vd0)
	(_time 1570283644362 2019.10.05 16:54:04)
	(_source (\./../src/reg.vhd\))
	(_parameters tan)
	(_code b5e7bee1b5e2e6a2b3e7a0efe3b2b7b3b0b3b2b2b7)
	(_ent
		(_time 1569341529582)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port (_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port (_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port (_int REG_Dout 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3575          1570283644393 rtl
(_unit VHDL (ctrl 0 14(rtl 0 56))
	(_version vd0)
	(_time 1570283644394 2019.10.05 16:54:04)
	(_source (\./../src/f_ctrl.vhd\))
	(_parameters tan)
	(_code d586df86d48383c386d282dbc18e86d386d3d6d2d1d2d7)
	(_ent
		(_time 1569341529465)
	)
	(_object
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_port (_int RST -1 0 18(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 21(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Din 0 0 21(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 1 0 22(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 25(_array -1 ((_to i 1 i 18)))))
		(_port (_int FlagV 2 0 25(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 29(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 3 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 4 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 5 0 32(_ent(_out))))
		(_port (_int CMD 5 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_A_CMD 6 0 36(_ent(_out))))
		(_port (_int REG_B_CMD 6 0 37(_ent(_out))))
		(_port (_int REG_C_CMD 6 0 38(_ent(_out))))
		(_port (_int REG_D_CMD 6 0 39(_ent(_out))))
		(_port (_int REG_E_CMD 6 0 40(_ent(_out))))
		(_port (_int REG_F_CMD 6 0 41(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 46(_array -1 ((_dto i 8 i 0)))))
		(_port (_int RST_COMP 7 0 46(_ent(_out))))
		(_port (_int Done -1 0 49(_ent(_out))))
		(_port (_int CTRL_Dout 1 0 50(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 57(_array -1 ((_to i 1 i 80)))))
		(_sig (_int current 8 0 57(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~7}~13 0 58(_array -1 ((_to i 0 i 7)))))
		(_sig (_int N_ADDR 9 0 58(_arch(_uni))))
		(_sig (_int C_ADDR 9 0 59(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~3}~13 0 60(_array -1 ((_to i 0 i 3)))))
		(_sig (_int LS 10 0 60(_arch(_uni))))
		(_sig (_int Logic_Jump -1 0 61(_arch(_uni))))
		(_sig (_int CNT_clk -1 0 62(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_prcs (_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(2)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 822           1570283644424 rtl
(_unit VHDL (flg 0 34(rtl 0 45))
	(_version vd0)
	(_time 1570283644425 2019.10.05 16:54:04)
	(_source (\./../src/flg.vhd\))
	(_parameters tan)
	(_code f4a7fba4a3a3a7e2f3a7b7aea2f2f2f2a7f2f3f2f2)
	(_ent
		(_time 1569341529616)
	)
	(_object
		(_port (_int CLK -1 0 37(_ent(_in)(_event))))
		(_port (_int RST -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int Xin 0 0 39(_ent(_in))))
		(_port (_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 862           1570283644457 rtl
(_unit VHDL (cnt 0 12(rtl 0 22))
	(_version vd0)
	(_time 1570283644458 2019.10.05 16:54:04)
	(_source (\./../src/cnt.vhd\))
	(_parameters tan)
	(_code 134041144545430511435648461510154614171510)
	(_ent
		(_time 1569341529381)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in))))
		(_port (_int CNT_CMD -1 0 16(_ent(_in))))
		(_port (_int CNT_Flag -1 0 17(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(4)(3))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1533          1570283644471 rtl
(_unit VHDL (alu_s 0 16(rtl 0 29))
	(_version vd0)
	(_time 1570283644472 2019.10.05 16:54:04)
	(_source (\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code 237073277375723676273079732570242626752420)
	(_ent
		(_time 1569341529678)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 0 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1 ((_dto i 15 i 0)))))
		(_port (_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port (_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port (_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port (_int ALU_Dout 1 0 23(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(5(d_15_0))(3(3))(4))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment (_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment (_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11297         1570283644516 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570283644517 2019.10.05 16:54:04)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 52000751060406455655005c4209075404555255565404)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1698          1570283644522 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1570283644523 2019.10.05 16:54:04)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 520007510604064700074608015556540455525704)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 46(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 54(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 63(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 381 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 78 (top_tb))
	(_version vd0)
	(_time 1570283644526 2019.10.05 16:54:04)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 5200075155040545565340080654075451545a5704)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570283644549 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570283644550 2019.10.05 16:54:04)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 7123247026272564237e652b227675772776717427)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 33686275 50463234)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570283644553 2019.10.05 16:54:04)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 71232470752726667570632b257724777277797427)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1191          1570283715919 rtl
(_unit VHDL (mux 0 12(rtl 0 31))
	(_version vd0)
	(_time 1570283715920 2019.10.05 16:55:15)
	(_source (\./../src/mux.vhd\))
	(_parameters tan)
	(_code 4046154345161c561613551b194614474547484614)
	(_ent
		(_time 1569341529550)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MUX_Din0 1 0 16(_ent(_in))))
		(_port (_int MUX_Din1 1 0 17(_ent(_in))))
		(_port (_int MUX_Din2 1 0 18(_ent(_in))))
		(_port (_int MUX_Din3 1 0 19(_ent(_in))))
		(_port (_int MUX_Din4 1 0 20(_ent(_in))))
		(_port (_int MUX_Din5 1 0 21(_ent(_in))))
		(_port (_int MUX_Din6 1 0 22(_ent(_in))))
		(_port (_int MUX_Din7 1 0 23(_ent(_in))))
		(_port (_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1221          1570283715948 rtl
(_unit VHDL (reg 0 12(rtl 0 26))
	(_version vd0)
	(_time 1570283715949 2019.10.05 16:55:15)
	(_source (\./../src/reg.vhd\))
	(_parameters tan)
	(_code 5f585c5c0c080c48590d4a0509585d595a5958585d)
	(_ent
		(_time 1569341529582)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port (_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port (_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port (_int REG_Dout 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3575          1570283715982 rtl
(_unit VHDL (ctrl 0 14(rtl 0 56))
	(_version vd0)
	(_time 1570283715983 2019.10.05 16:55:15)
	(_source (\./../src/f_ctrl.vhd\))
	(_parameters tan)
	(_code 7e787c7e2f2828682d7929706a252d782d787d797a797c)
	(_ent
		(_time 1569341529465)
	)
	(_object
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_port (_int RST -1 0 18(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 21(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Din 0 0 21(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 1 0 22(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 25(_array -1 ((_to i 1 i 18)))))
		(_port (_int FlagV 2 0 25(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 29(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 3 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 4 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 5 0 32(_ent(_out))))
		(_port (_int CMD 5 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_A_CMD 6 0 36(_ent(_out))))
		(_port (_int REG_B_CMD 6 0 37(_ent(_out))))
		(_port (_int REG_C_CMD 6 0 38(_ent(_out))))
		(_port (_int REG_D_CMD 6 0 39(_ent(_out))))
		(_port (_int REG_E_CMD 6 0 40(_ent(_out))))
		(_port (_int REG_F_CMD 6 0 41(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 46(_array -1 ((_dto i 8 i 0)))))
		(_port (_int RST_COMP 7 0 46(_ent(_out))))
		(_port (_int Done -1 0 49(_ent(_out))))
		(_port (_int CTRL_Dout 1 0 50(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 57(_array -1 ((_to i 1 i 80)))))
		(_sig (_int current 8 0 57(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~7}~13 0 58(_array -1 ((_to i 0 i 7)))))
		(_sig (_int N_ADDR 9 0 58(_arch(_uni))))
		(_sig (_int C_ADDR 9 0 59(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~3}~13 0 60(_array -1 ((_to i 0 i 3)))))
		(_sig (_int LS 10 0 60(_arch(_uni))))
		(_sig (_int Logic_Jump -1 0 61(_arch(_uni))))
		(_sig (_int CNT_clk -1 0 62(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_prcs (_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(2)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 822           1570283716013 rtl
(_unit VHDL (flg 0 34(rtl 0 45))
	(_version vd0)
	(_time 1570283716014 2019.10.05 16:55:16)
	(_source (\./../src/flg.vhd\))
	(_parameters tan)
	(_code 9e98999198c9cd8899cdddc4c8989898cd98999898)
	(_ent
		(_time 1569341529616)
	)
	(_object
		(_port (_int CLK -1 0 37(_ent(_in)(_event))))
		(_port (_int RST -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int Xin 0 0 39(_ent(_in))))
		(_port (_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 4897          1570283716044 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1570283716045 2019.10.05 16:55:16)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code bdbabee9bfeabdaabbeffbe7b8babfbbebbbe9babf)
	(_ent
		(_time 1569341529646)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000001000000000000000000000000000000000000000000000000011"\))(3(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000100"\))(4(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00000001000000000000000000000000000000000000000000001000000000000000000000000110"\))(6(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000001000"\))(8(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001001"\))(9(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000001010"\))(10(_string \"00010000000000000000000000000000000000000000000000000000000000000000000000001011"\))(11(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001100"\))(12(_string \"01000000000000000000010000000000000000000000000000000000000000000000000000001101"\))(13(_string \"00100000000000000000000000000000000000000000000000000000010000000000000000001110"\))(14(_string \"00000000000000000000000000000000000000000000000000010000000000000001000000010000"\))(15(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000010100"\))(16(_string \"00000000000000000000000000000000000000000000000000000000000000000000011000010001"\))(17(_string \"00000000000000010000000100000000000000000000000000000000000000000000000000010011"\))(18(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010001"\))(19(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001110"\))(20(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010101"\))(21(_string \"00000001000000000000000000000000000000000000000000000001000000000000000000010110"\))(22(_string \"00000001000000000000000000000000000000000000000000010000000000000000000000010111"\))(23(_string \"01000000000000000000000000000000000000000000000000000000000000000000000000011000"\))(24(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000011001"\))(25(_string \"00000001000000000000000000000000000000000000000000000010000000000000000000011010"\))(26(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000011011"\))(27(_string \"00000000000000000000000000000000000000000000000000000000010000010000000000011100"\))(28(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000011101"\))(29(_string \"01000000000000000000010000000000000000000000000000000000000000000001000000011111"\))(30(_string \"00000011000000000000000000000000000000000000000001000000000000000000000000100011"\))(31(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100100000"\))(32(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000100010"\))(33(_string \"00000000000000000000000000000000000000000000000000000000010000010000000000011110"\))(34(_string \"00000000000000000000001000000100000010000000000000000000000000000000000000011111"\))(35(_string \"00000001000000000000000000000000000000000000000000000001000000000000000000100100"\))(36(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000100101"\))(37(_string \"01000000000000000000000000000000000000000000000000000000000000000000000000100110"\))(38(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__74(_arch 0 0 74(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 862           1570283716060 rtl
(_unit VHDL (cnt 0 12(rtl 0 22))
	(_version vd0)
	(_time 1570283716061 2019.10.05 16:55:16)
	(_source (\./../src/cnt.vhd\))
	(_parameters tan)
	(_code cccace99ca9a9cdace9c899799cacfca99cbc8cacf)
	(_ent
		(_time 1569341529381)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in))))
		(_port (_int CNT_CMD -1 0 16(_ent(_in))))
		(_port (_int CNT_Flag -1 0 17(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(4)(3))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1533          1570283716091 rtl
(_unit VHDL (alu_s 0 16(rtl 0 29))
	(_version vd0)
	(_time 1570283716092 2019.10.05 16:55:16)
	(_source (\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code eceaecbfecbabdf9b9e8ffb6bceabfebe9e9baebef)
	(_ent
		(_time 1569341529678)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 0 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1 ((_dto i 15 i 0)))))
		(_port (_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port (_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port (_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port (_int ALU_Dout 1 0 23(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(5(d_15_0))(3(3))(4))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment (_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment (_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11297         1570283716122 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570283716123 2019.10.05 16:55:16)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 0b0c0d0d0f5d5f1c0f0c59051b505e0d5d0c0b0c0f0d5d)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1698          1570283716128 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1570283716129 2019.10.05 16:55:16)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 0b0c0d0d0f5d5f1e595e1f51580c0f0d5d0c0b0e5d)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 46(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 54(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 63(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 381 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 78 (top_tb))
	(_version vd0)
	(_time 1570283716136 2019.10.05 16:55:16)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 1b1c1d1c4c4d4c0c1f1a09414f1d4e1d181d131e4d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570283716154 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570283716155 2019.10.05 16:55:16)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 2a2d2c2e2d7c7e3f78253e70792d2e2c7c2d2a2f7c)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 33686275 50463234)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570283716158 2019.10.05 16:55:16)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 2a2d2c2e7e7c7d3d2e2b38707e2c7f2c292c222f7c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570283718669 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570283718670 2019.10.05 16:55:18)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code fef9a8aefda8aaebacf1eaa4adf9faf8a8f9fefba8)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 33686275 50463234)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570283718673 2019.10.05 16:55:18)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code fef9a8aeaea8a9e9faffeca4aaf8abf8fdf8f6fba8)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11297         1570283721636 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570283721637 2019.10.05 16:55:21)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 97919498c6c1c3809390c59987ccc291c19097909391c1)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1570283721825 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570283721826 2019.10.05 16:55:21)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 52545e5106040647005d4608015556540455525704)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 33686275 50463234)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570283721829 2019.10.05 16:55:21)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 52545e5155040545565340080654075451545a5704)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1191          1570284407700 rtl
(_unit VHDL (mux 0 12(rtl 0 31))
	(_version vd0)
	(_time 1570284407701 2019.10.05 17:06:47)
	(_source (\./../src/mux.vhd\))
	(_parameters tan)
	(_code 858b878a85d3d993d3d690dedc83d18280828d83d1)
	(_ent
		(_time 1569341529550)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MUX_Din0 1 0 16(_ent(_in))))
		(_port (_int MUX_Din1 1 0 17(_ent(_in))))
		(_port (_int MUX_Din2 1 0 18(_ent(_in))))
		(_port (_int MUX_Din3 1 0 19(_ent(_in))))
		(_port (_int MUX_Din4 1 0 20(_ent(_in))))
		(_port (_int MUX_Din5 1 0 21(_ent(_in))))
		(_port (_int MUX_Din6 1 0 22(_ent(_in))))
		(_port (_int MUX_Din7 1 0 23(_ent(_in))))
		(_port (_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1221          1570284407731 rtl
(_unit VHDL (reg 0 12(rtl 0 26))
	(_version vd0)
	(_time 1570284407732 2019.10.05 17:06:47)
	(_source (\./../src/reg.vhd\))
	(_parameters tan)
	(_code a4abf0f3a5f3f7b3a2f6b1fef2a3a6a2a1a2a3a3a6)
	(_ent
		(_time 1569341529582)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port (_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port (_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port (_int REG_Dout 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3575          1570284407794 rtl
(_unit VHDL (ctrl 0 14(rtl 0 56))
	(_version vd0)
	(_time 1570284407795 2019.10.05 17:06:47)
	(_source (\./../src/f_ctrl.vhd\))
	(_parameters tan)
	(_code e3edb6b1e4b5b5f5b0e4b4edf7b8b0e5b0e5e0e4e7e4e1)
	(_ent
		(_time 1569341529465)
	)
	(_object
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_port (_int RST -1 0 18(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 21(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Din 0 0 21(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 1 0 22(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 25(_array -1 ((_to i 1 i 18)))))
		(_port (_int FlagV 2 0 25(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 29(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 3 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 4 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 5 0 32(_ent(_out))))
		(_port (_int CMD 5 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_A_CMD 6 0 36(_ent(_out))))
		(_port (_int REG_B_CMD 6 0 37(_ent(_out))))
		(_port (_int REG_C_CMD 6 0 38(_ent(_out))))
		(_port (_int REG_D_CMD 6 0 39(_ent(_out))))
		(_port (_int REG_E_CMD 6 0 40(_ent(_out))))
		(_port (_int REG_F_CMD 6 0 41(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 46(_array -1 ((_dto i 8 i 0)))))
		(_port (_int RST_COMP 7 0 46(_ent(_out))))
		(_port (_int Done -1 0 49(_ent(_out))))
		(_port (_int CTRL_Dout 1 0 50(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 57(_array -1 ((_to i 1 i 80)))))
		(_sig (_int current 8 0 57(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~7}~13 0 58(_array -1 ((_to i 0 i 7)))))
		(_sig (_int N_ADDR 9 0 58(_arch(_uni))))
		(_sig (_int C_ADDR 9 0 59(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~3}~13 0 60(_array -1 ((_to i 0 i 3)))))
		(_sig (_int LS 10 0 60(_arch(_uni))))
		(_sig (_int Logic_Jump -1 0 61(_arch(_uni))))
		(_sig (_int CNT_clk -1 0 62(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_prcs (_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(2)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 822           1570284407825 rtl
(_unit VHDL (flg 0 34(rtl 0 45))
	(_version vd0)
	(_time 1570284407826 2019.10.05 17:06:47)
	(_source (\./../src/flg.vhd\))
	(_parameters tan)
	(_code 020d04045355511405514158540404045104050404)
	(_ent
		(_time 1569341529616)
	)
	(_object
		(_port (_int CLK -1 0 37(_ent(_in)(_event))))
		(_port (_int RST -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int Xin 0 0 39(_ent(_in))))
		(_port (_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 4897          1570284407856 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1570284407857 2019.10.05 17:06:47)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code 212f2325767621362773677b242623277727752623)
	(_ent
		(_time 1569341529646)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000001000000000000000000000000000000000000000000000000011"\))(3(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000100"\))(4(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00000001000000000000000000000000000000000000000000001000000000000000000000000110"\))(6(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000001000"\))(8(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001001"\))(9(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000001010"\))(10(_string \"00010000000000000000000000000000000000000000000000000000000000000000000000001011"\))(11(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001100"\))(12(_string \"01000000000000000000010000000000000000000000000000000000000000000000000000001101"\))(13(_string \"00100000000000000000000000000000000000000000000000000000010000000000000000001110"\))(14(_string \"00000000000000000000000000000000000000000000000000010000000000000001000000010000"\))(15(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000010100"\))(16(_string \"00000000000000000000000000000000000000000000000000000000000000000000011000010001"\))(17(_string \"00000000000000010000000100000000000000000000000000000000000000000000000000010011"\))(18(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010001"\))(19(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001110"\))(20(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010101"\))(21(_string \"01000000000000000000000000000000000000000010000000000000000000000000000000010110"\))(22(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000010111"\))(23(_string \"01000000000000000000000000000000000100000000000000000000000000000000000000011000"\))(24(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000011001"\))(25(_string \"00000001000000000000000000000000000000000000000000000010000000000000000000011010"\))(26(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000011011"\))(27(_string \"00000000000000000000000000000000000000000000000000000000010000010000000000011100"\))(28(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000011101"\))(29(_string \"01000000000000000000010000000000000000000000000000000000000000000001000000011111"\))(30(_string \"00000011000000000000000000000000000000000000000001000000000000000000000000100011"\))(31(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100100000"\))(32(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000100010"\))(33(_string \"00000000000000000000000000000000000000000000000000000000010000010000000000011110"\))(34(_string \"00000000000000000000001000000100000010000000000000000000000000000000000000011111"\))(35(_string \"00000001000000000000000000000000000000000000000000000001000000000000000000100100"\))(36(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000100101"\))(37(_string \"01000000000000000000000000000000000000000000000000000000000000000000000000100110"\))(38(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__74(_arch 0 0 74(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 862           1570284407887 rtl
(_unit VHDL (cnt 0 12(rtl 0 22))
	(_version vd0)
	(_time 1570284407888 2019.10.05 17:06:47)
	(_source (\./../src/cnt.vhd\))
	(_parameters tan)
	(_code 414e4243151711574311041a144742471446454742)
	(_ent
		(_time 1569341529381)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in))))
		(_port (_int CNT_CMD -1 0 16(_ent(_in))))
		(_port (_int CNT_Flag -1 0 17(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(4)(3))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1533          1570284407919 rtl
(_unit VHDL (alu_s 0 16(rtl 0 29))
	(_version vd0)
	(_time 1570284407920 2019.10.05 17:06:47)
	(_source (\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code 606f6160333631753564733a306633676565366763)
	(_ent
		(_time 1569341529678)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 0 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1 ((_dto i 15 i 0)))))
		(_port (_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port (_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port (_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port (_int ALU_Dout 1 0 23(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(5(d_15_0))(3(3))(4))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment (_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment (_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11297         1570284407964 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570284407965 2019.10.05 17:06:47)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 8f818b818fd9db988b88dd819fd4da89d9888f888b89d9)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1698          1570284407970 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1570284407971 2019.10.05 17:06:47)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 8f818b818fd9db9addda9bd5dc888b89d9888f8ad9)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 46(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 54(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 63(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 381 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 78 (top_tb))
	(_version vd0)
	(_time 1570284407974 2019.10.05 17:06:47)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 8f818b81dcd9d8988b8e9dd5db89da898c89878ad9)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570284408012 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570284408013 2019.10.05 17:06:48)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code beb0baeabde8eaabecb1aae4edb9bab8e8b9bebbe8)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 33686275 50463234)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570284408016 2019.10.05 17:06:48)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code beb0baeaeee8e9a9babface4eab8ebb8bdb8b6bbe8)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570284411856 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570284411857 2019.10.05 17:06:51)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code c1cf9394969795d493ced59b92c6c5c797c6c1c497)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 33686275 50463234)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570284411860 2019.10.05 17:06:51)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code c1cf9394c59796d6c5c0d39b95c794c7c2c7c9c497)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11297         1570284414448 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570284414449 2019.10.05 17:06:54)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code e3b5eeb0b6b5b7f4e7e4b1edf3b8b6e5b5e4e3e4e7e5b5)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1570284414731 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570284414732 2019.10.05 17:06:54)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code fcaaa9acf9aaa8e9aef3e8a6affbf8faaafbfcf9aa)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 33686275 50463234)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570284414735 2019.10.05 17:06:54)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code fcaaa9acaaaaabebf8fdeea6a8faa9fafffaf4f9aa)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1191          1570292510937 rtl
(_unit VHDL (mux 0 12(rtl 0 31))
	(_version vd0)
	(_time 1570292510938 2019.10.05 19:21:50)
	(_source (\./../src/mux.vhd\))
	(_parameters tan)
	(_code c7c29793c5919bd19194d29c9ec193c0c2c0cfc193)
	(_ent
		(_time 1569341529550)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MUX_Din0 1 0 16(_ent(_in))))
		(_port (_int MUX_Din1 1 0 17(_ent(_in))))
		(_port (_int MUX_Din2 1 0 18(_ent(_in))))
		(_port (_int MUX_Din3 1 0 19(_ent(_in))))
		(_port (_int MUX_Din4 1 0 20(_ent(_in))))
		(_port (_int MUX_Din5 1 0 21(_ent(_in))))
		(_port (_int MUX_Din6 1 0 22(_ent(_in))))
		(_port (_int MUX_Din7 1 0 23(_ent(_in))))
		(_port (_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1221          1570292510969 rtl
(_unit VHDL (reg 0 12(rtl 0 26))
	(_version vd0)
	(_time 1570292510970 2019.10.05 19:21:50)
	(_source (\./../src/reg.vhd\))
	(_parameters tan)
	(_code e7e3e1b4e5b0b4f0e1b5f2bdb1e0e5e1e2e1e0e0e5)
	(_ent
		(_time 1569341529582)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port (_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port (_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port (_int REG_Dout 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3575          1570292511060 rtl
(_unit VHDL (ctrl 0 14(rtl 0 56))
	(_version vd0)
	(_time 1570292511061 2019.10.05 19:21:51)
	(_source (\./../src/f_ctrl.vhd\))
	(_parameters tan)
	(_code 44414247441212521743134a501f174217424743404346)
	(_ent
		(_time 1569341529465)
	)
	(_object
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_port (_int RST -1 0 18(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 21(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Din 0 0 21(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 1 0 22(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 25(_array -1 ((_to i 1 i 18)))))
		(_port (_int FlagV 2 0 25(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 29(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 3 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 4 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 5 0 32(_ent(_out))))
		(_port (_int CMD 5 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_A_CMD 6 0 36(_ent(_out))))
		(_port (_int REG_B_CMD 6 0 37(_ent(_out))))
		(_port (_int REG_C_CMD 6 0 38(_ent(_out))))
		(_port (_int REG_D_CMD 6 0 39(_ent(_out))))
		(_port (_int REG_E_CMD 6 0 40(_ent(_out))))
		(_port (_int REG_F_CMD 6 0 41(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 46(_array -1 ((_dto i 8 i 0)))))
		(_port (_int RST_COMP 7 0 46(_ent(_out))))
		(_port (_int Done -1 0 49(_ent(_out))))
		(_port (_int CTRL_Dout 1 0 50(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 57(_array -1 ((_to i 1 i 80)))))
		(_sig (_int current 8 0 57(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~7}~13 0 58(_array -1 ((_to i 0 i 7)))))
		(_sig (_int N_ADDR 9 0 58(_arch(_uni))))
		(_sig (_int C_ADDR 9 0 59(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~3}~13 0 60(_array -1 ((_to i 0 i 3)))))
		(_sig (_int LS 10 0 60(_arch(_uni))))
		(_sig (_int Logic_Jump -1 0 61(_arch(_uni))))
		(_sig (_int CNT_clk -1 0 62(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_prcs (_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(2)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 822           1570292511109 rtl
(_unit VHDL (flg 0 34(rtl 0 45))
	(_version vd0)
	(_time 1570292511110 2019.10.05 19:21:51)
	(_source (\./../src/flg.vhd\))
	(_parameters tan)
	(_code 737670722324206574203029257575752075747575)
	(_ent
		(_time 1569341529616)
	)
	(_object
		(_port (_int CLK -1 0 37(_ent(_in)(_event))))
		(_port (_int RST -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int Xin 0 0 39(_ent(_in))))
		(_port (_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 4897          1570292511140 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1570292511141 2019.10.05 19:21:51)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code 9397949cc6c4938495c1d5c996949195c595c79491)
	(_ent
		(_time 1569341529646)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000001000000000000000000000000000000000000000000000000011"\))(3(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000100"\))(4(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00000001000000000000000000000000000000000000000000001000000000000000000000000110"\))(6(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000001000"\))(8(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001001"\))(9(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000001010"\))(10(_string \"00010000000000000000000000000000000000000000000000000000000000000000000000001011"\))(11(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001100"\))(12(_string \"01000000000000000000010000000000000000000000000000000000000000000000000000001101"\))(13(_string \"00100000000000000000000000000000000000000000000000000000010000000000000000001110"\))(14(_string \"00000000000000000000000000000000000000000000000000010000000000000001000000010000"\))(15(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000010100"\))(16(_string \"00000000000000000000000000000000000000000000000000000000000000000000011000010001"\))(17(_string \"00000000000000010000000100000000000000000000000000000000000000000000000000010011"\))(18(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010001"\))(19(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001110"\))(20(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010101"\))(21(_string \"01000000000000000000000000000000000000000010000000000000000000000000000000010110"\))(22(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000010111"\))(23(_string \"01000000000000000000000000000000000100000000000000000000000000000000000000011000"\))(24(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000011001"\))(25(_string \"00000001000000000000000000000000000000000000000000000010000000000000000000011010"\))(26(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000011011"\))(27(_string \"00000000000000000000000000000000000000000000000000000000010000010000000000011100"\))(28(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000011101"\))(29(_string \"01000000000000000000010000000000000000000000000000000000000000000001000000011111"\))(30(_string \"00000011000000000000000000000000000000000000000001000000000000000000000000100011"\))(31(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100100000"\))(32(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000100010"\))(33(_string \"00000000000000000000000000000000000000000000000000000000010000010000000000011110"\))(34(_string \"00000000000000000000001000000100000010000000000000000000000000000000000000011111"\))(35(_string \"00000001000000000000000000000000000000000000000000000001000000000000000000100100"\))(36(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000100101"\))(37(_string \"01000000000000000000000000000000000000000000000000000000000000000000000000100110"\))(38(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__74(_arch 0 0 74(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 862           1570292511172 rtl
(_unit VHDL (cnt 0 12(rtl 0 22))
	(_version vd0)
	(_time 1570292511173 2019.10.05 19:21:51)
	(_source (\./../src/cnt.vhd\))
	(_parameters tan)
	(_code b2b7b4e6e5e4e2a4b0e2f7e9e7b4b1b4e7b5b6b4b1)
	(_ent
		(_time 1569341529381)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in))))
		(_port (_int CNT_CMD -1 0 16(_ent(_in))))
		(_port (_int CNT_Flag -1 0 17(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(4)(3))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1533          1570292511203 rtl
(_unit VHDL (alu_s 0 16(rtl 0 29))
	(_version vd0)
	(_time 1570292511204 2019.10.05 19:21:51)
	(_source (\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code d1d4d583838780c484d5c28b81d782d6d4d487d6d2)
	(_ent
		(_time 1569341529678)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 0 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1 ((_dto i 15 i 0)))))
		(_port (_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port (_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port (_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port (_int ALU_Dout 1 0 23(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(5(d_15_0))(3(3))(4))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment (_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment (_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11297         1570292511248 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570292511249 2019.10.05 19:21:51)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 00040206565654170407520e105b550656070007040656)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1698          1570292511254 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1570292511255 2019.10.05 19:21:51)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 00040206565654155255145a530704065607000556)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 46(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 54(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 63(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 381 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 78 (top_tb))
	(_version vd0)
	(_time 1570292511258 2019.10.05 19:21:51)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 00040206055657170401125a540655060306080556)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570292511281 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570292511282 2019.10.05 19:21:51)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 1f1b1d181f494b0a4d100b454c181b1949181f1a49)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570292511285 2019.10.05 19:21:51)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 1f1b1d184c4948081b1e0d454b194a191c19171a49)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570292513562 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570292513563 2019.10.05 19:21:53)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 080c5a0e565e5c1d5a071c525b0f0c0e5e0f080d5e)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570292513566 2019.10.05 19:21:53)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 080c5a0e055e5f1f0c091a525c0e5d0e0b0e000d5e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11297         1570292515765 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570292515766 2019.10.05 19:21:55)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code a4a7a7f3f6f2f0b3a0a3f6aab4fff1a2f2a3a4a3a0a2f2)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1570292516029 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570292516030 2019.10.05 19:21:56)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code adaea1faaffbf9b8ffa2b9f7feaaa9abfbaaada8fb)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570292516033 2019.10.05 19:21:56)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code adaea1fafcfbfabaa9acbff7f9abf8abaeaba5a8fb)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1191          1570295016237 rtl
(_unit VHDL (mux 0 12(rtl 0 31))
	(_version vd0)
	(_time 1570295016238 2019.10.05 20:03:36)
	(_source (\./../src/mux.vhd\))
	(_parameters tan)
	(_code 18181a1e154e440e4e4b0d43411e4c1f1d1f101e4c)
	(_ent
		(_time 1569341529550)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MUX_Din0 1 0 16(_ent(_in))))
		(_port (_int MUX_Din1 1 0 17(_ent(_in))))
		(_port (_int MUX_Din2 1 0 18(_ent(_in))))
		(_port (_int MUX_Din3 1 0 19(_ent(_in))))
		(_port (_int MUX_Din4 1 0 20(_ent(_in))))
		(_port (_int MUX_Din5 1 0 21(_ent(_in))))
		(_port (_int MUX_Din6 1 0 22(_ent(_in))))
		(_port (_int MUX_Din7 1 0 23(_ent(_in))))
		(_port (_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1221          1570295016282 rtl
(_unit VHDL (reg 0 12(rtl 0 26))
	(_version vd0)
	(_time 1570295016283 2019.10.05 20:03:36)
	(_source (\./../src/reg.vhd\))
	(_parameters tan)
	(_code 47461345451014504115521d114045414241404045)
	(_ent
		(_time 1569341529582)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port (_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port (_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port (_int REG_Dout 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3575          1570295016344 rtl
(_unit VHDL (ctrl 0 14(rtl 0 56))
	(_version vd0)
	(_time 1570295016345 2019.10.05 20:03:36)
	(_source (\./../src/f_ctrl.vhd\))
	(_parameters tan)
	(_code 8686d38984d0d090d581d18892ddd580d5808581828184)
	(_ent
		(_time 1569341529465)
	)
	(_object
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_port (_int RST -1 0 18(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 21(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Din 0 0 21(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 1 0 22(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 25(_array -1 ((_to i 1 i 18)))))
		(_port (_int FlagV 2 0 25(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 29(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 3 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 4 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 5 0 32(_ent(_out))))
		(_port (_int CMD 5 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_A_CMD 6 0 36(_ent(_out))))
		(_port (_int REG_B_CMD 6 0 37(_ent(_out))))
		(_port (_int REG_C_CMD 6 0 38(_ent(_out))))
		(_port (_int REG_D_CMD 6 0 39(_ent(_out))))
		(_port (_int REG_E_CMD 6 0 40(_ent(_out))))
		(_port (_int REG_F_CMD 6 0 41(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 46(_array -1 ((_dto i 8 i 0)))))
		(_port (_int RST_COMP 7 0 46(_ent(_out))))
		(_port (_int Done -1 0 49(_ent(_out))))
		(_port (_int CTRL_Dout 1 0 50(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 57(_array -1 ((_to i 1 i 80)))))
		(_sig (_int current 8 0 57(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~7}~13 0 58(_array -1 ((_to i 0 i 7)))))
		(_sig (_int N_ADDR 9 0 58(_arch(_uni))))
		(_sig (_int C_ADDR 9 0 59(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~3}~13 0 60(_array -1 ((_to i 0 i 3)))))
		(_sig (_int LS 10 0 60(_arch(_uni))))
		(_sig (_int Logic_Jump -1 0 61(_arch(_uni))))
		(_sig (_int CNT_clk -1 0 62(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_prcs (_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(2)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 822           1570295016409 rtl
(_unit VHDL (flg 0 34(rtl 0 45))
	(_version vd0)
	(_time 1570295016410 2019.10.05 20:03:36)
	(_source (\./../src/flg.vhd\))
	(_parameters tan)
	(_code c4c49491939397d2c397879e92c2c2c297c2c3c2c2)
	(_ent
		(_time 1569341529616)
	)
	(_object
		(_port (_int CLK -1 0 37(_ent(_in)(_event))))
		(_port (_int RST -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int Xin 0 0 39(_ent(_in))))
		(_port (_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 6171          1570295016469 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1570295016470 2019.10.05 20:03:36)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code 030301055654031404544559060401055505570401)
	(_ent
		(_time 1569341529646)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000001000000000000000000000000000000000000000000000000011"\))(3(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000100"\))(4(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00000001000000000000000000000000000000000000000000001000000000000000000000000110"\))(6(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000001000"\))(8(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001001"\))(9(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000001010"\))(10(_string \"00010000000000000000000000000000000000000000000000000000000000000000000000001011"\))(11(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001100"\))(12(_string \"01000000000000000000010000000000000000000000000000000000000000000000000000001101"\))(13(_string \"00100000000000000000000000000000000000000000000000000000010000000000000000001110"\))(14(_string \"00000000000000000000000000000000000000000000000000010000000000000001000000010000"\))(15(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000010100"\))(16(_string \"00000000000000000000000000000000000000000000000000000000000000000000011000010001"\))(17(_string \"00000000000000010000000100000000000000000000000000000000000000000000000000010011"\))(18(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010001"\))(19(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001110"\))(20(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010101"\))(21(_string \"01000000000000000000000000000000000000000010000000000000000000000000000000010110"\))(22(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000010111"\))(23(_string \"01000000000000000000000000000000000100000000000000000000000000000000000000011000"\))(24(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000011001"\))(25(_string \"00000001000000000000000000000000000000000000000000000010000000000000000000011010"\))(26(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000011011"\))(27(_string \"00000000000000000000000000000000000000000000000000000000010000010000000000011100"\))(28(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000011101"\))(29(_string \"01000000000000000000010000000000000000000000000000000000000000000001000000011111"\))(30(_string \"00000011000000000000000000000000000000000000000001000000000000000000000000100011"\))(31(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100100000"\))(32(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000100010"\))(33(_string \"00000000000000000000000000000000000000000000000000000000010000010000000000011110"\))(34(_string \"00000000000000000000001000000100000010000000000000000000000000000000000000011111"\))(35(_string \"00000001000000000000000000000000000000000000000000000001000000000000000000100100"\))(36(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000100101"\))(37(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000100110"\))(38(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000100111"\))(39(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000101000"\))(40(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100101001"\))(41(_string \"00000000000000000000000000100000000000000000000000000000000000000000000000101011"\))(42(_string \"00000000000000000000001000000000000000000000000000000000000000000000000000101100"\))(43(_string \"00010000100000000000000000000000000000000000000000000000000000000000000000101110"\))(44(_string \"00000100000000000000000000000000000000000000000000000000000000000000000000101101"\))(45(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101011"\))(46(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100100101"\))(47(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100110000"\))(48(_string \"00000000000000000000000000000000000000001000000000000000000000000000000000110010"\))(49(_string \"00000000000000000000000000000000000000000000000000000000000000000000000000110010"\))(50(_string \"01000000000000000000000000000000000000000000000000000000000000000000000000110011"\))(51(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__87(_arch 0 0 87(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 862           1570295016519 rtl
(_unit VHDL (cnt 0 12(rtl 0 22))
	(_version vd0)
	(_time 1570295016520 2019.10.05 20:03:36)
	(_source (\./../src/cnt.vhd\))
	(_parameters tan)
	(_code 323331376564622430627769673431346735363431)
	(_ent
		(_time 1569341529381)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in))))
		(_port (_int CNT_CMD -1 0 16(_ent(_in))))
		(_port (_int CNT_Flag -1 0 17(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(4)(3))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1533          1570295016566 rtl
(_unit VHDL (alu_s 0 16(rtl 0 29))
	(_version vd0)
	(_time 1570295016567 2019.10.05 20:03:36)
	(_source (\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code 60616160333631753564733a306633676565366763)
	(_ent
		(_time 1569341529678)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 0 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1 ((_dto i 15 i 0)))))
		(_port (_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port (_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port (_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port (_int ALU_Dout 1 0 23(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(5(d_15_0))(3(3))(4))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment (_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment (_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11297         1570295016610 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570295016611 2019.10.05 20:03:36)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 8f8f8b818fd9db988b88dd819fd4da89d9888f888b89d9)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1698          1570295016616 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1570295016617 2019.10.05 20:03:36)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 8f8f8b818fd9db9addda9bd5dc888b89d9888f8ad9)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 46(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 54(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 63(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 381 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 78 (top_tb))
	(_version vd0)
	(_time 1570295016620 2019.10.05 20:03:36)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 8f8f8b81dcd9d8988b8e9dd5db89da898c89878ad9)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570295016644 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570295016645 2019.10.05 20:03:36)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code afafabf8aff9fbbafda0bbf5fca8aba9f9a8afaaf9)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570295016648 2019.10.05 20:03:36)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code afafabf8fcf9f8b8abaebdf5fba9faa9aca9a7aaf9)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570295019018 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570295019019 2019.10.05 20:03:39)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code f6f6fba6a6a0a2e3a4f9e2aca5f1f2f0a0f1f6f3a0)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570295019022 2019.10.05 20:03:39)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code f6f6fba6f5a0a1e1f2f7e4aca2f0a3f0f5f0fef3a0)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11297         1570295021656 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570295021657 2019.10.05 20:03:41)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 464946441610125142411448561d134010414641424010)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1570295021922 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570295021923 2019.10.05 20:03:41)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 505f515306060445025f440a035754560657505506)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570295021926 2019.10.05 20:03:41)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 505f5153550607475451420a045605565356585506)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1191          1570295116842 rtl
(_unit VHDL (mux 0 12(rtl 0 31))
	(_version vd0)
	(_time 1570295116843 2019.10.05 20:05:16)
	(_source (\./../src/mux.vhd\))
	(_parameters tan)
	(_code 1a4a461c4e4c460c4c490f41431c4e1d1f1d121c4e)
	(_ent
		(_time 1569341529550)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MUX_Din0 1 0 16(_ent(_in))))
		(_port (_int MUX_Din1 1 0 17(_ent(_in))))
		(_port (_int MUX_Din2 1 0 18(_ent(_in))))
		(_port (_int MUX_Din3 1 0 19(_ent(_in))))
		(_port (_int MUX_Din4 1 0 20(_ent(_in))))
		(_port (_int MUX_Din5 1 0 21(_ent(_in))))
		(_port (_int MUX_Din6 1 0 22(_ent(_in))))
		(_port (_int MUX_Din7 1 0 23(_ent(_in))))
		(_port (_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1221          1570295116873 rtl
(_unit VHDL (reg 0 12(rtl 0 26))
	(_version vd0)
	(_time 1570295116874 2019.10.05 20:05:16)
	(_source (\./../src/reg.vhd\))
	(_parameters tan)
	(_code 3968333c356e6a2e3f6b2c636f3e3b3f3c3f3e3e3b)
	(_ent
		(_time 1569341529582)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port (_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port (_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port (_int REG_Dout 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3575          1570295116949 rtl
(_unit VHDL (ctrl 0 14(rtl 0 56))
	(_version vd0)
	(_time 1570295116950 2019.10.05 20:05:16)
	(_source (\./../src/f_ctrl.vhd\))
	(_parameters tan)
	(_code 87d78c8884d1d191d480d08993dcd481d4818480838085)
	(_ent
		(_time 1569341529465)
	)
	(_object
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_port (_int RST -1 0 18(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 21(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Din 0 0 21(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 1 0 22(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 25(_array -1 ((_to i 1 i 18)))))
		(_port (_int FlagV 2 0 25(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 29(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 3 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 4 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 5 0 32(_ent(_out))))
		(_port (_int CMD 5 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_A_CMD 6 0 36(_ent(_out))))
		(_port (_int REG_B_CMD 6 0 37(_ent(_out))))
		(_port (_int REG_C_CMD 6 0 38(_ent(_out))))
		(_port (_int REG_D_CMD 6 0 39(_ent(_out))))
		(_port (_int REG_E_CMD 6 0 40(_ent(_out))))
		(_port (_int REG_F_CMD 6 0 41(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 46(_array -1 ((_dto i 8 i 0)))))
		(_port (_int RST_COMP 7 0 46(_ent(_out))))
		(_port (_int Done -1 0 49(_ent(_out))))
		(_port (_int CTRL_Dout 1 0 50(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 57(_array -1 ((_to i 1 i 80)))))
		(_sig (_int current 8 0 57(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~7}~13 0 58(_array -1 ((_to i 0 i 7)))))
		(_sig (_int N_ADDR 9 0 58(_arch(_uni))))
		(_sig (_int C_ADDR 9 0 59(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~3}~13 0 60(_array -1 ((_to i 0 i 3)))))
		(_sig (_int LS 10 0 60(_arch(_uni))))
		(_sig (_int Logic_Jump -1 0 61(_arch(_uni))))
		(_sig (_int CNT_clk -1 0 62(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_prcs (_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(2)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 822           1570295116982 rtl
(_unit VHDL (flg 0 34(rtl 0 45))
	(_version vd0)
	(_time 1570295116983 2019.10.05 20:05:16)
	(_source (\./../src/flg.vhd\))
	(_parameters tan)
	(_code a6f6a8f1f3f1f5b0a1f5e5fcf0a0a0a0f5a0a1a0a0)
	(_ent
		(_time 1569341529616)
	)
	(_object
		(_port (_int CLK -1 0 37(_ent(_in)(_event))))
		(_port (_int RST -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int Xin 0 0 39(_ent(_in))))
		(_port (_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 4897          1570295117045 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1570295117046 2019.10.05 20:05:17)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code e5b4efb6b6b2e5f2e3b7a3bfe0e2e7e3b3e3b1e2e7)
	(_ent
		(_time 1569341529646)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000001000000000000000000000000000000000000000000000000011"\))(3(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000100"\))(4(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00000001000000000000000000000000000000000000000000001000000000000000000000000110"\))(6(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000001000"\))(8(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001001"\))(9(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000001010"\))(10(_string \"00010000000000000000000000000000000000000000000000000000000000000000000000001011"\))(11(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001100"\))(12(_string \"01000000000000000000010000000000000000000000000000000000000000000000000000001101"\))(13(_string \"00100000000000000000000000000000000000000000000000000000010000000000000000001110"\))(14(_string \"00000000000000000000000000000000000000000000000000010000000000000001000000010000"\))(15(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000010100"\))(16(_string \"00000000000000000000000000000000000000000000000000000000000000000000011000010001"\))(17(_string \"00000000000000010000000100000000000000000000000000000000000000000000000000010011"\))(18(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010001"\))(19(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001110"\))(20(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010101"\))(21(_string \"01000000000000000000000000000000000000000010000000000000000000000000000000010110"\))(22(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000010111"\))(23(_string \"01000000000000000000000000000000000100000000000000000000000000000000000000011000"\))(24(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000011001"\))(25(_string \"00000001000000000000000000000000000000000000000000000010000000000000000000011010"\))(26(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000011011"\))(27(_string \"00000000000000000000000000000000000000000000000000000000010000010000000000011100"\))(28(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000011101"\))(29(_string \"01000000000000000000010000000000000000000000000000000000000000000001000000011111"\))(30(_string \"00000011000000000000000000000000000000000000000001000000000000000000000000100011"\))(31(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100100000"\))(32(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000100010"\))(33(_string \"00000000000000000000000000000000000000000000000000000000010000010000000000011110"\))(34(_string \"00000000000000000000001000000100000010000000000000000000000000000000000000011111"\))(35(_string \"00000001000000000000000000000000000000000000000000000001000000000000000000100100"\))(36(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000100101"\))(37(_string \"01000000000000000000000000000000000000000000000000000000000000000000000000100110"\))(38(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__74(_arch 0 0 74(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 862           1570295117090 rtl
(_unit VHDL (cnt 0 12(rtl 0 22))
	(_version vd0)
	(_time 1570295117091 2019.10.05 20:05:17)
	(_source (\./../src/cnt.vhd\))
	(_parameters tan)
	(_code 14441e13454244021644514f411217124113101217)
	(_ent
		(_time 1569341529381)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in))))
		(_port (_int CNT_CMD -1 0 16(_ent(_in))))
		(_port (_int CNT_Flag -1 0 17(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(3)(4))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1533          1570295117123 rtl
(_unit VHDL (alu_s 0 16(rtl 0 29))
	(_version vd0)
	(_time 1570295117124 2019.10.05 20:05:17)
	(_source (\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code 33633b366365622666372069633560343636653430)
	(_ent
		(_time 1569341529678)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 0 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1 ((_dto i 15 i 0)))))
		(_port (_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port (_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port (_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port (_int ALU_Dout 1 0 23(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(5(d_15_0))(3(3))(4))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment (_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment (_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11297         1570295117168 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570295117169 2019.10.05 20:05:17)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 62336f62363436756665306c7239376434656265666434)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1698          1570295117186 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1570295117187 2019.10.05 20:05:17)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 71207c70262725642324652b227675772776717427)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 46(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 54(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 63(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 381 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 78 (top_tb))
	(_version vd0)
	(_time 1570295117190 2019.10.05 20:05:17)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 71207c70752726667570632b257724777277797427)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570295117217 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570295117218 2019.10.05 20:05:17)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 91c09c9ec6c7c584c39e85cbc2969597c7969194c7)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570295117230 2019.10.05 20:05:17)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code a0f1adf7a5f6f7b7a4a1b2faf4a6f5a6a3a6a8a5f6)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570295119170 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570295119171 2019.10.05 20:05:19)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 3235373766646627603d2668613536346435323764)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570295119183 2019.10.05 20:05:19)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 41464443451716564540531b154714474247494417)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11297         1570295121511 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570295121512 2019.10.05 20:05:21)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 5a5d0f595d0c0e4d5e5d08544a010f5c0c5d5a5d5e5c0c)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1570295121716 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570295121717 2019.10.05 20:05:21)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 2522732176737130772a317f762221237322252073)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570295121720 2019.10.05 20:05:21)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 25227321257372322124377f7123702326232d2073)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1191          1570297950687 rtl
(_unit VHDL (mux 0 12(rtl 0 31))
	(_version vd0)
	(_time 1570297950688 2019.10.05 20:52:30)
	(_source (\./../src/mux.vhd\))
	(_parameters tan)
	(_code cdc89c999c9b91db9b9ed89694cb99cac8cac5cb99)
	(_ent
		(_time 1569341529550)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MUX_Din0 1 0 16(_ent(_in))))
		(_port (_int MUX_Din1 1 0 17(_ent(_in))))
		(_port (_int MUX_Din2 1 0 18(_ent(_in))))
		(_port (_int MUX_Din3 1 0 19(_ent(_in))))
		(_port (_int MUX_Din4 1 0 20(_ent(_in))))
		(_port (_int MUX_Din5 1 0 21(_ent(_in))))
		(_port (_int MUX_Din6 1 0 22(_ent(_in))))
		(_port (_int MUX_Din7 1 0 23(_ent(_in))))
		(_port (_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1221          1570297950718 rtl
(_unit VHDL (reg 0 12(rtl 0 26))
	(_version vd0)
	(_time 1570297950719 2019.10.05 20:52:30)
	(_source (\./../src/reg.vhd\))
	(_parameters tan)
	(_code ede9eabebcbabefaebbff8b7bbeaefebe8ebeaeaef)
	(_ent
		(_time 1569341529582)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port (_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port (_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port (_int REG_Dout 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3575          1570297950765 rtl
(_unit VHDL (ctrl 0 14(rtl 0 56))
	(_version vd0)
	(_time 1570297950766 2019.10.05 20:52:30)
	(_source (\./../src/f_ctrl.vhd\))
	(_parameters tan)
	(_code 1c19191a4b4a4a0a4f1b4b1208474f1a4f1a1f1b181b1e)
	(_ent
		(_time 1569341529465)
	)
	(_object
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_port (_int RST -1 0 18(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 21(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Din 0 0 21(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 1 0 22(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 25(_array -1 ((_to i 1 i 18)))))
		(_port (_int FlagV 2 0 25(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 29(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 3 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 4 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 5 0 32(_ent(_out))))
		(_port (_int CMD 5 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_A_CMD 6 0 36(_ent(_out))))
		(_port (_int REG_B_CMD 6 0 37(_ent(_out))))
		(_port (_int REG_C_CMD 6 0 38(_ent(_out))))
		(_port (_int REG_D_CMD 6 0 39(_ent(_out))))
		(_port (_int REG_E_CMD 6 0 40(_ent(_out))))
		(_port (_int REG_F_CMD 6 0 41(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 46(_array -1 ((_dto i 8 i 0)))))
		(_port (_int RST_COMP 7 0 46(_ent(_out))))
		(_port (_int Done -1 0 49(_ent(_out))))
		(_port (_int CTRL_Dout 1 0 50(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 57(_array -1 ((_to i 1 i 80)))))
		(_sig (_int current 8 0 57(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~7}~13 0 58(_array -1 ((_to i 0 i 7)))))
		(_sig (_int N_ADDR 9 0 58(_arch(_uni))))
		(_sig (_int C_ADDR 9 0 59(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~3}~13 0 60(_array -1 ((_to i 0 i 3)))))
		(_sig (_int LS 10 0 60(_arch(_uni))))
		(_sig (_int Logic_Jump -1 0 61(_arch(_uni))))
		(_sig (_int CNT_clk -1 0 62(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_prcs (_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(2)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 822           1570297950812 rtl
(_unit VHDL (flg 0 34(rtl 0 45))
	(_version vd0)
	(_time 1570297950813 2019.10.05 20:52:30)
	(_source (\./../src/flg.vhd\))
	(_parameters tan)
	(_code 4a4f4a48481d195c4d1909101c4c4c4c194c4d4c4c)
	(_ent
		(_time 1569341529616)
	)
	(_object
		(_port (_int CLK -1 0 37(_ent(_in)(_event))))
		(_port (_int RST -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int Xin 0 0 39(_ent(_in))))
		(_port (_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 6269          1570297950843 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1570297950844 2019.10.05 20:52:30)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code 6a6e6e6a6d3d6a7d6d3e2c306f6d686c3c6c3e6d68)
	(_ent
		(_time 1569341529646)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000001000000000000000000000000000000000000000000000000011"\))(3(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000100"\))(4(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00000001000000000000000000000000000000000000000000001000000000000000000000000110"\))(6(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000001000"\))(8(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001001"\))(9(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000001010"\))(10(_string \"00010000000000000000000000000000000000000000000000000000000000000000000000001011"\))(11(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001100"\))(12(_string \"01000000000000000000010000000000000000000000000000000000000000000000000000001101"\))(13(_string \"00100000000000000000000000000000000000000000000000000000010000000000000000001110"\))(14(_string \"00000000000000000000000000000000000000000000000000010000000000000001000000010000"\))(15(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000010100"\))(16(_string \"00000000000000000000000000000000000000000000000000000000000000000000011000010001"\))(17(_string \"00000000000000010000000100000000000000000000000000000000000000000000000000010011"\))(18(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010001"\))(19(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001110"\))(20(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010101"\))(21(_string \"01000000000000000000000000000000000000000010000000000000000000000000000000010110"\))(22(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000010111"\))(23(_string \"01000000000000000000000000000000000100000000000000000000000000000000000000011000"\))(24(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000011001"\))(25(_string \"00000001000000000000000000000000000000000000000000000010000000000000000000011010"\))(26(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000011011"\))(27(_string \"00000000000000000000000000000000000000000000000000000000010000010000000000011100"\))(28(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000011101"\))(29(_string \"01000000000000000000010000000000000000000000000000000000000000000001000000011111"\))(30(_string \"00000011000000000000000000000000000000000000000001000000000000000000000000100011"\))(31(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100100000"\))(32(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000100010"\))(33(_string \"00000000000000000000000000000000000000000000000000000000010000010000000000011110"\))(34(_string \"00000000000000000000001000000100000010000000000000000000000000000000000000011111"\))(35(_string \"00000001000000000000000000000000000000000000000000000001000000000000000000100100"\))(36(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000100101"\))(37(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000100110"\))(38(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100110000"\))(39(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101000"\))(40(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000101001"\))(41(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100101010"\))(42(_string \"00000000000000000000000000100000000000000000000000000000000000000000000000101100"\))(43(_string \"00000000000000000000001000000000000000000000000000000000000000000000000000101101"\))(44(_string \"00010000100000000000000000000000000000000000000000000000000000000000000000101111"\))(45(_string \"00000100000000000000000000000000000000000000000000000000000000000000000000101110"\))(46(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101100"\))(47(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100100101"\))(48(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100110010"\))(49(_string \"00000000000000000000000000000000000000001000000000000000000000000000000000110010"\))(50(_string \"00000000000000000000000000000000000000000000000000000000000000000000000000110011"\))(51(_string \"01000000000000000000000000000000000000000000000000000000000000000000000000110011"\))(52(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__88(_arch 0 0 88(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 862           1570297950874 rtl
(_unit VHDL (cnt 0 12(rtl 0 22))
	(_version vd0)
	(_time 1570297950875 2019.10.05 20:52:30)
	(_source (\./../src/cnt.vhd\))
	(_parameters tan)
	(_code 898c8c87d5dfd99f8bd9ccd2dc8f8a8fdc8e8d8f8a)
	(_ent
		(_time 1569341529381)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in))))
		(_port (_int CNT_CMD -1 0 16(_ent(_in))))
		(_port (_int CNT_Flag -1 0 17(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(4)(3))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1533          1570297950905 rtl
(_unit VHDL (alu_s 0 16(rtl 0 29))
	(_version vd0)
	(_time 1570297950906 2019.10.05 20:52:30)
	(_source (\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code a8adaffff3fef9bdfdacbbf2f8aefbafadadfeafab)
	(_ent
		(_time 1569341529678)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 0 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1 ((_dto i 15 i 0)))))
		(_port (_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port (_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port (_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port (_int ALU_Dout 1 0 23(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(5(d_15_0))(3(3))(4))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment (_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment (_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11297         1570297950950 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570297950951 2019.10.05 20:52:30)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code d7d3d585868183c0d3d085d9c78c82d181d0d7d0d3d181)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1698          1570297950956 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1570297950957 2019.10.05 20:52:30)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code d7d3d585868183c28582c38d84d0d3d181d0d7d281)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 46(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 54(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 63(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 381 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 78 (top_tb))
	(_version vd0)
	(_time 1570297950960 2019.10.05 20:52:30)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code d7d3d585d58180c0d3d6c58d83d182d1d4d1dfd281)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570297950983 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570297950984 2019.10.05 20:52:30)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code f6f2f4a6a6a0a2e3a4f9e2aca5f1f2f0a0f1f6f3a0)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570297950987 2019.10.05 20:52:30)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code f6f2f4a6f5a0a1e1f2f7e4aca2f0a3f0f5f0fef3a0)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570297952765 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570297952766 2019.10.05 20:52:32)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code ece8bcbfe9bab8f9bee3f8b6bfebe8eabaebece9ba)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570297952769 2019.10.05 20:52:32)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code ece8bcbfbababbfbe8edfeb6b8eab9eaefeae4e9ba)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11297         1570297955153 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570297955154 2019.10.05 20:52:35)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 42414140161416554645104c5219174414454245464414)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1570297955405 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570297955406 2019.10.05 20:52:35)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 3c3f3039396a68296e3328666f3b383a6a3b3c396a)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570297955409 2019.10.05 20:52:35)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 3c3f30396a6a6b2b383d2e66683a693a3f3a34396a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1191          1570298122005 rtl
(_unit VHDL (mux 0 12(rtl 0 31))
	(_version vd0)
	(_time 1570298122006 2019.10.05 20:55:22)
	(_source (\./../src/mux.vhd\))
	(_parameters tan)
	(_code feaca8afaea8a2e8a8adeba5a7f8aaf9fbf9f6f8aa)
	(_ent
		(_time 1569341529550)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MUX_Din0 1 0 16(_ent(_in))))
		(_port (_int MUX_Din1 1 0 17(_ent(_in))))
		(_port (_int MUX_Din2 1 0 18(_ent(_in))))
		(_port (_int MUX_Din3 1 0 19(_ent(_in))))
		(_port (_int MUX_Din4 1 0 20(_ent(_in))))
		(_port (_int MUX_Din5 1 0 21(_ent(_in))))
		(_port (_int MUX_Din6 1 0 22(_ent(_in))))
		(_port (_int MUX_Din7 1 0 23(_ent(_in))))
		(_port (_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1221          1570298122037 rtl
(_unit VHDL (reg 0 12(rtl 0 26))
	(_version vd0)
	(_time 1570298122038 2019.10.05 20:55:22)
	(_source (\./../src/reg.vhd\))
	(_parameters tan)
	(_code 1d4e1c1a4c4a4e0a1b4f08474b1a1f1b181b1a1a1f)
	(_ent
		(_time 1569341529582)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port (_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port (_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port (_int REG_Dout 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3575          1570298122099 rtl
(_unit VHDL (ctrl 0 14(rtl 0 56))
	(_version vd0)
	(_time 1570298122100 2019.10.05 20:55:22)
	(_source (\./../src/f_ctrl.vhd\))
	(_parameters tan)
	(_code 5c0e5c5e0b0a0a4a0f5b0b5248070f5a0f5a5f5b585b5e)
	(_ent
		(_time 1569341529465)
	)
	(_object
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_port (_int RST -1 0 18(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 21(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Din 0 0 21(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 1 0 22(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 25(_array -1 ((_to i 1 i 18)))))
		(_port (_int FlagV 2 0 25(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 29(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 3 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 4 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 5 0 32(_ent(_out))))
		(_port (_int CMD 5 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_A_CMD 6 0 36(_ent(_out))))
		(_port (_int REG_B_CMD 6 0 37(_ent(_out))))
		(_port (_int REG_C_CMD 6 0 38(_ent(_out))))
		(_port (_int REG_D_CMD 6 0 39(_ent(_out))))
		(_port (_int REG_E_CMD 6 0 40(_ent(_out))))
		(_port (_int REG_F_CMD 6 0 41(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 46(_array -1 ((_dto i 8 i 0)))))
		(_port (_int RST_COMP 7 0 46(_ent(_out))))
		(_port (_int Done -1 0 49(_ent(_out))))
		(_port (_int CTRL_Dout 1 0 50(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 57(_array -1 ((_to i 1 i 80)))))
		(_sig (_int current 8 0 57(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~7}~13 0 58(_array -1 ((_to i 0 i 7)))))
		(_sig (_int N_ADDR 9 0 58(_arch(_uni))))
		(_sig (_int C_ADDR 9 0 59(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~3}~13 0 60(_array -1 ((_to i 0 i 3)))))
		(_sig (_int LS 10 0 60(_arch(_uni))))
		(_sig (_int Logic_Jump -1 0 61(_arch(_uni))))
		(_sig (_int CNT_clk -1 0 62(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_prcs (_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(2)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 822           1570298122146 rtl
(_unit VHDL (flg 0 34(rtl 0 45))
	(_version vd0)
	(_time 1570298122147 2019.10.05 20:55:22)
	(_source (\./../src/flg.vhd\))
	(_parameters tan)
	(_code 8bd98e858adcd89d8cd8c8d1dd8d8d8dd88d8c8d8d)
	(_ent
		(_time 1569341529616)
	)
	(_object
		(_port (_int CLK -1 0 37(_ent(_in)(_event))))
		(_port (_int RST -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int Xin 0 0 39(_ent(_in))))
		(_port (_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 6269          1570298122177 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1570298122178 2019.10.05 20:55:22)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code aaf9abfdadfdaabdadfeecf0afada8acfcacfeada8)
	(_ent
		(_time 1569341529646)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000001000000000000000000000000000000000000000000000000011"\))(3(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000100"\))(4(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00000001000000000000000000000000000000000000000000001000000000000000000000000110"\))(6(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000001000"\))(8(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001001"\))(9(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000001010"\))(10(_string \"00010000000000000000000000000000000000000000000000000000000000000000000000001011"\))(11(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001100"\))(12(_string \"01000000000000000000010000000000000000000000000000000000000000000000000000001101"\))(13(_string \"00100000000000000000000000000000000000000000000000000000010000000000000000001110"\))(14(_string \"00000000000000000000000000000000000000000000000000010000000000000001000000010000"\))(15(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000010100"\))(16(_string \"00000000000000000000000000000000000000000000000000000000000000000000011000010001"\))(17(_string \"00000000000000010000000100000000000000000000000000000000000000000000000000010011"\))(18(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010001"\))(19(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001110"\))(20(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010101"\))(21(_string \"01000000000000000000000000000000000000000010000000000000000000000000000000010110"\))(22(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000010111"\))(23(_string \"01000000000000000000000000000000000100000000000000000000000000000000000000011000"\))(24(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000011001"\))(25(_string \"00000001000000000000000000000000000000000000000000000010000000000000000000011010"\))(26(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000011011"\))(27(_string \"00000000000000000000000000000000000000000000000000000000010000010000000000011100"\))(28(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000011101"\))(29(_string \"01000000000000000000010000000000000000000000000000000000000000000001000000011111"\))(30(_string \"00000011000000000000000000000000000000000000000001000000000000000000000000100011"\))(31(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100100000"\))(32(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000100010"\))(33(_string \"00000000000000000000000000000000000000000000000000000000010000010000000000011110"\))(34(_string \"00000000000000000000001000000100000010000000000000000000000000000000000000011111"\))(35(_string \"00000001000000000000000000000000000000000000000000000001000000000000000000100100"\))(36(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000100101"\))(37(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000100110"\))(38(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100110000"\))(39(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101000"\))(40(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000101001"\))(41(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100101010"\))(42(_string \"00000000000000000000000000100000000000000000000000000000000000000000000000101100"\))(43(_string \"00000000000000000000001000000000000000000000000000000000000000000000000000101101"\))(44(_string \"00010000100000000000000000000000000000000000000000000000000000000000000000101111"\))(45(_string \"00000100000000000000000000000000000000000000000000000000000000000000000000101110"\))(46(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101100"\))(47(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100100101"\))(48(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100110010"\))(49(_string \"00000000000000000000000000000000000000001000000000000000000000000000000000110010"\))(50(_string \"00000000000000000000000000000000000000000000000000000000000000000000000000110011"\))(51(_string \"01000000000000000000000000000000000000000000000000000000000000000000000000110100"\))(52(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__88(_arch 0 0 88(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 862           1570298122222 rtl
(_unit VHDL (cnt 0 12(rtl 0 22))
	(_version vd0)
	(_time 1570298122223 2019.10.05 20:55:22)
	(_source (\./../src/cnt.vhd\))
	(_parameters tan)
	(_code d98bd98b858f89cfdb899c828cdfdadf8cdedddfda)
	(_ent
		(_time 1569341529381)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in))))
		(_port (_int CNT_CMD -1 0 16(_ent(_in))))
		(_port (_int CNT_Flag -1 0 17(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(4)(3))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1533          1570298122255 rtl
(_unit VHDL (alu_s 0 16(rtl 0 29))
	(_version vd0)
	(_time 1570298122256 2019.10.05 20:55:22)
	(_source (\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code f8aafaa8a3aea9edadfceba2a8feabfffdfdaefffb)
	(_ent
		(_time 1569341529678)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 0 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1 ((_dto i 15 i 0)))))
		(_port (_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port (_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port (_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port (_int ALU_Dout 1 0 23(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(5(d_15_0))(3(3))(4))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment (_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment (_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11297         1570298122300 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570298122301 2019.10.05 20:55:22)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 277427237671733023207529377c722171202720232171)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1698          1570298122318 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1570298122319 2019.10.05 20:55:22)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 36653633666062236463226c653132306031363360)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 46(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 54(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 63(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 381 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 78 (top_tb))
	(_version vd0)
	(_time 1570298122322 2019.10.05 20:55:22)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 36653633356061213237246c6230633035303e3360)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570298122349 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570298122350 2019.10.05 20:55:22)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 56055655060002430459420c055152500051565300)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570298122363 2019.10.05 20:55:22)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 65366565653332726164773f3163306366636d6033)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570298124583 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570298124584 2019.10.05 20:55:24)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 1043401746464405421f044a431714164617101546)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570298124587 2019.10.05 20:55:24)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 10434017154647071411024a441645161316181546)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11297         1570298127347 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570298127348 2019.10.05 20:55:27)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code de8cdd8cdd888ac9dad98cd0ce858bd888d9ded9dad888)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1570298127739 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570298127740 2019.10.05 20:55:27)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 6436696436323071366b703e376360623263646132)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570298127743 2019.10.05 20:55:27)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 64366964653233736065763e3062316267626c6132)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1191          1570298321666 rtl
(_unit VHDL (mux 0 12(rtl 0 31))
	(_version vd0)
	(_time 1570298321667 2019.10.05 20:58:41)
	(_source (\./../src/mux.vhd\))
	(_parameters tan)
	(_code f6a4f7a7f5a0aae0a0a5e3adaff0a2f1f3f1fef0a2)
	(_ent
		(_time 1569341529550)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MUX_Din0 1 0 16(_ent(_in))))
		(_port (_int MUX_Din1 1 0 17(_ent(_in))))
		(_port (_int MUX_Din2 1 0 18(_ent(_in))))
		(_port (_int MUX_Din3 1 0 19(_ent(_in))))
		(_port (_int MUX_Din4 1 0 20(_ent(_in))))
		(_port (_int MUX_Din5 1 0 21(_ent(_in))))
		(_port (_int MUX_Din6 1 0 22(_ent(_in))))
		(_port (_int MUX_Din7 1 0 23(_ent(_in))))
		(_port (_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1221          1570298321713 rtl
(_unit VHDL (reg 0 12(rtl 0 26))
	(_version vd0)
	(_time 1570298321714 2019.10.05 20:58:41)
	(_source (\./../src/reg.vhd\))
	(_parameters tan)
	(_code 25767121257276322377307f732227232023222227)
	(_ent
		(_time 1569341529582)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port (_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port (_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port (_int REG_Dout 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3575          1570298321760 rtl
(_unit VHDL (ctrl 0 14(rtl 0 56))
	(_version vd0)
	(_time 1570298321761 2019.10.05 20:58:41)
	(_source (\./../src/f_ctrl.vhd\))
	(_parameters tan)
	(_code 54060156540202420753035a400f075207525753505356)
	(_ent
		(_time 1569341529465)
	)
	(_object
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_port (_int RST -1 0 18(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 21(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Din 0 0 21(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 1 0 22(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 25(_array -1 ((_to i 1 i 18)))))
		(_port (_int FlagV 2 0 25(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 29(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 3 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 4 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 5 0 32(_ent(_out))))
		(_port (_int CMD 5 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_A_CMD 6 0 36(_ent(_out))))
		(_port (_int REG_B_CMD 6 0 37(_ent(_out))))
		(_port (_int REG_C_CMD 6 0 38(_ent(_out))))
		(_port (_int REG_D_CMD 6 0 39(_ent(_out))))
		(_port (_int REG_E_CMD 6 0 40(_ent(_out))))
		(_port (_int REG_F_CMD 6 0 41(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 46(_array -1 ((_dto i 8 i 0)))))
		(_port (_int RST_COMP 7 0 46(_ent(_out))))
		(_port (_int Done -1 0 49(_ent(_out))))
		(_port (_int CTRL_Dout 1 0 50(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 57(_array -1 ((_to i 1 i 80)))))
		(_sig (_int current 8 0 57(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~7}~13 0 58(_array -1 ((_to i 0 i 7)))))
		(_sig (_int N_ADDR 9 0 58(_arch(_uni))))
		(_sig (_int C_ADDR 9 0 59(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~3}~13 0 60(_array -1 ((_to i 0 i 3)))))
		(_sig (_int LS 10 0 60(_arch(_uni))))
		(_sig (_int Logic_Jump -1 0 61(_arch(_uni))))
		(_sig (_int CNT_clk -1 0 62(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_prcs (_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(2)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 822           1570298321791 rtl
(_unit VHDL (flg 0 34(rtl 0 45))
	(_version vd0)
	(_time 1570298321792 2019.10.05 20:58:41)
	(_source (\./../src/flg.vhd\))
	(_parameters tan)
	(_code 732123722324206574203029257575752075747575)
	(_ent
		(_time 1569341529616)
	)
	(_object
		(_port (_int CLK -1 0 37(_ent(_in)(_event))))
		(_port (_int RST -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int Xin 0 0 39(_ent(_in))))
		(_port (_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 6465          1570298321822 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1570298321823 2019.10.05 20:58:41)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code 92c1c69dc6c5928595c0d4c897959094c494c69590)
	(_ent
		(_time 1569341529646)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000001000000000000000000000000000000000000000000000000011"\))(3(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000100"\))(4(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00000001000000000000000000000000000000000000000000001000000000000000000000000110"\))(6(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000001000"\))(8(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001001"\))(9(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000001010"\))(10(_string \"00010000000000000000000000000000000000000000000000000000000000000000000000001011"\))(11(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001100"\))(12(_string \"01000000000000000000010000000000000000000000000000000000000000000000000000001101"\))(13(_string \"00100000000000000000000000000000000000000000000000000000010000000000000000001110"\))(14(_string \"00000000000000000000000000000000000000000000000000010000000000000001000000010000"\))(15(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000010100"\))(16(_string \"00000000000000000000000000000000000000000000000000000000000000000000011000010001"\))(17(_string \"00000000000000010000000100000000000000000000000000000000000000000000000000010011"\))(18(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010001"\))(19(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001110"\))(20(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010101"\))(21(_string \"01000000000000000000000000000000000000000010000000000000000000000000000000010110"\))(22(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000010111"\))(23(_string \"01000000000000000000000000000000000100000000000000000000000000000000000000011000"\))(24(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000011001"\))(25(_string \"00000001000000000000000000000000000000000000000000000010000000000000000000011010"\))(26(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000011011"\))(27(_string \"00000000000000000000000000000000000000000000000000000000010000010000000000011100"\))(28(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000011101"\))(29(_string \"01000000000000000000010000000000000000000000000000000000000000000001000000011111"\))(30(_string \"00000011000000000000000000000000000000000000000001000000000000000000000000100011"\))(31(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100100000"\))(32(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000100010"\))(33(_string \"00000000000000000000000000000000000000000000000000000000010000010000000000011110"\))(34(_string \"00000000000000000000001000000100000010000000000000000000000000000000000000011111"\))(35(_string \"00000001000000000000000000000000000000000000000000000001000000000000000000100100"\))(36(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000100101"\))(37(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000100110"\))(38(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100110000"\))(39(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101000"\))(40(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000101001"\))(41(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100101010"\))(42(_string \"00000000000000000000000000100000000000000000000000000000000000000000000000101100"\))(43(_string \"00000000000000000000001000000000000000000000000000000000000000000000000000101101"\))(44(_string \"00010000100000000000000000000000000000000000000000000000000000000000000000101111"\))(45(_string \"00000100000000000000000000000000000000000000000000000000000000000000000000101110"\))(46(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101100"\))(47(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100100101"\))(48(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100110010"\))(49(_string \"00000000000000000000000000000000000000001000000000000000000000000000000000110010"\))(50(_string \"00000000000000000000000000000000000000000000000000000000000000000000000000110011"\))(51(_string \"00000001000000000000000000000000000000000000000000000100000000000000000000110100"\))(52(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000000000"\))(53(_string \"01000000000000000000000000000000000000000000000000000000000000000000000000000000"\))(54(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__90(_arch 0 0 90(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 862           1570298321854 rtl
(_unit VHDL (cnt 0 12(rtl 0 22))
	(_version vd0)
	(_time 1570298321855 2019.10.05 20:58:41)
	(_source (\./../src/cnt.vhd\))
	(_parameters tan)
	(_code b1e3e4e5e5e7e1a7b3e1f4eae4b7b2b7e4b6b5b7b2)
	(_ent
		(_time 1569341529381)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in))))
		(_port (_int CNT_CMD -1 0 16(_ent(_in))))
		(_port (_int CNT_Flag -1 0 17(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(4)(3))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1533          1570298321901 rtl
(_unit VHDL (alu_s 0 16(rtl 0 29))
	(_version vd0)
	(_time 1570298321902 2019.10.05 20:58:41)
	(_source (\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code e0b2b7b3b3b6b1f5b5e4f3bab0e6b3e7e5e5b6e7e3)
	(_ent
		(_time 1569341529678)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 0 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1 ((_dto i 15 i 0)))))
		(_port (_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port (_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port (_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port (_int ALU_Dout 1 0 23(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(5(d_15_0))(3(3))(4))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment (_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment (_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11297         1570298321945 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570298321946 2019.10.05 20:58:41)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 0f5d0b090f595b180b085d011f545a0959080f080b0959)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1698          1570298321951 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1570298321952 2019.10.05 20:58:41)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 0f5d0b090f595b1a5d5a1b555c080b0959080f0a59)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 46(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 54(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 63(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 381 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 78 (top_tb))
	(_version vd0)
	(_time 1570298321955 2019.10.05 20:58:41)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 0f5d0b095c5958180b0e1d555b095a090c09070a59)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570298321979 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570298321980 2019.10.05 20:58:41)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 2e7c2a2a2d787a3b7c213a747d292a2878292e2b78)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570298321983 2019.10.05 20:58:41)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 2e7c2a2a7e7879392a2f3c747a287b282d28262b78)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570298324307 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570298324308 2019.10.05 20:58:44)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 46144b44161012531449521c154142401041464310)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570298324311 2019.10.05 20:58:44)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 46144b44451011514247541c1240134045404e4310)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11297         1570298326523 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570298326524 2019.10.05 20:58:46)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code f1a0f4a1a6a7a5e6f5f6a3ffe1aaa4f7a7f6f1f6f5f7a7)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1570298326822 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570298326823 2019.10.05 20:58:46)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 1a4b1d1d1d4c4e0f48150e40491d1e1c4c1d1a1f4c)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570298326826 2019.10.05 20:58:46)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 1a4b1d1d4e4c4d0d1e1b08404e1c4f1c191c121f4c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1191          1570298417705 rtl
(_unit VHDL (mux 0 12(rtl 0 31))
	(_version vd0)
	(_time 1570298417706 2019.10.05 21:00:17)
	(_source (\./../src/mux.vhd\))
	(_parameters tan)
	(_code 15164713154349034346004e4c13411210121d1341)
	(_ent
		(_time 1569341529550)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MUX_Din0 1 0 16(_ent(_in))))
		(_port (_int MUX_Din1 1 0 17(_ent(_in))))
		(_port (_int MUX_Din2 1 0 18(_ent(_in))))
		(_port (_int MUX_Din3 1 0 19(_ent(_in))))
		(_port (_int MUX_Din4 1 0 20(_ent(_in))))
		(_port (_int MUX_Din5 1 0 21(_ent(_in))))
		(_port (_int MUX_Din6 1 0 22(_ent(_in))))
		(_port (_int MUX_Din7 1 0 23(_ent(_in))))
		(_port (_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1221          1570298417752 rtl
(_unit VHDL (reg 0 12(rtl 0 26))
	(_version vd0)
	(_time 1570298417753 2019.10.05 21:00:17)
	(_source (\./../src/reg.vhd\))
	(_parameters tan)
	(_code 44464046451317534216511e124346424142434346)
	(_ent
		(_time 1569341529582)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port (_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port (_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port (_int REG_Dout 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3575          1570298417811 rtl
(_unit VHDL (ctrl 0 14(rtl 0 56))
	(_version vd0)
	(_time 1570298417812 2019.10.05 21:00:17)
	(_source (\./../src/f_ctrl.vhd\))
	(_parameters tan)
	(_code 8281878d84d4d494d185d58c96d9d184d1848185868580)
	(_ent
		(_time 1569341529465)
	)
	(_object
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_port (_int RST -1 0 18(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 21(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Din 0 0 21(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 1 0 22(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 25(_array -1 ((_to i 1 i 18)))))
		(_port (_int FlagV 2 0 25(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 29(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 3 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 4 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 5 0 32(_ent(_out))))
		(_port (_int CMD 5 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_A_CMD 6 0 36(_ent(_out))))
		(_port (_int REG_B_CMD 6 0 37(_ent(_out))))
		(_port (_int REG_C_CMD 6 0 38(_ent(_out))))
		(_port (_int REG_D_CMD 6 0 39(_ent(_out))))
		(_port (_int REG_E_CMD 6 0 40(_ent(_out))))
		(_port (_int REG_F_CMD 6 0 41(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 46(_array -1 ((_dto i 8 i 0)))))
		(_port (_int RST_COMP 7 0 46(_ent(_out))))
		(_port (_int Done -1 0 49(_ent(_out))))
		(_port (_int CTRL_Dout 1 0 50(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 57(_array -1 ((_to i 1 i 80)))))
		(_sig (_int current 8 0 57(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~7}~13 0 58(_array -1 ((_to i 0 i 7)))))
		(_sig (_int N_ADDR 9 0 58(_arch(_uni))))
		(_sig (_int C_ADDR 9 0 59(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~3}~13 0 60(_array -1 ((_to i 0 i 3)))))
		(_sig (_int LS 10 0 60(_arch(_uni))))
		(_sig (_int Logic_Jump -1 0 61(_arch(_uni))))
		(_sig (_int CNT_clk -1 0 62(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_prcs (_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(2)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 822           1570298417845 rtl
(_unit VHDL (flg 0 34(rtl 0 45))
	(_version vd0)
	(_time 1570298417846 2019.10.05 21:00:17)
	(_source (\./../src/flg.vhd\))
	(_parameters tan)
	(_code a2a1a2f5f3f5f1b4a5f1e1f8f4a4a4a4f1a4a5a4a4)
	(_ent
		(_time 1569341529616)
	)
	(_object
		(_port (_int CLK -1 0 37(_ent(_in)(_event))))
		(_port (_int RST -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int Xin 0 0 39(_ent(_in))))
		(_port (_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 6465          1570298417892 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1570298417893 2019.10.05 21:00:17)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code d1d3d5838686d1c6d683978bd4d6d3d787d785d6d3)
	(_ent
		(_time 1569341529646)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000001000000000000000000000000000000000000000000000000011"\))(3(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000100"\))(4(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00000001000000000000000000000000000000000000000000001000000000000000000000000110"\))(6(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000001000"\))(8(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001001"\))(9(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000001010"\))(10(_string \"00010000000000000000000000000000000000000000000000000000000000000000000000001011"\))(11(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001100"\))(12(_string \"01000000000000000000010000000000000000000000000000000000000000000000000000001101"\))(13(_string \"00100000000000000000000000000000000000000000000000000000010000000000000000001110"\))(14(_string \"00000000000000000000000000000000000000000000000000010000000000000001000000010000"\))(15(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000010100"\))(16(_string \"00000000000000000000000000000000000000000000000000000000000000000000011000010001"\))(17(_string \"00000000000000010000000100000000000000000000000000000000000000000000000000010011"\))(18(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010001"\))(19(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001110"\))(20(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010101"\))(21(_string \"01000000000000000000000000000000000000000010000000000000000000000000000000010110"\))(22(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000010111"\))(23(_string \"01000000000000000000000000000000000100000000000000000000000000000000000000011000"\))(24(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000011001"\))(25(_string \"00000001000000000000000000000000000000000000000000000010000000000000000000011010"\))(26(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000011011"\))(27(_string \"00000000000000000000000000000000000000000000000000000000010000010000000000011100"\))(28(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000011101"\))(29(_string \"01000000000000000000010000000000000000000000000000000000000000000001000000011111"\))(30(_string \"00000011000000000000000000000000000000000000000001000000000000000000000000100011"\))(31(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100100000"\))(32(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000100010"\))(33(_string \"00000000000000000000000000000000000000000000000000000000010000010000000000011110"\))(34(_string \"00000000000000000000001000000100000010000000000000000000000000000000000000011111"\))(35(_string \"00000001000000000000000000000000000000000000000000000001000000000000000000100100"\))(36(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000100101"\))(37(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000100110"\))(38(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100110000"\))(39(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101000"\))(40(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000101001"\))(41(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100101010"\))(42(_string \"00000000000000000000000000100000000000000000000000000000000000000000000000101100"\))(43(_string \"00000000000000000000001000000000000000000000000000000000000000000000000000101101"\))(44(_string \"00010000100000000000000000000000000000000000000000000000000000000000000000101111"\))(45(_string \"00000100000000000000000000000000000000000000000000000000000000000000000000101110"\))(46(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101100"\))(47(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100100101"\))(48(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100110010"\))(49(_string \"00000000000000000000000000000000000000001000000000000000000000000000000000110010"\))(50(_string \"00000000000000000000000000000000000000000000000000000000000000000000000000110011"\))(51(_string \"00000001000000000000000000000000000000000000000000000100000000000000000000110100"\))(52(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000110101"\))(53(_string \"01000000000000000000000000000000000000000000000000000000000000000000000000110110"\))(54(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__90(_arch 0 0 90(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 862           1570298417937 rtl
(_unit VHDL (cnt 0 12(rtl 0 22))
	(_version vd0)
	(_time 1570298417938 2019.10.05 21:00:17)
	(_source (\./../src/cnt.vhd\))
	(_parameters tan)
	(_code fffcfaaffca9afe9fdafbaa4aaf9fcf9aaf8fbf9fc)
	(_ent
		(_time 1569341529381)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in))))
		(_port (_int CNT_CMD -1 0 16(_ent(_in))))
		(_port (_int CNT_Flag -1 0 17(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(4)(3))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1533          1570298417970 rtl
(_unit VHDL (alu_s 0 16(rtl 0 29))
	(_version vd0)
	(_time 1570298417971 2019.10.05 21:00:17)
	(_source (\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code 1f1c19181a494e0a4a1b0c454f194c181a1a49181c)
	(_ent
		(_time 1569341529678)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 0 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1 ((_dto i 15 i 0)))))
		(_port (_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port (_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port (_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port (_int ALU_Dout 1 0 23(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(5(d_15_0))(3(3))(4))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment (_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment (_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11297         1570298418031 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570298418032 2019.10.05 21:00:18)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 5d5f5e5e5f0b094a595a0f534d06085b0b5a5d5a595b0b)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1698          1570298418037 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1570298418038 2019.10.05 21:00:18)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 5d5f5e5e5f0b09480f0849070e5a595b0b5a5d580b)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 46(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 54(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 63(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 381 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 78 (top_tb))
	(_version vd0)
	(_time 1570298418041 2019.10.05 21:00:18)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 5d5f5e5e0c0b0a4a595c4f07095b085b5e5b55580b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570298418093 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570298418094 2019.10.05 21:00:18)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 9c9e9f9399cac889ce9388c6cf9b989aca9b9c99ca)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570298418097 2019.10.05 21:00:18)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 9c9e9f93cacacb8b989d8ec6c89ac99a9f9a9499ca)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570298420595 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570298420596 2019.10.05 21:00:20)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 6061656036363475326f743a336764663667606536)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570298420599 2019.10.05 21:00:20)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 60616560653637776461723a346635666366686536)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11297         1570298423109 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570298423110 2019.10.05 21:00:23)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 33326536666567243734613d2368663565343334373565)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1570298423327 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570298423328 2019.10.05 21:00:23)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 0e0f59080d585a1b5c011a545d090a0858090e0b58)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570298423331 2019.10.05 21:00:23)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 0e0f59085e5859190a0f1c545a085b080d08060b58)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1191          1570301023007 rtl
(_unit VHDL (mux 0 12(rtl 0 31))
	(_version vd0)
	(_time 1570301023008 2019.10.05 21:43:43)
	(_source (\./../src/mux.vhd\))
	(_parameters tan)
	(_code 1611451015404a004045034d4f10421113111e1042)
	(_ent
		(_time 1569341529550)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MUX_Din0 1 0 16(_ent(_in))))
		(_port (_int MUX_Din1 1 0 17(_ent(_in))))
		(_port (_int MUX_Din2 1 0 18(_ent(_in))))
		(_port (_int MUX_Din3 1 0 19(_ent(_in))))
		(_port (_int MUX_Din4 1 0 20(_ent(_in))))
		(_port (_int MUX_Din5 1 0 21(_ent(_in))))
		(_port (_int MUX_Din6 1 0 22(_ent(_in))))
		(_port (_int MUX_Din7 1 0 23(_ent(_in))))
		(_port (_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1221          1570301023038 rtl
(_unit VHDL (reg 0 12(rtl 0 26))
	(_version vd0)
	(_time 1570301023039 2019.10.05 21:43:43)
	(_source (\./../src/reg.vhd\))
	(_parameters tan)
	(_code 35333030356266223367206f633237333033323237)
	(_ent
		(_time 1569341529582)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port (_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port (_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port (_int REG_Dout 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3575          1570301023085 rtl
(_unit VHDL (ctrl 0 14(rtl 0 56))
	(_version vd0)
	(_time 1570301023086 2019.10.05 21:43:43)
	(_source (\./../src/f_ctrl.vhd\))
	(_parameters tan)
	(_code 64636065643232723763336a703f376237626763606366)
	(_ent
		(_time 1569341529465)
	)
	(_object
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_port (_int RST -1 0 18(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 21(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Din 0 0 21(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 1 0 22(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 25(_array -1 ((_to i 1 i 18)))))
		(_port (_int FlagV 2 0 25(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 29(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 3 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 4 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 5 0 32(_ent(_out))))
		(_port (_int CMD 5 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_A_CMD 6 0 36(_ent(_out))))
		(_port (_int REG_B_CMD 6 0 37(_ent(_out))))
		(_port (_int REG_C_CMD 6 0 38(_ent(_out))))
		(_port (_int REG_D_CMD 6 0 39(_ent(_out))))
		(_port (_int REG_E_CMD 6 0 40(_ent(_out))))
		(_port (_int REG_F_CMD 6 0 41(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 46(_array -1 ((_dto i 8 i 0)))))
		(_port (_int RST_COMP 7 0 46(_ent(_out))))
		(_port (_int Done -1 0 49(_ent(_out))))
		(_port (_int CTRL_Dout 1 0 50(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 57(_array -1 ((_to i 1 i 80)))))
		(_sig (_int current 8 0 57(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~7}~13 0 58(_array -1 ((_to i 0 i 7)))))
		(_sig (_int N_ADDR 9 0 58(_arch(_uni))))
		(_sig (_int C_ADDR 9 0 59(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~3}~13 0 60(_array -1 ((_to i 0 i 3)))))
		(_sig (_int LS 10 0 60(_arch(_uni))))
		(_sig (_int Logic_Jump -1 0 61(_arch(_uni))))
		(_sig (_int CNT_clk -1 0 62(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_prcs (_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(2)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 822           1570301023132 rtl
(_unit VHDL (flg 0 34(rtl 0 45))
	(_version vd0)
	(_time 1570301023133 2019.10.05 21:43:43)
	(_source (\./../src/flg.vhd\))
	(_parameters tan)
	(_code 9394929cc3c4c08594c0d0c9c5959595c095949595)
	(_ent
		(_time 1569341529616)
	)
	(_object
		(_port (_int CLK -1 0 37(_ent(_in)(_event))))
		(_port (_int RST -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int Xin 0 0 39(_ent(_in))))
		(_port (_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 6563          1570301023163 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1570301023164 2019.10.05 21:43:43)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code b2b4b7e6e6e5b2a5b5e1f4e8b7b5b0b4e4b4e6b5b0)
	(_ent
		(_time 1569341529646)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000001000000000000000000000000000000000000000000000000011"\))(3(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000100"\))(4(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00000001000000000000000000000000000000000000000000001000000000000000000000000110"\))(6(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000001000"\))(8(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001001"\))(9(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000001010"\))(10(_string \"00010000000000000000000000000000000000000000000000000000000000000000000000001011"\))(11(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001100"\))(12(_string \"01000000000000000000010000000000000000000000000000000000000000000000000000001101"\))(13(_string \"00100000000000000000000000000000000000000000000000000000010000000000000000001110"\))(14(_string \"00000000000000000000000000000000000000000000000000010000000000000001000000010000"\))(15(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000010100"\))(16(_string \"00000000000000000000000000000000000000000000000000000000000000000000011000010001"\))(17(_string \"00000000000000010000000100000000000000000000000000000000000000000000000000010011"\))(18(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010001"\))(19(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001110"\))(20(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010101"\))(21(_string \"01000000000000000000000000000000000000000010000000000000000000000000000000010110"\))(22(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000010111"\))(23(_string \"01000000000000000000000000000000000100000000000000000000000000000000000000011000"\))(24(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000011001"\))(25(_string \"00000001000000000000000000000000000000000000000000000010000000000000000000011010"\))(26(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000011011"\))(27(_string \"00000000000000000000000000000000000000000000000000000000010000010000000000011100"\))(28(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000011101"\))(29(_string \"01000000000000000000010000000000000000000000000000000000000000000001000000011111"\))(30(_string \"00000011000000000000000000000000000000000000000001000000000000000000000000100011"\))(31(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100100000"\))(32(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000100010"\))(33(_string \"00000000000000000000000000000000000000000000000000000000010000010000000000011110"\))(34(_string \"00000000000000000000001000000100000010000000000000000000000000000000000000011111"\))(35(_string \"00000001000000000000000000000000000000000000000000000001000000000000000000100100"\))(36(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000100101"\))(37(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000100110"\))(38(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100110000"\))(39(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101000"\))(40(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000101001"\))(41(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100101010"\))(42(_string \"00000000000000000000000000100000000000000000000000000000000000000000000000101100"\))(43(_string \"00000000000000000000001000000000000000000000000000000000000000000000000000101101"\))(44(_string \"00010000100000000000000000000000000000000000000000000000000000000000000000101111"\))(45(_string \"00000100000000000000000000000000000000000000000000000000000000000000000000101110"\))(46(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101100"\))(47(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100100101"\))(48(_string \"00000000000000000000000000100000000000000000000000000000000000000000000100110010"\))(49(_string \"00000000000000000000001000000000000000000000000000000000000000000000000000110010"\))(50(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000110011"\))(51(_string \"00010001000000000000000000000000000000000000000001000000000000000000000000110100"\))(52(_string \"00000001000000000000000000000000000000000000000000000100000000000000000000110101"\))(53(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000110110"\))(54(_string \"01000000000000000000000000000000000000000000000000000000000000000000000000000000"\))(55(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__91(_arch 0 0 91(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 862           1570301023195 rtl
(_unit VHDL (cnt 0 12(rtl 0 22))
	(_version vd0)
	(_time 1570301023196 2019.10.05 21:43:43)
	(_source (\./../src/cnt.vhd\))
	(_parameters tan)
	(_code d1d6d583858781c7d381948a84d7d2d784d6d5d7d2)
	(_ent
		(_time 1569341529381)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in))))
		(_port (_int CNT_CMD -1 0 16(_ent(_in))))
		(_port (_int CNT_Flag -1 0 17(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(4)(3))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1533          1570301023226 rtl
(_unit VHDL (alu_s 0 16(rtl 0 29))
	(_version vd0)
	(_time 1570301023227 2019.10.05 21:43:43)
	(_source (\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code f0f7f6a0a3a6a1e5a5f4e3aaa0f6a3f7f5f5a6f7f3)
	(_ent
		(_time 1569341529678)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 0 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1 ((_dto i 15 i 0)))))
		(_port (_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port (_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port (_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port (_int ALU_Dout 1 0 23(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(5(d_15_0))(3(3))(4))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment (_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment (_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11297         1570301023271 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570301023272 2019.10.05 21:43:43)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 1f1913181f494b081b184d110f444a1949181f181b1949)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1698          1570301023277 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1570301023278 2019.10.05 21:43:43)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 1f1913181f494b0a4d4a0b454c181b1949181f1a49)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 46(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 54(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 63(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 381 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 78 (top_tb))
	(_version vd0)
	(_time 1570301023281 2019.10.05 21:43:43)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 1f1913184c4948081b1e0d454b194a191c19171a49)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570301023304 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570301023305 2019.10.05 21:43:43)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 3e38323b3d686a2b6c312a646d393a3868393e3b68)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570301023308 2019.10.05 21:43:43)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 3e38323b6e6869293a3f2c646a386b383d38363b68)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570301025679 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570301025680 2019.10.05 21:43:45)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 76737377262022632479622c257172702071767320)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570301025683 2019.10.05 21:43:45)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 76737377752021617277642c2270237075707e7320)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11297         1570301028255 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570301028256 2019.10.05 21:43:48)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 888dde86d6dedc9f8c8fda8698d3dd8ede8f888f8c8ede)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1570301028507 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570301028508 2019.10.05 21:43:48)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 8287d58cd6d4d697d08d96d8d1858684d4858287d4)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570301028511 2019.10.05 21:43:48)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 8287d58c85d4d595868390d8d684d78481848a87d4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1191          1570301082441 rtl
(_unit VHDL (mux 0 12(rtl 0 31))
	(_version vd0)
	(_time 1570301082442 2019.10.05 21:44:42)
	(_source (\./../src/mux.vhd\))
	(_parameters tan)
	(_code 3363313735656f25656026686a35673436343b3567)
	(_ent
		(_time 1569341529550)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MUX_Din0 1 0 16(_ent(_in))))
		(_port (_int MUX_Din1 1 0 17(_ent(_in))))
		(_port (_int MUX_Din2 1 0 18(_ent(_in))))
		(_port (_int MUX_Din3 1 0 19(_ent(_in))))
		(_port (_int MUX_Din4 1 0 20(_ent(_in))))
		(_port (_int MUX_Din5 1 0 21(_ent(_in))))
		(_port (_int MUX_Din6 1 0 22(_ent(_in))))
		(_port (_int MUX_Din7 1 0 23(_ent(_in))))
		(_port (_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1221          1570301082487 rtl
(_unit VHDL (reg 0 12(rtl 0 26))
	(_version vd0)
	(_time 1570301082488 2019.10.05 21:44:42)
	(_source (\./../src/reg.vhd\))
	(_parameters tan)
	(_code 623336626535317564307738346560646764656560)
	(_ent
		(_time 1569341529582)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port (_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port (_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port (_int REG_Dout 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3575          1570301082532 rtl
(_unit VHDL (ctrl 0 14(rtl 0 56))
	(_version vd0)
	(_time 1570301082533 2019.10.05 21:44:42)
	(_source (\./../src/f_ctrl.vhd\))
	(_parameters tan)
	(_code 91c1c49f94c7c787c296c69f85cac297c2979296959693)
	(_ent
		(_time 1569341529465)
	)
	(_object
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_port (_int RST -1 0 18(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 21(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Din 0 0 21(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 1 0 22(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 25(_array -1 ((_to i 1 i 18)))))
		(_port (_int FlagV 2 0 25(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 29(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 3 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 4 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 5 0 32(_ent(_out))))
		(_port (_int CMD 5 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_A_CMD 6 0 36(_ent(_out))))
		(_port (_int REG_B_CMD 6 0 37(_ent(_out))))
		(_port (_int REG_C_CMD 6 0 38(_ent(_out))))
		(_port (_int REG_D_CMD 6 0 39(_ent(_out))))
		(_port (_int REG_E_CMD 6 0 40(_ent(_out))))
		(_port (_int REG_F_CMD 6 0 41(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 46(_array -1 ((_dto i 8 i 0)))))
		(_port (_int RST_COMP 7 0 46(_ent(_out))))
		(_port (_int Done -1 0 49(_ent(_out))))
		(_port (_int CTRL_Dout 1 0 50(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 57(_array -1 ((_to i 1 i 80)))))
		(_sig (_int current 8 0 57(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~7}~13 0 58(_array -1 ((_to i 0 i 7)))))
		(_sig (_int N_ADDR 9 0 58(_arch(_uni))))
		(_sig (_int C_ADDR 9 0 59(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~3}~13 0 60(_array -1 ((_to i 0 i 3)))))
		(_sig (_int LS 10 0 60(_arch(_uni))))
		(_sig (_int Logic_Jump -1 0 61(_arch(_uni))))
		(_sig (_int CNT_clk -1 0 62(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_prcs (_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(2)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 822           1570301082566 rtl
(_unit VHDL (flg 0 34(rtl 0 45))
	(_version vd0)
	(_time 1570301082567 2019.10.05 21:44:42)
	(_source (\./../src/flg.vhd\))
	(_parameters tan)
	(_code b0e0e0e4e3e7e3a6b7e3f3eae6b6b6b6e3b6b7b6b6)
	(_ent
		(_time 1569341529616)
	)
	(_object
		(_port (_int CLK -1 0 37(_ent(_in)(_event))))
		(_port (_int RST -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int Xin 0 0 39(_ent(_in))))
		(_port (_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 6563          1570301082597 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1570301082598 2019.10.05 21:44:42)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code d08184828687d0c7d783968ad5d7d2d686d684d7d2)
	(_ent
		(_time 1569341529646)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000001000000000000000000000000000000000000000000000000011"\))(3(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000100"\))(4(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00000001000000000000000000000000000000000000000000001000000000000000000000000110"\))(6(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000001000"\))(8(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001001"\))(9(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000001010"\))(10(_string \"00010000000000000000000000000000000000000000000000000000000000000000000000001011"\))(11(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001100"\))(12(_string \"01000000000000000000010000000000000000000000000000000000000000000000000000001101"\))(13(_string \"00100000000000000000000000000000000000000000000000000000010000000000000000001110"\))(14(_string \"00000000000000000000000000000000000000000000000000010000000000000001000000010000"\))(15(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000010100"\))(16(_string \"00000000000000000000000000000000000000000000000000000000000000000000011000010001"\))(17(_string \"00000000000000010000000100000000000000000000000000000000000000000000000000010011"\))(18(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010001"\))(19(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001110"\))(20(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010101"\))(21(_string \"01000000000000000000000000000000000000000010000000000000000000000000000000010110"\))(22(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000010111"\))(23(_string \"01000000000000000000000000000000000100000000000000000000000000000000000000011000"\))(24(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000011001"\))(25(_string \"00000001000000000000000000000000000000000000000000000010000000000000000000011010"\))(26(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000011011"\))(27(_string \"00000000000000000000000000000000000000000000000000000000010000010000000000011100"\))(28(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000011101"\))(29(_string \"01000000000000000000010000000000000000000000000000000000000000000001000000011111"\))(30(_string \"00000011000000000000000000000000000000000000000001000000000000000000000000100011"\))(31(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100100000"\))(32(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000100010"\))(33(_string \"00000000000000000000000000000000000000000000000000000000010000010000000000011110"\))(34(_string \"00000000000000000000001000000100000010000000000000000000000000000000000000011111"\))(35(_string \"00000001000000000000000000000000000000000000000000000001000000000000000000100100"\))(36(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000100101"\))(37(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000100110"\))(38(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100110000"\))(39(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101000"\))(40(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000101001"\))(41(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100101010"\))(42(_string \"00000000000000000000000000100000000000000000000000000000000000000000000000101100"\))(43(_string \"00000000000000000000001000000000000000000000000000000000000000000000000000101101"\))(44(_string \"00010000100000000000000000000000000000000000000000000000000000000000000000101111"\))(45(_string \"00000100000000000000000000000000000000000000000000000000000000000000000000101110"\))(46(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101100"\))(47(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100100101"\))(48(_string \"00000000000000000000000000100000000000000000000000000000000000000000000100110010"\))(49(_string \"00000000000000000000001000000000000000000000000000000000000000000000000000110010"\))(50(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000110011"\))(51(_string \"00010001000000000000000000000000000000000000000001000000000000000000000000110100"\))(52(_string \"00000001000000000000000000000000000000000000000000000100000000000000000000110101"\))(53(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000110110"\))(54(_string \"01000000000000000000000000000000000000000000000000000000000000000000000000110111"\))(55(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__91(_arch 0 0 91(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 862           1570301082644 rtl
(_unit VHDL (cnt 0 12(rtl 0 22))
	(_version vd0)
	(_time 1570301082645 2019.10.05 21:44:42)
	(_source (\./../src/cnt.vhd\))
	(_parameters tan)
	(_code ffafaaaffca9afe9fdafbaa4aaf9fcf9aaf8fbf9fc)
	(_ent
		(_time 1569341529381)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in))))
		(_port (_int CNT_CMD -1 0 16(_ent(_in))))
		(_port (_int CNT_Flag -1 0 17(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(4)(3))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1533          1570301082675 rtl
(_unit VHDL (alu_s 0 16(rtl 0 29))
	(_version vd0)
	(_time 1570301082676 2019.10.05 21:44:42)
	(_source (\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code 1e181f1918484f0b4b1a0d444e184d191b1b48191d)
	(_ent
		(_time 1569341529678)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 0 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1 ((_dto i 15 i 0)))))
		(_port (_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port (_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port (_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port (_int ALU_Dout 1 0 23(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(5(d_15_0))(3(3))(4))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment (_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment (_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11297         1570301082735 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570301082736 2019.10.05 21:44:42)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 5c5b585f590a084b585b0e524c07095a0a5b5c5b585a0a)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1698          1570301082741 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1570301082742 2019.10.05 21:44:42)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 5c5b585f590a08490e0948060f5b585a0a5b5c590a)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 46(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 54(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 63(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 381 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 78 (top_tb))
	(_version vd0)
	(_time 1570301082745 2019.10.05 21:44:42)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 5c5b585f0a0a0b4b585d4e06085a095a5f5a54590a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570301082784 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570301082785 2019.10.05 21:44:42)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 8b8c8f858fdddf9ed9849fd1d88c8f8ddd8c8b8edd)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570301082788 2019.10.05 21:44:42)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 8b8c8f85dcdddc9c8f8a99d1df8dde8d888d838edd)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570301084503 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570301084504 2019.10.05 21:44:44)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 4245414016141657104d5618114546441445424714)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570301084507 2019.10.05 21:44:44)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 4245414045141555464350181644174441444a4714)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11297         1570301087001 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570301087002 2019.10.05 21:44:47)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 060003005650521102015408165d530050010601020050)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1570301087237 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570301087238 2019.10.05 21:44:47)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code f0f6f5a0a6a6a4e5a2ffe4aaa3f7f4f6a6f7f0f5a6)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570301087241 2019.10.05 21:44:47)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code f0f6f5a0f5a6a7e7f4f1e2aaa4f6a5f6f3f6f8f5a6)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1191          1570353357276 rtl
(_unit VHDL (mux 0 12(rtl 0 31))
	(_version vd0)
	(_time 1570353357277 2019.10.06 12:15:57)
	(_source (\./../src/mux.vhd\))
	(_parameters tan)
	(_code cf989e9b9c9993d9999cda9496c99bc8cac8c7c99b)
	(_ent
		(_time 1569341529550)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MUX_Din0 1 0 16(_ent(_in))))
		(_port (_int MUX_Din1 1 0 17(_ent(_in))))
		(_port (_int MUX_Din2 1 0 18(_ent(_in))))
		(_port (_int MUX_Din3 1 0 19(_ent(_in))))
		(_port (_int MUX_Din4 1 0 20(_ent(_in))))
		(_port (_int MUX_Din5 1 0 21(_ent(_in))))
		(_port (_int MUX_Din6 1 0 22(_ent(_in))))
		(_port (_int MUX_Din7 1 0 23(_ent(_in))))
		(_port (_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1221          1570353357351 rtl
(_unit VHDL (reg 0 12(rtl 0 26))
	(_version vd0)
	(_time 1570353357352 2019.10.06 12:15:57)
	(_source (\./../src/reg.vhd\))
	(_parameters tan)
	(_code 1d4b191a4c4a4e0a1b4f08474b1a1f1b181b1a1a1f)
	(_ent
		(_time 1569341529582)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port (_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port (_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port (_int REG_Dout 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3575          1570353357474 rtl
(_unit VHDL (ctrl 0 14(rtl 0 56))
	(_version vd0)
	(_time 1570353357475 2019.10.06 12:15:57)
	(_source (\./../src/f_ctrl.vhd\))
	(_parameters tan)
	(_code 9acd9f94cfcccc8cc99dcd948ec1c99cc99c999d9e9d98)
	(_ent
		(_time 1569341529465)
	)
	(_object
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_port (_int RST -1 0 18(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 21(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Din 0 0 21(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 1 0 22(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 25(_array -1 ((_to i 1 i 18)))))
		(_port (_int FlagV 2 0 25(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 29(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 3 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 4 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 5 0 32(_ent(_out))))
		(_port (_int CMD 5 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_A_CMD 6 0 36(_ent(_out))))
		(_port (_int REG_B_CMD 6 0 37(_ent(_out))))
		(_port (_int REG_C_CMD 6 0 38(_ent(_out))))
		(_port (_int REG_D_CMD 6 0 39(_ent(_out))))
		(_port (_int REG_E_CMD 6 0 40(_ent(_out))))
		(_port (_int REG_F_CMD 6 0 41(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 46(_array -1 ((_dto i 8 i 0)))))
		(_port (_int RST_COMP 7 0 46(_ent(_out))))
		(_port (_int Done -1 0 49(_ent(_out))))
		(_port (_int CTRL_Dout 1 0 50(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 57(_array -1 ((_to i 1 i 80)))))
		(_sig (_int current 8 0 57(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~7}~13 0 58(_array -1 ((_to i 0 i 7)))))
		(_sig (_int N_ADDR 9 0 58(_arch(_uni))))
		(_sig (_int C_ADDR 9 0 59(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~3}~13 0 60(_array -1 ((_to i 0 i 3)))))
		(_sig (_int LS 10 0 60(_arch(_uni))))
		(_sig (_int Logic_Jump -1 0 61(_arch(_uni))))
		(_sig (_int CNT_clk -1 0 62(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_prcs (_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(2)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 822           1570353357522 rtl
(_unit VHDL (flg 0 34(rtl 0 45))
	(_version vd0)
	(_time 1570353357523 2019.10.06 12:15:57)
	(_source (\./../src/flg.vhd\))
	(_parameters tan)
	(_code c99ec99c939e9adfce9a8a939fcfcfcf9acfcecfcf)
	(_ent
		(_time 1569341529616)
	)
	(_object
		(_port (_int CLK -1 0 37(_ent(_in)(_event))))
		(_port (_int RST -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int Xin 0 0 39(_ent(_in))))
		(_port (_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 6563          1570353357554 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1570353357555 2019.10.06 12:15:57)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code e8beecbbb6bfe8ffefbbaeb2edefeaeebeeebcefea)
	(_ent
		(_time 1569341529646)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000001000000000000000000000000000000000000000000000000011"\))(3(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000100"\))(4(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00000001000000000000000000000000000000000000000000001000000000000000000000000110"\))(6(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000001000"\))(8(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001001"\))(9(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000001010"\))(10(_string \"00010000000000000000000000000000000000000000000000000000000000000000000000001011"\))(11(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001100"\))(12(_string \"01000000000000000000010000000000000000000000000000000000000000000000000000001101"\))(13(_string \"00100000000000000000000000000000000000000000000000000000010000000000000000001110"\))(14(_string \"00000000000000000000000000000000000000000000000000010000000000000001000000010000"\))(15(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000010100"\))(16(_string \"00000000000000000000000000000000000000000000000000000000000000000000011000010001"\))(17(_string \"00000000000000010000000100000000000000000000000000000000000000000000000000010011"\))(18(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010001"\))(19(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001110"\))(20(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010101"\))(21(_string \"01000000000000000000000000000000000000000010000000000000000000000000000000010110"\))(22(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000010111"\))(23(_string \"01000000000000000000000000000000000100000000000000000000000000000000000000011000"\))(24(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000011001"\))(25(_string \"00000001000000000000000000000000000000000000000000000010000000000000000000011010"\))(26(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000011011"\))(27(_string \"00000000000000000000000000000000000000000000000000000000010000010000000000011100"\))(28(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000011101"\))(29(_string \"01000000000000000000010000000000000000000000000000000000000000000001000000011111"\))(30(_string \"00000011000000000000000000000000000000000000000001000000000000000000000000100011"\))(31(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100100000"\))(32(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000100010"\))(33(_string \"00000000000000000000000000000000000000000000000000000000010000010000000000011110"\))(34(_string \"00000000000000000000001000000100000010000000000000000000000000000000000000011111"\))(35(_string \"00000001000000000000000000000000000000000000000000000001000000000000000000100100"\))(36(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000100101"\))(37(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000100110"\))(38(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100110000"\))(39(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101000"\))(40(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000101001"\))(41(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100101010"\))(42(_string \"00000000000000000000000000100000000000000000000000000000000000000000000000101100"\))(43(_string \"00000000000000000000001000000000000000000000000000000000000000000000000000101101"\))(44(_string \"00010000100000000000000000000000000000000000000000000000000000000000000000101111"\))(45(_string \"00000100000000000000000000000000000000000000000000000000000000000000000000101110"\))(46(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101100"\))(47(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100100101"\))(48(_string \"00000000000000000000000000100000000000000000000000000000000000000000000100110010"\))(49(_string \"00000000000000000000001000000000000000000000000000000000000000000000000000110010"\))(50(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000110011"\))(51(_string \"00010001000000000000000000000000000000000000000001000000000000000000000000110100"\))(52(_string \"00000001000000000000000000000000000000000000000000000100000000000000000000110101"\))(53(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000110110"\))(54(_string \"01000000000000000000000000000000000000000000000000000000000000000000000000110111"\))(55(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__91(_arch 0 0 91(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 862           1570353357605 rtl
(_unit VHDL (cnt 0 12(rtl 0 22))
	(_version vd0)
	(_time 1570353357606 2019.10.06 12:15:57)
	(_source (\./../src/cnt.vhd\))
	(_parameters tan)
	(_code 17401310454147011547524c421114114210131114)
	(_ent
		(_time 1569341529381)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in))))
		(_port (_int CNT_CMD -1 0 16(_ent(_in))))
		(_port (_int CNT_Flag -1 0 17(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(4)(3))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1533          1570353357639 rtl
(_unit VHDL (alu_s 0 16(rtl 0 29))
	(_version vd0)
	(_time 1570353357640 2019.10.06 12:15:57)
	(_source (\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code 37603132636166226233246d673164303232613034)
	(_ent
		(_time 1569341529678)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 0 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1 ((_dto i 15 i 0)))))
		(_port (_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port (_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port (_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port (_int ALU_Dout 1 0 23(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(5(d_15_0))(3(3))(4))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment (_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment (_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11297         1570353357680 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570353357681 2019.10.06 12:15:57)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 65336665363331726162376b753e306333626562616333)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1698          1570353357686 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1570353357687 2019.10.06 12:15:57)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 65336665363331703730713f366261633362656033)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 46(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 54(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 63(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 381 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 78 (top_tb))
	(_version vd0)
	(_time 1570353357690 2019.10.06 12:15:57)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 65336665653332726164773f3163306366636d6033)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570353357724 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570353357725 2019.10.06 12:15:57)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 85d3868bd6d3d190d78a91dfd6828183d3828580d3)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570353357728 2019.10.06 12:15:57)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 94c2979b95c2c383909586cec092c19297929c91c2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570353359780 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570353359781 2019.10.06 12:15:59)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 93c5c19cc6c5c786c19c87c9c0949795c5949396c5)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570353359784 2019.10.06 12:15:59)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 93c5c19c95c5c484979281c9c795c69590959b96c5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11297         1570353361702 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570353361703 2019.10.06 12:16:01)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 15401612464341021112471b054e401343121512111343)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1570353361925 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570353361926 2019.10.06 12:16:01)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code f0a5f3a0a6a6a4e5a2ffe4aaa3f7f4f6a6f7f0f5a6)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570353361929 2019.10.06 12:16:01)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code ffaafcafaca9a8e8fbfeeda5abf9aaf9fcf9f7faa9)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1191          1570353965650 rtl
(_unit VHDL (mux 0 12(rtl 0 31))
	(_version vd0)
	(_time 1570353965651 2019.10.06 12:26:05)
	(_source (\./../src/mux.vhd\))
	(_parameters tan)
	(_code 4615474545101a501015531d1f40124143414e4012)
	(_ent
		(_time 1569341529550)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MUX_Din0 1 0 16(_ent(_in))))
		(_port (_int MUX_Din1 1 0 17(_ent(_in))))
		(_port (_int MUX_Din2 1 0 18(_ent(_in))))
		(_port (_int MUX_Din3 1 0 19(_ent(_in))))
		(_port (_int MUX_Din4 1 0 20(_ent(_in))))
		(_port (_int MUX_Din5 1 0 21(_ent(_in))))
		(_port (_int MUX_Din6 1 0 22(_ent(_in))))
		(_port (_int MUX_Din7 1 0 23(_ent(_in))))
		(_port (_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1221          1570353965681 rtl
(_unit VHDL (reg 0 12(rtl 0 26))
	(_version vd0)
	(_time 1570353965682 2019.10.06 12:26:05)
	(_source (\./../src/reg.vhd\))
	(_parameters tan)
	(_code 65373265653236726337703f336267636063626267)
	(_ent
		(_time 1569341529582)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port (_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port (_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port (_int REG_Dout 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3575          1570353965741 rtl
(_unit VHDL (ctrl 0 14(rtl 0 56))
	(_version vd0)
	(_time 1570353965742 2019.10.06 12:26:05)
	(_source (\./../src/f_ctrl.vhd\))
	(_parameters tan)
	(_code a4f7f2f2a4f2f2b2f7a3f3aab0fff7a2f7a2a7a3a0a3a6)
	(_ent
		(_time 1569341529465)
	)
	(_object
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_port (_int RST -1 0 18(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 21(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Din 0 0 21(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 1 0 22(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 25(_array -1 ((_to i 1 i 18)))))
		(_port (_int FlagV 2 0 25(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 29(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 3 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 4 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 5 0 32(_ent(_out))))
		(_port (_int CMD 5 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_A_CMD 6 0 36(_ent(_out))))
		(_port (_int REG_B_CMD 6 0 37(_ent(_out))))
		(_port (_int REG_C_CMD 6 0 38(_ent(_out))))
		(_port (_int REG_D_CMD 6 0 39(_ent(_out))))
		(_port (_int REG_E_CMD 6 0 40(_ent(_out))))
		(_port (_int REG_F_CMD 6 0 41(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 46(_array -1 ((_dto i 8 i 0)))))
		(_port (_int RST_COMP 7 0 46(_ent(_out))))
		(_port (_int Done -1 0 49(_ent(_out))))
		(_port (_int CTRL_Dout 1 0 50(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 57(_array -1 ((_to i 1 i 80)))))
		(_sig (_int current 8 0 57(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~7}~13 0 58(_array -1 ((_to i 0 i 7)))))
		(_sig (_int N_ADDR 9 0 58(_arch(_uni))))
		(_sig (_int C_ADDR 9 0 59(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~3}~13 0 60(_array -1 ((_to i 0 i 3)))))
		(_sig (_int LS 10 0 60(_arch(_uni))))
		(_sig (_int Logic_Jump -1 0 61(_arch(_uni))))
		(_sig (_int CNT_clk -1 0 62(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_prcs (_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(2)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 822           1570353965790 rtl
(_unit VHDL (flg 0 34(rtl 0 45))
	(_version vd0)
	(_time 1570353965791 2019.10.06 12:26:05)
	(_source (\./../src/flg.vhd\))
	(_parameters tan)
	(_code d3808081838480c5d480908985d5d5d580d5d4d5d5)
	(_ent
		(_time 1569341529616)
	)
	(_object
		(_port (_int CLK -1 0 37(_ent(_in)(_event))))
		(_port (_int RST -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int Xin 0 0 39(_ent(_in))))
		(_port (_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 6563          1570353965821 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1570353965822 2019.10.06 12:26:05)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code f2a0a5a2a6a5f2e5f5a1b4a8f7f5f0f4a4f4a6f5f0)
	(_ent
		(_time 1569341529646)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000001000000000000000000000000000000000000000000000000011"\))(3(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000100"\))(4(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00000001000000000000000000000000000000000000000000001000000000000000000000000110"\))(6(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000001000"\))(8(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001001"\))(9(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000001010"\))(10(_string \"00010000000000000000000000000000000000000000000000000000000000000000000000001011"\))(11(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001100"\))(12(_string \"01000000000000000000010000000000000000000000000000000000000000000000000000001101"\))(13(_string \"00100000000000000000000000000000000000000000000000000000010000000000000000001110"\))(14(_string \"00000000000000000000000000000000000000000000000000010000000000000001000000010000"\))(15(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000010100"\))(16(_string \"00000000000000000000000000000000000000000000000000000000000000000000011000010001"\))(17(_string \"00000000000000010000000100000000000000000000000000000000000000000000000000010011"\))(18(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010001"\))(19(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001110"\))(20(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010101"\))(21(_string \"01000000000000000000000000000000000000000010000000000000000000000000000000010110"\))(22(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000010111"\))(23(_string \"01000000000000000000000000000000000100000000000000000000000000000000000000011000"\))(24(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000011001"\))(25(_string \"00000001000000000000000000000000000000000000000000000010000000000000000000011010"\))(26(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000011011"\))(27(_string \"00000000000000000000000000000000000000000000000000000000010000010000000000011100"\))(28(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000011101"\))(29(_string \"01000000000000000000010000000000000000000000000000000000000000000001000000011111"\))(30(_string \"00000011000000000000000000000000000000000000000001000000000000000000000000100011"\))(31(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100100000"\))(32(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000100010"\))(33(_string \"00000000000000000000000000000000000000000000000000000000010000010000000000011110"\))(34(_string \"00000000000000000000001000000100000010000000000000000000000000000000000000011111"\))(35(_string \"00000001000000000000000000000000000000000000000000000001000000000000000000100100"\))(36(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000100101"\))(37(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000100110"\))(38(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100100111"\))(39(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101000"\))(40(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000101001"\))(41(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100101010"\))(42(_string \"00000000000000000000000000100000000000000000000000000000000000000000000000101100"\))(43(_string \"00000000000000000000001000000000000000000000000000000000000000000000000000101101"\))(44(_string \"00010000100000000000000000000000000000000000000000000000000000000000000000101111"\))(45(_string \"00000100000000000000000000000000000000000000000000000000000000000000000000101110"\))(46(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101100"\))(47(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100100101"\))(48(_string \"00000000000000000000000000100000000000000000000000000000000000000000000100110010"\))(49(_string \"00000000000000000000001000000000000000000000000000000000000000000000000000110010"\))(50(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000110011"\))(51(_string \"00010001000000000000000000000000000000000000000001000000000000000000000000110100"\))(52(_string \"00000001000000000000000000000000000000000000000000000100000000000000000000110101"\))(53(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000110110"\))(54(_string \"01000000000000000000000000000000000000000000000000000000000000000000000000110111"\))(55(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__91(_arch 0 0 91(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 862           1570353965868 rtl
(_unit VHDL (cnt 0 12(rtl 0 22))
	(_version vd0)
	(_time 1570353965869 2019.10.06 12:26:05)
	(_source (\./../src/cnt.vhd\))
	(_parameters tan)
	(_code 21727425757771372371647a742722277426252722)
	(_ent
		(_time 1569341529381)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in))))
		(_port (_int CNT_CMD -1 0 16(_ent(_in))))
		(_port (_int CNT_Flag -1 0 17(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(4)(3))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1533          1570353965915 rtl
(_unit VHDL (alu_s 0 16(rtl 0 29))
	(_version vd0)
	(_time 1570353965916 2019.10.06 12:26:05)
	(_source (\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code 50030753030601450554430a005603575555065753)
	(_ent
		(_time 1569341529678)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 0 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1 ((_dto i 15 i 0)))))
		(_port (_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port (_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port (_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port (_int ALU_Dout 1 0 23(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(5(d_15_0))(3(3))(4))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment (_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment (_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11297         1570353965960 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570353965961 2019.10.06 12:26:05)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 7f2d2d7e7f292b687b782d716f242a7929787f787b7929)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1698          1570353965975 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1570353965976 2019.10.06 12:26:05)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 8edcdc808dd8da9bdcdb9ad4dd898a88d8898e8bd8)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 46(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 54(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 63(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 381 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 78 (top_tb))
	(_version vd0)
	(_time 1570353965979 2019.10.06 12:26:05)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 8edcdc80ded8d9998a8f9cd4da88db888d88868bd8)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570353966009 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570353966010 2019.10.06 12:26:06)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code aefcfcf9adf8fabbfca1baf4fda9aaa8f8a9aeabf8)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570353966013 2019.10.06 12:26:06)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code aefcfcf9fef8f9b9aaafbcf4faa8fba8ada8a6abf8)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570353968165 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570353968166 2019.10.06 12:26:08)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 1a4b161d1d4c4e0f48150e40491d1e1c4c1d1a1f4c)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570353968169 2019.10.06 12:26:08)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 1a4b161d4e4c4d0d1e1b08404e1c4f1c191c121f4c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11297         1570353970507 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570353970508 2019.10.06 12:26:10)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 42454740161416554645104c5219174414454245464414)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1570353970821 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570353970822 2019.10.06 12:26:10)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 7a7d7c7b7d2c2e6f28756e20297d7e7c2c7d7a7f2c)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570353970825 2019.10.06 12:26:10)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 7a7d7c7b2e2c2d6d7e7b68202e7c2f7c797c727f2c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1191          1570354347040 rtl
(_unit VHDL (mux 0 12(rtl 0 31))
	(_version vd0)
	(_time 1570354347041 2019.10.06 12:32:27)
	(_source (\./../src/mux.vhd\))
	(_parameters tan)
	(_code 15404113154349034346004e4c13411210121d1341)
	(_ent
		(_time 1569341529550)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MUX_Din0 1 0 16(_ent(_in))))
		(_port (_int MUX_Din1 1 0 17(_ent(_in))))
		(_port (_int MUX_Din2 1 0 18(_ent(_in))))
		(_port (_int MUX_Din3 1 0 19(_ent(_in))))
		(_port (_int MUX_Din4 1 0 20(_ent(_in))))
		(_port (_int MUX_Din5 1 0 21(_ent(_in))))
		(_port (_int MUX_Din6 1 0 22(_ent(_in))))
		(_port (_int MUX_Din7 1 0 23(_ent(_in))))
		(_port (_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1221          1570354347072 rtl
(_unit VHDL (reg 0 12(rtl 0 26))
	(_version vd0)
	(_time 1570354347073 2019.10.06 12:32:27)
	(_source (\./../src/reg.vhd\))
	(_parameters tan)
	(_code 34603631356367233266216e623336323132333336)
	(_ent
		(_time 1569341529582)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port (_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port (_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port (_int REG_Dout 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3575          1570354347119 rtl
(_unit VHDL (ctrl 0 14(rtl 0 56))
	(_version vd0)
	(_time 1570354347120 2019.10.06 12:32:27)
	(_source (\./../src/f_ctrl.vhd\))
	(_parameters tan)
	(_code 63366062643535753064346d7738306530656064676461)
	(_ent
		(_time 1569341529465)
	)
	(_object
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_port (_int RST -1 0 18(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 21(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Din 0 0 21(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 1 0 22(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 25(_array -1 ((_to i 1 i 18)))))
		(_port (_int FlagV 2 0 25(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 29(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 3 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 4 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 5 0 32(_ent(_out))))
		(_port (_int CMD 5 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_A_CMD 6 0 36(_ent(_out))))
		(_port (_int REG_B_CMD 6 0 37(_ent(_out))))
		(_port (_int REG_C_CMD 6 0 38(_ent(_out))))
		(_port (_int REG_D_CMD 6 0 39(_ent(_out))))
		(_port (_int REG_E_CMD 6 0 40(_ent(_out))))
		(_port (_int REG_F_CMD 6 0 41(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 46(_array -1 ((_dto i 8 i 0)))))
		(_port (_int RST_COMP 7 0 46(_ent(_out))))
		(_port (_int Done -1 0 49(_ent(_out))))
		(_port (_int CTRL_Dout 1 0 50(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 57(_array -1 ((_to i 1 i 80)))))
		(_sig (_int current 8 0 57(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~7}~13 0 58(_array -1 ((_to i 0 i 7)))))
		(_sig (_int N_ADDR 9 0 58(_arch(_uni))))
		(_sig (_int C_ADDR 9 0 59(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~3}~13 0 60(_array -1 ((_to i 0 i 3)))))
		(_sig (_int LS 10 0 60(_arch(_uni))))
		(_sig (_int Logic_Jump -1 0 61(_arch(_uni))))
		(_sig (_int CNT_clk -1 0 62(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_prcs (_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(2)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 822           1570354347150 rtl
(_unit VHDL (flg 0 34(rtl 0 45))
	(_version vd0)
	(_time 1570354347151 2019.10.06 12:32:27)
	(_source (\./../src/flg.vhd\))
	(_parameters tan)
	(_code 82d7848cd3d5d19485d1c1d8d4848484d184858484)
	(_ent
		(_time 1569341529616)
	)
	(_object
		(_port (_int CLK -1 0 37(_ent(_in)(_event))))
		(_port (_int RST -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int Xin 0 0 39(_ent(_in))))
		(_port (_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 6563          1570354347181 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1570354347182 2019.10.06 12:32:27)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code a1f5a3f6f6f6a1b6a6f2e7fba4a6a3a7f7a7f5a6a3)
	(_ent
		(_time 1569341529646)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000001000000000000000000000000000000000000000000000000011"\))(3(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000100"\))(4(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00000001000000000000000000000000000000000000000000001000000000000000000000000110"\))(6(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000001000"\))(8(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001001"\))(9(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000001010"\))(10(_string \"00010000000000000000000000000000000000000000000000000000000000000000000000001011"\))(11(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001100"\))(12(_string \"01000000000000000000010000000000000000000000000000000000000000000000000000001101"\))(13(_string \"00100000000000000000000000000000000000000000000000000000010000000000000000001110"\))(14(_string \"00000000000000000000000000000000000000000000000000010000000000000001000000010000"\))(15(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000010100"\))(16(_string \"00000000000000000000000000000000000000000000000000000000000000000000011000010001"\))(17(_string \"00000000000000010000000100000000000000000000000000000000000000000000000000010011"\))(18(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010001"\))(19(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001110"\))(20(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010101"\))(21(_string \"01000000000000000000000000000000000000000010000000000000000000000000000000010110"\))(22(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000010111"\))(23(_string \"01000000000000000000000000000000000100000000000000000000000000000000000000011000"\))(24(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000011001"\))(25(_string \"00000001000000000000000000000000000000000000000000000010000000000000000000011010"\))(26(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000011011"\))(27(_string \"00000000000000000000000000000000000000000000000000000000010000010000000000011100"\))(28(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000011101"\))(29(_string \"01000000000000000000010000000000000000000000000000000000000000000001000000011111"\))(30(_string \"00000011000000000000000000000000000000000000000001000000000000000000000000100011"\))(31(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100100000"\))(32(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000100010"\))(33(_string \"00000000000000000000000000000000000000000000000000000000010000010000000000011110"\))(34(_string \"00000000000000000000001000000100000010000000000000000000000000000000000000011111"\))(35(_string \"00000001000000000000000000000000000000000000000000000001000000000000000000100100"\))(36(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000100101"\))(37(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000100110"\))(38(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100100111"\))(39(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101000"\))(40(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000101001"\))(41(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100101010"\))(42(_string \"00000000000000000000000000100000000000000000000000000000000000000000000000101100"\))(43(_string \"00000000000000000000001000000000000000000000000000000000000000000000000000101110"\))(44(_string \"00010000100000000000000000000000000000000000000000000000000000000000000000101111"\))(45(_string \"00000100000000000000000000000000000000000000000000000000000000000000000000101110"\))(46(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101100"\))(47(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100100101"\))(48(_string \"00000000000000000000000000100000000000000000000000000000000000000000000100110010"\))(49(_string \"00000000000000000000001000000000000000000000000000000000000000000000000000110010"\))(50(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000110011"\))(51(_string \"00010001000000000000000000000000000000000000000001000000000000000000000000110100"\))(52(_string \"00000001000000000000000000000000000000000000000000000100000000000000000000110101"\))(53(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000110110"\))(54(_string \"01000000000000000000000000000000000000000000000000000000000000000000000000110111"\))(55(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__91(_arch 0 0 91(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 862           1570354347212 rtl
(_unit VHDL (cnt 0 12(rtl 0 22))
	(_version vd0)
	(_time 1570354347213 2019.10.06 12:32:27)
	(_source (\./../src/cnt.vhd\))
	(_parameters tan)
	(_code c194c294959791d7c391849a94c7c2c794c6c5c7c2)
	(_ent
		(_time 1569341529381)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in))))
		(_port (_int CNT_CMD -1 0 16(_ent(_in))))
		(_port (_int CNT_Flag -1 0 17(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(4)(3))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1533          1570354347244 rtl
(_unit VHDL (alu_s 0 16(rtl 0 29))
	(_version vd0)
	(_time 1570354347245 2019.10.06 12:32:27)
	(_source (\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code e0b5e1b3b3b6b1f5b5e4f3bab0e6b3e7e5e5b6e7e3)
	(_ent
		(_time 1569341529678)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 0 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1 ((_dto i 15 i 0)))))
		(_port (_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port (_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port (_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port (_int ALU_Dout 1 0 23(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(5(d_15_0))(3(3))(4))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment (_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment (_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11297         1570354347288 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570354347289 2019.10.06 12:32:27)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 0f5b0a090f595b180b085d011f545a0959080f080b0959)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1698          1570354347294 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1570354347295 2019.10.06 12:32:27)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 0f5b0a090f595b1a5d5a1b555c080b0959080f0a59)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 46(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 54(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 63(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 381 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 78 (top_tb))
	(_version vd0)
	(_time 1570354347298 2019.10.06 12:32:27)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 0f5b0a095c5958180b0e1d555b095a090c09070a59)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570354347335 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570354347336 2019.10.06 12:32:27)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 3e6a3b3b3d686a2b6c312a646d393a3868393e3b68)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570354347339 2019.10.06 12:32:27)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 3e6a3b3b6e6869293a3f2c646a386b383d38363b68)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570354349525 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570354349526 2019.10.06 12:32:29)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code c99dc49c969f9ddc9bc6dd939acecdcf9fcec9cc9f)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570354349529 2019.10.06 12:32:29)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code c99dc49cc59f9edecdc8db939dcf9ccfcacfc1cc9f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11297         1570354351601 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570354351602 2019.10.06 12:32:31)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code e7b4e2b4b6b1b3f0e3e0b5e9f7bcb2e1b1e0e7e0e3e1b1)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1570354351853 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570354351854 2019.10.06 12:32:31)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code e1b2e7b2b6b7b5f4b3eef5bbb2e6e5e7b7e6e1e4b7)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570354351857 2019.10.06 12:32:31)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code e1b2e7b2e5b7b6f6e5e0f3bbb5e7b4e7e2e7e9e4b7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1191          1570354499166 rtl
(_unit VHDL (mux 0 12(rtl 0 31))
	(_version vd0)
	(_time 1570354499167 2019.10.06 12:34:59)
	(_source (\./../src/mux.vhd\))
	(_parameters tan)
	(_code 5255045055040e44040147090b54065557555a5406)
	(_ent
		(_time 1569341529550)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MUX_Din0 1 0 16(_ent(_in))))
		(_port (_int MUX_Din1 1 0 17(_ent(_in))))
		(_port (_int MUX_Din2 1 0 18(_ent(_in))))
		(_port (_int MUX_Din3 1 0 19(_ent(_in))))
		(_port (_int MUX_Din4 1 0 20(_ent(_in))))
		(_port (_int MUX_Din5 1 0 21(_ent(_in))))
		(_port (_int MUX_Din6 1 0 22(_ent(_in))))
		(_port (_int MUX_Din7 1 0 23(_ent(_in))))
		(_port (_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1221          1570354499197 rtl
(_unit VHDL (reg 0 12(rtl 0 26))
	(_version vd0)
	(_time 1570354499198 2019.10.06 12:34:59)
	(_source (\./../src/reg.vhd\))
	(_parameters tan)
	(_code 71777170752622667723642b277673777477767673)
	(_ent
		(_time 1569341529582)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port (_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port (_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port (_int REG_Dout 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3575          1570354499244 rtl
(_unit VHDL (ctrl 0 14(rtl 0 56))
	(_version vd0)
	(_time 1570354499245 2019.10.06 12:34:59)
	(_source (\./../src/f_ctrl.vhd\))
	(_parameters tan)
	(_code a0a7a1f6a4f6f6b6f3a7f7aeb4fbf3a6f3a6a3a7a4a7a2)
	(_ent
		(_time 1569341529465)
	)
	(_object
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_port (_int RST -1 0 18(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 21(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Din 0 0 21(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 1 0 22(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 25(_array -1 ((_to i 1 i 18)))))
		(_port (_int FlagV 2 0 25(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 29(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 3 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 4 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 5 0 32(_ent(_out))))
		(_port (_int CMD 5 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_A_CMD 6 0 36(_ent(_out))))
		(_port (_int REG_B_CMD 6 0 37(_ent(_out))))
		(_port (_int REG_C_CMD 6 0 38(_ent(_out))))
		(_port (_int REG_D_CMD 6 0 39(_ent(_out))))
		(_port (_int REG_E_CMD 6 0 40(_ent(_out))))
		(_port (_int REG_F_CMD 6 0 41(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 46(_array -1 ((_dto i 8 i 0)))))
		(_port (_int RST_COMP 7 0 46(_ent(_out))))
		(_port (_int Done -1 0 49(_ent(_out))))
		(_port (_int CTRL_Dout 1 0 50(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 57(_array -1 ((_to i 1 i 80)))))
		(_sig (_int current 8 0 57(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~7}~13 0 58(_array -1 ((_to i 0 i 7)))))
		(_sig (_int N_ADDR 9 0 58(_arch(_uni))))
		(_sig (_int C_ADDR 9 0 59(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~3}~13 0 60(_array -1 ((_to i 0 i 3)))))
		(_sig (_int LS 10 0 60(_arch(_uni))))
		(_sig (_int Logic_Jump -1 0 61(_arch(_uni))))
		(_sig (_int CNT_clk -1 0 62(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_prcs (_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(2)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 822           1570354499289 rtl
(_unit VHDL (flg 0 34(rtl 0 45))
	(_version vd0)
	(_time 1570354499290 2019.10.06 12:34:59)
	(_source (\./../src/flg.vhd\))
	(_parameters tan)
	(_code cfc8cb9aca989cd9c89c8c9599c9c9c99cc9c8c9c9)
	(_ent
		(_time 1569341529616)
	)
	(_object
		(_port (_int CLK -1 0 37(_ent(_in)(_event))))
		(_port (_int RST -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int Xin 0 0 39(_ent(_in))))
		(_port (_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 6563          1570354499322 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1570354499323 2019.10.06 12:34:59)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code eee8eebdedb9eef9e9bda8b4ebe9ece8b8e8bae9ec)
	(_ent
		(_time 1569341529646)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000001000000000000000000000000000000000000000000000000011"\))(3(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000100"\))(4(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00000001000000000000000000000000000000000000000000001000000000000000000000000110"\))(6(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000001000"\))(8(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001001"\))(9(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000001010"\))(10(_string \"00010000000000000000000000000000000000000000000000000000000000000000000000001011"\))(11(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001100"\))(12(_string \"01000000000000000000010000000000000000000000000000000000000000000000000000001101"\))(13(_string \"00100000000000000000000000000000000000000000000000000000010000000000000000001110"\))(14(_string \"00000000000000000000000000000000000000000000000000010000000000000001000000010000"\))(15(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000010100"\))(16(_string \"00000000000000000000000000000000000000000000000000000000000000000000011000010001"\))(17(_string \"00000000000000010000000100000000000000000000000000000000000000000000000000010011"\))(18(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010001"\))(19(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001110"\))(20(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010101"\))(21(_string \"01000000000000000000000000000000000000000010000000000000000000000000000000010110"\))(22(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000010111"\))(23(_string \"01000000000000000000000000000000000100000000000000000000000000000000000000011000"\))(24(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000011001"\))(25(_string \"00000001000000000000000000000000000000000000000000000010000000000000000000011010"\))(26(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000011011"\))(27(_string \"00000000000000000000000000000000000000000000000000000000010000010000000000011100"\))(28(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000011101"\))(29(_string \"01000000000000000000010000000000000000000000000000000000000000000001000000011111"\))(30(_string \"00000011000000000000000000000000000000000000000001000000000000000000000000100011"\))(31(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100100000"\))(32(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000100010"\))(33(_string \"00000000000000000000000000000000000000000000000000000000010000010000000000011110"\))(34(_string \"00000000000000000000001000000100000010000000000000000000000000000000000000011111"\))(35(_string \"00000001000000000000000000000000000000000000000000000001000000000000000000100100"\))(36(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000100101"\))(37(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000100110"\))(38(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100100111"\))(39(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101000"\))(40(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000101001"\))(41(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100101011"\))(42(_string \"00000000000000000000000000100000000000000000000000000000000000000000000000101100"\))(43(_string \"00000000000000000000001000000000000000000000000000000000000000000000000000101110"\))(44(_string \"00010000100000000000000000000000000000000000000000000000000000000000000000101111"\))(45(_string \"00000100000000000000000000000000000000000000000000000000000000000000000000101110"\))(46(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101100"\))(47(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100100101"\))(48(_string \"00000000000000000000000000100000000000000000000000000000000000000000000100110010"\))(49(_string \"00000000000000000000001000000000000000000000000000000000000000000000000000110010"\))(50(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000110011"\))(51(_string \"00010001000000000000000000000000000000000000000001000000000000000000000000110100"\))(52(_string \"00000001000000000000000000000000000000000000000000000100000000000000000000110101"\))(53(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000110110"\))(54(_string \"01000000000000000000000000000000000000000000000000000000000000000000000000110111"\))(55(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__91(_arch 0 0 91(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 862           1570354499367 rtl
(_unit VHDL (cnt 0 12(rtl 0 22))
	(_version vd0)
	(_time 1570354499368 2019.10.06 12:34:59)
	(_source (\./../src/cnt.vhd\))
	(_parameters tan)
	(_code 1d1a1d1a1c4b4d0b1f4d5846481b1e1b481a191b1e)
	(_ent
		(_time 1569341529381)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in))))
		(_port (_int CNT_CMD -1 0 16(_ent(_in))))
		(_port (_int CNT_Flag -1 0 17(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(4)(3))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1533          1570354499400 rtl
(_unit VHDL (alu_s 0 16(rtl 0 29))
	(_version vd0)
	(_time 1570354499401 2019.10.06 12:34:59)
	(_source (\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code 3c3b3e393c6a6d2969382f666c3a6f3b39396a3b3f)
	(_ent
		(_time 1569341529678)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 0 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1 ((_dto i 15 i 0)))))
		(_port (_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port (_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port (_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port (_int ALU_Dout 1 0 23(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(5(d_15_0))(3(3))(4))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment (_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment (_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11297         1570354499432 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570354499433 2019.10.06 12:34:59)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 5b5d5c585f0d0f4c5f5c09554b000e5d0d5c5b5c5f5d0d)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1698          1570354499447 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1570354499448 2019.10.06 12:34:59)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 6b6d6c6b6f3d3f7e393e7f31386c6f6d3d6c6b6e3d)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 46(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 54(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 63(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 381 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 78 (top_tb))
	(_version vd0)
	(_time 1570354499451 2019.10.06 12:34:59)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 6b6d6c6b3c3d3c7c6f6a79313f6d3e6d686d636e3d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570354499479 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570354499480 2019.10.06 12:34:59)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 8a8c8d848ddcde9fd8859ed0d98d8e8cdc8d8a8fdc)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570354499483 2019.10.06 12:34:59)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 8a8c8d84dedcdd9d8e8b98d0de8cdf8c898c828fdc)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570354501057 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570354501058 2019.10.06 12:35:01)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code b4b2b9e0e6e2e0a1e6bba0eee7b3b0b2e2b3b4b1e2)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570354501071 2019.10.06 12:35:01)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code c4c2c991c59293d3c0c5d69e90c291c2c7c2ccc192)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11297         1570354503211 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570354503212 2019.10.06 12:35:03)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 21242725767775362526732f317a742777262126252777)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1570354503416 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570354503417 2019.10.06 12:35:03)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code ece9eabfe9bab8f9bee3f8b6bfebe8eabaebece9ba)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570354503420 2019.10.06 12:35:03)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code ece9eabfbababbfbe8edfeb6b8eab9eaefeae4e9ba)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1191          1570355321570 rtl
(_unit VHDL (mux 0 12(rtl 0 31))
	(_version vd0)
	(_time 1570355321571 2019.10.06 12:48:41)
	(_source (\./../src/mux.vhd\))
	(_parameters tan)
	(_code d8d7d98bd58e84ce8e8bcd8381de8cdfdddfd0de8c)
	(_ent
		(_time 1569341529550)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MUX_Din0 1 0 16(_ent(_in))))
		(_port (_int MUX_Din1 1 0 17(_ent(_in))))
		(_port (_int MUX_Din2 1 0 18(_ent(_in))))
		(_port (_int MUX_Din3 1 0 19(_ent(_in))))
		(_port (_int MUX_Din4 1 0 20(_ent(_in))))
		(_port (_int MUX_Din5 1 0 21(_ent(_in))))
		(_port (_int MUX_Din6 1 0 22(_ent(_in))))
		(_port (_int MUX_Din7 1 0 23(_ent(_in))))
		(_port (_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1221          1570355321601 rtl
(_unit VHDL (reg 0 12(rtl 0 26))
	(_version vd0)
	(_time 1570355321602 2019.10.06 12:48:41)
	(_source (\./../src/reg.vhd\))
	(_parameters tan)
	(_code f7f9a0a7f5a0a4e0f1a5e2ada1f0f5f1f2f1f0f0f5)
	(_ent
		(_time 1569341529582)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port (_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port (_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port (_int REG_Dout 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3575          1570355321648 rtl
(_unit VHDL (ctrl 0 14(rtl 0 56))
	(_version vd0)
	(_time 1570355321649 2019.10.06 12:48:41)
	(_source (\./../src/f_ctrl.vhd\))
	(_parameters tan)
	(_code 262973232470703075217128327d752075202521222124)
	(_ent
		(_time 1569341529465)
	)
	(_object
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_port (_int RST -1 0 18(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 21(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Din 0 0 21(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 1 0 22(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 25(_array -1 ((_to i 1 i 18)))))
		(_port (_int FlagV 2 0 25(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 29(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 3 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 4 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 5 0 32(_ent(_out))))
		(_port (_int CMD 5 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_A_CMD 6 0 36(_ent(_out))))
		(_port (_int REG_B_CMD 6 0 37(_ent(_out))))
		(_port (_int REG_C_CMD 6 0 38(_ent(_out))))
		(_port (_int REG_D_CMD 6 0 39(_ent(_out))))
		(_port (_int REG_E_CMD 6 0 40(_ent(_out))))
		(_port (_int REG_F_CMD 6 0 41(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 46(_array -1 ((_dto i 8 i 0)))))
		(_port (_int RST_COMP 7 0 46(_ent(_out))))
		(_port (_int Done -1 0 49(_ent(_out))))
		(_port (_int CTRL_Dout 1 0 50(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 57(_array -1 ((_to i 1 i 80)))))
		(_sig (_int current 8 0 57(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~7}~13 0 58(_array -1 ((_to i 0 i 7)))))
		(_sig (_int N_ADDR 9 0 58(_arch(_uni))))
		(_sig (_int C_ADDR 9 0 59(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~3}~13 0 60(_array -1 ((_to i 0 i 3)))))
		(_sig (_int LS 10 0 60(_arch(_uni))))
		(_sig (_int Logic_Jump -1 0 61(_arch(_uni))))
		(_sig (_int CNT_clk -1 0 62(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_prcs (_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(2)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 822           1570355321679 rtl
(_unit VHDL (flg 0 34(rtl 0 45))
	(_version vd0)
	(_time 1570355321680 2019.10.06 12:48:41)
	(_source (\./../src/flg.vhd\))
	(_parameters tan)
	(_code 454a1547131216534216061f134343431643424343)
	(_ent
		(_time 1569341529616)
	)
	(_object
		(_port (_int CLK -1 0 37(_ent(_in)(_event))))
		(_port (_int RST -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int Xin 0 0 39(_ent(_in))))
		(_port (_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 6563          1570355321711 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1570355321712 2019.10.06 12:48:41)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code 656b3165363265726236233f606267633363316267)
	(_ent
		(_time 1569341529646)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000001000000000000000000000000000000000000000000000000011"\))(3(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000100"\))(4(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00000001000000000000000000000000000000000000000000001000000000000000000000000110"\))(6(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000001000"\))(8(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001001"\))(9(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000001010"\))(10(_string \"00010000000000000000000000000000000000000000000000000000000000000000000000001011"\))(11(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001100"\))(12(_string \"01000000000000000000010000000000000000000000000000000000000000000000000000001101"\))(13(_string \"00100000000000000000000000000000000000000000000000000000010000000000000000001110"\))(14(_string \"00000000000000000000000000000000000000000000000000010000000000000001000000010000"\))(15(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000010100"\))(16(_string \"00000000000000000000000000000000000000000000000000000000000000000000011000010001"\))(17(_string \"00000000000000010000000100000000000000000000000000000000000000000000000000010011"\))(18(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010001"\))(19(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001110"\))(20(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010101"\))(21(_string \"01000000000000000000000000000000000000000010000000000000000000000000000000010110"\))(22(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000010111"\))(23(_string \"01000000000000000000000000000000000100000000000000000000000000000000000000011000"\))(24(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000011001"\))(25(_string \"00000001000000000000000000000000000000000000000000000010000000000000000000011010"\))(26(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000011011"\))(27(_string \"00000000000000000000000000000000000000000000000000000000010000010000000000011100"\))(28(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000011101"\))(29(_string \"01000000000000000000010000000000000000000000000000000000000000000001000000011111"\))(30(_string \"00000011000000000000000000000000000000000000000001000000000000000000000000100011"\))(31(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100100000"\))(32(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000100010"\))(33(_string \"00000000000000000000000000000000000000000000000000000000010000010000000000011110"\))(34(_string \"00000000000000000000001000000100000010000000000000000000000000000000000000011111"\))(35(_string \"00000001000000000000000000000000000000000000000000000001000000000000000000100100"\))(36(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000100101"\))(37(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000100110"\))(38(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100110000"\))(39(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101000"\))(40(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000101001"\))(41(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100101010"\))(42(_string \"00000000000000000000000000100000000000000000000000000000000000000000000000101100"\))(43(_string \"00000000000000000000001000000000000000000000000000000000000000000000000000101101"\))(44(_string \"00010000100000000000000000000000000000000000000000000000000000000000000000101111"\))(45(_string \"00000100000000000000000000000000000000000000000000000000000000000000000000101110"\))(46(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101100"\))(47(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100100101"\))(48(_string \"00000000000000000000000000100000000000000000000000000000000000000000000100110010"\))(49(_string \"00000000000000000000001000000000000000000000000000000000000000000000000000110010"\))(50(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000110011"\))(51(_string \"00010001000000000000000000000000000000000000000001000000000000000000000000110100"\))(52(_string \"00000001000000000000000000000000000000000000000000000100000000000000000000110101"\))(53(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000110110"\))(54(_string \"01000000000000000000000000000000000000000000000000000000000000000000000000110111"\))(55(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__91(_arch 0 0 91(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 862           1570355321756 rtl
(_unit VHDL (cnt 0 12(rtl 0 22))
	(_version vd0)
	(_time 1570355321757 2019.10.06 12:48:41)
	(_source (\./../src/cnt.vhd\))
	(_parameters tan)
	(_code 949bc19bc5c2c48296c4d1cfc1929792c193909297)
	(_ent
		(_time 1569341529381)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in))))
		(_port (_int CNT_CMD -1 0 16(_ent(_in))))
		(_port (_int CNT_Flag -1 0 17(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(3)(4))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1533          1570355321773 rtl
(_unit VHDL (alu_s 0 16(rtl 0 29))
	(_version vd0)
	(_time 1570355321774 2019.10.06 12:48:41)
	(_source (\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code a3acf4f4f3f5f2b6f6a7b0f9f3a5f0a4a6a6f5a4a0)
	(_ent
		(_time 1569341529678)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 0 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1 ((_dto i 15 i 0)))))
		(_port (_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port (_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port (_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port (_int ALU_Dout 1 0 23(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(3(3))(4)(5(d_15_0)))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment (_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment (_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11297         1570355321820 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570355321821 2019.10.06 12:48:41)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code d2dc8080868486c5d6d580dcc28987d484d5d2d5d6d484)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1698          1570355321826 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1570355321827 2019.10.06 12:48:41)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code d2dc8080868486c78087c68881d5d6d484d5d2d784)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 46(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 54(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 63(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 381 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 78 (top_tb))
	(_version vd0)
	(_time 1570355321834 2019.10.06 12:48:41)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code e2ecb0b1e5b4b5f5e6e3f0b8b6e4b7e4e1e4eae7b4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570355321867 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570355321868 2019.10.06 12:48:41)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 0157050756575514530e155b520605075706010457)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570355321871 2019.10.06 12:48:41)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 01570507055756160500135b550754070207090457)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570355323988 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570355323989 2019.10.06 12:48:43)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 3e68323b3d686a2b6c312a646d393a3868393e3b68)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570355323992 2019.10.06 12:48:43)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 3e68323b6e6869293a3f2c646a386b383d38363b68)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11297         1570355327050 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570355327051 2019.10.06 12:48:47)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 35603530666361223132673b256e603363323532313363)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1570355327315 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570355327316 2019.10.06 12:48:47)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 3e6b3f3b3d686a2b6c312a646d393a3868393e3b68)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570355327319 2019.10.06 12:48:47)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 3e6b3f3b6e6869293a3f2c646a386b383d38363b68)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1191          1570356718999 rtl
(_unit VHDL (mux 0 12(rtl 0 31))
	(_version vd0)
	(_time 1570356719012 2019.10.06 13:11:59)
	(_source (\./../src/mux.vhd\))
	(_parameters tan)
	(_code 96c6c39895c0ca80c0c583cdcf90c29193919e90c2)
	(_ent
		(_time 1569341529550)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MUX_Din0 1 0 16(_ent(_in))))
		(_port (_int MUX_Din1 1 0 17(_ent(_in))))
		(_port (_int MUX_Din2 1 0 18(_ent(_in))))
		(_port (_int MUX_Din3 1 0 19(_ent(_in))))
		(_port (_int MUX_Din4 1 0 20(_ent(_in))))
		(_port (_int MUX_Din5 1 0 21(_ent(_in))))
		(_port (_int MUX_Din6 1 0 22(_ent(_in))))
		(_port (_int MUX_Din7 1 0 23(_ent(_in))))
		(_port (_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1221          1570356719046 rtl
(_unit VHDL (reg 0 12(rtl 0 26))
	(_version vd0)
	(_time 1570356719047 2019.10.06 13:11:59)
	(_source (\./../src/reg.vhd\))
	(_parameters tan)
	(_code b5e4b6e1b5e2e6a2b3e7a0efe3b2b7b3b0b3b2b2b7)
	(_ent
		(_time 1569341529582)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port (_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port (_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port (_int REG_Dout 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3575          1570356719108 rtl
(_unit VHDL (ctrl 0 14(rtl 0 56))
	(_version vd0)
	(_time 1570356719109 2019.10.06 13:11:59)
	(_source (\./../src/f_ctrl.vhd\))
	(_parameters tan)
	(_code f3a3f1a2f4a5a5e5a0f4a4fde7a8a0f5a0f5f0f4f7f4f1)
	(_ent
		(_time 1569341529465)
	)
	(_object
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_port (_int RST -1 0 18(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 21(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Din 0 0 21(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 1 0 22(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 25(_array -1 ((_to i 1 i 18)))))
		(_port (_int FlagV 2 0 25(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 29(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 3 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 4 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 5 0 32(_ent(_out))))
		(_port (_int CMD 5 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_A_CMD 6 0 36(_ent(_out))))
		(_port (_int REG_B_CMD 6 0 37(_ent(_out))))
		(_port (_int REG_C_CMD 6 0 38(_ent(_out))))
		(_port (_int REG_D_CMD 6 0 39(_ent(_out))))
		(_port (_int REG_E_CMD 6 0 40(_ent(_out))))
		(_port (_int REG_F_CMD 6 0 41(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 46(_array -1 ((_dto i 8 i 0)))))
		(_port (_int RST_COMP 7 0 46(_ent(_out))))
		(_port (_int Done -1 0 49(_ent(_out))))
		(_port (_int CTRL_Dout 1 0 50(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 57(_array -1 ((_to i 1 i 80)))))
		(_sig (_int current 8 0 57(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~7}~13 0 58(_array -1 ((_to i 0 i 7)))))
		(_sig (_int N_ADDR 9 0 58(_arch(_uni))))
		(_sig (_int C_ADDR 9 0 59(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~3}~13 0 60(_array -1 ((_to i 0 i 3)))))
		(_sig (_int LS 10 0 60(_arch(_uni))))
		(_sig (_int Logic_Jump -1 0 61(_arch(_uni))))
		(_sig (_int CNT_clk -1 0 62(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_prcs (_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(2)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 822           1570356719140 rtl
(_unit VHDL (flg 0 34(rtl 0 45))
	(_version vd0)
	(_time 1570356719141 2019.10.06 13:11:59)
	(_source (\./../src/flg.vhd\))
	(_parameters tan)
	(_code 134317144344400514405049451515154015141515)
	(_ent
		(_time 1569341529616)
	)
	(_object
		(_port (_int CLK -1 0 37(_ent(_in)(_event))))
		(_port (_int RST -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int Xin 0 0 39(_ent(_in))))
		(_port (_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 6563          1570356719171 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1570356719172 2019.10.06 13:11:59)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code 326332376665322535617468373530346434663530)
	(_ent
		(_time 1569341529646)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000001000000000000000000000000000000000000000000000000011"\))(3(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000100"\))(4(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00000001000000000000000000000000000000000000000000001000000000000000000000000110"\))(6(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000001000"\))(8(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001001"\))(9(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000001010"\))(10(_string \"00010000000000000000000000000000000000000000000000000000000000000000000000001011"\))(11(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001100"\))(12(_string \"01000000000000000000010000000000000000000000000000000000000000000000000000001101"\))(13(_string \"00100000000000000000000000000000000000000000000000000000010000000000000000001110"\))(14(_string \"00000000000000000000000000000000000000000000000000010000000000000001000000010000"\))(15(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000010100"\))(16(_string \"00000000000000000000000000000000000000000000000000000000000000000000011000010001"\))(17(_string \"00000000000000010000000100000000000000000000000000000000000000000000000000010011"\))(18(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010001"\))(19(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001110"\))(20(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010101"\))(21(_string \"01000000000000000000000000000000000000000010000000000000000000000000000000010110"\))(22(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000010111"\))(23(_string \"01000000000000000000000000000000000100000000000000000000000000000000000000011000"\))(24(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000011001"\))(25(_string \"00000001000000000000000000000000000000000000000000000010000000000000000000011010"\))(26(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000011011"\))(27(_string \"00000000000000000000000000000000000000000000000000000000010000010000000000011100"\))(28(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000011101"\))(29(_string \"01000000000000000000010000000000000000000000000000000000000000000001000000011111"\))(30(_string \"00000011000000000000000000000000000000000000000001000000000000000000000000100011"\))(31(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100100000"\))(32(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000100010"\))(33(_string \"00000000000000000000000000000000000000000000000000000000010000010000000000011110"\))(34(_string \"00000000000000000000001000000100000010000000000000000000000000000000000000011111"\))(35(_string \"00000001000000000000000000000000000000000000000000000001000000000000000000100100"\))(36(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000100101"\))(37(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000100111"\))(38(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100110000"\))(39(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101000"\))(40(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000101001"\))(41(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100101010"\))(42(_string \"00000000000000000000000000100000000000000000000000000000000000000000000000101100"\))(43(_string \"00000000000000000000001000000000000000000000000000000000000000000000000000101101"\))(44(_string \"00010000100000000000000000000000000000000000000000000000000000000000000000101111"\))(45(_string \"00000100000000000000000000000000000000000000000000000000000000000000000000101110"\))(46(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101100"\))(47(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100100101"\))(48(_string \"00000000000000000000000000100000000000000000000000000000000000000000000100110010"\))(49(_string \"00000000000000000000001000000000000000000000000000000000000000000000000000110010"\))(50(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000110011"\))(51(_string \"00010001000000000000000000000000000000000000000001000000000000000000000000110100"\))(52(_string \"00000001000000000000000000000000000000000000000000000100000000000000000000110101"\))(53(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000110110"\))(54(_string \"01000000000000000000000000000000000000000000000000000000000000000000000000110111"\))(55(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__91(_arch 0 0 91(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 862           1570356719202 rtl
(_unit VHDL (cnt 0 12(rtl 0 22))
	(_version vd0)
	(_time 1570356719203 2019.10.06 13:11:59)
	(_source (\./../src/cnt.vhd\))
	(_parameters tan)
	(_code 51015052050701475301140a045752570456555752)
	(_ent
		(_time 1569341529381)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in))))
		(_port (_int CNT_CMD -1 0 16(_ent(_in))))
		(_port (_int CNT_Flag -1 0 17(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(4)(3))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1533          1570356719233 rtl
(_unit VHDL (alu_s 0 16(rtl 0 29))
	(_version vd0)
	(_time 1570356719234 2019.10.06 13:11:59)
	(_source (\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code 70207371232621652574632a207623777575267773)
	(_ent
		(_time 1569341529678)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 0 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1 ((_dto i 15 i 0)))))
		(_port (_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port (_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port (_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port (_int ALU_Dout 1 0 23(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(5(d_15_0))(3(3))(4))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment (_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment (_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11297         1570356719308 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570356719309 2019.10.06 13:11:59)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code beefb8eabde8eaa9bab9ecb0aee5ebb8e8b9beb9bab8e8)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1698          1570356719314 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1570356719315 2019.10.06 13:11:59)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code beefb8eabde8eaabecebaae4edb9bab8e8b9bebbe8)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 46(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 54(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 63(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 381 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 78 (top_tb))
	(_version vd0)
	(_time 1570356719318 2019.10.06 13:11:59)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code beefb8eaeee8e9a9babface4eab8ebb8bdb8b6bbe8)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570356719343 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570356719344 2019.10.06 13:11:59)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code de8fd88cdd888acb8cd1ca848dd9dad888d9dedb88)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570356719347 2019.10.06 13:11:59)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code de8fd88c8e8889c9dadfcc848ad88bd8ddd8d6db88)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570356723562 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570356723563 2019.10.06 13:12:03)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 585f5f5b060e0c4d0a574c020b5f5c5e0e5f585d0e)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570356723566 2019.10.06 13:12:03)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 585f5f5b550e0f4f5c594a020c5e0d5e5b5e505d0e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11297         1570356725671 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570356725672 2019.10.06 13:12:05)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 9691c099c6c0c2819291c49886cdc390c09196919290c0)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1570356725861 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570356725862 2019.10.06 13:12:05)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 5156065206070544035e450b025655570756515407)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570356725874 2019.10.06 13:12:05)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 61663661653736766560733b356734676267696437)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1191          1570358180448 rtl
(_unit VHDL (mux 0 12(rtl 0 31))
	(_version vd0)
	(_time 1570358180449 2019.10.06 13:36:20)
	(_source (\./../src/mux.vhd\))
	(_parameters tan)
	(_code 5356525155050f45050046080a55075456545b5507)
	(_ent
		(_time 1569341529550)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MUX_Din0 1 0 16(_ent(_in))))
		(_port (_int MUX_Din1 1 0 17(_ent(_in))))
		(_port (_int MUX_Din2 1 0 18(_ent(_in))))
		(_port (_int MUX_Din3 1 0 19(_ent(_in))))
		(_port (_int MUX_Din4 1 0 20(_ent(_in))))
		(_port (_int MUX_Din5 1 0 21(_ent(_in))))
		(_port (_int MUX_Din6 1 0 22(_ent(_in))))
		(_port (_int MUX_Din7 1 0 23(_ent(_in))))
		(_port (_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1221          1570358180495 rtl
(_unit VHDL (reg 0 12(rtl 0 26))
	(_version vd0)
	(_time 1570358180496 2019.10.06 13:36:20)
	(_source (\./../src/reg.vhd\))
	(_parameters tan)
	(_code 8286d58c85d5d19584d097d8d48580848784858580)
	(_ent
		(_time 1569341529582)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port (_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port (_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port (_int REG_Dout 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3575          1570358180542 rtl
(_unit VHDL (ctrl 0 14(rtl 0 56))
	(_version vd0)
	(_time 1570358180543 2019.10.06 13:36:20)
	(_source (\./../src/f_ctrl.vhd\))
	(_parameters tan)
	(_code b1b4e7e4b4e7e7a7e2b6e6bfa5eae2b7e2b7b2b6b5b6b3)
	(_ent
		(_time 1569341529465)
	)
	(_object
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_port (_int RST -1 0 18(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 21(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Din 0 0 21(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 1 0 22(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 25(_array -1 ((_to i 1 i 18)))))
		(_port (_int FlagV 2 0 25(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 29(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 3 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 4 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 5 0 32(_ent(_out))))
		(_port (_int CMD 5 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_A_CMD 6 0 36(_ent(_out))))
		(_port (_int REG_B_CMD 6 0 37(_ent(_out))))
		(_port (_int REG_C_CMD 6 0 38(_ent(_out))))
		(_port (_int REG_D_CMD 6 0 39(_ent(_out))))
		(_port (_int REG_E_CMD 6 0 40(_ent(_out))))
		(_port (_int REG_F_CMD 6 0 41(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 46(_array -1 ((_dto i 8 i 0)))))
		(_port (_int RST_COMP 7 0 46(_ent(_out))))
		(_port (_int Done -1 0 49(_ent(_out))))
		(_port (_int CTRL_Dout 1 0 50(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 57(_array -1 ((_to i 1 i 80)))))
		(_sig (_int current 8 0 57(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~7}~13 0 58(_array -1 ((_to i 0 i 7)))))
		(_sig (_int N_ADDR 9 0 58(_arch(_uni))))
		(_sig (_int C_ADDR 9 0 59(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~3}~13 0 60(_array -1 ((_to i 0 i 3)))))
		(_sig (_int LS 10 0 60(_arch(_uni))))
		(_sig (_int Logic_Jump -1 0 61(_arch(_uni))))
		(_sig (_int CNT_clk -1 0 62(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_prcs (_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(2)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 822           1570358180588 rtl
(_unit VHDL (flg 0 34(rtl 0 45))
	(_version vd0)
	(_time 1570358180589 2019.10.06 13:36:20)
	(_source (\./../src/flg.vhd\))
	(_parameters tan)
	(_code e0e5b3b3b3b7b3f6e7b3a3bab6e6e6e6b3e6e7e6e6)
	(_ent
		(_time 1569341529616)
	)
	(_object
		(_port (_int CLK -1 0 37(_ent(_in)(_event))))
		(_port (_int RST -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int Xin 0 0 39(_ent(_in))))
		(_port (_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 6563          1570358180635 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1570358180636 2019.10.06 13:36:20)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code 0f0b5b090f580f18085c49550a080d0959095b080d)
	(_ent
		(_time 1569341529646)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000001000000000000000000000000000000000000000000000000011"\))(3(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000100"\))(4(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00000001000000000000000000000000000000000000000000001000000000000000000000000110"\))(6(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000001000"\))(8(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001001"\))(9(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000001010"\))(10(_string \"00010000000000000000000000000000000000000000000000000000000000000000000000001011"\))(11(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001100"\))(12(_string \"01000000000000000000010000000000000000000000000000000000000000000000000000001101"\))(13(_string \"00100000000000000000000000000000000000000000000000000000010000000000000000001110"\))(14(_string \"00000000000000000000000000000000000000000000000000010000000000000001000000010000"\))(15(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000010100"\))(16(_string \"00000000000000000000000000000000000000000000000000000000000000000000011000010001"\))(17(_string \"00000000000000010000000100000000000000000000000000000000000000000000000000010011"\))(18(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010001"\))(19(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001110"\))(20(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010101"\))(21(_string \"01000000000000000000000000000000000000000010000000000000000000000000000000010110"\))(22(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000010111"\))(23(_string \"01000000000000000000000000000000000100000000000000000000000000000000000000011000"\))(24(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000011001"\))(25(_string \"00000001000000000000000000000000000000000000000000000010000000000000000000011010"\))(26(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000011011"\))(27(_string \"00000000000000000000000000000000000000000000000000000000010000010000000000011100"\))(28(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000011101"\))(29(_string \"01000000000000000000010000000000000000000000000000000000000000000001000000011111"\))(30(_string \"00000011000000000000000000000000000000000000000001000000000000000000000000100011"\))(31(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100100000"\))(32(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000100010"\))(33(_string \"00000000000000000000000000000000000000000000000000000000010000010000000000011110"\))(34(_string \"00000000000000000000001000000100000010000000000000000000000000000000000000011111"\))(35(_string \"00000001000000000000000000000000000000000000000000000001000000000000000000100100"\))(36(_string \"00000001000000000000000000000000000000000000000000100000000000010000000000100101"\))(37(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000100111"\))(38(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100110000"\))(39(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101000"\))(40(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000101001"\))(41(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100101010"\))(42(_string \"00000000000000000000000000100000000000000000000000000000000000000000000000101100"\))(43(_string \"00000000000000000000001000000000000000000000000000000000000000000000000000101101"\))(44(_string \"00010000100000000000000000000000000000000000000000000000000000000000000000101111"\))(45(_string \"00000100000000000000000000000000000000000000000000000000000000000000000000101110"\))(46(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101100"\))(47(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100100101"\))(48(_string \"00000000000000000000000000100000000000000000000000000000000000000000000100110010"\))(49(_string \"00000000000000000000001000000000000000000000000000000000000000000000000000110010"\))(50(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000110011"\))(51(_string \"00010001000000000000000000000000000000000000000001000000000000000000000000110100"\))(52(_string \"00000001000000000000000000000000000000000000000000000100000000000000000000110101"\))(53(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000110110"\))(54(_string \"01000000000000000000000000000000000000000000000000000000000000000000000000110111"\))(55(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__91(_arch 0 0 91(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 862           1570358180667 rtl
(_unit VHDL (cnt 0 12(rtl 0 22))
	(_version vd0)
	(_time 1570358180668 2019.10.06 13:36:20)
	(_source (\./../src/cnt.vhd\))
	(_parameters tan)
	(_code 2e2b7b2a2e787e382c7e6b757b282d287b292a282d)
	(_ent
		(_time 1569341529381)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in))))
		(_port (_int CNT_CMD -1 0 16(_ent(_in))))
		(_port (_int CNT_Flag -1 0 17(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(3)(4))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1533          1570358180713 rtl
(_unit VHDL (alu_s 0 16(rtl 0 29))
	(_version vd0)
	(_time 1570358180714 2019.10.06 13:36:20)
	(_source (\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code 5d580a5e5a0b0c4808594e070d5b0e5a58580b5a5e)
	(_ent
		(_time 1569341529678)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 0 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1 ((_dto i 15 i 0)))))
		(_port (_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port (_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port (_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port (_int ALU_Dout 1 0 23(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(3(3))(4)(5(d_15_0)))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment (_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment (_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11297         1570358180758 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570358180759 2019.10.06 13:36:20)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 8c88de8289dad89b888bde829cd7d98ada8b8c8b888ada)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1698          1570358180764 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1570358180765 2019.10.06 13:36:20)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 8c88de8289dad899ded998d6df8b888ada8b8c89da)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 46(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 54(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 63(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 381 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 78 (top_tb))
	(_version vd0)
	(_time 1570358180774 2019.10.06 13:36:20)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 9b9fc994cccdcc8c9f9a89c1cf9dce9d989d939ecd)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570358180807 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570358180808 2019.10.06 13:36:20)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code babee8eebdeceeafe8b5aee0e9bdbebcecbdbabfec)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570358180811 2019.10.06 13:36:20)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code babee8eeeeecedadbebba8e0eebcefbcb9bcb2bfec)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570358182870 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570358182871 2019.10.06 13:36:22)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code c9caca9c969f9ddc9bc6dd939acecdcf9fcec9cc9f)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570358182874 2019.10.06 13:36:22)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code c9caca9cc59f9edecdc8db939dcf9ccfcacfc1cc9f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11297         1570358184898 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570358184899 2019.10.06 13:36:24)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code b8bbeaece6eeecafbcbfeab6a8e3edbeeebfb8bfbcbeee)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1570358185118 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570358185119 2019.10.06 13:36:25)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 9391979cc6c5c786c19c87c9c0949795c5949396c5)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570358185122 2019.10.06 13:36:25)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 9391979c95c5c484979281c9c795c69590959b96c5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1191          1570360001627 rtl
(_unit VHDL (mux 0 12(rtl 0 31))
	(_version vd0)
	(_time 1570360001628 2019.10.06 14:06:41)
	(_source (\./../src/mux.vhd\))
	(_parameters tan)
	(_code 47411b4445111b511114521c1e41134042404f4113)
	(_ent
		(_time 1569341529550)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MUX_Din0 1 0 16(_ent(_in))))
		(_port (_int MUX_Din1 1 0 17(_ent(_in))))
		(_port (_int MUX_Din2 1 0 18(_ent(_in))))
		(_port (_int MUX_Din3 1 0 19(_ent(_in))))
		(_port (_int MUX_Din4 1 0 20(_ent(_in))))
		(_port (_int MUX_Din5 1 0 21(_ent(_in))))
		(_port (_int MUX_Din6 1 0 22(_ent(_in))))
		(_port (_int MUX_Din7 1 0 23(_ent(_in))))
		(_port (_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1221          1570360001658 rtl
(_unit VHDL (reg 0 12(rtl 0 26))
	(_version vd0)
	(_time 1570360001659 2019.10.06 14:06:41)
	(_source (\./../src/reg.vhd\))
	(_parameters tan)
	(_code 66616c66653135716034733c306164606360616164)
	(_ent
		(_time 1569341529582)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port (_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port (_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port (_int REG_Dout 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3575          1570360001750 rtl
(_unit VHDL (ctrl 0 14(rtl 0 56))
	(_version vd0)
	(_time 1570360001751 2019.10.06 14:06:41)
	(_source (\./../src/f_ctrl.vhd\))
	(_parameters tan)
	(_code c4c2cf90c49292d297c393cad09f97c297c2c7c3c0c3c6)
	(_ent
		(_time 1569341529465)
	)
	(_object
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_port (_int RST -1 0 18(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 21(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Din 0 0 21(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 1 0 22(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 25(_array -1 ((_to i 1 i 18)))))
		(_port (_int FlagV 2 0 25(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 29(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 3 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 4 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 5 0 32(_ent(_out))))
		(_port (_int CMD 5 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_A_CMD 6 0 36(_ent(_out))))
		(_port (_int REG_B_CMD 6 0 37(_ent(_out))))
		(_port (_int REG_C_CMD 6 0 38(_ent(_out))))
		(_port (_int REG_D_CMD 6 0 39(_ent(_out))))
		(_port (_int REG_E_CMD 6 0 40(_ent(_out))))
		(_port (_int REG_F_CMD 6 0 41(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 46(_array -1 ((_dto i 8 i 0)))))
		(_port (_int RST_COMP 7 0 46(_ent(_out))))
		(_port (_int Done -1 0 49(_ent(_out))))
		(_port (_int CTRL_Dout 1 0 50(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 57(_array -1 ((_to i 1 i 80)))))
		(_sig (_int current 8 0 57(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~7}~13 0 58(_array -1 ((_to i 0 i 7)))))
		(_sig (_int N_ADDR 9 0 58(_arch(_uni))))
		(_sig (_int C_ADDR 9 0 59(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~3}~13 0 60(_array -1 ((_to i 0 i 3)))))
		(_sig (_int LS 10 0 60(_arch(_uni))))
		(_sig (_int Logic_Jump -1 0 61(_arch(_uni))))
		(_sig (_int CNT_clk -1 0 62(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_prcs (_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(2)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 822           1570360001797 rtl
(_unit VHDL (flg 0 34(rtl 0 45))
	(_version vd0)
	(_time 1570360001798 2019.10.06 14:06:41)
	(_source (\./../src/flg.vhd\))
	(_parameters tan)
	(_code f3f5fda3a3a4a0e5f4a0b0a9a5f5f5f5a0f5f4f5f5)
	(_ent
		(_time 1569341529616)
	)
	(_object
		(_port (_int CLK -1 0 37(_ent(_in)(_event))))
		(_port (_int RST -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int Xin 0 0 39(_ent(_in))))
		(_port (_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 6563          1570360001830 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1570360001831 2019.10.06 14:06:41)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code 121519154645120515415448171510144414461510)
	(_ent
		(_time 1569341529646)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000001000000000000000000000000000000000000000000000000011"\))(3(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000100"\))(4(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00000001000000000000000000000000000000000000000000001000000000000000000000000110"\))(6(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000001000"\))(8(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001001"\))(9(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000001010"\))(10(_string \"00010000000000000000000000000000000000000000000000000000000000000000000000001011"\))(11(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001100"\))(12(_string \"01000000000000000000010000000000000000000000000000000000000000000000000000001101"\))(13(_string \"00100000000000000000000000000000000000000000000000000000010000000000000000001110"\))(14(_string \"00000000000000000000000000000000000000000000000000010000000000000001000000010000"\))(15(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000010100"\))(16(_string \"00000000000000000000000000000000000000000000000000000000000000000000011000010001"\))(17(_string \"00000000000000010000000100000000000000000000000000000000000000000000000000010011"\))(18(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010001"\))(19(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001110"\))(20(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010101"\))(21(_string \"01000000000000000000000000000000000000000010000000000000000000000000000000010110"\))(22(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000010111"\))(23(_string \"01000000000000000000000000000000000100000000000000000000000000000000000000011000"\))(24(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000011001"\))(25(_string \"00000001000000000000000000000000000000000000000000000010000000000000000000011010"\))(26(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000011011"\))(27(_string \"00000000000000000000000000000000000000000000000000000000010000010000000000011100"\))(28(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000011101"\))(29(_string \"01000000000000000000010000000000000000000000000000000000000000000001000000011111"\))(30(_string \"00000011000000000000000000000000000000000000000001000000000000000000000000100011"\))(31(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100100000"\))(32(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000100010"\))(33(_string \"00000000000000000000000000000000000000000000000000000000010000010000000000011110"\))(34(_string \"00000000000000000000001000000100000010000000000000000000000000000000000000011111"\))(35(_string \"00000000000000000000000000000000000000000000000000000000000000000000000000100100"\))(36(_string \"00000000000000000000000000000000000000000000000000000000000000010000000000100101"\))(37(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000100111"\))(38(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100110000"\))(39(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101000"\))(40(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000101001"\))(41(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100101010"\))(42(_string \"00000000000000000000000000100000000000000000000000000000000000000000000000101100"\))(43(_string \"00000000000000000000001000000000000000000000000000000000000000000000000000101101"\))(44(_string \"00010000100000000000000000000000000000000000000000000000000000000000000000101111"\))(45(_string \"00000100000000000000000000000000000000000000000000000000000000000000000000101110"\))(46(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101100"\))(47(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100100101"\))(48(_string \"00000000000000000000000000100000000000000000000000000000000000000000000100110010"\))(49(_string \"00000000000000000000001000000000000000000000000000000000000000000000000000110010"\))(50(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000110011"\))(51(_string \"00010001000000000000000000000000000000000000000001000000000000000000000000110100"\))(52(_string \"00000001000000000000000000000000000000000000000000000100000000000000000000110101"\))(53(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000110110"\))(54(_string \"01000000000000000000000000000000000000000000000000000000000000000000000000110111"\))(55(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__91(_arch 0 0 91(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 862           1570360001861 rtl
(_unit VHDL (cnt 0 12(rtl 0 22))
	(_version vd0)
	(_time 1570360001862 2019.10.06 14:06:41)
	(_source (\./../src/cnt.vhd\))
	(_parameters tan)
	(_code 31373b34656761273361746a643732376436353732)
	(_ent
		(_time 1569341529381)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in))))
		(_port (_int CNT_CMD -1 0 16(_ent(_in))))
		(_port (_int CNT_Flag -1 0 17(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(4)(3))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1533          1570360001892 rtl
(_unit VHDL (alu_s 0 16(rtl 0 29))
	(_version vd0)
	(_time 1570360001893 2019.10.06 14:06:41)
	(_source (\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code 51575952030700440455420b015702565454075652)
	(_ent
		(_time 1569341529678)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 0 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1 ((_dto i 15 i 0)))))
		(_port (_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port (_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port (_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port (_int ALU_Dout 1 0 23(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(5(d_15_0))(3(3))(4))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment (_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment (_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11297         1570360001955 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570360001956 2019.10.06 14:06:41)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 8f8882818fd9db988b88dd819fd4da89d9888f888b89d9)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1698          1570360001961 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1570360001962 2019.10.06 14:06:41)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 8f8882818fd9db9addda9bd5dc888b89d9888f8ad9)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 46(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 54(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 63(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 381 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 78 (top_tb))
	(_version vd0)
	(_time 1570360001969 2019.10.06 14:06:41)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 9f989290ccc9c8889b9e8dc5cb99ca999c99979ac9)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570360002002 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570360002003 2019.10.06 14:06:41)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code beb9b3eabde8eaabecb1aae4edb9bab8e8b9bebbe8)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570360002006 2019.10.06 14:06:41)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code beb9b3eaeee8e9a9babface4eab8ebb8bdb8b6bbe8)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570360003783 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570360003784 2019.10.06 14:06:43)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code b3b5b7e7e6e5e7a6e1bca7e9e0b4b7b5e5b4b3b6e5)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570360003787 2019.10.06 14:06:43)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code b3b5b7e7b5e5e4a4b7b2a1e9e7b5e6b5b0b5bbb6e5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11297         1570360005937 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570360005938 2019.10.06 14:06:45)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 1f1912181f494b081b184d110f444a1949181f181b1949)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1570360006205 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570360006206 2019.10.06 14:06:46)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 292f7c2d767f7d3c7b263d737a2e2d2f7f2e292c7f)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570360006209 2019.10.06 14:06:46)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 292f7c2d257f7e3e2d283b737d2f7c2f2a2f212c7f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1191          1570360987920 rtl
(_unit VHDL (mux 0 12(rtl 0 31))
	(_version vd0)
	(_time 1570360987921 2019.10.06 14:23:07)
	(_source (\./../src/mux.vhd\))
	(_parameters tan)
	(_code 0007510705565c165653155b590654070507080654)
	(_ent
		(_time 1569341529550)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MUX_Din0 1 0 16(_ent(_in))))
		(_port (_int MUX_Din1 1 0 17(_ent(_in))))
		(_port (_int MUX_Din2 1 0 18(_ent(_in))))
		(_port (_int MUX_Din3 1 0 19(_ent(_in))))
		(_port (_int MUX_Din4 1 0 20(_ent(_in))))
		(_port (_int MUX_Din5 1 0 21(_ent(_in))))
		(_port (_int MUX_Din6 1 0 22(_ent(_in))))
		(_port (_int MUX_Din7 1 0 23(_ent(_in))))
		(_port (_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1221          1570360987959 rtl
(_unit VHDL (reg 0 12(rtl 0 26))
	(_version vd0)
	(_time 1570360987960 2019.10.06 14:23:07)
	(_source (\./../src/reg.vhd\))
	(_parameters tan)
	(_code 2f29282b7c787c38297d3a7579282d292a2928282d)
	(_ent
		(_time 1569341529582)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port (_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port (_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port (_int REG_Dout 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3575          1570360988036 rtl
(_unit VHDL (ctrl 0 14(rtl 0 56))
	(_version vd0)
	(_time 1570360988037 2019.10.06 14:23:08)
	(_source (\./../src/f_ctrl.vhd\))
	(_parameters tan)
	(_code 7d7a7b7d2d2b2b6b2e7a2a7369262e7b2e7b7e7a797a7f)
	(_ent
		(_time 1569341529465)
	)
	(_object
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_port (_int RST -1 0 18(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 21(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Din 0 0 21(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 1 0 22(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 25(_array -1 ((_to i 1 i 18)))))
		(_port (_int FlagV 2 0 25(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 29(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 3 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 4 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 5 0 32(_ent(_out))))
		(_port (_int CMD 5 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_A_CMD 6 0 36(_ent(_out))))
		(_port (_int REG_B_CMD 6 0 37(_ent(_out))))
		(_port (_int REG_C_CMD 6 0 38(_ent(_out))))
		(_port (_int REG_D_CMD 6 0 39(_ent(_out))))
		(_port (_int REG_E_CMD 6 0 40(_ent(_out))))
		(_port (_int REG_F_CMD 6 0 41(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 46(_array -1 ((_dto i 8 i 0)))))
		(_port (_int RST_COMP 7 0 46(_ent(_out))))
		(_port (_int Done -1 0 49(_ent(_out))))
		(_port (_int CTRL_Dout 1 0 50(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 57(_array -1 ((_to i 1 i 80)))))
		(_sig (_int current 8 0 57(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~7}~13 0 58(_array -1 ((_to i 0 i 7)))))
		(_sig (_int N_ADDR 9 0 58(_arch(_uni))))
		(_sig (_int C_ADDR 9 0 59(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~3}~13 0 60(_array -1 ((_to i 0 i 3)))))
		(_sig (_int LS 10 0 60(_arch(_uni))))
		(_sig (_int Logic_Jump -1 0 61(_arch(_uni))))
		(_sig (_int CNT_clk -1 0 62(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_prcs (_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(2)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 822           1570360988081 rtl
(_unit VHDL (flg 0 34(rtl 0 45))
	(_version vd0)
	(_time 1570360988082 2019.10.06 14:23:08)
	(_source (\./../src/flg.vhd\))
	(_parameters tan)
	(_code 9c9b9f939ccbcf8a9bcfdfc6ca9a9a9acf9a9b9a9a)
	(_ent
		(_time 1569341529616)
	)
	(_object
		(_port (_int CLK -1 0 37(_ent(_in)(_event))))
		(_port (_int RST -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int Xin 0 0 39(_ent(_in))))
		(_port (_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 6563          1570360988113 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1570360988114 2019.10.06 14:23:08)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code bbbdbcefbfecbbacbce8fde1bebcb9bdedbdefbcb9)
	(_ent
		(_time 1569341529646)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000001000000000000000000000000000000000000000000000000011"\))(3(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000100"\))(4(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00000001000000000000000000000000000000000000000000001000000000000000000000000110"\))(6(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000001000"\))(8(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001001"\))(9(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000001010"\))(10(_string \"00010000000000000000000000000000000000000000000000000000000000000000000000001011"\))(11(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001100"\))(12(_string \"01000000000000000000010000000000000000000000000000000000000000000000000000001101"\))(13(_string \"00100000000000000000000000000000000000000000000000000000010000000000000000001110"\))(14(_string \"00000000000000000000000000000000000000000000000000010000000000000001000000010000"\))(15(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000010100"\))(16(_string \"00000000000000000000000000000000000000000000000000000000000000000000011000010001"\))(17(_string \"00000000000000010000000100000000000000000000000000000000000000000000000000010011"\))(18(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010001"\))(19(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001110"\))(20(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010101"\))(21(_string \"01000000000000000000000000000000000000000010000000000000000000000000000000010110"\))(22(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000010111"\))(23(_string \"01000000000000000000000000000000000100000000000000000000000000000000000000011000"\))(24(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000011001"\))(25(_string \"00000001000000000000000000000000000000000000000000000010000000000000000000011010"\))(26(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000011011"\))(27(_string \"00000000000000000000000000000000000000000000000000000000010000010000000000011100"\))(28(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000011101"\))(29(_string \"01000000000000000000010000000000000000000000000000000000000000000001000000011111"\))(30(_string \"00000011000000000000000000000000000000000000000001000000000000000000000000100011"\))(31(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100100000"\))(32(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000100010"\))(33(_string \"00000000000000000000001000000000000000000000000000000000010000010000000000011110"\))(34(_string \"00000000000000000000001000000100000010000000000000000000000000000000000000011111"\))(35(_string \"00000001000000000000000000000000000000000000000000000001000000000000000000100100"\))(36(_string \"00000001000000000000000000000000000000000000000000100000000000010000000000100101"\))(37(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000100111"\))(38(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100110000"\))(39(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101000"\))(40(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000101001"\))(41(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100101010"\))(42(_string \"00000000000000000000000000100000000000000000000000000000000000000000000000101100"\))(43(_string \"00000000000000000000001000000000000000000000000000000000000000000000000000101101"\))(44(_string \"00010000100000000000000000000000000000000000000000000000000000000000000000101111"\))(45(_string \"00000100000000000000000000000000000000000000000000000000000000000000000000101110"\))(46(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101100"\))(47(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100100101"\))(48(_string \"00000000000000000000000000100000000000000000000000000000000000000000000100110010"\))(49(_string \"00000000000000000000001000000000000000000000000000000000000000000000000000110010"\))(50(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000110011"\))(51(_string \"00010001000000000000000000000000000000000000000001000000000000000000000000110100"\))(52(_string \"00000001000000000000000000000000000000000000000000000100000000000000000000110101"\))(53(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000110110"\))(54(_string \"01000000000000000000000000000000000000000000000000000000000000000000000000110111"\))(55(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__91(_arch 0 0 91(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 862           1570360988153 rtl
(_unit VHDL (cnt 0 12(rtl 0 22))
	(_version vd0)
	(_time 1570360988154 2019.10.06 14:23:08)
	(_source (\./../src/cnt.vhd\))
	(_parameters tan)
	(_code eaedecb9eebcbafce8baafb1bfece9ecbfedeeece9)
	(_ent
		(_time 1569341529381)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in))))
		(_port (_int CNT_CMD -1 0 16(_ent(_in))))
		(_port (_int CNT_Flag -1 0 17(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(4)(3))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1533          1570360988193 rtl
(_unit VHDL (alu_s 0 16(rtl 0 29))
	(_version vd0)
	(_time 1570360988194 2019.10.06 14:23:08)
	(_source (\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code 090e0e0f535f581c5c0d1a53590f5a0e0c0c5f0e0a)
	(_ent
		(_time 1569341529678)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 0 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1 ((_dto i 15 i 0)))))
		(_port (_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port (_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port (_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port (_int ALU_Dout 1 0 23(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(5(d_15_0))(3(3))(4))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment (_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment (_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11297         1570360988242 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570360988243 2019.10.06 14:23:08)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 484e4a4a161e1c5f4c4f1a4658131d4e1e4f484f4c4e1e)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1698          1570360988252 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1570360988253 2019.10.06 14:23:08)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 484e4a4a161e1c5d1a1d5c121b4f4c4e1e4f484d1e)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 46(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 54(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 63(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 381 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 78 (top_tb))
	(_version vd0)
	(_time 1570360988256 2019.10.06 14:23:08)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 484e4a4a451e1f5f4c495a121c4e1d4e4b4e404d1e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570360988294 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570360988295 2019.10.06 14:23:08)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 77717576262123622578632d247073712170777221)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570360988298 2019.10.06 14:23:08)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 77717576752120607376652d2371227174717f7221)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570360990129 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570360990130 2019.10.06 14:23:10)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 9b9dcb949fcdcf8ec9948fc1c89c9f9dcd9c9b9ecd)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570360990133 2019.10.06 14:23:10)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 9b9dcb94cccdcc8c9f9a89c1cf9dce9d989d939ecd)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11297         1570360993215 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570360993216 2019.10.06 14:23:13)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code b1b4bce5e6e7e5a6b5b6e3bfa1eae4b7e7b6b1b6b5b7e7)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1570360993402 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570360993403 2019.10.06 14:23:13)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 6c69396c693a38793e6378363f6b686a3a6b6c693a)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570360993406 2019.10.06 14:23:13)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 6c69396c3a3a3b7b686d7e36386a396a6f6a64693a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1191          1570362195602 rtl
(_unit VHDL (mux 0 12(rtl 0 31))
	(_version vd0)
	(_time 1570362195603 2019.10.06 14:43:15)
	(_source (\./../src/mux.vhd\))
	(_parameters tan)
	(_code 8789d18885d1db91d1d492dcde81d38082808f81d3)
	(_ent
		(_time 1569341529550)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MUX_Din0 1 0 16(_ent(_in))))
		(_port (_int MUX_Din1 1 0 17(_ent(_in))))
		(_port (_int MUX_Din2 1 0 18(_ent(_in))))
		(_port (_int MUX_Din3 1 0 19(_ent(_in))))
		(_port (_int MUX_Din4 1 0 20(_ent(_in))))
		(_port (_int MUX_Din5 1 0 21(_ent(_in))))
		(_port (_int MUX_Din6 1 0 22(_ent(_in))))
		(_port (_int MUX_Din7 1 0 23(_ent(_in))))
		(_port (_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1221          1570362195635 rtl
(_unit VHDL (reg 0 12(rtl 0 26))
	(_version vd0)
	(_time 1570362195636 2019.10.06 14:43:15)
	(_source (\./../src/reg.vhd\))
	(_parameters tan)
	(_code a7a8a7f0a5f0f4b0a1f5b2fdf1a0a5a1a2a1a0a0a5)
	(_ent
		(_time 1569341529582)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port (_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port (_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port (_int REG_Dout 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3575          1570362195696 rtl
(_unit VHDL (ctrl 0 14(rtl 0 56))
	(_version vd0)
	(_time 1570362195697 2019.10.06 14:43:15)
	(_source (\./../src/f_ctrl.vhd\))
	(_parameters tan)
	(_code e5ebe4b7e4b3b3f3b6e2b2ebf1beb6e3b6e3e6e2e1e2e7)
	(_ent
		(_time 1569341529465)
	)
	(_object
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_port (_int RST -1 0 18(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 21(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Din 0 0 21(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 1 0 22(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 25(_array -1 ((_to i 1 i 18)))))
		(_port (_int FlagV 2 0 25(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 29(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 3 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 4 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 5 0 32(_ent(_out))))
		(_port (_int CMD 5 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_A_CMD 6 0 36(_ent(_out))))
		(_port (_int REG_B_CMD 6 0 37(_ent(_out))))
		(_port (_int REG_C_CMD 6 0 38(_ent(_out))))
		(_port (_int REG_D_CMD 6 0 39(_ent(_out))))
		(_port (_int REG_E_CMD 6 0 40(_ent(_out))))
		(_port (_int REG_F_CMD 6 0 41(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 46(_array -1 ((_dto i 8 i 0)))))
		(_port (_int RST_COMP 7 0 46(_ent(_out))))
		(_port (_int Done -1 0 49(_ent(_out))))
		(_port (_int CTRL_Dout 1 0 50(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 57(_array -1 ((_to i 1 i 80)))))
		(_sig (_int current 8 0 57(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~7}~13 0 58(_array -1 ((_to i 0 i 7)))))
		(_sig (_int N_ADDR 9 0 58(_arch(_uni))))
		(_sig (_int C_ADDR 9 0 59(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~3}~13 0 60(_array -1 ((_to i 0 i 3)))))
		(_sig (_int LS 10 0 60(_arch(_uni))))
		(_sig (_int Logic_Jump -1 0 61(_arch(_uni))))
		(_sig (_int CNT_clk -1 0 62(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_prcs (_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(2)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 822           1570362195729 rtl
(_unit VHDL (flg 0 34(rtl 0 45))
	(_version vd0)
	(_time 1570362195730 2019.10.06 14:43:15)
	(_source (\./../src/flg.vhd\))
	(_parameters tan)
	(_code 040a0102535357120357475e520202025702030202)
	(_ent
		(_time 1569341529616)
	)
	(_object
		(_port (_int CLK -1 0 37(_ent(_in)(_event))))
		(_port (_int RST -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int Xin 0 0 39(_ent(_in))))
		(_port (_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 6563          1570362195776 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1570362195777 2019.10.06 14:43:15)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code 333c32366664332434637569363431356535673431)
	(_ent
		(_time 1569341529646)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000001000000000000000000000000000000000000000000000000011"\))(3(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000100"\))(4(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00000001000000000000000000000000000000000000000000001000000000000000000000000110"\))(6(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000001000"\))(8(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001001"\))(9(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000001010"\))(10(_string \"00010000000000000000000000000000000000000000000000000000000000000000000000001011"\))(11(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001100"\))(12(_string \"01000000000000000000010000000000000000000000000000000000000000000000000000001101"\))(13(_string \"00100000000000000000000000000000000000000000000000000000010000000000000000001110"\))(14(_string \"00000000000000000000000000000000000000000000000000010000000000000001000000010000"\))(15(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000010100"\))(16(_string \"00000000000000000000000000000000000000000000000000000000000000000000011000010001"\))(17(_string \"00000000000000010000000100000000000000000000000000000000000000000000000000010011"\))(18(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010001"\))(19(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001110"\))(20(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010101"\))(21(_string \"01000000000000000000000000000000000000000010000000000000000000000000000000010110"\))(22(_string \"00000101000000000000000000000000000000000000000000000000000000000000000000010111"\))(23(_string \"01000000000000000000000000000000000100000000000000000000000000000000000000011000"\))(24(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000011001"\))(25(_string \"00000001000000000000000000000000000000000000000000000010000000000000000000011010"\))(26(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000011011"\))(27(_string \"00000000000000000000000000000000000000000000000000000000010000010000000000011100"\))(28(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000011101"\))(29(_string \"01000000000000000000010000000000000000000000000000000000000000000001000000011111"\))(30(_string \"00000011000000000000000000000000000000000000000001000000000000000000000000100011"\))(31(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100100000"\))(32(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000100010"\))(33(_string \"00000000000000000000001000000000000000000000000000000000010000010000000000011110"\))(34(_string \"00000000000000000000001000000100000010000000000000000000000000000000000000011111"\))(35(_string \"00000001000000000000000000000000000000000000000000000001000000000000000000100100"\))(36(_string \"00000001000000000000000000000000000000000000000000100000000000010000000000100101"\))(37(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000100111"\))(38(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100110000"\))(39(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101000"\))(40(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000101001"\))(41(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100101010"\))(42(_string \"00000000000000000000000000100000000000000000000000000000000000000000000000101100"\))(43(_string \"00000000000000000000001000000000000000000000000000000000000000000000000000101101"\))(44(_string \"00010000100000000000000000000000000000000000000000000000000000000000000000101111"\))(45(_string \"00000100000000000000000000000000000000000000000000000000000000000000000000101110"\))(46(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101100"\))(47(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100100101"\))(48(_string \"00000000000000000000000000100000000000000000000000000000000000000000000100110010"\))(49(_string \"00000000000000000000001000000000000000000000000000000000000000000000000000110010"\))(50(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000110011"\))(51(_string \"00010001000000000000000000000000000000000000000001000000000000000000000000110100"\))(52(_string \"00000001000000000000000000000000000000000000000000000100000000000000000000110101"\))(53(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000110110"\))(54(_string \"01000000000000000000000000000000000000000000000000000000000000000000000000110111"\))(55(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__92(_arch 0 0 92(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 862           1570362195807 rtl
(_unit VHDL (cnt 0 12(rtl 0 22))
	(_version vd0)
	(_time 1570362195808 2019.10.06 14:43:15)
	(_source (\./../src/cnt.vhd\))
	(_parameters tan)
	(_code 525c52510504024450021709075451540755565451)
	(_ent
		(_time 1569341529381)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in))))
		(_port (_int CNT_CMD -1 0 16(_ent(_in))))
		(_port (_int CNT_Flag -1 0 17(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(4)(3))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1533          1570362195854 rtl
(_unit VHDL (alu_s 0 16(rtl 0 29))
	(_version vd0)
	(_time 1570362195855 2019.10.06 14:43:15)
	(_source (\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code 818f838fd3d7d094d48592dbd187d2868484d78682)
	(_ent
		(_time 1569341529678)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 0 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1 ((_dto i 15 i 0)))))
		(_port (_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port (_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port (_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port (_int ALU_Dout 1 0 23(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(5(d_15_0))(3(3))(4))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment (_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment (_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11297         1570362195899 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570362195900 2019.10.06 14:43:15)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code b0bfb7e4e6e6e4a7b4b7e2bea0ebe5b6e6b7b0b7b4b6e6)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1698          1570362195905 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1570362195906 2019.10.06 14:43:15)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code b0bfb7e4e6e6e4a5e2e5a4eae3b7b4b6e6b7b0b5e6)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 46(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 54(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 63(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 381 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 78 (top_tb))
	(_version vd0)
	(_time 1570362195915 2019.10.06 14:43:15)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code c0cfc795c59697d7c4c1d29a94c695c6c3c6c8c596)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570362195961 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570362195962 2019.10.06 14:43:15)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code efe0e8bcefb9bbfabde0fbb5bce8ebe9b9e8efeab9)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570362195965 2019.10.06 14:43:15)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code efe0e8bcbcb9b8f8ebeefdb5bbe9bae9ece9e7eab9)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570362197432 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570362197433 2019.10.06 14:43:17)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code aba4a6fcaffdffbef9a4bff1f8acafadfdacabaefd)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570362197446 2019.10.06 14:43:17)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code bbb4b6efecedecacbfbaa9e1efbdeebdb8bdb3beed)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11297         1570362199491 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570362199492 2019.10.06 14:43:19)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code bab4bfeebdeceeadbebde8b4aae1efbcecbdbabdbebcec)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1570362199837 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570362199838 2019.10.06 14:43:19)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 121c151546444607401d0648411516144415121744)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570362199841 2019.10.06 14:43:19)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 121c151515444505161300484614471411141a1744)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1191          1570362351189 rtl
(_unit VHDL (mux 0 12(rtl 0 31))
	(_version vd0)
	(_time 1570362351190 2019.10.06 14:45:51)
	(_source (\./../src/mux.vhd\))
	(_parameters tan)
	(_code 4112174245171d571712541a184715464446494715)
	(_ent
		(_time 1569341529550)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MUX_Din0 1 0 16(_ent(_in))))
		(_port (_int MUX_Din1 1 0 17(_ent(_in))))
		(_port (_int MUX_Din2 1 0 18(_ent(_in))))
		(_port (_int MUX_Din3 1 0 19(_ent(_in))))
		(_port (_int MUX_Din4 1 0 20(_ent(_in))))
		(_port (_int MUX_Din5 1 0 21(_ent(_in))))
		(_port (_int MUX_Din6 1 0 22(_ent(_in))))
		(_port (_int MUX_Din7 1 0 23(_ent(_in))))
		(_port (_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1221          1570362351221 rtl
(_unit VHDL (reg 0 12(rtl 0 26))
	(_version vd0)
	(_time 1570362351222 2019.10.06 14:45:51)
	(_source (\./../src/reg.vhd\))
	(_parameters tan)
	(_code 61336161653632766733743b376663676467666663)
	(_ent
		(_time 1569341529582)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port (_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port (_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port (_int REG_Dout 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3575          1570362351268 rtl
(_unit VHDL (ctrl 0 14(rtl 0 56))
	(_version vd0)
	(_time 1570362351269 2019.10.06 14:45:51)
	(_source (\./../src/f_ctrl.vhd\))
	(_parameters tan)
	(_code 90c3919e94c6c686c397c79e84cbc396c3969397949792)
	(_ent
		(_time 1569341529465)
	)
	(_object
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_port (_int RST -1 0 18(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 21(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Din 0 0 21(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 1 0 22(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 25(_array -1 ((_to i 1 i 18)))))
		(_port (_int FlagV 2 0 25(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 29(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 3 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 4 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 5 0 32(_ent(_out))))
		(_port (_int CMD 5 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_A_CMD 6 0 36(_ent(_out))))
		(_port (_int REG_B_CMD 6 0 37(_ent(_out))))
		(_port (_int REG_C_CMD 6 0 38(_ent(_out))))
		(_port (_int REG_D_CMD 6 0 39(_ent(_out))))
		(_port (_int REG_E_CMD 6 0 40(_ent(_out))))
		(_port (_int REG_F_CMD 6 0 41(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 46(_array -1 ((_dto i 8 i 0)))))
		(_port (_int RST_COMP 7 0 46(_ent(_out))))
		(_port (_int Done -1 0 49(_ent(_out))))
		(_port (_int CTRL_Dout 1 0 50(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 57(_array -1 ((_to i 1 i 80)))))
		(_sig (_int current 8 0 57(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~7}~13 0 58(_array -1 ((_to i 0 i 7)))))
		(_sig (_int N_ADDR 9 0 58(_arch(_uni))))
		(_sig (_int C_ADDR 9 0 59(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~3}~13 0 60(_array -1 ((_to i 0 i 3)))))
		(_sig (_int LS 10 0 60(_arch(_uni))))
		(_sig (_int Logic_Jump -1 0 61(_arch(_uni))))
		(_sig (_int CNT_clk -1 0 62(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_prcs (_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(2)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 822           1570362351330 rtl
(_unit VHDL (flg 0 34(rtl 0 45))
	(_version vd0)
	(_time 1570362351331 2019.10.06 14:45:51)
	(_source (\./../src/flg.vhd\))
	(_parameters tan)
	(_code ce9dca9bc8999dd8c99d8d9498c8c8c89dc8c9c8c8)
	(_ent
		(_time 1569341529616)
	)
	(_object
		(_port (_int CLK -1 0 37(_ent(_in)(_event))))
		(_port (_int RST -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int Xin 0 0 39(_ent(_in))))
		(_port (_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 6563          1570362351393 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1570362351394 2019.10.06 14:45:51)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code 0d5f0c0b0f5a0d1a0a5d4b57080a0f0b5b0b590a0f)
	(_ent
		(_time 1569341529646)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000001000000000000000000000000000000000000000000000000011"\))(3(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000100"\))(4(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00000001000000000000000000000000000000000000000000001000000000000000000000000110"\))(6(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000001000"\))(8(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001001"\))(9(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000001010"\))(10(_string \"00010000000000000000000000000000000000000000000000000000000000000000000000001011"\))(11(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001100"\))(12(_string \"01000000000000000000010000000000000000000000000000000000000000000000000000001101"\))(13(_string \"00100000000000000000000000000000000000000000000000000000010000000000000000001110"\))(14(_string \"00000000000000000000000000000000000000000000000000010000000000000001000000010000"\))(15(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000010100"\))(16(_string \"00000000000000000000000000000000000000000000000000000000000000000000011000010001"\))(17(_string \"00000000000000010000000100000000000000000000000000000000000000000000000000010011"\))(18(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010001"\))(19(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001110"\))(20(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010101"\))(21(_string \"01000000000000000000000000000000000000000010000000000000000000000000000000010110"\))(22(_string \"00000101000000000000000000000000000000000000000000000000000000000000000000010111"\))(23(_string \"01000000000000000000000000000000000100000000000000000000000000000000000000011000"\))(24(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000011001"\))(25(_string \"00000001000000000000000000000000000000000000000000000000000000000000000000011010"\))(26(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000011011"\))(27(_string \"00000000000000000000000000000000000000000000000000000000010000010000000000011100"\))(28(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000011101"\))(29(_string \"01000000000000000000010000000000000000000000000000000000000000000001000000011111"\))(30(_string \"00000011000000000000000000000000000000000000000001000000000000000000000000100011"\))(31(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100100000"\))(32(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000100010"\))(33(_string \"00000000000000000000001000000000000000000000000000000000010000010000000000011110"\))(34(_string \"00000000000000000000001000000100000010000000000000000000000000000000000000011111"\))(35(_string \"00000001000000000000000000000000000000000000000000000001000000000000000000100100"\))(36(_string \"00000001000000000000000000000000000000000000000000100000000000010000000000100101"\))(37(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000100111"\))(38(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100110000"\))(39(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101000"\))(40(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000101001"\))(41(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100101010"\))(42(_string \"00000000000000000000000000100000000000000000000000000000000000000000000000101100"\))(43(_string \"00000000000000000000001000000000000000000000000000000000000000000000000000101101"\))(44(_string \"00010000100000000000000000000000000000000000000000000000000000000000000000101111"\))(45(_string \"00000100000000000000000000000000000000000000000000000000000000000000000000101110"\))(46(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101100"\))(47(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100100101"\))(48(_string \"00000000000000000000000000100000000000000000000000000000000000000000000100110010"\))(49(_string \"00000000000000000000001000000000000000000000000000000000000000000000000000110010"\))(50(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000110011"\))(51(_string \"00010001000000000000000000000000000000000000000001000000000000000000000000110100"\))(52(_string \"00000001000000000000000000000000000000000000000000000100000000000000000000110101"\))(53(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000110110"\))(54(_string \"01000000000000000000000000000000000000000000000000000000000000000000000000110111"\))(55(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__92(_arch 0 0 92(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 862           1570362351424 rtl
(_unit VHDL (cnt 0 12(rtl 0 22))
	(_version vd0)
	(_time 1570362351425 2019.10.06 14:45:51)
	(_source (\./../src/cnt.vhd\))
	(_parameters tan)
	(_code 2c7f2c282a7a7c3a2e7c6977792a2f2a792b282a2f)
	(_ent
		(_time 1569341529381)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in))))
		(_port (_int CNT_CMD -1 0 16(_ent(_in))))
		(_port (_int CNT_Flag -1 0 17(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(4)(3))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1533          1570362351455 rtl
(_unit VHDL (alu_s 0 16(rtl 0 29))
	(_version vd0)
	(_time 1570362351456 2019.10.06 14:45:51)
	(_source (\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code 4b1849494a1d1a5e1e4f58111b4d184c4e4e1d4c48)
	(_ent
		(_time 1569341529678)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 0 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1 ((_dto i 15 i 0)))))
		(_port (_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port (_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port (_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port (_int ALU_Dout 1 0 23(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(5(d_15_0))(3(3))(4))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment (_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment (_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11297         1570362351500 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570362351501 2019.10.06 14:45:51)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 7a287d7b7d2c2e6d7e7d28746a212f7c2c7d7a7d7e7c2c)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1698          1570362351506 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1570362351507 2019.10.06 14:45:51)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 7a287d7b7d2c2e6f282f6e20297d7e7c2c7d7a7f2c)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 46(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 54(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 63(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 381 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 78 (top_tb))
	(_version vd0)
	(_time 1570362351510 2019.10.06 14:45:51)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 7a287d7b2e2c2d6d7e7b68202e7c2f7c797c727f2c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570362351547 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570362351548 2019.10.06 14:45:51)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code a9fbaefef6fffdbcfba6bdf3faaeadafffaea9acff)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570362351551 2019.10.06 14:45:51)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code a9fbaefea5fffebeada8bbf3fdaffcafaaafa1acff)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570362353688 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570362353689 2019.10.06 14:45:53)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 0557520356535110570a115f560201035302050053)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570362353692 2019.10.06 14:45:53)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 05575203055352120104175f5103500306030d0053)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11297         1570362356044 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570362356045 2019.10.06 14:45:56)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 3d6c3c383f6b692a393a6f332d66683b6b3a3d3a393b6b)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1570362356249 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570362356250 2019.10.06 14:45:56)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 08590a0e565e5c1d5a071c525b0f0c0e5e0f080d5e)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570362356253 2019.10.06 14:45:56)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 08590a0e055e5f1f0c091a525c0e5d0e0b0e000d5e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1191          1570385714343 rtl
(_unit VHDL (mux 0 12(rtl 0 31))
	(_version vd0)
	(_time 1570385714344 2019.10.06 21:15:14)
	(_source (\./../src/mux.vhd\))
	(_parameters tan)
	(_code 9696c29895c0ca80c0c583cdcf90c29193919e90c2)
	(_ent
		(_time 1569341529550)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MUX_Din0 1 0 16(_ent(_in))))
		(_port (_int MUX_Din1 1 0 17(_ent(_in))))
		(_port (_int MUX_Din2 1 0 18(_ent(_in))))
		(_port (_int MUX_Din3 1 0 19(_ent(_in))))
		(_port (_int MUX_Din4 1 0 20(_ent(_in))))
		(_port (_int MUX_Din5 1 0 21(_ent(_in))))
		(_port (_int MUX_Din6 1 0 22(_ent(_in))))
		(_port (_int MUX_Din7 1 0 23(_ent(_in))))
		(_port (_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1221          1570385714392 rtl
(_unit VHDL (reg 0 12(rtl 0 26))
	(_version vd0)
	(_time 1570385714393 2019.10.06 21:15:14)
	(_source (\./../src/reg.vhd\))
	(_parameters tan)
	(_code c5c4c790c59296d2c397d09f93c2c7c3c0c3c2c2c7)
	(_ent
		(_time 1569341529582)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port (_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port (_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port (_int REG_Dout 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3575          1570385714436 rtl
(_unit VHDL (ctrl 0 14(rtl 0 56))
	(_version vd0)
	(_time 1570385714437 2019.10.06 21:15:14)
	(_source (\./../src/f_ctrl.vhd\))
	(_parameters tan)
	(_code f3f3f0a2f4a5a5e5a0f4a4fde7a8a0f5a0f5f0f4f7f4f1)
	(_ent
		(_time 1569341529465)
	)
	(_object
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_port (_int RST -1 0 18(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 21(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Din 0 0 21(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 1 0 22(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 25(_array -1 ((_to i 1 i 18)))))
		(_port (_int FlagV 2 0 25(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 29(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 3 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 4 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 5 0 32(_ent(_out))))
		(_port (_int CMD 5 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_A_CMD 6 0 36(_ent(_out))))
		(_port (_int REG_B_CMD 6 0 37(_ent(_out))))
		(_port (_int REG_C_CMD 6 0 38(_ent(_out))))
		(_port (_int REG_D_CMD 6 0 39(_ent(_out))))
		(_port (_int REG_E_CMD 6 0 40(_ent(_out))))
		(_port (_int REG_F_CMD 6 0 41(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 46(_array -1 ((_dto i 8 i 0)))))
		(_port (_int RST_COMP 7 0 46(_ent(_out))))
		(_port (_int Done -1 0 49(_ent(_out))))
		(_port (_int CTRL_Dout 1 0 50(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 57(_array -1 ((_to i 1 i 80)))))
		(_sig (_int current 8 0 57(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~7}~13 0 58(_array -1 ((_to i 0 i 7)))))
		(_sig (_int N_ADDR 9 0 58(_arch(_uni))))
		(_sig (_int C_ADDR 9 0 59(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~3}~13 0 60(_array -1 ((_to i 0 i 3)))))
		(_sig (_int LS 10 0 60(_arch(_uni))))
		(_sig (_int Logic_Jump -1 0 61(_arch(_uni))))
		(_sig (_int CNT_clk -1 0 62(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_prcs (_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(2)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 822           1570385714476 rtl
(_unit VHDL (flg 0 34(rtl 0 45))
	(_version vd0)
	(_time 1570385714477 2019.10.06 21:15:14)
	(_source (\./../src/flg.vhd\))
	(_parameters tan)
	(_code 222225267375713425716178742424247124252424)
	(_ent
		(_time 1569341529616)
	)
	(_object
		(_port (_int CLK -1 0 37(_ent(_in)(_event))))
		(_port (_int RST -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int Xin 0 0 39(_ent(_in))))
		(_port (_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 6563          1570385714508 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1570385714509 2019.10.06 21:15:14)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code 424341401615425545120418474540441444164540)
	(_ent
		(_time 1569341529646)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000001000000000000000000000000000000000000000000000000011"\))(3(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000100"\))(4(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00000001000000000000000000000000000000000000000000001000000000000000000000000110"\))(6(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000001000"\))(8(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001001"\))(9(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000001010"\))(10(_string \"00010000000000000000000000000000000000000000000000000000000000000000000000001011"\))(11(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001100"\))(12(_string \"01000000000000000000010000000000000000000000000000000000000000000000000000001101"\))(13(_string \"00100000000000000000000000000000000000000000000000000000010000000000000000001110"\))(14(_string \"00000000000000000000000000000000000000000000000000010000000000000001000000010000"\))(15(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000010100"\))(16(_string \"00000000000000000000000000000000000000000000000000000000000000000000011000010001"\))(17(_string \"00000000000000010000000100000000000000000000000000000000000000000000000000010011"\))(18(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010001"\))(19(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001110"\))(20(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010101"\))(21(_string \"01000000000000000000000000000000000000000010000000000000000000000000000000010110"\))(22(_string \"00000101000000000000000000000000000000000000000000000000000000000000000000010111"\))(23(_string \"01000000000000000000000000000000000100000000000000000000000000000000000000011000"\))(24(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000011001"\))(25(_string \"00000001000000000000000000000000000000000000000000000000000000000000000000011010"\))(26(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000011011"\))(27(_string \"00000000000000000000000000000000000000000000000000000000010000010000000000011100"\))(28(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000011101"\))(29(_string \"01000000000000000000010000000000000000000000000000000000000000000001000000011111"\))(30(_string \"00000011000000000000000000000000000000000000000001000000000000000000000000100011"\))(31(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100100000"\))(32(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000100010"\))(33(_string \"00000000000000000000001000000000000000000000000000000000010000010000000000011110"\))(34(_string \"00000000000000000000001000000100000010000000000000000000000000000000000000011111"\))(35(_string \"00000001000000000000000000000000000000000000000000000001000000000000000000100100"\))(36(_string \"00000001000000000000000000000000000000000000000000100000000000010000000000100101"\))(37(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000100111"\))(38(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100110000"\))(39(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101000"\))(40(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000101001"\))(41(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100101010"\))(42(_string \"00000000000000000000000000100000000000000000000000000000000000000000000000101100"\))(43(_string \"00000000000000000000001000000000000000000000000000000000000000000000000000101101"\))(44(_string \"00010000100000000000000000000000000000000000000000000000000000000000000000101111"\))(45(_string \"00000100000000000000000000000000000000000000000000000000000000000000000000101110"\))(46(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101100"\))(47(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100100101"\))(48(_string \"00000000000000000000000000100000000000000000000000000000000000000000000100110010"\))(49(_string \"00000000000000000000001000000000000000000000000000000000000000000000000000110010"\))(50(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000110011"\))(51(_string \"00010001000000000000000000000000000000000000000001000000000000000000000000110100"\))(52(_string \"00000001000000000000000000000000000000000000000000000100000000000000000000110101"\))(53(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000110110"\))(54(_string \"01000000000000000000000000000000000000000000000000000000000000000000000000110111"\))(55(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__92(_arch 0 0 92(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 862           1570385714540 rtl
(_unit VHDL (cnt 0 12(rtl 0 22))
	(_version vd0)
	(_time 1570385714541 2019.10.06 21:15:14)
	(_source (\./../src/cnt.vhd\))
	(_parameters tan)
	(_code 61616361353731776331243a346762673466656762)
	(_ent
		(_time 1569341529381)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in))))
		(_port (_int CNT_CMD -1 0 16(_ent(_in))))
		(_port (_int CNT_Flag -1 0 17(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(4)(3))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1533          1570385714572 rtl
(_unit VHDL (alu_s 0 16(rtl 0 29))
	(_version vd0)
	(_time 1570385714573 2019.10.06 21:15:14)
	(_source (\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code 8080808ed3d6d195d58493dad086d3878585d68783)
	(_ent
		(_time 1569341529678)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 0 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1 ((_dto i 15 i 0)))))
		(_port (_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port (_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port (_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port (_int ALU_Dout 1 0 23(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(5(d_15_0))(3(3))(4))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment (_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment (_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11297         1570385714645 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570385714646 2019.10.06 21:15:14)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code bfbebaebbfe9eba8bbb8edb1afe4eab9e9b8bfb8bbb9e9)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1698          1570385714655 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1570385714656 2019.10.06 21:15:14)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code cecfcb9bcd989adb9c9bda949dc9cac898c9cecb98)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 46(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 54(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 63(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 381 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 78 (top_tb))
	(_version vd0)
	(_time 1570385714661 2019.10.06 21:15:14)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code cecfcb9b9e9899d9cacfdc949ac89bc8cdc8c6cb98)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570385714704 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570385714705 2019.10.06 21:15:14)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code fdfcf8adffaba9e8aff2e9a7aefaf9fbabfafdf8ab)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570385714708 2019.10.06 21:15:14)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code fdfcf8adacabaaeaf9fcefa7a9fba8fbfefbf5f8ab)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570385716858 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570385716859 2019.10.06 21:15:16)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 69683c69363f3d7c3b667d333a6e6d6f3f6e696c3f)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570385716862 2019.10.06 21:15:16)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 69683c69653f3e7e6d687b333d6f3c6f6a6f616c3f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11297         1570385718654 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570385718655 2019.10.06 21:15:18)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 6e6e6b6e6d383a796a693c607e353b6838696e696a6838)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1570385718862 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570385718863 2019.10.06 21:15:18)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 39393f3c666f6d2c6b362d636a3e3d3f6f3e393c6f)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570385718866 2019.10.06 21:15:18)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 49494f4b451f1e5e4d485b131d4f1c4f4a4f414c1f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1191          1570386091425 rtl
(_unit VHDL (mux 0 12(rtl 0 31))
	(_version vd0)
	(_time 1570386091426 2019.10.06 21:21:31)
	(_source (\./../src/mux.vhd\))
	(_parameters tan)
	(_code 8c88d983dadad09adadf99d7d58ad88b898b848ad8)
	(_ent
		(_time 1569341529550)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MUX_Din0 1 0 16(_ent(_in))))
		(_port (_int MUX_Din1 1 0 17(_ent(_in))))
		(_port (_int MUX_Din2 1 0 18(_ent(_in))))
		(_port (_int MUX_Din3 1 0 19(_ent(_in))))
		(_port (_int MUX_Din4 1 0 20(_ent(_in))))
		(_port (_int MUX_Din5 1 0 21(_ent(_in))))
		(_port (_int MUX_Din6 1 0 22(_ent(_in))))
		(_port (_int MUX_Din7 1 0 23(_ent(_in))))
		(_port (_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1221          1570386091457 rtl
(_unit VHDL (reg 0 12(rtl 0 26))
	(_version vd0)
	(_time 1570386091458 2019.10.06 21:21:31)
	(_source (\./../src/reg.vhd\))
	(_parameters tan)
	(_code abaea8fcfcfcf8bcadf9bef1fdaca9adaeadacaca9)
	(_ent
		(_time 1569341529582)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port (_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port (_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port (_int REG_Dout 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3575          1570386091496 rtl
(_unit VHDL (ctrl 0 14(rtl 0 56))
	(_version vd0)
	(_time 1570386091497 2019.10.06 21:21:31)
	(_source (\./../src/f_ctrl.vhd\))
	(_parameters tan)
	(_code daded8898f8c8ccc89dd8dd4ce8189dc89dcd9dddeddd8)
	(_ent
		(_time 1569341529465)
	)
	(_object
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_port (_int RST -1 0 18(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 21(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Din 0 0 21(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 1 0 22(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 25(_array -1 ((_to i 1 i 18)))))
		(_port (_int FlagV 2 0 25(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 29(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 3 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 4 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 5 0 32(_ent(_out))))
		(_port (_int CMD 5 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_A_CMD 6 0 36(_ent(_out))))
		(_port (_int REG_B_CMD 6 0 37(_ent(_out))))
		(_port (_int REG_C_CMD 6 0 38(_ent(_out))))
		(_port (_int REG_D_CMD 6 0 39(_ent(_out))))
		(_port (_int REG_E_CMD 6 0 40(_ent(_out))))
		(_port (_int REG_F_CMD 6 0 41(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 46(_array -1 ((_dto i 8 i 0)))))
		(_port (_int RST_COMP 7 0 46(_ent(_out))))
		(_port (_int Done -1 0 49(_ent(_out))))
		(_port (_int CTRL_Dout 1 0 50(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 57(_array -1 ((_to i 1 i 80)))))
		(_sig (_int current 8 0 57(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~7}~13 0 58(_array -1 ((_to i 0 i 7)))))
		(_sig (_int N_ADDR 9 0 58(_arch(_uni))))
		(_sig (_int C_ADDR 9 0 59(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~3}~13 0 60(_array -1 ((_to i 0 i 3)))))
		(_sig (_int LS 10 0 60(_arch(_uni))))
		(_sig (_int Logic_Jump -1 0 61(_arch(_uni))))
		(_sig (_int CNT_clk -1 0 62(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_prcs (_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(2)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 822           1570386091534 rtl
(_unit VHDL (flg 0 34(rtl 0 45))
	(_version vd0)
	(_time 1570386091535 2019.10.06 21:21:31)
	(_source (\./../src/flg.vhd\))
	(_parameters tan)
	(_code f9fdfea9a3aeaaeffeaabaa3afffffffaafffeffff)
	(_ent
		(_time 1569341529616)
	)
	(_object
		(_port (_int CLK -1 0 37(_ent(_in)(_event))))
		(_port (_int RST -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int Xin 0 0 39(_ent(_in))))
		(_port (_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 6563          1570386091565 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1570386091566 2019.10.06 21:21:31)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code 181d181f464f180f1f485e421d1f1a1e4e1e4c1f1a)
	(_ent
		(_time 1569341529646)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000001000000000000000000000000000000000000000000000000011"\))(3(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000100"\))(4(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00000001000000000000000000000000000000000000000000001000000000000000000000000110"\))(6(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000001000"\))(8(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001001"\))(9(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000001010"\))(10(_string \"00010000000000000000000000000000000000000000000000000000000000000000000000001011"\))(11(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001100"\))(12(_string \"01000000000000000000010000000000000000000000000000000000000000000000000000001101"\))(13(_string \"00100000000000000000000000000000000000000000000000000000010000000000000000001110"\))(14(_string \"00000000000000000000000000000000000000000000000000010000000000000001000000010000"\))(15(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000010100"\))(16(_string \"00000000000000000000000000000000000000000000000000000000000000000000011000010001"\))(17(_string \"00000000000000010000000100000000000000000000000000000000000000000000000000010011"\))(18(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010001"\))(19(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001110"\))(20(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010101"\))(21(_string \"01000000000000000000000000000000000000000010000000000000000000000000000000010110"\))(22(_string \"00000101000000000000000000000000000000000000000000000000000000000000000000010111"\))(23(_string \"01000000000000000000000000000000000100000000000000000000000000000000000000011000"\))(24(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000011001"\))(25(_string \"00000001000000000000000000000000000000000000000000000000000000000000000000011010"\))(26(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000011011"\))(27(_string \"00000000000000000000000000000000000000000000000000000000010000010000000000011100"\))(28(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000011101"\))(29(_string \"01000000000000000000010000000000000000000000000000000000000000000001000000011111"\))(30(_string \"00000011000000000000000000000000000000000000000001000000000000000000000000100011"\))(31(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100100000"\))(32(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000100010"\))(33(_string \"00000000000000000000001000000000000000000000000000000000010000010000000000011110"\))(34(_string \"00000000000000000000001000000100000010000000000000000000000000000000000000011111"\))(35(_string \"00000001000000000000000000000000000000000000000000000001000000000000000000100100"\))(36(_string \"00000001000000000000000000000000000000000000000000100000000000010000000000100101"\))(37(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000100111"\))(38(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100110000"\))(39(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101000"\))(40(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000101001"\))(41(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100101010"\))(42(_string \"00000000000000000000000000100000000000000000000000000000000000000000000000101100"\))(43(_string \"00000000000000000000001000000000000000000000000000000000000000000000000000101101"\))(44(_string \"00010000100000000000000000000000000000000000000000000000000000000000000000101111"\))(45(_string \"00000100000000000000000000000000000000000000000000000000000000000000000000101110"\))(46(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101100"\))(47(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100100101"\))(48(_string \"00000000000000000000000000100000000000000000000000000000000000000000000100110010"\))(49(_string \"00000000000000000000001000000000000000000000000000000000000000000000000000110010"\))(50(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000110011"\))(51(_string \"00010001000000000000000000000000000000000000000001000000000000000000000000110100"\))(52(_string \"00000001000000000000000000000000000000000000000000000100000000000000000000110101"\))(53(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000110110"\))(54(_string \"01000000000000000000000000000000000000000000000000000000000000000000000000110111"\))(55(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__92(_arch 0 0 92(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 862           1570386091596 rtl
(_unit VHDL (cnt 0 12(rtl 0 22))
	(_version vd0)
	(_time 1570386091597 2019.10.06 21:21:31)
	(_source (\./../src/cnt.vhd\))
	(_parameters tan)
	(_code 383c393d656e682e3a687d636d3e3b3e6d3f3c3e3b)
	(_ent
		(_time 1569341529381)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in))))
		(_port (_int CNT_CMD -1 0 16(_ent(_in))))
		(_port (_int CNT_Flag -1 0 17(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(3)(4))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1533          1570386091628 rtl
(_unit VHDL (alu_s 0 16(rtl 0 29))
	(_version vd0)
	(_time 1570386091629 2019.10.06 21:21:31)
	(_source (\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code 57535454030106420253440d075104505252015054)
	(_ent
		(_time 1569341529678)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 0 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1 ((_dto i 15 i 0)))))
		(_port (_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port (_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port (_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port (_int ALU_Dout 1 0 23(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(3(3))(4)(5(d_15_0)))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment (_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment (_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11297         1570386091669 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570386091670 2019.10.06 21:21:31)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 86838088d6d0d2918281d48896ddd380d08186818280d0)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1698          1570386091675 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1570386091676 2019.10.06 21:21:31)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 86838088d6d0d293d4d392dcd5818280d0818683d0)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 46(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 54(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 63(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 381 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 78 (top_tb))
	(_version vd0)
	(_time 1570386091679 2019.10.06 21:21:31)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 8683808885d0d191828794dcd280d38085808e83d0)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570386091710 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570386091711 2019.10.06 21:21:31)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code b5b0b3e1e6e3e1a0e7baa1efe6b2b1b3e3b2b5b0e3)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570386091714 2019.10.06 21:21:31)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code b5b0b3e1b5e3e2a2b1b4a7efe1b3e0b3b6b3bdb0e3)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570386093794 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570386093795 2019.10.06 21:21:33)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code d3d68681868587c681dcc78980d4d7d585d4d3d685)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570386093798 2019.10.06 21:21:33)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code d3d68681d58584c4d7d2c18987d586d5d0d5dbd685)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11297         1570386096295 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570386096296 2019.10.06 21:21:36)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 97939798c6c1c3809390c59987ccc291c19097909391c1)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1570386096544 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570386096545 2019.10.06 21:21:36)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 9195909ec6c7c584c39e85cbc2969597c7969194c7)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570386096549 2019.10.06 21:21:36)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 9195909e95c7c686959083cbc597c49792979994c7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1191          1570386263744 rtl
(_unit VHDL (mux 0 12(rtl 0 31))
	(_version vd0)
	(_time 1570386263745 2019.10.06 21:24:23)
	(_source (\./../src/mux.vhd\))
	(_parameters tan)
	(_code b4e1e2e1b5e2e8a2e2e7a1efedb2e0b3b1b3bcb2e0)
	(_ent
		(_time 1569341529550)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MUX_Din0 1 0 16(_ent(_in))))
		(_port (_int MUX_Din1 1 0 17(_ent(_in))))
		(_port (_int MUX_Din2 1 0 18(_ent(_in))))
		(_port (_int MUX_Din3 1 0 19(_ent(_in))))
		(_port (_int MUX_Din4 1 0 20(_ent(_in))))
		(_port (_int MUX_Din5 1 0 21(_ent(_in))))
		(_port (_int MUX_Din6 1 0 22(_ent(_in))))
		(_port (_int MUX_Din7 1 0 23(_ent(_in))))
		(_port (_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1221          1570386263789 rtl
(_unit VHDL (reg 0 12(rtl 0 26))
	(_version vd0)
	(_time 1570386263790 2019.10.06 21:24:23)
	(_source (\./../src/reg.vhd\))
	(_parameters tan)
	(_code e3b7e3b0e5b4b0f4e5b1f6b9b5e4e1e5e6e5e4e4e1)
	(_ent
		(_time 1569341529582)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port (_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port (_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port (_int REG_Dout 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3575          1570386263851 rtl
(_unit VHDL (ctrl 0 14(rtl 0 56))
	(_version vd0)
	(_time 1570386263852 2019.10.06 21:24:23)
	(_source (\./../src/f_ctrl.vhd\))
	(_parameters tan)
	(_code 21742124247777377226762f357a722772272226252623)
	(_ent
		(_time 1569341529465)
	)
	(_object
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_port (_int RST -1 0 18(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 21(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Din 0 0 21(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 1 0 22(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 25(_array -1 ((_to i 1 i 18)))))
		(_port (_int FlagV 2 0 25(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 29(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 3 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 4 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 5 0 32(_ent(_out))))
		(_port (_int CMD 5 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_A_CMD 6 0 36(_ent(_out))))
		(_port (_int REG_B_CMD 6 0 37(_ent(_out))))
		(_port (_int REG_C_CMD 6 0 38(_ent(_out))))
		(_port (_int REG_D_CMD 6 0 39(_ent(_out))))
		(_port (_int REG_E_CMD 6 0 40(_ent(_out))))
		(_port (_int REG_F_CMD 6 0 41(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 46(_array -1 ((_dto i 8 i 0)))))
		(_port (_int RST_COMP 7 0 46(_ent(_out))))
		(_port (_int Done -1 0 49(_ent(_out))))
		(_port (_int CTRL_Dout 1 0 50(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 57(_array -1 ((_to i 1 i 80)))))
		(_sig (_int current 8 0 57(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~7}~13 0 58(_array -1 ((_to i 0 i 7)))))
		(_sig (_int N_ADDR 9 0 58(_arch(_uni))))
		(_sig (_int C_ADDR 9 0 59(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~3}~13 0 60(_array -1 ((_to i 0 i 3)))))
		(_sig (_int LS 10 0 60(_arch(_uni))))
		(_sig (_int Logic_Jump -1 0 61(_arch(_uni))))
		(_sig (_int CNT_clk -1 0 62(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_prcs (_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(2)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 822           1570386263903 rtl
(_unit VHDL (flg 0 34(rtl 0 45))
	(_version vd0)
	(_time 1570386263904 2019.10.06 21:24:23)
	(_source (\./../src/flg.vhd\))
	(_parameters tan)
	(_code 50055553030703465703130a065656560356575656)
	(_ent
		(_time 1569341529616)
	)
	(_object
		(_port (_int CLK -1 0 37(_ent(_in)(_event))))
		(_port (_int RST -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int Xin 0 0 39(_ent(_in))))
		(_port (_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 6563          1570386263940 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1570386263941 2019.10.06 21:24:23)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code 6f3b6e6f6f386f78683f29356a686d6939693b686d)
	(_ent
		(_time 1569341529646)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000001000000000000000000000000000000000000000000000000011"\))(3(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000100"\))(4(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00000001000000000000000000000000000000000000000000001000000000000000000000000110"\))(6(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000001000"\))(8(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001001"\))(9(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000001010"\))(10(_string \"00010000000000000000000000000000000000000000000000000000000000000000000000001011"\))(11(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001100"\))(12(_string \"01000000000000000000010000000000000000000000000000000000000000000000000000001101"\))(13(_string \"00100000000000000000000000000000000000000000000000000000010000000000000000001110"\))(14(_string \"00000000000000000000000000000000000000000000000000010000000000000001000000010000"\))(15(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000010100"\))(16(_string \"00000000000000000000000000000000000000000000000000000000000000000000011000010001"\))(17(_string \"00000000000000010000000100000000000000000000000000000000000000000000000000010011"\))(18(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010001"\))(19(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001110"\))(20(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010101"\))(21(_string \"01000000000000000000000000000000000000000010000000000000000000000000000000010110"\))(22(_string \"00000101000000000000000000000000000000000000000000000000000000000000000000010111"\))(23(_string \"01000000000000000000000000000000000100000000000000000000000000000000000000011000"\))(24(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000011001"\))(25(_string \"00000001000000000000000000000000000000000000000000000000000000000000000000011010"\))(26(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000011011"\))(27(_string \"00000000000000000000000000000000000000000000000000000000010000010000000000011100"\))(28(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000011101"\))(29(_string \"01000000000000000000010000000000000000000000000000000000000000000001000000011111"\))(30(_string \"00000011000000000000000000000000000000000000000001000000000000000000000000100011"\))(31(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100100000"\))(32(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000100010"\))(33(_string \"00000000000000000000001000000000000000000000000000000000010000010000000000011110"\))(34(_string \"00000000000000000000001000000100000010000000000000000000000000000000000000011111"\))(35(_string \"00000001000000000000000000000000000000000000000000000001000000000000000000100100"\))(36(_string \"00000001000000000000000000000000000000000000000000100000000000010000000000100101"\))(37(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000100111"\))(38(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100110000"\))(39(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101000"\))(40(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000101001"\))(41(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100101010"\))(42(_string \"00000000000000000000000000100000000000000000000000000000000000000000000000101100"\))(43(_string \"00000000000000000000001000000000000000000000000000000000000000000000000000101101"\))(44(_string \"00010000100000000000000000000000000000000000000000000000000000000000000000101111"\))(45(_string \"00000100000000000000000000000000000000000000000000000000000000000000000000101110"\))(46(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101100"\))(47(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100100101"\))(48(_string \"00000000000000000000000000100000000000000000000000000000000000000000000100110010"\))(49(_string \"00000000000000000000001000000000000000000000000000000000000000000000000000110010"\))(50(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000110011"\))(51(_string \"00010001000000000000000000000000000000000000000001000000000000000000000000110100"\))(52(_string \"00000001000000000000000000000000000000000000000000000100000000000000000000110101"\))(53(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000110110"\))(54(_string \"01000000000000000000000000000000000000000000000000000000000000000000000000110111"\))(55(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__92(_arch 0 0 92(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 862           1570386263977 rtl
(_unit VHDL (cnt 0 12(rtl 0 22))
	(_version vd0)
	(_time 1570386263978 2019.10.06 21:24:23)
	(_source (\./../src/cnt.vhd\))
	(_parameters tan)
	(_code 9ecb9e919ec8ce889ccedbc5cb989d98cb999a989d)
	(_ent
		(_time 1569341529381)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in))))
		(_port (_int CNT_CMD -1 0 16(_ent(_in))))
		(_port (_int CNT_Flag -1 0 17(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(4)(3))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1533          1570386264014 rtl
(_unit VHDL (alu_s 0 16(rtl 0 29))
	(_version vd0)
	(_time 1570386264015 2019.10.06 21:24:24)
	(_source (\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code beebbceab8e8efabebbaade4eeb8edb9bbbbe8b9bd)
	(_ent
		(_time 1569341529678)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 0 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1 ((_dto i 15 i 0)))))
		(_port (_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port (_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port (_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port (_int ALU_Dout 1 0 23(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(5(d_15_0))(3(3))(4))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment (_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment (_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11297         1570386264065 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570386264066 2019.10.06 21:24:24)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code ecb8ebbfe9bab8fbe8ebbee2fcb7b9eabaebecebe8eaba)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1698          1570386264072 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1570386264073 2019.10.06 21:24:24)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code fca8fbacf9aaa8e9aea9e8a6affbf8faaafbfcf9aa)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 46(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 54(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 63(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 381 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 78 (top_tb))
	(_version vd0)
	(_time 1570386264076 2019.10.06 21:24:24)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code fca8fbacaaaaabebf8fdeea6a8faa9fafffaf4f9aa)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570386264120 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570386264121 2019.10.06 21:24:24)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 2b7f2b2f2f7d7f3e79243f71782c2f2d7d2c2b2e7d)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570386264124 2019.10.06 21:24:24)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 2b7f2b2f7c7d7c3c2f2a39717f2d7e2d282d232e7d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570386265972 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570386265973 2019.10.06 21:24:25)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 5f0b095c5f090b4a0d504b050c585b5909585f5a09)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570386265976 2019.10.06 21:24:25)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 6e3a386e3e3839796a6f7c343a683b686d68666b38)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11297         1570386268248 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570386268249 2019.10.06 21:24:28)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 481b484a161e1c5f4c4f1a4658131d4e1e4f484f4c4e1e)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1570386268469 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570386268470 2019.10.06 21:24:28)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 2370222776757736712c3779702427257524232675)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570386268473 2019.10.06 21:24:28)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 2370222725757434272231797725762520252b2675)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1191          1570386696673 rtl
(_unit VHDL (mux 0 12(rtl 0 31))
	(_version vd0)
	(_time 1570386696674 2019.10.06 21:31:36)
	(_source (\./../src/mux.vhd\))
	(_parameters tan)
	(_code cecdce9a9e9892d8989ddb9597c89ac9cbc9c6c89a)
	(_ent
		(_time 1569341529550)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MUX_Din0 1 0 16(_ent(_in))))
		(_port (_int MUX_Din1 1 0 17(_ent(_in))))
		(_port (_int MUX_Din2 1 0 18(_ent(_in))))
		(_port (_int MUX_Din3 1 0 19(_ent(_in))))
		(_port (_int MUX_Din4 1 0 20(_ent(_in))))
		(_port (_int MUX_Din5 1 0 21(_ent(_in))))
		(_port (_int MUX_Din6 1 0 22(_ent(_in))))
		(_port (_int MUX_Din7 1 0 23(_ent(_in))))
		(_port (_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1221          1570386696705 rtl
(_unit VHDL (reg 0 12(rtl 0 26))
	(_version vd0)
	(_time 1570386696706 2019.10.06 21:31:36)
	(_source (\./../src/reg.vhd\))
	(_parameters tan)
	(_code edefbbbebcbabefaebbff8b7bbeaefebe8ebeaeaef)
	(_ent
		(_time 1569341529582)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port (_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port (_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port (_int REG_Dout 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3575          1570386696753 rtl
(_unit VHDL (ctrl 0 14(rtl 0 56))
	(_version vd0)
	(_time 1570386696754 2019.10.06 21:31:36)
	(_source (\./../src/f_ctrl.vhd\))
	(_parameters tan)
	(_code 1c1f4a1a4b4a4a0a4f1b4b1208474f1a4f1a1f1b181b1e)
	(_ent
		(_time 1569341529465)
	)
	(_object
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_port (_int RST -1 0 18(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 21(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Din 0 0 21(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 1 0 22(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 25(_array -1 ((_to i 1 i 18)))))
		(_port (_int FlagV 2 0 25(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 29(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 3 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 4 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 5 0 32(_ent(_out))))
		(_port (_int CMD 5 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_A_CMD 6 0 36(_ent(_out))))
		(_port (_int REG_B_CMD 6 0 37(_ent(_out))))
		(_port (_int REG_C_CMD 6 0 38(_ent(_out))))
		(_port (_int REG_D_CMD 6 0 39(_ent(_out))))
		(_port (_int REG_E_CMD 6 0 40(_ent(_out))))
		(_port (_int REG_F_CMD 6 0 41(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 46(_array -1 ((_dto i 8 i 0)))))
		(_port (_int RST_COMP 7 0 46(_ent(_out))))
		(_port (_int Done -1 0 49(_ent(_out))))
		(_port (_int CTRL_Dout 1 0 50(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 57(_array -1 ((_to i 1 i 80)))))
		(_sig (_int current 8 0 57(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~7}~13 0 58(_array -1 ((_to i 0 i 7)))))
		(_sig (_int N_ADDR 9 0 58(_arch(_uni))))
		(_sig (_int C_ADDR 9 0 59(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~3}~13 0 60(_array -1 ((_to i 0 i 3)))))
		(_sig (_int LS 10 0 60(_arch(_uni))))
		(_sig (_int Logic_Jump -1 0 61(_arch(_uni))))
		(_sig (_int CNT_clk -1 0 62(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_prcs (_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(2)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 822           1570386696820 rtl
(_unit VHDL (flg 0 34(rtl 0 45))
	(_version vd0)
	(_time 1570386696821 2019.10.06 21:31:36)
	(_source (\./../src/flg.vhd\))
	(_parameters tan)
	(_code 6a69396a683d397c6d3929303c6c6c6c396c6d6c6c)
	(_ent
		(_time 1569341529616)
	)
	(_object
		(_port (_int CLK -1 0 37(_ent(_in)(_event))))
		(_port (_int RST -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int Xin 0 0 39(_ent(_in))))
		(_port (_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 6563          1570386696852 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1570386696853 2019.10.06 21:31:36)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code 898bde87d6de899e8ed9cfd38c8e8b8fdf8fdd8e8b)
	(_ent
		(_time 1569341529646)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000001000000000000000000000000000000000000000000000000011"\))(3(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000100"\))(4(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00000001000000000000000000000000000000000000000000001000000000000000000000000110"\))(6(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000001000"\))(8(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001001"\))(9(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000001010"\))(10(_string \"00010000000000000000000000000000000000000000000000000000000000000000000000001011"\))(11(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001100"\))(12(_string \"01000000000000000000010000000000000000000000000000000000000000000000000000001101"\))(13(_string \"00100000000000000000000000000000000000000000000000000000010000000000000000001110"\))(14(_string \"00000000000000000000000000000000000000000000000000010000000000000001000000010000"\))(15(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000010100"\))(16(_string \"00000000000000000000000000000000000000000000000000000000000000000000011000010001"\))(17(_string \"00000000000000010000000100000000000000000000000000000000000000000000000000010011"\))(18(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010001"\))(19(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001110"\))(20(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010101"\))(21(_string \"01000000000000000000000000000000000000000010000000000000000000000000000000010110"\))(22(_string \"00000101000000000000000000000000000000000000000000000000000000000000000000010111"\))(23(_string \"01000000000000000000000000000000000100000000000000000000000000000000000000011000"\))(24(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000011001"\))(25(_string \"00000000000000000000000000000000000000000000000000000000000000000000000000011010"\))(26(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000011011"\))(27(_string \"00000000000000000000000000000000000000000000000000000000010000010000000000011100"\))(28(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000011101"\))(29(_string \"01000000000000000000010000000000000000000000000000000000000000000001000000011111"\))(30(_string \"00000011000000000000000000000000000000000000000001000000000000000000000000100011"\))(31(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100100000"\))(32(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000100010"\))(33(_string \"00000000000000000000001000000000000000000000000000000000010000010000000000011110"\))(34(_string \"00000000000000000000001000000100000010000000000000000000000000000000000000011111"\))(35(_string \"00000001000000000000000000000000000000000000000000000001000000000000000000100100"\))(36(_string \"00000001000000000000000000000000000000000000000000100000000000010000000000100101"\))(37(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000100111"\))(38(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100110000"\))(39(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101000"\))(40(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000101001"\))(41(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100101010"\))(42(_string \"00000000000000000000000000100000000000000000000000000000000000000000000000101100"\))(43(_string \"00000000000000000000001000000000000000000000000000000000000000000000000000101101"\))(44(_string \"00010000100000000000000000000000000000000000000000000000000000000000000000101111"\))(45(_string \"00000100000000000000000000000000000000000000000000000000000000000000000000101110"\))(46(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101100"\))(47(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100100101"\))(48(_string \"00000000000000000000000000100000000000000000000000000000000000000000000100110010"\))(49(_string \"00000000000000000000001000000000000000000000000000000000000000000000000000110010"\))(50(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000110011"\))(51(_string \"00010001000000000000000000000000000000000000000001000000000000000000000000110100"\))(52(_string \"00000001000000000000000000000000000000000000000000000100000000000000000000110101"\))(53(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000110110"\))(54(_string \"01000000000000000000000000000000000000000000000000000000000000000000000000110111"\))(55(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__92(_arch 0 0 92(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 862           1570386696882 rtl
(_unit VHDL (cnt 0 12(rtl 0 22))
	(_version vd0)
	(_time 1570386696883 2019.10.06 21:31:36)
	(_source (\./../src/cnt.vhd\))
	(_parameters tan)
	(_code a9aafffef5fff9bfabf9ecf2fcafaaaffcaeadafaa)
	(_ent
		(_time 1569341529381)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in))))
		(_port (_int CNT_CMD -1 0 16(_ent(_in))))
		(_port (_int CNT_Flag -1 0 17(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(3)(4))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1533          1570386696915 rtl
(_unit VHDL (alu_s 0 16(rtl 0 29))
	(_version vd0)
	(_time 1570386696916 2019.10.06 21:31:36)
	(_source (\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code c8cb9c9d939e99dd9dccdb9298ce9bcfcdcd9ecfcb)
	(_ent
		(_time 1569341529678)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 0 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1 ((_dto i 15 i 0)))))
		(_port (_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port (_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port (_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port (_int ALU_Dout 1 0 23(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(3(3))(4)(5(d_15_0)))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment (_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment (_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11297         1570386696957 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570386696958 2019.10.06 21:31:36)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code e7e5b6b4b6b1b3f0e3e0b5e9f7bcb2e1b1e0e7e0e3e1b1)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1698          1570386696963 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1570386696964 2019.10.06 21:31:36)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code f7f5a6a7a6a1a3e2a5a2e3ada4f0f3f1a1f0f7f2a1)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 46(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 54(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 63(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 381 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 78 (top_tb))
	(_version vd0)
	(_time 1570386696967 2019.10.06 21:31:36)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code f7f5a6a7f5a1a0e0f3f6e5ada3f1a2f1f4f1fff2a1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570386697002 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570386697003 2019.10.06 21:31:37)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 16144411464042034419024c451112104011161340)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570386697006 2019.10.06 21:31:37)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 16144411154041011217044c4210431015101e1340)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570386698453 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570386698454 2019.10.06 21:31:38)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code c3c2c396969597d691ccd79990c4c7c595c4c3c695)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570386698457 2019.10.06 21:31:38)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code c3c2c396c59594d4c7c2d19997c596c5c0c5cbc695)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11297         1570386701204 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570386701205 2019.10.06 21:31:41)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 8180d38fd6d7d5968586d38f91dad487d78681868587d7)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1570386701426 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570386701427 2019.10.06 21:31:41)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 5c5c585f590a08490e5348060f5b585a0a5b5c590a)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570386701430 2019.10.06 21:31:41)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 6b6b6f6b3c3d3c7c6f6a79313f6d3e6d686d636e3d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1191          1570389875960 rtl
(_unit VHDL (mux 0 12(rtl 0 31))
	(_version vd0)
	(_time 1570389875961 2019.10.06 22:24:35)
	(_source (\./../src/mux.vhd\))
	(_parameters tan)
	(_code efbcbbbdbcb9b3f9b9bcfab4b6e9bbe8eae8e7e9bb)
	(_ent
		(_time 1569341529550)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MUX_Din0 1 0 16(_ent(_in))))
		(_port (_int MUX_Din1 1 0 17(_ent(_in))))
		(_port (_int MUX_Din2 1 0 18(_ent(_in))))
		(_port (_int MUX_Din3 1 0 19(_ent(_in))))
		(_port (_int MUX_Din4 1 0 20(_ent(_in))))
		(_port (_int MUX_Din5 1 0 21(_ent(_in))))
		(_port (_int MUX_Din6 1 0 22(_ent(_in))))
		(_port (_int MUX_Din7 1 0 23(_ent(_in))))
		(_port (_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1221          1570389875992 rtl
(_unit VHDL (reg 0 12(rtl 0 26))
	(_version vd0)
	(_time 1570389875993 2019.10.06 22:24:35)
	(_source (\./../src/reg.vhd\))
	(_parameters tan)
	(_code 0e5c0d085e595d19085c1b5458090c080b0809090c)
	(_ent
		(_time 1569341529582)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port (_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port (_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port (_int REG_Dout 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3575          1570389876039 rtl
(_unit VHDL (ctrl 0 14(rtl 0 56))
	(_version vd0)
	(_time 1570389876040 2019.10.06 22:24:36)
	(_source (\./../src/f_ctrl.vhd\))
	(_parameters tan)
	(_code 3d6e3f396d6b6b2b6e3a6a3329666e3b6e3b3e3a393a3f)
	(_ent
		(_time 1569341529465)
	)
	(_object
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_port (_int RST -1 0 18(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 21(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Din 0 0 21(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 1 0 22(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 25(_array -1 ((_to i 1 i 18)))))
		(_port (_int FlagV 2 0 25(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 29(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 3 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 4 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 5 0 32(_ent(_out))))
		(_port (_int CMD 5 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_A_CMD 6 0 36(_ent(_out))))
		(_port (_int REG_B_CMD 6 0 37(_ent(_out))))
		(_port (_int REG_C_CMD 6 0 38(_ent(_out))))
		(_port (_int REG_D_CMD 6 0 39(_ent(_out))))
		(_port (_int REG_E_CMD 6 0 40(_ent(_out))))
		(_port (_int REG_F_CMD 6 0 41(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 46(_array -1 ((_dto i 8 i 0)))))
		(_port (_int RST_COMP 7 0 46(_ent(_out))))
		(_port (_int Done -1 0 49(_ent(_out))))
		(_port (_int CTRL_Dout 1 0 50(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 57(_array -1 ((_to i 1 i 80)))))
		(_sig (_int current 8 0 57(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~7}~13 0 58(_array -1 ((_to i 0 i 7)))))
		(_sig (_int N_ADDR 9 0 58(_arch(_uni))))
		(_sig (_int C_ADDR 9 0 59(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~3}~13 0 60(_array -1 ((_to i 0 i 3)))))
		(_sig (_int LS 10 0 60(_arch(_uni))))
		(_sig (_int Logic_Jump -1 0 61(_arch(_uni))))
		(_sig (_int CNT_clk -1 0 62(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_prcs (_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(2)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 822           1570389876079 rtl
(_unit VHDL (flg 0 34(rtl 0 45))
	(_version vd0)
	(_time 1570389876080 2019.10.06 22:24:36)
	(_source (\./../src/flg.vhd\))
	(_parameters tan)
	(_code 5c0f5b5f5c0b0f4a5b0f1f060a5a5a5a0f5a5b5a5a)
	(_ent
		(_time 1569341529616)
	)
	(_object
		(_port (_int CLK -1 0 37(_ent(_in)(_event))))
		(_port (_int RST -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int Xin 0 0 39(_ent(_in))))
		(_port (_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 6563          1570389876111 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1570389876112 2019.10.06 22:24:36)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code 7b29787a7f2c7b6c7c2b3d217e7c797d2d7d2f7c79)
	(_ent
		(_time 1569341529646)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000001000000000000000000000000000000000000000000000000011"\))(3(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000100"\))(4(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00000001000000000000000000000000000000000000000000001000000000000000000000000110"\))(6(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000001000"\))(8(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001001"\))(9(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000001010"\))(10(_string \"00010000000000000000000000000000000000000000000000000000000000000000000000001011"\))(11(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001100"\))(12(_string \"01000000000000000000010000000000000000000000000000000000000000000000000000001101"\))(13(_string \"00100000000000000000000000000000000000000000000000000000010000000000000000001110"\))(14(_string \"00000000000000000000000000000000000000000000000000010000000000000001000000010000"\))(15(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000010100"\))(16(_string \"00000000000000000000000000000000000000000000000000000000000000000000011000010001"\))(17(_string \"00000000000000010000000100000000000000000000000000000000000000000000000000010011"\))(18(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010001"\))(19(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001110"\))(20(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010101"\))(21(_string \"01000000000000000000000000000000000000000010000000000000000000000000000000010110"\))(22(_string \"00000101000000000000000000000000000000000000000000000000000000000000000000010111"\))(23(_string \"01000000000000000000000000000000000100000000000000000000000000000000000000011000"\))(24(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000011001"\))(25(_string \"00000000000000000000000000000000000000000000000000000000000000000000000000011010"\))(26(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000011011"\))(27(_string \"00000000000000000000000000000000000000000000000000000000010000010000000000011100"\))(28(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000011101"\))(29(_string \"01000000000000000000010000000000000000000000000000000000000000000001000000011111"\))(30(_string \"00000011000000000000000000000000000000000000000001000000000000000000000000100011"\))(31(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100100000"\))(32(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000100010"\))(33(_string \"00000000000000000000001000000000000000000000000000000000010000010000000000011110"\))(34(_string \"00000000000000000000001000000100000010000000000000000000000000000000000000011111"\))(35(_string \"00000001000000000000000000000000000000000000000000000001000000000000000000100100"\))(36(_string \"00000001000000000000000000000000000000000000000000100000000000010000000000100101"\))(37(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000100111"\))(38(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100110000"\))(39(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101000"\))(40(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000101001"\))(41(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100101010"\))(42(_string \"00000000000000000000000000100000000000000000000000000000000000000000000000101100"\))(43(_string \"00000000000000000000001000000000000000000000000000000000000000000000000000101101"\))(44(_string \"00010000100000000000000000000000000000000000000000000000000000000000000000101111"\))(45(_string \"00000100000000000000000000000000000000000000000000000000000000000000000000101110"\))(46(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101100"\))(47(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100100101"\))(48(_string \"00000000000000000000000000100000000000000000000000000000000000000000000100110010"\))(49(_string \"00000000000000000000001000000000000000000000000000000000000000000000000000110010"\))(50(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000110011"\))(51(_string \"00010001000000000000000000000000000000000000000001000000000000000000000000110100"\))(52(_string \"00000001000000000000000000000000000000000000000000000100000000000000000000110101"\))(53(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000110110"\))(54(_string \"01000000000000000000000000000000000000000000000000000000000000000000000000110111"\))(55(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__92(_arch 0 0 92(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 862           1570389876146 rtl
(_unit VHDL (cnt 0 12(rtl 0 22))
	(_version vd0)
	(_time 1570389876147 2019.10.06 22:24:36)
	(_source (\./../src/cnt.vhd\))
	(_parameters tan)
	(_code 9bc899949ccdcb8d99cbdec0ce9d989dce9c9f9d98)
	(_ent
		(_time 1569341529381)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in))))
		(_port (_int CNT_CMD -1 0 16(_ent(_in))))
		(_port (_int CNT_Flag -1 0 17(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(4)(3))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1533          1570389876177 rtl
(_unit VHDL (alu_s 0 16(rtl 0 29))
	(_version vd0)
	(_time 1570389876178 2019.10.06 22:24:36)
	(_source (\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code c99ac99c939f98dc9ccdda9399cf9acecccc9fceca)
	(_ent
		(_time 1569341529678)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 0 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1 ((_dto i 15 i 0)))))
		(_port (_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port (_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port (_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port (_int ALU_Dout 1 0 23(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(5(d_15_0))(3(3))(4))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment (_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment (_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11297         1570389876221 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570389876222 2019.10.06 22:24:36)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code e9bbecbab6bfbdfeedeebbe7f9b2bcefbfeee9eeedefbf)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1698          1570389876227 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1570389876228 2019.10.06 22:24:36)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code f8aafda8a6aeacedaaadeca2abfffcfeaefff8fdae)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 46(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 54(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 63(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 381 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 78 (top_tb))
	(_version vd0)
	(_time 1570389876231 2019.10.06 22:24:36)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code f8aafda8f5aeafeffcf9eaa2acfeadfefbfef0fdae)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570389876264 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570389876265 2019.10.06 22:24:36)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 184a1e1f464e4c0d4a170c424b1f1c1e4e1f181d4e)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50463491 50529026)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570389876268 2019.10.06 22:24:36)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 184a1e1f154e4f0f1c190a424c1e4d1e1b1e101d4e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570389877933 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570389877934 2019.10.06 22:24:37)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 9fcd93909fc9cb8acd908bc5cc989b99c9989f9ac9)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50463491 50529026)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570389877937 2019.10.06 22:24:37)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 9fcd9390ccc9c8889b9e8dc5cb99ca999c99979ac9)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11297         1570389880249 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570389880250 2019.10.06 22:24:40)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code a8f9adfff6fefcbfacaffaa6b8f3fdaefeafa8afacaefe)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1570389880435 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570389880436 2019.10.06 22:24:40)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 6332656336353776316c7739306467653564636635)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50463491 50529026)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570389880439 2019.10.06 22:24:40)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 6332656365353474676271393765366560656b6635)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1191          1570394914518 rtl
(_unit VHDL (mux 0 12(rtl 0 31))
	(_version vd0)
	(_time 1570394914519 2019.10.06 23:48:34)
	(_source (\./../src/mux.vhd\))
	(_parameters tan)
	(_code c2979496c5949ed49491d7999bc496c5c7c5cac496)
	(_ent
		(_time 1569341529550)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MUX_Din0 1 0 16(_ent(_in))))
		(_port (_int MUX_Din1 1 0 17(_ent(_in))))
		(_port (_int MUX_Din2 1 0 18(_ent(_in))))
		(_port (_int MUX_Din3 1 0 19(_ent(_in))))
		(_port (_int MUX_Din4 1 0 20(_ent(_in))))
		(_port (_int MUX_Din5 1 0 21(_ent(_in))))
		(_port (_int MUX_Din6 1 0 22(_ent(_in))))
		(_port (_int MUX_Din7 1 0 23(_ent(_in))))
		(_port (_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1221          1570394914551 rtl
(_unit VHDL (reg 0 12(rtl 0 26))
	(_version vd0)
	(_time 1570394914552 2019.10.06 23:48:34)
	(_source (\./../src/reg.vhd\))
	(_parameters tan)
	(_code e1b5e1b2e5b6b2f6e7b3f4bbb7e6e3e7e4e7e6e6e3)
	(_ent
		(_time 1569341529582)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port (_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port (_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port (_int REG_Dout 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3575          1570394914603 rtl
(_unit VHDL (ctrl 0 14(rtl 0 56))
	(_version vd0)
	(_time 1570394914604 2019.10.06 23:48:34)
	(_source (\./../src/f_ctrl.vhd\))
	(_parameters tan)
	(_code 1f4a1f194d4949094c1848110b444c194c191c181b181d)
	(_ent
		(_time 1569341529465)
	)
	(_object
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_port (_int RST -1 0 18(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 21(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Din 0 0 21(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 1 0 22(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 25(_array -1 ((_to i 1 i 18)))))
		(_port (_int FlagV 2 0 25(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 29(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 3 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 4 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 5 0 32(_ent(_out))))
		(_port (_int CMD 5 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_A_CMD 6 0 36(_ent(_out))))
		(_port (_int REG_B_CMD 6 0 37(_ent(_out))))
		(_port (_int REG_C_CMD 6 0 38(_ent(_out))))
		(_port (_int REG_D_CMD 6 0 39(_ent(_out))))
		(_port (_int REG_E_CMD 6 0 40(_ent(_out))))
		(_port (_int REG_F_CMD 6 0 41(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 46(_array -1 ((_dto i 8 i 0)))))
		(_port (_int RST_COMP 7 0 46(_ent(_out))))
		(_port (_int Done -1 0 49(_ent(_out))))
		(_port (_int CTRL_Dout 1 0 50(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 57(_array -1 ((_to i 1 i 80)))))
		(_sig (_int current 8 0 57(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~7}~13 0 58(_array -1 ((_to i 0 i 7)))))
		(_sig (_int N_ADDR 9 0 58(_arch(_uni))))
		(_sig (_int C_ADDR 9 0 59(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~3}~13 0 60(_array -1 ((_to i 0 i 3)))))
		(_sig (_int LS 10 0 60(_arch(_uni))))
		(_sig (_int Logic_Jump -1 0 61(_arch(_uni))))
		(_sig (_int CNT_clk -1 0 62(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_prcs (_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(2)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 822           1570394914671 rtl
(_unit VHDL (flg 0 34(rtl 0 45))
	(_version vd0)
	(_time 1570394914672 2019.10.06 23:48:34)
	(_source (\./../src/flg.vhd\))
	(_parameters tan)
	(_code 5e0b5b5d58090d48590d1d04085858580d58595858)
	(_ent
		(_time 1569341529616)
	)
	(_object
		(_port (_int CLK -1 0 37(_ent(_in)(_event))))
		(_port (_int RST -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int Xin 0 0 39(_ent(_in))))
		(_port (_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 6563          1570394914703 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1570394914704 2019.10.06 23:48:34)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code 7d297c7c7f2a7d6a7a2d3b27787a7f7b2b7b297a7f)
	(_ent
		(_time 1569341529646)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000001000000000000000000000000000000000000000000000000011"\))(3(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000100"\))(4(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00000001000000000000000000000000000000000000000000001000000000000000000000000110"\))(6(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000001000"\))(8(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001001"\))(9(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000001010"\))(10(_string \"00010000000000000000000000000000000000000000000000000000000000000000000000001011"\))(11(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001100"\))(12(_string \"01000000000000000000010000000000000000000000000000000000000000000000000000001101"\))(13(_string \"00100000000000000000000000000000000000000000000000000000010000000000000000001110"\))(14(_string \"00000000000000000000000000000000000000000000000000010000000000000001000000010000"\))(15(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000010100"\))(16(_string \"00000000000000000000000000000000000000000000000000000000000000000000011000010001"\))(17(_string \"00000000000000010000000100000000000000000000000000000000000000000000000000010011"\))(18(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010001"\))(19(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001110"\))(20(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010101"\))(21(_string \"01000000000000000000000000000000000000000010000000000000000000000000000000010111"\))(22(_string \"00000100000000000000000000000000000000000000000000000000000000000000000000011011"\))(23(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100011000"\))(24(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000010110"\))(25(_string \"00000001000000000000000000000000000000000000000000000100000000000000000000011010"\))(26(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000011000"\))(27(_string \"00000001000000000000010000000000000000000000000000100000000000000000000000011100"\))(28(_string \"00000010000000000000000000000000000000000000000000000000000000000000000000011101"\))(29(_string \"00000000000000000000000000000000000000000000000000000000010000010000000000011110"\))(30(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000011111"\))(31(_string \"01000000000000000000010000000000000000000000000000000000000000000001000000100001"\))(32(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000100101"\))(33(_string \"00000000000000000000001000000100000010000000000000000000000000000000110100100010"\))(34(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000100100"\))(35(_string \"00000000000000000000001000000000000000000000000000000000010000010000000000100000"\))(36(_string \"00000000000000000000001000000100000010000000000000000000000000000000000000100001"\))(37(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000100110"\))(38(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000101000"\))(39(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100110001"\))(40(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101001"\))(41(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000101010"\))(42(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100101011"\))(43(_string \"00000000000000000000000000100000000000000000000000000000000000000000000000101101"\))(44(_string \"00000000000000000000001000000000000000000000000000000000000000000000000000101110"\))(45(_string \"00010000100000000000000000000000000000000000000000000000000000000000000000110000"\))(46(_string \"00000100000000000000000000000000000000000000000000000000000000000000000000101111"\))(47(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101101"\))(48(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100100110"\))(49(_string \"00000000000000000000000000100000000000000000000000000000000000000000000000110011"\))(50(_string \"00000000000000000000001000000000000000000000000000000000000000000000000000110011"\))(51(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000110100"\))(52(_string \"00010000000000000000000000000000000000000000000000000000000000000000000000110101"\))(53(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000110110"\))(54(_string \"01000000000000000000000000000000000000000000000000000000000000000000000000110111"\))(55(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__92(_arch 0 0 92(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 862           1570394914736 rtl
(_unit VHDL (cnt 0 12(rtl 0 22))
	(_version vd0)
	(_time 1570394914737 2019.10.06 23:48:34)
	(_source (\./../src/cnt.vhd\))
	(_parameters tan)
	(_code 9cc99c939acacc8a9eccd9c7c99a9f9ac99b989a9f)
	(_ent
		(_time 1569341529381)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in))))
		(_port (_int CNT_CMD -1 0 16(_ent(_in))))
		(_port (_int CNT_Flag -1 0 17(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(4)(3))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1533          1570394914769 rtl
(_unit VHDL (alu_s 0 16(rtl 0 29))
	(_version vd0)
	(_time 1570394914770 2019.10.06 23:48:34)
	(_source (\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code bce9bee8bceaeda9e9b8afe6ecbaefbbb9b9eabbbf)
	(_ent
		(_time 1569341529678)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 0 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1 ((_dto i 15 i 0)))))
		(_port (_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port (_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port (_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port (_int ALU_Dout 1 0 23(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(5(d_15_0))(3(3))(4))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment (_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment (_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11297         1570394914812 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570394914813 2019.10.06 23:48:34)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code eabeedb9edbcbefdeeedb8e4fab1bfecbcedeaedeeecbc)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1698          1570394914818 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1570394914819 2019.10.06 23:48:34)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code eabeedb9edbcbeffb8bffeb0b9edeeecbcedeaefbc)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 46(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 54(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 63(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 381 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 78 (top_tb))
	(_version vd0)
	(_time 1570394914822 2019.10.06 23:48:34)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code faaefdaaaeacadedfefbe8a0aefcaffcf9fcf2ffac)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570394914856 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570394914857 2019.10.06 23:48:34)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 194d191e464f4d0c4b160d434a1e1d1f4f1e191c4f)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50463491 50529026)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570394914860 2019.10.06 23:48:34)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 194d191e154f4e0e1d180b434d1f4c1f1a1f111c4f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570394916511 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570394916512 2019.10.06 23:48:36)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 92c6c79dc6c4c687c09d86c8c1959694c4959297c4)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50463491 50529026)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570394916515 2019.10.06 23:48:36)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 92c6c79d95c4c585969380c8c694c79491949a97c4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11297         1570394918918 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570394918919 2019.10.06 23:48:38)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code f8abffa8a6aeaceffcffaaf6e8a3adfeaefff8fffcfeae)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1570394919155 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570394919156 2019.10.06 23:48:39)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code e2b1e2b1b6b4b6f7b0edf6b8b1e5e6e4b4e5e2e7b4)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50463491 50529026)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570394919159 2019.10.06 23:48:39)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code e2b1e2b1e5b4b5f5e6e3f0b8b6e4b7e4e1e4eae7b4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1191          1570395547230 rtl
(_unit VHDL (mux 0 12(rtl 0 31))
	(_version vd0)
	(_time 1570395547231 2019.10.06 23:59:07)
	(_source (\./../src/mux.vhd\))
	(_parameters tan)
	(_code 5050555255060c460603450b095604575557585604)
	(_ent
		(_time 1569341529550)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MUX_Din0 1 0 16(_ent(_in))))
		(_port (_int MUX_Din1 1 0 17(_ent(_in))))
		(_port (_int MUX_Din2 1 0 18(_ent(_in))))
		(_port (_int MUX_Din3 1 0 19(_ent(_in))))
		(_port (_int MUX_Din4 1 0 20(_ent(_in))))
		(_port (_int MUX_Din5 1 0 21(_ent(_in))))
		(_port (_int MUX_Din6 1 0 22(_ent(_in))))
		(_port (_int MUX_Din7 1 0 23(_ent(_in))))
		(_port (_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1221          1570395547268 rtl
(_unit VHDL (reg 0 12(rtl 0 26))
	(_version vd0)
	(_time 1570395547269 2019.10.06 23:59:07)
	(_source (\./../src/reg.vhd\))
	(_parameters tan)
	(_code 70712371752723677622652a267772767576777772)
	(_ent
		(_time 1569341529582)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port (_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port (_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port (_int REG_Dout 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3575          1570395547337 rtl
(_unit VHDL (ctrl 0 14(rtl 0 56))
	(_version vd0)
	(_time 1570395547338 2019.10.06 23:59:07)
	(_source (\./../src/f_ctrl.vhd\))
	(_parameters tan)
	(_code bebeecebefe8e8a8edb9e9b0aae5edb8edb8bdb9bab9bc)
	(_ent
		(_time 1569341529465)
	)
	(_object
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_port (_int RST -1 0 18(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 21(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Din 0 0 21(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 1 0 22(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 25(_array -1 ((_to i 1 i 18)))))
		(_port (_int FlagV 2 0 25(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 29(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 3 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 4 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 5 0 32(_ent(_out))))
		(_port (_int CMD 5 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_A_CMD 6 0 36(_ent(_out))))
		(_port (_int REG_B_CMD 6 0 37(_ent(_out))))
		(_port (_int REG_C_CMD 6 0 38(_ent(_out))))
		(_port (_int REG_D_CMD 6 0 39(_ent(_out))))
		(_port (_int REG_E_CMD 6 0 40(_ent(_out))))
		(_port (_int REG_F_CMD 6 0 41(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 46(_array -1 ((_dto i 8 i 0)))))
		(_port (_int RST_COMP 7 0 46(_ent(_out))))
		(_port (_int Done -1 0 49(_ent(_out))))
		(_port (_int CTRL_Dout 1 0 50(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 57(_array -1 ((_to i 1 i 80)))))
		(_sig (_int current 8 0 57(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~7}~13 0 58(_array -1 ((_to i 0 i 7)))))
		(_sig (_int N_ADDR 9 0 58(_arch(_uni))))
		(_sig (_int C_ADDR 9 0 59(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~3}~13 0 60(_array -1 ((_to i 0 i 3)))))
		(_sig (_int LS 10 0 60(_arch(_uni))))
		(_sig (_int Logic_Jump -1 0 61(_arch(_uni))))
		(_sig (_int CNT_clk -1 0 62(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_prcs (_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(2)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 822           1570395547388 rtl
(_unit VHDL (flg 0 34(rtl 0 45))
	(_version vd0)
	(_time 1570395547389 2019.10.06 23:59:07)
	(_source (\./../src/flg.vhd\))
	(_parameters tan)
	(_code ededbabeeababefbeabeaeb7bbebebebbeebeaebeb)
	(_ent
		(_time 1569341529616)
	)
	(_object
		(_port (_int CLK -1 0 37(_ent(_in)(_event))))
		(_port (_int RST -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int Xin 0 0 39(_ent(_in))))
		(_port (_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 6563          1570395547426 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1570395547427 2019.10.06 23:59:07)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code 0c0d5c0a095b0c1b0b5c4a56090b0e0a5a0a580b0e)
	(_ent
		(_time 1569341529646)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000001000000000000000000000000000000000000000000000000011"\))(3(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000100"\))(4(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00000001000000000000000000000000000000000000000000001000000000000000000000000110"\))(6(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000001000"\))(8(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001001"\))(9(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000001010"\))(10(_string \"00010000000000000000000000000000000000000000000000000000000000000000000000001011"\))(11(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001100"\))(12(_string \"01000000000000000000010000000000000000000000000000000000000000000000000000001101"\))(13(_string \"00100000000000000000000000000000000000000000000000000000010000000000000000001110"\))(14(_string \"00000000000000000000000000000000000000000000000000010000000000000001000000010000"\))(15(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000010100"\))(16(_string \"00000000000000000000000000000000000000000000000000000000000000000000011000010001"\))(17(_string \"00000000000000010000000100000000000000000000000000000000000000000000000000010011"\))(18(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010001"\))(19(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001110"\))(20(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010101"\))(21(_string \"01000000000000000000000000000000000000000010000000000000000000000000000000010111"\))(22(_string \"00000100000000000000000000000000000000000000000000000000000000000000000000011011"\))(23(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100011000"\))(24(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000010110"\))(25(_string \"00000001000000000000000000000000000000000000000000000100000000000000000000011010"\))(26(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000011000"\))(27(_string \"00000001000000000000010000000000000000000000000000100000000000000000000000011100"\))(28(_string \"00000010000000000000000000000000000000000000000000000000000000000000000000011101"\))(29(_string \"00000000000000000000000000000000000000000000000000000000010000010000000000011110"\))(30(_string \"00000001000000000000000000000000000000000000000000010000000000000000000000011111"\))(31(_string \"01000000000000000000010000000000000000000000000000000000000000000001000000100001"\))(32(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000100101"\))(33(_string \"00000000000000000000001000000100000010000000000000000000000000000000110100100010"\))(34(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000100100"\))(35(_string \"00000000000000000000001000000000000000000000000000000000010000010000000000100000"\))(36(_string \"00000000000000000000001000000100000010000000000000000000000000000000000000100001"\))(37(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000100110"\))(38(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000101000"\))(39(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100110001"\))(40(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101001"\))(41(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000101010"\))(42(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100101011"\))(43(_string \"00000000000000000000000000100000000000000000000000000000000000000000000000101101"\))(44(_string \"00000000000000000000001000000000000000000000000000000000000000000000000000101110"\))(45(_string \"00010000100000000000000000000000000000000000000000000000000000000000000000110000"\))(46(_string \"00000100000000000000000000000000000000000000000000000000000000000000000000101111"\))(47(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101101"\))(48(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100100110"\))(49(_string \"00000000000000000000000000100000000000000000000000000000000000000000000000110011"\))(50(_string \"00000000000000000000001000000000000000000000000000000000000000000000000000110011"\))(51(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000110100"\))(52(_string \"00010000000000000000000000000000000000000000000000000000000000000000000000110101"\))(53(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000110110"\))(54(_string \"01000000000000000000000000000000000000000000000000000000000000000000000000110111"\))(55(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__92(_arch 0 0 92(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 862           1570395547464 rtl
(_unit VHDL (cnt 0 12(rtl 0 22))
	(_version vd0)
	(_time 1570395547465 2019.10.06 23:59:07)
	(_source (\./../src/cnt.vhd\))
	(_parameters tan)
	(_code 3b3b6a3e3c6d6b2d396b7e606e3d383d6e3c3f3d38)
	(_ent
		(_time 1569341529381)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in))))
		(_port (_int CNT_CMD -1 0 16(_ent(_in))))
		(_port (_int CNT_Flag -1 0 17(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(4)(3))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1533          1570395547503 rtl
(_unit VHDL (alu_s 0 16(rtl 0 29))
	(_version vd0)
	(_time 1570395547504 2019.10.06 23:59:07)
	(_source (\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code 5a5a0959580c0b4f0f5e49000a5c095d5f5f0c5d59)
	(_ent
		(_time 1569341529678)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 0 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1 ((_dto i 15 i 0)))))
		(_port (_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port (_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port (_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port (_int ALU_Dout 1 0 23(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(5(d_15_0))(3(3))(4))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment (_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment (_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11297         1570395547555 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570395547556 2019.10.06 23:59:07)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 9899ce97c6cecc8f9c9fca9688c3cd9ece9f989f9c9ece)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1698          1570395547562 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1570395547563 2019.10.06 23:59:07)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 9899ce97c6cecc8dcacd8cc2cb9f9c9ece9f989dce)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 46(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 54(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 63(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 381 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 78 (top_tb))
	(_version vd0)
	(_time 1570395547566 2019.10.06 23:59:07)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 9899ce9795cecf8f9c998ac2cc9ecd9e9b9e909dce)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570395547608 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570395547609 2019.10.06 23:59:07)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code c7c69192969193d295c8d39d94c0c3c191c0c7c291)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50463491 50529026)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570395547612 2019.10.06 23:59:07)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code c7c69192c59190d0c3c6d59d93c192c1c4c1cfc291)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570395548882 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570395548883 2019.10.06 23:59:08)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code c9c9cd9c969f9ddc9bc6dd939acecdcf9fcec9cc9f)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50463491 50529026)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570395548886 2019.10.06 23:59:08)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code c9c9cd9cc59f9edecdc8db939dcf9ccfcacfc1cc9f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11297         1570395551105 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570395551106 2019.10.06 23:59:11)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 73737e72262527647774217d6328267525747374777525)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1570395551330 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570395551331 2019.10.06 23:59:11)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 4e4e1b4c4d181a5b1c415a141d494a4818494e4b18)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50463491 50529026)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570395551334 2019.10.06 23:59:11)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 4e4e1b4c1e1819594a4f5c141a481b484d48464b18)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1191          1570396264430 rtl
(_unit VHDL (mux 0 12(rtl 0 31))
	(_version vd0)
	(_time 1570396264431 2019.10.07 00:11:04)
	(_source (\./../src/mux.vhd\))
	(_parameters tan)
	(_code e3e0e5b1e5b5bff5b5b0f6b8bae5b7e4e6e4ebe5b7)
	(_ent
		(_time 1569341529550)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MUX_Din0 1 0 16(_ent(_in))))
		(_port (_int MUX_Din1 1 0 17(_ent(_in))))
		(_port (_int MUX_Din2 1 0 18(_ent(_in))))
		(_port (_int MUX_Din3 1 0 19(_ent(_in))))
		(_port (_int MUX_Din4 1 0 20(_ent(_in))))
		(_port (_int MUX_Din5 1 0 21(_ent(_in))))
		(_port (_int MUX_Din6 1 0 22(_ent(_in))))
		(_port (_int MUX_Din7 1 0 23(_ent(_in))))
		(_port (_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1221          1570396264470 rtl
(_unit VHDL (reg 0 12(rtl 0 26))
	(_version vd0)
	(_time 1570396264471 2019.10.07 00:11:04)
	(_source (\./../src/reg.vhd\))
	(_parameters tan)
	(_code 030152050554501405511659550401050605040401)
	(_ent
		(_time 1569341529582)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port (_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port (_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port (_int REG_Dout 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3575          1570396264516 rtl
(_unit VHDL (ctrl 0 14(rtl 0 56))
	(_version vd0)
	(_time 1570396264517 2019.10.07 00:11:04)
	(_source (\./../src/f_ctrl.vhd\))
	(_parameters tan)
	(_code 32316236346464246135653c2669613461343135363530)
	(_ent
		(_time 1569341529465)
	)
	(_object
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_port (_int RST -1 0 18(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 21(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Din 0 0 21(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 1 0 22(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 25(_array -1 ((_to i 1 i 18)))))
		(_port (_int FlagV 2 0 25(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 29(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 3 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 4 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 5 0 32(_ent(_out))))
		(_port (_int CMD 5 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_A_CMD 6 0 36(_ent(_out))))
		(_port (_int REG_B_CMD 6 0 37(_ent(_out))))
		(_port (_int REG_C_CMD 6 0 38(_ent(_out))))
		(_port (_int REG_D_CMD 6 0 39(_ent(_out))))
		(_port (_int REG_E_CMD 6 0 40(_ent(_out))))
		(_port (_int REG_F_CMD 6 0 41(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 46(_array -1 ((_dto i 8 i 0)))))
		(_port (_int RST_COMP 7 0 46(_ent(_out))))
		(_port (_int Done -1 0 49(_ent(_out))))
		(_port (_int CTRL_Dout 1 0 50(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 57(_array -1 ((_to i 1 i 80)))))
		(_sig (_int current 8 0 57(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~7}~13 0 58(_array -1 ((_to i 0 i 7)))))
		(_sig (_int N_ADDR 9 0 58(_arch(_uni))))
		(_sig (_int C_ADDR 9 0 59(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~3}~13 0 60(_array -1 ((_to i 0 i 3)))))
		(_sig (_int LS 10 0 60(_arch(_uni))))
		(_sig (_int Logic_Jump -1 0 61(_arch(_uni))))
		(_sig (_int CNT_clk -1 0 62(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_prcs (_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(2)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 822           1570396264564 rtl
(_unit VHDL (flg 0 34(rtl 0 45))
	(_version vd0)
	(_time 1570396264565 2019.10.07 00:11:04)
	(_source (\./../src/flg.vhd\))
	(_parameters tan)
	(_code 60633560333733766733233a366666663366676666)
	(_ent
		(_time 1569341529616)
	)
	(_object
		(_port (_int CLK -1 0 37(_ent(_in)(_event))))
		(_port (_int RST -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int Xin 0 0 39(_ent(_in))))
		(_port (_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 6563          1570396264601 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1570396264602 2019.10.07 00:11:04)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code 8f8dde818fd88f9888dfc9d58a888d89d989db888d)
	(_ent
		(_time 1569341529646)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000001000000000000000000000000000000000000000000000000011"\))(3(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000100"\))(4(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00000001000000000000000000000000000000000000000000001000000000000000000000000110"\))(6(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000001000"\))(8(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001001"\))(9(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000001010"\))(10(_string \"00010000000000000000000000000000000000000000000000000000000000000000000000001011"\))(11(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001100"\))(12(_string \"01000000000000000000010000000000000000000000000000000000000000000000000000001101"\))(13(_string \"00100000000000000000000000000000000000000000000000000000010000000000000000001110"\))(14(_string \"00000000000000000000000000000000000000000000000000010000000000000001000000010000"\))(15(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000010100"\))(16(_string \"00000000000000000000000000000000000000000000000000000000000000000000011000010001"\))(17(_string \"00000000000000010000000100000000000000000000000000000000000000000000000000010011"\))(18(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010001"\))(19(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001110"\))(20(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010101"\))(21(_string \"01000000000000000000000000000000000000000010000000000000000000000000000000010111"\))(22(_string \"00000100000000000000000000000000000000000000000000000000000000000000000000011011"\))(23(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100011000"\))(24(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000010110"\))(25(_string \"00000001000000000000000000000000000000000000000000000100000000000000000000011010"\))(26(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000011000"\))(27(_string \"00000001000000000000010000000000000000000000000000100000000000000000000000011100"\))(28(_string \"00000010000000000000000000000000000000000000000000000000000000000000000000011101"\))(29(_string \"00000000000000000000000000000000000000000000000000000000010000010000000000011110"\))(30(_string \"00000001000000000000000000000000000000000000000000010000000000000000000000011111"\))(31(_string \"01000000000000000000010000000000000000000000000000000000000000000001000000100001"\))(32(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000100101"\))(33(_string \"00000000000000000000001000000100000010000000000000000000000000000000110100100010"\))(34(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000100100"\))(35(_string \"00000000000000000000001000000000000000000000000000000000010000000000000000100000"\))(36(_string \"00000000000000000000001000000100000010000000000000000000000000000000000000100001"\))(37(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000100110"\))(38(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000101000"\))(39(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100110001"\))(40(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101001"\))(41(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000101010"\))(42(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100101011"\))(43(_string \"00000000000000000000000000100000000000000000000000000000000000000000000000101101"\))(44(_string \"00000000000000000000001000000000000000000000000000000000000000000000000000101110"\))(45(_string \"00010000100000000000000000000000000000000000000000000000000000000000000000110000"\))(46(_string \"00000100000000000000000000000000000000000000000000000000000000000000000000101111"\))(47(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101101"\))(48(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100100110"\))(49(_string \"00000000000000000000000000100000000000000000000000000000000000000000000000110011"\))(50(_string \"00000000000000000000001000000000000000000000000000000000000000000000000000110011"\))(51(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000110100"\))(52(_string \"00010000000000000000000000000000000000000000000000000000000000000000000000110101"\))(53(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000110110"\))(54(_string \"01000000000000000000000000000000000000000000000000000000000000000000000000110111"\))(55(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__92(_arch 0 0 92(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 862           1570396264640 rtl
(_unit VHDL (cnt 0 12(rtl 0 22))
	(_version vd0)
	(_time 1570396264641 2019.10.07 00:11:04)
	(_source (\./../src/cnt.vhd\))
	(_parameters tan)
	(_code afacfff8acf9ffb9adffeaf4faa9aca9faa8aba9ac)
	(_ent
		(_time 1569341529381)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in))))
		(_port (_int CNT_CMD -1 0 16(_ent(_in))))
		(_port (_int CNT_Flag -1 0 17(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(4)(3))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1533          1570396264676 rtl
(_unit VHDL (alu_s 0 16(rtl 0 29))
	(_version vd0)
	(_time 1570396264677 2019.10.07 00:11:04)
	(_source (\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code cecd9c9bc8989fdb9bcadd949ec89dc9cbcb98c9cd)
	(_ent
		(_time 1569341529678)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 0 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1 ((_dto i 15 i 0)))))
		(_port (_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port (_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port (_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port (_int ALU_Dout 1 0 23(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(5(d_15_0))(3(3))(4))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment (_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment (_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11297         1570396264732 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570396264733 2019.10.07 00:11:04)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 0c0e5c0a095a581b080b5e021c57590a5a0b0c0b080a5a)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1698          1570396264738 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1570396264739 2019.10.07 00:11:04)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 0c0e5c0a095a58195e5918565f0b080a5a0b0c095a)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 46(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 54(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 63(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 381 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 78 (top_tb))
	(_version vd0)
	(_time 1570396264742 2019.10.07 00:11:04)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 1c1e4c1b4a4a4b0b181d0e46481a491a1f1a14194a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570396264784 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570396264785 2019.10.07 00:11:04)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 3b396b3e3f6d6f2e69342f61683c3f3d6d3c3b3e6d)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50463491 50529026)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570396264788 2019.10.07 00:11:04)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 4b491b491c1d1c5c4f4a59111f4d1e4d484d434e1d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570396266372 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570396266373 2019.10.07 00:11:06)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 7574727426232160277a612f267271732372757023)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50463491 50529026)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570396266376 2019.10.07 00:11:06)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 75747274752322627174672f2173207376737d7023)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11297         1570396268856 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570396268857 2019.10.07 00:11:08)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 2928792d767f7d3e2d2e7b2739727c2f7f2e292e2d2f7f)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1570396269317 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570396269318 2019.10.07 00:11:09)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code eeefbfbdedb8bafbbce1fab4bde9eae8b8e9eeebb8)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50463491 50529026)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570396269321 2019.10.07 00:11:09)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code feffafaeaea8a9e9faffeca4aaf8abf8fdf8f6fba8)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1191          1570396487312 rtl
(_unit VHDL (mux 0 12(rtl 0 31))
	(_version vd0)
	(_time 1570396487313 2019.10.07 00:14:47)
	(_source (\./../src/mux.vhd\))
	(_parameters tan)
	(_code 7e2b287e2e282268282d6b2527782a797b7976782a)
	(_ent
		(_time 1569341529550)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MUX_Din0 1 0 16(_ent(_in))))
		(_port (_int MUX_Din1 1 0 17(_ent(_in))))
		(_port (_int MUX_Din2 1 0 18(_ent(_in))))
		(_port (_int MUX_Din3 1 0 19(_ent(_in))))
		(_port (_int MUX_Din4 1 0 20(_ent(_in))))
		(_port (_int MUX_Din5 1 0 21(_ent(_in))))
		(_port (_int MUX_Din6 1 0 22(_ent(_in))))
		(_port (_int MUX_Din7 1 0 23(_ent(_in))))
		(_port (_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1221          1570396487345 rtl
(_unit VHDL (reg 0 12(rtl 0 26))
	(_version vd0)
	(_time 1570396487346 2019.10.07 00:14:47)
	(_source (\./../src/reg.vhd\))
	(_parameters tan)
	(_code 9eca9e91cec9cd8998cc8bc4c8999c989b9899999c)
	(_ent
		(_time 1569341529582)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port (_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port (_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port (_int REG_Dout 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3575          1570396487394 rtl
(_unit VHDL (ctrl 0 14(rtl 0 56))
	(_version vd0)
	(_time 1570396487395 2019.10.07 00:14:47)
	(_source (\./../src/f_ctrl.vhd\))
	(_parameters tan)
	(_code cd98cc999d9b9bdb9eca9ac3d9969ecb9ecbcecac9cacf)
	(_ent
		(_time 1569341529465)
	)
	(_object
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_port (_int RST -1 0 18(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 21(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Din 0 0 21(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 1 0 22(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 25(_array -1 ((_to i 1 i 18)))))
		(_port (_int FlagV 2 0 25(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 29(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 3 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 4 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 5 0 32(_ent(_out))))
		(_port (_int CMD 5 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_A_CMD 6 0 36(_ent(_out))))
		(_port (_int REG_B_CMD 6 0 37(_ent(_out))))
		(_port (_int REG_C_CMD 6 0 38(_ent(_out))))
		(_port (_int REG_D_CMD 6 0 39(_ent(_out))))
		(_port (_int REG_E_CMD 6 0 40(_ent(_out))))
		(_port (_int REG_F_CMD 6 0 41(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 46(_array -1 ((_dto i 8 i 0)))))
		(_port (_int RST_COMP 7 0 46(_ent(_out))))
		(_port (_int Done -1 0 49(_ent(_out))))
		(_port (_int CTRL_Dout 1 0 50(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 57(_array -1 ((_to i 1 i 80)))))
		(_sig (_int current 8 0 57(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~7}~13 0 58(_array -1 ((_to i 0 i 7)))))
		(_sig (_int N_ADDR 9 0 58(_arch(_uni))))
		(_sig (_int C_ADDR 9 0 59(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~3}~13 0 60(_array -1 ((_to i 0 i 3)))))
		(_sig (_int LS 10 0 60(_arch(_uni))))
		(_sig (_int Logic_Jump -1 0 61(_arch(_uni))))
		(_sig (_int CNT_clk -1 0 62(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_prcs (_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(2)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 822           1570396487432 rtl
(_unit VHDL (flg 0 34(rtl 0 45))
	(_version vd0)
	(_time 1570396487433 2019.10.07 00:14:47)
	(_source (\./../src/flg.vhd\))
	(_parameters tan)
	(_code fbaeffabfaaca8edfca8b8a1adfdfdfda8fdfcfdfd)
	(_ent
		(_time 1569341529616)
	)
	(_object
		(_port (_int CLK -1 0 37(_ent(_in)(_event))))
		(_port (_int RST -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int Xin 0 0 39(_ent(_in))))
		(_port (_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 6563          1570396487463 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1570396487464 2019.10.07 00:14:47)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code 1b4f1a1c1f4c1b0c1c4b5d411e1c191d4d1d4f1c19)
	(_ent
		(_time 1569341529646)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000001000000000000000000000000000000000000000000000000011"\))(3(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000100"\))(4(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00000001000000000000000000000000000000000000000000001000000000000000000000000110"\))(6(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000001000"\))(8(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001001"\))(9(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000001010"\))(10(_string \"00010000000000000000000000000000000000000000000000000000000000000000000000001011"\))(11(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001100"\))(12(_string \"01000000000000000000010000000000000000000000000000000000000000000000000000001101"\))(13(_string \"00100000000000000000000000000000000000000000000000000000010000000000000000001110"\))(14(_string \"00000000000000000000000000000000000000000000000000010000000000000001000000010000"\))(15(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000010100"\))(16(_string \"00000000000000000000000000000000000000000000000000000000000000000000011000010001"\))(17(_string \"00000000000000010000000100000000000000000000000000000000000000000000000000010011"\))(18(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010001"\))(19(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001110"\))(20(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010101"\))(21(_string \"01000000000000000000000000000000000000000010000000000000000000000000000000010111"\))(22(_string \"00000100000000000000000000000000000000000000000000000000000000000000000000011011"\))(23(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100011000"\))(24(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000010110"\))(25(_string \"00000001000000000000000000000000000000000000000000000100000000000000000000011010"\))(26(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000011000"\))(27(_string \"00000001000000000000010000000000000000000000000000100000000000000000000000011100"\))(28(_string \"00000010000000000000000000000000000000000000000000000000000000000000000000011101"\))(29(_string \"00000000000000000000000000000000000000000000000000000000010000010000000000011110"\))(30(_string \"00000001000000000000000000000000000000000000000000010000000000000000000000011111"\))(31(_string \"01000000000000000000010000000000000000000000000000000000000000000001000000100001"\))(32(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000100101"\))(33(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100100010"\))(34(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000100100"\))(35(_string \"00000000000000000000001000000000000000000000000000000000010000010000000000100000"\))(36(_string \"00000000000000000000001000000100000010000000000000000000000000000000000000100001"\))(37(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000100110"\))(38(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000101000"\))(39(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100110001"\))(40(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101001"\))(41(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000101010"\))(42(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100101011"\))(43(_string \"00000000000000000000000000100000000000000000000000000000000000000000000000101101"\))(44(_string \"00000000000000000000001000000000000000000000000000000000000000000000000000101110"\))(45(_string \"00010000100000000000000000000000000000000000000000000000000000000000000000110000"\))(46(_string \"00000100000000000000000000000000000000000000000000000000000000000000000000101111"\))(47(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101101"\))(48(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100100110"\))(49(_string \"00000000000000000000000000100000000000000000000000000000000000000000000000110011"\))(50(_string \"00000000000000000000001000000000000000000000000000000000000000000000000000110011"\))(51(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000110100"\))(52(_string \"00010000000000000000000000000000000000000000000000000000000000000000000000110101"\))(53(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000110110"\))(54(_string \"01000000000000000000000000000000000000000000000000000000000000000000000000110111"\))(55(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__92(_arch 0 0 92(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 862           1570396487495 rtl
(_unit VHDL (cnt 0 12(rtl 0 22))
	(_version vd0)
	(_time 1570396487496 2019.10.07 00:14:47)
	(_source (\./../src/cnt.vhd\))
	(_parameters tan)
	(_code 3a6f3a3f3e6c6a2c386a7f616f3c393c6f3d3e3c39)
	(_ent
		(_time 1569341529381)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in))))
		(_port (_int CNT_CMD -1 0 16(_ent(_in))))
		(_port (_int CNT_Flag -1 0 17(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(4)(3))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1533          1570396487527 rtl
(_unit VHDL (alu_s 0 16(rtl 0 29))
	(_version vd0)
	(_time 1570396487528 2019.10.07 00:14:47)
	(_source (\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code 590c5b5a030f084c0c5d4a03095f0a5e5c5c0f5e5a)
	(_ent
		(_time 1569341529678)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 0 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1 ((_dto i 15 i 0)))))
		(_port (_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port (_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port (_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port (_int ALU_Dout 1 0 23(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(5(d_15_0))(3(3))(4))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment (_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment (_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11297         1570396487570 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570396487571 2019.10.07 00:14:47)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 88dc8f86d6dedc9f8c8fda8698d3dd8ede8f888f8c8ede)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1698          1570396487576 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1570396487577 2019.10.07 00:14:47)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 88dc8f86d6dedc9ddadd9cd2db8f8c8ede8f888dde)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 46(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 54(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 63(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 381 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 78 (top_tb))
	(_version vd0)
	(_time 1570396487580 2019.10.07 00:14:47)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 88dc8f8685dedf9f8c899ad2dc8edd8e8b8e808dde)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570396487613 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570396487614 2019.10.07 00:14:47)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code a7f3a0f0f6f1f3b2f5a8b3fdf4a0a3a1f1a0a7a2f1)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50463491 50529026)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570396487617 2019.10.07 00:14:47)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code a7f3a0f0a5f1f0b0a3a6b5fdf3a1f2a1a4a1afa2f1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570396489049 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570396489050 2019.10.07 00:14:49)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 4511484716131150174a511f164241431342454013)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50463491 50529026)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570396489053 2019.10.07 00:14:49)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 45114847451312524144571f1143104346434d4013)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11297         1570396490715 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570396490716 2019.10.07 00:14:50)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code cd999f98cf9b99dac9ca9fc3dd9698cb9bcacdcac9cb9b)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1570396491158 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570396491159 2019.10.07 00:14:51)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 82d1878cd6d4d697d08d96d8d1858684d4858287d4)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50463491 50529026)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570396491162 2019.10.07 00:14:51)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 82d1878c85d4d595868390d8d684d78481848a87d4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1191          1570396713901 rtl
(_unit VHDL (mux 0 12(rtl 0 31))
	(_version vd0)
	(_time 1570396713902 2019.10.07 00:18:33)
	(_source (\./../src/mux.vhd\))
	(_parameters tan)
	(_code a0a5f3f6a5f6fcb6f6f3b5fbf9a6f4a7a5a7a8a6f4)
	(_ent
		(_time 1569341529550)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MUX_Din0 1 0 16(_ent(_in))))
		(_port (_int MUX_Din1 1 0 17(_ent(_in))))
		(_port (_int MUX_Din2 1 0 18(_ent(_in))))
		(_port (_int MUX_Din3 1 0 19(_ent(_in))))
		(_port (_int MUX_Din4 1 0 20(_ent(_in))))
		(_port (_int MUX_Din5 1 0 21(_ent(_in))))
		(_port (_int MUX_Din6 1 0 22(_ent(_in))))
		(_port (_int MUX_Din7 1 0 23(_ent(_in))))
		(_port (_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1221          1570396713932 rtl
(_unit VHDL (reg 0 12(rtl 0 26))
	(_version vd0)
	(_time 1570396713933 2019.10.07 00:18:33)
	(_source (\./../src/reg.vhd\))
	(_parameters tan)
	(_code bfbbbaebece8eca8b9edaae5e9b8bdb9bab9b8b8bd)
	(_ent
		(_time 1569341529582)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port (_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port (_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port (_int REG_Dout 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3575          1570396713990 rtl
(_unit VHDL (ctrl 0 14(rtl 0 56))
	(_version vd0)
	(_time 1570396713991 2019.10.07 00:18:33)
	(_source (\./../src/f_ctrl.vhd\))
	(_parameters tan)
	(_code fefbfaafafa8a8e8adf9a9f0eaa5adf8adf8fdf9faf9fc)
	(_ent
		(_time 1569341529465)
	)
	(_object
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_port (_int RST -1 0 18(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 21(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Din 0 0 21(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 1 0 22(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 25(_array -1 ((_to i 1 i 18)))))
		(_port (_int FlagV 2 0 25(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 29(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 3 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 4 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 5 0 32(_ent(_out))))
		(_port (_int CMD 5 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_A_CMD 6 0 36(_ent(_out))))
		(_port (_int REG_B_CMD 6 0 37(_ent(_out))))
		(_port (_int REG_C_CMD 6 0 38(_ent(_out))))
		(_port (_int REG_D_CMD 6 0 39(_ent(_out))))
		(_port (_int REG_E_CMD 6 0 40(_ent(_out))))
		(_port (_int REG_F_CMD 6 0 41(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 46(_array -1 ((_dto i 8 i 0)))))
		(_port (_int RST_COMP 7 0 46(_ent(_out))))
		(_port (_int Done -1 0 49(_ent(_out))))
		(_port (_int CTRL_Dout 1 0 50(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 57(_array -1 ((_to i 1 i 80)))))
		(_sig (_int current 8 0 57(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~7}~13 0 58(_array -1 ((_to i 0 i 7)))))
		(_sig (_int N_ADDR 9 0 58(_arch(_uni))))
		(_sig (_int C_ADDR 9 0 59(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~3}~13 0 60(_array -1 ((_to i 0 i 3)))))
		(_sig (_int LS 10 0 60(_arch(_uni))))
		(_sig (_int Logic_Jump -1 0 61(_arch(_uni))))
		(_sig (_int CNT_clk -1 0 62(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_prcs (_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(2)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 822           1570396714041 rtl
(_unit VHDL (flg 0 34(rtl 0 45))
	(_version vd0)
	(_time 1570396714042 2019.10.07 00:18:34)
	(_source (\./../src/flg.vhd\))
	(_parameters tan)
	(_code 2d2823292a7a7e3b2a7e6e777b2b2b2b7e2b2a2b2b)
	(_ent
		(_time 1569341529616)
	)
	(_object
		(_port (_int CLK -1 0 37(_ent(_in)(_event))))
		(_port (_int RST -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int Xin 0 0 39(_ent(_in))))
		(_port (_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 6563          1570396714073 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1570396714074 2019.10.07 00:18:34)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code 4c48464e491b4c5b4b1c0a16494b4e4a1a4a184b4e)
	(_ent
		(_time 1569341529646)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000001000000000000000000000000000000000000000000000000011"\))(3(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000100"\))(4(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00000001000000000000000000000000000000000000000000001000000000000000000000000110"\))(6(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000001000"\))(8(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001001"\))(9(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000001010"\))(10(_string \"00010000000000000000000000000000000000000000000000000000000000000000000000001011"\))(11(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001100"\))(12(_string \"01000000000000000000010000000000000000000000000000000000000000000000000000001101"\))(13(_string \"00100000000000000000000000000000000000000000000000000000010000000000000000001110"\))(14(_string \"00000000000000000000000000000000000000000000000000010000000000000001000000010000"\))(15(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000010100"\))(16(_string \"00000000000000000000000000000000000000000000000000000000000000000000011000010001"\))(17(_string \"00000000000000010000000100000000000000000000000000000000000000000000000000010011"\))(18(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010001"\))(19(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001110"\))(20(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010101"\))(21(_string \"01000000000000000000000000000000000000000010000000000000000000000000000000010111"\))(22(_string \"00000100000000000000000000000000000000000000000000000000000000000000000000011011"\))(23(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100011000"\))(24(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000010110"\))(25(_string \"00000001000000000000000000000000000000000000000000000100000000000000000000011010"\))(26(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000011000"\))(27(_string \"00000001000000000000010000000000000000000000000000100000000000000000000000011100"\))(28(_string \"00000010000000000000000000000000000000000000000000000000000000000000000000011101"\))(29(_string \"00000000000000000000000000000000000000000000000000000000010000010000000000011110"\))(30(_string \"00000001000000000000000000000000000000000000000000010000000000000000000000011111"\))(31(_string \"01000000000000000000010000000000000000000000000000000000000000000001000000100001"\))(32(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000100101"\))(33(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100100010"\))(34(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000100100"\))(35(_string \"00000000000000000000001000000000000000000000000000000000010000010000000000100000"\))(36(_string \"00000000000000000000001000000100000010000000000000000000000000000000000000100001"\))(37(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000100110"\))(38(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000101000"\))(39(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100110001"\))(40(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101001"\))(41(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000101010"\))(42(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100101011"\))(43(_string \"00000000000000000000000000100000000000000000000000000000000000000000000000101101"\))(44(_string \"00000000000000000000001000000000000000000000000000000000000000000000000000101110"\))(45(_string \"00010000100000000000000000000000000000000000000000000000000000000000000000110000"\))(46(_string \"00000100000000000000000000000000000000000000000000000000000000000000000000101111"\))(47(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101101"\))(48(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100100110"\))(49(_string \"00000000000000000000000000100000000000000000000000000000000000000000000000110011"\))(50(_string \"00000000000000000000001000000000000000000000000000000000000000000000000000110011"\))(51(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000110100"\))(52(_string \"00010000000000000000000000000000000000000000000000000000000000000000000000110101"\))(53(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000110110"\))(54(_string \"01000000000000000000000000000000000000000000000000000000000000000000000000110111"\))(55(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__92(_arch 0 0 92(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 862           1570396714105 rtl
(_unit VHDL (cnt 0 12(rtl 0 22))
	(_version vd0)
	(_time 1570396714106 2019.10.07 00:18:34)
	(_source (\./../src/cnt.vhd\))
	(_parameters tan)
	(_code 6b6e606b6c3d3b7d693b2e303e6d686d3e6c6f6d68)
	(_ent
		(_time 1569341529381)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in))))
		(_port (_int CNT_CMD -1 0 16(_ent(_in))))
		(_port (_int CNT_Flag -1 0 17(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(4)(3))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1533          1570396714136 rtl
(_unit VHDL (alu_s 0 16(rtl 0 29))
	(_version vd0)
	(_time 1570396714137 2019.10.07 00:18:34)
	(_source (\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code 8b8e82858addda9ede8f98d1db8dd88c8e8edd8c88)
	(_ent
		(_time 1569341529678)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 0 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1 ((_dto i 15 i 0)))))
		(_port (_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port (_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port (_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port (_int ALU_Dout 1 0 23(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(5(d_15_0))(3(3))(4))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment (_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment (_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11297         1570396714178 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570396714179 2019.10.07 00:18:34)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code b9bdb5ede6efedaebdbeebb7a9e2ecbfefbeb9bebdbfef)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1698          1570396714184 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1570396714185 2019.10.07 00:18:34)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code b9bdb5ede6efedacebecade3eabebdbfefbeb9bcef)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 46(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 54(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 63(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 381 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 78 (top_tb))
	(_version vd0)
	(_time 1570396714188 2019.10.07 00:18:34)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code b9bdb5edb5efeeaebdb8abe3edbfecbfbabfb1bcef)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570396714249 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570396714250 2019.10.07 00:18:34)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code f8fcf4a8a6aeacedaaf7eca2abfffcfeaefff8fdae)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570396714253 2019.10.07 00:18:34)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code f8fcf4a8f5aeafeffcf9eaa2acfeadfefbfef0fdae)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570396716332 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570396716333 2019.10.07 00:18:36)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 16151311464042034419024c451112104011161340)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570396716336 2019.10.07 00:18:36)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 26252322257071312227347c7220732025202e2370)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11297         1570396718313 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570396718314 2019.10.07 00:18:38)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code d6d5da84868082c1d2d184d8c68d83d080d1d6d1d2d080)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1570396718519 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570396718520 2019.10.07 00:18:38)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code a2a1aff5f6f4f6b7f0adb6f8f1a5a6a4f4a5a2a7f4)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570396718523 2019.10.07 00:18:38)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code b1b2bce5b5e7e6a6b5b0a3ebe5b7e4b7b2b7b9b4e7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1191          1570396804352 rtl
(_unit VHDL (mux 0 12(rtl 0 31))
	(_version vd0)
	(_time 1570396804353 2019.10.07 00:20:04)
	(_source (\./../src/mux.vhd\))
	(_parameters tan)
	(_code f5faa9a4f5a3a9e3a3a6e0aeacf3a1f2f0f2fdf3a1)
	(_ent
		(_time 1569341529550)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MUX_Din0 1 0 16(_ent(_in))))
		(_port (_int MUX_Din1 1 0 17(_ent(_in))))
		(_port (_int MUX_Din2 1 0 18(_ent(_in))))
		(_port (_int MUX_Din3 1 0 19(_ent(_in))))
		(_port (_int MUX_Din4 1 0 20(_ent(_in))))
		(_port (_int MUX_Din5 1 0 21(_ent(_in))))
		(_port (_int MUX_Din6 1 0 22(_ent(_in))))
		(_port (_int MUX_Din7 1 0 23(_ent(_in))))
		(_port (_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1221          1570396804392 rtl
(_unit VHDL (reg 0 12(rtl 0 26))
	(_version vd0)
	(_time 1570396804393 2019.10.07 00:20:04)
	(_source (\./../src/reg.vhd\))
	(_parameters tan)
	(_code 151b1e12154246021347004f431217131013121217)
	(_ent
		(_time 1569341529582)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port (_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port (_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port (_int REG_Dout 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3575          1570396804454 rtl
(_unit VHDL (ctrl 0 14(rtl 0 56))
	(_version vd0)
	(_time 1570396804455 2019.10.07 00:20:04)
	(_source (\./../src/f_ctrl.vhd\))
	(_parameters tan)
	(_code 535c5951540505450054045d4708005500555054575451)
	(_ent
		(_time 1569341529465)
	)
	(_object
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_port (_int RST -1 0 18(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 21(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Din 0 0 21(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 1 0 22(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 25(_array -1 ((_to i 1 i 18)))))
		(_port (_int FlagV 2 0 25(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 29(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 3 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 4 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 5 0 32(_ent(_out))))
		(_port (_int CMD 5 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_A_CMD 6 0 36(_ent(_out))))
		(_port (_int REG_B_CMD 6 0 37(_ent(_out))))
		(_port (_int REG_C_CMD 6 0 38(_ent(_out))))
		(_port (_int REG_D_CMD 6 0 39(_ent(_out))))
		(_port (_int REG_E_CMD 6 0 40(_ent(_out))))
		(_port (_int REG_F_CMD 6 0 41(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 46(_array -1 ((_dto i 8 i 0)))))
		(_port (_int RST_COMP 7 0 46(_ent(_out))))
		(_port (_int Done -1 0 49(_ent(_out))))
		(_port (_int CTRL_Dout 1 0 50(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 57(_array -1 ((_to i 1 i 80)))))
		(_sig (_int current 8 0 57(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~7}~13 0 58(_array -1 ((_to i 0 i 7)))))
		(_sig (_int N_ADDR 9 0 58(_arch(_uni))))
		(_sig (_int C_ADDR 9 0 59(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~3}~13 0 60(_array -1 ((_to i 0 i 3)))))
		(_sig (_int LS 10 0 60(_arch(_uni))))
		(_sig (_int Logic_Jump -1 0 61(_arch(_uni))))
		(_sig (_int CNT_clk -1 0 62(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_prcs (_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(2)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 822           1570396804500 rtl
(_unit VHDL (flg 0 34(rtl 0 45))
	(_version vd0)
	(_time 1570396804501 2019.10.07 00:20:04)
	(_source (\./../src/flg.vhd\))
	(_parameters tan)
	(_code 828d8d8cd3d5d19485d1c1d8d4848484d184858484)
	(_ent
		(_time 1569341529616)
	)
	(_object
		(_port (_int CLK -1 0 37(_ent(_in)(_event))))
		(_port (_int RST -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int Xin 0 0 39(_ent(_in))))
		(_port (_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 6563          1570396804538 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1570396804539 2019.10.07 00:20:04)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code b1bfbae5e6e6b1a6b6e1f7ebb4b6b3b7e7b7e5b6b3)
	(_ent
		(_time 1569341529646)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000001000000000000000000000000000000000000000000000000011"\))(3(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000100"\))(4(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00000001000000000000000000000000000000000000000000001000000000000000000000000110"\))(6(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000001000"\))(8(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001001"\))(9(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000001010"\))(10(_string \"00010000000000000000000000000000000000000000000000000000000000000000000000001011"\))(11(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001100"\))(12(_string \"01000000000000000000010000000000000000000000000000000000000000000000000000001101"\))(13(_string \"00100000000000000000000000000000000000000000000000000000010000000000000000001110"\))(14(_string \"00000000000000000000000000000000000000000000000000010000000000000001000000010000"\))(15(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000010100"\))(16(_string \"00000000000000000000000000000000000000000000000000000000000000000000011000010001"\))(17(_string \"00000000000000010000000100000000000000000000000000000000000000000000000000010011"\))(18(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010001"\))(19(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001110"\))(20(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010101"\))(21(_string \"01000000000000000000000000000000000000000010000000000000000000000000000000010111"\))(22(_string \"00000100000000000000000000000000000000000000000000000000000000000000000000011011"\))(23(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100011000"\))(24(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000010110"\))(25(_string \"00000001000000000000000000000000000000000000000000000100000000000000000000011010"\))(26(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000011000"\))(27(_string \"00000001000000000000010000000000000000000000000000100000000000000000000000011100"\))(28(_string \"00000010000000000000000000000000000000000000000000000000000000000000000000011101"\))(29(_string \"00000000000000000000000000000000000000000000000000000000010000010000000000011110"\))(30(_string \"00000001000000000000000000000000000000000000000000010000000000000000000000011111"\))(31(_string \"01000000000000000000010000000000000000000000000000000000000000000001000000100001"\))(32(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000100101"\))(33(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100100010"\))(34(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000100100"\))(35(_string \"00000000000000000000001000000000000000000000000000000000010000010000000000100000"\))(36(_string \"00000000000000000000001000000100000010000000000000000000000000000000000000100001"\))(37(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000100110"\))(38(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000101000"\))(39(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100110001"\))(40(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101001"\))(41(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000101010"\))(42(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100101011"\))(43(_string \"00000000000000000000000000100000000000000000000000000000000000000000000000101101"\))(44(_string \"00000000000000000000001000000000000000000000000000000000000000000000000000101110"\))(45(_string \"00010000100000000000000000000000000000000000000000000000000000000000000000110000"\))(46(_string \"00000100000000000000000000000000000000000000000000000000000000000000000000101111"\))(47(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101101"\))(48(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100100110"\))(49(_string \"00000000000000000000000000100000000000000000000000000000000000000000000000110011"\))(50(_string \"00000000000000000000001000000000000000000000000000000000000000000000000000110011"\))(51(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000110100"\))(52(_string \"00010000000000000000000000000000000000000000000000000000000000000000000000110101"\))(53(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000110110"\))(54(_string \"01000000000000000000000000000000000000000000000000000000000000000000000000110111"\))(55(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__92(_arch 0 0 92(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 862           1570396804575 rtl
(_unit VHDL (cnt 0 12(rtl 0 22))
	(_version vd0)
	(_time 1570396804576 2019.10.07 00:20:04)
	(_source (\./../src/cnt.vhd\))
	(_parameters tan)
	(_code d0dfda82858680c6d280958b85d6d3d685d7d4d6d3)
	(_ent
		(_time 1569341529381)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in))))
		(_port (_int CNT_CMD -1 0 16(_ent(_in))))
		(_port (_int CNT_Flag -1 0 17(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(4)(3))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1533          1570396804612 rtl
(_unit VHDL (alu_s 0 16(rtl 0 29))
	(_version vd0)
	(_time 1570396804613 2019.10.07 00:20:04)
	(_source (\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code efe0e7bceab9befabaebfcb5bfe9bce8eaeab9e8ec)
	(_ent
		(_time 1569341529678)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 0 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1 ((_dto i 15 i 0)))))
		(_port (_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port (_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port (_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port (_int ALU_Dout 1 0 23(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(5(d_15_0))(3(3))(4))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment (_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment (_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11297         1570396804663 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570396804664 2019.10.07 00:20:04)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 2e207b2a2d787a392a297c203e757b2878292e292a2878)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1698          1570396804669 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1570396804670 2019.10.07 00:20:04)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 2e207b2a2d787a3b7c7b3a747d292a2878292e2b78)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 46(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 54(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 63(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 381 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 78 (top_tb))
	(_version vd0)
	(_time 1570396804673 2019.10.07 00:20:04)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 2e207b2a7e7879392a2f3c747a287b282d28262b78)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1690          1570396804714 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570396804715 2019.10.07 00:20:04)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 5d53085e5f0b09480f5249070e5a595b0b5a5d580b)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570396804718 2019.10.07 00:20:04)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 5d53085e0c0b0a4a595c4f07095b085b5e5b55580b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1690          1570396806820 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570396806821 2019.10.07 00:20:06)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 9acc9c959dccce8fc8958ec0c99d9e9ccc9d9a9fcc)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570396806824 2019.10.07 00:20:06)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 9acc9c95cecccd8d9e9b88c0ce9ccf9c999c929fcc)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11297         1570396809018 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570396809019 2019.10.07 00:20:09)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 267070227670723122217428367d732070212621222070)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1690          1570396809224 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570396809225 2019.10.07 00:20:09)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 0056570656565415520f145a530704065607000556)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570396809229 2019.10.07 00:20:09)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 00565706055657170401125a540655060306080556)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1191          1570396939698 rtl
(_unit VHDL (mux 0 12(rtl 0 31))
	(_version vd0)
	(_time 1570396939699 2019.10.07 00:22:19)
	(_source (\./../src/mux.vhd\))
	(_parameters tan)
	(_code a5f2f8f3a5f3f9b3f3f6b0fefca3f1a2a0a2ada3f1)
	(_ent
		(_time 1569341529550)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MUX_Din0 1 0 16(_ent(_in))))
		(_port (_int MUX_Din1 1 0 17(_ent(_in))))
		(_port (_int MUX_Din2 1 0 18(_ent(_in))))
		(_port (_int MUX_Din3 1 0 19(_ent(_in))))
		(_port (_int MUX_Din4 1 0 20(_ent(_in))))
		(_port (_int MUX_Din5 1 0 21(_ent(_in))))
		(_port (_int MUX_Din6 1 0 22(_ent(_in))))
		(_port (_int MUX_Din7 1 0 23(_ent(_in))))
		(_port (_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1221          1570396939738 rtl
(_unit VHDL (reg 0 12(rtl 0 26))
	(_version vd0)
	(_time 1570396939739 2019.10.07 00:22:19)
	(_source (\./../src/reg.vhd\))
	(_parameters tan)
	(_code c492cf91c59397d3c296d19e92c3c6c2c1c2c3c3c6)
	(_ent
		(_time 1569341529582)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port (_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port (_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port (_int REG_Dout 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3575          1570396939800 rtl
(_unit VHDL (ctrl 0 14(rtl 0 56))
	(_version vd0)
	(_time 1570396939801 2019.10.07 00:22:19)
	(_source (\./../src/f_ctrl.vhd\))
	(_parameters tan)
	(_code 03545104045555155004540d1758500550050004070401)
	(_ent
		(_time 1569341529465)
	)
	(_object
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_port (_int RST -1 0 18(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 21(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Din 0 0 21(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 1 0 22(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 25(_array -1 ((_to i 1 i 18)))))
		(_port (_int FlagV 2 0 25(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 29(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 3 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 4 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 5 0 32(_ent(_out))))
		(_port (_int CMD 5 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_A_CMD 6 0 36(_ent(_out))))
		(_port (_int REG_B_CMD 6 0 37(_ent(_out))))
		(_port (_int REG_C_CMD 6 0 38(_ent(_out))))
		(_port (_int REG_D_CMD 6 0 39(_ent(_out))))
		(_port (_int REG_E_CMD 6 0 40(_ent(_out))))
		(_port (_int REG_F_CMD 6 0 41(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 46(_array -1 ((_dto i 8 i 0)))))
		(_port (_int RST_COMP 7 0 46(_ent(_out))))
		(_port (_int Done -1 0 49(_ent(_out))))
		(_port (_int CTRL_Dout 1 0 50(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 57(_array -1 ((_to i 1 i 80)))))
		(_sig (_int current 8 0 57(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~7}~13 0 58(_array -1 ((_to i 0 i 7)))))
		(_sig (_int N_ADDR 9 0 58(_arch(_uni))))
		(_sig (_int C_ADDR 9 0 59(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~3}~13 0 60(_array -1 ((_to i 0 i 3)))))
		(_sig (_int LS 10 0 60(_arch(_uni))))
		(_sig (_int Logic_Jump -1 0 61(_arch(_uni))))
		(_sig (_int CNT_clk -1 0 62(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_prcs (_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(2)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 822           1570396939845 rtl
(_unit VHDL (flg 0 34(rtl 0 45))
	(_version vd0)
	(_time 1570396939846 2019.10.07 00:22:19)
	(_source (\./../src/flg.vhd\))
	(_parameters tan)
	(_code 326565376365612435617168643434346134353434)
	(_ent
		(_time 1569341529616)
	)
	(_object
		(_port (_int CLK -1 0 37(_ent(_in)(_event))))
		(_port (_int RST -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int Xin 0 0 39(_ent(_in))))
		(_port (_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 6563          1570396939881 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1570396939882 2019.10.07 00:22:19)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code 61373261363661766631273b646663673767356663)
	(_ent
		(_time 1569341529646)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000001000000000000000000000000000000000000000000000000011"\))(3(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000100"\))(4(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00000001000000000000000000000000000000000000000000001000000000000000000000000110"\))(6(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000001000"\))(8(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001001"\))(9(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000001010"\))(10(_string \"00010000000000000000000000000000000000000000000000000000000000000000000000001011"\))(11(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001100"\))(12(_string \"01000000000000000000010000000000000000000000000000000000000000000000000000001101"\))(13(_string \"00100000000000000000000000000000000000000000000000000000010000000000000000001110"\))(14(_string \"00000000000000000000000000000000000000000000000000010000000000000001000000010000"\))(15(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000010100"\))(16(_string \"00000000000000000000000000000000000000000000000000000000000000000000011000010001"\))(17(_string \"00000000000000010000000100000000000000000000000000000000000000000000000000010011"\))(18(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010001"\))(19(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001110"\))(20(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010101"\))(21(_string \"01000000000000000000000000000000000000000010000000000000000000000000000000010111"\))(22(_string \"00000100000000000000000000000000000000000000000000000000000000000000000000011011"\))(23(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100011000"\))(24(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000010110"\))(25(_string \"00000001000000000000000000000000000000000000000000000100000000000000000000011010"\))(26(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000011000"\))(27(_string \"00000001000000000000010000000000000000000000000000100000000000000000000000011100"\))(28(_string \"00000010000000000000000000000000000000000000000000000000000000000000000000011101"\))(29(_string \"00000000000000000000000000000000000000000000000000000000010000010000000000011110"\))(30(_string \"00000001000000000000000000000000000000000000000000010000000000000000000000011111"\))(31(_string \"01000000000000000000010000000000000000000000000000000000000000000001000000100001"\))(32(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000100101"\))(33(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100100010"\))(34(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000100100"\))(35(_string \"00000000000000000000001000000000000000000000000000000000010000010000000000100000"\))(36(_string \"00000000000000000000001000000100000010000000000000000000000000000000000000100001"\))(37(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000100110"\))(38(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000101000"\))(39(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100110001"\))(40(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101001"\))(41(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000101010"\))(42(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100101011"\))(43(_string \"00000000000000000000000000100000000000000000000000000000000000000000000000101101"\))(44(_string \"00000000000000000000001000000000000000000000000000000000000000000000000000101110"\))(45(_string \"00010000100000000000000000000000000000000000000000000000000000000000000000110000"\))(46(_string \"00000100000000000000000000000000000000000000000000000000000000000000000000101111"\))(47(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101101"\))(48(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100100110"\))(49(_string \"00000000000000000000000000100000000000000000000000000000000000000000000000110011"\))(50(_string \"00000000000000000000001000000000000000000000000000000000000000000000000000110011"\))(51(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000110100"\))(52(_string \"00010000000000000000000000000000000000000000000000000000000000000000000000110101"\))(53(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000110110"\))(54(_string \"01000000000000000000000000000000000000000000000000000000000000000000000000110111"\))(55(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__92(_arch 0 0 92(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 862           1570396939919 rtl
(_unit VHDL (cnt 0 12(rtl 0 22))
	(_version vd0)
	(_time 1570396939920 2019.10.07 00:22:19)
	(_source (\./../src/cnt.vhd\))
	(_parameters tan)
	(_code 80d7d28ed5d6d09682d0c5dbd5868386d587848683)
	(_ent
		(_time 1569341529381)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in))))
		(_port (_int CNT_CMD -1 0 16(_ent(_in))))
		(_port (_int CNT_Flag -1 0 17(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(4)(3))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1533          1570396939956 rtl
(_unit VHDL (alu_s 0 16(rtl 0 29))
	(_version vd0)
	(_time 1570396939957 2019.10.07 00:22:19)
	(_source (\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code 9fc8cf909ac9ce8aca9b8cc5cf99cc989a9ac9989c)
	(_ent
		(_time 1569341529678)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 0 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1 ((_dto i 15 i 0)))))
		(_port (_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port (_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port (_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port (_int ALU_Dout 1 0 23(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(5(d_15_0))(3(3))(4))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment (_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment (_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11297         1570396940007 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570396940008 2019.10.07 00:22:20)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code de888b8cdd888ac9dad98cd0ce858bd888d9ded9dad888)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1698          1570396940014 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1570396940015 2019.10.07 00:22:20)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code de888b8cdd888acb8c8bca848dd9dad888d9dedb88)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 46(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 54(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 63(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 381 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 78 (top_tb))
	(_version vd0)
	(_time 1570396940018 2019.10.07 00:22:20)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code de888b8c8e8889c9dadfcc848ad88bd8ddd8d6db88)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570396940059 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570396940060 2019.10.07 00:22:20)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 0c5a5a0a095a58195e0318565f0b080a5a0b0c095a)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570396940063 2019.10.07 00:22:20)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 0c5a5a0a5a5a5b1b080d1e56580a590a0f0a04095a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570396941617 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570396941618 2019.10.07 00:22:21)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 27722223767173327528337d742023217120272271)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570396941621 2019.10.07 00:22:21)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 27722223257170302326357d7321722124212f2271)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11297         1570396944461 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570396944462 2019.10.07 00:22:24)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 43161441161517544744114d5318164515444344474515)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1570396944672 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570396944673 2019.10.07 00:22:24)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 0e5b5e080d585a1b5c011a545d090a0858090e0b58)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570396944676 2019.10.07 00:22:24)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 0e5b5e085e5859190a0f1c545a085b080d08060b58)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1191          1570428376562 rtl
(_unit VHDL (mux 0 12(rtl 0 31))
	(_version vd0)
	(_time 1570428376563 2019.10.07 09:06:16)
	(_source (\./../src/mux.vhd\))
	(_parameters tan)
	(_code e0e3bdb2e5b6bcf6b6b3f5bbb9e6b4e7e5e7e8e6b4)
	(_ent
		(_time 1569341529550)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MUX_Din0 1 0 16(_ent(_in))))
		(_port (_int MUX_Din1 1 0 17(_ent(_in))))
		(_port (_int MUX_Din2 1 0 18(_ent(_in))))
		(_port (_int MUX_Din3 1 0 19(_ent(_in))))
		(_port (_int MUX_Din4 1 0 20(_ent(_in))))
		(_port (_int MUX_Din5 1 0 21(_ent(_in))))
		(_port (_int MUX_Din6 1 0 22(_ent(_in))))
		(_port (_int MUX_Din7 1 0 23(_ent(_in))))
		(_port (_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1221          1570428376608 rtl
(_unit VHDL (reg 0 12(rtl 0 26))
	(_version vd0)
	(_time 1570428376609 2019.10.07 09:06:16)
	(_source (\./../src/reg.vhd\))
	(_parameters tan)
	(_code 0f0d5c095c585c18095d1a5559080d090a0908080d)
	(_ent
		(_time 1569341529582)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port (_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port (_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port (_int REG_Dout 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3575          1570428376655 rtl
(_unit VHDL (ctrl 0 14(rtl 0 56))
	(_version vd0)
	(_time 1570428376656 2019.10.07 09:06:16)
	(_source (\./../src/f_ctrl.vhd\))
	(_parameters tan)
	(_code 3e3d6c3a6f6868286d3969302a656d386d383d393a393c)
	(_ent
		(_time 1569341529465)
	)
	(_object
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_port (_int RST -1 0 18(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 21(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Din 0 0 21(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 1 0 22(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 25(_array -1 ((_to i 1 i 18)))))
		(_port (_int FlagV 2 0 25(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 29(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 3 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 4 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 5 0 32(_ent(_out))))
		(_port (_int CMD 5 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_A_CMD 6 0 36(_ent(_out))))
		(_port (_int REG_B_CMD 6 0 37(_ent(_out))))
		(_port (_int REG_C_CMD 6 0 38(_ent(_out))))
		(_port (_int REG_D_CMD 6 0 39(_ent(_out))))
		(_port (_int REG_E_CMD 6 0 40(_ent(_out))))
		(_port (_int REG_F_CMD 6 0 41(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 46(_array -1 ((_dto i 8 i 0)))))
		(_port (_int RST_COMP 7 0 46(_ent(_out))))
		(_port (_int Done -1 0 49(_ent(_out))))
		(_port (_int CTRL_Dout 1 0 50(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 57(_array -1 ((_to i 1 i 80)))))
		(_sig (_int current 8 0 57(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~7}~13 0 58(_array -1 ((_to i 0 i 7)))))
		(_sig (_int N_ADDR 9 0 58(_arch(_uni))))
		(_sig (_int C_ADDR 9 0 59(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~3}~13 0 60(_array -1 ((_to i 0 i 3)))))
		(_sig (_int LS 10 0 60(_arch(_uni))))
		(_sig (_int Logic_Jump -1 0 61(_arch(_uni))))
		(_sig (_int CNT_clk -1 0 62(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_prcs (_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(2)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 822           1570428376796 rtl
(_unit VHDL (flg 0 34(rtl 0 45))
	(_version vd0)
	(_time 1570428376797 2019.10.07 09:06:16)
	(_source (\./../src/flg.vhd\))
	(_parameters tan)
	(_code cbc89c9eca9c98ddcc9888919dcdcdcd98cdcccdcd)
	(_ent
		(_time 1569341529616)
	)
	(_object
		(_port (_int CLK -1 0 37(_ent(_in)(_event))))
		(_port (_int RST -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int Xin 0 0 39(_ent(_in))))
		(_port (_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 6563          1570428376921 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1570428376922 2019.10.07 09:06:16)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code 484a184a161f485f4f180e124d4f4a4e1e4e1c4f4a)
	(_ent
		(_time 1569341529646)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000001000000000000000000000000000000000000000000000000011"\))(3(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000100"\))(4(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00000001000000000000000000000000000000000000000000001000000000000000000000000110"\))(6(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000001000"\))(8(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001001"\))(9(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000001010"\))(10(_string \"00010000000000000000000000000000000000000000000000000000000000000000000000001011"\))(11(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001100"\))(12(_string \"01000000000000000000010000000000000000000000000000000000000000000000000000001101"\))(13(_string \"00100000000000000000000000000000000000000000000000000000010000000000000000001110"\))(14(_string \"00000000000000000000000000000000000000000000000000010000000000000001000000010000"\))(15(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000010100"\))(16(_string \"00000000000000000000000000000000000000000000000000000000000000000000011000010001"\))(17(_string \"00000000000000010000000100000000000000000000000000000000000000000000000000010011"\))(18(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010001"\))(19(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001110"\))(20(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010101"\))(21(_string \"01000000000000000000000000000000000000000010000000000000000000000000000000010111"\))(22(_string \"00000100000000000000000000000000000000000000000000000000000000000000000000011011"\))(23(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100011000"\))(24(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000010110"\))(25(_string \"00000001000000000000000000000000000000000000000000000100000000000000000000011010"\))(26(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000011000"\))(27(_string \"00000001000000000000010000000000000000000000000000100000000000000000000000011100"\))(28(_string \"00000010000000000000000000000000000000000000000000000000000000000000000000011101"\))(29(_string \"00000000000000000000000000000000000000000000000000000000010000010000000000011110"\))(30(_string \"00000001000000000000000000000000000000000000000000010000000000000000000000011111"\))(31(_string \"01000000000000000000010000000000000000000000000000000000000000000001000000100001"\))(32(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000100101"\))(33(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100100010"\))(34(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000100100"\))(35(_string \"00000000000000000000001000000000000000000000000000000000010000010000000000100000"\))(36(_string \"00000000000000000000001000000100000010000000000000000000000000000000000000100001"\))(37(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000100110"\))(38(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000101000"\))(39(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100110001"\))(40(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101001"\))(41(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000101010"\))(42(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100101011"\))(43(_string \"00000000000000000000000000100000000000000000000000000000000000000000000000101101"\))(44(_string \"00000000000000000000001000000000000000000000000000000000000000000000000000101110"\))(45(_string \"00010000100000000000000000000000000000000000000000000000000000000000000000110000"\))(46(_string \"00000100000000000000000000000000000000000000000000000000000000000000000000101111"\))(47(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101101"\))(48(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100100110"\))(49(_string \"00000000000000000000000000100000000000000000000000000000000000000000000000110011"\))(50(_string \"00000000000000000000001000000000000000000000000000000000000000000000000000110011"\))(51(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000110100"\))(52(_string \"00010000000000000000000000000000000000000000000000000000000000000000000000110101"\))(53(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000110110"\))(54(_string \"01000000000000000000000000000000000000000000000000000000000000000000000000110111"\))(55(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__92(_arch 0 0 92(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 862           1570428377013 rtl
(_unit VHDL (cnt 0 12(rtl 0 22))
	(_version vd0)
	(_time 1570428377014 2019.10.07 09:06:17)
	(_source (\./../src/cnt.vhd\))
	(_parameters tan)
	(_code a6a5f7f1f5f0f6b0a4f6e3fdf3a0a5a0f3a1a2a0a5)
	(_ent
		(_time 1569341529381)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in))))
		(_port (_int CNT_CMD -1 0 16(_ent(_in))))
		(_port (_int CNT_Flag -1 0 17(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(3)(4))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1533          1570428377124 rtl
(_unit VHDL (alu_s 0 16(rtl 0 29))
	(_version vd0)
	(_time 1570428377125 2019.10.07 09:06:17)
	(_source (\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code 131041144345420646170049431540141616451410)
	(_ent
		(_time 1569341529678)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 0 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1 ((_dto i 15 i 0)))))
		(_port (_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port (_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port (_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port (_int ALU_Dout 1 0 23(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(3(3))(4)(5(d_15_0)))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment (_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment (_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11297         1570428377294 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570428377295 2019.10.07 09:06:17)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code bfbde8ebbfe9eba8bbb8edb1afe4eab9e9b8bfb8bbb9e9)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1698          1570428377311 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1570428377312 2019.10.07 09:06:17)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code cecc999bcd989adb9c9bda949dc9cac898c9cecb98)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 46(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 54(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 63(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 381 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 78 (top_tb))
	(_version vd0)
	(_time 1570428377315 2019.10.07 09:06:17)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code cecc999b9e9899d9cacfdc949ac89bc8cdc8c6cb98)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570428377343 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570428377344 2019.10.07 09:06:17)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code eeecb9bdedb8bafbbce1fab4bde9eae8b8e9eeebb8)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570428377356 2019.10.07 09:06:17)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code fdffaaadacabaaeaf9fcefa7a9fba8fbfefbf5f8ab)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570428380821 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570428380822 2019.10.07 09:06:20)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 8a8bdf848ddcde9fd8859ed0d98d8e8cdc8d8a8fdc)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570428380825 2019.10.07 09:06:20)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 8a8bdf84dedcdd9d8e8b98d0de8cdf8c898c828fdc)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11297         1570428383975 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570428383976 2019.10.07 09:06:23)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code dededc8cdd888ac9dad98cd0ce858bd888d9ded9dad888)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1570428384305 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570428384306 2019.10.07 09:06:24)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 26262a22767072337429327c752122207021262370)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570428384309 2019.10.07 09:06:24)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 26262a22257071312227347c7220732025202e2370)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1191          1570428793518 rtl
(_unit VHDL (mux 0 12(rtl 0 31))
	(_version vd0)
	(_time 1570428793519 2019.10.07 09:13:13)
	(_source (\./../src/mux.vhd\))
	(_parameters tan)
	(_code 9acec894ceccc68cccc98fc1c39cce9d9f9d929cce)
	(_ent
		(_time 1569341529550)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MUX_Din0 1 0 16(_ent(_in))))
		(_port (_int MUX_Din1 1 0 17(_ent(_in))))
		(_port (_int MUX_Din2 1 0 18(_ent(_in))))
		(_port (_int MUX_Din3 1 0 19(_ent(_in))))
		(_port (_int MUX_Din4 1 0 20(_ent(_in))))
		(_port (_int MUX_Din5 1 0 21(_ent(_in))))
		(_port (_int MUX_Din6 1 0 22(_ent(_in))))
		(_port (_int MUX_Din7 1 0 23(_ent(_in))))
		(_port (_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1221          1570428793628 rtl
(_unit VHDL (reg 0 12(rtl 0 26))
	(_version vd0)
	(_time 1570428793629 2019.10.07 09:13:13)
	(_source (\./../src/reg.vhd\))
	(_parameters tan)
	(_code 07520201055054100155125d510005010201000005)
	(_ent
		(_time 1569341529582)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port (_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port (_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port (_int REG_Dout 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3575          1570428793782 rtl
(_unit VHDL (ctrl 0 14(rtl 0 56))
	(_version vd0)
	(_time 1570428793783 2019.10.07 09:13:13)
	(_source (\./../src/f_ctrl.vhd\))
	(_parameters tan)
	(_code a3f7a7f5a4f5f5b5f0a4f4adb7f8f0a5f0a5a0a4a7a4a1)
	(_ent
		(_time 1569341529465)
	)
	(_object
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_port (_int RST -1 0 18(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 21(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Din 0 0 21(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 1 0 22(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 25(_array -1 ((_to i 1 i 18)))))
		(_port (_int FlagV 2 0 25(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 29(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 3 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 4 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 5 0 32(_ent(_out))))
		(_port (_int CMD 5 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_A_CMD 6 0 36(_ent(_out))))
		(_port (_int REG_B_CMD 6 0 37(_ent(_out))))
		(_port (_int REG_C_CMD 6 0 38(_ent(_out))))
		(_port (_int REG_D_CMD 6 0 39(_ent(_out))))
		(_port (_int REG_E_CMD 6 0 40(_ent(_out))))
		(_port (_int REG_F_CMD 6 0 41(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 46(_array -1 ((_dto i 8 i 0)))))
		(_port (_int RST_COMP 7 0 46(_ent(_out))))
		(_port (_int Done -1 0 49(_ent(_out))))
		(_port (_int CTRL_Dout 1 0 50(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 57(_array -1 ((_to i 1 i 80)))))
		(_sig (_int current 8 0 57(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~7}~13 0 58(_array -1 ((_to i 0 i 7)))))
		(_sig (_int N_ADDR 9 0 58(_arch(_uni))))
		(_sig (_int C_ADDR 9 0 59(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~3}~13 0 60(_array -1 ((_to i 0 i 3)))))
		(_sig (_int LS 10 0 60(_arch(_uni))))
		(_sig (_int Logic_Jump -1 0 61(_arch(_uni))))
		(_sig (_int CNT_clk -1 0 62(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_prcs (_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(2)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 822           1570428793923 rtl
(_unit VHDL (flg 0 34(rtl 0 45))
	(_version vd0)
	(_time 1570428793924 2019.10.07 09:13:13)
	(_source (\./../src/flg.vhd\))
	(_parameters tan)
	(_code 30643e35636763263763736a663636366336373636)
	(_ent
		(_time 1569341529616)
	)
	(_object
		(_port (_int CLK -1 0 37(_ent(_in)(_event))))
		(_port (_int RST -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int Xin 0 0 39(_ent(_in))))
		(_port (_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 6563          1570428794034 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1570428794035 2019.10.07 09:13:14)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code 9dc897929fca9d8a999bdbc7989a9f9bcb9bc99a9f)
	(_ent
		(_time 1569341529646)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000001000000000000000000000000000000000000000000000000011"\))(3(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000100"\))(4(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00000001000000000000000000000000000000000000000000001000000000000000000000000110"\))(6(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000001000"\))(8(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001001"\))(9(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000001010"\))(10(_string \"00010000000000000000000000000000000000000000000000000000000000000000000000001011"\))(11(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001100"\))(12(_string \"01000000000000000000010000000000000000000000000000000000000000000000000000001101"\))(13(_string \"00100000000000000000000000000000000000000000000000000000010000000000000000001110"\))(14(_string \"00000000000000000000000000000000000000000000000000010000000000000001000000010000"\))(15(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000010100"\))(16(_string \"00000000000000000000000000000000000000000000000000000000000000000000011000010001"\))(17(_string \"00000000000000010000000100000000000000000000000000000000000000000000000000010011"\))(18(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010001"\))(19(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001110"\))(20(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010101"\))(21(_string \"01000000000000000000000000000000000000000010000000000000000000000000000000010111"\))(22(_string \"00000100000000000000000000000000000000000000000000000000000000000000000000011011"\))(23(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100011000"\))(24(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000010110"\))(25(_string \"00000001000000000000000000000000000000000000000000000100000000000000000000011010"\))(26(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000011000"\))(27(_string \"00000001000000000000010000000000000000000000000000100000000000000000000000011100"\))(28(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000011101"\))(29(_string \"00000000000000000000000000000000000000000000000000000000010000010000000000011110"\))(30(_string \"00000001000000000000000000000000000000000000000000010000000000000000000000011111"\))(31(_string \"01000000000000000000010000000000000000000000000000000000000000000001000000100001"\))(32(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000100101"\))(33(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100100010"\))(34(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000100100"\))(35(_string \"00000000000000000000001000000000000000000000000000000000010000010000000000100000"\))(36(_string \"00000000000000000000001000000100000010000000000000000000000000000000000000100001"\))(37(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000100110"\))(38(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000101000"\))(39(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100110001"\))(40(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101001"\))(41(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000101010"\))(42(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100101011"\))(43(_string \"00000000000000000000000000100000000000000000000000000000000000000000000000101101"\))(44(_string \"00000000000000000000001000000000000000000000000000000000000000000000000000101110"\))(45(_string \"00010000100000000000000000000000000000000000000000000000000000000000000000110000"\))(46(_string \"00000100000000000000000000000000000000000000000000000000000000000000000000101111"\))(47(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101101"\))(48(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100100110"\))(49(_string \"00000000000000000000000000100000000000000000000000000000000000000000000000110011"\))(50(_string \"00000000000000000000001000000000000000000000000000000000000000000000000000110011"\))(51(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000110100"\))(52(_string \"00010000000000000000000000000000000000000000000000000000000000000000000000110101"\))(53(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000110110"\))(54(_string \"01000000000000000000000000000000000000000000000000000000000000000000000000110111"\))(55(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__93(_arch 0 0 93(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 862           1570428794188 rtl
(_unit VHDL (cnt 0 12(rtl 0 22))
	(_version vd0)
	(_time 1570428794189 2019.10.07 09:13:14)
	(_source (\./../src/cnt.vhd\))
	(_parameters tan)
	(_code 396d333c656f692f3b697c626c3f3a3f6c3e3d3f3a)
	(_ent
		(_time 1569341529381)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in))))
		(_port (_int CNT_CMD -1 0 16(_ent(_in))))
		(_port (_int CNT_Flag -1 0 17(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(4)(3))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1533          1570428794300 rtl
(_unit VHDL (alu_s 0 16(rtl 0 29))
	(_version vd0)
	(_time 1570428794301 2019.10.07 09:13:14)
	(_source (\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code a7f3aff0f3f1f6b2f2a3b4fdf7a1f4a0a2a2f1a0a4)
	(_ent
		(_time 1569341529678)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 0 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1 ((_dto i 15 i 0)))))
		(_port (_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port (_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port (_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port (_int ALU_Dout 1 0 23(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(5(d_15_0))(3(3))(4))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment (_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment (_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11297         1570428794470 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570428794471 2019.10.07 09:13:14)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 53060650060507445754015d4308065505545354575505)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1698          1570428794487 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1570428794488 2019.10.07 09:13:14)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 623737623634367730377638316566643465626734)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 46(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 54(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 63(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 381 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 78 (top_tb))
	(_version vd0)
	(_time 1570428794501 2019.10.07 09:13:14)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 7227277375242565767360282674277471747a7724)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570428794594 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570428794595 2019.10.07 09:13:14)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code d0858582868684c582dfc48a83d7d4d686d7d0d586)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570428794598 2019.10.07 09:13:14)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code d0858582d58687c7d4d1c28a84d685d6d3d6d8d586)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570428797534 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570428797535 2019.10.07 09:13:17)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 491d4b4b161f1d5c1b465d131a4e4d4f1f4e494c1f)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570428797538 2019.10.07 09:13:17)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 491d4b4b451f1e5e4d485b131d4f1c4f4a4f414c1f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11297         1570428801190 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570428801191 2019.10.07 09:13:21)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 91c2919ec6c7c5869596c39f81cac497c79691969597c7)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1570428801534 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570428801535 2019.10.07 09:13:21)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code e9bae8bab6bfbdfcbbe6fdb3baeeedefbfeee9ecbf)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570428801547 2019.10.07 09:13:21)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code f9aaf8a9f5afaeeefdf8eba3adffacfffafff1fcaf)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1191          1570429461095 rtl
(_unit VHDL (mux 0 12(rtl 0 31))
	(_version vd0)
	(_time 1570429461096 2019.10.07 09:24:21)
	(_source (\./../src/mux.vhd\))
	(_parameters tan)
	(_code 54070656550208420207410f0d52005351535c5200)
	(_ent
		(_time 1569341529550)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MUX_Din0 1 0 16(_ent(_in))))
		(_port (_int MUX_Din1 1 0 17(_ent(_in))))
		(_port (_int MUX_Din2 1 0 18(_ent(_in))))
		(_port (_int MUX_Din3 1 0 19(_ent(_in))))
		(_port (_int MUX_Din4 1 0 20(_ent(_in))))
		(_port (_int MUX_Din5 1 0 21(_ent(_in))))
		(_port (_int MUX_Din6 1 0 22(_ent(_in))))
		(_port (_int MUX_Din7 1 0 23(_ent(_in))))
		(_port (_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1221          1570429461142 rtl
(_unit VHDL (reg 0 12(rtl 0 26))
	(_version vd0)
	(_time 1570429461143 2019.10.07 09:24:21)
	(_source (\./../src/reg.vhd\))
	(_parameters tan)
	(_code 83d1878d85d4d09485d196d9d58481858685848481)
	(_ent
		(_time 1569341529582)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port (_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port (_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port (_int REG_Dout 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3575          1570429461234 rtl
(_unit VHDL (ctrl 0 14(rtl 0 56))
	(_version vd0)
	(_time 1570429461235 2019.10.07 09:24:21)
	(_source (\./../src/f_ctrl.vhd\))
	(_parameters tan)
	(_code e0b3e5b2e4b6b6f6b3e7b7eef4bbb3e6b3e6e3e7e4e7e2)
	(_ent
		(_time 1569341529465)
	)
	(_object
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_port (_int RST -1 0 18(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 21(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Din 0 0 21(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 1 0 22(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 25(_array -1 ((_to i 1 i 18)))))
		(_port (_int FlagV 2 0 25(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 29(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 3 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 4 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 5 0 32(_ent(_out))))
		(_port (_int CMD 5 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_A_CMD 6 0 36(_ent(_out))))
		(_port (_int REG_B_CMD 6 0 37(_ent(_out))))
		(_port (_int REG_C_CMD 6 0 38(_ent(_out))))
		(_port (_int REG_D_CMD 6 0 39(_ent(_out))))
		(_port (_int REG_E_CMD 6 0 40(_ent(_out))))
		(_port (_int REG_F_CMD 6 0 41(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 46(_array -1 ((_dto i 8 i 0)))))
		(_port (_int RST_COMP 7 0 46(_ent(_out))))
		(_port (_int Done -1 0 49(_ent(_out))))
		(_port (_int CTRL_Dout 1 0 50(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 57(_array -1 ((_to i 1 i 80)))))
		(_sig (_int current 8 0 57(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~7}~13 0 58(_array -1 ((_to i 0 i 7)))))
		(_sig (_int N_ADDR 9 0 58(_arch(_uni))))
		(_sig (_int C_ADDR 9 0 59(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~3}~13 0 60(_array -1 ((_to i 0 i 3)))))
		(_sig (_int LS 10 0 60(_arch(_uni))))
		(_sig (_int Logic_Jump -1 0 61(_arch(_uni))))
		(_sig (_int CNT_clk -1 0 62(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_prcs (_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(2)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 822           1570429461329 rtl
(_unit VHDL (flg 0 34(rtl 0 45))
	(_version vd0)
	(_time 1570429461330 2019.10.07 09:24:21)
	(_source (\./../src/flg.vhd\))
	(_parameters tan)
	(_code 3e6d3f3b38696d28396d7d64683838386d38393838)
	(_ent
		(_time 1569341529616)
	)
	(_object
		(_port (_int CLK -1 0 37(_ent(_in)(_event))))
		(_port (_int RST -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int Xin 0 0 39(_ent(_in))))
		(_port (_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 6563          1570429461392 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1570429461393 2019.10.07 09:24:21)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code 7d2f787c7f2a7d6a797a3b27787a7f7b2b7b297a7f)
	(_ent
		(_time 1569341529646)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000001000000000000000000000000000000000000000000000000011"\))(3(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000100"\))(4(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00000001000000000000000000000000000000000000000000001000000000000000000000000110"\))(6(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000001000"\))(8(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001001"\))(9(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000001010"\))(10(_string \"00010000000000000000000000000000000000000000000000000000000000000000000000001011"\))(11(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001100"\))(12(_string \"01000000000000000000010000000000000000000000000000000000000000000000000000001101"\))(13(_string \"00100000000000000000000000000000000000000000000000000000010000000000000000001110"\))(14(_string \"00000000000000000000000000000000000000000000000000010000000000000001000000010000"\))(15(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000010100"\))(16(_string \"00000000000000000000000000000000000000000000000000000000000000000000011000010001"\))(17(_string \"00000000000000010000000100000000000000000000000000000000000000000000000000010011"\))(18(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010001"\))(19(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001110"\))(20(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010101"\))(21(_string \"01000000000000000000000000000000000000000010000000000000000000000000000000010111"\))(22(_string \"00000101000000000000000000000000000000000000000000010000000000000000000000011011"\))(23(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100011000"\))(24(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000010110"\))(25(_string \"00000001000000000000000000000000000000000000000000000100000000000000000000011010"\))(26(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000011000"\))(27(_string \"00000001000000000000000000000000000000000000000000000010000000000000000000011100"\))(28(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000011101"\))(29(_string \"00000000000000000000000000000000000000000000000000000000010000010000000000011110"\))(30(_string \"00000001000000000000000000000000000000000000000000010000000000000000000000011111"\))(31(_string \"01000000000000000000010000000000000000000000000000000000000000000001000000100001"\))(32(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000100101"\))(33(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100100010"\))(34(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000100100"\))(35(_string \"00000000000000000000001000000000000000000000000000000000010000010000000000100000"\))(36(_string \"00000000000000000000001000000100000010000000000000000000000000000000000000100001"\))(37(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000100110"\))(38(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000101000"\))(39(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100110001"\))(40(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101001"\))(41(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000101010"\))(42(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100101011"\))(43(_string \"00000000000000000000000000100000000000000000000000000000000000000000000000101101"\))(44(_string \"00000000000000000000001000000000000000000000000000000000000000000000000000101110"\))(45(_string \"00010000100000000000000000000000000000000000000000000000000000000000000000110000"\))(46(_string \"00000100000000000000000000000000000000000000000000000000000000000000000000101111"\))(47(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101101"\))(48(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100100110"\))(49(_string \"00000000000000000000000000100000000000000000000000000000000000000000000000110011"\))(50(_string \"00000000000000000000001000000000000000000000000000000000000000000000000000110011"\))(51(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000110100"\))(52(_string \"00010000000000000000000000000000000000000000000000000000000000000000000000110101"\))(53(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000110110"\))(54(_string \"01000000000000000000000000000000000000000000000000000000000000000000000000110111"\))(55(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__94(_arch 0 0 94(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 862           1570429461486 rtl
(_unit VHDL (cnt 0 12(rtl 0 22))
	(_version vd0)
	(_time 1570429461487 2019.10.07 09:24:21)
	(_source (\./../src/cnt.vhd\))
	(_parameters tan)
	(_code da89de88de8c8accd88a9f818fdcd9dc8fdddedcd9)
	(_ent
		(_time 1569341529381)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in))))
		(_port (_int CNT_CMD -1 0 16(_ent(_in))))
		(_port (_int CNT_Flag -1 0 17(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(4)(3))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1533          1570429461595 rtl
(_unit VHDL (alu_s 0 16(rtl 0 29))
	(_version vd0)
	(_time 1570429461596 2019.10.07 09:24:21)
	(_source (\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code 481b414a131e195d1d4c5b12184e1b4f4d4d1e4f4b)
	(_ent
		(_time 1569341529678)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 0 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1 ((_dto i 15 i 0)))))
		(_port (_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port (_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port (_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port (_int ALU_Dout 1 0 23(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(5(d_15_0))(3(3))(4))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment (_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment (_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11297         1570429461765 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570429461766 2019.10.07 09:24:21)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code f4a6f8a4a6a2a0e3f0f3a6fae4afa1f2a2f3f4f3f0f2a2)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1698          1570429461771 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1570429461772 2019.10.07 09:24:21)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code f4a6f8a4a6a2a0e1a6a1e0aea7f3f0f2a2f3f4f1a2)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 46(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 54(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 63(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 381 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 78 (top_tb))
	(_version vd0)
	(_time 1570429461775 2019.10.07 09:24:21)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code f4a6f8a4f5a2a3e3f0f5e6aea0f2a1f2f7f2fcf1a2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570429461845 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570429461846 2019.10.07 09:24:21)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 42104f4016141657104d5618114546441445424714)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570429461859 2019.10.07 09:24:21)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 51035c52550706465550430b055704575257595407)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570429465407 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570429465408 2019.10.07 09:24:25)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 2c7d2f28297a78397e2338767f2b282a7a2b2c297a)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570429465421 2019.10.07 09:24:25)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 3c6d3f396a6a6b2b383d2e66683a693a3f3a34396a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11297         1570429476889 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570429476890 2019.10.07 09:24:36)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 090c090f565f5d1e0d0e5b0719525c0f5f0e090e0d0f5f)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1570429477264 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570429477265 2019.10.07 09:24:37)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 8085818ed6d6d495d28f94dad3878486d6878085d6)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570429477268 2019.10.07 09:24:37)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 8085818e85d6d797848192dad486d58683868885d6)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1191          1570431293882 rtl
(_unit VHDL (mux 0 12(rtl 0 31))
	(_version vd0)
	(_time 1570431293883 2019.10.07 09:54:53)
	(_source (\./../src/mux.vhd\))
	(_parameters tan)
	(_code a1f3a1f7a5f7fdb7f7f2b4faf8a7f5a6a4a6a9a7f5)
	(_ent
		(_time 1569341529550)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MUX_Din0 1 0 16(_ent(_in))))
		(_port (_int MUX_Din1 1 0 17(_ent(_in))))
		(_port (_int MUX_Din2 1 0 18(_ent(_in))))
		(_port (_int MUX_Din3 1 0 19(_ent(_in))))
		(_port (_int MUX_Din4 1 0 20(_ent(_in))))
		(_port (_int MUX_Din5 1 0 21(_ent(_in))))
		(_port (_int MUX_Din6 1 0 22(_ent(_in))))
		(_port (_int MUX_Din7 1 0 23(_ent(_in))))
		(_port (_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1221          1570431293976 rtl
(_unit VHDL (reg 0 12(rtl 0 26))
	(_version vd0)
	(_time 1570431293977 2019.10.07 09:54:53)
	(_source (\./../src/reg.vhd\))
	(_parameters tan)
	(_code 0e5d59085e595d19085c1b5458090c080b0809090c)
	(_ent
		(_time 1569341529582)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port (_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port (_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port (_int REG_Dout 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3575          1570431294098 rtl
(_unit VHDL (ctrl 0 14(rtl 0 56))
	(_version vd0)
	(_time 1570431294099 2019.10.07 09:54:54)
	(_source (\./../src/f_ctrl.vhd\))
	(_parameters tan)
	(_code 7c2e2a7c2b2a2a6a2f7b2b7268272f7a2f7a7f7b787b7e)
	(_ent
		(_time 1569341529465)
	)
	(_object
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_port (_int RST -1 0 18(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 21(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Din 0 0 21(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 1 0 22(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 25(_array -1 ((_to i 1 i 18)))))
		(_port (_int FlagV 2 0 25(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 29(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 3 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 4 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 5 0 32(_ent(_out))))
		(_port (_int CMD 5 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_A_CMD 6 0 36(_ent(_out))))
		(_port (_int REG_B_CMD 6 0 37(_ent(_out))))
		(_port (_int REG_C_CMD 6 0 38(_ent(_out))))
		(_port (_int REG_D_CMD 6 0 39(_ent(_out))))
		(_port (_int REG_E_CMD 6 0 40(_ent(_out))))
		(_port (_int REG_F_CMD 6 0 41(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 46(_array -1 ((_dto i 8 i 0)))))
		(_port (_int RST_COMP 7 0 46(_ent(_out))))
		(_port (_int Done -1 0 49(_ent(_out))))
		(_port (_int CTRL_Dout 1 0 50(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 57(_array -1 ((_to i 1 i 80)))))
		(_sig (_int current 8 0 57(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~7}~13 0 58(_array -1 ((_to i 0 i 7)))))
		(_sig (_int N_ADDR 9 0 58(_arch(_uni))))
		(_sig (_int C_ADDR 9 0 59(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~3}~13 0 60(_array -1 ((_to i 0 i 3)))))
		(_sig (_int LS 10 0 60(_arch(_uni))))
		(_sig (_int Logic_Jump -1 0 61(_arch(_uni))))
		(_sig (_int CNT_clk -1 0 62(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_prcs (_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(2)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 822           1570431294210 rtl
(_unit VHDL (flg 0 34(rtl 0 45))
	(_version vd0)
	(_time 1570431294211 2019.10.07 09:54:54)
	(_source (\./../src/flg.vhd\))
	(_parameters tan)
	(_code e9bbbabab3bebaffeebaaab3bfefefefbaefeeefef)
	(_ent
		(_time 1569341529616)
	)
	(_object
		(_port (_int CLK -1 0 37(_ent(_in)(_event))))
		(_port (_int RST -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int Xin 0 0 39(_ent(_in))))
		(_port (_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 6661          1570431294302 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1570431294303 2019.10.07 09:54:54)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code 47141345161047504342011d424045411141134045)
	(_ent
		(_time 1569341529646)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000001000000000000000000000000000000000000000000000000011"\))(3(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000100"\))(4(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00000001000000000000000000000000000000000000000000001000000000000000000000000110"\))(6(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000001000"\))(8(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001001"\))(9(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000001010"\))(10(_string \"00010000000000000000000000000000000000000000000000000000000000000000000000001011"\))(11(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001100"\))(12(_string \"01000000000000000000010000000000000000000000000000000000000000000000000000001101"\))(13(_string \"00100000000000000000000000000000000000000000000000000000010000000000000000001110"\))(14(_string \"00000000000000000000000000000000000000000000000000010000000000000001000000010000"\))(15(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000010100"\))(16(_string \"00000000000000000000000000000000000000000000000000000000000000000000011000010001"\))(17(_string \"00000000000000010000000100000000000000000000000000000000000000000000000000010011"\))(18(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010001"\))(19(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001110"\))(20(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010101"\))(21(_string \"01000000000000000000000000000000000000000010000000000000000000000000000000010111"\))(22(_string \"00000100000000000000000000000000000000000000000000000000000000000000000000011011"\))(23(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100011000"\))(24(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000010110"\))(25(_string \"00000001000000000000000000000000000000000000000000000100000000000000000000011010"\))(26(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000011000"\))(27(_string \"00000001000000000000000000000000000000000000000000010000000000000000000000011100"\))(28(_string \"00000001000000000000000000000000000000000000000000000010000000000000000000011101"\))(29(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000011110"\))(30(_string \"00000000000000000000000000000000000000000000000000000000010000010000000000011111"\))(31(_string \"00000001000000000000000000000000000000000000000000010000000000000000000000100000"\))(32(_string \"01000000000000000000010000000000000000000000000000000000000000000001000000100010"\))(33(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000100110"\))(34(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100100011"\))(35(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000100101"\))(36(_string \"00000000000000000000001000000000000000000000000000000000010000010000000000100001"\))(37(_string \"00000000000000000000001000000100000010000000000000000000000000000000000000100010"\))(38(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000100111"\))(39(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000101001"\))(40(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100110010"\))(41(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101010"\))(42(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000101011"\))(43(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100101100"\))(44(_string \"00000000000000000000000000100000000000000000000000000000000000000000000000101110"\))(45(_string \"00000000000000000000001000000000000000000000000000000000000000000000000000101111"\))(46(_string \"00010000100000000000000000000000000000000000000000000000000000000000000000110001"\))(47(_string \"00000100000000000000000000000000000000000000000000000000000000000000000000110000"\))(48(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101110"\))(49(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100100111"\))(50(_string \"00000000000000000000000000100000000000000000000000000000000000000000000000110100"\))(51(_string \"00000000000000000000001000000000000000000000000000000000000000000000000000110100"\))(52(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000110101"\))(53(_string \"00010000000000000000000000000000000000000000000000000000000000000000000000110110"\))(54(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000110111"\))(55(_string \"01000000000000000000000000000000000000000000000000000000000000000000000000111000"\))(56(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__96(_arch 0 0 96(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 862           1570431294413 rtl
(_unit VHDL (cnt 0 12(rtl 0 22))
	(_version vd0)
	(_time 1570431294414 2019.10.07 09:54:54)
	(_source (\./../src/cnt.vhd\))
	(_parameters tan)
	(_code b4e6e1e0e5e2e4a2b6e4f1efe1b2b7b2e1b3b0b2b7)
	(_ent
		(_time 1569341529381)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in))))
		(_port (_int CNT_CMD -1 0 16(_ent(_in))))
		(_port (_int CNT_Flag -1 0 17(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(4)(3))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1533          1570431294491 rtl
(_unit VHDL (alu_s 0 16(rtl 0 29))
	(_version vd0)
	(_time 1570431294492 2019.10.07 09:54:54)
	(_source (\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code 025103045354531757061158520451050707540501)
	(_ent
		(_time 1569341529678)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 0 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1 ((_dto i 15 i 0)))))
		(_port (_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port (_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port (_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port (_int ALU_Dout 1 0 23(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(5(d_15_0))(3(3))(4))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment (_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment (_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11297         1570431294599 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570431294600 2019.10.07 09:54:54)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 70227471262624677477227e602b257626777077747626)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1698          1570431294616 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1570431294617 2019.10.07 09:54:54)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 7f2d7b7e7f292b6a2d2a6b252c787b7929787f7a29)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 46(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 54(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 63(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 381 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 78 (top_tb))
	(_version vd0)
	(_time 1570431294620 2019.10.07 09:54:54)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 7f2d7b7e2c2928687b7e6d252b792a797c79777a29)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570431294663 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570431294664 2019.10.07 09:54:54)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code aefcaaf9adf8fabbfca1baf4fda9aaa8f8a9aeabf8)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570431294678 2019.10.07 09:54:54)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code beecbaeaeee8e9a9babface4eab8ebb8bdb8b6bbe8)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570431297335 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570431297336 2019.10.07 09:54:57)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 1e4c48191d484a0b4c110a444d191a1848191e1b48)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570431297339 2019.10.07 09:54:57)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 1e4c48194e4849091a1f0c444a184b181d18161b48)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11297         1570431302709 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570431302710 2019.10.07 09:55:02)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 2d2a29292f7b793a292a7f233d76782b7b2a2d2a292b7b)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1570431303117 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570431303118 2019.10.07 09:55:03)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code c3c4c696969597d691ccd79990c4c7c595c4c3c695)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570431303121 2019.10.07 09:55:03)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code c3c4c696c59594d4c7c2d19997c596c5c0c5cbc695)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1191          1570432355361 rtl
(_unit VHDL (mux 0 12(rtl 0 31))
	(_version vd0)
	(_time 1570432355362 2019.10.07 10:12:35)
	(_source (\./../src/mux.vhd\))
	(_parameters tan)
	(_code 0d0a590a5c5b511b5b5e1856540b590a080a050b59)
	(_ent
		(_time 1569341529550)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MUX_Din0 1 0 16(_ent(_in))))
		(_port (_int MUX_Din1 1 0 17(_ent(_in))))
		(_port (_int MUX_Din2 1 0 18(_ent(_in))))
		(_port (_int MUX_Din3 1 0 19(_ent(_in))))
		(_port (_int MUX_Din4 1 0 20(_ent(_in))))
		(_port (_int MUX_Din5 1 0 21(_ent(_in))))
		(_port (_int MUX_Din6 1 0 22(_ent(_in))))
		(_port (_int MUX_Din7 1 0 23(_ent(_in))))
		(_port (_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1221          1570432355437 rtl
(_unit VHDL (reg 0 12(rtl 0 26))
	(_version vd0)
	(_time 1570432355438 2019.10.07 10:12:35)
	(_source (\./../src/reg.vhd\))
	(_parameters tan)
	(_code 5b5d59580c0c084c5d094e010d5c595d5e5d5c5c59)
	(_ent
		(_time 1569341529582)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port (_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port (_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port (_int REG_Dout 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3575          1570432355578 rtl
(_unit VHDL (ctrl 0 14(rtl 0 56))
	(_version vd0)
	(_time 1570432355579 2019.10.07 10:12:35)
	(_source (\./../src/f_ctrl.vhd\))
	(_parameters tan)
	(_code e8efebbae4bebefebbefbfe6fcb3bbeebbeeebefecefea)
	(_ent
		(_time 1569341529465)
	)
	(_object
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_port (_int RST -1 0 18(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 21(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Din 0 0 21(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 1 0 22(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 25(_array -1 ((_to i 1 i 18)))))
		(_port (_int FlagV 2 0 25(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 29(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 3 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 4 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 5 0 32(_ent(_out))))
		(_port (_int CMD 5 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_A_CMD 6 0 36(_ent(_out))))
		(_port (_int REG_B_CMD 6 0 37(_ent(_out))))
		(_port (_int REG_C_CMD 6 0 38(_ent(_out))))
		(_port (_int REG_D_CMD 6 0 39(_ent(_out))))
		(_port (_int REG_E_CMD 6 0 40(_ent(_out))))
		(_port (_int REG_F_CMD 6 0 41(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 46(_array -1 ((_dto i 8 i 0)))))
		(_port (_int RST_COMP 7 0 46(_ent(_out))))
		(_port (_int Done -1 0 49(_ent(_out))))
		(_port (_int CTRL_Dout 1 0 50(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 57(_array -1 ((_to i 1 i 80)))))
		(_sig (_int current 8 0 57(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~7}~13 0 58(_array -1 ((_to i 0 i 7)))))
		(_sig (_int N_ADDR 9 0 58(_arch(_uni))))
		(_sig (_int C_ADDR 9 0 59(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~3}~13 0 60(_array -1 ((_to i 0 i 3)))))
		(_sig (_int LS 10 0 60(_arch(_uni))))
		(_sig (_int Logic_Jump -1 0 61(_arch(_uni))))
		(_sig (_int CNT_clk -1 0 62(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_prcs (_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(2)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 822           1570432355689 rtl
(_unit VHDL (flg 0 34(rtl 0 45))
	(_version vd0)
	(_time 1570432355690 2019.10.07 10:12:35)
	(_source (\./../src/flg.vhd\))
	(_parameters tan)
	(_code 55525256030206435206160f035353530653525353)
	(_ent
		(_time 1569341529616)
	)
	(_object
		(_port (_int CLK -1 0 37(_ent(_in)(_event))))
		(_port (_int RST -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int Xin 0 0 39(_ent(_in))))
		(_port (_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 6759          1570432355799 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1570432355800 2019.10.07 10:12:35)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code c3c5c0969694c3d4c7c08599c6c4c1c595c597c4c1)
	(_ent
		(_time 1569341529646)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000001000000000000000000000000000000000000000000000000011"\))(3(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000100"\))(4(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00000001000000000000000000000000000000000000000000001000000000000000000000000110"\))(6(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000001000"\))(8(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001001"\))(9(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000001010"\))(10(_string \"00010000000000000000000000000000000000000000000000000000000000000000000000001011"\))(11(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001100"\))(12(_string \"01000000000000000000010000000000000000000000000000000000000000000000000000001101"\))(13(_string \"00100000000000000000000000000000000000000000000000000000010000000000000000001110"\))(14(_string \"00000000000000000000000000000000000000000000000000010000000000000001000000010000"\))(15(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000010100"\))(16(_string \"00000000000000000000000000000000000000000000000000000000000000000000011000010001"\))(17(_string \"00000000000000010000000100000000000000000000000000000000000000000000000000010011"\))(18(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010001"\))(19(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001110"\))(20(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010101"\))(21(_string \"01000000000000000000000000000000000000000010000000000000000000000000000000010111"\))(22(_string \"00000100000000000000000000000000000000000000000000000000010000000000000000011011"\))(23(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100011000"\))(24(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000010110"\))(25(_string \"00000001000000000000000000000000000000000000000000000100000000000000000000011010"\))(26(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000011000"\))(27(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000011100"\))(28(_string \"00000001000000000000000000000000000000000000000000010000000000000000000000011101"\))(29(_string \"00000001000000000000000000000000000000000000000000000010000000000000000000011110"\))(30(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000011111"\))(31(_string \"00000000000000000000000000000000000000000000000000000000010000010000000000100000"\))(32(_string \"00000001000000000000000000000000000000000000000000010000000000000000000000100001"\))(33(_string \"01000000000000000000010000000000000000000000000000000000000000000001000000100011"\))(34(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000100111"\))(35(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100100100"\))(36(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000100110"\))(37(_string \"00000000000000000000001000000000000000000000000000000000010000010000000000100010"\))(38(_string \"00000000000000000000001000000100000010000000000000000000000000000000000000100011"\))(39(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101000"\))(40(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000101010"\))(41(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100110011"\))(42(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101011"\))(43(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000101100"\))(44(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100101101"\))(45(_string \"00000000000000000000000000100000000000000000000000000000000000000000000000101111"\))(46(_string \"00000000000000000000001000000000000000000000000000000000000000000000000000110000"\))(47(_string \"00010000100000000000000000000000000000000000000000000000000000000000000000110010"\))(48(_string \"00000100000000000000000000000000000000000000000000000000000000000000000000110001"\))(49(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101111"\))(50(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100101000"\))(51(_string \"00000000000000000000000000100000000000000000000000000000000000000000000000110101"\))(52(_string \"00000000000000000000001000000000000000000000000000000000000000000000000000110101"\))(53(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000110110"\))(54(_string \"00010000000000000000000000000000000000000000000000000000000000000000000000110111"\))(55(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000111000"\))(56(_string \"01000000000000000000000000000000000000000000000000000000000000000000000000111001"\))(57(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__98(_arch 0 0 98(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 862           1570432355922 rtl
(_unit VHDL (cnt 0 12(rtl 0 22))
	(_version vd0)
	(_time 1570432355923 2019.10.07 10:12:35)
	(_source (\./../src/cnt.vhd\))
	(_parameters tan)
	(_code 40474142151610564210051b154643461547444643)
	(_ent
		(_time 1569341529381)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in))))
		(_port (_int CNT_CMD -1 0 16(_ent(_in))))
		(_port (_int CNT_Flag -1 0 17(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(4)(3))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1533          1570432356033 rtl
(_unit VHDL (alu_s 0 16(rtl 0 29))
	(_version vd0)
	(_time 1570432356034 2019.10.07 10:12:36)
	(_source (\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code adaaaefaaafbfcb8f8a9bef7fdabfeaaa8a8fbaaae)
	(_ent
		(_time 1569341529678)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 0 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1 ((_dto i 15 i 0)))))
		(_port (_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port (_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port (_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port (_int ALU_Dout 1 0 23(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(5(d_15_0))(3(3))(4))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment (_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment (_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11297         1570432356187 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570432356188 2019.10.07 10:12:36)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 494f4e4b161f1d5e4d4e1b4759121c4f1f4e494e4d4f1f)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1698          1570432356205 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1570432356206 2019.10.07 10:12:36)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 595f5e5a060f0d4c0b0c4d030a5e5d5f0f5e595c0f)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 46(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 54(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 63(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 381 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 78 (top_tb))
	(_version vd0)
	(_time 1570432356209 2019.10.07 10:12:36)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 595f5e5a550f0e4e5d584b030d5f0c5f5a5f515c0f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570432356283 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570432356284 2019.10.07 10:12:36)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code a7a1a0f0f6f1f3b2f5a8b3fdf4a0a3a1f1a0a7a2f1)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570432356287 2019.10.07 10:12:36)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code a7a1a0f0a5f1f0b0a3a6b5fdf3a1f2a1a4a1afa2f1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570432361595 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570432361596 2019.10.07 10:12:41)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 686d6468363e3c7d3a677c323b6f6c6e3e6f686d3e)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570432361599 2019.10.07 10:12:41)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 686d6468653e3f7f6c697a323c6e3d6e6b6e606d3e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11297         1570432365562 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570432365563 2019.10.07 10:12:45)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code e8ecebbbb6bebcffecefbae6f8b3bdeebeefe8efeceebe)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1570432365876 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570432365877 2019.10.07 10:12:45)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 21252c2576777534732e357b722625277726212477)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570432365880 2019.10.07 10:12:45)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 21252c25257776362520337b752774272227292477)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570432546457 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570432546458 2019.10.07 10:15:46)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 83d2d68dd6d5d796d18c97d9d0848785d5848386d5)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50463491 50529026)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570432546461 2019.10.07 10:15:46)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 83d2d68d85d5d494878291d9d785d68580858b86d5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1191          1570434246843 rtl
(_unit VHDL (mux 0 12(rtl 0 31))
	(_version vd0)
	(_time 1570434246844 2019.10.07 10:44:06)
	(_source (\./../src/mux.vhd\))
	(_parameters tan)
	(_code aaf9adfcfefcf6bcfcf9bff1f3acfeadafada2acfe)
	(_ent
		(_time 1569341529550)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MUX_Din0 1 0 16(_ent(_in))))
		(_port (_int MUX_Din1 1 0 17(_ent(_in))))
		(_port (_int MUX_Din2 1 0 18(_ent(_in))))
		(_port (_int MUX_Din3 1 0 19(_ent(_in))))
		(_port (_int MUX_Din4 1 0 20(_ent(_in))))
		(_port (_int MUX_Din5 1 0 21(_ent(_in))))
		(_port (_int MUX_Din6 1 0 22(_ent(_in))))
		(_port (_int MUX_Din7 1 0 23(_ent(_in))))
		(_port (_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1221          1570434246904 rtl
(_unit VHDL (reg 0 12(rtl 0 26))
	(_version vd0)
	(_time 1570434246905 2019.10.07 10:44:06)
	(_source (\./../src/reg.vhd\))
	(_parameters tan)
	(_code e8bab9bbe5bfbbffeebafdb2beefeaeeedeeefefea)
	(_ent
		(_time 1569341529582)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port (_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port (_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port (_int REG_Dout 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3575          1570434246968 rtl
(_unit VHDL (ctrl 0 14(rtl 0 56))
	(_version vd0)
	(_time 1570434246969 2019.10.07 10:44:06)
	(_source (\./../src/f_ctrl.vhd\))
	(_parameters tan)
	(_code 277470222471713174207029337c742174212420232025)
	(_ent
		(_time 1569341529465)
	)
	(_object
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_port (_int RST -1 0 18(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 21(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Din 0 0 21(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 1 0 22(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 25(_array -1 ((_to i 1 i 18)))))
		(_port (_int FlagV 2 0 25(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 29(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 3 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 4 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 5 0 32(_ent(_out))))
		(_port (_int CMD 5 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_A_CMD 6 0 36(_ent(_out))))
		(_port (_int REG_B_CMD 6 0 37(_ent(_out))))
		(_port (_int REG_C_CMD 6 0 38(_ent(_out))))
		(_port (_int REG_D_CMD 6 0 39(_ent(_out))))
		(_port (_int REG_E_CMD 6 0 40(_ent(_out))))
		(_port (_int REG_F_CMD 6 0 41(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 46(_array -1 ((_dto i 8 i 0)))))
		(_port (_int RST_COMP 7 0 46(_ent(_out))))
		(_port (_int Done -1 0 49(_ent(_out))))
		(_port (_int CTRL_Dout 1 0 50(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 57(_array -1 ((_to i 1 i 80)))))
		(_sig (_int current 8 0 57(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~7}~13 0 58(_array -1 ((_to i 0 i 7)))))
		(_sig (_int N_ADDR 9 0 58(_arch(_uni))))
		(_sig (_int C_ADDR 9 0 59(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~3}~13 0 60(_array -1 ((_to i 0 i 3)))))
		(_sig (_int LS 10 0 60(_arch(_uni))))
		(_sig (_int Logic_Jump -1 0 61(_arch(_uni))))
		(_sig (_int CNT_clk -1 0 62(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_prcs (_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(2)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 822           1570434247046 rtl
(_unit VHDL (flg 0 34(rtl 0 45))
	(_version vd0)
	(_time 1570434247047 2019.10.07 10:44:07)
	(_source (\./../src/flg.vhd\))
	(_parameters tan)
	(_code 75262774232226637226362f237373732673727373)
	(_ent
		(_time 1569341529616)
	)
	(_object
		(_port (_int CLK -1 0 37(_ent(_in)(_event))))
		(_port (_int RST -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int Xin 0 0 39(_ent(_in))))
		(_port (_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 6465          1570434247107 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1570434247108 2019.10.07 10:44:07)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code b3e1e5e7e6e4b3a4b7b6f5e9b6b4b1b5e5b5e7b4b1)
	(_ent
		(_time 1569341529646)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000001000000000000000000000000000000000000000000000000011"\))(3(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000100"\))(4(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00000001000000000000000000000000000000000000000000001000000000000000000000000110"\))(6(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000001000"\))(8(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001001"\))(9(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000001010"\))(10(_string \"00010000000000000000000000000000000000000000000000000000000000000000000000001011"\))(11(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001100"\))(12(_string \"01000000000000000000010000000000000000000000000000000000000000000000000000001101"\))(13(_string \"00100000000000000000000000000000000000000000000000000000010000000000000000001110"\))(14(_string \"00000000000000000000000000000000000000000000000000010000000000000001000000010000"\))(15(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000010100"\))(16(_string \"00000000000000000000000000000000000000000000000000000000000000000000011000010001"\))(17(_string \"00000000000000010000000100000000000000000000000000000000000000000000000000010011"\))(18(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010001"\))(19(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001110"\))(20(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010101"\))(21(_string \"01000000000000000000000000000000000000000010000000000000000000000000000000010111"\))(22(_string \"00000100000000000000000000000000000000000000000000000000010000000000000000011011"\))(23(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100011000"\))(24(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000010110"\))(25(_string \"00000001000000000000000000000000000000000000000000000100000000000000000000011010"\))(26(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000011000"\))(27(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000011100"\))(28(_string \"00000001000000000000000000000000000000000000000000010000000000000000000000011101"\))(29(_string \"00000001000000000000000000000000000000000000000000000010000000000000000000011110"\))(30(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000011111"\))(31(_string \"00000000000000000000000000000000000000000000000000000000010000010000000000100000"\))(32(_string \"00000001000000000000000000000000000000000000000000010000000000000000000000100001"\))(33(_string \"01000000000000000000010000000000000000000000000000000000000000000001000000100011"\))(34(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000100111"\))(35(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100100100"\))(36(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000100110"\))(37(_string \"00000000000000000000001000000000000000000000000000000000010000010000000000100010"\))(38(_string \"00000000000000000000001000000100000010000000000000000000000000000000000000100011"\))(39(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101000"\))(40(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000101010"\))(41(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000110011"\))(42(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101011"\))(43(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000101100"\))(44(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100101101"\))(45(_string \"00000000000000000000000000100000000000000000000000000000000000000000000000101111"\))(46(_string \"00000000000000000000001000000000000000000000000000000000000000000000000000110000"\))(47(_string \"00010000100000000000000000000000000000000000000000000000000000000000000000110010"\))(48(_string \"00000100000000000000000000000000000000000000000000000000000000000000000000110001"\))(49(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101111"\))(50(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100101000"\))(51(_string \"00010000000000000000000000000000000000000000000000000000000000000000000000110100"\))(52(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000110101"\))(53(_string \"01000000000000000000000000000000000000000000000000000000000000000000000000110110"\))(54(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000110111"\))(_others(_others(i 2)))))))
		(_prcs
			(line__96(_arch 0 0 96(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 862           1570434247218 rtl
(_unit VHDL (cnt 0 12(rtl 0 22))
	(_version vd0)
	(_time 1570434247219 2019.10.07 10:44:07)
	(_source (\./../src/cnt.vhd\))
	(_parameters tan)
	(_code 21727725757771372371647a742722277426252722)
	(_ent
		(_time 1569341529381)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in))))
		(_port (_int CNT_CMD -1 0 16(_ent(_in))))
		(_port (_int CNT_Flag -1 0 17(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(4)(3))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1533          1570434247343 rtl
(_unit VHDL (alu_s 0 16(rtl 0 29))
	(_version vd0)
	(_time 1570434247344 2019.10.07 10:44:07)
	(_source (\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code 9ecdca9198c8cf8bcb9a8dc4ce98cd999b9bc8999d)
	(_ent
		(_time 1569341529678)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 0 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1 ((_dto i 15 i 0)))))
		(_port (_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port (_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port (_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port (_int ALU_Dout 1 0 23(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(5(d_15_0))(3(3))(4))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment (_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment (_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11297         1570434247497 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570434247498 2019.10.07 10:44:07)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 3a68683f3d6c6e2d3e3d68342a616f3c6c3d3a3d3e3c6c)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1698          1570434247513 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1570434247514 2019.10.07 10:44:07)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 4a1818484d1c1e5f181f5e10194d4e4c1c4d4a4f1c)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 46(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 54(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 63(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 381 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 78 (top_tb))
	(_version vd0)
	(_time 1570434247517 2019.10.07 10:44:07)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 4a1818481e1c1d5d4e4b58101e4c1f4c494c424f1c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570434247562 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570434247563 2019.10.07 10:44:07)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 782a2a79262e2c6d2a776c222b7f7c7e2e7f787d2e)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50463491 50529026)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570434247566 2019.10.07 10:44:07)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 782a2a79752e2f6f7c796a222c7e2d7e7b7e707d2e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570434251655 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570434251656 2019.10.07 10:44:11)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 76272477262022632479622c257172702071767320)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50463491 50529026)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570434251669 2019.10.07 10:44:11)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 86d7d48885d0d191828794dcd280d38085808e83d0)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11297         1570434256356 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570434256357 2019.10.07 10:44:16)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code d5d3d087868381c2d1d287dbc58e80d383d2d5d2d1d383)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1570434256671 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570434256672 2019.10.07 10:44:16)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 0e0809080d585a1b5c011a545d090a0858090e0b58)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50463491 50529026)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570434256675 2019.10.07 10:44:16)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 0e0809085e5859190a0f1c545a085b080d08060b58)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1191          1570434300227 rtl
(_unit VHDL (mux 0 12(rtl 0 31))
	(_version vd0)
	(_time 1570434300228 2019.10.07 10:45:00)
	(_source (\./../src/mux.vhd\))
	(_parameters tan)
	(_code 386c383c356e642e6e6b2d63613e6c3f3d3f303e6c)
	(_ent
		(_time 1569341529550)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MUX_Din0 1 0 16(_ent(_in))))
		(_port (_int MUX_Din1 1 0 17(_ent(_in))))
		(_port (_int MUX_Din2 1 0 18(_ent(_in))))
		(_port (_int MUX_Din3 1 0 19(_ent(_in))))
		(_port (_int MUX_Din4 1 0 20(_ent(_in))))
		(_port (_int MUX_Din5 1 0 21(_ent(_in))))
		(_port (_int MUX_Din6 1 0 22(_ent(_in))))
		(_port (_int MUX_Din7 1 0 23(_ent(_in))))
		(_port (_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1221          1570434300337 rtl
(_unit VHDL (reg 0 12(rtl 0 26))
	(_version vd0)
	(_time 1570434300338 2019.10.07 10:45:00)
	(_source (\./../src/reg.vhd\))
	(_parameters tan)
	(_code a6f3f0f1a5f1f5b1a0f4b3fcf0a1a4a0a3a0a1a1a4)
	(_ent
		(_time 1569341529582)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port (_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port (_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port (_int REG_Dout 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3575          1570434300478 rtl
(_unit VHDL (ctrl 0 14(rtl 0 56))
	(_version vd0)
	(_time 1570434300479 2019.10.07 10:45:00)
	(_source (\./../src/f_ctrl.vhd\))
	(_parameters tan)
	(_code 32666436346464246135653c2669613461343135363530)
	(_ent
		(_time 1569341529465)
	)
	(_object
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_port (_int RST -1 0 18(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 21(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Din 0 0 21(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 1 0 22(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 25(_array -1 ((_to i 1 i 18)))))
		(_port (_int FlagV 2 0 25(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 29(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 3 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 4 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 5 0 32(_ent(_out))))
		(_port (_int CMD 5 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_A_CMD 6 0 36(_ent(_out))))
		(_port (_int REG_B_CMD 6 0 37(_ent(_out))))
		(_port (_int REG_C_CMD 6 0 38(_ent(_out))))
		(_port (_int REG_D_CMD 6 0 39(_ent(_out))))
		(_port (_int REG_E_CMD 6 0 40(_ent(_out))))
		(_port (_int REG_F_CMD 6 0 41(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 46(_array -1 ((_dto i 8 i 0)))))
		(_port (_int RST_COMP 7 0 46(_ent(_out))))
		(_port (_int Done -1 0 49(_ent(_out))))
		(_port (_int CTRL_Dout 1 0 50(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 57(_array -1 ((_to i 1 i 80)))))
		(_sig (_int current 8 0 57(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~7}~13 0 58(_array -1 ((_to i 0 i 7)))))
		(_sig (_int N_ADDR 9 0 58(_arch(_uni))))
		(_sig (_int C_ADDR 9 0 59(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~3}~13 0 60(_array -1 ((_to i 0 i 3)))))
		(_sig (_int LS 10 0 60(_arch(_uni))))
		(_sig (_int Logic_Jump -1 0 61(_arch(_uni))))
		(_sig (_int CNT_clk -1 0 62(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_prcs (_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(2)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 822           1570434300558 rtl
(_unit VHDL (flg 0 34(rtl 0 45))
	(_version vd0)
	(_time 1570434300559 2019.10.07 10:45:00)
	(_source (\./../src/flg.vhd\))
	(_parameters tan)
	(_code 80d4d38ed3d7d39687d3c3dad6868686d386878686)
	(_ent
		(_time 1569341529616)
	)
	(_object
		(_port (_int CLK -1 0 37(_ent(_in)(_event))))
		(_port (_int RST -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int Xin 0 0 39(_ent(_in))))
		(_port (_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 6465          1570434300668 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1570434300669 2019.10.07 10:45:00)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code eebbb9bdedb9eef9eaeba8b4ebe9ece8b8e8bae9ec)
	(_ent
		(_time 1569341529646)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000001000000000000000000000000000000000000000000000000011"\))(3(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000100"\))(4(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00000001000000000000000000000000000000000000000000001000000000000000000000000110"\))(6(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000001000"\))(8(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001001"\))(9(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000001010"\))(10(_string \"00010000000000000000000000000000000000000000000000000000000000000000000000001011"\))(11(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001100"\))(12(_string \"01000000000000000000010000000000000000000000000000000000000000000000000000001101"\))(13(_string \"00100000000000000000000000000000000000000000000000000000010000000000000000001110"\))(14(_string \"00000000000000000000000000000000000000000000000000010000000000000001000000010000"\))(15(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000010100"\))(16(_string \"00000000000000000000000000000000000000000000000000000000000000000000011000010001"\))(17(_string \"00000000000000010000000100000000000000000000000000000000000000000000000000010011"\))(18(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010001"\))(19(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001110"\))(20(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010101"\))(21(_string \"01000000000000000000000000000000000000000010000000000000000000000000000000010111"\))(22(_string \"00000100000000000000000000000000000000000000000000000000010000000000000000011011"\))(23(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100011000"\))(24(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000010110"\))(25(_string \"00000001000000000000000000000000000000000000000000000100000000000000000000011010"\))(26(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000011000"\))(27(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000011100"\))(28(_string \"00000001000000000000000000000000000000000000000000010000000000000000000000011101"\))(29(_string \"00000001000000000000000000000000000000000000000000000010000000000000000000011110"\))(30(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000011111"\))(31(_string \"00000000000000000000000000000000000000000000000000000000010000010000000000100000"\))(32(_string \"00000001000000000000000000000000000000000000000000010000000000000000000000100001"\))(33(_string \"01000000000000000000010000000000000000000000000000000000000000000001000000100011"\))(34(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000100111"\))(35(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100100100"\))(36(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000100110"\))(37(_string \"00000000000000000000001000000000000000000000000000000000010000010000000000100010"\))(38(_string \"00000000000000000000001000000100000010000000000000000000000000000000000000100011"\))(39(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101000"\))(40(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000101010"\))(41(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000110011"\))(42(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101011"\))(43(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000101100"\))(44(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100101101"\))(45(_string \"00000000000000000000000000100000000000000000000000000000000000000000000000101111"\))(46(_string \"00000000000000000000001000000000000000000000000000000000000000000000000000110000"\))(47(_string \"00010000100000000000000000000000000000000000000000000000000000000000000000110010"\))(48(_string \"00000100000000000000000000000000000000000000000000000000000000000000000000110001"\))(49(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101111"\))(50(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100101000"\))(51(_string \"00010000000000000000000000000000000000000000000000000000000000000000000000110100"\))(52(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000110101"\))(53(_string \"01000000000000000000000000000000000000000000000000000000000000000000000000110110"\))(54(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000110111"\))(_others(_others(i 2)))))))
		(_prcs
			(line__96(_arch 0 0 96(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 862           1570434300777 rtl
(_unit VHDL (cnt 0 12(rtl 0 22))
	(_version vd0)
	(_time 1570434300778 2019.10.07 10:45:00)
	(_source (\./../src/cnt.vhd\))
	(_parameters tan)
	(_code 5b0f0e585c0d0b4d590b1e000e5d585d0e5c5f5d58)
	(_ent
		(_time 1569341529381)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in))))
		(_port (_int CNT_CMD -1 0 16(_ent(_in))))
		(_port (_int CNT_Flag -1 0 17(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(4)(3))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1533          1570434300886 rtl
(_unit VHDL (alu_s 0 16(rtl 0 29))
	(_version vd0)
	(_time 1570434300887 2019.10.07 10:45:00)
	(_source (\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code c99d9e9c939f98dc9ccdda9399cf9acecccc9fceca)
	(_ent
		(_time 1569341529678)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 0 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1 ((_dto i 15 i 0)))))
		(_port (_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port (_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port (_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port (_int ALU_Dout 1 0 23(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(5(d_15_0))(3(3))(4))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment (_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment (_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11297         1570434301056 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570434301057 2019.10.07 10:45:01)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 74207075262220637073267a642f217222737473707222)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1698          1570434301062 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1570434301063 2019.10.07 10:45:01)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 74207075262220612621602e277370722273747122)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 46(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 54(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 63(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 381 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 78 (top_tb))
	(_version vd0)
	(_time 1570434301072 2019.10.07 10:45:01)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 84d0808a85d2d393808596ded082d18287828c81d2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570434301168 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570434301169 2019.10.07 10:45:01)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code e2b6e6b1b6b4b6f7b0edf6b8b1e5e6e4b4e5e2e7b4)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570434301181 2019.10.07 10:45:01)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code f1a5f5a1f5a7a6e6f5f0e3aba5f7a4f7f2f7f9f4a7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570434303520 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570434303521 2019.10.07 10:45:03)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 0a5e5f0c0d5c5e1f58051e50590d0e0c5c0d0a0f5c)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570434303533 2019.10.07 10:45:03)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 194d4c1e154f4e0e1d180b434d1f4c1f1a1f111c4f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11297         1570434306908 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570434306909 2019.10.07 10:45:06)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 481b4b4a161e1c5f4c4f1a4658131d4e1e4f484f4c4e1e)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1570434307238 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570434307239 2019.10.07 10:45:07)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 90c39c9fc6c6c485c29f84cac3979496c6979095c6)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570434307242 2019.10.07 10:45:07)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 90c39c9f95c6c787949182cac496c59693969895c6)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1191          1570434369591 rtl
(_unit VHDL (mux 0 12(rtl 0 31))
	(_version vd0)
	(_time 1570434369592 2019.10.07 10:46:09)
	(_source (\./../src/mux.vhd\))
	(_parameters tan)
	(_code 287d2f2d257e743e7e7b3d73712e7c2f2d2f202e7c)
	(_ent
		(_time 1569341529550)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MUX_Din0 1 0 16(_ent(_in))))
		(_port (_int MUX_Din1 1 0 17(_ent(_in))))
		(_port (_int MUX_Din2 1 0 18(_ent(_in))))
		(_port (_int MUX_Din3 1 0 19(_ent(_in))))
		(_port (_int MUX_Din4 1 0 20(_ent(_in))))
		(_port (_int MUX_Din5 1 0 21(_ent(_in))))
		(_port (_int MUX_Din6 1 0 22(_ent(_in))))
		(_port (_int MUX_Din7 1 0 23(_ent(_in))))
		(_port (_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1221          1570434369703 rtl
(_unit VHDL (reg 0 12(rtl 0 26))
	(_version vd0)
	(_time 1570434369704 2019.10.07 10:46:09)
	(_source (\./../src/reg.vhd\))
	(_parameters tan)
	(_code 95c1c49a95c2c68293c780cfc39297939093929297)
	(_ent
		(_time 1569341529582)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port (_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port (_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port (_int REG_Dout 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3575          1570434369826 rtl
(_unit VHDL (ctrl 0 14(rtl 0 56))
	(_version vd0)
	(_time 1570434369827 2019.10.07 10:46:09)
	(_source (\./../src/f_ctrl.vhd\))
	(_parameters tan)
	(_code 12474514144444044115451c0649411441141115161510)
	(_ent
		(_time 1569341529465)
	)
	(_object
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_port (_int RST -1 0 18(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 21(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Din 0 0 21(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 1 0 22(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 25(_array -1 ((_to i 1 i 18)))))
		(_port (_int FlagV 2 0 25(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 29(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 3 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 4 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 5 0 32(_ent(_out))))
		(_port (_int CMD 5 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_A_CMD 6 0 36(_ent(_out))))
		(_port (_int REG_B_CMD 6 0 37(_ent(_out))))
		(_port (_int REG_C_CMD 6 0 38(_ent(_out))))
		(_port (_int REG_D_CMD 6 0 39(_ent(_out))))
		(_port (_int REG_E_CMD 6 0 40(_ent(_out))))
		(_port (_int REG_F_CMD 6 0 41(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 46(_array -1 ((_dto i 8 i 0)))))
		(_port (_int RST_COMP 7 0 46(_ent(_out))))
		(_port (_int Done -1 0 49(_ent(_out))))
		(_port (_int CTRL_Dout 1 0 50(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 57(_array -1 ((_to i 1 i 80)))))
		(_sig (_int current 8 0 57(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~7}~13 0 58(_array -1 ((_to i 0 i 7)))))
		(_sig (_int N_ADDR 9 0 58(_arch(_uni))))
		(_sig (_int C_ADDR 9 0 59(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~3}~13 0 60(_array -1 ((_to i 0 i 3)))))
		(_sig (_int LS 10 0 60(_arch(_uni))))
		(_sig (_int Logic_Jump -1 0 61(_arch(_uni))))
		(_sig (_int CNT_clk -1 0 62(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_prcs (_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(2)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 822           1570434369951 rtl
(_unit VHDL (flg 0 34(rtl 0 45))
	(_version vd0)
	(_time 1570434369952 2019.10.07 10:46:09)
	(_source (\./../src/flg.vhd\))
	(_parameters tan)
	(_code 8fdadd818ad8dc9988dcccd5d9898989dc89888989)
	(_ent
		(_time 1569341529616)
	)
	(_object
		(_port (_int CLK -1 0 37(_ent(_in)(_event))))
		(_port (_int RST -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int Xin 0 0 39(_ent(_in))))
		(_port (_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 6465          1570434370060 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1570434370061 2019.10.07 10:46:10)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code fca8aaacf9abfcebf8f9baa6f9fbfefaaafaa8fbfe)
	(_ent
		(_time 1569341529646)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000001000000000000000000000000000000000000000000000000011"\))(3(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000100"\))(4(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00000001000000000000000000000000000000000000000000001000000000000000000000000110"\))(6(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000001000"\))(8(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001001"\))(9(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000001010"\))(10(_string \"00010000000000000000000000000000000000000000000000000000000000000000000000001011"\))(11(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001100"\))(12(_string \"01000000000000000000010000000000000000000000000000000000000000000000000000001101"\))(13(_string \"00100000000000000000000000000000000000000000000000000000010000000000000000001110"\))(14(_string \"00000000000000000000000000000000000000000000000000010000000000000001000000010000"\))(15(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000010100"\))(16(_string \"00000000000000000000000000000000000000000000000000000000000000000000011000010001"\))(17(_string \"00000000000000010000000100000000000000000000000000000000000000000000000000010011"\))(18(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010001"\))(19(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001110"\))(20(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010101"\))(21(_string \"01000000000000000000000000000000000000000010000000000000000000000000000000010111"\))(22(_string \"00000100000000000000000000000000000000000000000000000000010000000000000000011011"\))(23(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100011000"\))(24(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000010110"\))(25(_string \"00000001000000000000000000000000000000000000000000000100000000000000000000011010"\))(26(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000011000"\))(27(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000011100"\))(28(_string \"00000001000000000000000000000000000000000000000000010000000000000000000000011101"\))(29(_string \"00000001000000000000000000000000000000000000000000000010000000000000000000011110"\))(30(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000011111"\))(31(_string \"00000000000000000000000000000000000000000000000000000000010000010000000000100000"\))(32(_string \"00000001000000000000000000000000000000000000000000010000000000000000000000100001"\))(33(_string \"01000000000000000000010000000000000000000000000000000000000000000001000000100011"\))(34(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000100111"\))(35(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100100100"\))(36(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000100110"\))(37(_string \"00000000000000000000001000000000000000000000000000000000010000010000000000100010"\))(38(_string \"00000000000000000000001000000100000010000000000000000000000000000000000000100011"\))(39(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101000"\))(40(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000101010"\))(41(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000110011"\))(42(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101011"\))(43(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000101100"\))(44(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100101101"\))(45(_string \"00000000000000000000000000100000000000000000000000000000000000000000000000101111"\))(46(_string \"00000000000000000000001000000000000000000000000000000000000000000000000000110000"\))(47(_string \"00010000100000000000000000000000000000000000000000000000000000000000000000110010"\))(48(_string \"00000100000000000000000000000000000000000000000000000000000000000000000000110001"\))(49(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101111"\))(50(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100101000"\))(51(_string \"00010000000000000000000000000000000000000000000000000000000000000000000000110100"\))(52(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000110101"\))(53(_string \"01000000000000000000000000000000000000000000000000000000000000000000000000110110"\))(54(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000110111"\))(_others(_others(i 2)))))))
		(_prcs
			(line__96(_arch 0 0 96(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 862           1570434370171 rtl
(_unit VHDL (cnt 0 12(rtl 0 22))
	(_version vd0)
	(_time 1570434370172 2019.10.07 10:46:10)
	(_source (\./../src/cnt.vhd\))
	(_parameters tan)
	(_code 6a3f3c6a6e3c3a7c683a2f313f6c696c3f6d6e6c69)
	(_ent
		(_time 1569341529381)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in))))
		(_port (_int CNT_CMD -1 0 16(_ent(_in))))
		(_port (_int CNT_Flag -1 0 17(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(4)(3))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1533          1570434370281 rtl
(_unit VHDL (alu_s 0 16(rtl 0 29))
	(_version vd0)
	(_time 1570434370282 2019.10.07 10:46:10)
	(_source (\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code d7828385838186c282d3c48d87d184d0d2d281d0d4)
	(_ent
		(_time 1569341529678)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 0 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1 ((_dto i 15 i 0)))))
		(_port (_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port (_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port (_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port (_int ALU_Dout 1 0 23(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(5(d_15_0))(3(3))(4))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment (_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment (_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11297         1570434370419 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570434370420 2019.10.07 10:46:10)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 64303664363230736063366a743f316232636463606232)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1698          1570434370437 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1570434370438 2019.10.07 10:46:10)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 732721722625276621266729207477752574737625)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 46(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 54(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 63(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 381 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 78 (top_tb))
	(_version vd0)
	(_time 1570434370441 2019.10.07 10:46:10)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 7327217275252464777261292775267570757b7625)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570434370515 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570434370516 2019.10.07 10:46:10)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code c2969097969496d790cdd69891c5c6c494c5c2c794)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 50528770)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570434370529 2019.10.07 10:46:10)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code d1858383d58786c6d5d0c38b85d784d7d2d7d9d487)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570434381764 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570434381765 2019.10.07 10:46:21)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code b4e5e2e0e6e2e0a1e6bba0eee7b3b0b2e2b3b4b1e2)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 50528770)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570434381768 2019.10.07 10:46:21)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code b4e5e2e0b5e2e3a3b0b5a6eee0b2e1b2b7b2bcb1e2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11297         1570434386606 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570434386607 2019.10.07 10:46:26)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 9f98ce909fc9cb889b98cd918fc4ca99c9989f989b99c9)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1570434386903 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570434386904 2019.10.07 10:46:26)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code c8cf9a9d969e9cdd9ac7dc929bcfccce9ecfc8cd9e)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 50528770)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570434386907 2019.10.07 10:46:26)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code c8cf9a9dc59e9fdfccc9da929cce9dcecbcec0cd9e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1191          1570435112749 rtl
(_unit VHDL (mux 0 12(rtl 0 31))
	(_version vd0)
	(_time 1570435112750 2019.10.07 10:58:32)
	(_source (\./../src/mux.vhd\))
	(_parameters tan)
	(_code 1c184b1a4a4a400a4a4f0947451a481b191b141a48)
	(_ent
		(_time 1569341529550)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MUX_Din0 1 0 16(_ent(_in))))
		(_port (_int MUX_Din1 1 0 17(_ent(_in))))
		(_port (_int MUX_Din2 1 0 18(_ent(_in))))
		(_port (_int MUX_Din3 1 0 19(_ent(_in))))
		(_port (_int MUX_Din4 1 0 20(_ent(_in))))
		(_port (_int MUX_Din5 1 0 21(_ent(_in))))
		(_port (_int MUX_Din6 1 0 22(_ent(_in))))
		(_port (_int MUX_Din7 1 0 23(_ent(_in))))
		(_port (_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1221          1570435112796 rtl
(_unit VHDL (reg 0 12(rtl 0 26))
	(_version vd0)
	(_time 1570435112797 2019.10.07 10:58:32)
	(_source (\./../src/reg.vhd\))
	(_parameters tan)
	(_code 4b4e4a491c1c185c4d195e111d4c494d4e4d4c4c49)
	(_ent
		(_time 1569341529582)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port (_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port (_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port (_int REG_Dout 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3575          1570435112843 rtl
(_unit VHDL (ctrl 0 14(rtl 0 56))
	(_version vd0)
	(_time 1570435112844 2019.10.07 10:58:32)
	(_source (\./../src/f_ctrl.vhd\))
	(_parameters tan)
	(_code 7a7e7a7a2f2c2c6c297d2d746e21297c297c797d7e7d78)
	(_ent
		(_time 1569341529465)
	)
	(_object
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_port (_int RST -1 0 18(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 21(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Din 0 0 21(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 1 0 22(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 25(_array -1 ((_to i 1 i 18)))))
		(_port (_int FlagV 2 0 25(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 29(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 3 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 4 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 5 0 32(_ent(_out))))
		(_port (_int CMD 5 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_A_CMD 6 0 36(_ent(_out))))
		(_port (_int REG_B_CMD 6 0 37(_ent(_out))))
		(_port (_int REG_C_CMD 6 0 38(_ent(_out))))
		(_port (_int REG_D_CMD 6 0 39(_ent(_out))))
		(_port (_int REG_E_CMD 6 0 40(_ent(_out))))
		(_port (_int REG_F_CMD 6 0 41(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 46(_array -1 ((_dto i 8 i 0)))))
		(_port (_int RST_COMP 7 0 46(_ent(_out))))
		(_port (_int Done -1 0 49(_ent(_out))))
		(_port (_int CTRL_Dout 1 0 50(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 57(_array -1 ((_to i 1 i 80)))))
		(_sig (_int current 8 0 57(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~7}~13 0 58(_array -1 ((_to i 0 i 7)))))
		(_sig (_int N_ADDR 9 0 58(_arch(_uni))))
		(_sig (_int C_ADDR 9 0 59(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~3}~13 0 60(_array -1 ((_to i 0 i 3)))))
		(_sig (_int LS 10 0 60(_arch(_uni))))
		(_sig (_int Logic_Jump -1 0 61(_arch(_uni))))
		(_sig (_int CNT_clk -1 0 62(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_prcs (_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(2)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 822           1570435112890 rtl
(_unit VHDL (flg 0 34(rtl 0 45))
	(_version vd0)
	(_time 1570435112891 2019.10.07 10:58:32)
	(_source (\./../src/flg.vhd\))
	(_parameters tan)
	(_code a9adacfef3fefabfaefaeaf3ffafafaffaafaeafaf)
	(_ent
		(_time 1569341529616)
	)
	(_object
		(_port (_int CLK -1 0 37(_ent(_in)(_event))))
		(_port (_int RST -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int Xin 0 0 39(_ent(_in))))
		(_port (_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 6465          1570435112936 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1570435112937 2019.10.07 10:58:32)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code d7d2d6858680d7c0d3d2918dd2d0d5d181d183d0d5)
	(_ent
		(_time 1569341529646)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000001000000000000000000000000000000000000000000000000011"\))(3(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000100"\))(4(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00000001000000000000000000000000000000000000000000001000000000000000000000000110"\))(6(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000001000"\))(8(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001001"\))(9(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000001010"\))(10(_string \"00010000000000000000000000000000000000000000000000000000000000000000000000001011"\))(11(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001100"\))(12(_string \"01000000000000000000010000000000000000000000000000000000000000000000000000001101"\))(13(_string \"00100000000000000000000000000000000000000000000000000000010000000000000000001110"\))(14(_string \"00000000000000000000000000000000000000000000000000010000000000000001000000010000"\))(15(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000010100"\))(16(_string \"00000000000000000000000000000000000000000000000000000000000000000000011000010001"\))(17(_string \"00000000000000010000000100000000000000000000000000000000000000000000000000010011"\))(18(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010001"\))(19(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001110"\))(20(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010101"\))(21(_string \"01000000000000000000000000000000000000000010000000000000000000000000000000010111"\))(22(_string \"00000100000000000000000000000000000000000000000000000000010000000000000000011011"\))(23(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100011000"\))(24(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000010110"\))(25(_string \"00000001000000000000000000000000000000000000000000000100000000000000000000011010"\))(26(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000011000"\))(27(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000011100"\))(28(_string \"00000001000000000000000000000000000000000000000000010000000000000000000000011101"\))(29(_string \"00000001000000000000000000000000000000000000000000000010000000000000000000011110"\))(30(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000011111"\))(31(_string \"00000000000000000000000000000000000000000000000000000000010000010000000000100000"\))(32(_string \"00000001000000000000000000000000000000000000000000010000000000000000000000100001"\))(33(_string \"01000000000000000000010000000000000000000000000000000000000000000001000000100011"\))(34(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000100111"\))(35(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100100100"\))(36(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000100110"\))(37(_string \"00000000000000000000001000000000000000000000000000000000010000010000000000100010"\))(38(_string \"00000000000000000000001000000100000010000000000000000000000000000000000000100011"\))(39(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101000"\))(40(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000101010"\))(41(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000110011"\))(42(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101011"\))(43(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000101100"\))(44(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100101101"\))(45(_string \"00000000000000000000000000100000000000000000000000000000000000000000000000101111"\))(46(_string \"00000000000000000000001000000000000000000000000000000000000000000000000000110000"\))(47(_string \"00010000100000000000000000000000000000000000000000000000000000000000000000110010"\))(48(_string \"00000100000000000000000000000000000000000000000000000000000000000000000000110001"\))(49(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101111"\))(50(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100101000"\))(51(_string \"00010000000000000000000000000000000000000000000000000000000000000000000000110100"\))(52(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000110101"\))(53(_string \"01000000000000000000000000000000000000000000000000000000000000000000000000110110"\))(54(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000110111"\))(_others(_others(i 2)))))))
		(_prcs
			(line__96(_arch 0 0 96(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 862           1570435112968 rtl
(_unit VHDL (cnt 0 12(rtl 0 22))
	(_version vd0)
	(_time 1570435112969 2019.10.07 10:58:32)
	(_source (\./../src/cnt.vhd\))
	(_parameters tan)
	(_code f7f3f7a7a5a1a7e1f5a7b2aca2f1f4f1a2f0f3f1f4)
	(_ent
		(_time 1569341529381)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in))))
		(_port (_int CNT_CMD -1 0 16(_ent(_in))))
		(_port (_int CNT_Flag -1 0 17(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(4)(3))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1533          1570435112999 rtl
(_unit VHDL (alu_s 0 16(rtl 0 29))
	(_version vd0)
	(_time 1570435113000 2019.10.07 10:58:32)
	(_source (\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code 16121311434047034312054c461045111313401115)
	(_ent
		(_time 1569341529678)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 0 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1 ((_dto i 15 i 0)))))
		(_port (_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port (_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port (_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port (_int ALU_Dout 1 0 23(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(5(d_15_0))(3(3))(4))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment (_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment (_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11297         1570435113059 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570435113060 2019.10.07 10:58:33)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 54515457060200435053065a440f015202535453505202)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1698          1570435113065 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1570435113066 2019.10.07 10:58:33)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 54515457060200410601400e075350520253545102)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 46(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 54(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 63(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 381 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 78 (top_tb))
	(_version vd0)
	(_time 1570435113069 2019.10.07 10:58:33)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 54515457550203435055460e0052015257525c5102)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570435113108 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570435113109 2019.10.07 10:58:33)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 8386838dd6d5d796d18c97d9d0848785d5848386d5)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50463491 50529026)
		(33686018 33686018 33686018 50528770)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570435113112 2019.10.07 10:58:33)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 8386838d85d5d494878291d9d785d68580858b86d5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570435115718 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570435115719 2019.10.07 10:58:35)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code b5b0e4e1e6e3e1a0e7baa1efe6b2b1b3e3b2b5b0e3)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50463491 50529026)
		(33686018 33686018 33686018 50528770)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570435115722 2019.10.07 10:58:35)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code b5b0e4e1b5e3e2a2b1b4a7efe1b3e0b3b6b3bdb0e3)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11297         1570435123527 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570435123542 2019.10.07 10:58:43)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 494a194b161f1d5e4d4e1b4759121c4f1f4e494e4d4f1f)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1570435123779 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570435123780 2019.10.07 10:58:43)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 3330623666656726613c2769603437356534333665)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50463491 50529026)
		(33686018 33686018 33686018 50528770)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570435123783 2019.10.07 10:58:43)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 3330623635656424373221696735663530353b3665)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1191          1570436596402 rtl
(_unit VHDL (mux 0 12(rtl 0 31))
	(_version vd0)
	(_time 1570436596403 2019.10.07 11:23:16)
	(_source (\./../src/mux.vhd\))
	(_parameters tan)
	(_code a4f1f6f2a5f2f8b2f2f7b1fffda2f0a3a1a3aca2f0)
	(_ent
		(_time 1569341529550)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MUX_Din0 1 0 16(_ent(_in))))
		(_port (_int MUX_Din1 1 0 17(_ent(_in))))
		(_port (_int MUX_Din2 1 0 18(_ent(_in))))
		(_port (_int MUX_Din3 1 0 19(_ent(_in))))
		(_port (_int MUX_Din4 1 0 20(_ent(_in))))
		(_port (_int MUX_Din5 1 0 21(_ent(_in))))
		(_port (_int MUX_Din6 1 0 22(_ent(_in))))
		(_port (_int MUX_Din7 1 0 23(_ent(_in))))
		(_port (_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1221          1570436596496 rtl
(_unit VHDL (reg 0 12(rtl 0 26))
	(_version vd0)
	(_time 1570436596497 2019.10.07 11:23:16)
	(_source (\./../src/reg.vhd\))
	(_parameters tan)
	(_code 025607040555511504501758540500040704050500)
	(_ent
		(_time 1569341529582)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port (_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port (_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port (_int REG_Dout 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3575          1570436596618 rtl
(_unit VHDL (ctrl 0 14(rtl 0 56))
	(_version vd0)
	(_time 1570436596619 2019.10.07 11:23:16)
	(_source (\./../src/f_ctrl.vhd\))
	(_parameters tan)
	(_code 7f2a7b7f2d2929692c7828716b242c792c797c787b787d)
	(_ent
		(_time 1569341529465)
	)
	(_object
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_port (_int RST -1 0 18(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 21(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Din 0 0 21(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 1 0 22(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 25(_array -1 ((_to i 1 i 18)))))
		(_port (_int FlagV 2 0 25(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 29(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 3 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 4 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 5 0 32(_ent(_out))))
		(_port (_int CMD 5 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_A_CMD 6 0 36(_ent(_out))))
		(_port (_int REG_B_CMD 6 0 37(_ent(_out))))
		(_port (_int REG_C_CMD 6 0 38(_ent(_out))))
		(_port (_int REG_D_CMD 6 0 39(_ent(_out))))
		(_port (_int REG_E_CMD 6 0 40(_ent(_out))))
		(_port (_int REG_F_CMD 6 0 41(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 46(_array -1 ((_dto i 8 i 0)))))
		(_port (_int RST_COMP 7 0 46(_ent(_out))))
		(_port (_int Done -1 0 49(_ent(_out))))
		(_port (_int CTRL_Dout 1 0 50(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 57(_array -1 ((_to i 1 i 80)))))
		(_sig (_int current 8 0 57(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~7}~13 0 58(_array -1 ((_to i 0 i 7)))))
		(_sig (_int N_ADDR 9 0 58(_arch(_uni))))
		(_sig (_int C_ADDR 9 0 59(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~3}~13 0 60(_array -1 ((_to i 0 i 3)))))
		(_sig (_int LS 10 0 60(_arch(_uni))))
		(_sig (_int Logic_Jump -1 0 61(_arch(_uni))))
		(_sig (_int CNT_clk -1 0 62(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_prcs (_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(2)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 822           1570436596746 rtl
(_unit VHDL (flg 0 34(rtl 0 45))
	(_version vd0)
	(_time 1570436596747 2019.10.07 11:23:16)
	(_source (\./../src/flg.vhd\))
	(_parameters tan)
	(_code fca9fdacfcabafeafbafbfa6aafafafaaffafbfafa)
	(_ent
		(_time 1569341529616)
	)
	(_object
		(_port (_int CLK -1 0 37(_ent(_in)(_event))))
		(_port (_int RST -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int Xin 0 0 39(_ent(_in))))
		(_port (_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 6661          1570436596840 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1570436596841 2019.10.07 11:23:16)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code 5a0e50595d0d5a4d5e5a1c005f5d585c0c5c0e5d58)
	(_ent
		(_time 1569341529646)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000001000000000000000000000000000000000000000000000000011"\))(3(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000100"\))(4(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00000001000000000000000000000000000000000000000000001000000000000000000000000110"\))(6(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000001000"\))(8(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001001"\))(9(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000001010"\))(10(_string \"00010000000000000000000000000000000000000000000000000000000000000000000000001011"\))(11(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001100"\))(12(_string \"01000000000000000000010000000000000000000000000000000000000000000000000000001101"\))(13(_string \"00100000000000000000000000000000000000000000000000000000010000000000000000001110"\))(14(_string \"00000000000000000000000000000000000000000000000000010000000000000001000000010000"\))(15(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000010100"\))(16(_string \"00000000000000000000000000000000000000000000000000000000000000000000011000010001"\))(17(_string \"00000000000000010000000100000000000000000000000000000000000000000000000000010011"\))(18(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010001"\))(19(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001110"\))(20(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010101"\))(21(_string \"01000000000000000000000000000000000000000010000000000000000000000000000000010111"\))(22(_string \"00000100000000000000000000000000000000000000000000000000010000000000000000011011"\))(23(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100011000"\))(24(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000010110"\))(25(_string \"00000001000000000000000000000000000000000000000000000100000000000000000000011010"\))(26(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000011000"\))(27(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000011100"\))(28(_string \"00000001000000000000000000000000000000000000000000010000000000000000000000011101"\))(29(_string \"00000001000000000000000000000000000000000000000000000010000000000000000000011110"\))(30(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000011111"\))(31(_string \"00000000000000000000000000000000000000000000000000000000010000010000000000100000"\))(32(_string \"00000001000000000000000000000000000000000000000000010000000000000000000000100001"\))(33(_string \"01000000000000000000010000000000000000000000000000000000000000000001000000100011"\))(34(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000100111"\))(35(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100100100"\))(36(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000100110"\))(37(_string \"00000000000000000000001000000000000000000000000000000000010000010000000000100010"\))(38(_string \"00000000000000000000001000000100000010000000000000000000000000000000000000100011"\))(39(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101000"\))(40(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000101010"\))(41(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000110011"\))(42(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101011"\))(43(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000101100"\))(44(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100101101"\))(45(_string \"00000000000000000000000000100000000000000000000000000000000000000000000000101111"\))(46(_string \"00000000000000000000001000000000000000000000000000000000000000000000000000110000"\))(47(_string \"00010000100000000000000000000000000000000000000000000000000000000000000000110010"\))(48(_string \"00000100000000000000000000000000000000000000000000000000000000000000000000110001"\))(49(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101111"\))(50(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100101000"\))(51(_string \"00010000000000000000000000000000000000000000000000000000000000000000000000110100"\))(52(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000110110"\))(53(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000110110"\))(54(_string \"00000000000000000000000000000000000000000000000000000000000000000000101100110111"\))(55(_string \"00000001000000000000000000000000000000000000000000010000000000000000000000111000"\))(56(_string \"01000000000000000000000000000000000000000000000000000000000000000000000000110101"\))(_others(_others(i 2)))))))
		(_prcs
			(line__99(_arch 0 0 99(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 862           1570436596949 rtl
(_unit VHDL (cnt 0 12(rtl 0 22))
	(_version vd0)
	(_time 1570436596950 2019.10.07 11:23:16)
	(_source (\./../src/cnt.vhd\))
	(_parameters tan)
	(_code c792cc92959197d1c597829c92c1c4c192c0c3c1c4)
	(_ent
		(_time 1569341529381)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in))))
		(_port (_int CNT_CMD -1 0 16(_ent(_in))))
		(_port (_int CNT_Flag -1 0 17(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(4)(3))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1533          1570436597043 rtl
(_unit VHDL (alu_s 0 16(rtl 0 29))
	(_version vd0)
	(_time 1570436597044 2019.10.07 11:23:17)
	(_source (\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code 25702d21737374307021367f752376222020732226)
	(_ent
		(_time 1569341529678)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 0 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1 ((_dto i 15 i 0)))))
		(_port (_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port (_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port (_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port (_int ALU_Dout 1 0 23(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(5(d_15_0))(3(3))(4))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment (_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment (_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11297         1570436597213 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570436597214 2019.10.07 11:23:17)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code d185dc83868785c6d5d683dfc18a84d787d6d1d6d5d787)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1698          1570436597219 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1570436597220 2019.10.07 11:23:17)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code d185dc83868785c48384c58b82d6d5d787d6d1d487)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 46(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 54(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 63(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 381 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 78 (top_tb))
	(_version vd0)
	(_time 1570436597228 2019.10.07 11:23:17)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code e0b4edb3e5b6b7f7e4e1f2bab4e6b5e6e3e6e8e5b6)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570436597355 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570436597356 2019.10.07 11:23:17)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 5d09085e5f0b09480f5249070e5a595b0b5a5d580b)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570436597369 2019.10.07 11:23:17)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 6d39386d3c3b3a7a696c7f37396b386b6e6b65683b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570436600262 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570436600263 2019.10.07 11:23:20)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code b8ebb9ece6eeecadeab7ace2ebbfbcbeeebfb8bdee)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570436600276 2019.10.07 11:23:20)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code c794c692c59190d0c3c6d59d93c192c1c4c1cfc291)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11297         1570436603947 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570436603948 2019.10.07 11:23:23)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 1f4d1f181f494b081b184d110f444a1949181f181b1949)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1570436604292 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570436604293 2019.10.07 11:23:24)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 77257676262123622578632d247073712170777221)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570436604306 2019.10.07 11:23:24)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 86d4878885d0d191828794dcd280d38085808e83d0)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1191          1570436953316 rtl
(_unit VHDL (mux 0 12(rtl 0 31))
	(_version vd0)
	(_time 1570436953317 2019.10.07 11:29:13)
	(_source (\./../src/mux.vhd\))
	(_parameters tan)
	(_code cecb929a9e9892d8989ddb9597c89ac9cbc9c6c89a)
	(_ent
		(_time 1569341529550)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MUX_Din0 1 0 16(_ent(_in))))
		(_port (_int MUX_Din1 1 0 17(_ent(_in))))
		(_port (_int MUX_Din2 1 0 18(_ent(_in))))
		(_port (_int MUX_Din3 1 0 19(_ent(_in))))
		(_port (_int MUX_Din4 1 0 20(_ent(_in))))
		(_port (_int MUX_Din5 1 0 21(_ent(_in))))
		(_port (_int MUX_Din6 1 0 22(_ent(_in))))
		(_port (_int MUX_Din7 1 0 23(_ent(_in))))
		(_port (_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1221          1570436953412 rtl
(_unit VHDL (reg 0 12(rtl 0 26))
	(_version vd0)
	(_time 1570436953413 2019.10.07 11:29:13)
	(_source (\./../src/reg.vhd\))
	(_parameters tan)
	(_code 2c2827287a7b7f3b2a7e39767a2b2e2a292a2b2b2e)
	(_ent
		(_time 1569341529582)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port (_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port (_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port (_int REG_Dout 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3575          1570436953582 rtl
(_unit VHDL (ctrl 0 14(rtl 0 56))
	(_version vd0)
	(_time 1570436953583 2019.10.07 11:29:13)
	(_source (\./../src/f_ctrl.vhd\))
	(_parameters tan)
	(_code d8ddd28bd48e8ece8bdf8fd6cc838bde8bdedbdfdcdfda)
	(_ent
		(_time 1569341529465)
	)
	(_object
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_port (_int RST -1 0 18(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 21(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Din 0 0 21(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 1 0 22(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 25(_array -1 ((_to i 1 i 18)))))
		(_port (_int FlagV 2 0 25(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 29(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 3 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 4 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 5 0 32(_ent(_out))))
		(_port (_int CMD 5 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_A_CMD 6 0 36(_ent(_out))))
		(_port (_int REG_B_CMD 6 0 37(_ent(_out))))
		(_port (_int REG_C_CMD 6 0 38(_ent(_out))))
		(_port (_int REG_D_CMD 6 0 39(_ent(_out))))
		(_port (_int REG_E_CMD 6 0 40(_ent(_out))))
		(_port (_int REG_F_CMD 6 0 41(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 46(_array -1 ((_dto i 8 i 0)))))
		(_port (_int RST_COMP 7 0 46(_ent(_out))))
		(_port (_int Done -1 0 49(_ent(_out))))
		(_port (_int CTRL_Dout 1 0 50(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 57(_array -1 ((_to i 1 i 80)))))
		(_sig (_int current 8 0 57(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~7}~13 0 58(_array -1 ((_to i 0 i 7)))))
		(_sig (_int N_ADDR 9 0 58(_arch(_uni))))
		(_sig (_int C_ADDR 9 0 59(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~3}~13 0 60(_array -1 ((_to i 0 i 3)))))
		(_sig (_int LS 10 0 60(_arch(_uni))))
		(_sig (_int Logic_Jump -1 0 61(_arch(_uni))))
		(_sig (_int CNT_clk -1 0 62(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_prcs (_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(2)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 822           1570436953693 rtl
(_unit VHDL (flg 0 34(rtl 0 45))
	(_version vd0)
	(_time 1570436953694 2019.10.07 11:29:13)
	(_source (\./../src/flg.vhd\))
	(_parameters tan)
	(_code 45401247131216534216061f134343431643424343)
	(_ent
		(_time 1569341529616)
	)
	(_object
		(_port (_int CLK -1 0 37(_ent(_in)(_event))))
		(_port (_int RST -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int Xin 0 0 39(_ent(_in))))
		(_port (_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 6663          1570436953771 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1570436953772 2019.10.07 11:29:13)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code 9490c79bc6c394839095d2ce91939692c292c09396)
	(_ent
		(_time 1569341529646)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000001000000000000000000000000000000000000000000000000011"\))(3(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000100"\))(4(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00000001000000000000000000000000000000000000000000001000000000000000000000000110"\))(6(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000001000"\))(8(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001001"\))(9(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000001010"\))(10(_string \"00010000000000000000000000000000000000000000000000000000000000000000000000001011"\))(11(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001100"\))(12(_string \"01000000000000000000010000000000000000000000000000000000000000000000000000001101"\))(13(_string \"00100000000000000000000000000000000000000000000000000000010000000000000000001110"\))(14(_string \"00000000000000000000000000000000000000000000000000010000000000000001000000010000"\))(15(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000010100"\))(16(_string \"00000000000000000000000000000000000000000000000000000000000000000000011000010001"\))(17(_string \"00000000000000010000000100000000000000000000000000000000000000000000000000010011"\))(18(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010001"\))(19(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001110"\))(20(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010101"\))(21(_string \"01000000000000000000000000000000000000000010000000000000000000000000000000010111"\))(22(_string \"00000100000000000000000000000000000000000000000000000000010000000000000000011011"\))(23(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100011000"\))(24(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000010110"\))(25(_string \"00000001000000000000000000000000000000000000000000000100000000000000000000011010"\))(26(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000011000"\))(27(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000011100"\))(28(_string \"00000001000000000000000000000000000000000000000000010000000000000000000000011101"\))(29(_string \"00000001000000000000000000000000000000000000000000000010000000000000000000011110"\))(30(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000011111"\))(31(_string \"00000000000000000000000000000000000000000000000000000000010000010000000000100000"\))(32(_string \"00000001000000000000000000000000000000000000000000010000000000000000000000100001"\))(33(_string \"01000000000000000000010000000000000000000000000000000000000000000001000000100011"\))(34(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000100111"\))(35(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100100100"\))(36(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000100110"\))(37(_string \"00000000000000000000001000000000000000000000000000000000010000010000000000100010"\))(38(_string \"00000000000000000000001000000100000010000000000000000000000000000000000000100011"\))(39(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101000"\))(40(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000101010"\))(41(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000110011"\))(42(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101011"\))(43(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000101100"\))(44(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100101101"\))(45(_string \"00000000000000000000000000100000000000000000000000000000000000000000000000101111"\))(46(_string \"00000000000000000000001000000000000000000000000000000000000000000000000000110000"\))(47(_string \"00010000100000000000000000000000000000000000000000000000000000000000000000110010"\))(48(_string \"00000100000000000000000000000000000000000000000000000000000000000000000000110001"\))(49(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101111"\))(50(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100101000"\))(51(_string \"00010000000000000000000000000000000000000000000000000000000000000000000000110100"\))(52(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000110110"\))(53(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(54(_string \"00000000000000000000000000000000000000000000000000000000000000000000101100110111"\))(55(_string \"00000001000000000000000000000000000000000000000000010000000000000000000000111000"\))(56(_string \"01000000000000000000000000000000000000000000000000000000000000000000000000110101"\))(_others(_others(i 2)))))))
		(_prcs
			(line__100(_arch 0 0 100(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 862           1570436953865 rtl
(_unit VHDL (cnt 0 12(rtl 0 22))
	(_version vd0)
	(_time 1570436953866 2019.10.07 11:29:13)
	(_source (\./../src/cnt.vhd\))
	(_parameters tan)
	(_code f1f4a3a1a5a7a1e7f3a1b4aaa4f7f2f7a4f6f5f7f2)
	(_ent
		(_time 1569341529381)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in))))
		(_port (_int CNT_CMD -1 0 16(_ent(_in))))
		(_port (_int CNT_Flag -1 0 17(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(4)(3))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1533          1570436953990 rtl
(_unit VHDL (alu_s 0 16(rtl 0 29))
	(_version vd0)
	(_time 1570436953991 2019.10.07 11:29:13)
	(_source (\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code 6e6b3d6e68383f7b3b6a7d343e683d696b6b38696d)
	(_ent
		(_time 1569341529678)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 0 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1 ((_dto i 15 i 0)))))
		(_port (_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port (_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port (_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port (_int ALU_Dout 1 0 23(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(5(d_15_0))(3(3))(4))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment (_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment (_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11297         1570436954144 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570436954145 2019.10.07 11:29:14)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 0b0f5c0d0f5d5f1c0f0c59051b505e0d5d0c0b0c0f0d5d)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1698          1570436954162 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1570436954163 2019.10.07 11:29:14)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 1a1e4d1d1d4c4e0f484f0e40491d1e1c4c1d1a1f4c)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 46(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 54(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 63(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 381 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 78 (top_tb))
	(_version vd0)
	(_time 1570436954166 2019.10.07 11:29:14)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 1a1e4d1d4e4c4d0d1e1b08404e1c4f1c191c121f4c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570436954224 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570436954225 2019.10.07 11:29:14)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 595d0e5a060f0d4c0b564d030a5e5d5f0f5e595c0f)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570436954228 2019.10.07 11:29:14)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 595d0e5a550f0e4e5d584b030d5f0c5f5a5f515c0f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570436956912 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570436956913 2019.10.07 11:29:16)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code d8dbda8a868e8ccd8ad7cc828bdfdcde8edfd8dd8e)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570436956916 2019.10.07 11:29:16)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code d8dbda8ad58e8fcfdcd9ca828cde8ddedbded0dd8e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11297         1570436961816 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570436961817 2019.10.07 11:29:21)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 02005704565456150605500c1259570454050205060454)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1570436962144 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570436962145 2019.10.07 11:29:22)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 4b491d494f1d1f5e19445f11184c4f4d1d4c4b4e1d)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570436962148 2019.10.07 11:29:22)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 4b491d491c1d1c5c4f4a59111f4d1e4d484d434e1d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1191          1570437126076 rtl
(_unit VHDL (mux 0 12(rtl 0 31))
	(_version vd0)
	(_time 1570437126077 2019.10.07 11:32:06)
	(_source (\./../src/mux.vhd\))
	(_parameters tan)
	(_code acfeaafafafaf0bafaffb9f7f5aaf8aba9aba4aaf8)
	(_ent
		(_time 1569341529550)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MUX_Din0 1 0 16(_ent(_in))))
		(_port (_int MUX_Din1 1 0 17(_ent(_in))))
		(_port (_int MUX_Din2 1 0 18(_ent(_in))))
		(_port (_int MUX_Din3 1 0 19(_ent(_in))))
		(_port (_int MUX_Din4 1 0 20(_ent(_in))))
		(_port (_int MUX_Din5 1 0 21(_ent(_in))))
		(_port (_int MUX_Din6 1 0 22(_ent(_in))))
		(_port (_int MUX_Din7 1 0 23(_ent(_in))))
		(_port (_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1221          1570437126138 rtl
(_unit VHDL (reg 0 12(rtl 0 26))
	(_version vd0)
	(_time 1570437126139 2019.10.07 11:32:06)
	(_source (\./../src/reg.vhd\))
	(_parameters tan)
	(_code ebb8bbb8bcbcb8fcedb9feb1bdece9edeeedecece9)
	(_ent
		(_time 1569341529582)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port (_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port (_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port (_int REG_Dout 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
I 000044 55 3575          1570437126277 rtl
(_unit VHDL (ctrl 0 14(rtl 0 56))
	(_version vd0)
	(_time 1570437126278 2019.10.07 11:32:06)
	(_source (\./../src/f_ctrl.vhd\))
	(_parameters tan)
	(_code 772527777421216124702079632c247124717470737075)
	(_ent
		(_time 1569341529465)
	)
	(_object
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_port (_int RST -1 0 18(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 21(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Din 0 0 21(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 1 0 22(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 25(_array -1 ((_to i 1 i 18)))))
		(_port (_int FlagV 2 0 25(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 29(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 3 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 4 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 5 0 32(_ent(_out))))
		(_port (_int CMD 5 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_A_CMD 6 0 36(_ent(_out))))
		(_port (_int REG_B_CMD 6 0 37(_ent(_out))))
		(_port (_int REG_C_CMD 6 0 38(_ent(_out))))
		(_port (_int REG_D_CMD 6 0 39(_ent(_out))))
		(_port (_int REG_E_CMD 6 0 40(_ent(_out))))
		(_port (_int REG_F_CMD 6 0 41(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 46(_array -1 ((_dto i 8 i 0)))))
		(_port (_int RST_COMP 7 0 46(_ent(_out))))
		(_port (_int Done -1 0 49(_ent(_out))))
		(_port (_int CTRL_Dout 1 0 50(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 57(_array -1 ((_to i 1 i 80)))))
		(_sig (_int current 8 0 57(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~7}~13 0 58(_array -1 ((_to i 0 i 7)))))
		(_sig (_int N_ADDR 9 0 58(_arch(_uni))))
		(_sig (_int C_ADDR 9 0 59(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~3}~13 0 60(_array -1 ((_to i 0 i 3)))))
		(_sig (_int LS 10 0 60(_arch(_uni))))
		(_sig (_int Logic_Jump -1 0 61(_arch(_uni))))
		(_sig (_int CNT_clk -1 0 62(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_prcs (_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(2)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 822           1570437126449 rtl
(_unit VHDL (flg 0 34(rtl 0 45))
	(_version vd0)
	(_time 1570437126450 2019.10.07 11:32:06)
	(_source (\./../src/flg.vhd\))
	(_parameters tan)
	(_code 237171277374703524706079752525257025242525)
	(_ent
		(_time 1569341529616)
	)
	(_object
		(_port (_int CLK -1 0 37(_ent(_in)(_event))))
		(_port (_int RST -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int Xin 0 0 39(_ent(_in))))
		(_port (_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 6663          1570437126542 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1570437126543 2019.10.07 11:32:06)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code 81d2d78fd6d681968580c7db84868387d787d58683)
	(_ent
		(_time 1569341529646)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000001000000000000000000000000000000000000000000000000011"\))(3(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000100"\))(4(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00000001000000000000000000000000000000000000000000001000000000000000000000000110"\))(6(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000001000"\))(8(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001001"\))(9(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000001010"\))(10(_string \"00010000000000000000000000000000000000000000000000000000000000000000000000001011"\))(11(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001100"\))(12(_string \"01000000000000000000010000000000000000000000000000000000000000000000000000001101"\))(13(_string \"00100000000000000000000000000000000000000000000000000000010000000000000000001110"\))(14(_string \"00000000000000000000000000000000000000000000000000010000000000000001000000010000"\))(15(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000010100"\))(16(_string \"00000000000000000000000000000000000000000000000000000000000000000000011000010001"\))(17(_string \"00000000000000010000000100000000000000000000000000000000000000000000000000010011"\))(18(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010001"\))(19(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001110"\))(20(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010101"\))(21(_string \"01000000000000000000000000000000000000000010000000000000000000000000000000010111"\))(22(_string \"00000100000000000000000000000000000000000000000000000000010000000000000000011011"\))(23(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100011000"\))(24(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000010110"\))(25(_string \"00000001000000000000000000000000000000000000000000000100000000000000000000011010"\))(26(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000011000"\))(27(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000011100"\))(28(_string \"00000001000000000000000000000000000000000000000000010000000000000000000000011101"\))(29(_string \"00000001000000000000000000000000000000000000000000000010000000000000000000011110"\))(30(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000011111"\))(31(_string \"00000000000000000000000000000000000000000000000000000000010000010000000000100000"\))(32(_string \"00000001000000000000000000000000000000000000000000010000000000000000000000100001"\))(33(_string \"01000000000000000000010000000000000000000000000000000000000000000001000000100011"\))(34(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000100111"\))(35(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100100100"\))(36(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000100110"\))(37(_string \"00000000000000000000001000000000000000000000000000000000010000010000000000100010"\))(38(_string \"00000000000000000000001000000100000010000000000000000000000000000000000000100011"\))(39(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101000"\))(40(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000101010"\))(41(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000110011"\))(42(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101011"\))(43(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000101100"\))(44(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100101101"\))(45(_string \"00000000000000000000000000100000000000000000000000000000000000000000000000101111"\))(46(_string \"00000000000000000000001000000000000000000000000000000000000000000000000000110000"\))(47(_string \"00010000100000000000000000000000000000000000000000000000000000000000000000110010"\))(48(_string \"00000100000000000000000000000000000000000000000000000000000000000000000000110001"\))(49(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101111"\))(50(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100101000"\))(51(_string \"00010000000000000000000000000000000000000000000000000000000000000000000000110100"\))(52(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000110110"\))(53(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(54(_string \"00000000000000000000000000000000000000000000000000000000000000000000101100110111"\))(55(_string \"00000001000000000000000000000000000000000000000000010000000000000000000000111000"\))(56(_string \"01000000000000000000000000000000000000000000000000000000000000000000000000110101"\))(_others(_others(i 2)))))))
		(_prcs
			(line__100(_arch 0 0 100(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 862           1570437126622 rtl
(_unit VHDL (cnt 0 12(rtl 0 22))
	(_version vd0)
	(_time 1570437126623 2019.10.07 11:32:06)
	(_source (\./../src/cnt.vhd\))
	(_parameters tan)
	(_code cf9d989acc999fd9cd9f8a949ac9ccc99ac8cbc9cc)
	(_ent
		(_time 1569341529381)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in))))
		(_port (_int CNT_CMD -1 0 16(_ent(_in))))
		(_port (_int CNT_Flag -1 0 17(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(4)(3))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1533          1570437126732 rtl
(_unit VHDL (alu_s 0 16(rtl 0 29))
	(_version vd0)
	(_time 1570437126733 2019.10.07 11:32:06)
	(_source (\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code 3c6e68393c6a6d2969382f666c3a6f3b39396a3b3f)
	(_ent
		(_time 1569341529678)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 0 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1 ((_dto i 15 i 0)))))
		(_port (_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port (_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port (_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port (_int ALU_Dout 1 0 23(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(5(d_15_0))(3(3))(4))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment (_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment (_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11297         1570437126886 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570437126887 2019.10.07 11:32:06)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code d98a888b868f8dceddde8bd7c9828cdf8fded9dedddf8f)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1698          1570437126904 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1570437126905 2019.10.07 11:32:06)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code e8bbb9bbb6bebcfdbabdfcb2bbefeceebeefe8edbe)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 46(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 54(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 63(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 381 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 78 (top_tb))
	(_version vd0)
	(_time 1570437126908 2019.10.07 11:32:06)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code e8bbb9bbe5bebfffece9fab2bceebdeeebeee0edbe)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570437127060 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570437127061 2019.10.07 11:32:07)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 84d7d68ad6d2d091d68b90ded7838082d2838481d2)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50463491 50529026)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570437127074 2019.10.07 11:32:07)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 94c7c69b95c2c383909586cec092c19297929c91c2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570437129370 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570437129371 2019.10.07 11:32:09)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 8ddf81838fdbd998df8299d7de8a898bdb8a8d88db)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50463491 50529026)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570437129374 2019.10.07 11:32:09)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 8ddf8183dcdbda9a898c9fd7d98bd88b8e8b8588db)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11297         1570437132901 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570437132902 2019.10.07 11:32:12)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 58095a5b060e0c4f5c5f0a5648030d5e0e5f585f5c5e0e)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1570437133200 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570437133201 2019.10.07 11:32:13)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 81d0828fd6d7d594d38e95dbd2868587d7868184d7)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50463491 50529026)
		(33686018 33686018 33686018 33751554)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570437133204 2019.10.07 11:32:13)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 81d0828f85d7d696858093dbd587d48782878984d7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
V 000044 55 1191          1570438466830 rtl
(_unit VHDL (mux 0 12(rtl 0 31))
	(_version vd0)
	(_time 1570438466831 2019.10.07 11:54:26)
	(_source (\./../src/mux.vhd\))
	(_parameters tan)
	(_code faf9aeabaeaca6ecaca9efa1a3fcaefdfffdf2fcae)
	(_ent
		(_time 1569341529550)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MUX_Din0 1 0 16(_ent(_in))))
		(_port (_int MUX_Din1 1 0 17(_ent(_in))))
		(_port (_int MUX_Din2 1 0 18(_ent(_in))))
		(_port (_int MUX_Din3 1 0 19(_ent(_in))))
		(_port (_int MUX_Din4 1 0 20(_ent(_in))))
		(_port (_int MUX_Din5 1 0 21(_ent(_in))))
		(_port (_int MUX_Din6 1 0 22(_ent(_in))))
		(_port (_int MUX_Din7 1 0 23(_ent(_in))))
		(_port (_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
V 000044 55 1221          1570438466877 rtl
(_unit VHDL (reg 0 12(rtl 0 26))
	(_version vd0)
	(_time 1570438466878 2019.10.07 11:54:26)
	(_source (\./../src/reg.vhd\))
	(_parameters tan)
	(_code 292b2a2d257e7a3e2f7b3c737f2e2b2f2c2f2e2e2b)
	(_ent
		(_time 1569341529582)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port (_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port (_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port (_int REG_Dout 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
V 000044 55 3575          1570438466971 rtl
(_unit VHDL (ctrl 0 14(rtl 0 56))
	(_version vd0)
	(_time 1570438466972 2019.10.07 11:54:26)
	(_source (\./../src/f_ctrl.vhd\))
	(_parameters tan)
	(_code 8784858884d1d191d480d08993dcd481d4818480838085)
	(_ent
		(_time 1569341529465)
	)
	(_object
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_port (_int RST -1 0 18(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 21(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Din 0 0 21(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 1 0 22(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 25(_array -1 ((_to i 1 i 18)))))
		(_port (_int FlagV 2 0 25(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 29(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 3 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 4 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 5 0 32(_ent(_out))))
		(_port (_int CMD 5 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_A_CMD 6 0 36(_ent(_out))))
		(_port (_int REG_B_CMD 6 0 37(_ent(_out))))
		(_port (_int REG_C_CMD 6 0 38(_ent(_out))))
		(_port (_int REG_D_CMD 6 0 39(_ent(_out))))
		(_port (_int REG_E_CMD 6 0 40(_ent(_out))))
		(_port (_int REG_F_CMD 6 0 41(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 46(_array -1 ((_dto i 8 i 0)))))
		(_port (_int RST_COMP 7 0 46(_ent(_out))))
		(_port (_int Done -1 0 49(_ent(_out))))
		(_port (_int CTRL_Dout 1 0 50(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 57(_array -1 ((_to i 1 i 80)))))
		(_sig (_int current 8 0 57(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~7}~13 0 58(_array -1 ((_to i 0 i 7)))))
		(_sig (_int N_ADDR 9 0 58(_arch(_uni))))
		(_sig (_int C_ADDR 9 0 59(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~3}~13 0 60(_array -1 ((_to i 0 i 3)))))
		(_sig (_int LS 10 0 60(_arch(_uni))))
		(_sig (_int Logic_Jump -1 0 61(_arch(_uni))))
		(_sig (_int CNT_clk -1 0 62(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_prcs (_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(2)
		(3)
	)
	(_model . rtl 1 -1)
)
V 000044 55 822           1570438467080 rtl
(_unit VHDL (flg 0 34(rtl 0 45))
	(_version vd0)
	(_time 1570438467081 2019.10.07 11:54:27)
	(_source (\./../src/flg.vhd\))
	(_parameters tan)
	(_code f4f7f3a4a3a3a7e2f3a7b7aea2f2f2f2a7f2f3f2f2)
	(_ent
		(_time 1569341529616)
	)
	(_object
		(_port (_int CLK -1 0 37(_ent(_in)(_event))))
		(_port (_int RST -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int Xin 0 0 39(_ent(_in))))
		(_port (_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
V 000044 55 6663          1570438467174 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1570438467175 2019.10.07 11:54:27)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code 525052510605524556531408575550540454065550)
	(_ent
		(_time 1569341529646)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000001000000000000000000000000000000000000000000000000011"\))(3(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000100"\))(4(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00000001000000000000000000000000000000000000000000001000000000000000000000000110"\))(6(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000001000"\))(8(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001001"\))(9(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000001010"\))(10(_string \"00010000000000000000000000000000000000000000000000000000000000000000000000001011"\))(11(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000001100"\))(12(_string \"01000000000000000000010000000000000000000000000000000000000000000000000000001101"\))(13(_string \"00100000000000000000000000000000000000000000000000000000010000000000000000001110"\))(14(_string \"00000000000000000000000000000000000000000000000000010000000000000001000000010000"\))(15(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000010100"\))(16(_string \"00000000000000000000000000000000000000000000000000000000000000000000011000010001"\))(17(_string \"00000000000000010000000100000000000000000000000000000000000000000000000000010011"\))(18(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010001"\))(19(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001110"\))(20(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000010101"\))(21(_string \"01000000000000000000000000000000000000000010000000000000000000000000000000010111"\))(22(_string \"00000100000000000000000000000000000000000000000000000000010000000000000000011011"\))(23(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100011000"\))(24(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000010110"\))(25(_string \"00000001000000000000000000000000000000000000000000000100000000000000000000011010"\))(26(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000011000"\))(27(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000011100"\))(28(_string \"00000001000000000000000000000000000000000000000000010000000000000000000000011101"\))(29(_string \"00000001000000000000000000000000000000000000000000000010000000000000000000011110"\))(30(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000011111"\))(31(_string \"00000000000000000000000000000000000000000000000000000000010000010000000000100000"\))(32(_string \"00000001000000000000000000000000000000000000000000010000000000000000000000100001"\))(33(_string \"01000000000000000000010000000000000000000000000000000000000000000001000000100011"\))(34(_string \"00100000000000000000000000000000000000000000000000000000000000000000000000100111"\))(35(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100100100"\))(36(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000100110"\))(37(_string \"00000000000000000000001000000000000000000000000000000000010000010000000000100010"\))(38(_string \"00000000000000000000001000000100000010000000000000000000000000000000000000100011"\))(39(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101000"\))(40(_string \"00001000000000000000000000000000000000000000000000000000000000000000000000101010"\))(41(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000110011"\))(42(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101011"\))(43(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000101100"\))(44(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100101101"\))(45(_string \"00000000000000000000000000100000000000000000000000000000000000000000000000101111"\))(46(_string \"00000000000000000000001000000000000000000000000000000000000000000000000000110000"\))(47(_string \"00010000100000000000000000000000000000000000000000000000000000000000000000110010"\))(48(_string \"00000100000000000000000000000000000000000000000000000000000000000000000000110001"\))(49(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000101111"\))(50(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100101000"\))(51(_string \"00010000000000000000000000000000000000000000000000000000000000000000000000110100"\))(52(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000110110"\))(53(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(54(_string \"00000000000000000000000000000000000000000000000000000000000000000000101100110111"\))(55(_string \"00000001000000000000000000000000000000000000000000010000000000000000000000111000"\))(56(_string \"01000000000000000000000000000000000000000000000000000000000000000000000000110101"\))(_others(_others(i 2)))))))
		(_prcs
			(line__100(_arch 0 0 100(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
V 000044 55 862           1570438467252 rtl
(_unit VHDL (cnt 0 12(rtl 0 22))
	(_version vd0)
	(_time 1570438467253 2019.10.07 11:54:27)
	(_source (\./../src/cnt.vhd\))
	(_parameters tan)
	(_code a0a3a1f7f5f6f0b6a2f0e5fbf5a6a3a6f5a7a4a6a3)
	(_ent
		(_time 1569341529381)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in))))
		(_port (_int CNT_CMD -1 0 16(_ent(_in))))
		(_port (_int CNT_Flag -1 0 17(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(4)(3))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
V 000044 55 1533          1570438467346 rtl
(_unit VHDL (alu_s 0 16(rtl 0 29))
	(_version vd0)
	(_time 1570438467347 2019.10.07 11:54:27)
	(_source (\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code fefdfdaef8a8afebabfaeda4aef8adf9fbfba8f9fd)
	(_ent
		(_time 1569341529678)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 0 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1 ((_dto i 15 i 0)))))
		(_port (_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port (_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port (_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port (_int ALU_Dout 1 0 23(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(5(d_15_0))(3(3))(4))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment (_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment (_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 11297         1570438467516 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570438467517 2019.10.07 11:54:27)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code aaa8adfdadfcfebdaeadf8a4baf1ffacfcadaaadaeacfc)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1698          1570438467522 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1570438467523 2019.10.07 11:54:27)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code aaa8adfdadfcfebff8ffbef0f9adaeacfcadaaaffc)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 46(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 54(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 63(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 381 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 78 (top_tb))
	(_version vd0)
	(_time 1570438467526 2019.10.07 11:54:27)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code aaa8adfdfefcfdbdaeabb8f0feacffaca9aca2affc)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570438467625 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570438467626 2019.10.07 11:54:27)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 17151710464143024518034d441013114110171241)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 50528770)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570438467629 2019.10.07 11:54:27)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 17151710154140001316054d4311421114111f1241)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1570438470078 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570438470079 2019.10.07 11:54:30)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code acaefcfba9faf8b9fea3b8f6ffaba8aafaabaca9fa)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 50528770)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570438470082 2019.10.07 11:54:30)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code acaefcfbfafafbbba8adbef6f8aaf9aaafaaa4a9fa)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
V 000047 55 11297         1570438479827 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570438479828 2019.10.07 11:54:39)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code c2cdc597969496d5c6c590ccd29997c494c5c2c5c6c494)
	(_ent
		(_time 1569341529713)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
V 000056 55 1731          1570438480048 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570438480049 2019.10.07 11:54:40)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 9d929d929fcbc988cf9289c7ce9a999bcb9a9d98cb)
	(_ent
		(_time 1569341529508)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 50(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 56(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463235)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 50528770)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
V 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 75 (top_tb))
	(_version vd0)
	(_time 1570438480052 2019.10.07 11:54:40)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 9d929d92cccbca8a999c8fc7c99bc89b9e9b9598cb)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
