{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# ChipWhisperer Updating\n",
    "\n",
    "Did you just get a fresh VM? Sometimes you want updates from more recent changes, as the VM builds are not automatically handled.\n",
    "\n",
    "This notebook will show you how you can sync to the latest version of ChipWhisperer. Remember that the latest version is held in a GIT repo at [https://www.github.com/newaetech/chipwhisperer](https://www.github.com/newaetech/chipwhisperer).\n",
    "\n",
    "This notebook uses normal GIT commands to sync up your repo. You should be somewhat familiar with GIT before running all of these!"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Note on File Paths\n",
    "\n",
    "Remember you are located in the `chipwhisperer/jupyter` directory. If you want to updated *everything*, you need to add a `cd ..` before the command.\n",
    "\n",
    "    jupyter <-- You are here, this is a submodule of 'chipwhisperer-jupyter'\n",
    "    ../ <-- This is the main ChipWhisperer repo"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Getting Normal ChipWhisperer Update\n",
    "\n",
    "This is done by doing a `git pull` and `git checkout` on the main ChipWhisperer tree:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [],
   "source": [
    "%%bash\n",
    "git config --global --add safe.directory C:/Users/Leonard/ChipWhisperer5_64/cw/home/portable/chipwhisperer"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "error: lstat(\"hardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/common/services/usb/class/vendor/device/example/sam3u4e_sam3u_ek/device/example/sam3u4e_sam3u_ek/device/udi_vendor_conf.h\"): Filename too long\n",
      "fatal: Unable to process path hardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/common/services/usb/class/vendor/device/example/sam3u4e_sam3u_ek/device/example/sam3u4e_sam3u_ek/device/udi_vendor_conf.h\n",
      "Cannot save the current worktree state\n",
      "From https://github.com/newaetech/chipwhisperer\n",
      "   aaac249c..9cefb5d3  develop               -> origin/develop\n",
      " * [new branch]        ches2023ecc           -> origin/ches2023ecc\n",
      " * [new branch]        fpga_register_change  -> origin/fpga_register_change\n",
      " * [new branch]        husky_trigger_updates -> origin/husky_trigger_updates\n",
      "   1ace40c4..e4d8c79f  master                -> origin/master\n",
      " * [new tag]           5.7.0                 -> 5.7.0\n",
      "Fetching submodule jupyter\n",
      "From https://github.com/newaetech/chipwhisperer-jupyter\n",
      "   a23ec79..dcfcba4  master       -> origin/master\n",
      " * [new branch]      blackhat2023 -> origin/blackhat2023\n",
      " * [new branch]      ches2023ecc  -> origin/ches2023ecc\n",
      "error: Your local changes to the following files would be overwritten by merge:\n",
      "\thardware/capture/chipwhisperer-husky/ChipWhisperer-Husky.bin\n",
      "\thardware/capture/chipwhisperer-husky/cwhusky_top.bit\n",
      "\thardware/capture/chipwhisperer-husky/husky_firmware.zip\n",
      "\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ChipWhisperer-Lite.bin\n",
      "\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/config/conf_usb.h\n",
      "\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/naeusb\n",
      "\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ui.c\n",
      "\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/config/conf_usb.h\n",
      "\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/main.c\n",
      "\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/naeusb\n",
      "\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ChipWhisperer-CW305.bin\n",
      "\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/config/conf_usb.h\n",
      "\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/naeusb\n",
      "Please commit your changes or stash them before you merge.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Updating aaac249c..9cefb5d3\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "Aborting\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "D\thardware/capture/chipwhisperer-cw1200/CW1200_SAM3UFW.bin\n",
      "D\thardware/capture/chipwhisperer-cw1200/cw1200_firmware.zip\n",
      "D\thardware/capture/chipwhisperer-cw1200/cw1200_usbdriver.zip\n",
      "D\thardware/capture/chipwhisperer-cw1200/hdl/coregen_icon.xco.in\n",
      "D\thardware/capture/chipwhisperer-cw1200/hdl/coregen_ila.xco.in\n",
      "D\thardware/capture/chipwhisperer-cw1200/hdl/cw1200.in\n",
      "D\thardware/capture/chipwhisperer-cw1200/hdl/cw1200_ise/cw1200_interface.bit\n",
      "D\thardware/capture/chipwhisperer-cw1200/hdl/cw1200_ise/cw1200_interface.v\n",
      "D\thardware/capture/chipwhisperer-cw1200/hdl/cw1200_ise/cw1200_lx45_csg324.ucf\n",
      "D\thardware/capture/chipwhisperer-cw1200/hdl/fifo_sad_ref.xco.in\n",
      "D\thardware/capture/chipwhisperer-cw1200/hdl/fifoonly_adcfifo.xco.in\n",
      "D\thardware/capture/chipwhisperer-cw1200/hdl/generate_reconfig_dicts.py\n",
      "D\thardware/capture/chipwhisperer-cw1200/hdl/icap_fifo.xco.in\n",
      "D\thardware/capture/chipwhisperer-cw1200/hdl/ise_verilog_template.xise.in\n",
      "D\thardware/capture/chipwhisperer-cw1200/hdl/makeprojects_lin.sh\n",
      "D\thardware/capture/chipwhisperer-cw1200/hdl/makeprojects_win.bat\n",
      "D\thardware/capture/chipwhisperer-cw1200/hdl/validate_dcm_locations.py\n",
      "D\thardware/capture/chipwhisperer-husky/ChipWhisperer-Husky.bin\n",
      "D\thardware/capture/chipwhisperer-husky/cwhusky_top.bit\n",
      "D\thardware/capture/chipwhisperer-husky/husky_firmware.zip\n",
      "D\thardware/capture/chipwhisperer-lite-32bit/cw-lite-arm-main.pdf\n",
      "D\thardware/capture/chipwhisperer-lite/cwlite_firmware.zip\n",
      "D\thardware/capture/chipwhisperer-lite/hdl/combine_dicts.py\n",
      "D\thardware/capture/chipwhisperer-lite/hdl/coregen_icon.xco.in\n",
      "D\thardware/capture/chipwhisperer-lite/hdl/coregen_ila.xco.in\n",
      "D\thardware/capture/chipwhisperer-lite/hdl/cwlite.in\n",
      "D\thardware/capture/chipwhisperer-lite/hdl/cwlite_ise/cwlite_interface.v\n",
      "D\thardware/capture/chipwhisperer-lite/hdl/cwlite_ise/cwlite_lx9_tqfp144.ucf\n",
      "D\thardware/capture/chipwhisperer-lite/hdl/cwlite_ise/setup.v\n",
      "D\thardware/capture/chipwhisperer-lite/hdl/fifoonly_adcfifo.xco.in\n",
      "D\thardware/capture/chipwhisperer-lite/hdl/generate_reconfig_dicts.py\n",
      "D\thardware/capture/chipwhisperer-lite/hdl/icap_fifo.xco.in\n",
      "D\thardware/capture/chipwhisperer-lite/hdl/ise_verilog_template.xise.in\n",
      "D\thardware/capture/chipwhisperer-lite/hdl/makeprojects_lin.sh\n",
      "D\thardware/capture/chipwhisperer-lite/hdl/makeprojects_win.bat\n",
      "D\thardware/capture/chipwhisperer-lite/hdl/old_generate_reconfig_dicts.py\n",
      "D\thardware/capture/chipwhisperer-lite/hdl/old_long_reconfig_dicts.py\n",
      "D\thardware/capture/chipwhisperer-lite/hdl/validate_dcm_locations.py\n",
      "D\thardware/capture/chipwhisperer-lite/pcb/bom/CWLITEBOM.xlsx\n",
      "D\thardware/capture/chipwhisperer-lite/pcb/bom/DIGIKEY_UPLOAD.txt\n",
      "D\thardware/capture/chipwhisperer-lite/pcb/bom/readme.txt\n",
      "D\thardware/capture/chipwhisperer-lite/pcb/cw-lite-main.pdf\n",
      "D\thardware/capture/chipwhisperer-lite/pcb/eagle/cw-lite-main.brd\n",
      "D\thardware/capture/chipwhisperer-lite/pcb/eagle/cw-lite-main.sch\n",
      "D\thardware/capture/chipwhisperer-lite/pcb/gerbers/README.txt\n",
      "D\thardware/capture/chipwhisperer-lite/pcb/gerbers/cw-lite-main.BOTSTENCIL.GBP\n",
      "D\thardware/capture/chipwhisperer-lite/pcb/gerbers/cw-lite-main.BOTTOMCOPPER.GBL\n",
      "D\thardware/capture/chipwhisperer-lite/pcb/gerbers/cw-lite-main.BOTTOMMASK.GBS\n",
      "D\thardware/capture/chipwhisperer-lite/pcb/gerbers/cw-lite-main.BOTTOMSILKSCREEN.GBO\n",
      "D\thardware/capture/chipwhisperer-lite/pcb/gerbers/cw-lite-main.INNERCOPPER.G2\n",
      "D\thardware/capture/chipwhisperer-lite/pcb/gerbers/cw-lite-main.INNERCOPPER.G3\n",
      "D\thardware/capture/chipwhisperer-lite/pcb/gerbers/cw-lite-main.MILL.GML\n",
      "D\thardware/capture/chipwhisperer-lite/pcb/gerbers/cw-lite-main.NCDRILL.DRD\n",
      "D\thardware/capture/chipwhisperer-lite/pcb/gerbers/cw-lite-main.TOPCOPPER.GTL\n",
      "D\thardware/capture/chipwhisperer-lite/pcb/gerbers/cw-lite-main.TOPMASK.GTS\n",
      "D\thardware/capture/chipwhisperer-lite/pcb/gerbers/cw-lite-main.TOPSILKSCREEN.GTO\n",
      "D\thardware/capture/chipwhisperer-lite/pcb/gerbers/cw-lite-main.TOPSTENCIL.GTP\n",
      "D\thardware/capture/chipwhisperer-lite/pcb/picknplace/cw-lite-main-04.mnb\n",
      "D\thardware/capture/chipwhisperer-lite/pcb/picknplace/cw-lite-main-04.mnt\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/.vs/SAM3U_CW1173/v14/.atsuo\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_CW1173.atsln\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_CW1173.atsuo\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/Debug/Makefile\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/Debug/Makefile.linux\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/Debug/makedep.mk\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/Debug/update_linux_makefile.sh\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/SAM3U_CW1173.componentinfo.xml\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/SAM3U_CW1173.cproj\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/atmel_devices_cdc.cat\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/atmel_devices_cdc.inf\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/common/boards/board.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/common/services/clock/genclk.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/common/services/clock/osc.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/common/services/clock/pll.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/common/services/clock/sam3u/genclk.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/common/services/clock/sam3u/osc.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/common/services/clock/sam3u/pll.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/common/services/clock/sam3u/sysclk.c\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/common/services/clock/sam3u/sysclk.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/common/services/clock/sysclk.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/common/services/delay/delay.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/common/services/delay/sam/cycle_counter.c\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/common/services/delay/sam/cycle_counter.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/common/services/gpio/gpio.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/common/services/gpio/sam_gpio/sam_gpio.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/common/services/ioport/ioport.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/common/services/ioport/sam/ioport_pio.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/common/services/serial/sam_uart/uart_serial.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/common/services/serial/serial.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/common/services/serial/usart_serial.c\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/common/services/sleepmgr/sam/sleepmgr.c\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/common/services/sleepmgr/sam/sleepmgr.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/common/services/sleepmgr/sleepmgr.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/common/services/usb/class/cdc/device/udi_cdc.c\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/common/services/usb/class/cdc/device/udi_cdc.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/common/services/usb/class/cdc/usb_protocol_cdc.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/common/services/usb/class/composite/device/udi_composite_conf.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/common/services/usb/class/composite/device/udi_composite_desc.c\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/common/services/usb/class/vendor/device/example/sam3u4e_sam3u_ek/device/example/sam3u4e_sam3u_ek/device/udi_vendor.c\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/common/services/usb/class/vendor/device/example/sam3u4e_sam3u_ek/device/example/sam3u4e_sam3u_ek/device/udi_vendor.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/common/services/usb/class/vendor/device/example/sam3u4e_sam3u_ek/device/example/sam3u4e_sam3u_ek/device/udi_vendor_conf.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/common/services/usb/class/vendor/device/example/sam3u4e_sam3u_ek/device/example/sam3u4e_sam3u_ek/device/udi_vendor_desc.c\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/common/services/usb/class/vendor/device/example/sam3u4e_sam3u_ek/device/example/sam3u4e_sam3u_ek/ui.c\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/common/services/usb/class/vendor/device/example/sam3u4e_sam3u_ek/device/udi_vendor.c\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/common/services/usb/class/vendor/device/example/sam3u4e_sam3u_ek/device/udi_vendor.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/common/services/usb/class/vendor/device/example/sam3u4e_sam3u_ek/device/udi_vendor_conf.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/common/services/usb/class/vendor/device/example/sam3u4e_sam3u_ek/device/udi_vendor_desc.c\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/common/services/usb/class/vendor/device/example/sam3u4e_sam3u_ek/ui.c\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/common/services/usb/class/vendor/device/udi_vendor.c\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/common/services/usb/class/vendor/device/udi_vendor.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/common/services/usb/class/vendor/usb_protocol_vendor.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/common/services/usb/udc/udc.c\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/common/services/usb/udc/udc.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/common/services/usb/udc/udc_desc.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/common/services/usb/udc/udd.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/common/services/usb/udc/udi.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/common/services/usb/usb_atmel.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/common/services/usb/usb_protocol.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/common/utils/interrupt.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/common/utils/interrupt/interrupt_sam_nvic.c\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/common/utils/interrupt/interrupt_sam_nvic.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/common/utils/parts.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/common/utils/stdio/read.c\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/common/utils/stdio/stdio_serial/stdio_serial.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/common/utils/stdio/write.c\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/boards/cwlite/cw_lite.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/boards/cwlite/init.c\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/boards/cwlite/led.c\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/boards/cwlite/led.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/boards/sam3u_ek/init.c\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/boards/sam3u_ek/led.c\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/boards/sam3u_ek/led.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/boards/sam3u_ek/sam3u_ek.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/drivers/chipid/chipid.c\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/drivers/chipid/chipid.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/drivers/ebi/smc/smc.c\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/drivers/ebi/smc/smc.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/drivers/efc/efc.c\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/drivers/efc/efc.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/drivers/pio/pio.c\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/drivers/pio/pio.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/drivers/pio/pio_handler.c\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/drivers/pio/pio_handler.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/drivers/pmc/pmc.c\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/drivers/pmc/pmc.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/drivers/pmc/sleep.c\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/drivers/pmc/sleep.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/drivers/spi/spi.c\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/drivers/spi/spi.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/drivers/tc/tc.c\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/drivers/tc/tc.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/drivers/uart/uart.c\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/drivers/uart/uart.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/drivers/udphs/udphs_device.c\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/drivers/udphs/udphs_device.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/drivers/usart/usart.c\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/drivers/usart/usart.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/services/flash_efc/flash_efc.c\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/services/flash_efc/flash_efc.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/utils/cmsis/sam3u/include/component/component_adc.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/utils/cmsis/sam3u/include/component/component_adc12b.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/utils/cmsis/sam3u/include/component/component_chipid.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/utils/cmsis/sam3u/include/component/component_dmac.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/utils/cmsis/sam3u/include/component/component_efc.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/utils/cmsis/sam3u/include/component/component_gpbr.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/utils/cmsis/sam3u/include/component/component_hsmci.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/utils/cmsis/sam3u/include/component/component_matrix.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/utils/cmsis/sam3u/include/component/component_pdc.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/utils/cmsis/sam3u/include/component/component_pio.h\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/utils/cmsis/sam3u/include/component/component_pmc.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/utils/cmsis/sam3u/include/component/component_pwm.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/utils/cmsis/sam3u/include/component/component_rstc.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/utils/cmsis/sam3u/include/component/component_rtc.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/utils/cmsis/sam3u/include/component/component_rtt.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/utils/cmsis/sam3u/include/component/component_smc.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/utils/cmsis/sam3u/include/component/component_spi.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/utils/cmsis/sam3u/include/component/component_ssc.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/utils/cmsis/sam3u/include/component/component_supc.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/utils/cmsis/sam3u/include/component/component_tc.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/utils/cmsis/sam3u/include/component/component_twi.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/utils/cmsis/sam3u/include/component/component_uart.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/utils/cmsis/sam3u/include/component/component_udphs.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/utils/cmsis/sam3u/include/component/component_usart.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/utils/cmsis/sam3u/include/component/component_wdt.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/utils/cmsis/sam3u/include/instance/instance_adc.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/utils/cmsis/sam3u/include/instance/instance_adc12b.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/utils/cmsis/sam3u/include/instance/instance_chipid.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/utils/cmsis/sam3u/include/instance/instance_dmac.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/utils/cmsis/sam3u/include/instance/instance_efc0.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/utils/cmsis/sam3u/include/instance/instance_efc1.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/utils/cmsis/sam3u/include/instance/instance_gpbr.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/utils/cmsis/sam3u/include/instance/instance_hsmci.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/utils/cmsis/sam3u/include/instance/instance_matrix.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/utils/cmsis/sam3u/include/instance/instance_pioa.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/utils/cmsis/sam3u/include/instance/instance_piob.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/utils/cmsis/sam3u/include/instance/instance_pioc.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/utils/cmsis/sam3u/include/instance/instance_pmc.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/utils/cmsis/sam3u/include/instance/instance_pwm.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/utils/cmsis/sam3u/include/instance/instance_rstc.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/utils/cmsis/sam3u/include/instance/instance_rtc.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/utils/cmsis/sam3u/include/instance/instance_rtt.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/utils/cmsis/sam3u/include/instance/instance_smc.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/utils/cmsis/sam3u/include/instance/instance_spi.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/utils/cmsis/sam3u/include/instance/instance_ssc.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/utils/cmsis/sam3u/include/instance/instance_supc.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/utils/cmsis/sam3u/include/instance/instance_tc0.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/utils/cmsis/sam3u/include/instance/instance_twi0.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/utils/cmsis/sam3u/include/instance/instance_twi1.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/utils/cmsis/sam3u/include/instance/instance_uart.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/utils/cmsis/sam3u/include/instance/instance_udphs.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/utils/cmsis/sam3u/include/instance/instance_usart0.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/utils/cmsis/sam3u/include/instance/instance_usart1.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/utils/cmsis/sam3u/include/instance/instance_usart2.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/utils/cmsis/sam3u/include/instance/instance_usart3.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/utils/cmsis/sam3u/include/instance/instance_wdt.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/utils/cmsis/sam3u/include/pio/pio_sam3u1c.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/utils/cmsis/sam3u/include/pio/pio_sam3u1e.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/utils/cmsis/sam3u/include/pio/pio_sam3u2c.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/utils/cmsis/sam3u/include/pio/pio_sam3u2e.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/utils/cmsis/sam3u/include/pio/pio_sam3u4c.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/utils/cmsis/sam3u/include/pio/pio_sam3u4e.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/utils/cmsis/sam3u/include/sam3u.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/utils/cmsis/sam3u/include/sam3u1c.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/utils/cmsis/sam3u/include/sam3u1e.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/utils/cmsis/sam3u/include/sam3u2c.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/utils/cmsis/sam3u/include/sam3u2e.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/utils/cmsis/sam3u/include/sam3u4c.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/utils/cmsis/sam3u/include/sam3u4e.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/utils/cmsis/sam3u/source/templates/exceptions.c\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/utils/cmsis/sam3u/source/templates/exceptions.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/utils/cmsis/sam3u/source/templates/gcc/startup_sam3u.c\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/utils/cmsis/sam3u/source/templates/system_sam3u.c\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/utils/cmsis/sam3u/source/templates/system_sam3u.h\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/utils/compiler.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/utils/header_files/io.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/utils/linker_scripts/sam3u/sam3u2/gcc/flash.ld\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/utils/linker_scripts/sam3u/sam3u4/gcc/flash.ld\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/utils/make/Makefile.sam.in\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/utils/preprocessor/mrepeat.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/utils/preprocessor/preprocessor.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/utils/preprocessor/stringz.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/utils/preprocessor/tpaste.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/utils/status_codes.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/sam/utils/syscalls/gcc/syscalls.c\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/thirdparty/CMSIS/CMSIS END USER LICENCE AGREEMENT.pdf\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/thirdparty/CMSIS/Include/core_cm3.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/thirdparty/CMSIS/Include/core_cmFunc.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/thirdparty/CMSIS/Include/core_cmInstr.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/thirdparty/CMSIS/Lib/GCC/libarm_cortexM3l_math.a\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ASF/thirdparty/CMSIS/README.txt\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ChipWhisperer-Lite.bin\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/README.md\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/asf.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/config/conf_board.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/config/conf_clock.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/config/conf_sleepmgr.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/config/conf_uart_serial.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/config/conf_usb.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/diff.txt\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/fpga_xmem.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/main.c\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/main.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/makefile\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/naeusb\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/naeusb_board_config.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ui.c\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/ui.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/SAM3U_VendorExample/src/usb.h\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/bossa/bossac-lin32\n",
      "D\thardware/capture/chipwhisperer-lite/sam3u_fw/bossa/bossac-win32.exe\n",
      "D\thardware/capture/chipwhisperer-lite/sim/README\n",
      "D\thardware/capture/chipwhisperer-lite/sim/cmdfile\n",
      "D\thardware/capture/chipwhisperer-lite/sim/makefile\n",
      "D\thardware/capture/chipwhisperer-nano/NAE-CW1101-04_CWNANOSCH.pdf\n",
      "D\thardware/capture/chipwhisperer-nano/NAE-CW1101_datasheet.pdf\n",
      "D\thardware/capture/chipwhisperer-nano/README.md\n",
      "D\thardware/capture/chipwhisperer-nano/cwnano.png\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/.gitignore\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/.vs/cwnano-firmware/v14/.atsuo\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware.atsln\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/cwnano-firmware.componentinfo.xml\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/cwnano-firmware.cproj\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/jlink.config\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/jlink.log\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/common/boards/board.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/common/boards/user_board/init.c\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/common/boards/user_board/led.c\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/common/boards/user_board/led.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/common/boards/user_board/user_board.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/common/services/clock/genclk.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/common/services/clock/osc.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/common/services/clock/pll.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/common/services/clock/sam4s/genclk.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/common/services/clock/sam4s/osc.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/common/services/clock/sam4s/pll.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/common/services/clock/sam4s/sysclk.c\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/common/services/clock/sam4s/sysclk.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/common/services/clock/sysclk.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/common/services/delay/delay.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/common/services/delay/sam/cycle_counter.c\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/common/services/delay/sam/cycle_counter.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/common/services/gpio/gpio.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/common/services/gpio/sam_gpio/sam_gpio.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/common/services/ioport/ioport.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/common/services/ioport/sam/ioport_pio.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/common/services/serial/sam_uart/uart_serial.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/common/services/serial/serial.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/common/services/serial/usart_serial.c\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/common/services/usb/class/cdc/device/udi_cdc.c\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/common/services/usb/class/cdc/device/udi_cdc.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/common/services/usb/class/cdc/usb_protocol_cdc.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/common/services/usb/class/composite/device/udi_composite_conf.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/common/services/usb/class/composite/device/udi_composite_desc.c\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/common/services/usb/class/composite/udi_composite_conf.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/common/services/usb/class/vendor/device/example/sam3u4e_sam3u_ek/device/example/sam3u4e_sam3u_ek/device/udi_vendor.c\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/common/services/usb/class/vendor/device/example/sam3u4e_sam3u_ek/device/example/sam3u4e_sam3u_ek/device/udi_vendor.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/common/services/usb/class/vendor/device/example/sam3u4e_sam3u_ek/device/example/sam3u4e_sam3u_ek/device/udi_vendor_conf.h\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/common/services/usb/class/vendor/device/example/sam3u4e_sam3u_ek/device/example/sam3u4e_sam3u_ek/device/udi_vendor_desc.c\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/common/services/usb/class/vendor/device/example/sam3u4e_sam3u_ek/device/example/sam3u4e_sam3u_ek/ui.c\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/common/services/usb/class/vendor/device/example/sam3u4e_sam3u_ek/device/udi_vendor.c\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/common/services/usb/class/vendor/device/example/sam3u4e_sam3u_ek/device/udi_vendor.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/common/services/usb/class/vendor/device/example/sam3u4e_sam3u_ek/device/udi_vendor_conf.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/common/services/usb/class/vendor/device/example/sam3u4e_sam3u_ek/device/udi_vendor_desc.c\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/common/services/usb/class/vendor/device/example/sam3u4e_sam3u_ek/ui.c\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/common/services/usb/class/vendor/device/udi_vendor.c\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/common/services/usb/class/vendor/device/udi_vendor.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/common/services/usb/class/vendor/usb_protocol_vendor.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/common/services/usb/udc/udc.c\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/common/services/usb/udc/udc.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/common/services/usb/udc/udc_desc.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/common/services/usb/udc/udd.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/common/services/usb/udc/udi.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/common/services/usb/usb_atmel.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/common/services/usb/usb_protocol.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/common/utils/interrupt.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/common/utils/interrupt/interrupt_sam_nvic.c\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/common/utils/interrupt/interrupt_sam_nvic.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/common/utils/parts.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/drivers/chipid/chipid.c\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/drivers/chipid/chipid.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/drivers/efc/efc.c\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/drivers/efc/efc.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/drivers/matrix/matrix.c\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/drivers/matrix/matrix.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/drivers/pdc/pdc.c\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/drivers/pdc/pdc.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/drivers/pdc/pdc_uart_example/pdc_uart_example.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/drivers/pio/pio.c\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/drivers/pio/pio.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/drivers/pio/pio_handler.c\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/drivers/pio/pio_handler.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/drivers/pmc/pmc.c\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/drivers/pmc/pmc.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/drivers/pmc/sleep.c\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/drivers/pmc/sleep.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/drivers/tc/tc.c\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/drivers/tc/tc.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/drivers/tc/tc_capture_waveform_example/tc_capture_waveform_example.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/drivers/uart/uart.c\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/drivers/uart/uart.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/drivers/udp/udp_device.c\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/drivers/udp/udp_device.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/drivers/usart/usart.c\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/drivers/usart/usart.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/services/flash_efc/flash_efc.c\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/services/flash_efc/flash_efc.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/component/component_acc.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/component/component_adc.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/component/component_chipid.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/component/component_cmcc.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/component/component_crccu.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/component/component_dacc.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/component/component_efc.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/component/component_gpbr.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/component/component_hsmci.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/component/component_matrix.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/component/component_pdc.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/component/component_pio.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/component/component_pmc.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/component/component_pwm.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/component/component_rstc.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/component/component_rtc.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/component/component_rtt.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/component/component_smc.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/component/component_spi.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/component/component_ssc.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/component/component_supc.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/component/component_tc.h\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/component/component_twi.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/component/component_uart.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/component/component_udp.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/component/component_usart.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/component/component_wdt.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_acc.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_adc.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_chipid.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_cmcc.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_crccu.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_dacc.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_efc0.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_efc1.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_gpbr.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_hsmci.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_matrix.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_pioa.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_piob.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_pioc.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_pmc.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_pwm.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_rstc.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_rtc.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_rtt.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_smc.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_spi.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_ssc.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_supc.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_tc0.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_tc1.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_twi0.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_twi1.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_uart0.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_uart1.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_udp.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_usart0.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_usart1.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_wdt.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/pio/pio_sam4s16b.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/pio/pio_sam4s16c.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/pio/pio_sam4s2a.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/pio/pio_sam4s2b.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/pio/pio_sam4s2c.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/pio/pio_sam4s4a.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/pio/pio_sam4s4b.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/pio/pio_sam4s4c.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/pio/pio_sam4s8b.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/pio/pio_sam4s8c.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/pio/pio_sam4sa16b.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/pio/pio_sam4sa16c.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/pio/pio_sam4sd16b.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/pio/pio_sam4sd16c.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/pio/pio_sam4sd32b.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/pio/pio_sam4sd32c.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/sam4s.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/sam4s16b.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/sam4s16c.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/sam4s2a.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/sam4s2b.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/sam4s2c.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/sam4s4a.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/sam4s4b.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/sam4s4c.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/sam4s8b.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/sam4s8c.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/sam4sa16b.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/sam4sa16c.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/sam4sd16b.h\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/sam4sd16c.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/sam4sd32b.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/sam4sd32c.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/include/system_sam4s.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/source/templates/gcc/startup_sam4s.c\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/cmsis/sam4s/source/templates/system_sam4s.c\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/compiler.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/header_files/io.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/linker_scripts/sam4s/sam4sa16/gcc/flash.ld\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/make/Makefile.sam.in\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/preprocessor/mrepeat.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/preprocessor/preprocessor.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/preprocessor/stringz.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/preprocessor/tpaste.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/status_codes.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/sam/utils/syscalls/gcc/syscalls.c\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/thirdparty/CMSIS/ATMEL-disclaimer.txt\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/thirdparty/CMSIS/CMSIS_END_USER_LICENCE_AGREEMENT.pdf\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/thirdparty/CMSIS/Include/arm_common_tables.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/thirdparty/CMSIS/Include/arm_const_structs.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/thirdparty/CMSIS/Include/arm_math.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/thirdparty/CMSIS/Include/core_cm4.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/thirdparty/CMSIS/Include/core_cmFunc.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/thirdparty/CMSIS/Include/core_cmInstr.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/thirdparty/CMSIS/Include/core_cmSimd.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/thirdparty/CMSIS/Lib/GCC/libarm_cortexM4l_math.a\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/thirdparty/CMSIS/Lib/license.txt\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ASF/thirdparty/CMSIS/README.txt\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ChipWhisperer-Nano.bin\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/config/conf_board.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/config/conf_clock.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/config/conf_sleepmgr.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/config/conf_uart_serial.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/config/conf_usb.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/cwnano_adc.c\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/cwnano_glitch.c\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/main.c\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/main.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/makefile\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/naeusb\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/naeusb_board_config.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/naeusb_nano.c\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/naeusb_nano.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/pdi/XMEGANVM.c\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/pdi/XMEGANVM.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/pdi/XPROGNewAE.c\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/pdi/XPROGNewAE.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/pdi/XPROGTarget.c\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/pdi/XPROGTarget.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/pdi/XPROGTimeout.c\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/pdi/XPROGTimeout.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/ui.h\n",
      "D\thardware/capture/chipwhisperer-nano/firmware/cwnano-firmware/src/usb.h\n",
      "D\thardware/capture/sakura-g/adapter-pcb/adapter-pcb.brd\n",
      "D\thardware/capture/sakura-g/adapter-pcb/adapter-pcb.sch\n",
      "D\thardware/capture/sakura-g/adapter-pcb/gerbers/adapter-pcb.BOTTOMCOPPER.GBR\n",
      "D\thardware/capture/sakura-g/adapter-pcb/gerbers/adapter-pcb.BOTTOMMASK.GBR\n",
      "D\thardware/capture/sakura-g/adapter-pcb/gerbers/adapter-pcb.BOTTOMSILKSCREEN.GBR\n",
      "D\thardware/capture/sakura-g/adapter-pcb/gerbers/adapter-pcb.MILL.GBR\n",
      "D\thardware/capture/sakura-g/adapter-pcb/gerbers/adapter-pcb.NCDRILL\n",
      "D\thardware/capture/sakura-g/adapter-pcb/gerbers/adapter-pcb.TOPCOPPER.GBR\n",
      "D\thardware/capture/sakura-g/adapter-pcb/gerbers/adapter-pcb.TOPMASK.GBR\n",
      "D\thardware/capture/sakura-g/adapter-pcb/gerbers/adapter-pcb.TOPSILKSCREEN.GBR\n",
      "D\thardware/capture/sakura-g/adapter-pcb/movegerbers.bat\n",
      "D\thardware/capture/sakura-g/sakurag_ise_project/chipwhisperer-sakurag/chip_sakurag.bit\n",
      "D\thardware/capture/sakura-g/sakurag_ise_project/chipwhisperer-sakurag/chip_sakurag.v\n",
      "D\thardware/capture/sakura-g/sakurag_ise_project/chipwhisperer-sakurag/chipwhisperer-sakurag.gise\n",
      "D\thardware/capture/sakura-g/sakurag_ise_project/chipwhisperer-sakurag/chipwhisperer-sakurag.xise\n",
      "D\thardware/capture/sakura-g/sakurag_ise_project/chipwhisperer-sakurag/ipcore_dir/fifoonly_adcfifo.xco\n",
      "D\thardware/capture/sakura-g/sakurag_ise_project/chipwhisperer-sakurag/ipcore_dir/fifoonly_adcfifo.xise\n",
      "D\thardware/capture/sakura-g/sakurag_ise_project/chipwhisperer-sakurag/sakura_g_ctrl_r1.ucf\n",
      "D\thardware/capture/sakura-g/sakurag_ise_project/chipwhisperer-sakurag/setup.v\n",
      "D\thardware/capture/sakura-g/sakurag_ise_project/sakurag-chipwhisperer.cfi\n",
      "D\thardware/capture/sakura-g/sakurag_ise_project/sakurag-chipwhisperer.mcs\n",
      "D\thardware/capture/sakura-g/sakurag_ise_project/sakurag-chipwhisperer.prm\n",
      "D\thardware/capture/sakura-g/sakurag_ise_project/sakurag-controller-prom.ipf\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/ChipWhisperer_XMegaADC.atsln\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/Debug/CWADC_HID.elf\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/Debug/CWADC_HID.hex\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/Debug/CWADC_HID.lss\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/Debug/CWADC_HID.map\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/Debug/CWADC_HID.srec\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/Debug/Makefile\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/Debug/MouseHID.eep\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/Debug/MouseHID.elf\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/Debug/MouseHID.hex\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/Debug/MouseHID.lss\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/Debug/MouseHID.map\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/Debug/MouseHID.srec\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/Debug/XPlainA3BU.eep\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/Debug/makedep.mk\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/XPlainA3BU.cproj\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/src/ASF/common/boards/board.h\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/src/ASF/common/services/clock/genclk.h\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/src/ASF/common/services/clock/osc.h\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/src/ASF/common/services/clock/pll.h\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/src/ASF/common/services/clock/sysclk.h\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/src/ASF/common/services/clock/xmega/osc.h\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/src/ASF/common/services/clock/xmega/pll.h\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/src/ASF/common/services/clock/xmega/sysclk.c\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/src/ASF/common/services/clock/xmega/sysclk.h\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/src/ASF/common/services/gpio/gpio.h\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/src/ASF/common/services/gpio/xmega_gpio/xmega_gpio.h\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/src/ASF/common/services/hugemem/avr8/avr8_hugemem.c\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/src/ASF/common/services/hugemem/avr8/hugemem.h\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/src/ASF/common/services/hugemem/generic/hugemem.h\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/src/ASF/common/services/hugemem/hugemem.h\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/src/ASF/common/services/ioport/ioport.h\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/src/ASF/common/services/ioport/xmega/ioport.h\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/src/ASF/common/services/ioport/xmega/ioport_compat.c\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/src/ASF/common/services/ioport/xmega/ioport_compat.h\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/src/ASF/common/services/sleepmgr/sleepmgr.h\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/src/ASF/common/services/sleepmgr/xmega/sleepmgr.c\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/src/ASF/common/services/sleepmgr/xmega/sleepmgr.h\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/src/ASF/common/services/usb/class/hid/device/generic/udi_hid_generic.c\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/src/ASF/common/services/usb/class/hid/device/generic/udi_hid_generic.h\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/src/ASF/common/services/usb/class/hid/device/generic/udi_hid_generic_conf.h\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/src/ASF/common/services/usb/class/hid/device/generic/udi_hid_generic_desc.c\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/src/ASF/common/services/usb/class/hid/device/udi_hid.c\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/src/ASF/common/services/usb/class/hid/device/udi_hid.h\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/src/ASF/common/services/usb/class/hid/usb_protocol_hid.h\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/src/ASF/common/services/usb/udc/udc.c\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/src/ASF/common/services/usb/udc/udc.h\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/src/ASF/common/services/usb/udc/udc_desc.h\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/src/ASF/common/services/usb/udc/udd.h\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/src/ASF/common/services/usb/udc/udi.h\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/src/ASF/common/services/usb/usb_atmel.h\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/src/ASF/common/services/usb/usb_protocol.h\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/src/ASF/common/utils/interrupt.h\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/src/ASF/common/utils/interrupt/interrupt_avr8.h\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/src/ASF/common/utils/make/Makefile.avr.in\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/src/ASF/common/utils/parts.h\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/src/ASF/xmega/boards/xmega_a3bu_xplained/init.c\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/src/ASF/xmega/boards/xmega_a3bu_xplained/led.h\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/src/ASF/xmega/boards/xmega_a3bu_xplained/xmega_a3bu_xplained.h\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/src/ASF/xmega/drivers/adc/adc.c\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/src/ASF/xmega/drivers/adc/adc.h\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/src/ASF/xmega/drivers/adc/xmega_aau/adc_aau.c\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/src/ASF/xmega/drivers/cpu/ccp.h\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/src/ASF/xmega/drivers/cpu/ccp.s\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/src/ASF/xmega/drivers/cpu/xmega_reset_cause.h\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/src/ASF/xmega/drivers/dma/dma.c\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/src/ASF/xmega/drivers/dma/dma.h\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/src/ASF/xmega/drivers/nvm/nvm.c\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/src/ASF/xmega/drivers/nvm/nvm.h\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/src/ASF/xmega/drivers/nvm/nvm_asm.s\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/src/ASF/xmega/drivers/pmic/pmic.h\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/src/ASF/xmega/drivers/sleep/sleep.h\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/src/ASF/xmega/drivers/tc/tc.c\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/src/ASF/xmega/drivers/tc/tc.h\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/src/ASF/xmega/drivers/usb/usb_device.c\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/src/ASF/xmega/drivers/usb/usb_device.h\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/src/ASF/xmega/utils/assembler.h\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/src/ASF/xmega/utils/assembler/gas.h\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/src/ASF/xmega/utils/bit_handling/clz_ctz.h\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/src/ASF/xmega/utils/compiler.h\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/src/ASF/xmega/utils/preprocessor/mrepeat.h\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/src/ASF/xmega/utils/preprocessor/preprocessor.h\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/src/ASF/xmega/utils/preprocessor/stringz.h\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/src/ASF/xmega/utils/preprocessor/tpaste.h\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/src/ASF/xmega/utils/progmem.h\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/src/ASF/xmega/utils/status_codes.h\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/src/Config/conf_adc.h\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/src/Config/conf_board.h\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/src/Config/conf_clock.h\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/src/Config/conf_sleepmgr.h\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/src/Config/conf_usb.h\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/src/adc_dma.h\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/src/asf.h\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/src/main.c\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/src/main.h\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/src/ui.c\n",
      "D\thardware/capture/xmega/Atmel Studio/MouseHID/MouseHID/src/ui.h\n",
      "D\thardware/capture/xmega/refs/xprotolab-schematics1.8.pdf\n",
      "D\thardware/tools/breakout/breakout.brd\n",
      "D\thardware/tools/breakout/breakout.pdf\n",
      "D\thardware/tools/breakout/breakout.sch\n",
      "D\thardware/tools/breakout/gerbers/1DEC2014-target-breakout.zip\n",
      "D\thardware/tools/clockextractor/lnafilter-pcb/clockrecovery.pdf\n",
      "D\thardware/tools/clockextractor/lnafilter-pcb/gerbers/lna-plug.BOTTOMCOPPER.GBR\n",
      "D\thardware/tools/clockextractor/lnafilter-pcb/gerbers/lna-plug.BOTTOMMASK.GBR\n",
      "D\thardware/tools/clockextractor/lnafilter-pcb/gerbers/lna-plug.BOTTOMSILKSCREEN.GBR\n",
      "D\thardware/tools/clockextractor/lnafilter-pcb/gerbers/lna-plug.MILL.GBR\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "D\thardware/tools/clockextractor/lnafilter-pcb/gerbers/lna-plug.NCDRILL\n",
      "D\thardware/tools/clockextractor/lnafilter-pcb/gerbers/lna-plug.TOPCOPPER.GBR\n",
      "D\thardware/tools/clockextractor/lnafilter-pcb/gerbers/lna-plug.TOPMASK.GBR\n",
      "D\thardware/tools/clockextractor/lnafilter-pcb/gerbers/lna-plug.TOPSILKSCREEN.GBR\n",
      "D\thardware/tools/clockextractor/lnafilter-pcb/lna-plug.brd\n",
      "D\thardware/tools/clockextractor/lnafilter-pcb/lna-plug.sch\n",
      "D\thardware/tools/clockextractor/lnafilter-pcb/movegerbers.bat\n",
      "D\thardware/tools/diffprobe/diffprobe_bottom.png\n",
      "D\thardware/tools/diffprobe/diffprobe_eagle/bom_diffprobesimple.xlsx\n",
      "D\thardware/tools/diffprobe/diffprobe_eagle/diff_probe.brd\n",
      "D\thardware/tools/diffprobe/diffprobe_eagle/diff_probe.sch\n",
      "D\thardware/tools/diffprobe/diffprobe_eagle/diffprobe_MAR92013.zip\n",
      "D\thardware/tools/diffprobe/diffprobe_top.png\n",
      "D\thardware/tools/diffprobe/s21_production.png\n",
      "D\thardware/tools/diffprobe/simpleversion_eagle/movegerbers.bat\n",
      "D\thardware/tools/diffprobe/simpleversion_eagle/simplediff_gengerbers.cam\n",
      "D\thardware/tools/lna_3v/bga2801.png\n",
      "D\thardware/tools/lna_3v/bga2801_100khz_10mhz.png\n",
      "D\thardware/tools/lna_3v/lna3v_eagleproj/bom_lnasimple.xlsx\n",
      "D\thardware/tools/lna_3v/lna3v_eagleproj/gerbers/lna_simple_MAR92013.zip\n",
      "D\thardware/tools/lna_3v/lna3v_eagleproj/lna_gengerbers.cam\n",
      "D\thardware/tools/lna_3v/lna3v_eagleproj/lna_simple.brd\n",
      "D\thardware/tools/lna_3v/lna3v_eagleproj/lna_simple.sch\n",
      "D\thardware/tools/lna_3v/lna3v_eagleproj/movegerbers.bat\n",
      "D\thardware/tools/lna_3v/s11_s21_production.png\n",
      "D\thardware/tools/papillio_target/movegerbers.bat\n",
      "D\thardware/tools/papillio_target/papillio-pmod-target.brd\n",
      "D\thardware/tools/papillio_target/papillio-pmod-target.sch\n",
      "D\thardware/tools/vcc_simpleglitcher/gerbers/simpleglitcher.zip\n",
      "D\thardware/tools/vcc_simpleglitcher/simpleglitcher.brd\n",
      "D\thardware/tools/vcc_simpleglitcher/simpleglitcher.sch\n",
      "D\thardware/victims/cw305_artixtarget/NAE-CW305-Schematic.pdf\n",
      "D\thardware/victims/cw305_artixtarget/fpga/common/cdc_pulse.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/common/clocks.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/common/cw305_defines.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/common/cw305_main.xdc\n",
      "D\thardware/victims/cw305_artixtarget/fpga/common/cw305_reg_aes.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/common/cw305_top.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/common/cw305_usb_reg_fe.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/cryptosrc/aes_googlevault/aes_core.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/cryptosrc/aes_googlevault/aes_ks.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/cryptosrc/aes_googlevault/aes_sbox.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/cryptosrc/cryptech/ecdsa256-v1/README.md\n",
      "D\thardware/victims/cw305_artixtarget/fpga/cryptosrc/cryptech/ecdsa256-v1/bench/tb_curve_adder_256.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/cryptosrc/cryptech/ecdsa256-v1/bench/tb_curve_doubler_256.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/cryptosrc/cryptech/ecdsa256-v1/bench/tb_curve_multiplier_256.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/cryptosrc/cryptech/ecdsa256-v1/bench/tb_lowlevel_adder32.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/cryptosrc/cryptech/ecdsa256-v1/bench/tb_lowlevel_adder47.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/cryptosrc/cryptech/ecdsa256-v1/bench/tb_lowlevel_subtractor32.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/cryptosrc/cryptech/ecdsa256-v1/bench/tb_modular_adder.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/cryptosrc/cryptech/ecdsa256-v1/bench/tb_modular_invertor.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/cryptosrc/cryptech/ecdsa256-v1/bench/tb_modular_multiplier_256.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/cryptosrc/cryptech/ecdsa256-v1/bench/tb_modular_subtractor.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/cryptosrc/cryptech/ecdsa256-v1/bench/tb_mw_comparator.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/cryptosrc/cryptech/ecdsa256-v1/bench/tb_mw_mover.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/curve_dbl_add_256.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/curve_mul_256.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/rom/brom_p256_delta.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/rom/brom_p256_g_x.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/rom/brom_p256_g_y.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/rom/brom_p256_h_x.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/rom/brom_p256_h_y.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/rom/brom_p256_one.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/rom/brom_p256_q.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/rom/brom_p256_zero.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/uop/uop_add_rom.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/uop/uop_conv_rom.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/uop/uop_dbl_rom.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/uop/uop_init_rom.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/uop_ecdsa.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/ecdsa256.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/ecdsa256_wrapper.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/files\n",
      "D\thardware/victims/cw305_artixtarget/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/lowlevel/adder32_wrapper.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/lowlevel/adder47_wrapper.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/lowlevel/artix7/adder32_artix7.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/lowlevel/artix7/adder47_artix7.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/lowlevel/artix7/dsp48e1_wrapper.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/lowlevel/artix7/mac16_artix7.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/lowlevel/artix7/subtractor32_artix7.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/lowlevel/ecdsa_lowlevel_settings.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/lowlevel/generic/adder32_generic.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/lowlevel/generic/adder47_generic.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/lowlevel/generic/mac16_generic.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/lowlevel/generic/subtractor32_generic.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/lowlevel/mac16_wrapper.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/lowlevel/subtractor32_wrapper.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_adder.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_invertor/helper/modinv_helper_copy.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_invertor/helper/modinv_helper_init.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_invertor/helper/modinv_helper_invert_compare.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_invertor/helper/modinv_helper_invert_precalc.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_invertor/helper/modinv_helper_invert_update.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_invertor/helper/modinv_helper_reduce_precalc.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_invertor/helper/modinv_helper_reduce_update.v\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "D\thardware/victims/cw305_artixtarget/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_invertor/modinv_clog2.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_invertor/modular_invertor.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_multiplier_256.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_reductor_256.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_subtractor.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/multiword/mw_comparator.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/multiword/mw_mover.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/util/bram_1rw_1ro_readfirst.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/cryptosrc/cryptech/ecdsa256-v1/sim/basic.gtkw\n",
      "D\thardware/victims/cw305_artixtarget/fpga/cryptosrc/cryptech/ecdsa256-v1/sim/cmdfile\n",
      "D\thardware/victims/cw305_artixtarget/fpga/cryptosrc/cryptech/ecdsa256-v1/sim/makefile\n",
      "D\thardware/victims/cw305_artixtarget/fpga/cryptosrc/cryptech/ecdsa256-v1/sim/results/.keepdir\n",
      "D\thardware/victims/cw305_artixtarget/fpga/cryptosrc/cryptech/ecdsa256-v1/stm32_driver/ecdsa256_driver_sample.c\n",
      "D\thardware/victims/cw305_artixtarget/fpga/cryptosrc/cryptech/ecdsa256-v1/stm32_driver/ecdsa_model.h\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/aes128_verilog/aes128_verilog.cache/wt/gui_handlers.wdf\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/aes128_verilog/aes128_verilog.cache/wt/java_command_handlers.wdf\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/aes128_verilog/aes128_verilog.cache/wt/project.wpc\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/aes128_verilog/aes128_verilog.cache/wt/webtalk_pa.xml\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/aes128_verilog/aes128_verilog.hw/aes128_verilog.lpr\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/aes128_verilog/aes128_verilog.runs/.jobs/vrs_config_3.xml\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/aes128_verilog/aes128_verilog.runs/impl_100t/cw305_top.bit\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/aes128_verilog/aes128_verilog.runs/impl_100t/cw305_top.tcl\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/aes128_verilog/aes128_verilog.runs/impl_100t/cw305_top.vdi\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/aes128_verilog/aes128_verilog.runs/impl_100t/debug_nets.ltx\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/aes128_verilog/aes128_verilog.runs/impl_100t/gen_run.xml\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/aes128_verilog/aes128_verilog.runs/impl_35t/cw305_top.bit\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/aes128_verilog/aes128_verilog.runs/impl_35t/cw305_top.ltx\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/aes128_verilog/aes128_verilog.runs/impl_35t/cw305_top.tcl\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/aes128_verilog/aes128_verilog.runs/impl_35t/cw305_top.vdi\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/aes128_verilog/aes128_verilog.runs/impl_35t/debug_nets.ltx\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/aes128_verilog/aes128_verilog.runs/impl_35t/gen_run.xml\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/aes128_verilog/aes128_verilog.srcs/sources_1/new/board.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/aes128_verilog/aes128_verilog.xpr\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/aes128_verilog/sim/aes.gtkw\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/aes128_verilog/sim/cmdfile\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/aes128_verilog/sim/makefile\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/aes128_verilog/sim/results/.keepdir\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/aes128_verilog/sim/tb.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/aes128_verilog/sim/tb_cw305_reg_tasks.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/bitfiles/README\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/bitfiles/attempt1.bit\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/bitfiles/attempt2.bit\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/bitfiles/attempt3.bit\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/bitfiles/attempt4.bit\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/bitfiles/original.bit\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/cw305_main.xdc\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.runs/impl_100t/cw305_ecc_p256_pmul_top.bit\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.runs/impl_35t/cw305_ecc_p256_pmul_top.bit\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_0/doc/ila_v6_2_changelog.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_0/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_0/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_0/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_0/hdl/ila_v6_2_syn_rfs.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_0/hdl/ltlib_v1_0_vl_rfs.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_0/hdl/verilog/ila_v6_2_9_ila_in.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_0/hdl/verilog/ila_v6_2_9_ila_lib_fn.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_0/hdl/verilog/ila_v6_2_9_ila_lparam.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_0/hdl/verilog/ila_v6_2_9_ila_param.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_0/hdl/verilog/ila_v6_2_9_ila_ver.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_0/hdl/verilog/ltlib_v1_0_0_lib_fn.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_0/hdl/verilog/ltlib_v1_0_0_ver.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_ext.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_ports.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_vec.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bsid_ports.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bsid_vec_ports.vh\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_i2x.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_icn.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_id_map.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_id_vec_map.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_in.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_sl_prt_map.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbs_v1_0_2_i2x.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbs_v1_0_2_in.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_0/hdl/xsdbm_v3_0_vl_rfs.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_0/hdl/xsdbs_v1_0_vl_rfs.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_0/ila_0.dcp\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_0/ila_0.veo\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_0/ila_0.xci\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_0/ila_0.xml\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_0/ila_0_ooc.xdc\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_0/ila_0_sim_netlist.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_0/ila_0_sim_netlist.vhdl\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_0/ila_0_stub.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_0/ila_0_stub.vhdl\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_0/sim/ila_0.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_0/synth/ila_0.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_1/doc/ila_v6_2_changelog.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_1/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_1/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_1/hdl/ila_v6_2_syn_rfs.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_1/hdl/ltlib_v1_0_vl_rfs.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_1/hdl/verilog/ila_v6_2_9_ila_in.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_1/hdl/verilog/ila_v6_2_9_ila_lib_fn.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_1/hdl/verilog/ila_v6_2_9_ila_lparam.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_1/hdl/verilog/ila_v6_2_9_ila_param.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_1/hdl/verilog/ila_v6_2_9_ila_ver.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_1/hdl/verilog/ltlib_v1_0_0_lib_fn.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_1/hdl/verilog/ltlib_v1_0_0_ver.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_1/hdl/verilog/xsdbm_v3_0_0_bs.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_1/hdl/verilog/xsdbm_v3_0_0_bs_core.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_1/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_1/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_1/hdl/verilog/xsdbm_v3_0_0_bs_ext.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_1/hdl/verilog/xsdbm_v3_0_0_bs_ports.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_1/hdl/verilog/xsdbm_v3_0_0_bs_vec.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_1/hdl/verilog/xsdbm_v3_0_0_bsid_ports.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_1/hdl/verilog/xsdbm_v3_0_0_bsid_vec_ports.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_1/hdl/verilog/xsdbm_v3_0_0_i2x.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_1/hdl/verilog/xsdbm_v3_0_0_icn.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_1/hdl/verilog/xsdbm_v3_0_0_id_map.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_1/hdl/verilog/xsdbm_v3_0_0_id_vec_map.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_1/hdl/verilog/xsdbm_v3_0_0_in.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_1/hdl/verilog/xsdbm_v3_0_0_sl_prt_map.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_1/hdl/verilog/xsdbs_v1_0_2_i2x.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_1/hdl/verilog/xsdbs_v1_0_2_in.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_1/hdl/xsdbm_v3_0_vl_rfs.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_1/hdl/xsdbs_v1_0_vl_rfs.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_1/ila_1.dcp\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_1/ila_1.veo\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_1/ila_1.xci\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_1/ila_1.xml\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_1/ila_1_ooc.xdc\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_1/ila_1_sim_netlist.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_1/ila_1_sim_netlist.vhdl\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_1/ila_1_stub.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_1/ila_1_stub.vhdl\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila_impl.xdc\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_1/sim/ila_1.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.srcs/sources_1/ip/ila_1/synth/ila_1.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/ecc_p256_pmul.xpr\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/hdl/cw305_ecc_p256_pmul_top.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/hdl/cw305_pmul_defines.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/hdl/cw305_reg_pmul.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/sim/basic.gtkw\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/sim/cmdfile\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/sim/makefile\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/sim/results/.keepdir\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/sim/tb.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/sim/tb_cw305_reg_tasks.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.cache/wt/gui_handlers.wdf\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.cache/wt/java_command_handlers.wdf\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.cache/wt/project.wpc\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.cache/wt/synthesis.wdf\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.cache/wt/synthesis_details.wdf\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.cache/wt/webtalk_pa.xml\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.hw/hw_1/hw.xml\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.hw/v2.lpr\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/README.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/ip/ila_0/ila_0.veo\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/ip/ila_0/ila_0_stub.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/ip/ila_0/ila_0_stub.vhdl\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/ip/ila_1/ila_1.veo\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/ip/ila_1/ila_1_stub.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/ip/ila_1/ila_1_stub.vhdl\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_0/README.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_0/activehdl/README.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_0/activehdl/compile.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_0/activehdl/file_info.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_0/activehdl/glbl.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_0/activehdl/ila_0.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_0/activehdl/ila_0.udo\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_0/activehdl/simulate.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_0/activehdl/wave.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_0/ies/README.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_0/ies/file_info.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_0/ies/glbl.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_0/ies/ila_0.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_0/ies/run.f\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_0/modelsim/README.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_0/modelsim/compile.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_0/modelsim/file_info.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_0/modelsim/glbl.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_0/modelsim/ila_0.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_0/modelsim/ila_0.udo\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_0/modelsim/simulate.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_0/modelsim/wave.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_0/questa/README.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_0/questa/compile.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_0/questa/elaborate.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_0/questa/file_info.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_0/questa/glbl.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_0/questa/ila_0.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_0/questa/ila_0.udo\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_0/questa/simulate.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_0/questa/wave.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_0/riviera/README.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_0/riviera/compile.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_0/riviera/file_info.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_0/riviera/glbl.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_0/riviera/ila_0.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_0/riviera/ila_0.udo\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_0/riviera/simulate.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_0/riviera/wave.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_0/vcs/README.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_0/vcs/file_info.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_0/vcs/glbl.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_0/vcs/ila_0.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_0/vcs/simulate.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_0/xcelium/README.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_0/xcelium/file_info.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_0/xcelium/glbl.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_0/xcelium/ila_0.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_0/xcelium/run.f\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_0/xsim/README.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_0/xsim/cmd.tcl\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_0/xsim/elab.opt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_0/xsim/file_info.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_0/xsim/glbl.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_0/xsim/ila_0.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_0/xsim/vlog.prj\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_0/xsim/xsim.ini\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_1/README.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_1/activehdl/README.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_1/activehdl/compile.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_1/activehdl/file_info.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_1/activehdl/glbl.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_1/activehdl/ila_1.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_1/activehdl/ila_1.udo\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_1/activehdl/simulate.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_1/activehdl/wave.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_1/ies/README.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_1/ies/file_info.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_1/ies/glbl.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_1/ies/ila_1.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_1/ies/run.f\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_1/modelsim/README.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_1/modelsim/compile.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_1/modelsim/file_info.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_1/modelsim/glbl.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_1/modelsim/ila_1.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_1/modelsim/ila_1.udo\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_1/modelsim/simulate.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_1/modelsim/wave.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_1/questa/README.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_1/questa/compile.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_1/questa/elaborate.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_1/questa/file_info.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_1/questa/glbl.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_1/questa/ila_1.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_1/questa/ila_1.udo\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_1/questa/simulate.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_1/questa/wave.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_1/riviera/README.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_1/riviera/compile.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_1/riviera/file_info.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_1/riviera/glbl.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_1/riviera/ila_1.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_1/riviera/ila_1.udo\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_1/riviera/simulate.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_1/riviera/wave.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_1/vcs/README.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_1/vcs/file_info.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_1/vcs/glbl.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_1/vcs/ila_1.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_1/vcs/simulate.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_1/xcelium/README.txt\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_1/xcelium/file_info.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_1/xcelium/glbl.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_1/xcelium/ila_1.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_1/xcelium/run.f\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_1/xsim/README.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_1/xsim/cmd.tcl\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_1/xsim/elab.opt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_1/xsim/file_info.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_1/xsim/glbl.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_1/xsim/ila_1.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_1/xsim/vlog.prj\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.ip_user_files/sim_scripts/ila_1/xsim/xsim.ini\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/ila_0_synth_1/.Vivado_Synthesis.queue.rst\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/ila_0_synth_1/.vivado.begin.rst\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/ila_0_synth_1/.vivado.end.rst\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/ila_0_synth_1/ISEWrap.js\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/ila_0_synth_1/ISEWrap.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/ila_0_synth_1/__synthesis_is_complete__\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/ila_0_synth_1/dont_touch.xdc\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/ila_0_synth_1/gen_run.xml\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/ila_0_synth_1/htr.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/ila_0_synth_1/ila_0.dcp\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/ila_0_synth_1/ila_0.tcl\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/ila_0_synth_1/ila_0.vds\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/ila_0_synth_1/rundef.js\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/ila_0_synth_1/runme.bat\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/ila_0_synth_1/runme.log\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/ila_0_synth_1/runme.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/ila_0_synth_1/vivado.jou\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/ila_0_synth_1/vivado.pb\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/ila_1_synth_1/.Vivado_Synthesis.queue.rst\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/ila_1_synth_1/.vivado.begin.rst\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/ila_1_synth_1/.vivado.end.rst\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/ila_1_synth_1/ISEWrap.js\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/ila_1_synth_1/ISEWrap.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/ila_1_synth_1/__synthesis_is_complete__\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/ila_1_synth_1/dont_touch.xdc\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/ila_1_synth_1/gen_run.xml\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/ila_1_synth_1/htr.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/ila_1_synth_1/ila_1.dcp\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/ila_1_synth_1/ila_1.tcl\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/ila_1_synth_1/ila_1.vds\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/ila_1_synth_1/rundef.js\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/ila_1_synth_1/runme.bat\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/ila_1_synth_1/runme.log\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/ila_1_synth_1/runme.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/ila_1_synth_1/vivado.jou\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/ila_1_synth_1/vivado.pb\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/impl_100t/-applog\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/impl_100t/.Vivado_Implementation.queue.rst\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/impl_100t/.Xil/Vivado-13652-qed/dc_drv.0/dc/messagePromote.pb\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/impl_100t/.init_design.begin.rst\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/impl_100t/.init_design.end.rst\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/impl_100t/.opt_design.begin.rst\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/impl_100t/.opt_design.end.rst\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/impl_100t/.place_design.begin.rst\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/impl_100t/.place_design.end.rst\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/impl_100t/.route_design.begin.rst\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/impl_100t/.route_design.end.rst\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/impl_100t/.vivado.begin.rst\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/impl_100t/.vivado.end.rst\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/impl_100t/.write_bitstream.begin.rst\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/impl_100t/.write_bitstream.end.rst\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/impl_100t/ISEWrap.js\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/impl_100t/ISEWrap.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/impl_100t/cw305_ecc_p256_pmul_top.bit\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/impl_100t/cw305_ecc_p256_pmul_top.ltx\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/impl_100t/cw305_ecc_p256_pmul_top.tcl\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/impl_100t/cw305_ecc_p256_pmul_top.vdi\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/impl_100t/cw305_ecc_p256_pmul_top_13652.backup.vdi\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/impl_100t/cw305_ecc_p256_pmul_top_18364.backup.vdi\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/impl_100t/cw305_ecc_p256_pmul_top_9272.backup.vdi\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/impl_100t/cw305_ecc_p256_pmul_top_bus_skew_routed.pb\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/impl_100t/cw305_ecc_p256_pmul_top_bus_skew_routed.rpt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/impl_100t/cw305_ecc_p256_pmul_top_bus_skew_routed.rpx\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/impl_100t/cw305_ecc_p256_pmul_top_clock_utilization_routed.rpt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/impl_100t/cw305_ecc_p256_pmul_top_control_sets_placed.rpt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/impl_100t/cw305_ecc_p256_pmul_top_drc_opted.pb\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/impl_100t/cw305_ecc_p256_pmul_top_drc_opted.rpt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/impl_100t/cw305_ecc_p256_pmul_top_drc_opted.rpx\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/impl_100t/cw305_ecc_p256_pmul_top_drc_routed.pb\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/impl_100t/cw305_ecc_p256_pmul_top_drc_routed.rpt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/impl_100t/cw305_ecc_p256_pmul_top_drc_routed.rpx\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/impl_100t/cw305_ecc_p256_pmul_top_io_placed.rpt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/impl_100t/cw305_ecc_p256_pmul_top_methodology_drc_routed.pb\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/impl_100t/cw305_ecc_p256_pmul_top_methodology_drc_routed.rpt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/impl_100t/cw305_ecc_p256_pmul_top_methodology_drc_routed.rpx\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/impl_100t/cw305_ecc_p256_pmul_top_opt.dcp\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/impl_100t/cw305_ecc_p256_pmul_top_placed.dcp\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/impl_100t/cw305_ecc_p256_pmul_top_power_routed.rpt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/impl_100t/cw305_ecc_p256_pmul_top_power_routed.rpx\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/impl_100t/cw305_ecc_p256_pmul_top_power_summary_routed.pb\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/impl_100t/cw305_ecc_p256_pmul_top_route_status.pb\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/impl_100t/cw305_ecc_p256_pmul_top_route_status.rpt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/impl_100t/cw305_ecc_p256_pmul_top_routed.dcp\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/impl_100t/cw305_ecc_p256_pmul_top_timing_summary_routed.pb\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/impl_100t/cw305_ecc_p256_pmul_top_timing_summary_routed.rpt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/impl_100t/cw305_ecc_p256_pmul_top_timing_summary_routed.rpx\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/impl_100t/cw305_ecc_p256_pmul_top_utilization_placed.pb\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/impl_100t/cw305_ecc_p256_pmul_top_utilization_placed.rpt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/impl_100t/debug_nets.ltx\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/impl_100t/gen_run.xml\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/impl_100t/htr.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/impl_100t/init_design.pb\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/impl_100t/opt_design.pb\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/impl_100t/place_design.pb\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/impl_100t/project.wdf\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/impl_100t/route_design.pb\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/impl_100t/rundef.js\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/impl_100t/runme.bat\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/impl_100t/runme.log\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/impl_100t/runme.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/impl_100t/vivado.jou\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/impl_100t/vivado.pb\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/impl_100t/vivado_13652.backup.jou\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/impl_100t/vivado_18364.backup.jou\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/impl_100t/vivado_19844.backup.jou\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/impl_100t/vivado_9272.backup.jou\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/impl_100t/write_bitstream.pb\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/synth_100t/.Vivado_Synthesis.queue.rst\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/synth_100t/.Xil/cw305_ecc_p256_pmul_top_propImpl.xdc\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/synth_100t/.vivado.begin.rst\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/synth_100t/.vivado.end.rst\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/synth_100t/ISEWrap.js\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/synth_100t/ISEWrap.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/synth_100t/__synthesis_is_complete__\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/synth_100t/cw305_ecc_p256_pmul_top.dcp\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/synth_100t/cw305_ecc_p256_pmul_top.tcl\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/synth_100t/cw305_ecc_p256_pmul_top.vds\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/synth_100t/cw305_ecc_p256_pmul_top_utilization_synth.pb\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/synth_100t/cw305_ecc_p256_pmul_top_utilization_synth.rpt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/synth_100t/gen_run.xml\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/synth_100t/htr.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/synth_100t/rundef.js\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/synth_100t/runme.bat\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/synth_100t/runme.log\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/synth_100t/runme.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/synth_100t/vivado.jou\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.runs/synth_100t/vivado.pb\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/constrs_1/imports/ecc_p256_pmul/cw305_main.xdc\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_0/ip/ila_0/doc/ila_v6_2_changelog.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_0/ip/ila_0/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_0/ip/ila_0/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_0/ip/ila_0/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_0/ip/ila_0/hdl/ila_v6_2_syn_rfs.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_0/ip/ila_0/hdl/ltlib_v1_0_vl_rfs.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_0/ip/ila_0/hdl/verilog/ila_v6_2_9_ila_in.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_0/ip/ila_0/hdl/verilog/ila_v6_2_9_ila_lib_fn.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_0/ip/ila_0/hdl/verilog/ila_v6_2_9_ila_lparam.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_0/ip/ila_0/hdl/verilog/ila_v6_2_9_ila_param.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_0/ip/ila_0/hdl/verilog/ila_v6_2_9_ila_ver.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_0/ip/ila_0/hdl/verilog/ltlib_v1_0_0_lib_fn.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_0/ip/ila_0/hdl/verilog/ltlib_v1_0_0_ver.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_0/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_0/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_0/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_0/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_0/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_ext.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_0/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_ports.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_0/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_vec.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_0/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bsid_ports.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_0/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bsid_vec_ports.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_0/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_i2x.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_0/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_icn.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_0/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_id_map.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_0/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_id_vec_map.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_0/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_in.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_0/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_sl_prt_map.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_0/ip/ila_0/hdl/verilog/xsdbs_v1_0_2_i2x.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_0/ip/ila_0/hdl/verilog/xsdbs_v1_0_2_in.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_0/ip/ila_0/hdl/xsdbm_v3_0_vl_rfs.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_0/ip/ila_0/hdl/xsdbs_v1_0_vl_rfs.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_0/ip/ila_0/ila_0.dcp\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_0/ip/ila_0/ila_0.veo\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_0/ip/ila_0/ila_0.xci\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_0/ip/ila_0/ila_0.xml\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_0/ip/ila_0/ila_0_ooc.xdc\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_0/ip/ila_0/ila_0_sim_netlist.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_0/ip/ila_0/ila_0_sim_netlist.vhdl\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_0/ip/ila_0/ila_0_stub.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_0/ip/ila_0/ila_0_stub.vhdl\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_0/ip/ila_0/ila_v6_2/constraints/ila.xdc\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_0/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_0/ip/ila_0/sim/ila_0.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_0/ip/ila_0/synth/ila_0.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_1/ip/ila_1/doc/ila_v6_2_changelog.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_1/ip/ila_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_1/ip/ila_1/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_1/ip/ila_1/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_1/ip/ila_1/hdl/ila_v6_2_syn_rfs.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_1/ip/ila_1/hdl/ltlib_v1_0_vl_rfs.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_1/ip/ila_1/hdl/verilog/ila_v6_2_9_ila_in.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_1/ip/ila_1/hdl/verilog/ila_v6_2_9_ila_lib_fn.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_1/ip/ila_1/hdl/verilog/ila_v6_2_9_ila_lparam.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_1/ip/ila_1/hdl/verilog/ila_v6_2_9_ila_param.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_1/ip/ila_1/hdl/verilog/ila_v6_2_9_ila_ver.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_1/ip/ila_1/hdl/verilog/ltlib_v1_0_0_lib_fn.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_1/ip/ila_1/hdl/verilog/ltlib_v1_0_0_ver.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_1/ip/ila_1/hdl/verilog/xsdbm_v3_0_0_bs.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_1/ip/ila_1/hdl/verilog/xsdbm_v3_0_0_bs_core.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_1/ip/ila_1/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_1/ip/ila_1/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_1/ip/ila_1/hdl/verilog/xsdbm_v3_0_0_bs_ext.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_1/ip/ila_1/hdl/verilog/xsdbm_v3_0_0_bs_ports.vh\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_1/ip/ila_1/hdl/verilog/xsdbm_v3_0_0_bs_vec.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_1/ip/ila_1/hdl/verilog/xsdbm_v3_0_0_bsid_ports.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_1/ip/ila_1/hdl/verilog/xsdbm_v3_0_0_bsid_vec_ports.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_1/ip/ila_1/hdl/verilog/xsdbm_v3_0_0_i2x.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_1/ip/ila_1/hdl/verilog/xsdbm_v3_0_0_icn.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_1/ip/ila_1/hdl/verilog/xsdbm_v3_0_0_id_map.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_1/ip/ila_1/hdl/verilog/xsdbm_v3_0_0_id_vec_map.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_1/ip/ila_1/hdl/verilog/xsdbm_v3_0_0_in.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_1/ip/ila_1/hdl/verilog/xsdbm_v3_0_0_sl_prt_map.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_1/ip/ila_1/hdl/verilog/xsdbs_v1_0_2_i2x.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_1/ip/ila_1/hdl/verilog/xsdbs_v1_0_2_in.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_1/ip/ila_1/hdl/xsdbm_v3_0_vl_rfs.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_1/ip/ila_1/hdl/xsdbs_v1_0_vl_rfs.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_1/ip/ila_1/ila_1.dcp\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_1/ip/ila_1/ila_1.veo\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_1/ip/ila_1/ila_1.xci\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_1/ip/ila_1/ila_1.xml\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_1/ip/ila_1/ila_1_ooc.xdc\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_1/ip/ila_1/ila_1_sim_netlist.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_1/ip/ila_1/ila_1_sim_netlist.vhdl\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_1/ip/ila_1/ila_1_stub.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_1/ip/ila_1/ila_1_stub.vhdl\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_1/ip/ila_1/ila_v6_2/constraints/ila.xdc\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_1/ip/ila_1/ila_v6_2/constraints/ila_impl.xdc\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_1/ip/ila_1/sim/ila_1.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/ila_1/ip/ila_1/synth/ila_1.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/sources_1/imports/fpga/common/cdc_pulse.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/sources_1/imports/fpga/common/clocks.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/sources_1/imports/fpga/common/cw305_usb_reg_fe.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/curve_dbl_add_256.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/curve_mul_256.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/rom/brom_p256_delta.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/rom/brom_p256_g_x.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/rom/brom_p256_g_y.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/rom/brom_p256_h_x.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/rom/brom_p256_h_y.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/rom/brom_p256_one.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/rom/brom_p256_q.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/rom/brom_p256_zero.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/uop/uop_add_rom.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/uop/uop_conv_rom.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/uop/uop_dbl_rom.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/uop/uop_init_rom.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/lowlevel/adder32_wrapper.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/lowlevel/adder47_wrapper.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/lowlevel/generic/adder32_generic.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/lowlevel/generic/adder47_generic.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/lowlevel/generic/mac16_generic.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/lowlevel/generic/subtractor32_generic.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/lowlevel/mac16_wrapper.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/lowlevel/subtractor32_wrapper.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_adder.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_invertor/helper/modinv_helper_copy.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_invertor/helper/modinv_helper_init.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_invertor/helper/modinv_helper_invert_compare.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_invertor/helper/modinv_helper_invert_precalc.v\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_invertor/helper/modinv_helper_invert_update.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_invertor/helper/modinv_helper_reduce_precalc.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_invertor/helper/modinv_helper_reduce_update.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_invertor/modular_invertor.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_multiplier_256.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_reductor_256.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_subtractor.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/multiword/mw_comparator.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/multiword/mw_mover.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/util/bram_1rw_1ro_readfirst.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/sources_1/imports/fpga/vivado_examples/ecc_p256_pmul/hdl/cw305_ecc_p256_pmul_top.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.srcs/sources_1/imports/fpga/vivado_examples/ecc_p256_pmul/hdl/cw305_reg_pmul.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v2/v2.xpr\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.cache/ip/2019.1/af55708d276c3266/af55708d276c3266.xci\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.cache/ip/2019.1/af55708d276c3266/dbg_hub.dcp\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.cache/ip/2019.1/af55708d276c3266/dbg_hub_sim_netlist.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.cache/ip/2019.1/af55708d276c3266/dbg_hub_sim_netlist.vhdl\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.cache/ip/2019.1/af55708d276c3266/dbg_hub_stub.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.cache/ip/2019.1/af55708d276c3266/dbg_hub_stub.vhdl\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.cache/wt/gui_handlers.wdf\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.cache/wt/java_command_handlers.wdf\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.cache/wt/project.wpc\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.cache/wt/synthesis.wdf\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.cache/wt/synthesis_details.wdf\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.cache/wt/webtalk_pa.xml\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.hw/hw_1/hw.xml\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wdb\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wdb\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.hw/v3.lpr\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/README.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/ip/ila_0/ila_0.veo\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/ip/ila_0/ila_0_stub.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/ip/ila_0/ila_0_stub.vhdl\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/ip/ila_1/ila_1.veo\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/ip/ila_1/ila_1_stub.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/ip/ila_1/ila_1_stub.vhdl\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_0/README.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_0/activehdl/README.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_0/activehdl/compile.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_0/activehdl/file_info.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_0/activehdl/glbl.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_0/activehdl/ila_0.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_0/activehdl/ila_0.udo\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_0/activehdl/simulate.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_0/activehdl/wave.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_0/ies/README.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_0/ies/file_info.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_0/ies/glbl.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_0/ies/ila_0.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_0/ies/run.f\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_0/modelsim/README.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_0/modelsim/compile.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_0/modelsim/file_info.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_0/modelsim/glbl.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_0/modelsim/ila_0.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_0/modelsim/ila_0.udo\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_0/modelsim/simulate.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_0/modelsim/wave.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_0/questa/README.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_0/questa/compile.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_0/questa/elaborate.do\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_0/questa/file_info.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_0/questa/glbl.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_0/questa/ila_0.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_0/questa/ila_0.udo\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_0/questa/simulate.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_0/questa/wave.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_0/riviera/README.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_0/riviera/compile.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_0/riviera/file_info.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_0/riviera/glbl.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_0/riviera/ila_0.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_0/riviera/ila_0.udo\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_0/riviera/simulate.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_0/riviera/wave.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_0/vcs/README.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_0/vcs/file_info.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_0/vcs/glbl.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_0/vcs/ila_0.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_0/vcs/simulate.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_0/xcelium/README.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_0/xcelium/file_info.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_0/xcelium/glbl.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_0/xcelium/ila_0.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_0/xcelium/run.f\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_0/xsim/README.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_0/xsim/cmd.tcl\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_0/xsim/elab.opt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_0/xsim/file_info.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_0/xsim/glbl.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_0/xsim/ila_0.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_0/xsim/vlog.prj\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_0/xsim/xsim.ini\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_1/README.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_1/activehdl/README.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_1/activehdl/compile.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_1/activehdl/file_info.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_1/activehdl/glbl.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_1/activehdl/ila_1.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_1/activehdl/ila_1.udo\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_1/activehdl/simulate.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_1/activehdl/wave.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_1/ies/README.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_1/ies/file_info.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_1/ies/glbl.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_1/ies/ila_1.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_1/ies/run.f\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_1/modelsim/README.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_1/modelsim/compile.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_1/modelsim/file_info.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_1/modelsim/glbl.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_1/modelsim/ila_1.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_1/modelsim/ila_1.udo\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_1/modelsim/simulate.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_1/modelsim/wave.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_1/questa/README.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_1/questa/compile.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_1/questa/elaborate.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_1/questa/file_info.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_1/questa/glbl.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_1/questa/ila_1.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_1/questa/ila_1.udo\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_1/questa/simulate.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_1/questa/wave.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_1/riviera/README.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_1/riviera/compile.do\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_1/riviera/file_info.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_1/riviera/glbl.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_1/riviera/ila_1.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_1/riviera/ila_1.udo\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_1/riviera/simulate.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_1/riviera/wave.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_1/vcs/README.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_1/vcs/file_info.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_1/vcs/glbl.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_1/vcs/ila_1.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_1/vcs/simulate.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_1/xcelium/README.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_1/xcelium/file_info.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_1/xcelium/glbl.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_1/xcelium/ila_1.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_1/xcelium/run.f\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_1/xsim/README.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_1/xsim/cmd.tcl\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_1/xsim/elab.opt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_1/xsim/file_info.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_1/xsim/glbl.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_1/xsim/ila_1.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_1/xsim/vlog.prj\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.ip_user_files/sim_scripts/ila_1/xsim/xsim.ini\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/.jobs/vrs_config_1.xml\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/ila_0_synth_1/.Vivado_Synthesis.queue.rst\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/ila_0_synth_1/.vivado.begin.rst\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/ila_0_synth_1/.vivado.end.rst\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/ila_0_synth_1/ISEWrap.js\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/ila_0_synth_1/ISEWrap.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/ila_0_synth_1/__synthesis_is_complete__\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/ila_0_synth_1/dont_touch.xdc\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/ila_0_synth_1/gen_run.xml\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/ila_0_synth_1/htr.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/ila_0_synth_1/ila_0.dcp\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/ila_0_synth_1/ila_0.tcl\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/ila_0_synth_1/ila_0.vds\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/ila_0_synth_1/ila_0_utilization_synth.pb\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/ila_0_synth_1/ila_0_utilization_synth.rpt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/ila_0_synth_1/rundef.js\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/ila_0_synth_1/runme.bat\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/ila_0_synth_1/runme.log\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/ila_0_synth_1/runme.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/ila_0_synth_1/vivado.jou\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/ila_0_synth_1/vivado.pb\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/ila_1_synth_1/.Vivado_Synthesis.queue.rst\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/ila_1_synth_1/.vivado.begin.rst\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/ila_1_synth_1/.vivado.end.rst\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/ila_1_synth_1/ISEWrap.js\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/ila_1_synth_1/ISEWrap.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/ila_1_synth_1/__synthesis_is_complete__\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/ila_1_synth_1/dont_touch.xdc\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/ila_1_synth_1/gen_run.xml\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/ila_1_synth_1/htr.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/ila_1_synth_1/ila_1.dcp\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/ila_1_synth_1/ila_1.tcl\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/ila_1_synth_1/ila_1.vds\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/ila_1_synth_1/ila_1_utilization_synth.pb\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/ila_1_synth_1/ila_1_utilization_synth.rpt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/ila_1_synth_1/rundef.js\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/ila_1_synth_1/runme.bat\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/ila_1_synth_1/runme.log\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/ila_1_synth_1/runme.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/ila_1_synth_1/vivado.jou\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/ila_1_synth_1/vivado.pb\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/impl_100t/.Vivado_Implementation.queue.rst\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/impl_100t/.Xil/Vivado-1828-qed/dc_drv.0/dc/messagePromote.pb\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/impl_100t/.init_design.begin.rst\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/impl_100t/.init_design.end.rst\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/impl_100t/.opt_design.begin.rst\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/impl_100t/.opt_design.end.rst\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/impl_100t/.place_design.begin.rst\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/impl_100t/.place_design.end.rst\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/impl_100t/.route_design.begin.rst\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/impl_100t/.route_design.end.rst\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/impl_100t/.vivado.begin.rst\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/impl_100t/.vivado.end.rst\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/impl_100t/.write_bitstream.begin.rst\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/impl_100t/.write_bitstream.end.rst\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/impl_100t/ISEWrap.js\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/impl_100t/ISEWrap.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/impl_100t/cw305_ecc_p256_pmul_top.bit\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/impl_100t/cw305_ecc_p256_pmul_top.ltx\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/impl_100t/cw305_ecc_p256_pmul_top.tcl\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/impl_100t/cw305_ecc_p256_pmul_top.vdi\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/impl_100t/cw305_ecc_p256_pmul_top_bus_skew_routed.pb\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/impl_100t/cw305_ecc_p256_pmul_top_bus_skew_routed.rpt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/impl_100t/cw305_ecc_p256_pmul_top_bus_skew_routed.rpx\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/impl_100t/cw305_ecc_p256_pmul_top_clock_utilization_routed.rpt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/impl_100t/cw305_ecc_p256_pmul_top_control_sets_placed.rpt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/impl_100t/cw305_ecc_p256_pmul_top_drc_opted.pb\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/impl_100t/cw305_ecc_p256_pmul_top_drc_opted.rpt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/impl_100t/cw305_ecc_p256_pmul_top_drc_opted.rpx\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/impl_100t/cw305_ecc_p256_pmul_top_drc_routed.pb\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/impl_100t/cw305_ecc_p256_pmul_top_drc_routed.rpt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/impl_100t/cw305_ecc_p256_pmul_top_drc_routed.rpx\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/impl_100t/cw305_ecc_p256_pmul_top_io_placed.rpt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/impl_100t/cw305_ecc_p256_pmul_top_methodology_drc_routed.pb\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/impl_100t/cw305_ecc_p256_pmul_top_methodology_drc_routed.rpt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/impl_100t/cw305_ecc_p256_pmul_top_methodology_drc_routed.rpx\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/impl_100t/cw305_ecc_p256_pmul_top_opt.dcp\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/impl_100t/cw305_ecc_p256_pmul_top_placed.dcp\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/impl_100t/cw305_ecc_p256_pmul_top_power_routed.rpt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/impl_100t/cw305_ecc_p256_pmul_top_power_routed.rpx\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/impl_100t/cw305_ecc_p256_pmul_top_power_summary_routed.pb\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/impl_100t/cw305_ecc_p256_pmul_top_route_status.pb\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/impl_100t/cw305_ecc_p256_pmul_top_route_status.rpt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/impl_100t/cw305_ecc_p256_pmul_top_routed.dcp\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/impl_100t/cw305_ecc_p256_pmul_top_timing_summary_routed.pb\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/impl_100t/cw305_ecc_p256_pmul_top_timing_summary_routed.rpt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/impl_100t/cw305_ecc_p256_pmul_top_timing_summary_routed.rpx\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/impl_100t/cw305_ecc_p256_pmul_top_utilization_placed.pb\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/impl_100t/cw305_ecc_p256_pmul_top_utilization_placed.rpt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/impl_100t/debug_nets.ltx\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/impl_100t/gen_run.xml\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/impl_100t/htr.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/impl_100t/init_design.pb\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/impl_100t/opt_design.pb\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/impl_100t/place_design.pb\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/impl_100t/project.wdf\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/impl_100t/route_design.pb\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/impl_100t/rundef.js\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/impl_100t/runme.bat\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/impl_100t/runme.log\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/impl_100t/runme.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/impl_100t/vivado.jou\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/impl_100t/vivado.pb\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/impl_100t/write_bitstream.pb\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/synth_100t/.Vivado_Synthesis.queue.rst\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/synth_100t/.Xil/cw305_ecc_p256_pmul_top_propImpl.xdc\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/synth_100t/.vivado.begin.rst\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/synth_100t/.vivado.end.rst\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/synth_100t/ISEWrap.js\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/synth_100t/ISEWrap.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/synth_100t/__synthesis_is_complete__\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/synth_100t/cw305_ecc_p256_pmul_top.dcp\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/synth_100t/cw305_ecc_p256_pmul_top.tcl\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/synth_100t/cw305_ecc_p256_pmul_top.vds\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/synth_100t/cw305_ecc_p256_pmul_top_utilization_synth.pb\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/synth_100t/cw305_ecc_p256_pmul_top_utilization_synth.rpt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/synth_100t/gen_run.xml\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/synth_100t/htr.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/synth_100t/rundef.js\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/synth_100t/runme.bat\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/synth_100t/runme.log\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/synth_100t/runme.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/synth_100t/vivado.jou\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.runs/synth_100t/vivado.pb\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/constrs_1/imports/ecc_p256_pmul/cw305_main.xdc\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_0/ip/ila_0/doc/ila_v6_2_changelog.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_0/ip/ila_0/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_0/ip/ila_0/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_0/ip/ila_0/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_0/ip/ila_0/hdl/ila_v6_2_syn_rfs.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_0/ip/ila_0/hdl/ltlib_v1_0_vl_rfs.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_0/ip/ila_0/hdl/verilog/ila_v6_2_9_ila_in.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_0/ip/ila_0/hdl/verilog/ila_v6_2_9_ila_lib_fn.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_0/ip/ila_0/hdl/verilog/ila_v6_2_9_ila_lparam.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_0/ip/ila_0/hdl/verilog/ila_v6_2_9_ila_param.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_0/ip/ila_0/hdl/verilog/ila_v6_2_9_ila_ver.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_0/ip/ila_0/hdl/verilog/ltlib_v1_0_0_lib_fn.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_0/ip/ila_0/hdl/verilog/ltlib_v1_0_0_ver.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_0/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_0/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_0/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_0/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_0/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_ext.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_0/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_ports.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_0/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_vec.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_0/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bsid_ports.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_0/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bsid_vec_ports.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_0/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_i2x.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_0/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_icn.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_0/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_id_map.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_0/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_id_vec_map.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_0/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_in.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_0/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_sl_prt_map.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_0/ip/ila_0/hdl/verilog/xsdbs_v1_0_2_i2x.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_0/ip/ila_0/hdl/verilog/xsdbs_v1_0_2_in.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_0/ip/ila_0/hdl/xsdbm_v3_0_vl_rfs.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_0/ip/ila_0/hdl/xsdbs_v1_0_vl_rfs.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_0/ip/ila_0/ila_0.dcp\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_0/ip/ila_0/ila_0.veo\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_0/ip/ila_0/ila_0.xci\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_0/ip/ila_0/ila_0.xml\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_0/ip/ila_0/ila_0_ooc.xdc\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_0/ip/ila_0/ila_0_sim_netlist.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_0/ip/ila_0/ila_0_sim_netlist.vhdl\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_0/ip/ila_0/ila_0_stub.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_0/ip/ila_0/ila_0_stub.vhdl\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_0/ip/ila_0/ila_v6_2/constraints/ila.xdc\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_0/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_0/ip/ila_0/sim/ila_0.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_0/ip/ila_0/synth/ila_0.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_1/ip/ila_1/doc/ila_v6_2_changelog.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_1/ip/ila_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_1/ip/ila_1/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_1/ip/ila_1/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_1/ip/ila_1/hdl/ila_v6_2_syn_rfs.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_1/ip/ila_1/hdl/ltlib_v1_0_vl_rfs.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_1/ip/ila_1/hdl/verilog/ila_v6_2_9_ila_in.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_1/ip/ila_1/hdl/verilog/ila_v6_2_9_ila_lib_fn.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_1/ip/ila_1/hdl/verilog/ila_v6_2_9_ila_lparam.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_1/ip/ila_1/hdl/verilog/ila_v6_2_9_ila_param.vh\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_1/ip/ila_1/hdl/verilog/ila_v6_2_9_ila_ver.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_1/ip/ila_1/hdl/verilog/ltlib_v1_0_0_lib_fn.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_1/ip/ila_1/hdl/verilog/ltlib_v1_0_0_ver.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_1/ip/ila_1/hdl/verilog/xsdbm_v3_0_0_bs.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_1/ip/ila_1/hdl/verilog/xsdbm_v3_0_0_bs_core.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_1/ip/ila_1/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_1/ip/ila_1/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_1/ip/ila_1/hdl/verilog/xsdbm_v3_0_0_bs_ext.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_1/ip/ila_1/hdl/verilog/xsdbm_v3_0_0_bs_ports.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_1/ip/ila_1/hdl/verilog/xsdbm_v3_0_0_bs_vec.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_1/ip/ila_1/hdl/verilog/xsdbm_v3_0_0_bsid_ports.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_1/ip/ila_1/hdl/verilog/xsdbm_v3_0_0_bsid_vec_ports.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_1/ip/ila_1/hdl/verilog/xsdbm_v3_0_0_i2x.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_1/ip/ila_1/hdl/verilog/xsdbm_v3_0_0_icn.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_1/ip/ila_1/hdl/verilog/xsdbm_v3_0_0_id_map.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_1/ip/ila_1/hdl/verilog/xsdbm_v3_0_0_id_vec_map.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_1/ip/ila_1/hdl/verilog/xsdbm_v3_0_0_in.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_1/ip/ila_1/hdl/verilog/xsdbm_v3_0_0_sl_prt_map.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_1/ip/ila_1/hdl/verilog/xsdbs_v1_0_2_i2x.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_1/ip/ila_1/hdl/verilog/xsdbs_v1_0_2_in.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_1/ip/ila_1/hdl/xsdbm_v3_0_vl_rfs.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_1/ip/ila_1/hdl/xsdbs_v1_0_vl_rfs.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_1/ip/ila_1/ila_1.dcp\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_1/ip/ila_1/ila_1.veo\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_1/ip/ila_1/ila_1.xci\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_1/ip/ila_1/ila_1.xml\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_1/ip/ila_1/ila_1_ooc.xdc\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_1/ip/ila_1/ila_1_sim_netlist.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_1/ip/ila_1/ila_1_sim_netlist.vhdl\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_1/ip/ila_1/ila_1_stub.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_1/ip/ila_1/ila_1_stub.vhdl\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_1/ip/ila_1/ila_v6_2/constraints/ila.xdc\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_1/ip/ila_1/ila_v6_2/constraints/ila_impl.xdc\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_1/ip/ila_1/sim/ila_1.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/ila_1/ip/ila_1/synth/ila_1.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/sources_1/imports/fpga/common/cdc_pulse.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/sources_1/imports/fpga/common/clocks.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/sources_1/imports/fpga/common/cw305_usb_reg_fe.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/curve_dbl_add_256.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/curve_mul_256.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/rom/brom_p256_delta.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/rom/brom_p256_g_x.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/rom/brom_p256_g_y.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/rom/brom_p256_h_x.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/rom/brom_p256_h_y.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/rom/brom_p256_one.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/rom/brom_p256_q.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/rom/brom_p256_zero.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/uop/uop_add_rom.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/uop/uop_conv_rom.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/uop/uop_dbl_rom.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/uop/uop_init_rom.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/lowlevel/adder32_wrapper.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/lowlevel/adder47_wrapper.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/lowlevel/generic/adder32_generic.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/lowlevel/generic/adder47_generic.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/lowlevel/generic/mac16_generic.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/lowlevel/generic/subtractor32_generic.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/lowlevel/mac16_wrapper.v\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/lowlevel/subtractor32_wrapper.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_adder.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_invertor/helper/modinv_helper_copy.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_invertor/helper/modinv_helper_init.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_invertor/helper/modinv_helper_invert_compare.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_invertor/helper/modinv_helper_invert_precalc.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_invertor/helper/modinv_helper_invert_update.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_invertor/helper/modinv_helper_reduce_precalc.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_invertor/helper/modinv_helper_reduce_update.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_invertor/modular_invertor.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_multiplier_256.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_reductor_256.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_subtractor.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/multiword/mw_comparator.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/multiword/mw_mover.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/util/bram_1rw_1ro_readfirst.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/sources_1/imports/fpga/vivado_examples/ecc_p256_pmul/hdl/cw305_ecc_p256_pmul_top.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.srcs/sources_1/imports/fpga/vivado_examples/ecc_p256_pmul/hdl/cw305_reg_pmul.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v3/v3.xpr\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.cache/ip/2019.1/af55708d276c3266/af55708d276c3266.xci\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.cache/ip/2019.1/af55708d276c3266/dbg_hub.dcp\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.cache/ip/2019.1/af55708d276c3266/dbg_hub_sim_netlist.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.cache/ip/2019.1/af55708d276c3266/dbg_hub_sim_netlist.vhdl\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.cache/ip/2019.1/af55708d276c3266/dbg_hub_stub.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.cache/ip/2019.1/af55708d276c3266/dbg_hub_stub.vhdl\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.cache/wt/gui_handlers.wdf\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.cache/wt/java_command_handlers.wdf\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.cache/wt/project.wpc\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.cache/wt/synthesis.wdf\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.cache/wt/synthesis_details.wdf\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.cache/wt/webtalk_pa.xml\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.hw/hw_1/hw.xml\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wdb\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wdb\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.hw/v5.lpr\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/README.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/ip/ila_0/ila_0.veo\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/ip/ila_0/ila_0_stub.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/ip/ila_0/ila_0_stub.vhdl\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/ip/ila_1/ila_1.veo\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/ip/ila_1/ila_1_stub.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/ip/ila_1/ila_1_stub.vhdl\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_0/README.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_0/activehdl/README.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_0/activehdl/compile.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_0/activehdl/file_info.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_0/activehdl/glbl.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_0/activehdl/ila_0.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_0/activehdl/ila_0.udo\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_0/activehdl/simulate.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_0/activehdl/wave.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_0/ies/README.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_0/ies/file_info.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_0/ies/glbl.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_0/ies/ila_0.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_0/ies/run.f\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_0/modelsim/README.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_0/modelsim/compile.do\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_0/modelsim/file_info.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_0/modelsim/glbl.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_0/modelsim/ila_0.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_0/modelsim/ila_0.udo\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_0/modelsim/simulate.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_0/modelsim/wave.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_0/questa/README.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_0/questa/compile.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_0/questa/elaborate.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_0/questa/file_info.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_0/questa/glbl.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_0/questa/ila_0.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_0/questa/ila_0.udo\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_0/questa/simulate.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_0/questa/wave.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_0/riviera/README.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_0/riviera/compile.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_0/riviera/file_info.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_0/riviera/glbl.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_0/riviera/ila_0.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_0/riviera/ila_0.udo\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_0/riviera/simulate.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_0/riviera/wave.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_0/vcs/README.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_0/vcs/file_info.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_0/vcs/glbl.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_0/vcs/ila_0.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_0/vcs/simulate.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_0/xcelium/README.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_0/xcelium/file_info.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_0/xcelium/glbl.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_0/xcelium/ila_0.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_0/xcelium/run.f\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_0/xsim/README.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_0/xsim/cmd.tcl\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_0/xsim/elab.opt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_0/xsim/file_info.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_0/xsim/glbl.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_0/xsim/ila_0.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_0/xsim/vlog.prj\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_0/xsim/xsim.ini\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_1/README.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_1/activehdl/README.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_1/activehdl/compile.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_1/activehdl/file_info.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_1/activehdl/glbl.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_1/activehdl/ila_1.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_1/activehdl/ila_1.udo\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_1/activehdl/simulate.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_1/activehdl/wave.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_1/ies/README.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_1/ies/file_info.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_1/ies/glbl.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_1/ies/ila_1.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_1/ies/run.f\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_1/modelsim/README.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_1/modelsim/compile.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_1/modelsim/file_info.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_1/modelsim/glbl.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_1/modelsim/ila_1.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_1/modelsim/ila_1.udo\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_1/modelsim/simulate.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_1/modelsim/wave.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_1/questa/README.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_1/questa/compile.do\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_1/questa/elaborate.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_1/questa/file_info.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_1/questa/glbl.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_1/questa/ila_1.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_1/questa/ila_1.udo\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_1/questa/simulate.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_1/questa/wave.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_1/riviera/README.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_1/riviera/compile.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_1/riviera/file_info.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_1/riviera/glbl.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_1/riviera/ila_1.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_1/riviera/ila_1.udo\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_1/riviera/simulate.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_1/riviera/wave.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_1/vcs/README.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_1/vcs/file_info.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_1/vcs/glbl.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_1/vcs/ila_1.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_1/vcs/simulate.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_1/xcelium/README.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_1/xcelium/file_info.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_1/xcelium/glbl.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_1/xcelium/ila_1.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_1/xcelium/run.f\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_1/xsim/README.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_1/xsim/cmd.tcl\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_1/xsim/elab.opt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_1/xsim/file_info.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_1/xsim/glbl.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_1/xsim/ila_1.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_1/xsim/vlog.prj\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.ip_user_files/sim_scripts/ila_1/xsim/xsim.ini\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/.jobs/vrs_config_1.xml\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/.jobs/vrs_config_2.xml\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/ila_0_synth_1/.Vivado_Synthesis.queue.rst\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/ila_0_synth_1/.vivado.begin.rst\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/ila_0_synth_1/.vivado.end.rst\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/ila_0_synth_1/ISEWrap.js\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/ila_0_synth_1/ISEWrap.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/ila_0_synth_1/__synthesis_is_complete__\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/ila_0_synth_1/dont_touch.xdc\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/ila_0_synth_1/gen_run.xml\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/ila_0_synth_1/htr.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/ila_0_synth_1/ila_0.dcp\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/ila_0_synth_1/ila_0.tcl\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/ila_0_synth_1/ila_0.vds\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/ila_0_synth_1/ila_0_utilization_synth.pb\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/ila_0_synth_1/ila_0_utilization_synth.rpt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/ila_0_synth_1/rundef.js\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/ila_0_synth_1/runme.bat\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/ila_0_synth_1/runme.log\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/ila_0_synth_1/runme.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/ila_0_synth_1/vivado.jou\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/ila_0_synth_1/vivado.pb\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/ila_1_synth_1/.Vivado_Synthesis.queue.rst\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/ila_1_synth_1/.vivado.begin.rst\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/ila_1_synth_1/.vivado.end.rst\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/ila_1_synth_1/ISEWrap.js\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/ila_1_synth_1/ISEWrap.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/ila_1_synth_1/__synthesis_is_complete__\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/ila_1_synth_1/dont_touch.xdc\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/ila_1_synth_1/gen_run.xml\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/ila_1_synth_1/htr.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/ila_1_synth_1/ila_1.dcp\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/ila_1_synth_1/ila_1.tcl\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/ila_1_synth_1/ila_1.vds\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/ila_1_synth_1/ila_1_utilization_synth.pb\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/ila_1_synth_1/ila_1_utilization_synth.rpt\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/ila_1_synth_1/rundef.js\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/ila_1_synth_1/runme.bat\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/ila_1_synth_1/runme.log\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/ila_1_synth_1/runme.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/ila_1_synth_1/vivado.jou\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/ila_1_synth_1/vivado.pb\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/impl_100t/.Vivado_Implementation.queue.rst\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/impl_100t/.Xil/Vivado-26468-qed/dc_drv.0/dc/messagePromote.pb\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/impl_100t/.init_design.begin.rst\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/impl_100t/.init_design.end.rst\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/impl_100t/.opt_design.begin.rst\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/impl_100t/.opt_design.end.rst\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/impl_100t/.place_design.begin.rst\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/impl_100t/.place_design.end.rst\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/impl_100t/.route_design.begin.rst\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/impl_100t/.route_design.end.rst\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/impl_100t/.vivado.begin.rst\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/impl_100t/.vivado.end.rst\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/impl_100t/.write_bitstream.begin.rst\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/impl_100t/.write_bitstream.end.rst\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/impl_100t/ISEWrap.js\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/impl_100t/ISEWrap.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/impl_100t/cw305_ecc_p256_pmul_top.bit\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/impl_100t/cw305_ecc_p256_pmul_top.ltx\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/impl_100t/cw305_ecc_p256_pmul_top.tcl\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/impl_100t/cw305_ecc_p256_pmul_top.vdi\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/impl_100t/cw305_ecc_p256_pmul_top_bus_skew_routed.pb\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/impl_100t/cw305_ecc_p256_pmul_top_bus_skew_routed.rpt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/impl_100t/cw305_ecc_p256_pmul_top_bus_skew_routed.rpx\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/impl_100t/cw305_ecc_p256_pmul_top_clock_utilization_routed.rpt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/impl_100t/cw305_ecc_p256_pmul_top_control_sets_placed.rpt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/impl_100t/cw305_ecc_p256_pmul_top_drc_opted.pb\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/impl_100t/cw305_ecc_p256_pmul_top_drc_opted.rpt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/impl_100t/cw305_ecc_p256_pmul_top_drc_opted.rpx\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/impl_100t/cw305_ecc_p256_pmul_top_drc_routed.pb\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/impl_100t/cw305_ecc_p256_pmul_top_drc_routed.rpt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/impl_100t/cw305_ecc_p256_pmul_top_drc_routed.rpx\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/impl_100t/cw305_ecc_p256_pmul_top_io_placed.rpt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/impl_100t/cw305_ecc_p256_pmul_top_methodology_drc_routed.pb\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/impl_100t/cw305_ecc_p256_pmul_top_methodology_drc_routed.rpt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/impl_100t/cw305_ecc_p256_pmul_top_methodology_drc_routed.rpx\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/impl_100t/cw305_ecc_p256_pmul_top_opt.dcp\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/impl_100t/cw305_ecc_p256_pmul_top_placed.dcp\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/impl_100t/cw305_ecc_p256_pmul_top_power_routed.rpt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/impl_100t/cw305_ecc_p256_pmul_top_power_routed.rpx\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/impl_100t/cw305_ecc_p256_pmul_top_power_summary_routed.pb\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/impl_100t/cw305_ecc_p256_pmul_top_route_status.pb\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/impl_100t/cw305_ecc_p256_pmul_top_route_status.rpt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/impl_100t/cw305_ecc_p256_pmul_top_routed.dcp\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/impl_100t/cw305_ecc_p256_pmul_top_timing_summary_routed.pb\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/impl_100t/cw305_ecc_p256_pmul_top_timing_summary_routed.rpt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/impl_100t/cw305_ecc_p256_pmul_top_timing_summary_routed.rpx\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/impl_100t/cw305_ecc_p256_pmul_top_utilization_placed.pb\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/impl_100t/cw305_ecc_p256_pmul_top_utilization_placed.rpt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/impl_100t/debug_nets.ltx\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/impl_100t/gen_run.xml\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/impl_100t/htr.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/impl_100t/init_design.pb\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/impl_100t/opt_design.pb\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/impl_100t/place_design.pb\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/impl_100t/project.wdf\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/impl_100t/route_design.pb\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/impl_100t/rundef.js\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/impl_100t/runme.bat\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/impl_100t/runme.log\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/impl_100t/runme.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/impl_100t/vivado.jou\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/impl_100t/vivado.pb\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/impl_100t/write_bitstream.pb\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/synth_100t/.Vivado_Synthesis.queue.rst\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/synth_100t/.Xil/cw305_ecc_p256_pmul_top_propImpl.xdc\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/synth_100t/.vivado.begin.rst\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/synth_100t/.vivado.end.rst\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/synth_100t/ISEWrap.js\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/synth_100t/ISEWrap.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/synth_100t/__synthesis_is_complete__\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/synth_100t/cw305_ecc_p256_pmul_top.dcp\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/synth_100t/cw305_ecc_p256_pmul_top.tcl\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/synth_100t/cw305_ecc_p256_pmul_top.vds\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/synth_100t/cw305_ecc_p256_pmul_top_utilization_synth.pb\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/synth_100t/cw305_ecc_p256_pmul_top_utilization_synth.rpt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/synth_100t/gen_run.xml\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/synth_100t/htr.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/synth_100t/rundef.js\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/synth_100t/runme.bat\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/synth_100t/runme.log\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/synth_100t/runme.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/synth_100t/vivado.jou\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.runs/synth_100t/vivado.pb\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/constrs_1/imports/ecc_p256_pmul/cw305_main.xdc\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_0/ip/ila_0/doc/ila_v6_2_changelog.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_0/ip/ila_0/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_0/ip/ila_0/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_0/ip/ila_0/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_0/ip/ila_0/hdl/ila_v6_2_syn_rfs.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_0/ip/ila_0/hdl/ltlib_v1_0_vl_rfs.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_0/ip/ila_0/hdl/verilog/ila_v6_2_9_ila_in.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_0/ip/ila_0/hdl/verilog/ila_v6_2_9_ila_lib_fn.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_0/ip/ila_0/hdl/verilog/ila_v6_2_9_ila_lparam.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_0/ip/ila_0/hdl/verilog/ila_v6_2_9_ila_param.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_0/ip/ila_0/hdl/verilog/ila_v6_2_9_ila_ver.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_0/ip/ila_0/hdl/verilog/ltlib_v1_0_0_lib_fn.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_0/ip/ila_0/hdl/verilog/ltlib_v1_0_0_ver.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_0/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_0/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_0/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_0/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_0/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_ext.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_0/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_ports.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_0/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_vec.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_0/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bsid_ports.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_0/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bsid_vec_ports.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_0/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_i2x.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_0/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_icn.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_0/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_id_map.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_0/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_id_vec_map.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_0/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_in.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_0/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_sl_prt_map.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_0/ip/ila_0/hdl/verilog/xsdbs_v1_0_2_i2x.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_0/ip/ila_0/hdl/verilog/xsdbs_v1_0_2_in.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_0/ip/ila_0/hdl/xsdbm_v3_0_vl_rfs.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_0/ip/ila_0/hdl/xsdbs_v1_0_vl_rfs.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_0/ip/ila_0/ila_0.dcp\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_0/ip/ila_0/ila_0.veo\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_0/ip/ila_0/ila_0.xci\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_0/ip/ila_0/ila_0.xml\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_0/ip/ila_0/ila_0_ooc.xdc\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_0/ip/ila_0/ila_0_sim_netlist.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_0/ip/ila_0/ila_0_sim_netlist.vhdl\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_0/ip/ila_0/ila_0_stub.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_0/ip/ila_0/ila_0_stub.vhdl\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_0/ip/ila_0/ila_v6_2/constraints/ila.xdc\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_0/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_0/ip/ila_0/sim/ila_0.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_0/ip/ila_0/synth/ila_0.v\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_1/ip/ila_1/doc/ila_v6_2_changelog.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_1/ip/ila_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_1/ip/ila_1/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_1/ip/ila_1/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_1/ip/ila_1/hdl/ila_v6_2_syn_rfs.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_1/ip/ila_1/hdl/ltlib_v1_0_vl_rfs.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_1/ip/ila_1/hdl/verilog/ila_v6_2_9_ila_in.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_1/ip/ila_1/hdl/verilog/ila_v6_2_9_ila_lib_fn.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_1/ip/ila_1/hdl/verilog/ila_v6_2_9_ila_lparam.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_1/ip/ila_1/hdl/verilog/ila_v6_2_9_ila_param.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_1/ip/ila_1/hdl/verilog/ila_v6_2_9_ila_ver.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_1/ip/ila_1/hdl/verilog/ltlib_v1_0_0_lib_fn.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_1/ip/ila_1/hdl/verilog/ltlib_v1_0_0_ver.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_1/ip/ila_1/hdl/verilog/xsdbm_v3_0_0_bs.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_1/ip/ila_1/hdl/verilog/xsdbm_v3_0_0_bs_core.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_1/ip/ila_1/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_1/ip/ila_1/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_1/ip/ila_1/hdl/verilog/xsdbm_v3_0_0_bs_ext.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_1/ip/ila_1/hdl/verilog/xsdbm_v3_0_0_bs_ports.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_1/ip/ila_1/hdl/verilog/xsdbm_v3_0_0_bs_vec.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_1/ip/ila_1/hdl/verilog/xsdbm_v3_0_0_bsid_ports.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_1/ip/ila_1/hdl/verilog/xsdbm_v3_0_0_bsid_vec_ports.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_1/ip/ila_1/hdl/verilog/xsdbm_v3_0_0_i2x.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_1/ip/ila_1/hdl/verilog/xsdbm_v3_0_0_icn.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_1/ip/ila_1/hdl/verilog/xsdbm_v3_0_0_id_map.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_1/ip/ila_1/hdl/verilog/xsdbm_v3_0_0_id_vec_map.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_1/ip/ila_1/hdl/verilog/xsdbm_v3_0_0_in.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_1/ip/ila_1/hdl/verilog/xsdbm_v3_0_0_sl_prt_map.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_1/ip/ila_1/hdl/verilog/xsdbs_v1_0_2_i2x.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_1/ip/ila_1/hdl/verilog/xsdbs_v1_0_2_in.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_1/ip/ila_1/hdl/xsdbm_v3_0_vl_rfs.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_1/ip/ila_1/hdl/xsdbs_v1_0_vl_rfs.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_1/ip/ila_1/ila_1.dcp\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_1/ip/ila_1/ila_1.veo\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_1/ip/ila_1/ila_1.xci\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_1/ip/ila_1/ila_1.xml\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_1/ip/ila_1/ila_1_ooc.xdc\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_1/ip/ila_1/ila_1_sim_netlist.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_1/ip/ila_1/ila_1_sim_netlist.vhdl\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_1/ip/ila_1/ila_1_stub.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_1/ip/ila_1/ila_1_stub.vhdl\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_1/ip/ila_1/ila_v6_2/constraints/ila.xdc\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_1/ip/ila_1/ila_v6_2/constraints/ila_impl.xdc\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_1/ip/ila_1/sim/ila_1.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/ila_1/ip/ila_1/synth/ila_1.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/sources_1/imports/fpga/common/cdc_pulse.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/sources_1/imports/fpga/common/clocks.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/sources_1/imports/fpga/common/cw305_usb_reg_fe.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/curve_dbl_add_256.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/curve_mul_256.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/rom/brom_p256_delta.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/rom/brom_p256_g_x.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/rom/brom_p256_g_y.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/rom/brom_p256_h_x.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/rom/brom_p256_h_y.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/rom/brom_p256_one.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/rom/brom_p256_q.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/rom/brom_p256_zero.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/uop/uop_add_rom.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/uop/uop_conv_rom.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/uop/uop_dbl_rom.v\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/uop/uop_init_rom.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/lowlevel/adder32_wrapper.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/lowlevel/adder47_wrapper.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/lowlevel/generic/adder32_generic.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/lowlevel/generic/adder47_generic.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/lowlevel/generic/mac16_generic.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/lowlevel/generic/subtractor32_generic.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/lowlevel/mac16_wrapper.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/lowlevel/subtractor32_wrapper.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_adder.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_invertor/helper/modinv_helper_copy.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_invertor/helper/modinv_helper_init.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_invertor/helper/modinv_helper_invert_compare.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_invertor/helper/modinv_helper_invert_precalc.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_invertor/helper/modinv_helper_invert_update.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_invertor/helper/modinv_helper_reduce_precalc.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_invertor/helper/modinv_helper_reduce_update.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_invertor/modular_invertor.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_multiplier_256.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_reductor_256.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_subtractor.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/multiword/mw_comparator.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/multiword/mw_mover.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/util/bram_1rw_1ro_readfirst.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/sources_1/imports/fpga/vivado_examples/ecc_p256_pmul/hdl/cw305_ecc_p256_pmul_top.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/sources_1/imports/fpga/vivado_examples/ecc_p256_pmul/hdl/cw305_pmul_defines.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/sources_1/imports/fpga/vivado_examples/ecc_p256_pmul/hdl/cw305_reg_pmul.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/sources_1/imports/fpga/vivado_examples/ecc_p256_pmul/hdl/noise_memories.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/sources_1/imports/fpga/vivado_examples/ecc_p256_pmul/hdl/tags\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.srcs/sources_1/imports/hdl/lfsr.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v5/v5.xpr\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.cache/ip/2019.1/af55708d276c3266/af55708d276c3266.xci\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.cache/ip/2019.1/af55708d276c3266/dbg_hub.dcp\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.cache/ip/2019.1/af55708d276c3266/dbg_hub_sim_netlist.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.cache/ip/2019.1/af55708d276c3266/dbg_hub_sim_netlist.vhdl\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.cache/ip/2019.1/af55708d276c3266/dbg_hub_stub.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.cache/ip/2019.1/af55708d276c3266/dbg_hub_stub.vhdl\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.cache/wt/gui_handlers.wdf\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.cache/wt/java_command_handlers.wdf\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.cache/wt/project.wpc\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.cache/wt/synthesis.wdf\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.cache/wt/synthesis_details.wdf\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.cache/wt/webtalk_pa.xml\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.hw/hw_1/hw.xml\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wdb\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wdb\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.hw/v6.lpr\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/README.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/ip/ila_0/ila_0.veo\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/ip/ila_0/ila_0_stub.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/ip/ila_0/ila_0_stub.vhdl\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/ip/ila_1/ila_1.veo\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/ip/ila_1/ila_1_stub.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/ip/ila_1/ila_1_stub.vhdl\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_0/README.txt\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_0/activehdl/README.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_0/activehdl/compile.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_0/activehdl/file_info.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_0/activehdl/glbl.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_0/activehdl/ila_0.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_0/activehdl/ila_0.udo\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_0/activehdl/simulate.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_0/activehdl/wave.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_0/ies/README.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_0/ies/file_info.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_0/ies/glbl.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_0/ies/ila_0.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_0/ies/run.f\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_0/modelsim/README.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_0/modelsim/compile.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_0/modelsim/file_info.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_0/modelsim/glbl.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_0/modelsim/ila_0.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_0/modelsim/ila_0.udo\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_0/modelsim/simulate.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_0/modelsim/wave.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_0/questa/README.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_0/questa/compile.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_0/questa/elaborate.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_0/questa/file_info.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_0/questa/glbl.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_0/questa/ila_0.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_0/questa/ila_0.udo\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_0/questa/simulate.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_0/questa/wave.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_0/riviera/README.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_0/riviera/compile.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_0/riviera/file_info.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_0/riviera/glbl.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_0/riviera/ila_0.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_0/riviera/ila_0.udo\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_0/riviera/simulate.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_0/riviera/wave.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_0/vcs/README.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_0/vcs/file_info.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_0/vcs/glbl.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_0/vcs/ila_0.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_0/vcs/simulate.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_0/xcelium/README.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_0/xcelium/file_info.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_0/xcelium/glbl.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_0/xcelium/ila_0.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_0/xcelium/run.f\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_0/xsim/README.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_0/xsim/cmd.tcl\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_0/xsim/elab.opt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_0/xsim/file_info.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_0/xsim/glbl.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_0/xsim/ila_0.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_0/xsim/vlog.prj\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_0/xsim/xsim.ini\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_1/README.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_1/activehdl/README.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_1/activehdl/compile.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_1/activehdl/file_info.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_1/activehdl/glbl.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_1/activehdl/ila_1.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_1/activehdl/ila_1.udo\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_1/activehdl/simulate.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_1/activehdl/wave.do\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_1/ies/README.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_1/ies/file_info.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_1/ies/glbl.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_1/ies/ila_1.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_1/ies/run.f\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_1/modelsim/README.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_1/modelsim/compile.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_1/modelsim/file_info.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_1/modelsim/glbl.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_1/modelsim/ila_1.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_1/modelsim/ila_1.udo\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_1/modelsim/simulate.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_1/modelsim/wave.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_1/questa/README.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_1/questa/compile.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_1/questa/elaborate.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_1/questa/file_info.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_1/questa/glbl.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_1/questa/ila_1.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_1/questa/ila_1.udo\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_1/questa/simulate.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_1/questa/wave.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_1/riviera/README.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_1/riviera/compile.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_1/riviera/file_info.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_1/riviera/glbl.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_1/riviera/ila_1.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_1/riviera/ila_1.udo\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_1/riviera/simulate.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_1/riviera/wave.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_1/vcs/README.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_1/vcs/file_info.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_1/vcs/glbl.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_1/vcs/ila_1.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_1/vcs/simulate.do\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_1/xcelium/README.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_1/xcelium/file_info.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_1/xcelium/glbl.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_1/xcelium/ila_1.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_1/xcelium/run.f\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_1/xsim/README.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_1/xsim/cmd.tcl\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_1/xsim/elab.opt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_1/xsim/file_info.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_1/xsim/glbl.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_1/xsim/ila_1.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_1/xsim/vlog.prj\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.ip_user_files/sim_scripts/ila_1/xsim/xsim.ini\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/.jobs/vrs_config_1.xml\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/ila_0_synth_1/.Vivado_Synthesis.queue.rst\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/ila_0_synth_1/.vivado.begin.rst\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/ila_0_synth_1/.vivado.end.rst\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/ila_0_synth_1/ISEWrap.js\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/ila_0_synth_1/ISEWrap.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/ila_0_synth_1/__synthesis_is_complete__\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/ila_0_synth_1/dont_touch.xdc\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/ila_0_synth_1/gen_run.xml\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/ila_0_synth_1/htr.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/ila_0_synth_1/ila_0.dcp\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/ila_0_synth_1/ila_0.tcl\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/ila_0_synth_1/ila_0.vds\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/ila_0_synth_1/ila_0_utilization_synth.pb\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/ila_0_synth_1/ila_0_utilization_synth.rpt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/ila_0_synth_1/rundef.js\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/ila_0_synth_1/runme.bat\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/ila_0_synth_1/runme.log\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/ila_0_synth_1/runme.sh\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/ila_0_synth_1/vivado.jou\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/ila_0_synth_1/vivado.pb\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/ila_1_synth_1/.Vivado_Synthesis.queue.rst\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/ila_1_synth_1/.vivado.begin.rst\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/ila_1_synth_1/.vivado.end.rst\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/ila_1_synth_1/ISEWrap.js\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/ila_1_synth_1/ISEWrap.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/ila_1_synth_1/__synthesis_is_complete__\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/ila_1_synth_1/dont_touch.xdc\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/ila_1_synth_1/gen_run.xml\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/ila_1_synth_1/htr.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/ila_1_synth_1/ila_1.dcp\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/ila_1_synth_1/ila_1.tcl\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/ila_1_synth_1/ila_1.vds\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/ila_1_synth_1/ila_1_utilization_synth.pb\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/ila_1_synth_1/ila_1_utilization_synth.rpt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/ila_1_synth_1/rundef.js\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/ila_1_synth_1/runme.bat\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/ila_1_synth_1/runme.log\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/ila_1_synth_1/runme.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/ila_1_synth_1/vivado.jou\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/ila_1_synth_1/vivado.pb\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/impl_100t/.Vivado_Implementation.queue.rst\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/impl_100t/.Xil/Vivado-25536-qed/dc_drv.0/dc/messagePromote.pb\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/impl_100t/.init_design.begin.rst\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/impl_100t/.init_design.end.rst\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/impl_100t/.opt_design.begin.rst\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/impl_100t/.opt_design.end.rst\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/impl_100t/.place_design.begin.rst\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/impl_100t/.place_design.end.rst\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/impl_100t/.route_design.begin.rst\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/impl_100t/.route_design.end.rst\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/impl_100t/.vivado.begin.rst\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/impl_100t/.vivado.end.rst\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/impl_100t/.write_bitstream.begin.rst\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/impl_100t/.write_bitstream.end.rst\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/impl_100t/ISEWrap.js\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/impl_100t/ISEWrap.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/impl_100t/cw305_ecc_p256_pmul_top.bit\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/impl_100t/cw305_ecc_p256_pmul_top.ltx\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/impl_100t/cw305_ecc_p256_pmul_top.tcl\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/impl_100t/cw305_ecc_p256_pmul_top.vdi\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/impl_100t/cw305_ecc_p256_pmul_top_bus_skew_routed.pb\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/impl_100t/cw305_ecc_p256_pmul_top_bus_skew_routed.rpt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/impl_100t/cw305_ecc_p256_pmul_top_bus_skew_routed.rpx\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/impl_100t/cw305_ecc_p256_pmul_top_clock_utilization_routed.rpt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/impl_100t/cw305_ecc_p256_pmul_top_control_sets_placed.rpt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/impl_100t/cw305_ecc_p256_pmul_top_drc_opted.pb\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/impl_100t/cw305_ecc_p256_pmul_top_drc_opted.rpt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/impl_100t/cw305_ecc_p256_pmul_top_drc_opted.rpx\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/impl_100t/cw305_ecc_p256_pmul_top_drc_routed.pb\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/impl_100t/cw305_ecc_p256_pmul_top_drc_routed.rpt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/impl_100t/cw305_ecc_p256_pmul_top_drc_routed.rpx\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/impl_100t/cw305_ecc_p256_pmul_top_io_placed.rpt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/impl_100t/cw305_ecc_p256_pmul_top_methodology_drc_routed.pb\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/impl_100t/cw305_ecc_p256_pmul_top_methodology_drc_routed.rpt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/impl_100t/cw305_ecc_p256_pmul_top_methodology_drc_routed.rpx\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/impl_100t/cw305_ecc_p256_pmul_top_opt.dcp\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/impl_100t/cw305_ecc_p256_pmul_top_placed.dcp\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/impl_100t/cw305_ecc_p256_pmul_top_power_routed.rpt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/impl_100t/cw305_ecc_p256_pmul_top_power_routed.rpx\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/impl_100t/cw305_ecc_p256_pmul_top_power_summary_routed.pb\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/impl_100t/cw305_ecc_p256_pmul_top_route_status.pb\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/impl_100t/cw305_ecc_p256_pmul_top_route_status.rpt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/impl_100t/cw305_ecc_p256_pmul_top_routed.dcp\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/impl_100t/cw305_ecc_p256_pmul_top_timing_summary_routed.pb\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/impl_100t/cw305_ecc_p256_pmul_top_timing_summary_routed.rpt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/impl_100t/cw305_ecc_p256_pmul_top_timing_summary_routed.rpx\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/impl_100t/cw305_ecc_p256_pmul_top_utilization_placed.pb\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/impl_100t/cw305_ecc_p256_pmul_top_utilization_placed.rpt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/impl_100t/debug_nets.ltx\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/impl_100t/gen_run.xml\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/impl_100t/htr.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/impl_100t/init_design.pb\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/impl_100t/opt_design.pb\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/impl_100t/place_design.pb\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/impl_100t/project.wdf\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/impl_100t/route_design.pb\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/impl_100t/rundef.js\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/impl_100t/runme.bat\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/impl_100t/runme.log\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/impl_100t/runme.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/impl_100t/vivado.jou\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/impl_100t/vivado.pb\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/impl_100t/write_bitstream.pb\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/synth_100t/.Vivado_Synthesis.queue.rst\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/synth_100t/.Xil/cw305_ecc_p256_pmul_top_propImpl.xdc\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/synth_100t/.vivado.begin.rst\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/synth_100t/.vivado.end.rst\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/synth_100t/ISEWrap.js\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/synth_100t/ISEWrap.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/synth_100t/__synthesis_is_complete__\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/synth_100t/cw305_ecc_p256_pmul_top.dcp\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/synth_100t/cw305_ecc_p256_pmul_top.tcl\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/synth_100t/cw305_ecc_p256_pmul_top.vds\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/synth_100t/cw305_ecc_p256_pmul_top_utilization_synth.pb\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/synth_100t/cw305_ecc_p256_pmul_top_utilization_synth.rpt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/synth_100t/gen_run.xml\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/synth_100t/htr.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/synth_100t/rundef.js\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/synth_100t/runme.bat\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/synth_100t/runme.log\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/synth_100t/runme.sh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/synth_100t/vivado.jou\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/synth_100t/vivado.pb\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/constrs_1/imports/ecc_p256_pmul/cw305_main.xdc\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_0/ip/ila_0/doc/ila_v6_2_changelog.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_0/ip/ila_0/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_0/ip/ila_0/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_0/ip/ila_0/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_0/ip/ila_0/hdl/ila_v6_2_syn_rfs.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_0/ip/ila_0/hdl/ltlib_v1_0_vl_rfs.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_0/ip/ila_0/hdl/verilog/ila_v6_2_9_ila_in.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_0/ip/ila_0/hdl/verilog/ila_v6_2_9_ila_lib_fn.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_0/ip/ila_0/hdl/verilog/ila_v6_2_9_ila_lparam.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_0/ip/ila_0/hdl/verilog/ila_v6_2_9_ila_param.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_0/ip/ila_0/hdl/verilog/ila_v6_2_9_ila_ver.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_0/ip/ila_0/hdl/verilog/ltlib_v1_0_0_lib_fn.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_0/ip/ila_0/hdl/verilog/ltlib_v1_0_0_ver.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_0/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_0/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_0/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_0/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_0/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_ext.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_0/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_ports.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_0/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_vec.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_0/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bsid_ports.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_0/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bsid_vec_ports.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_0/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_i2x.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_0/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_icn.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_0/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_id_map.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_0/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_id_vec_map.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_0/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_in.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_0/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_sl_prt_map.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_0/ip/ila_0/hdl/verilog/xsdbs_v1_0_2_i2x.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_0/ip/ila_0/hdl/verilog/xsdbs_v1_0_2_in.vh\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_0/ip/ila_0/hdl/xsdbm_v3_0_vl_rfs.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_0/ip/ila_0/hdl/xsdbs_v1_0_vl_rfs.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_0/ip/ila_0/ila_0.dcp\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_0/ip/ila_0/ila_0.veo\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_0/ip/ila_0/ila_0.xci\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_0/ip/ila_0/ila_0.xml\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_0/ip/ila_0/ila_0_ooc.xdc\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_0/ip/ila_0/ila_0_sim_netlist.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_0/ip/ila_0/ila_0_sim_netlist.vhdl\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_0/ip/ila_0/ila_0_stub.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_0/ip/ila_0/ila_0_stub.vhdl\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_0/ip/ila_0/ila_v6_2/constraints/ila.xdc\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_0/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_0/ip/ila_0/sim/ila_0.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_0/ip/ila_0/synth/ila_0.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_1/ip/ila_1/doc/ila_v6_2_changelog.txt\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_1/ip/ila_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_1/ip/ila_1/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_1/ip/ila_1/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_1/ip/ila_1/hdl/ila_v6_2_syn_rfs.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_1/ip/ila_1/hdl/ltlib_v1_0_vl_rfs.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_1/ip/ila_1/hdl/verilog/ila_v6_2_9_ila_in.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_1/ip/ila_1/hdl/verilog/ila_v6_2_9_ila_lib_fn.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_1/ip/ila_1/hdl/verilog/ila_v6_2_9_ila_lparam.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_1/ip/ila_1/hdl/verilog/ila_v6_2_9_ila_param.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_1/ip/ila_1/hdl/verilog/ila_v6_2_9_ila_ver.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_1/ip/ila_1/hdl/verilog/ltlib_v1_0_0_lib_fn.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_1/ip/ila_1/hdl/verilog/ltlib_v1_0_0_ver.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_1/ip/ila_1/hdl/verilog/xsdbm_v3_0_0_bs.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_1/ip/ila_1/hdl/verilog/xsdbm_v3_0_0_bs_core.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_1/ip/ila_1/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_1/ip/ila_1/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_1/ip/ila_1/hdl/verilog/xsdbm_v3_0_0_bs_ext.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_1/ip/ila_1/hdl/verilog/xsdbm_v3_0_0_bs_ports.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_1/ip/ila_1/hdl/verilog/xsdbm_v3_0_0_bs_vec.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_1/ip/ila_1/hdl/verilog/xsdbm_v3_0_0_bsid_ports.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_1/ip/ila_1/hdl/verilog/xsdbm_v3_0_0_bsid_vec_ports.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_1/ip/ila_1/hdl/verilog/xsdbm_v3_0_0_i2x.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_1/ip/ila_1/hdl/verilog/xsdbm_v3_0_0_icn.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_1/ip/ila_1/hdl/verilog/xsdbm_v3_0_0_id_map.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_1/ip/ila_1/hdl/verilog/xsdbm_v3_0_0_id_vec_map.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_1/ip/ila_1/hdl/verilog/xsdbm_v3_0_0_in.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_1/ip/ila_1/hdl/verilog/xsdbm_v3_0_0_sl_prt_map.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_1/ip/ila_1/hdl/verilog/xsdbs_v1_0_2_i2x.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_1/ip/ila_1/hdl/verilog/xsdbs_v1_0_2_in.vh\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_1/ip/ila_1/hdl/xsdbm_v3_0_vl_rfs.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_1/ip/ila_1/hdl/xsdbs_v1_0_vl_rfs.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_1/ip/ila_1/ila_1.dcp\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_1/ip/ila_1/ila_1.veo\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_1/ip/ila_1/ila_1.xci\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_1/ip/ila_1/ila_1.xml\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_1/ip/ila_1/ila_1_ooc.xdc\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_1/ip/ila_1/ila_1_sim_netlist.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_1/ip/ila_1/ila_1_sim_netlist.vhdl\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_1/ip/ila_1/ila_1_stub.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_1/ip/ila_1/ila_1_stub.vhdl\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_1/ip/ila_1/ila_v6_2/constraints/ila.xdc\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_1/ip/ila_1/ila_v6_2/constraints/ila_impl.xdc\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_1/ip/ila_1/sim/ila_1.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_1/ip/ila_1/synth/ila_1.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/common/cdc_pulse.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/common/clocks.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/common/cw305_usb_reg_fe.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/curve_dbl_add_256.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/curve_mul_256.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/rom/brom_p256_delta.v\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/rom/brom_p256_g_x.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/rom/brom_p256_g_y.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/rom/brom_p256_h_x.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/rom/brom_p256_h_y.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/rom/brom_p256_one.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/rom/brom_p256_q.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/rom/brom_p256_zero.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/uop/uop_add_rom.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/uop/uop_conv_rom.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/uop/uop_dbl_rom.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/uop/uop_init_rom.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/lowlevel/adder32_wrapper.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/lowlevel/adder47_wrapper.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/lowlevel/generic/adder32_generic.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/lowlevel/generic/adder47_generic.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/lowlevel/generic/mac16_generic.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/lowlevel/generic/subtractor32_generic.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/lowlevel/mac16_wrapper.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/lowlevel/subtractor32_wrapper.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_adder.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_invertor/helper/modinv_helper_copy.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_invertor/helper/modinv_helper_init.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_invertor/helper/modinv_helper_invert_compare.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_invertor/helper/modinv_helper_invert_precalc.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_invertor/helper/modinv_helper_invert_update.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_invertor/helper/modinv_helper_reduce_precalc.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_invertor/helper/modinv_helper_reduce_update.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_invertor/modular_invertor.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_multiplier_256.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_reductor_256.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_subtractor.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/multiword/mw_comparator.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/multiword/mw_mover.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/util/bram_1rw_1ro_readfirst.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/vivado_examples/ecc_p256_pmul/hdl/cw305_ecc_p256_pmul_top.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/vivado_examples/ecc_p256_pmul/hdl/cw305_pmul_defines.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/vivado_examples/ecc_p256_pmul/hdl/cw305_reg_pmul.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/vivado_examples/ecc_p256_pmul/hdl/noise_memories.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/hdl/lfsr.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/ecc_p256_pmul/v6/v6.xpr\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/spiflash_feedthrough/spiflash_feedthrough.runs/impl_100t/cw305_top.bit\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/spiflash_feedthrough/spiflash_feedthrough.runs/impl_35t/cw305_top.bit\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/spiflash_feedthrough/spiflash_feedthrough.srcs/constrs_1/new/cw305.xdc\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/spiflash_feedthrough/spiflash_feedthrough.srcs/sources_1/new/board.v\n",
      "D\thardware/victims/cw305_artixtarget/fpga/vivado_examples/spiflash_feedthrough/spiflash_feedthrough.xpr\n",
      "D\thardware/victims/cw305_artixtarget/fw/dmm/xmega_vcc_asf.atsln\n",
      "D\thardware/victims/cw305_artixtarget/fw/dmm/xmega_vcc_asf.atsuo\n",
      "D\thardware/victims/cw305_artixtarget/fw/dmm/xmega_vcc_asf/Debug/Makefile\n",
      "D\thardware/victims/cw305_artixtarget/fw/dmm/xmega_vcc_asf/Debug/makedep.mk\n",
      "D\thardware/victims/cw305_artixtarget/fw/dmm/xmega_vcc_asf/src/ASF/common/boards/board.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/dmm/xmega_vcc_asf/src/ASF/common/boards/user_board/init.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/dmm/xmega_vcc_asf/src/ASF/common/boards/user_board/user_board.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/dmm/xmega_vcc_asf/src/ASF/common/services/clock/genclk.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/dmm/xmega_vcc_asf/src/ASF/common/services/clock/osc.h\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "D\thardware/victims/cw305_artixtarget/fw/dmm/xmega_vcc_asf/src/ASF/common/services/clock/pll.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/dmm/xmega_vcc_asf/src/ASF/common/services/clock/sysclk.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/dmm/xmega_vcc_asf/src/ASF/common/services/clock/xmega/osc.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/dmm/xmega_vcc_asf/src/ASF/common/services/clock/xmega/pll.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/dmm/xmega_vcc_asf/src/ASF/common/services/clock/xmega/sysclk.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/dmm/xmega_vcc_asf/src/ASF/common/services/clock/xmega/sysclk.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/dmm/xmega_vcc_asf/src/ASF/common/services/sleepmgr/sleepmgr.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/dmm/xmega_vcc_asf/src/ASF/common/services/sleepmgr/xmega/sleepmgr.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/dmm/xmega_vcc_asf/src/ASF/common/services/sleepmgr/xmega/sleepmgr.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/dmm/xmega_vcc_asf/src/ASF/common/utils/interrupt.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/dmm/xmega_vcc_asf/src/ASF/common/utils/interrupt/interrupt_avr8.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/dmm/xmega_vcc_asf/src/ASF/common/utils/make/Makefile.avr.in\n",
      "D\thardware/victims/cw305_artixtarget/fw/dmm/xmega_vcc_asf/src/ASF/common/utils/parts.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/dmm/xmega_vcc_asf/src/ASF/xmega/drivers/adc/adc.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/dmm/xmega_vcc_asf/src/ASF/xmega/drivers/adc/adc.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/dmm/xmega_vcc_asf/src/ASF/xmega/drivers/adc/xmega_bcd/adc_bcd.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/dmm/xmega_vcc_asf/src/ASF/xmega/drivers/cpu/ccp.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/dmm/xmega_vcc_asf/src/ASF/xmega/drivers/cpu/ccp.s\n",
      "D\thardware/victims/cw305_artixtarget/fw/dmm/xmega_vcc_asf/src/ASF/xmega/drivers/cpu/xmega_reset_cause.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/dmm/xmega_vcc_asf/src/ASF/xmega/drivers/nvm/nvm.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/dmm/xmega_vcc_asf/src/ASF/xmega/drivers/nvm/nvm.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/dmm/xmega_vcc_asf/src/ASF/xmega/drivers/nvm/nvm_asm.s\n",
      "D\thardware/victims/cw305_artixtarget/fw/dmm/xmega_vcc_asf/src/ASF/xmega/drivers/pmic/pmic.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/dmm/xmega_vcc_asf/src/ASF/xmega/drivers/sleep/sleep.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/dmm/xmega_vcc_asf/src/ASF/xmega/drivers/tc/tc.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/dmm/xmega_vcc_asf/src/ASF/xmega/drivers/tc/tc.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/dmm/xmega_vcc_asf/src/ASF/xmega/utils/assembler.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/dmm/xmega_vcc_asf/src/ASF/xmega/utils/assembler/gas.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/dmm/xmega_vcc_asf/src/ASF/xmega/utils/bit_handling/clz_ctz.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/dmm/xmega_vcc_asf/src/ASF/xmega/utils/compiler.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/dmm/xmega_vcc_asf/src/ASF/xmega/utils/preprocessor/mrepeat.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/dmm/xmega_vcc_asf/src/ASF/xmega/utils/preprocessor/preprocessor.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/dmm/xmega_vcc_asf/src/ASF/xmega/utils/preprocessor/stringz.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/dmm/xmega_vcc_asf/src/ASF/xmega/utils/preprocessor/tpaste.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/dmm/xmega_vcc_asf/src/ASF/xmega/utils/progmem.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/dmm/xmega_vcc_asf/src/ASF/xmega/utils/status_codes.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/dmm/xmega_vcc_asf/src/asf.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/dmm/xmega_vcc_asf/src/config/conf_adc.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/dmm/xmega_vcc_asf/src/config/conf_board.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/dmm/xmega_vcc_asf/src/config/conf_clock.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/dmm/xmega_vcc_asf/src/config/conf_sleepmgr.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/dmm/xmega_vcc_asf/src/main.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/dmm/xmega_vcc_asf/xmega_vcc_asf.componentinfo.xml\n",
      "D\thardware/victims/cw305_artixtarget/fw/dmm/xmega_vcc_asf/xmega_vcc_asf.cproj\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/.vs/CW305_SAM3U_FW/v14/.atsuo\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW.atsln\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW.atsuo\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/CW305_SAM3UFW.componentinfo.xml\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/CW305_SAM3UFW.cproj\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/ChipWhisperer-CW305-SAM3U1C.bin\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/Makefile.inc\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/build/CW305_SAM3UFW.bin.orig\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/build/CW305_SAM3UFW_BACKUP_16444.bin\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/build/CW305_SAM3UFW_BACKUP_25464.bin\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/build/CW305_SAM3UFW_BASE_16444.bin\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/build/CW305_SAM3UFW_BASE_25464.bin\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/build/CW305_SAM3UFW_LOCAL_16444.bin\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/build/CW305_SAM3UFW_LOCAL_25464.bin\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/build/CW305_SAM3UFW_REMOTE_16444.bin\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/build/CW305_SAM3UFW_REMOTE_25464.bin\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/build/Makefile\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/build/Makefile.old\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/build/makedep.mk\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/build/src/.keep\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/build/src/ASF/common/boards/.keep\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/build/src/ASF/common/services/clock/sam3u/.keep\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/build/src/ASF/common/services/delay/sam/.keep\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/build/src/ASF/common/services/gpio/sam_gpio/.keep\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/build/src/ASF/common/services/ioport/sam/.keep\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/build/src/ASF/common/services/serial/sam_uart/.keep\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/build/src/ASF/common/services/sleepmgr/sam/.keep\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/build/src/ASF/common/services/twi/sam_twi/.keep\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/build/src/ASF/common/services/usb/class/vendor/device/example/sam3u4e_sam3u_ek/.keep\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/build/src/ASF/common/services/usb/udc/.keep\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/build/src/ASF/common/utils/interrupt/.keep\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/build/src/ASF/common/utils/stdio/stdio_serial/.keep\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/build/src/ASF/sam/boards/cw305/.keep\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/build/src/ASF/sam/boards/sam3u_ek/.keep\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/build/src/ASF/sam/drivers/chipid/.keep\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/build/src/ASF/sam/drivers/ebi/smc/.keep\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/build/src/ASF/sam/drivers/efc/.keep\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/build/src/ASF/sam/drivers/pio/.keep\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/build/src/ASF/sam/drivers/pmc/.keep\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/build/src/ASF/sam/drivers/spi/.keep\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/build/src/ASF/sam/drivers/tc/.keep\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/build/src/ASF/sam/drivers/twi/.keep\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/build/src/ASF/sam/drivers/uart/.keep\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/build/src/ASF/sam/drivers/udphs/.keep\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/build/src/ASF/sam/drivers/usart/.keep\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/build/src/ASF/sam/services/flash_efc/.keep\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/build/src/ASF/sam/utils/cmsis/sam3u/source/templates/.keep\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/build/src/ASF/sam/utils/cmsis/sam3u/source/templates/gcc/.keep\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/build/src/ASF/sam/utils/syscalls/gcc/.keep\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/build/src/pdi/.keep\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/Makefile.hal\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/PLATFORM_INCLUDE.mk\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/hal.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/Makefile.sam3u1c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/chipid.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/cycle_counter.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/efc.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/exceptions.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/flash.ld\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/flash_efc.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/asf.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/board.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/chipid.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/class/cdc/device/udi_cdc.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/class/cdc/device/udi_cdc.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/class/cdc/usb_protocol_cdc.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/class/composite/device/udi_composite_conf.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/class/composite/device/udi_composite_desc.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/class/vendor/device/example/sam3u4e_sam3u_ek/device/example/sam3u4e_sam3u_ek/device/udi_vendor.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/class/vendor/device/example/sam3u4e_sam3u_ek/device/example/sam3u4e_sam3u_ek/device/udi_vendor.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/class/vendor/device/example/sam3u4e_sam3u_ek/device/example/sam3u4e_sam3u_ek/device/udi_vendor_conf.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/class/vendor/device/example/sam3u4e_sam3u_ek/device/example/sam3u4e_sam3u_ek/device/udi_vendor_desc.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/class/vendor/device/example/sam3u4e_sam3u_ek/device/example/sam3u4e_sam3u_ek/ui.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/class/vendor/device/example/sam3u4e_sam3u_ek/device/udi_vendor.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/class/vendor/device/example/sam3u4e_sam3u_ek/device/udi_vendor.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/class/vendor/device/example/sam3u4e_sam3u_ek/device/udi_vendor_conf.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/class/vendor/device/example/sam3u4e_sam3u_ek/device/udi_vendor_desc.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/class/vendor/device/example/sam3u4e_sam3u_ek/ui.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/class/vendor/device/example/sam3u4e_sam3u_ek/ui_cw305.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/class/vendor/device/udi_vendor.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/class/vendor/device/udi_vendor.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/class/vendor/device/udi_vendor_conf.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/class/vendor/device/udi_vendor_desc.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/class/vendor/usb_protocol_vendor.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/compiler.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/component/component_adc.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/component/component_adc12b.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/component/component_chipid.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/component/component_dmac.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/component/component_efc.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/component/component_gpbr.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/component/component_hsmci.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/component/component_matrix.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/component/component_pdc.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/component/component_pio.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/component/component_pmc.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/component/component_pwm.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/component/component_rstc.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/component/component_rtc.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/component/component_rtt.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/component/component_smc.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/component/component_spi.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/component/component_ssc.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/component/component_supc.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/component/component_tc.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/component/component_twi.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/component/component_uart.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/component/component_udphs.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/component/component_usart.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/component/component_wdt.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/component_adc.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/component_adc12b.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/component_chipid.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/component_dmac.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/component_efc.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/component_gpbr.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/component_hsmci.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/component_matrix.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/component_pdc.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/component_pio.h\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/component_pmc.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/component_pwm.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/component_rstc.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/component_rtc.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/component_rtt.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/component_smc.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/component_spi.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/component_ssc.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/component_supc.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/component_tc.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/component_twi.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/component_uart.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/component_udphs.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/component_usart.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/component_wdt.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/core_cm3.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/core_cmFunc.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/core_cmInstr.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/cw1190/cw1190.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/cw1190/init.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/cw1190/led.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/cw1190/led.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/cw305.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/cw521.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/cycle_counter.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/delay.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/efc.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/exceptions.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/flash_efc.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/fpga_xmem.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/genclk.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/gpio.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/instance/instance_adc.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/instance/instance_adc12b.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/instance/instance_chipid.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/instance/instance_dmac.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/instance/instance_efc0.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/instance/instance_efc1.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/instance/instance_gpbr.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/instance/instance_hsmci.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/instance/instance_matrix.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/instance/instance_pioa.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/instance/instance_piob.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/instance/instance_pioc.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/instance/instance_pmc.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/instance/instance_pwm.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/instance/instance_rstc.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/instance/instance_rtc.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/instance/instance_rtt.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/instance/instance_smc.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/instance/instance_spi.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/instance/instance_ssc.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/instance/instance_supc.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/instance/instance_tc0.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/instance/instance_twi0.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/instance/instance_twi1.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/instance/instance_uart.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/instance/instance_udphs.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/instance/instance_usart0.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/instance/instance_usart1.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/instance/instance_usart2.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/instance/instance_usart3.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/instance/instance_wdt.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/instance_adc.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/instance_adc12b.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/instance_chipid.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/instance_dmac.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/instance_efc0.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/instance_efc1.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/instance_gpbr.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/instance_hsmci.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/instance_matrix.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/instance_pioa.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/instance_piob.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/instance_pioc.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/instance_pmc.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/instance_pwm.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/instance_rstc.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/instance_rtc.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/instance_rtt.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/instance_smc.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/instance_spi.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/instance_ssc.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/instance_supc.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/instance_tc0.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/instance_twi0.h\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/instance_twi1.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/instance_uart.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/instance_udphs.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/instance_usart0.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/instance_usart1.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/instance_usart2.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/instance_usart3.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/instance_wdt.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/interrupt.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/interrupt_sam_nvic.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/io.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/ioport.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/ioport_pio.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/led.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/main.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/mrepeat.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/osc.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/parts.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/pio.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/pio/pio_sam3u1c.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/pio/pio_sam3u1e.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/pio/pio_sam3u2c.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/pio/pio_sam3u2e.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/pio/pio_sam3u4c.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/pio/pio_sam3u4e.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/pio_handler.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/pio_sam3u1c.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/pio_sam3u1e.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/pio_sam3u2c.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/pio_sam3u2e.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/pio_sam3u4c.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/pio_sam3u4e.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/pll.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/pmc.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/preprocessor.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/sam/cycle_counter.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/sam/cycle_counter.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/sam/ioport_pio.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/sam/sleepmgr.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/sam/sleepmgr.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/sam3u.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/sam3u/genclk.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/sam3u/osc.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/sam3u/pll.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/sam3u/sysclk.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/sam3u/sysclk.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/sam3u1c.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/sam3u1e.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/sam3u2c.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/sam3u2e.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/sam3u4c.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/sam3u4e.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/sam3u_ek.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/sam_gpio.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/sam_gpio/sam_gpio.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/sam_twi/twi_master.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/sam_twi/twi_slave.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/sam_uart/uart_serial.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/serial.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/sleep.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/sleepmgr.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/smc.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/spi.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/status_codes.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/stdio/read.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/stdio/stdio_serial/stdio_serial.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/stdio/write.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/stdio_serial.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/stringz.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/sysclk.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/system_sam3u.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/tasks.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/tc.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/tpaste.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/twi.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/twi_master.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/twi_slave.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/uart.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/uart_serial.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/udc.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/udc/udc.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/udc/udc.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/udc/udc_desc.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/udc/udd.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/udc/udi.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/udc_desc.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/udd.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/udi.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/udi_cdc.h\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/udi_composite_conf.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/udi_vendor.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/udi_vendor_conf.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/udphs_device.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/ui.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/usart.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/usart_driver.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/usb.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/usb_atmel.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/usb_protocol.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/usb_protocol_cdc.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/inc/usb_protocol_vendor.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/init.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/interrupt_sam_nvic.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/led.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/libarm_cortexM3l_math.a\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/pio.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/pio_handler.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/pmc.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/read.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/sleep.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/sleepmgr.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/smc.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/spi.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/startup_sam3u.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/syscalls.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/sysclk.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/system_sam3u.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/tc.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/twi.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/uart.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/udi_vendor.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/udi_vendor_desc.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/udphs_device.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/ui_cw305.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/unused/init.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/unused/ui.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/unused/usart_driver.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/usart.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/usart_serial.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/hal/sam3u1c/write.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/common/boards/board.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/common/services/clock/genclk.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/common/services/clock/osc.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/common/services/clock/pll.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/common/services/clock/sam3u/genclk.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/common/services/clock/sam3u/osc.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/common/services/clock/sam3u/pll.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/common/services/clock/sam3u/sysclk.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/common/services/clock/sam3u/sysclk.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/common/services/clock/sysclk.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/common/services/delay/delay.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/common/services/delay/sam/cycle_counter.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/common/services/delay/sam/cycle_counter.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/common/services/gpio/gpio.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/common/services/gpio/sam_gpio/sam_gpio.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/common/services/ioport/ioport.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/common/services/ioport/sam/ioport_pio.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/common/services/serial/sam_uart/uart_serial.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/common/services/serial/serial.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/common/services/serial/usart_serial.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/common/services/sleepmgr/sam/sleepmgr.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/common/services/sleepmgr/sam/sleepmgr.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/common/services/sleepmgr/sleepmgr.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/common/services/twi/sam_twi/twi_master.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/common/services/twi/sam_twi/twi_slave.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/common/services/twi/twi_master.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/common/services/twi/twi_slave.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/common/services/usb/class/vendor/device/example/sam3u4e_sam3u_ek/ui_cw305.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/common/services/usb/class/vendor/device/udi_vendor.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/common/services/usb/class/vendor/device/udi_vendor.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/common/services/usb/class/vendor/device/udi_vendor_conf.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/common/services/usb/class/vendor/device/udi_vendor_desc.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/common/services/usb/class/vendor/usb_protocol_vendor.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/common/services/usb/udc/udc.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/common/services/usb/udc/udc.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/common/services/usb/udc/udc_desc.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/common/services/usb/udc/udd.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/common/services/usb/udc/udi.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/common/services/usb/usb_atmel.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/common/services/usb/usb_protocol.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/common/utils/interrupt.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/common/utils/interrupt/interrupt_sam_nvic.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/common/utils/interrupt/interrupt_sam_nvic.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/common/utils/parts.h\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/common/utils/stdio/read.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/common/utils/stdio/stdio_serial/stdio_serial.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/common/utils/stdio/write.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/boards/cw305/cw305.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/boards/cw305/init.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/boards/cw305/led.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/boards/cw305/led.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/boards/sam3u_ek/init.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/boards/sam3u_ek/led.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/boards/sam3u_ek/led.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/boards/sam3u_ek/sam3u_ek.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/drivers/chipid/chipid.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/drivers/chipid/chipid.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/drivers/ebi/smc/smc.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/drivers/ebi/smc/smc.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/drivers/efc/efc.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/drivers/efc/efc.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/drivers/pio/pio.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/drivers/pio/pio.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/drivers/pio/pio_handler.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/drivers/pio/pio_handler.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/drivers/pmc/pmc.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/drivers/pmc/pmc.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/drivers/pmc/sleep.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/drivers/pmc/sleep.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/drivers/spi/spi.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/drivers/spi/spi.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/drivers/tc/tc.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/drivers/tc/tc.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/drivers/twi/twi.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/drivers/twi/twi.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/drivers/uart/uart.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/drivers/uart/uart.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/drivers/udphs/udphs_device.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/drivers/udphs/udphs_device.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/drivers/usart/usart.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/drivers/usart/usart.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/services/flash_efc/flash_efc.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/services/flash_efc/flash_efc.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/utils/cmsis/sam3u/include/component/component_adc.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/utils/cmsis/sam3u/include/component/component_adc12b.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/utils/cmsis/sam3u/include/component/component_chipid.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/utils/cmsis/sam3u/include/component/component_dmac.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/utils/cmsis/sam3u/include/component/component_efc.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/utils/cmsis/sam3u/include/component/component_gpbr.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/utils/cmsis/sam3u/include/component/component_hsmci.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/utils/cmsis/sam3u/include/component/component_matrix.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/utils/cmsis/sam3u/include/component/component_pdc.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/utils/cmsis/sam3u/include/component/component_pio.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/utils/cmsis/sam3u/include/component/component_pmc.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/utils/cmsis/sam3u/include/component/component_pwm.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/utils/cmsis/sam3u/include/component/component_rstc.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/utils/cmsis/sam3u/include/component/component_rtc.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/utils/cmsis/sam3u/include/component/component_rtt.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/utils/cmsis/sam3u/include/component/component_smc.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/utils/cmsis/sam3u/include/component/component_spi.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/utils/cmsis/sam3u/include/component/component_ssc.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/utils/cmsis/sam3u/include/component/component_supc.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/utils/cmsis/sam3u/include/component/component_tc.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/utils/cmsis/sam3u/include/component/component_twi.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/utils/cmsis/sam3u/include/component/component_uart.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/utils/cmsis/sam3u/include/component/component_udphs.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/utils/cmsis/sam3u/include/component/component_usart.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/utils/cmsis/sam3u/include/component/component_wdt.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/utils/cmsis/sam3u/include/instance/instance_adc.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/utils/cmsis/sam3u/include/instance/instance_adc12b.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/utils/cmsis/sam3u/include/instance/instance_chipid.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/utils/cmsis/sam3u/include/instance/instance_dmac.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/utils/cmsis/sam3u/include/instance/instance_efc0.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/utils/cmsis/sam3u/include/instance/instance_efc1.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/utils/cmsis/sam3u/include/instance/instance_gpbr.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/utils/cmsis/sam3u/include/instance/instance_hsmci.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/utils/cmsis/sam3u/include/instance/instance_matrix.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/utils/cmsis/sam3u/include/instance/instance_pioa.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/utils/cmsis/sam3u/include/instance/instance_piob.h\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/utils/cmsis/sam3u/include/instance/instance_pioc.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/utils/cmsis/sam3u/include/instance/instance_pmc.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/utils/cmsis/sam3u/include/instance/instance_pwm.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/utils/cmsis/sam3u/include/instance/instance_rstc.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/utils/cmsis/sam3u/include/instance/instance_rtc.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/utils/cmsis/sam3u/include/instance/instance_rtt.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/utils/cmsis/sam3u/include/instance/instance_smc.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/utils/cmsis/sam3u/include/instance/instance_spi.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/utils/cmsis/sam3u/include/instance/instance_ssc.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/utils/cmsis/sam3u/include/instance/instance_supc.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/utils/cmsis/sam3u/include/instance/instance_tc0.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/utils/cmsis/sam3u/include/instance/instance_twi0.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/utils/cmsis/sam3u/include/instance/instance_twi1.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/utils/cmsis/sam3u/include/instance/instance_uart.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/utils/cmsis/sam3u/include/instance/instance_udphs.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/utils/cmsis/sam3u/include/instance/instance_usart0.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/utils/cmsis/sam3u/include/instance/instance_usart1.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/utils/cmsis/sam3u/include/instance/instance_usart2.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/utils/cmsis/sam3u/include/instance/instance_usart3.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/utils/cmsis/sam3u/include/instance/instance_wdt.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/utils/cmsis/sam3u/include/pio/pio_sam3u1c.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/utils/cmsis/sam3u/include/pio/pio_sam3u1e.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/utils/cmsis/sam3u/include/pio/pio_sam3u2c.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/utils/cmsis/sam3u/include/pio/pio_sam3u2e.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/utils/cmsis/sam3u/include/pio/pio_sam3u4c.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/utils/cmsis/sam3u/include/pio/pio_sam3u4e.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/utils/cmsis/sam3u/include/sam3u.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/utils/cmsis/sam3u/include/sam3u1c.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/utils/cmsis/sam3u/include/sam3u1e.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/utils/cmsis/sam3u/include/sam3u2c.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/utils/cmsis/sam3u/include/sam3u2e.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/utils/cmsis/sam3u/include/sam3u4c.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/utils/cmsis/sam3u/include/sam3u4e.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/utils/cmsis/sam3u/source/templates/exceptions.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/utils/cmsis/sam3u/source/templates/exceptions.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/utils/cmsis/sam3u/source/templates/gcc/startup_sam3u.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/utils/cmsis/sam3u/source/templates/system_sam3u.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/utils/cmsis/sam3u/source/templates/system_sam3u.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/utils/compiler.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/utils/header_files/io.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/utils/linker_scripts/sam3u/sam3u2/gcc/flash.ld\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/utils/linker_scripts/sam3u/sam3u4/gcc/flash.ld\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/utils/make/Makefile.sam.in\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/utils/preprocessor/mrepeat.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/utils/preprocessor/preprocessor.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/utils/preprocessor/stringz.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/utils/preprocessor/tpaste.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/utils/status_codes.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/sam/utils/syscalls/gcc/syscalls.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/thirdparty/CMSIS/CMSIS END USER LICENCE AGREEMENT.pdf\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/thirdparty/CMSIS/Include/core_cm3.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/thirdparty/CMSIS/Include/core_cmFunc.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/thirdparty/CMSIS/Include/core_cmInstr.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/thirdparty/CMSIS/Lib/GCC/libarm_cortexM3l_math.a\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ASF/thirdparty/CMSIS/README.txt\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ChipWhisperer-CW305-SAM3U1C.bin\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ChipWhisperer-CW305-SAM3U1C.eep\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ChipWhisperer-CW305-SAM3U1C.elf\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ChipWhisperer-CW305-SAM3U1C.hex\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ChipWhisperer-CW305-SAM3U1C.lss\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ChipWhisperer-CW305-SAM3U1C.map\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ChipWhisperer-CW305-SAM3U1C.sym\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ChipWhisperer-CW305.bin\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/cdce906.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/cdce906.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/conf_board.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/conf_clock.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/conf_sleepmgr.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/conf_uart_serial.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/conf_usb.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/config/conf_board.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/config/conf_clock.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/config/conf_sleepmgr.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/config/conf_uart_serial.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/config/conf_usb.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/fpga_program.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/fpgaspi_program.c\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/fpgaspi_program.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/fpgautil_io.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/fpgautil_io.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/main.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/main_cw305.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/makefile\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/naeusb\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/naeusb_board_config.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/objdir/cdce906.o.s\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/objdir/chipid.o.s\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/objdir/cycle_counter.o.s\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/objdir/efc.o.s\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/objdir/exceptions.o.s\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/objdir/flash_efc.o.s\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/objdir/fpgaspi_program.o.s\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/objdir/fpgautil_io.o.s\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/objdir/init.o.s\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/objdir/interrupt_sam_nvic.o.s\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/objdir/led.o.s\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/objdir/main_cw305.o.s\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/objdir/naeusb/V2Protocol.o.s\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/objdir/naeusb/V2ProtocolParams.o.s\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/objdir/naeusb/XMEGANVM.o.s\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/objdir/naeusb/XPROGNewAE.o.s\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/objdir/naeusb/XPROGTarget.o.s\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/objdir/naeusb/XPROGTimeout.o.s\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/objdir/naeusb/circbuffer.o.s\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/objdir/naeusb/fpga_program.o.s\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/objdir/naeusb/naeusb.o.s\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/objdir/naeusb/naeusb_default.o.s\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/objdir/naeusb/naeusb_fpga_target.o.s\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/objdir/naeusb/udc.o.s\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/objdir/naeusb/usb_xmem.o.s\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/objdir/pio.o.s\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/objdir/pio_handler.o.s\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/objdir/pmc.o.s\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/objdir/read.o.s\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/objdir/sleep.o.s\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/objdir/sleepmgr.o.s\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/objdir/smc.o.s\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/objdir/spi.o.s\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/objdir/startup_sam3u.o.s\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/objdir/syscalls.o.s\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/objdir/sysclk.o.s\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/objdir/system_sam3u.o.s\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/objdir/tasks.o.s\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/objdir/tc.o.s\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/objdir/tps56520.o.s\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/objdir/twi.o.s\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/objdir/uart.o.s\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/objdir/udc.o.s\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/objdir/udi_vendor.o.s\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/objdir/udi_vendor_desc.o.s\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/objdir/udphs_device.o.s\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/objdir/ui_cw1190.o.s\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/objdir/ui_cw305.o.s\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/objdir/usart.o.s\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/objdir/usart_serial.o.s\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/objdir/write.o.s\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/pdi/XMEGANVM.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/pdi/XMEGANVM.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/pdi/XPROGNewAE.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/pdi/XPROGNewAE.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/pdi/XPROGTarget.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/pdi/XPROGTarget.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/pdi/XPROGTimeout.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/pdi/XPROGTimeout.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/tasks.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/tasks.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/tps56520.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/tps56520.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ui.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/ui_cw305.c\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/usart_driver.h\n",
      "D\thardware/victims/cw305_artixtarget/fw/sam3u/CW305_SAM3U_FW/src/usb.h\n",
      "M\tjupyter\n",
      "A\twheels/Cython-0.29.33-py2.py3-none-any.whl\n",
      "A\twheels/ECPy-1.2.5-py3-none-any.whl\n",
      "A\twheels/Jinja2-3.1.2-py3-none-any.whl\n",
      "A\twheels/Markdown-3.4.1-py3-none-any.whl\n",
      "A\twheels/MarkupSafe-2.1.1-cp310-cp310-win_amd64.whl\n",
      "A\twheels/Pillow-9.4.0-cp310-cp310-win_amd64.whl\n",
      "A\twheels/PyYAML-6.0-cp310-cp310-win_amd64.whl\n",
      "A\twheels/Pygments-2.14.0-py3-none-any.whl\n",
      "A\twheels/QtPy-2.3.0-py3-none-any.whl\n",
      "A\twheels/Send2Trash-1.8.0-py3-none-any.whl\n",
      "A\twheels/anyio-3.6.2-py3-none-any.whl\n",
      "A\twheels/argon2_cffi-21.3.0-py3-none-any.whl\n",
      "A\twheels/argon2_cffi_bindings-21.2.0-cp36-abi3-win_amd64.whl\n",
      "A\twheels/arrow-1.2.3-py3-none-any.whl\n",
      "A\twheels/astcheck-0.3.0-py3-none-any.whl\n",
      "A\twheels/astsearch-0.2.0-py3-none-any.whl\n",
      "A\twheels/asttokens-2.2.1-py2.py3-none-any.whl\n",
      "A\twheels/attrs-22.2.0-py3-none-any.whl\n",
      "A\twheels/backcall-0.2.0-py2.py3-none-any.whl\n",
      "A\twheels/beautifulsoup4-4.11.1-py3-none-any.whl\n",
      "A\twheels/bleach-5.0.1-py3-none-any.whl\n",
      "A\twheels/bokeh-2.4.3-py3-none-any.whl\n",
      "A\twheels/certifi-2022.12.7-py3-none-any.whl\n",
      "A\twheels/cffi-1.15.1-cp310-cp310-win_amd64.whl\n",
      "A\twheels/charset_normalizer-3.0.1-cp310-cp310-win_amd64.whl\n",
      "A\twheels/click-8.1.3-py3-none-any.whl\n",
      "A\twheels/cloudpickle-2.2.0-py3-none-any.whl\n",
      "A\twheels/colorama-0.4.6-py2.py3-none-any.whl\n",
      "A\twheels/colorcet-3.0.1-py2.py3-none-any.whl\n",
      "A\twheels/comm-0.1.2-py3-none-any.whl\n",
      "A\twheels/configobj-5.0.6.tar.gz\n",
      "A\twheels/contourpy-1.0.7-cp310-cp310-win_amd64.whl\n",
      "A\twheels/cycler-0.11.0-py3-none-any.whl\n",
      "A\twheels/dask-2023.1.0-py3-none-any.whl\n",
      "A\twheels/datashader-0.14.3-py2.py3-none-any.whl\n",
      "A\twheels/datashape-0.5.2.tar.gz\n",
      "A\twheels/debugpy-1.6.5-cp310-cp310-win_amd64.whl\n",
      "A\twheels/decorator-5.1.1-py3-none-any.whl\n",
      "A\twheels/defusedxml-0.7.1-py2.py3-none-any.whl\n",
      "A\twheels/entrypoints-0.4-py3-none-any.whl\n",
      "A\twheels/executing-1.2.0-py2.py3-none-any.whl\n",
      "A\twheels/fastdtw-0.3.4.tar.gz\n",
      "A\twheels/fastjsonschema-2.16.2-py3-none-any.whl\n",
      "A\twheels/fonttools-4.38.0-py3-none-any.whl\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "A\twheels/fqdn-1.5.1-py3-none-any.whl\n",
      "A\twheels/fsspec-2022.11.0-py3-none-any.whl\n",
      "A\twheels/holoviews-1.15.4-py2.py3-none-any.whl\n",
      "A\twheels/idna-3.4-py3-none-any.whl\n",
      "A\twheels/ipykernel-6.20.2-py3-none-any.whl\n",
      "A\twheels/ipython-8.8.0-py3-none-any.whl\n",
      "A\twheels/ipython_genutils-0.2.0-py2.py3-none-any.whl\n",
      "A\twheels/ipywidgets-8.0.4-py3-none-any.whl\n",
      "A\twheels/isoduration-20.11.0-py3-none-any.whl\n",
      "A\twheels/jedi-0.18.2-py2.py3-none-any.whl\n",
      "A\twheels/jsonpointer-2.3-py2.py3-none-any.whl\n",
      "A\twheels/jsonschema-4.17.3-py3-none-any.whl\n",
      "A\twheels/jupyter-1.0.0-py2.py3-none-any.whl\n",
      "A\twheels/jupyter_client-7.4.9-py3-none-any.whl\n",
      "A\twheels/jupyter_console-6.4.4-py3-none-any.whl\n",
      "A\twheels/jupyter_contrib_core-0.4.2.tar.gz\n",
      "A\twheels/jupyter_contrib_nbextensions-0.7.0.tar.gz\n",
      "A\twheels/jupyter_core-5.1.3-py3-none-any.whl\n",
      "A\twheels/jupyter_events-0.6.3-py3-none-any.whl\n",
      "A\twheels/jupyter_highlight_selected_word-0.2.0-py2.py3-none-any.whl\n",
      "A\twheels/jupyter_nbextensions_configurator-0.6.1.tar.gz\n",
      "A\twheels/jupyter_server-2.1.0-py3-none-any.whl\n",
      "A\twheels/jupyter_server_terminals-0.4.4-py3-none-any.whl\n",
      "A\twheels/jupyterlab_pygments-0.2.2-py2.py3-none-any.whl\n",
      "A\twheels/jupyterlab_widgets-3.0.5-py3-none-any.whl\n",
      "A\twheels/kiwisolver-1.4.4-cp310-cp310-win_amd64.whl\n",
      "A\twheels/libusb1-3.0.0-py3-none-win_amd64.whl\n",
      "A\twheels/llvmlite-0.39.1-cp310-cp310-win_amd64.whl\n",
      "A\twheels/locket-1.0.0-py2.py3-none-any.whl\n",
      "A\twheels/lxml-4.9.2-cp310-cp310-win_amd64.whl\n",
      "A\twheels/matplotlib-3.6.3-cp310-cp310-win_amd64.whl\n",
      "A\twheels/matplotlib_inline-0.1.6-py3-none-any.whl\n",
      "A\twheels/mistune-2.0.4-py2.py3-none-any.whl\n",
      "A\twheels/multipledispatch-0.6.0-py3-none-any.whl\n",
      "A\twheels/nbclassic-0.4.8-py3-none-any.whl\n",
      "A\twheels/nbclient-0.7.2-py3-none-any.whl\n",
      "A\twheels/nbconvert-7.2.8-py3-none-any.whl\n",
      "A\twheels/nbformat-5.7.3-py3-none-any.whl\n",
      "A\twheels/nbparameterise-0.5-py3-none-any.whl\n",
      "A\twheels/nest_asyncio-1.5.6-py3-none-any.whl\n",
      "A\twheels/notebook-6.5.2-py3-none-any.whl\n",
      "A\twheels/notebook_shim-0.2.2-py3-none-any.whl\n",
      "A\twheels/numba-0.56.4-cp310-cp310-win_amd64.whl\n",
      "A\twheels/numpy-1.23.5-cp310-cp310-win_amd64.whl\n",
      "A\twheels/packaging-23.0-py3-none-any.whl\n",
      "A\twheels/pandas-1.5.2-cp310-cp310-win_amd64.whl\n",
      "A\twheels/pandocfilters-1.5.0-py2.py3-none-any.whl\n",
      "A\twheels/panel-0.14.2-py2.py3-none-any.whl\n",
      "A\twheels/param-1.12.3-py2.py3-none-any.whl\n",
      "A\twheels/parso-0.8.3-py2.py3-none-any.whl\n",
      "A\twheels/partd-1.3.0-py3-none-any.whl\n",
      "A\twheels/phoenixAES-0.0.4-py3-none-any.whl\n",
      "A\twheels/pickleshare-0.7.5-py2.py3-none-any.whl\n",
      "A\twheels/platformdirs-2.6.2-py3-none-any.whl\n",
      "A\twheels/prometheus_client-0.15.0-py3-none-any.whl\n",
      "A\twheels/prompt_toolkit-3.0.36-py3-none-any.whl\n",
      "A\twheels/psutil-5.9.4-cp36-abi3-win_amd64.whl\n",
      "A\twheels/pure_eval-0.2.2-py3-none-any.whl\n",
      "A\twheels/pycparser-2.21-py2.py3-none-any.whl\n",
      "A\twheels/pycryptodome-3.16.0-cp35-abi3-win_amd64.whl\n",
      "A\twheels/pyct-0.4.8-py2.py3-none-any.whl\n",
      "A\twheels/pyparsing-3.0.9-py3-none-any.whl\n",
      "A\twheels/pyrsistent-0.19.3-cp310-cp310-win_amd64.whl\n",
      "A\twheels/pyserial-3.5-py2.py3-none-any.whl\n",
      "A\twheels/python_dateutil-2.8.2-py2.py3-none-any.whl\n",
      "A\twheels/python_json_logger-2.0.4-py3-none-any.whl\n",
      "A\twheels/pytz-2022.7.1-py2.py3-none-any.whl\n",
      "A\twheels/pyviz_comms-2.2.1-py2.py3-none-any.whl\n",
      "A\twheels/pywin32-305-cp310-cp310-win_amd64.whl\n",
      "A\twheels/pywinpty-2.0.10-cp310-none-win_amd64.whl\n",
      "A\twheels/pyzmq-25.0.0-cp310-cp310-win_amd64.whl\n",
      "A\twheels/qtconsole-5.4.0-py3-none-any.whl\n",
      "A\twheels/requests-2.28.2-py3-none-any.whl\n",
      "A\twheels/rfc3339_validator-0.1.4-py2.py3-none-any.whl\n",
      "A\twheels/rfc3986_validator-0.1.1-py2.py3-none-any.whl\n",
      "A\twheels/scipy-1.10.0-cp310-cp310-win_amd64.whl\n",
      "A\twheels/setuptools-66.0.0-py3-none-any.whl\n",
      "A\twheels/six-1.16.0-py2.py3-none-any.whl\n",
      "A\twheels/sniffio-1.3.0-py3-none-any.whl\n",
      "A\twheels/soupsieve-2.3.2.post1-py3-none-any.whl\n",
      "A\twheels/stack_data-0.6.2-py3-none-any.whl\n",
      "A\twheels/terminado-0.17.1-py3-none-any.whl\n",
      "A\twheels/terminaltables-3.1.10-py2.py3-none-any.whl\n",
      "A\twheels/tinycss2-1.2.1-py3-none-any.whl\n",
      "A\twheels/toolz-0.12.0-py3-none-any.whl\n",
      "A\twheels/tornado-6.2-cp37-abi3-win_amd64.whl\n",
      "A\twheels/tqdm-4.64.1-py2.py3-none-any.whl\n",
      "A\twheels/traitlets-5.8.1-py3-none-any.whl\n",
      "A\twheels/typing_extensions-4.4.0-py3-none-any.whl\n",
      "A\twheels/uri_template-1.2.0-py3-none-any.whl\n",
      "A\twheels/urllib3-1.26.14-py2.py3-none-any.whl\n",
      "A\twheels/wcwidth-0.2.6-py2.py3-none-any.whl\n",
      "A\twheels/webcolors-1.12-py3-none-any.whl\n",
      "A\twheels/webencodings-0.5.1-py2.py3-none-any.whl\n",
      "A\twheels/websocket_client-1.4.2-py3-none-any.whl\n",
      "A\twheels/widgetsnbextension-4.0.5-py3-none-any.whl\n",
      "A\twheels/xarray-2022.12.0-py3-none-any.whl\n",
      "Your branch is behind 'origin/develop' by 271 commits, and can be fast-forwarded.\n",
      "  (use \"git pull\" to update your local branch)\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "No stash entries found.\n"
     ]
    },
    {
     "ename": "CalledProcessError",
     "evalue": "Command 'b'cd ..\\ngit add .\\ngit stash\\ngit pull\\ngit checkout\\ngit stash pop\\n'' returned non-zero exit status 1.",
     "output_type": "error",
     "traceback": [
      "\u001b[1;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[1;31mCalledProcessError\u001b[0m                        Traceback (most recent call last)",
      "Cell \u001b[1;32mIn[4], line 1\u001b[0m\n\u001b[1;32m----> 1\u001b[0m \u001b[43mget_ipython\u001b[49m\u001b[43m(\u001b[49m\u001b[43m)\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mrun_cell_magic\u001b[49m\u001b[43m(\u001b[49m\u001b[38;5;124;43m'\u001b[39;49m\u001b[38;5;124;43mbash\u001b[39;49m\u001b[38;5;124;43m'\u001b[39;49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[38;5;124;43m'\u001b[39;49m\u001b[38;5;124;43m'\u001b[39;49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[38;5;124;43m'\u001b[39;49m\u001b[38;5;124;43mcd ..\u001b[39;49m\u001b[38;5;130;43;01m\\n\u001b[39;49;00m\u001b[38;5;124;43mgit add .\u001b[39;49m\u001b[38;5;130;43;01m\\n\u001b[39;49;00m\u001b[38;5;124;43mgit stash\u001b[39;49m\u001b[38;5;130;43;01m\\n\u001b[39;49;00m\u001b[38;5;124;43mgit pull\u001b[39;49m\u001b[38;5;130;43;01m\\n\u001b[39;49;00m\u001b[38;5;124;43mgit checkout\u001b[39;49m\u001b[38;5;130;43;01m\\n\u001b[39;49;00m\u001b[38;5;124;43mgit stash pop\u001b[39;49m\u001b[38;5;130;43;01m\\n\u001b[39;49;00m\u001b[38;5;124;43m'\u001b[39;49m\u001b[43m)\u001b[49m\n",
      "File \u001b[1;32m~\\CHIPWH~1\\cw\\home\\portable\\WPy64-31080\\python-3.10.8.amd64\\lib\\site-packages\\IPython\\core\\interactiveshell.py:2422\u001b[0m, in \u001b[0;36mInteractiveShell.run_cell_magic\u001b[1;34m(self, magic_name, line, cell)\u001b[0m\n\u001b[0;32m   2420\u001b[0m \u001b[38;5;28;01mwith\u001b[39;00m \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mbuiltin_trap:\n\u001b[0;32m   2421\u001b[0m     args \u001b[38;5;241m=\u001b[39m (magic_arg_s, cell)\n\u001b[1;32m-> 2422\u001b[0m     result \u001b[38;5;241m=\u001b[39m fn(\u001b[38;5;241m*\u001b[39margs, \u001b[38;5;241m*\u001b[39m\u001b[38;5;241m*\u001b[39mkwargs)\n\u001b[0;32m   2423\u001b[0m \u001b[38;5;28;01mreturn\u001b[39;00m result\n",
      "File \u001b[1;32m~\\CHIPWH~1\\cw\\home\\portable\\WPy64-31080\\python-3.10.8.amd64\\lib\\site-packages\\IPython\\core\\magics\\script.py:153\u001b[0m, in \u001b[0;36mScriptMagics._make_script_magic.<locals>.named_script_magic\u001b[1;34m(line, cell)\u001b[0m\n\u001b[0;32m    151\u001b[0m \u001b[38;5;28;01melse\u001b[39;00m:\n\u001b[0;32m    152\u001b[0m     line \u001b[38;5;241m=\u001b[39m script\n\u001b[1;32m--> 153\u001b[0m \u001b[38;5;28;01mreturn\u001b[39;00m \u001b[38;5;28;43mself\u001b[39;49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mshebang\u001b[49m\u001b[43m(\u001b[49m\u001b[43mline\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mcell\u001b[49m\u001b[43m)\u001b[49m\n",
      "File \u001b[1;32m~\\CHIPWH~1\\cw\\home\\portable\\WPy64-31080\\python-3.10.8.amd64\\lib\\site-packages\\IPython\\core\\magics\\script.py:305\u001b[0m, in \u001b[0;36mScriptMagics.shebang\u001b[1;34m(self, line, cell)\u001b[0m\n\u001b[0;32m    300\u001b[0m \u001b[38;5;28;01mif\u001b[39;00m args\u001b[38;5;241m.\u001b[39mraise_error \u001b[38;5;129;01mand\u001b[39;00m p\u001b[38;5;241m.\u001b[39mreturncode \u001b[38;5;241m!=\u001b[39m \u001b[38;5;241m0\u001b[39m:\n\u001b[0;32m    301\u001b[0m     \u001b[38;5;66;03m# If we get here and p.returncode is still None, we must have\u001b[39;00m\n\u001b[0;32m    302\u001b[0m     \u001b[38;5;66;03m# killed it but not yet seen its return code. We don't wait for it,\u001b[39;00m\n\u001b[0;32m    303\u001b[0m     \u001b[38;5;66;03m# in case it's stuck in uninterruptible sleep. -9 = SIGKILL\u001b[39;00m\n\u001b[0;32m    304\u001b[0m     rc \u001b[38;5;241m=\u001b[39m p\u001b[38;5;241m.\u001b[39mreturncode \u001b[38;5;129;01mor\u001b[39;00m \u001b[38;5;241m-\u001b[39m\u001b[38;5;241m9\u001b[39m\n\u001b[1;32m--> 305\u001b[0m     \u001b[38;5;28;01mraise\u001b[39;00m CalledProcessError(rc, cell)\n",
      "\u001b[1;31mCalledProcessError\u001b[0m: Command 'b'cd ..\\ngit add .\\ngit stash\\ngit pull\\ngit checkout\\ngit stash pop\\n'' returned non-zero exit status 1."
     ]
    }
   ],
   "source": [
    "%%bash\n",
    "cd ..\n",
    "git add .\n",
    "git stash\n",
    "git pull\n",
    "git checkout\n",
    "git stash pop"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Updating Tutorials\n",
    "\n",
    "The main ChipWhisperer repo may not hold the latest version of the tutorials. If you'd like to sync to the latest possible version (generally they will be stable!), you can do it with the following command:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "cp: cannot stat 'experiments': No such file or directory\n",
      "fatal: unsafe repository ('C:/Users/Leonard/ChipWhisperer5_64/cw/home/portable/chipwhisperer/jupyter' is owned by someone else)\n",
      "To add an exception for this directory, call:\n",
      "\n",
      "\tgit config --global --add safe.directory C:/Users/Leonard/ChipWhisperer5_64/cw/home/portable/chipwhisperer/jupyter\n",
      "fatal: unsafe repository ('C:/Users/Leonard/ChipWhisperer5_64/cw/home/portable/chipwhisperer/jupyter' is owned by someone else)\n",
      "To add an exception for this directory, call:\n",
      "\n",
      "\tgit config --global --add safe.directory C:/Users/Leonard/ChipWhisperer5_64/cw/home/portable/chipwhisperer/jupyter\n",
      "fatal: unsafe repository ('C:/Users/Leonard/ChipWhisperer5_64/cw/home/portable/chipwhisperer/jupyter' is owned by someone else)\n",
      "To add an exception for this directory, call:\n",
      "\n",
      "\tgit config --global --add safe.directory C:/Users/Leonard/ChipWhisperer5_64/cw/home/portable/chipwhisperer/jupyter\n",
      "fatal: unsafe repository ('C:/Users/Leonard/ChipWhisperer5_64/cw/home/portable/chipwhisperer/jupyter' is owned by someone else)\n",
      "To add an exception for this directory, call:\n",
      "\n",
      "\tgit config --global --add safe.directory C:/Users/Leonard/ChipWhisperer5_64/cw/home/portable/chipwhisperer/jupyter\n",
      "fatal: unsafe repository ('C:/Users/Leonard/ChipWhisperer5_64/cw/home/portable/chipwhisperer/jupyter' is owned by someone else)\n",
      "To add an exception for this directory, call:\n",
      "\n",
      "\tgit config --global --add safe.directory C:/Users/Leonard/ChipWhisperer5_64/cw/home/portable/chipwhisperer/jupyter\n"
     ]
    },
    {
     "ename": "CalledProcessError",
     "evalue": "Command 'b'mkdir -p jupyter-backup\\ncp -rf courses demos experiments jupyter-backup\\ngit add .\\ngit stash\\ngit pull\\ngit checkout\\ngit stash pop\\n'' returned non-zero exit status 128.",
     "output_type": "error",
     "traceback": [
      "\u001b[1;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[1;31mCalledProcessError\u001b[0m                        Traceback (most recent call last)",
      "Cell \u001b[1;32mIn[5], line 1\u001b[0m\n\u001b[1;32m----> 1\u001b[0m \u001b[43mget_ipython\u001b[49m\u001b[43m(\u001b[49m\u001b[43m)\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mrun_cell_magic\u001b[49m\u001b[43m(\u001b[49m\u001b[38;5;124;43m'\u001b[39;49m\u001b[38;5;124;43mbash\u001b[39;49m\u001b[38;5;124;43m'\u001b[39;49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[38;5;124;43m'\u001b[39;49m\u001b[38;5;124;43m'\u001b[39;49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[38;5;124;43m'\u001b[39;49m\u001b[38;5;124;43mmkdir -p jupyter-backup\u001b[39;49m\u001b[38;5;130;43;01m\\n\u001b[39;49;00m\u001b[38;5;124;43mcp -rf courses demos experiments jupyter-backup\u001b[39;49m\u001b[38;5;130;43;01m\\n\u001b[39;49;00m\u001b[38;5;124;43mgit add .\u001b[39;49m\u001b[38;5;130;43;01m\\n\u001b[39;49;00m\u001b[38;5;124;43mgit stash\u001b[39;49m\u001b[38;5;130;43;01m\\n\u001b[39;49;00m\u001b[38;5;124;43mgit pull\u001b[39;49m\u001b[38;5;130;43;01m\\n\u001b[39;49;00m\u001b[38;5;124;43mgit checkout\u001b[39;49m\u001b[38;5;130;43;01m\\n\u001b[39;49;00m\u001b[38;5;124;43mgit stash pop\u001b[39;49m\u001b[38;5;130;43;01m\\n\u001b[39;49;00m\u001b[38;5;124;43m'\u001b[39;49m\u001b[43m)\u001b[49m\n",
      "File \u001b[1;32m~\\CHIPWH~1\\cw\\home\\portable\\WPy64-31080\\python-3.10.8.amd64\\lib\\site-packages\\IPython\\core\\interactiveshell.py:2422\u001b[0m, in \u001b[0;36mInteractiveShell.run_cell_magic\u001b[1;34m(self, magic_name, line, cell)\u001b[0m\n\u001b[0;32m   2420\u001b[0m \u001b[38;5;28;01mwith\u001b[39;00m \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mbuiltin_trap:\n\u001b[0;32m   2421\u001b[0m     args \u001b[38;5;241m=\u001b[39m (magic_arg_s, cell)\n\u001b[1;32m-> 2422\u001b[0m     result \u001b[38;5;241m=\u001b[39m fn(\u001b[38;5;241m*\u001b[39margs, \u001b[38;5;241m*\u001b[39m\u001b[38;5;241m*\u001b[39mkwargs)\n\u001b[0;32m   2423\u001b[0m \u001b[38;5;28;01mreturn\u001b[39;00m result\n",
      "File \u001b[1;32m~\\CHIPWH~1\\cw\\home\\portable\\WPy64-31080\\python-3.10.8.amd64\\lib\\site-packages\\IPython\\core\\magics\\script.py:153\u001b[0m, in \u001b[0;36mScriptMagics._make_script_magic.<locals>.named_script_magic\u001b[1;34m(line, cell)\u001b[0m\n\u001b[0;32m    151\u001b[0m \u001b[38;5;28;01melse\u001b[39;00m:\n\u001b[0;32m    152\u001b[0m     line \u001b[38;5;241m=\u001b[39m script\n\u001b[1;32m--> 153\u001b[0m \u001b[38;5;28;01mreturn\u001b[39;00m \u001b[38;5;28;43mself\u001b[39;49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mshebang\u001b[49m\u001b[43m(\u001b[49m\u001b[43mline\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mcell\u001b[49m\u001b[43m)\u001b[49m\n",
      "File \u001b[1;32m~\\CHIPWH~1\\cw\\home\\portable\\WPy64-31080\\python-3.10.8.amd64\\lib\\site-packages\\IPython\\core\\magics\\script.py:305\u001b[0m, in \u001b[0;36mScriptMagics.shebang\u001b[1;34m(self, line, cell)\u001b[0m\n\u001b[0;32m    300\u001b[0m \u001b[38;5;28;01mif\u001b[39;00m args\u001b[38;5;241m.\u001b[39mraise_error \u001b[38;5;129;01mand\u001b[39;00m p\u001b[38;5;241m.\u001b[39mreturncode \u001b[38;5;241m!=\u001b[39m \u001b[38;5;241m0\u001b[39m:\n\u001b[0;32m    301\u001b[0m     \u001b[38;5;66;03m# If we get here and p.returncode is still None, we must have\u001b[39;00m\n\u001b[0;32m    302\u001b[0m     \u001b[38;5;66;03m# killed it but not yet seen its return code. We don't wait for it,\u001b[39;00m\n\u001b[0;32m    303\u001b[0m     \u001b[38;5;66;03m# in case it's stuck in uninterruptible sleep. -9 = SIGKILL\u001b[39;00m\n\u001b[0;32m    304\u001b[0m     rc \u001b[38;5;241m=\u001b[39m p\u001b[38;5;241m.\u001b[39mreturncode \u001b[38;5;129;01mor\u001b[39;00m \u001b[38;5;241m-\u001b[39m\u001b[38;5;241m9\u001b[39m\n\u001b[1;32m--> 305\u001b[0m     \u001b[38;5;28;01mraise\u001b[39;00m CalledProcessError(rc, cell)\n",
      "\u001b[1;31mCalledProcessError\u001b[0m: Command 'b'mkdir -p jupyter-backup\\ncp -rf courses demos experiments jupyter-backup\\ngit add .\\ngit stash\\ngit pull\\ngit checkout\\ngit stash pop\\n'' returned non-zero exit status 128."
     ]
    }
   ],
   "source": [
    "%%bash\n",
    "mkdir -p jupyter-backup\n",
    "cp -rf courses demos experiments jupyter-backup\n",
    "git add .\n",
    "git stash\n",
    "git pull\n",
    "git checkout\n",
    "git stash pop"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "**note:** If you've made changes to notebooks, they likely will not survive the update process. As such, the above command copies the courses, demos, and experiments folders to jupyter-backup. jupyter-backup is overwritten each time this is done, so it is recommended that you backup this folder before you run this block."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Switching to Training Branch\n",
    "\n",
    "You may need to switch the branch you are on for specific features. If following the online training on [ChipWhisperer.io](https://www.ChipWhisperer.io) you should use the `training-verions` branch. This branch is designed to follow the material on the labs and videos there as closely as possible (sometimes small updates and changes will be added).\n",
    "\n",
    "The following will switch the Jupyter notebooks to that branch. This step is **required if you are following the ChipWhisperer.io training**."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "%%bash\n",
    "git pull\n",
    "git checkout training-versions"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Dealing with Merge Conflicts\n",
    "\n",
    "If you have run the notebooks, you may end up with merge conflicts. Generally if you have just been following along (not making edits you want to save), the easiest method is to throw away your changes.\n",
    "\n",
    "A quick-n-dirty method of throwing away specific notebooks is to explicitly checkout those files. For example if we had a conflict on `courses/sca101/Lab 2_1B - Power Analysis for Password Bypass (MAIN).ipynb` we could run:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "%%bash\n",
    "git checkout \"courses/sca101/Lab 2_1B - Power Analysis for Password Bypass (MAIN).ipynb\""
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "You can also checkout all `.ipynb` files if you're sure you have no changed files. This shouldn't delete any new ones:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "%%bash\n",
    "git checkout '*.ipynb'"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.8"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
