File	Unused	Number of Nodes	Estimated Latency	Partitions	Channel Width Base	Channel Width TMR	Number of Inputs Base	Number of Inputs TMR	Number of Outputs Base	Number of Outputs TMR	Number of LUTs Base	Number of LUTs TMR	Number of Latches Base	Number of Latches TMR	VPR Duration Base	VPR Duration TMR	NetDelay Base (s)	NetDelay TMR (s)	LogicDelay Base (s)	LogicDelay TMR (s)	Period Base (ns)	Period TMR (ns)
Per partition values	Recovery Time	Number of Outputs	Number of Inputs	Number of cut loops	Number of latches	Number of LUTs	Critical Path Length
/home/dsmu186/ths/workflow/blifs/clma.blif	1	8414	1.73034e-08	4	62	82	62	62	82	82	8365	25800	33	99	640.24	5620.35	5.10448e-09	5.59127e-09	4.5085e-09	6.57754e-09	9.61298	12.1688	
	0.00024401	269	120	28	30	2400	11
	0.000243733	164	233	1	1	2400	3
	0.000243733	170	287	2	2	2400	3
	0.000140064	102	303	0	0	1181	1
	
	
	

/home/dsmu186/ths/workflow/blifs/s38417.blif	1	7559	1.10882e-08	3	42	54	29	29	106	106	6042	19777	1463	4389	178.39	1345.52	2.35738e-09	3.12175e-09	3.80272e-09	4.85104e-09	6.1601	7.97279	
	0.000248553	775	663	563	567	2560	30
	0.00024831	596	683	446	627	2560	19
	0.00011491	280	381	150	269	976	10
	
	
	

/home/dsmu186/ths/workflow/blifs/s38584.1.blif	1	7541	8.85344e-09	3	46	46	38	38	304	304	6177	20174	1260	3780	256.11	1803.05	1.73795e-09	2.64726e-09	3.18063e-09	5.6478e-09	4.91858	8.33749	
	0.000246521	630	535	484	576	2560	49
	0.000246149	647	716	420	489	2560	28
	0.000127767	366	578	156	195	1161	29
	
	
	

/home/dsmu186/ths/workflow/blifs/ex1010.blif	1	4598	1.04706e-08	2	58	98	10	10	10	10	4598	15027	0	0	237.69	1123.09	3.31456e-09	5.70751e-09	2.50245e-09	3.18753e-09	5.81701	8.89504	
	0.000244674	1217	21	0	0	2560	1
	0.000200274	16	1216	0	0	2038	1
	
	
	

/home/dsmu186/ths/workflow/blifs/pdc.blif	1	4575	1.20915e-08	2	64	88	16	16	40	40	4575	14252	0	0	204.2	3705.88	3.86562e-09	5.43813e-09	2.85189e-09	3.19443e-09	6.71751	8.63256	
	0.000245893	490	22	0	0	2560	1
	0.000201493	37	495	0	0	2015	1
	
	
	

/home/dsmu186/ths/workflow/blifs/elliptic.blif	1	4724	1.41908e-08	2	48	58	131	131	114	114	3602	12165	1122	3366	119.75	1610.9	2.36148e-09	2.63086e-09	5.52232e-09	6.54304e-09	7.8838	9.1739	
	0.000248436	960	939	814	806	2560	35
	0.00011447	399	498	321	316	1042	8
	
	
	

/home/dsmu186/ths/workflow/blifs/frisc.blif	1	4425	1.9818e-08	2	56	68	20	20	116	116	3539	11852	886	2658	229.7	1485.91	2.71973e-09	2.92484e-09	8.29024e-09	1.10306e-08	11.01	13.9554	
	0.000238647	865	872	682	669	2400	45
	0.000133779	370	675	221	217	1139	13
	
	
	

/home/dsmu186/ths/workflow/blifs/spla.blif	1	3690	1.01861e-08	2	56	78	16	16	46	46	3690	11517	0	0	205.43	1404.78	2.82777e-09	5.29319e-09	2.83119e-09	3.86571e-09	5.65896	9.1589	
	0.00024446	424	24	0	0	2560	1
	0.00012606	23	406	0	0	1130	1
	
	
	

/home/dsmu186/ths/workflow/blifs/bigkey.blif	1	1931	4.19575e-09	1	48	40	229	229	197	197	1699	5446	224	672	40.12	176.05	1.03785e-09	1.24706e-09	1.33555e-09	1.44723e-09	2.33097	2.69429	
	0.000164931	349	565	336	224	1707	4
	
	
	

/home/dsmu186/ths/workflow/blifs/s298.blif	1	1938	1.63015e-08	1	30	34	4	4	6	6	1930	5808	8	24	58.59	222.77	3.86972e-09	4.30044e-09	5.18668e-09	7.27642e-09	9.0564	11.5769	
	0.000201138	18	16	12	8	1930	18
	
	
	

/home/dsmu186/ths/workflow/blifs/des.blif	1	1591	7.10699e-09	1	42	46	256	256	245	245	1591	5018	0	0	53.5	230.49	1.80222e-09	1.93896e-09	2.14611e-09	2.48865e-09	3.94833	4.42761	
	0.000151568	245	256	0	0	1591	1
	
	
	

/home/dsmu186/ths/workflow/blifs/dsip.blif	1	1594	3.86395e-09	1	38	38	229	229	197	197	1362	4317	224	672	35.87	123.67	1.04195e-09	1.44807e-09	1.10469e-09	1.33555e-09	2.14664	2.74119	
	0.000139081	231	444	215	224	1370	511
	
	
	

/home/dsmu186/ths/workflow/blifs/diffeq.blif	1	1871	1.17085e-08	1	38	42	64	64	39	39	1494	4900	377	1131	25.43	159.9	1.33183e-09	1.88289e-09	5.17288e-09	5.52232e-09	6.50471	7.40521	
	0.000154229	418	446	382	377	1494	16
	
	
	

/home/dsmu186/ths/workflow/blifs/apex2.blif	1	1878	9.22016e-09	1	48	54	38	38	3	3	1878	5637	0	0	40.05	424.81	2.62676e-09	3.65231e-09	2.49555e-09	2.49555e-09	5.12231	6.14786	
	0.000182229	3	38	0	0	1878	1
	
	
	

/home/dsmu186/ths/workflow/blifs/seq.blif	1	1750	7.55966e-09	1	46	54	41	41	35	35	1750	5285	0	0	60.14	321.45	2.0675e-09	2.96451e-09	2.13231e-09	2.48865e-09	4.19981	5.45316	
	0.000166595	35	41	0	0	1750	1
	
	
	

/home/dsmu186/ths/workflow/blifs/tseng.blif	1	1431	1.05984e-08	1	34	38	52	52	122	122	1046	3650	385	1155	14.8	125.5	1.4002e-09	1.88289e-09	4.4878e-09	5.52232e-09	5.888	7.40521	
	0.000109323	512	443	391	385	1046	20
	
	
	

/home/dsmu186/ths/workflow/blifs/alu4.blif	1	1522	8.11132e-09	1	36	38	14	14	8	8	1522	4574	0	0	32.2	140.57	2.35328e-09	2.83187e-09	2.15301e-09	2.49555e-09	4.50629	5.32742	
	0.000152072	8	14	0	0	1522	1
	
	
	

/home/dsmu186/ths/workflow/blifs/apex4.blif	1	1262	9.07605e-09	1	46	52	9	9	19	19	1262	3805	0	0	39.6	124.3	2.89614e-09	2.63086e-09	2.14611e-09	2.50245e-09	5.04225	5.13331	
	0.000122956	19	9	0	0	1262	1
	
	
	

/home/dsmu186/ths/workflow/blifs/misex3.blif	1	1397	7.94741e-09	1	42	48	14	14	14	14	1397	4205	0	0	30.58	118.24	2.61856e-09	2.41755e-09	1.79667e-09	2.83119e-09	4.41523	5.24874	
	0.00013719	14	14	0	0	1397	1
	
	
	

/home/dsmu186/ths/workflow/blifs/ex5p.blif	1	1064	8.21583e-09	1	48	62	8	8	63	63	1064	3255	0	0	25.03	166.84	2.0757e-09	2.90434e-09	2.48865e-09	2.50245e-09	4.56435	5.40679	
	0.000107724	63	8	0	0	1064	1
	
	
	

{'error': ['../vpr', '--route_file', 'file.route', '--place_file', 'file.place', '--net_file', 'file.net', '--full_stats', '--seed', '21157', '../arch.xml', '/home/dsmu186/ths/workflow/blifs/adder.blif']}
