<stg><name>PE_kernel.1_Pipeline_sssp_computation_VITIS_LOOP_33_1</name>


<trans_list>

<trans id="312" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="37" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %distance_buffer_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="distance_buffer_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %distance_buffer_1_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="distance_buffer_1_3"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %distance_buffer_1_34 = alloca i32 1

]]></Node>
<StgValue><ssdm name="distance_buffer_1_34"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %distance_buffer_1_35 = alloca i32 1

]]></Node>
<StgValue><ssdm name="distance_buffer_1_35"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %distance_buffer_1_36 = alloca i32 1

]]></Node>
<StgValue><ssdm name="distance_buffer_1_36"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %distance_buffer_1_37 = alloca i32 1

]]></Node>
<StgValue><ssdm name="distance_buffer_1_37"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %distance_buffer_1_38 = alloca i32 1

]]></Node>
<StgValue><ssdm name="distance_buffer_1_38"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:9 %distance_buffer_1_39 = alloca i32 1

]]></Node>
<StgValue><ssdm name="distance_buffer_1_39"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:10 %distance_buffer_1_40 = alloca i32 1

]]></Node>
<StgValue><ssdm name="distance_buffer_1_40"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:11 %distance_buffer_1_41 = alloca i32 1

]]></Node>
<StgValue><ssdm name="distance_buffer_1_41"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:12 %distance_buffer_1_42 = alloca i32 1

]]></Node>
<StgValue><ssdm name="distance_buffer_1_42"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:13 %distance_buffer_1_43 = alloca i32 1

]]></Node>
<StgValue><ssdm name="distance_buffer_1_43"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:14 %distance_buffer_1_44 = alloca i32 1

]]></Node>
<StgValue><ssdm name="distance_buffer_1_44"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:15 %distance_buffer_1_45 = alloca i32 1

]]></Node>
<StgValue><ssdm name="distance_buffer_1_45"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:16 %distance_buffer_1_46 = alloca i32 1

]]></Node>
<StgValue><ssdm name="distance_buffer_1_46"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:17 %distance_buffer_1_47 = alloca i32 1

]]></Node>
<StgValue><ssdm name="distance_buffer_1_47"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:18 %distance_buffer_1_48 = alloca i32 1

]]></Node>
<StgValue><ssdm name="distance_buffer_1_48"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:19 %distance_buffer_1_49 = alloca i32 1

]]></Node>
<StgValue><ssdm name="distance_buffer_1_49"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:20 %distance_buffer_1_50 = alloca i32 1

]]></Node>
<StgValue><ssdm name="distance_buffer_1_50"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:21 %distance_buffer_1_51 = alloca i32 1

]]></Node>
<StgValue><ssdm name="distance_buffer_1_51"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:22 %distance_buffer_1_52 = alloca i32 1

]]></Node>
<StgValue><ssdm name="distance_buffer_1_52"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:23 %distance_buffer_1_53 = alloca i32 1

]]></Node>
<StgValue><ssdm name="distance_buffer_1_53"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:24 %distance_buffer_1_54 = alloca i32 1

]]></Node>
<StgValue><ssdm name="distance_buffer_1_54"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:25 %distance_buffer_1_55 = alloca i32 1

]]></Node>
<StgValue><ssdm name="distance_buffer_1_55"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:26 %distance_buffer_1_56 = alloca i32 1

]]></Node>
<StgValue><ssdm name="distance_buffer_1_56"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:27 %distance_buffer_1_57 = alloca i32 1

]]></Node>
<StgValue><ssdm name="distance_buffer_1_57"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:28 %distance_buffer_1_58 = alloca i32 1

]]></Node>
<StgValue><ssdm name="distance_buffer_1_58"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:29 %distance_buffer_1_59 = alloca i32 1

]]></Node>
<StgValue><ssdm name="distance_buffer_1_59"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:30 %distance_buffer_1_60 = alloca i32 1

]]></Node>
<StgValue><ssdm name="distance_buffer_1_60"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:31 %distance_buffer_1_61 = alloca i32 1

]]></Node>
<StgValue><ssdm name="distance_buffer_1_61"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:32 %distance_buffer_1_62 = alloca i32 1

]]></Node>
<StgValue><ssdm name="distance_buffer_1_62"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:33 %distance_buffer_1_63 = alloca i32 1

]]></Node>
<StgValue><ssdm name="distance_buffer_1_63"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:34 %zext_ln37_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %zext_ln37

]]></Node>
<StgValue><ssdm name="zext_ln37_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:35 %zext_ln36_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %zext_ln36

]]></Node>
<StgValue><ssdm name="zext_ln36_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:36 %zext_ln27_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %zext_ln27

]]></Node>
<StgValue><ssdm name="zext_ln27_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
newFuncRoot:37 %bound_read = read i37 @_ssdm_op_Read.ap_auto.i37, i37 %bound

]]></Node>
<StgValue><ssdm name="bound_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:38 %distance_buffer_0_0_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %distance_buffer_0_0_reload

]]></Node>
<StgValue><ssdm name="distance_buffer_0_0_reload_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:39 %distance_buffer_1_0_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %distance_buffer_1_0_reload

]]></Node>
<StgValue><ssdm name="distance_buffer_1_0_reload_read"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:40 %distance_buffer_2_0_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %distance_buffer_2_0_reload

]]></Node>
<StgValue><ssdm name="distance_buffer_2_0_reload_read"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:41 %distance_buffer_3_0_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %distance_buffer_3_0_reload

]]></Node>
<StgValue><ssdm name="distance_buffer_3_0_reload_read"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:42 %distance_buffer_4_0_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %distance_buffer_4_0_reload

]]></Node>
<StgValue><ssdm name="distance_buffer_4_0_reload_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:43 %distance_buffer_5_0_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %distance_buffer_5_0_reload

]]></Node>
<StgValue><ssdm name="distance_buffer_5_0_reload_read"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:44 %distance_buffer_6_0_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %distance_buffer_6_0_reload

]]></Node>
<StgValue><ssdm name="distance_buffer_6_0_reload_read"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:45 %distance_buffer_7_0_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %distance_buffer_7_0_reload

]]></Node>
<StgValue><ssdm name="distance_buffer_7_0_reload_read"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:46 %distance_buffer_8_0_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %distance_buffer_8_0_reload

]]></Node>
<StgValue><ssdm name="distance_buffer_8_0_reload_read"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:47 %distance_buffer_9_0_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %distance_buffer_9_0_reload

]]></Node>
<StgValue><ssdm name="distance_buffer_9_0_reload_read"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:48 %distance_buffer_10_0_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %distance_buffer_10_0_reload

]]></Node>
<StgValue><ssdm name="distance_buffer_10_0_reload_read"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:49 %distance_buffer_11_0_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %distance_buffer_11_0_reload

]]></Node>
<StgValue><ssdm name="distance_buffer_11_0_reload_read"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:50 %distance_buffer_12_0_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %distance_buffer_12_0_reload

]]></Node>
<StgValue><ssdm name="distance_buffer_12_0_reload_read"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:51 %distance_buffer_13_0_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %distance_buffer_13_0_reload

]]></Node>
<StgValue><ssdm name="distance_buffer_13_0_reload_read"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:52 %distance_buffer_14_0_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %distance_buffer_14_0_reload

]]></Node>
<StgValue><ssdm name="distance_buffer_14_0_reload_read"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:53 %distance_buffer_15_0_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %distance_buffer_15_0_reload

]]></Node>
<StgValue><ssdm name="distance_buffer_15_0_reload_read"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:54 %distance_buffer_16_0_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %distance_buffer_16_0_reload

]]></Node>
<StgValue><ssdm name="distance_buffer_16_0_reload_read"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:55 %distance_buffer_17_0_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %distance_buffer_17_0_reload

]]></Node>
<StgValue><ssdm name="distance_buffer_17_0_reload_read"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:56 %distance_buffer_18_0_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %distance_buffer_18_0_reload

]]></Node>
<StgValue><ssdm name="distance_buffer_18_0_reload_read"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:57 %distance_buffer_19_0_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %distance_buffer_19_0_reload

]]></Node>
<StgValue><ssdm name="distance_buffer_19_0_reload_read"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:58 %distance_buffer_20_0_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %distance_buffer_20_0_reload

]]></Node>
<StgValue><ssdm name="distance_buffer_20_0_reload_read"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:59 %distance_buffer_21_0_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %distance_buffer_21_0_reload

]]></Node>
<StgValue><ssdm name="distance_buffer_21_0_reload_read"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:60 %distance_buffer_22_0_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %distance_buffer_22_0_reload

]]></Node>
<StgValue><ssdm name="distance_buffer_22_0_reload_read"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:61 %distance_buffer_23_0_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %distance_buffer_23_0_reload

]]></Node>
<StgValue><ssdm name="distance_buffer_23_0_reload_read"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:62 %distance_buffer_24_0_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %distance_buffer_24_0_reload

]]></Node>
<StgValue><ssdm name="distance_buffer_24_0_reload_read"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:63 %distance_buffer_25_0_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %distance_buffer_25_0_reload

]]></Node>
<StgValue><ssdm name="distance_buffer_25_0_reload_read"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:64 %distance_buffer_26_0_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %distance_buffer_26_0_reload

]]></Node>
<StgValue><ssdm name="distance_buffer_26_0_reload_read"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:65 %distance_buffer_27_0_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %distance_buffer_27_0_reload

]]></Node>
<StgValue><ssdm name="distance_buffer_27_0_reload_read"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:66 %distance_buffer_28_0_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %distance_buffer_28_0_reload

]]></Node>
<StgValue><ssdm name="distance_buffer_28_0_reload_read"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:67 %distance_buffer_29_0_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %distance_buffer_29_0_reload

]]></Node>
<StgValue><ssdm name="distance_buffer_29_0_reload_read"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:68 %distance_buffer_30_0_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %distance_buffer_30_0_reload

]]></Node>
<StgValue><ssdm name="distance_buffer_30_0_reload_read"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:69 %distance_buffer_31_0_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %distance_buffer_31_0_reload

]]></Node>
<StgValue><ssdm name="distance_buffer_31_0_reload_read"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:70 %store_ln0 = store i32 %distance_buffer_31_0_reload_read, i32 %distance_buffer_1_63

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:71 %store_ln0 = store i32 %distance_buffer_30_0_reload_read, i32 %distance_buffer_1_62

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:72 %store_ln0 = store i32 %distance_buffer_29_0_reload_read, i32 %distance_buffer_1_61

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:73 %store_ln0 = store i32 %distance_buffer_28_0_reload_read, i32 %distance_buffer_1_60

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:74 %store_ln0 = store i32 %distance_buffer_27_0_reload_read, i32 %distance_buffer_1_59

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:75 %store_ln0 = store i32 %distance_buffer_26_0_reload_read, i32 %distance_buffer_1_58

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:76 %store_ln0 = store i32 %distance_buffer_25_0_reload_read, i32 %distance_buffer_1_57

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:77 %store_ln0 = store i32 %distance_buffer_24_0_reload_read, i32 %distance_buffer_1_56

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:78 %store_ln0 = store i32 %distance_buffer_23_0_reload_read, i32 %distance_buffer_1_55

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:79 %store_ln0 = store i32 %distance_buffer_22_0_reload_read, i32 %distance_buffer_1_54

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:80 %store_ln0 = store i32 %distance_buffer_21_0_reload_read, i32 %distance_buffer_1_53

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:81 %store_ln0 = store i32 %distance_buffer_20_0_reload_read, i32 %distance_buffer_1_52

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:82 %store_ln0 = store i32 %distance_buffer_19_0_reload_read, i32 %distance_buffer_1_51

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:83 %store_ln0 = store i32 %distance_buffer_18_0_reload_read, i32 %distance_buffer_1_50

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:84 %store_ln0 = store i32 %distance_buffer_17_0_reload_read, i32 %distance_buffer_1_49

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:85 %store_ln0 = store i32 %distance_buffer_16_0_reload_read, i32 %distance_buffer_1_48

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:86 %store_ln0 = store i32 %distance_buffer_15_0_reload_read, i32 %distance_buffer_1_47

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:87 %store_ln0 = store i32 %distance_buffer_14_0_reload_read, i32 %distance_buffer_1_46

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:88 %store_ln0 = store i32 %distance_buffer_13_0_reload_read, i32 %distance_buffer_1_45

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:89 %store_ln0 = store i32 %distance_buffer_12_0_reload_read, i32 %distance_buffer_1_44

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:90 %store_ln0 = store i32 %distance_buffer_11_0_reload_read, i32 %distance_buffer_1_43

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:91 %store_ln0 = store i32 %distance_buffer_10_0_reload_read, i32 %distance_buffer_1_42

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:92 %store_ln0 = store i32 %distance_buffer_9_0_reload_read, i32 %distance_buffer_1_41

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:93 %store_ln0 = store i32 %distance_buffer_8_0_reload_read, i32 %distance_buffer_1_40

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:94 %store_ln0 = store i32 %distance_buffer_7_0_reload_read, i32 %distance_buffer_1_39

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:95 %store_ln0 = store i32 %distance_buffer_6_0_reload_read, i32 %distance_buffer_1_38

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:96 %store_ln0 = store i32 %distance_buffer_5_0_reload_read, i32 %distance_buffer_1_37

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:97 %store_ln0 = store i32 %distance_buffer_4_0_reload_read, i32 %distance_buffer_1_36

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:98 %store_ln0 = store i32 %distance_buffer_3_0_reload_read, i32 %distance_buffer_1_35

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:99 %store_ln0 = store i32 %distance_buffer_2_0_reload_read, i32 %distance_buffer_1_34

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:100 %store_ln0 = store i32 %distance_buffer_1_0_reload_read, i32 %distance_buffer_1_3

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:101 %store_ln0 = store i32 %distance_buffer_0_0_reload_read, i32 %distance_buffer_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="37" op_1_bw="37">
<![CDATA[
newFuncRoot:102 %store_ln0 = store i37 0, i37 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:103 %store_ln0 = store i6 0, i6 %j_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:104 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="37" op_0_bw="37" op_1_bw="0">
<![CDATA[
:0 %indvar_flatten_load = load i37 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="37" op_1_bw="37">
<![CDATA[
:1 %icmp_ln32 = icmp_eq  i37 %indvar_flatten_load, i37 %bound_read

]]></Node>
<StgValue><ssdm name="icmp_ln32"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
:2 %add_ln32 = add i37 %indvar_flatten_load, i37 1

]]></Node>
<StgValue><ssdm name="add_ln32"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln32 = br i1 %icmp_ln32, void %.split4, void %._crit_edge.loopexit.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split4:0 %j_1_load = load i6 %j_1

]]></Node>
<StgValue><ssdm name="j_1_load"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split4:34 %icmp_ln33 = icmp_eq  i6 %j_1_load, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln33"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:35 %select_ln32 = select i1 %icmp_ln33, i6 0, i6 %j_1_load

]]></Node>
<StgValue><ssdm name="select_ln32"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split2._crit_edge:0 %add_ln33 = add i6 %select_ln32, i6 1

]]></Node>
<StgValue><ssdm name="add_ln33"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="37" op_1_bw="37" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split2._crit_edge:1 %store_ln32 = store i37 %add_ln32, i37 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split2._crit_edge:2 %store_ln33 = store i6 %add_ln33, i6 %j_1

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="0">
<![CDATA[
.split2._crit_edge:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="12" op_0_bw="6">
<![CDATA[
.split4:36 %zext_ln35 = zext i6 %select_ln32

]]></Node>
<StgValue><ssdm name="zext_ln35"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split4:37 %add_ln35 = add i12 %zext_ln27_read, i12 %zext_ln35

]]></Node>
<StgValue><ssdm name="add_ln35"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="12">
<![CDATA[
.split4:38 %zext_ln35_2 = zext i12 %add_ln35

]]></Node>
<StgValue><ssdm name="zext_ln35_2"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:39 %local_in_a_addr = getelementptr i32 %local_in_a, i64 0, i64 %zext_ln35_2

]]></Node>
<StgValue><ssdm name="local_in_a_addr"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split4:40 %add_ln36 = add i12 %zext_ln36_read, i12 %zext_ln35

]]></Node>
<StgValue><ssdm name="add_ln36"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="12">
<![CDATA[
.split4:41 %zext_ln36_2 = zext i12 %add_ln36

]]></Node>
<StgValue><ssdm name="zext_ln36_2"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:42 %local_in_b_addr = getelementptr i5 %local_in_b, i64 0, i64 %zext_ln36_2

]]></Node>
<StgValue><ssdm name="local_in_b_addr"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split4:43 %add_ln37 = add i12 %zext_ln37_read, i12 %zext_ln35

]]></Node>
<StgValue><ssdm name="add_ln37"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="12">
<![CDATA[
.split4:44 %zext_ln37_2 = zext i12 %add_ln37

]]></Node>
<StgValue><ssdm name="zext_ln37_2"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:45 %local_in_c_addr = getelementptr i32 %local_in_c, i64 0, i64 %zext_ln37_2

]]></Node>
<StgValue><ssdm name="local_in_c_addr"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="12">
<![CDATA[
.split4:48 %src = load i12 %local_in_a_addr

]]></Node>
<StgValue><ssdm name="src"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="5" op_0_bw="12">
<![CDATA[
.split4:49 %dst = load i12 %local_in_b_addr

]]></Node>
<StgValue><ssdm name="dst"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="12">
<![CDATA[
.split4:50 %weight = load i12 %local_in_c_addr

]]></Node>
<StgValue><ssdm name="weight"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split4:1 %distance_buffer_1_load_2 = load i32 %distance_buffer_1

]]></Node>
<StgValue><ssdm name="distance_buffer_1_load_2"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split4:2 %distance_buffer_1_3_load101 = load i32 %distance_buffer_1_3

]]></Node>
<StgValue><ssdm name="distance_buffer_1_3_load101"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split4:3 %distance_buffer_1_34_load_1 = load i32 %distance_buffer_1_34

]]></Node>
<StgValue><ssdm name="distance_buffer_1_34_load_1"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split4:4 %distance_buffer_1_35_load_1 = load i32 %distance_buffer_1_35

]]></Node>
<StgValue><ssdm name="distance_buffer_1_35_load_1"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split4:5 %distance_buffer_1_36_load_1 = load i32 %distance_buffer_1_36

]]></Node>
<StgValue><ssdm name="distance_buffer_1_36_load_1"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split4:6 %distance_buffer_1_37_load_1 = load i32 %distance_buffer_1_37

]]></Node>
<StgValue><ssdm name="distance_buffer_1_37_load_1"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split4:7 %distance_buffer_1_38_load_1 = load i32 %distance_buffer_1_38

]]></Node>
<StgValue><ssdm name="distance_buffer_1_38_load_1"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split4:8 %distance_buffer_1_39_load_1 = load i32 %distance_buffer_1_39

]]></Node>
<StgValue><ssdm name="distance_buffer_1_39_load_1"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split4:9 %distance_buffer_1_40_load_1 = load i32 %distance_buffer_1_40

]]></Node>
<StgValue><ssdm name="distance_buffer_1_40_load_1"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split4:10 %distance_buffer_1_41_load_1 = load i32 %distance_buffer_1_41

]]></Node>
<StgValue><ssdm name="distance_buffer_1_41_load_1"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split4:11 %distance_buffer_1_42_load_1 = load i32 %distance_buffer_1_42

]]></Node>
<StgValue><ssdm name="distance_buffer_1_42_load_1"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split4:12 %distance_buffer_1_43_load_1 = load i32 %distance_buffer_1_43

]]></Node>
<StgValue><ssdm name="distance_buffer_1_43_load_1"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split4:13 %distance_buffer_1_44_load_1 = load i32 %distance_buffer_1_44

]]></Node>
<StgValue><ssdm name="distance_buffer_1_44_load_1"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split4:14 %distance_buffer_1_45_load_1 = load i32 %distance_buffer_1_45

]]></Node>
<StgValue><ssdm name="distance_buffer_1_45_load_1"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split4:15 %distance_buffer_1_46_load_1 = load i32 %distance_buffer_1_46

]]></Node>
<StgValue><ssdm name="distance_buffer_1_46_load_1"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split4:16 %distance_buffer_1_47_load_1 = load i32 %distance_buffer_1_47

]]></Node>
<StgValue><ssdm name="distance_buffer_1_47_load_1"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split4:17 %distance_buffer_1_48_load_1 = load i32 %distance_buffer_1_48

]]></Node>
<StgValue><ssdm name="distance_buffer_1_48_load_1"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split4:18 %distance_buffer_1_49_load_1 = load i32 %distance_buffer_1_49

]]></Node>
<StgValue><ssdm name="distance_buffer_1_49_load_1"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split4:19 %distance_buffer_1_50_load_1 = load i32 %distance_buffer_1_50

]]></Node>
<StgValue><ssdm name="distance_buffer_1_50_load_1"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split4:20 %distance_buffer_1_51_load_1 = load i32 %distance_buffer_1_51

]]></Node>
<StgValue><ssdm name="distance_buffer_1_51_load_1"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split4:21 %distance_buffer_1_52_load_1 = load i32 %distance_buffer_1_52

]]></Node>
<StgValue><ssdm name="distance_buffer_1_52_load_1"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split4:22 %distance_buffer_1_53_load_1 = load i32 %distance_buffer_1_53

]]></Node>
<StgValue><ssdm name="distance_buffer_1_53_load_1"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split4:23 %distance_buffer_1_54_load_1 = load i32 %distance_buffer_1_54

]]></Node>
<StgValue><ssdm name="distance_buffer_1_54_load_1"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split4:24 %distance_buffer_1_55_load_1 = load i32 %distance_buffer_1_55

]]></Node>
<StgValue><ssdm name="distance_buffer_1_55_load_1"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split4:25 %distance_buffer_1_56_load_1 = load i32 %distance_buffer_1_56

]]></Node>
<StgValue><ssdm name="distance_buffer_1_56_load_1"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split4:26 %distance_buffer_1_57_load_1 = load i32 %distance_buffer_1_57

]]></Node>
<StgValue><ssdm name="distance_buffer_1_57_load_1"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split4:27 %distance_buffer_1_58_load_1 = load i32 %distance_buffer_1_58

]]></Node>
<StgValue><ssdm name="distance_buffer_1_58_load_1"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split4:28 %distance_buffer_1_59_load_1 = load i32 %distance_buffer_1_59

]]></Node>
<StgValue><ssdm name="distance_buffer_1_59_load_1"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split4:29 %distance_buffer_1_60_load_1 = load i32 %distance_buffer_1_60

]]></Node>
<StgValue><ssdm name="distance_buffer_1_60_load_1"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split4:30 %distance_buffer_1_61_load_1 = load i32 %distance_buffer_1_61

]]></Node>
<StgValue><ssdm name="distance_buffer_1_61_load_1"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split4:31 %distance_buffer_1_62_load_1 = load i32 %distance_buffer_1_62

]]></Node>
<StgValue><ssdm name="distance_buffer_1_62_load_1"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split4:32 %distance_buffer_1_63_load_1 = load i32 %distance_buffer_1_63

]]></Node>
<StgValue><ssdm name="distance_buffer_1_63_load_1"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="12">
<![CDATA[
.split4:48 %src = load i12 %local_in_a_addr

]]></Node>
<StgValue><ssdm name="src"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="5" op_0_bw="12">
<![CDATA[
.split4:49 %dst = load i12 %local_in_b_addr

]]></Node>
<StgValue><ssdm name="dst"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="12">
<![CDATA[
.split4:50 %weight = load i12 %local_in_c_addr

]]></Node>
<StgValue><ssdm name="weight"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="5" op_0_bw="32">
<![CDATA[
.split4:51 %trunc_ln39 = trunc i32 %src

]]></Node>
<StgValue><ssdm name="trunc_ln39"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="5">
<![CDATA[
.split4:52 %tmp = mux i32 @_ssdm_op_Mux.ap_auto.32i32.i5, i32 %distance_buffer_1_load_2, i32 %distance_buffer_1_3_load101, i32 %distance_buffer_1_34_load_1, i32 %distance_buffer_1_35_load_1, i32 %distance_buffer_1_36_load_1, i32 %distance_buffer_1_37_load_1, i32 %distance_buffer_1_38_load_1, i32 %distance_buffer_1_39_load_1, i32 %distance_buffer_1_40_load_1, i32 %distance_buffer_1_41_load_1, i32 %distance_buffer_1_42_load_1, i32 %distance_buffer_1_43_load_1, i32 %distance_buffer_1_44_load_1, i32 %distance_buffer_1_45_load_1, i32 %distance_buffer_1_46_load_1, i32 %distance_buffer_1_47_load_1, i32 %distance_buffer_1_48_load_1, i32 %distance_buffer_1_49_load_1, i32 %distance_buffer_1_50_load_1, i32 %distance_buffer_1_51_load_1, i32 %distance_buffer_1_52_load_1, i32 %distance_buffer_1_53_load_1, i32 %distance_buffer_1_54_load_1, i32 %distance_buffer_1_55_load_1, i32 %distance_buffer_1_56_load_1, i32 %distance_buffer_1_57_load_1, i32 %distance_buffer_1_58_load_1, i32 %distance_buffer_1_59_load_1, i32 %distance_buffer_1_60_load_1, i32 %distance_buffer_1_61_load_1, i32 %distance_buffer_1_62_load_1, i32 %distance_buffer_1_63_load_1, i5 %trunc_ln39

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="247" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit.preheader.exitStub:0 %distance_buffer_1_load = load i32 %distance_buffer_1

]]></Node>
<StgValue><ssdm name="distance_buffer_1_load"/></StgValue>
</operation>

<operation id="248" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit.preheader.exitStub:1 %distance_buffer_1_3_load = load i32 %distance_buffer_1_3

]]></Node>
<StgValue><ssdm name="distance_buffer_1_3_load"/></StgValue>
</operation>

<operation id="249" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit.preheader.exitStub:2 %distance_buffer_1_34_load = load i32 %distance_buffer_1_34

]]></Node>
<StgValue><ssdm name="distance_buffer_1_34_load"/></StgValue>
</operation>

<operation id="250" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit.preheader.exitStub:3 %distance_buffer_1_35_load = load i32 %distance_buffer_1_35

]]></Node>
<StgValue><ssdm name="distance_buffer_1_35_load"/></StgValue>
</operation>

<operation id="251" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit.preheader.exitStub:4 %distance_buffer_1_36_load = load i32 %distance_buffer_1_36

]]></Node>
<StgValue><ssdm name="distance_buffer_1_36_load"/></StgValue>
</operation>

<operation id="252" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit.preheader.exitStub:5 %distance_buffer_1_37_load = load i32 %distance_buffer_1_37

]]></Node>
<StgValue><ssdm name="distance_buffer_1_37_load"/></StgValue>
</operation>

<operation id="253" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit.preheader.exitStub:6 %distance_buffer_1_38_load = load i32 %distance_buffer_1_38

]]></Node>
<StgValue><ssdm name="distance_buffer_1_38_load"/></StgValue>
</operation>

<operation id="254" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit.preheader.exitStub:7 %distance_buffer_1_39_load = load i32 %distance_buffer_1_39

]]></Node>
<StgValue><ssdm name="distance_buffer_1_39_load"/></StgValue>
</operation>

<operation id="255" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit.preheader.exitStub:8 %distance_buffer_1_40_load = load i32 %distance_buffer_1_40

]]></Node>
<StgValue><ssdm name="distance_buffer_1_40_load"/></StgValue>
</operation>

<operation id="256" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit.preheader.exitStub:9 %distance_buffer_1_41_load = load i32 %distance_buffer_1_41

]]></Node>
<StgValue><ssdm name="distance_buffer_1_41_load"/></StgValue>
</operation>

<operation id="257" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit.preheader.exitStub:10 %distance_buffer_1_42_load = load i32 %distance_buffer_1_42

]]></Node>
<StgValue><ssdm name="distance_buffer_1_42_load"/></StgValue>
</operation>

<operation id="258" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit.preheader.exitStub:11 %distance_buffer_1_43_load = load i32 %distance_buffer_1_43

]]></Node>
<StgValue><ssdm name="distance_buffer_1_43_load"/></StgValue>
</operation>

<operation id="259" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit.preheader.exitStub:12 %distance_buffer_1_44_load = load i32 %distance_buffer_1_44

]]></Node>
<StgValue><ssdm name="distance_buffer_1_44_load"/></StgValue>
</operation>

<operation id="260" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit.preheader.exitStub:13 %distance_buffer_1_45_load = load i32 %distance_buffer_1_45

]]></Node>
<StgValue><ssdm name="distance_buffer_1_45_load"/></StgValue>
</operation>

<operation id="261" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit.preheader.exitStub:14 %distance_buffer_1_46_load = load i32 %distance_buffer_1_46

]]></Node>
<StgValue><ssdm name="distance_buffer_1_46_load"/></StgValue>
</operation>

<operation id="262" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit.preheader.exitStub:15 %distance_buffer_1_47_load = load i32 %distance_buffer_1_47

]]></Node>
<StgValue><ssdm name="distance_buffer_1_47_load"/></StgValue>
</operation>

<operation id="263" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit.preheader.exitStub:16 %distance_buffer_1_48_load = load i32 %distance_buffer_1_48

]]></Node>
<StgValue><ssdm name="distance_buffer_1_48_load"/></StgValue>
</operation>

<operation id="264" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit.preheader.exitStub:17 %distance_buffer_1_49_load = load i32 %distance_buffer_1_49

]]></Node>
<StgValue><ssdm name="distance_buffer_1_49_load"/></StgValue>
</operation>

<operation id="265" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit.preheader.exitStub:18 %distance_buffer_1_50_load = load i32 %distance_buffer_1_50

]]></Node>
<StgValue><ssdm name="distance_buffer_1_50_load"/></StgValue>
</operation>

<operation id="266" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit.preheader.exitStub:19 %distance_buffer_1_51_load = load i32 %distance_buffer_1_51

]]></Node>
<StgValue><ssdm name="distance_buffer_1_51_load"/></StgValue>
</operation>

<operation id="267" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit.preheader.exitStub:20 %distance_buffer_1_52_load = load i32 %distance_buffer_1_52

]]></Node>
<StgValue><ssdm name="distance_buffer_1_52_load"/></StgValue>
</operation>

<operation id="268" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit.preheader.exitStub:21 %distance_buffer_1_53_load = load i32 %distance_buffer_1_53

]]></Node>
<StgValue><ssdm name="distance_buffer_1_53_load"/></StgValue>
</operation>

<operation id="269" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit.preheader.exitStub:22 %distance_buffer_1_54_load = load i32 %distance_buffer_1_54

]]></Node>
<StgValue><ssdm name="distance_buffer_1_54_load"/></StgValue>
</operation>

<operation id="270" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit.preheader.exitStub:23 %distance_buffer_1_55_load = load i32 %distance_buffer_1_55

]]></Node>
<StgValue><ssdm name="distance_buffer_1_55_load"/></StgValue>
</operation>

<operation id="271" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit.preheader.exitStub:24 %distance_buffer_1_56_load = load i32 %distance_buffer_1_56

]]></Node>
<StgValue><ssdm name="distance_buffer_1_56_load"/></StgValue>
</operation>

<operation id="272" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit.preheader.exitStub:25 %distance_buffer_1_57_load = load i32 %distance_buffer_1_57

]]></Node>
<StgValue><ssdm name="distance_buffer_1_57_load"/></StgValue>
</operation>

<operation id="273" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit.preheader.exitStub:26 %distance_buffer_1_58_load = load i32 %distance_buffer_1_58

]]></Node>
<StgValue><ssdm name="distance_buffer_1_58_load"/></StgValue>
</operation>

<operation id="274" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit.preheader.exitStub:27 %distance_buffer_1_59_load = load i32 %distance_buffer_1_59

]]></Node>
<StgValue><ssdm name="distance_buffer_1_59_load"/></StgValue>
</operation>

<operation id="275" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit.preheader.exitStub:28 %distance_buffer_1_60_load = load i32 %distance_buffer_1_60

]]></Node>
<StgValue><ssdm name="distance_buffer_1_60_load"/></StgValue>
</operation>

<operation id="276" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit.preheader.exitStub:29 %distance_buffer_1_61_load = load i32 %distance_buffer_1_61

]]></Node>
<StgValue><ssdm name="distance_buffer_1_61_load"/></StgValue>
</operation>

<operation id="277" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit.preheader.exitStub:30 %distance_buffer_1_62_load = load i32 %distance_buffer_1_62

]]></Node>
<StgValue><ssdm name="distance_buffer_1_62_load"/></StgValue>
</operation>

<operation id="278" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit.preheader.exitStub:31 %distance_buffer_1_63_load = load i32 %distance_buffer_1_63

]]></Node>
<StgValue><ssdm name="distance_buffer_1_63_load"/></StgValue>
</operation>

<operation id="279" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader.exitStub:32 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %distance_buffer_31_3_out, i32 %distance_buffer_1_63_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="280" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader.exitStub:33 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %distance_buffer_30_3_out, i32 %distance_buffer_1_62_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="281" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader.exitStub:34 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %distance_buffer_29_3_out, i32 %distance_buffer_1_61_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="282" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader.exitStub:35 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %distance_buffer_28_3_out, i32 %distance_buffer_1_60_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="283" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader.exitStub:36 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %distance_buffer_27_3_out, i32 %distance_buffer_1_59_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="284" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader.exitStub:37 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %distance_buffer_26_3_out, i32 %distance_buffer_1_58_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="285" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader.exitStub:38 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %distance_buffer_25_3_out, i32 %distance_buffer_1_57_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="286" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader.exitStub:39 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %distance_buffer_24_3_out, i32 %distance_buffer_1_56_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="287" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader.exitStub:40 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %distance_buffer_23_3_out, i32 %distance_buffer_1_55_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="288" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader.exitStub:41 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %distance_buffer_22_3_out, i32 %distance_buffer_1_54_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="289" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader.exitStub:42 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %distance_buffer_21_3_out, i32 %distance_buffer_1_53_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="290" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader.exitStub:43 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %distance_buffer_20_3_out, i32 %distance_buffer_1_52_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="291" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader.exitStub:44 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %distance_buffer_19_3_out, i32 %distance_buffer_1_51_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="292" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader.exitStub:45 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %distance_buffer_18_3_out, i32 %distance_buffer_1_50_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="293" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader.exitStub:46 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %distance_buffer_17_3_out, i32 %distance_buffer_1_49_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="294" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader.exitStub:47 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %distance_buffer_16_3_out, i32 %distance_buffer_1_48_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="295" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader.exitStub:48 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %distance_buffer_15_3_out, i32 %distance_buffer_1_47_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="296" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader.exitStub:49 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %distance_buffer_14_3_out, i32 %distance_buffer_1_46_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="297" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader.exitStub:50 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %distance_buffer_13_3_out, i32 %distance_buffer_1_45_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="298" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader.exitStub:51 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %distance_buffer_12_3_out, i32 %distance_buffer_1_44_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="299" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader.exitStub:52 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %distance_buffer_11_3_out, i32 %distance_buffer_1_43_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="300" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader.exitStub:53 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %distance_buffer_10_3_out, i32 %distance_buffer_1_42_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="301" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader.exitStub:54 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %distance_buffer_9_3_out, i32 %distance_buffer_1_41_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="302" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader.exitStub:55 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %distance_buffer_8_3_out, i32 %distance_buffer_1_40_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="303" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader.exitStub:56 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %distance_buffer_7_3_out, i32 %distance_buffer_1_39_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="304" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader.exitStub:57 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %distance_buffer_6_3_out, i32 %distance_buffer_1_38_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="305" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader.exitStub:58 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %distance_buffer_5_3_out, i32 %distance_buffer_1_37_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="306" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader.exitStub:59 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %distance_buffer_4_3_out, i32 %distance_buffer_1_36_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="307" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader.exitStub:60 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %distance_buffer_3_3_out, i32 %distance_buffer_1_35_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="308" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader.exitStub:61 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %distance_buffer_2_3_out, i32 %distance_buffer_1_34_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="309" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader.exitStub:62 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %distance_buffer_1_3_out, i32 %distance_buffer_1_3_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="310" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader.exitStub:63 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %distance_buffer_0_31_out, i32 %distance_buffer_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="311" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0">
<![CDATA[
._crit_edge.loopexit.preheader.exitStub:64 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="173" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split4:33 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @sssp_computation_VITIS_LOOP_33_1_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split4:46 %specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_14

]]></Node>
<StgValue><ssdm name="specpipeline_ln33"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split4:47 %specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln33"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:53 %icmp_ln39 = icmp_eq  i32 %tmp, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln39"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split4:54 %br_ln39 = br i1 %icmp_ln39, void, void %.split2._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %distance_buffer_1_65 = add i32 %weight, i32 %tmp

]]></Node>
<StgValue><ssdm name="distance_buffer_1_65"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="5">
<![CDATA[
:1 %tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.32i32.i5, i32 %distance_buffer_1_load_2, i32 %distance_buffer_1_3_load101, i32 %distance_buffer_1_34_load_1, i32 %distance_buffer_1_35_load_1, i32 %distance_buffer_1_36_load_1, i32 %distance_buffer_1_37_load_1, i32 %distance_buffer_1_38_load_1, i32 %distance_buffer_1_39_load_1, i32 %distance_buffer_1_40_load_1, i32 %distance_buffer_1_41_load_1, i32 %distance_buffer_1_42_load_1, i32 %distance_buffer_1_43_load_1, i32 %distance_buffer_1_44_load_1, i32 %distance_buffer_1_45_load_1, i32 %distance_buffer_1_46_load_1, i32 %distance_buffer_1_47_load_1, i32 %distance_buffer_1_48_load_1, i32 %distance_buffer_1_49_load_1, i32 %distance_buffer_1_50_load_1, i32 %distance_buffer_1_51_load_1, i32 %distance_buffer_1_52_load_1, i32 %distance_buffer_1_53_load_1, i32 %distance_buffer_1_54_load_1, i32 %distance_buffer_1_55_load_1, i32 %distance_buffer_1_56_load_1, i32 %distance_buffer_1_57_load_1, i32 %distance_buffer_1_58_load_1, i32 %distance_buffer_1_59_load_1, i32 %distance_buffer_1_60_load_1, i32 %distance_buffer_1_61_load_1, i32 %distance_buffer_1_62_load_1, i32 %distance_buffer_1_63_load_1, i5 %dst

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %icmp_ln39_1 = icmp_ult  i32 %distance_buffer_1_65, i32 %tmp_s

]]></Node>
<StgValue><ssdm name="icmp_ln39_1"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln39 = br i1 %icmp_ln39_1, void %.split2._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln39_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0" op_52_bw="5" op_53_bw="0" op_54_bw="5" op_55_bw="0" op_56_bw="5" op_57_bw="0" op_58_bw="5" op_59_bw="0" op_60_bw="5" op_61_bw="0" op_62_bw="5" op_63_bw="0">
<![CDATA[
:0 %switch_ln40 = switch i5 %dst, void %branch31, i5 0, void %..split2._crit_edge_crit_edge2, i5 1, void %..split2._crit_edge_crit_edge, i5 2, void %branch2, i5 3, void %branch3, i5 4, void %branch4, i5 5, void %branch5, i5 6, void %branch6, i5 7, void %branch7, i5 8, void %branch8, i5 9, void %branch9, i5 10, void %branch10, i5 11, void %branch11, i5 12, void %branch12, i5 13, void %branch13, i5 14, void %branch14, i5 15, void %branch15, i5 16, void %branch16, i5 17, void %branch17, i5 18, void %branch18, i5 19, void %branch19, i5 20, void %branch20, i5 21, void %branch21, i5 22, void %branch22, i5 23, void %branch23, i5 24, void %branch24, i5 25, void %branch25, i5 26, void %branch26, i5 27, void %branch27, i5 28, void %branch28, i5 29, void %branch29, i5 30, void %branch30

]]></Node>
<StgValue><ssdm name="switch_ln40"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln39_1" val="1"/>
<literal name="dst" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch30:0 %store_ln40 = store i32 %distance_buffer_1_65, i32 %distance_buffer_1_62

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln39_1" val="1"/>
<literal name="dst" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0">
<![CDATA[
branch30:1 %br_ln40 = br void %.split2._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln39_1" val="1"/>
<literal name="dst" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch29:0 %store_ln40 = store i32 %distance_buffer_1_65, i32 %distance_buffer_1_61

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln39_1" val="1"/>
<literal name="dst" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0">
<![CDATA[
branch29:1 %br_ln40 = br void %.split2._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln39_1" val="1"/>
<literal name="dst" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch28:0 %store_ln40 = store i32 %distance_buffer_1_65, i32 %distance_buffer_1_60

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln39_1" val="1"/>
<literal name="dst" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0">
<![CDATA[
branch28:1 %br_ln40 = br void %.split2._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln39_1" val="1"/>
<literal name="dst" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch27:0 %store_ln40 = store i32 %distance_buffer_1_65, i32 %distance_buffer_1_59

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln39_1" val="1"/>
<literal name="dst" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0">
<![CDATA[
branch27:1 %br_ln40 = br void %.split2._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln39_1" val="1"/>
<literal name="dst" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch26:0 %store_ln40 = store i32 %distance_buffer_1_65, i32 %distance_buffer_1_58

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln39_1" val="1"/>
<literal name="dst" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0">
<![CDATA[
branch26:1 %br_ln40 = br void %.split2._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln39_1" val="1"/>
<literal name="dst" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch25:0 %store_ln40 = store i32 %distance_buffer_1_65, i32 %distance_buffer_1_57

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln39_1" val="1"/>
<literal name="dst" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0">
<![CDATA[
branch25:1 %br_ln40 = br void %.split2._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln39_1" val="1"/>
<literal name="dst" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch24:0 %store_ln40 = store i32 %distance_buffer_1_65, i32 %distance_buffer_1_56

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln39_1" val="1"/>
<literal name="dst" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0">
<![CDATA[
branch24:1 %br_ln40 = br void %.split2._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln39_1" val="1"/>
<literal name="dst" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch23:0 %store_ln40 = store i32 %distance_buffer_1_65, i32 %distance_buffer_1_55

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln39_1" val="1"/>
<literal name="dst" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0">
<![CDATA[
branch23:1 %br_ln40 = br void %.split2._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln39_1" val="1"/>
<literal name="dst" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch22:0 %store_ln40 = store i32 %distance_buffer_1_65, i32 %distance_buffer_1_54

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln39_1" val="1"/>
<literal name="dst" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0">
<![CDATA[
branch22:1 %br_ln40 = br void %.split2._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln39_1" val="1"/>
<literal name="dst" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch21:0 %store_ln40 = store i32 %distance_buffer_1_65, i32 %distance_buffer_1_53

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln39_1" val="1"/>
<literal name="dst" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0">
<![CDATA[
branch21:1 %br_ln40 = br void %.split2._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln39_1" val="1"/>
<literal name="dst" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch20:0 %store_ln40 = store i32 %distance_buffer_1_65, i32 %distance_buffer_1_52

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln39_1" val="1"/>
<literal name="dst" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0">
<![CDATA[
branch20:1 %br_ln40 = br void %.split2._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln39_1" val="1"/>
<literal name="dst" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch19:0 %store_ln40 = store i32 %distance_buffer_1_65, i32 %distance_buffer_1_51

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln39_1" val="1"/>
<literal name="dst" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0">
<![CDATA[
branch19:1 %br_ln40 = br void %.split2._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln39_1" val="1"/>
<literal name="dst" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch18:0 %store_ln40 = store i32 %distance_buffer_1_65, i32 %distance_buffer_1_50

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln39_1" val="1"/>
<literal name="dst" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0">
<![CDATA[
branch18:1 %br_ln40 = br void %.split2._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln39_1" val="1"/>
<literal name="dst" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch17:0 %store_ln40 = store i32 %distance_buffer_1_65, i32 %distance_buffer_1_49

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln39_1" val="1"/>
<literal name="dst" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0">
<![CDATA[
branch17:1 %br_ln40 = br void %.split2._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln39_1" val="1"/>
<literal name="dst" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch16:0 %store_ln40 = store i32 %distance_buffer_1_65, i32 %distance_buffer_1_48

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln39_1" val="1"/>
<literal name="dst" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0">
<![CDATA[
branch16:1 %br_ln40 = br void %.split2._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln39_1" val="1"/>
<literal name="dst" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch15:0 %store_ln40 = store i32 %distance_buffer_1_65, i32 %distance_buffer_1_47

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln39_1" val="1"/>
<literal name="dst" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0">
<![CDATA[
branch15:1 %br_ln40 = br void %.split2._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln39_1" val="1"/>
<literal name="dst" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch14:0 %store_ln40 = store i32 %distance_buffer_1_65, i32 %distance_buffer_1_46

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln39_1" val="1"/>
<literal name="dst" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0">
<![CDATA[
branch14:1 %br_ln40 = br void %.split2._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln39_1" val="1"/>
<literal name="dst" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch13:0 %store_ln40 = store i32 %distance_buffer_1_65, i32 %distance_buffer_1_45

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln39_1" val="1"/>
<literal name="dst" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0">
<![CDATA[
branch13:1 %br_ln40 = br void %.split2._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln39_1" val="1"/>
<literal name="dst" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch12:0 %store_ln40 = store i32 %distance_buffer_1_65, i32 %distance_buffer_1_44

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln39_1" val="1"/>
<literal name="dst" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0">
<![CDATA[
branch12:1 %br_ln40 = br void %.split2._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln39_1" val="1"/>
<literal name="dst" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch11:0 %store_ln40 = store i32 %distance_buffer_1_65, i32 %distance_buffer_1_43

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln39_1" val="1"/>
<literal name="dst" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0">
<![CDATA[
branch11:1 %br_ln40 = br void %.split2._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln39_1" val="1"/>
<literal name="dst" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch10:0 %store_ln40 = store i32 %distance_buffer_1_65, i32 %distance_buffer_1_42

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln39_1" val="1"/>
<literal name="dst" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0">
<![CDATA[
branch10:1 %br_ln40 = br void %.split2._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln39_1" val="1"/>
<literal name="dst" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch9:0 %store_ln40 = store i32 %distance_buffer_1_65, i32 %distance_buffer_1_41

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln39_1" val="1"/>
<literal name="dst" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0">
<![CDATA[
branch9:1 %br_ln40 = br void %.split2._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln39_1" val="1"/>
<literal name="dst" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch8:0 %store_ln40 = store i32 %distance_buffer_1_65, i32 %distance_buffer_1_40

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln39_1" val="1"/>
<literal name="dst" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0">
<![CDATA[
branch8:1 %br_ln40 = br void %.split2._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln39_1" val="1"/>
<literal name="dst" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch7:0 %store_ln40 = store i32 %distance_buffer_1_65, i32 %distance_buffer_1_39

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln39_1" val="1"/>
<literal name="dst" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0">
<![CDATA[
branch7:1 %br_ln40 = br void %.split2._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln39_1" val="1"/>
<literal name="dst" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch6:0 %store_ln40 = store i32 %distance_buffer_1_65, i32 %distance_buffer_1_38

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln39_1" val="1"/>
<literal name="dst" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="0">
<![CDATA[
branch6:1 %br_ln40 = br void %.split2._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln39_1" val="1"/>
<literal name="dst" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch5:0 %store_ln40 = store i32 %distance_buffer_1_65, i32 %distance_buffer_1_37

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln39_1" val="1"/>
<literal name="dst" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0">
<![CDATA[
branch5:1 %br_ln40 = br void %.split2._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln39_1" val="1"/>
<literal name="dst" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch4:0 %store_ln40 = store i32 %distance_buffer_1_65, i32 %distance_buffer_1_36

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln39_1" val="1"/>
<literal name="dst" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0">
<![CDATA[
branch4:1 %br_ln40 = br void %.split2._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln39_1" val="1"/>
<literal name="dst" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch3:0 %store_ln40 = store i32 %distance_buffer_1_65, i32 %distance_buffer_1_35

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln39_1" val="1"/>
<literal name="dst" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0">
<![CDATA[
branch3:1 %br_ln40 = br void %.split2._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln39_1" val="1"/>
<literal name="dst" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch2:0 %store_ln40 = store i32 %distance_buffer_1_65, i32 %distance_buffer_1_34

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln39_1" val="1"/>
<literal name="dst" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0">
<![CDATA[
branch2:1 %br_ln40 = br void %.split2._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln39_1" val="1"/>
<literal name="dst" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
..split2._crit_edge_crit_edge:0 %store_ln40 = store i32 %distance_buffer_1_65, i32 %distance_buffer_1_3

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln39_1" val="1"/>
<literal name="dst" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0">
<![CDATA[
..split2._crit_edge_crit_edge:1 %br_ln40 = br void %.split2._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln39_1" val="1"/>
<literal name="dst" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
..split2._crit_edge_crit_edge2:0 %store_ln40 = store i32 %distance_buffer_1_65, i32 %distance_buffer_1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln39_1" val="1"/>
<literal name="dst" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="0">
<![CDATA[
..split2._crit_edge_crit_edge2:1 %br_ln40 = br void %.split2._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln39_1" val="1"/>
<literal name="dst" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch31:0 %store_ln40 = store i32 %distance_buffer_1_65, i32 %distance_buffer_1_63

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln39_1" val="1"/>
<literal name="dst" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0">
<![CDATA[
branch31:1 %br_ln40 = br void %.split2._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
