<?xml version="1.0" encoding="UTF-8"?>
<BaliProject version="3.2" title="aula29_kogge_stone" device="LFE5U-45F-6BG256C" default_implementation="impl1">
    <Options/>
    <Implementation title="impl1" dir="impl1" description="impl1" synthesis="lse" default_strategy="Strategy1">
        <Options def_top="KoggeStone"/>
        <Source name="kogge_stone.v" type="Verilog" type_short="Verilog" excluded="TRUE">
            <Options/>
        </Source>
        <Source name="KoggeStone_par_tf.v" type="Verilog" type_short="Verilog" excluded="TRUE" syn_sim="SimOnly">
            <Options/>
        </Source>
        <Source name="kogge_stone_sum.v" type="Verilog" type_short="Verilog">
            <Options top_module="KoggeStone"/>
        </Source>
        <Source name="KoggeStone_tf.v" type="Verilog" type_short="Verilog" syn_sim="SimOnly">
            <Options/>
        </Source>
        <Source name="aula29_kogge_stone.lpf" type="Logic Preference" type_short="LPF">
            <Options/>
        </Source>
        <Source name="sim_kogge_stone/sim_kogge_stone.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
        <Source name="sim_kogge_stone_param/sim_kogge_stone_param.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="aula29_kogge_stone1.sty"/>
</BaliProject>
