Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\newtonis\Documents\GitHub\INFORMES_ASSD\TP3\EJ2\SAR\test_analog.qsys --block-symbol-file --output-directory=C:\Users\newtonis\Documents\GitHub\INFORMES_ASSD\TP3\EJ2\SAR\test_analog --family="Cyclone IV E" --part=EP4CE6F17C6
Progress: Loading SAR/test_analog.qsys
Progress: Reading input file
Progress: Adding adc_mega_0 [altera_up_avalon_adc_mega 18.0]
Progress: Parameterizing module adc_mega_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\newtonis\Documents\GitHub\INFORMES_ASSD\TP3\EJ2\SAR\test_analog.qsys --synthesis=VERILOG --output-directory=C:\Users\newtonis\Documents\GitHub\INFORMES_ASSD\TP3\EJ2\SAR\test_analog\synthesis --family="Cyclone IV E" --part=EP4CE6F17C6
Progress: Loading SAR/test_analog.qsys
Progress: Reading input file
Progress: Adding adc_mega_0 [altera_up_avalon_adc_mega 18.0]
Progress: Parameterizing module adc_mega_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: test_analog: Generating test_analog "test_analog" for QUARTUS_SYNTH
Info: adc_mega_0: Starting Generation of ADC Controller for DE-series Board
Info: adc_mega_0: C:/intelfpga_lite/18.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v C:/Users/newtonis/AppData/Local/Temp/alt8044_1301011614800409664.dir/0002_sopcgen/test_analog_adc_mega_0.v
Info: adc_mega_0: "test_analog" instantiated altera_up_avalon_adc_mega "adc_mega_0"
Info: test_analog: Done "test_analog" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
