[{"commit":{"message":"Polish comments: remove the 'RVC:' prefix"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c1_LIRAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/register_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"969a4d4d80ad7a04e407fe4a603f6cb2068353fe"},{"commit":{"message":"Polish `nmethod_entry_barrier` and RISC-V CAS related comments"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/gc\/shared\/barrierSetAssembler_riscv.cpp"}],"sha":"b299f525f095b3294cd81ea9d572354aacc314ba"},{"commit":{"message":"Remove `nmethod_entry_barrier`-related things"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/gc\/shared\/barrierSetAssembler_riscv.cpp"}],"sha":"22eed333e9e2518a232bc44c3735e26a93f80537"},{"commit":{"message":"Split c_ldsp and c_fldsp"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"}],"sha":"66f84bf8129f98bf8ad9664f5359d62fe283fb8b"},{"commit":{"message":"Remove useless and polish comments"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c1_LIRAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"},{"filename":"src\/hotspot\/cpu\/riscv\/vm_version_riscv.cpp"}],"sha":"f4536451c76f4e3b78f4b6e071f7afdbb159b5f8"},{"commit":{"message":"Move RVC code to the proper location after rebasing (#42)"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"}],"sha":"c342076df4a69b7b745c1d4f5ceee3aee6fb091f"},{"commit":{"message":"Rename misc functions and change the positions of some comments"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/globals_riscv.hpp"}],"sha":"6ce577f202867efb46b9c1ea0513790bc36f5efe"},{"commit":{"message":"Remove remaining macros as discussions"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"}],"sha":"b28215c71b794cd8ac3b787e226a3d4a59e9eea4"},{"commit":{"message":"Remain an 'minimum_alignment' unchanged"},"files":[],"sha":"300d092651381f58a79156aa81d37ebfdd757b10"},{"commit":{"message":"Manually inline all macros into functions as discussions"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"}],"sha":"66828c372fecba758a802ca9234a1469622db6d7"},{"commit":{"message":"Remove assembler_riscv_c.hpp as discussions"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"}],"sha":"9658a418bc0bf11d8c062e2dc90f70680cbe02de"},{"commit":{"message":"Remove COMPRESSIBLE & NOT_COMPRESSIBLE macros by adding one layer as discussions"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"}],"sha":"c92f49fc7cf36c6612982b7635aa8d04f55b63f2"},{"commit":{"message":"Fix remaining CEXT -> RVC"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"}],"sha":"c3160bb59058b7462ec43b915d07d4753f11704f"},{"commit":{"message":"Remove Alignment-related changes as discussions"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/globals_riscv.hpp"}],"sha":"ce5825f9100cd6d8c3c1521a66ff5a07550f6002"},{"commit":{"message":"Update licenses to the new year"},"files":[],"sha":"fe9def829c717ad7490a3303242e7ae48106afd9"},{"commit":{"message":"Cover most RVC instructions by using CompressibleRegion to cover minimal functions in C2"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"d484165bb587e6adb57bf82c688cfe333ae4f7eb"},{"commit":{"message":"Revise as proposed comments, including\n- Fix macros in assembler_riscv_c.hpp\n- Remove UncompressibleRegion\n- Modify comments\n- Change names: C-Ext to RVC"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c1_LIRAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/gc\/shared\/barrierSetAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/register_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"82fe72760d5e135240dfd0a06dcd8a037aa75c0c"},{"commit":{"message":"Enable RVC instructions (based on the basic patch)"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c1_LIRAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/gc\/shared\/barrierSetAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/globals_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"014118ae3f147154c6913242cafa3a38353397bc"},{"commit":{"message":"RVC: basic instruction set"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/globals_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/nativeInst_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/register_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"},{"filename":"src\/hotspot\/cpu\/riscv\/vm_version_riscv.cpp"}],"sha":"b97ee2b1436e472bb33c0568b3c3a81fa3f07ed8"}]