--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf decoder.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc3s200a,vq100,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 83.3 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 12814 paths analyzed, 974 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.573ns.
--------------------------------------------------------------------------------

Paths for end point Inst_SDRAMInterface/current.cnt2_1 (SLICE_X0Y5.CE), 53 paths
--------------------------------------------------------------------------------
Slack (setup path):     70.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SampleENA/SampleCLKEna (FF)
  Destination:          Inst_SDRAMInterface/current.cnt2_1 (FF)
  Requirement:          83.300ns
  Data Path Delay:      12.489ns (Levels of Logic = 5)
  Clock Path Skew:      -0.084ns (0.576 - 0.660)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 83.300ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_SampleENA/SampleCLKEna to Inst_SDRAMInterface/current.cnt2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y10.YQ      Tcko                  0.676   Inst_SampleENA/cnt<0>
                                                       Inst_SampleENA/SampleCLKEna
    SLICE_X19Y22.G3      net (fanout=12)       1.806   SampleCLKEna
    SLICE_X19Y22.Y       Tilo                  0.648   RequestReadDec
                                                       Inst_decoder2/requestreadbuf_SW0
    SLICE_X19Y22.F3      net (fanout=2)        0.080   Inst_decoder2/N101
    SLICE_X19Y22.X       Tilo                  0.643   RequestReadDec
                                                       Inst_decoder2/requestreadbuf
    SLICE_X19Y43.F2      net (fanout=1)        1.032   RequestReadDec
    SLICE_X19Y43.X       Tilo                  0.643   sampleclkout_OBUF
                                                       Inst_controlunit/RequestDataOut
    SLICE_X4Y20.G4       net (fanout=22)       2.434   sampleclkout_OBUF
    SLICE_X4Y20.Y        Tilo                  0.707   Inst_SDRAMInterface/current_cnt2_and0000
                                                       Inst_SDRAMInterface/current_state_and0000
    SLICE_X4Y20.F4       net (fanout=2)        0.094   Inst_SDRAMInterface/current_state_and0000
    SLICE_X4Y20.X        Tilo                  0.692   Inst_SDRAMInterface/current_cnt2_and0000
                                                       Inst_SDRAMInterface/current_cnt2_and00001
    SLICE_X0Y5.CE        net (fanout=29)       2.723   Inst_SDRAMInterface/current_cnt2_and0000
    SLICE_X0Y5.CLK       Tceck                 0.311   Inst_SDRAMInterface/current.cnt2_1
                                                       Inst_SDRAMInterface/current.cnt2_1
    -------------------------------------------------  ---------------------------
    Total                                     12.489ns (4.320ns logic, 8.169ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     70.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_decoder2/current.cnt_3 (FF)
  Destination:          Inst_SDRAMInterface/current.cnt2_1 (FF)
  Requirement:          83.300ns
  Data Path Delay:      12.311ns (Levels of Logic = 5)
  Clock Path Skew:      -0.068ns (0.576 - 0.644)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 83.300ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_decoder2/current.cnt_3 to Inst_SDRAMInterface/current.cnt2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y25.YQ      Tcko                  0.580   Inst_decoder2/current.cnt_3
                                                       Inst_decoder2/current.cnt_3
    SLICE_X22Y25.G1      net (fanout=3)        0.550   Inst_decoder2/current.cnt_3
    SLICE_X22Y25.Y       Tilo                  0.707   Inst_decoder2/nxt_cnt_cmp_eq0001
                                                       Inst_decoder2/nxt_cnt_cmp_eq000111
    SLICE_X19Y22.F2      net (fanout=12)       1.195   Inst_decoder2/requestreadbuf_and0000
    SLICE_X19Y22.X       Tilo                  0.643   RequestReadDec
                                                       Inst_decoder2/requestreadbuf
    SLICE_X19Y43.F2      net (fanout=1)        1.032   RequestReadDec
    SLICE_X19Y43.X       Tilo                  0.643   sampleclkout_OBUF
                                                       Inst_controlunit/RequestDataOut
    SLICE_X4Y20.G4       net (fanout=22)       2.434   sampleclkout_OBUF
    SLICE_X4Y20.Y        Tilo                  0.707   Inst_SDRAMInterface/current_cnt2_and0000
                                                       Inst_SDRAMInterface/current_state_and0000
    SLICE_X4Y20.F4       net (fanout=2)        0.094   Inst_SDRAMInterface/current_state_and0000
    SLICE_X4Y20.X        Tilo                  0.692   Inst_SDRAMInterface/current_cnt2_and0000
                                                       Inst_SDRAMInterface/current_cnt2_and00001
    SLICE_X0Y5.CE        net (fanout=29)       2.723   Inst_SDRAMInterface/current_cnt2_and0000
    SLICE_X0Y5.CLK       Tceck                 0.311   Inst_SDRAMInterface/current.cnt2_1
                                                       Inst_SDRAMInterface/current.cnt2_1
    -------------------------------------------------  ---------------------------
    Total                                     12.311ns (4.283ns logic, 8.028ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     70.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_decoder2/current.cnt_2 (FF)
  Destination:          Inst_SDRAMInterface/current.cnt2_1 (FF)
  Requirement:          83.300ns
  Data Path Delay:      12.280ns (Levels of Logic = 5)
  Clock Path Skew:      -0.070ns (0.576 - 0.646)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 83.300ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_decoder2/current.cnt_2 to Inst_SDRAMInterface/current.cnt2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y25.XQ      Tcko                  0.591   Inst_decoder2/current.cnt_2
                                                       Inst_decoder2/current.cnt_2
    SLICE_X22Y25.G2      net (fanout=4)        0.508   Inst_decoder2/current.cnt_2
    SLICE_X22Y25.Y       Tilo                  0.707   Inst_decoder2/nxt_cnt_cmp_eq0001
                                                       Inst_decoder2/nxt_cnt_cmp_eq000111
    SLICE_X19Y22.F2      net (fanout=12)       1.195   Inst_decoder2/requestreadbuf_and0000
    SLICE_X19Y22.X       Tilo                  0.643   RequestReadDec
                                                       Inst_decoder2/requestreadbuf
    SLICE_X19Y43.F2      net (fanout=1)        1.032   RequestReadDec
    SLICE_X19Y43.X       Tilo                  0.643   sampleclkout_OBUF
                                                       Inst_controlunit/RequestDataOut
    SLICE_X4Y20.G4       net (fanout=22)       2.434   sampleclkout_OBUF
    SLICE_X4Y20.Y        Tilo                  0.707   Inst_SDRAMInterface/current_cnt2_and0000
                                                       Inst_SDRAMInterface/current_state_and0000
    SLICE_X4Y20.F4       net (fanout=2)        0.094   Inst_SDRAMInterface/current_state_and0000
    SLICE_X4Y20.X        Tilo                  0.692   Inst_SDRAMInterface/current_cnt2_and0000
                                                       Inst_SDRAMInterface/current_cnt2_and00001
    SLICE_X0Y5.CE        net (fanout=29)       2.723   Inst_SDRAMInterface/current_cnt2_and0000
    SLICE_X0Y5.CLK       Tceck                 0.311   Inst_SDRAMInterface/current.cnt2_1
                                                       Inst_SDRAMInterface/current.cnt2_1
    -------------------------------------------------  ---------------------------
    Total                                     12.280ns (4.294ns logic, 7.986ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SDRAMInterface/current.cnt2_0 (SLICE_X0Y5.CE), 53 paths
--------------------------------------------------------------------------------
Slack (setup path):     70.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SampleENA/SampleCLKEna (FF)
  Destination:          Inst_SDRAMInterface/current.cnt2_0 (FF)
  Requirement:          83.300ns
  Data Path Delay:      12.489ns (Levels of Logic = 5)
  Clock Path Skew:      -0.084ns (0.576 - 0.660)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 83.300ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_SampleENA/SampleCLKEna to Inst_SDRAMInterface/current.cnt2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y10.YQ      Tcko                  0.676   Inst_SampleENA/cnt<0>
                                                       Inst_SampleENA/SampleCLKEna
    SLICE_X19Y22.G3      net (fanout=12)       1.806   SampleCLKEna
    SLICE_X19Y22.Y       Tilo                  0.648   RequestReadDec
                                                       Inst_decoder2/requestreadbuf_SW0
    SLICE_X19Y22.F3      net (fanout=2)        0.080   Inst_decoder2/N101
    SLICE_X19Y22.X       Tilo                  0.643   RequestReadDec
                                                       Inst_decoder2/requestreadbuf
    SLICE_X19Y43.F2      net (fanout=1)        1.032   RequestReadDec
    SLICE_X19Y43.X       Tilo                  0.643   sampleclkout_OBUF
                                                       Inst_controlunit/RequestDataOut
    SLICE_X4Y20.G4       net (fanout=22)       2.434   sampleclkout_OBUF
    SLICE_X4Y20.Y        Tilo                  0.707   Inst_SDRAMInterface/current_cnt2_and0000
                                                       Inst_SDRAMInterface/current_state_and0000
    SLICE_X4Y20.F4       net (fanout=2)        0.094   Inst_SDRAMInterface/current_state_and0000
    SLICE_X4Y20.X        Tilo                  0.692   Inst_SDRAMInterface/current_cnt2_and0000
                                                       Inst_SDRAMInterface/current_cnt2_and00001
    SLICE_X0Y5.CE        net (fanout=29)       2.723   Inst_SDRAMInterface/current_cnt2_and0000
    SLICE_X0Y5.CLK       Tceck                 0.311   Inst_SDRAMInterface/current.cnt2_1
                                                       Inst_SDRAMInterface/current.cnt2_0
    -------------------------------------------------  ---------------------------
    Total                                     12.489ns (4.320ns logic, 8.169ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     70.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_decoder2/current.cnt_3 (FF)
  Destination:          Inst_SDRAMInterface/current.cnt2_0 (FF)
  Requirement:          83.300ns
  Data Path Delay:      12.311ns (Levels of Logic = 5)
  Clock Path Skew:      -0.068ns (0.576 - 0.644)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 83.300ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_decoder2/current.cnt_3 to Inst_SDRAMInterface/current.cnt2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y25.YQ      Tcko                  0.580   Inst_decoder2/current.cnt_3
                                                       Inst_decoder2/current.cnt_3
    SLICE_X22Y25.G1      net (fanout=3)        0.550   Inst_decoder2/current.cnt_3
    SLICE_X22Y25.Y       Tilo                  0.707   Inst_decoder2/nxt_cnt_cmp_eq0001
                                                       Inst_decoder2/nxt_cnt_cmp_eq000111
    SLICE_X19Y22.F2      net (fanout=12)       1.195   Inst_decoder2/requestreadbuf_and0000
    SLICE_X19Y22.X       Tilo                  0.643   RequestReadDec
                                                       Inst_decoder2/requestreadbuf
    SLICE_X19Y43.F2      net (fanout=1)        1.032   RequestReadDec
    SLICE_X19Y43.X       Tilo                  0.643   sampleclkout_OBUF
                                                       Inst_controlunit/RequestDataOut
    SLICE_X4Y20.G4       net (fanout=22)       2.434   sampleclkout_OBUF
    SLICE_X4Y20.Y        Tilo                  0.707   Inst_SDRAMInterface/current_cnt2_and0000
                                                       Inst_SDRAMInterface/current_state_and0000
    SLICE_X4Y20.F4       net (fanout=2)        0.094   Inst_SDRAMInterface/current_state_and0000
    SLICE_X4Y20.X        Tilo                  0.692   Inst_SDRAMInterface/current_cnt2_and0000
                                                       Inst_SDRAMInterface/current_cnt2_and00001
    SLICE_X0Y5.CE        net (fanout=29)       2.723   Inst_SDRAMInterface/current_cnt2_and0000
    SLICE_X0Y5.CLK       Tceck                 0.311   Inst_SDRAMInterface/current.cnt2_1
                                                       Inst_SDRAMInterface/current.cnt2_0
    -------------------------------------------------  ---------------------------
    Total                                     12.311ns (4.283ns logic, 8.028ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     70.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_decoder2/current.cnt_2 (FF)
  Destination:          Inst_SDRAMInterface/current.cnt2_0 (FF)
  Requirement:          83.300ns
  Data Path Delay:      12.280ns (Levels of Logic = 5)
  Clock Path Skew:      -0.070ns (0.576 - 0.646)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 83.300ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_decoder2/current.cnt_2 to Inst_SDRAMInterface/current.cnt2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y25.XQ      Tcko                  0.591   Inst_decoder2/current.cnt_2
                                                       Inst_decoder2/current.cnt_2
    SLICE_X22Y25.G2      net (fanout=4)        0.508   Inst_decoder2/current.cnt_2
    SLICE_X22Y25.Y       Tilo                  0.707   Inst_decoder2/nxt_cnt_cmp_eq0001
                                                       Inst_decoder2/nxt_cnt_cmp_eq000111
    SLICE_X19Y22.F2      net (fanout=12)       1.195   Inst_decoder2/requestreadbuf_and0000
    SLICE_X19Y22.X       Tilo                  0.643   RequestReadDec
                                                       Inst_decoder2/requestreadbuf
    SLICE_X19Y43.F2      net (fanout=1)        1.032   RequestReadDec
    SLICE_X19Y43.X       Tilo                  0.643   sampleclkout_OBUF
                                                       Inst_controlunit/RequestDataOut
    SLICE_X4Y20.G4       net (fanout=22)       2.434   sampleclkout_OBUF
    SLICE_X4Y20.Y        Tilo                  0.707   Inst_SDRAMInterface/current_cnt2_and0000
                                                       Inst_SDRAMInterface/current_state_and0000
    SLICE_X4Y20.F4       net (fanout=2)        0.094   Inst_SDRAMInterface/current_state_and0000
    SLICE_X4Y20.X        Tilo                  0.692   Inst_SDRAMInterface/current_cnt2_and0000
                                                       Inst_SDRAMInterface/current_cnt2_and00001
    SLICE_X0Y5.CE        net (fanout=29)       2.723   Inst_SDRAMInterface/current_cnt2_and0000
    SLICE_X0Y5.CLK       Tceck                 0.311   Inst_SDRAMInterface/current.cnt2_1
                                                       Inst_SDRAMInterface/current.cnt2_0
    -------------------------------------------------  ---------------------------
    Total                                     12.280ns (4.294ns logic, 7.986ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SDRAMInterface/current.cnt2_11 (SLICE_X0Y8.CE), 53 paths
--------------------------------------------------------------------------------
Slack (setup path):     70.976ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SampleENA/SampleCLKEna (FF)
  Destination:          Inst_SDRAMInterface/current.cnt2_11 (FF)
  Requirement:          83.300ns
  Data Path Delay:      12.233ns (Levels of Logic = 5)
  Clock Path Skew:      -0.091ns (0.569 - 0.660)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 83.300ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_SampleENA/SampleCLKEna to Inst_SDRAMInterface/current.cnt2_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y10.YQ      Tcko                  0.676   Inst_SampleENA/cnt<0>
                                                       Inst_SampleENA/SampleCLKEna
    SLICE_X19Y22.G3      net (fanout=12)       1.806   SampleCLKEna
    SLICE_X19Y22.Y       Tilo                  0.648   RequestReadDec
                                                       Inst_decoder2/requestreadbuf_SW0
    SLICE_X19Y22.F3      net (fanout=2)        0.080   Inst_decoder2/N101
    SLICE_X19Y22.X       Tilo                  0.643   RequestReadDec
                                                       Inst_decoder2/requestreadbuf
    SLICE_X19Y43.F2      net (fanout=1)        1.032   RequestReadDec
    SLICE_X19Y43.X       Tilo                  0.643   sampleclkout_OBUF
                                                       Inst_controlunit/RequestDataOut
    SLICE_X4Y20.G4       net (fanout=22)       2.434   sampleclkout_OBUF
    SLICE_X4Y20.Y        Tilo                  0.707   Inst_SDRAMInterface/current_cnt2_and0000
                                                       Inst_SDRAMInterface/current_state_and0000
    SLICE_X4Y20.F4       net (fanout=2)        0.094   Inst_SDRAMInterface/current_state_and0000
    SLICE_X4Y20.X        Tilo                  0.692   Inst_SDRAMInterface/current_cnt2_and0000
                                                       Inst_SDRAMInterface/current_cnt2_and00001
    SLICE_X0Y8.CE        net (fanout=29)       2.467   Inst_SDRAMInterface/current_cnt2_and0000
    SLICE_X0Y8.CLK       Tceck                 0.311   Inst_SDRAMInterface/current.cnt2_11
                                                       Inst_SDRAMInterface/current.cnt2_11
    -------------------------------------------------  ---------------------------
    Total                                     12.233ns (4.320ns logic, 7.913ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     71.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_decoder2/current.cnt_3 (FF)
  Destination:          Inst_SDRAMInterface/current.cnt2_11 (FF)
  Requirement:          83.300ns
  Data Path Delay:      12.055ns (Levels of Logic = 5)
  Clock Path Skew:      -0.075ns (0.569 - 0.644)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 83.300ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_decoder2/current.cnt_3 to Inst_SDRAMInterface/current.cnt2_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y25.YQ      Tcko                  0.580   Inst_decoder2/current.cnt_3
                                                       Inst_decoder2/current.cnt_3
    SLICE_X22Y25.G1      net (fanout=3)        0.550   Inst_decoder2/current.cnt_3
    SLICE_X22Y25.Y       Tilo                  0.707   Inst_decoder2/nxt_cnt_cmp_eq0001
                                                       Inst_decoder2/nxt_cnt_cmp_eq000111
    SLICE_X19Y22.F2      net (fanout=12)       1.195   Inst_decoder2/requestreadbuf_and0000
    SLICE_X19Y22.X       Tilo                  0.643   RequestReadDec
                                                       Inst_decoder2/requestreadbuf
    SLICE_X19Y43.F2      net (fanout=1)        1.032   RequestReadDec
    SLICE_X19Y43.X       Tilo                  0.643   sampleclkout_OBUF
                                                       Inst_controlunit/RequestDataOut
    SLICE_X4Y20.G4       net (fanout=22)       2.434   sampleclkout_OBUF
    SLICE_X4Y20.Y        Tilo                  0.707   Inst_SDRAMInterface/current_cnt2_and0000
                                                       Inst_SDRAMInterface/current_state_and0000
    SLICE_X4Y20.F4       net (fanout=2)        0.094   Inst_SDRAMInterface/current_state_and0000
    SLICE_X4Y20.X        Tilo                  0.692   Inst_SDRAMInterface/current_cnt2_and0000
                                                       Inst_SDRAMInterface/current_cnt2_and00001
    SLICE_X0Y8.CE        net (fanout=29)       2.467   Inst_SDRAMInterface/current_cnt2_and0000
    SLICE_X0Y8.CLK       Tceck                 0.311   Inst_SDRAMInterface/current.cnt2_11
                                                       Inst_SDRAMInterface/current.cnt2_11
    -------------------------------------------------  ---------------------------
    Total                                     12.055ns (4.283ns logic, 7.772ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     71.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_decoder2/current.cnt_2 (FF)
  Destination:          Inst_SDRAMInterface/current.cnt2_11 (FF)
  Requirement:          83.300ns
  Data Path Delay:      12.024ns (Levels of Logic = 5)
  Clock Path Skew:      -0.077ns (0.569 - 0.646)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 83.300ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_decoder2/current.cnt_2 to Inst_SDRAMInterface/current.cnt2_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y25.XQ      Tcko                  0.591   Inst_decoder2/current.cnt_2
                                                       Inst_decoder2/current.cnt_2
    SLICE_X22Y25.G2      net (fanout=4)        0.508   Inst_decoder2/current.cnt_2
    SLICE_X22Y25.Y       Tilo                  0.707   Inst_decoder2/nxt_cnt_cmp_eq0001
                                                       Inst_decoder2/nxt_cnt_cmp_eq000111
    SLICE_X19Y22.F2      net (fanout=12)       1.195   Inst_decoder2/requestreadbuf_and0000
    SLICE_X19Y22.X       Tilo                  0.643   RequestReadDec
                                                       Inst_decoder2/requestreadbuf
    SLICE_X19Y43.F2      net (fanout=1)        1.032   RequestReadDec
    SLICE_X19Y43.X       Tilo                  0.643   sampleclkout_OBUF
                                                       Inst_controlunit/RequestDataOut
    SLICE_X4Y20.G4       net (fanout=22)       2.434   sampleclkout_OBUF
    SLICE_X4Y20.Y        Tilo                  0.707   Inst_SDRAMInterface/current_cnt2_and0000
                                                       Inst_SDRAMInterface/current_state_and0000
    SLICE_X4Y20.F4       net (fanout=2)        0.094   Inst_SDRAMInterface/current_state_and0000
    SLICE_X4Y20.X        Tilo                  0.692   Inst_SDRAMInterface/current_cnt2_and0000
                                                       Inst_SDRAMInterface/current_cnt2_and00001
    SLICE_X0Y8.CE        net (fanout=29)       2.467   Inst_SDRAMInterface/current_cnt2_and0000
    SLICE_X0Y8.CLK       Tceck                 0.311   Inst_SDRAMInterface/current.cnt2_11
                                                       Inst_SDRAMInterface/current.cnt2_11
    -------------------------------------------------  ---------------------------
    Total                                     12.024ns (4.294ns logic, 7.730ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 83.3 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_controlunit/watchdogcnt_0 (SLICE_X24Y61.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.101ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_controlunit/watchdogcnt_0 (FF)
  Destination:          Inst_controlunit/watchdogcnt_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.101ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 83.300ns
  Destination Clock:    clk_BUFGP rising at 83.300ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_controlunit/watchdogcnt_0 to Inst_controlunit/watchdogcnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y61.XQ      Tcko                  0.505   Inst_controlunit/watchdogcnt<0>
                                                       Inst_controlunit/watchdogcnt_0
    SLICE_X24Y61.BX      net (fanout=5)        0.451   Inst_controlunit/watchdogcnt<0>
    SLICE_X24Y61.CLK     Tckdi       (-Th)    -0.145   Inst_controlunit/watchdogcnt<0>
                                                       Inst_controlunit/watchdogcnt_0
    -------------------------------------------------  ---------------------------
    Total                                      1.101ns (0.650ns logic, 0.451ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SDRAMInterface/Filestart (SLICE_X8Y31.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.127ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SDRAMInterface/MemCLK (FF)
  Destination:          Inst_SDRAMInterface/Filestart (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.223ns (Levels of Logic = 0)
  Clock Path Skew:      0.096ns (0.641 - 0.545)
  Source Clock:         clk_BUFGP rising at 83.300ns
  Destination Clock:    clk_BUFGP rising at 83.300ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_SDRAMInterface/MemCLK to Inst_SDRAMInterface/Filestart
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y32.YQ       Tcko                  0.541   Inst_SDRAMInterface/MemCLK
                                                       Inst_SDRAMInterface/MemCLK
    SLICE_X8Y31.CE       net (fanout=21)       0.682   Inst_SDRAMInterface/MemCLK
    SLICE_X8Y31.CLK      Tckce       (-Th)     0.000   filestart
                                                       Inst_SDRAMInterface/Filestart
    -------------------------------------------------  ---------------------------
    Total                                      1.223ns (0.541ns logic, 0.682ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SDRAMInterface/MemCLK (SLICE_X8Y32.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.194ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SDRAMInterface/MemCLK (FF)
  Destination:          Inst_SDRAMInterface/MemCLK (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.194ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 83.300ns
  Destination Clock:    clk_BUFGP rising at 83.300ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_SDRAMInterface/MemCLK to Inst_SDRAMInterface/MemCLK
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y32.YQ       Tcko                  0.541   Inst_SDRAMInterface/MemCLK
                                                       Inst_SDRAMInterface/MemCLK
    SLICE_X8Y32.BY       net (fanout=21)       0.480   Inst_SDRAMInterface/MemCLK
    SLICE_X8Y32.CLK      Tckdi       (-Th)    -0.173   Inst_SDRAMInterface/MemCLK
                                                       Inst_SDRAMInterface/MemCLK
    -------------------------------------------------  ---------------------------
    Total                                      1.194ns (0.714ns logic, 0.480ns route)
                                                       (59.8% logic, 40.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 83.3 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 80.096ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.300ns
  Low pulse: 41.650ns
  Low pulse limit: 1.602ns (Trpw)
  Physical resource: Inst_SampleENA/cnt<0>/SR
  Logical resource: Inst_SampleENA/cnt_0/SR
  Location pin: SLICE_X28Y10.SR
  Clock network: rst_IBUF
--------------------------------------------------------------------------------
Slack: 80.096ns (period - (min high pulse limit / (high pulse / period)))
  Period: 83.300ns
  High pulse: 41.650ns
  High pulse limit: 1.602ns (Trpw)
  Physical resource: Inst_SampleENA/cnt<0>/SR
  Logical resource: Inst_SampleENA/cnt_0/SR
  Location pin: SLICE_X28Y10.SR
  Clock network: rst_IBUF
--------------------------------------------------------------------------------
Slack: 80.096ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.300ns
  Low pulse: 41.650ns
  Low pulse limit: 1.602ns (Trpw)
  Physical resource: Inst_SampleENA/cnt<0>/SR
  Logical resource: Inst_SampleENA/SampleCLKEna/SR
  Location pin: SLICE_X28Y10.SR
  Clock network: rst_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   12.573|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 12814 paths, 0 nets, and 2585 connections

Design statistics:
   Minimum period:  12.573ns{1}   (Maximum frequency:  79.536MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Feb 13 17:39:01 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 126 MB



