# AXI_register_bank
lightweight AXI4-Lite slave peripheral in Verilog that exposes a small register bank to a master
