{"Source Block": ["hdl/library/axi_gpreg/axi_gpreg.v@288:304@HdlStmIf", "    .up_rack (up_rack_s[n]));\n  end\n\n  // clock monitors\n\n  if (NUM_OF_CLK_MONS < 8) begin\n  for (n = NUM_OF_CLK_MONS; n < 8; n = n + 1) begin: g_unused_clock_mon\n  assign up_wack_s[(8+n)] = 1'd0;\n  assign up_rdata_s[(8+n)] = 32'd0;\n  assign up_rack_s[(8+n)] = 1'd0;\n  end\n  end\n\n  for (n = 0; n < NUM_OF_CLK_MONS; n = n + 1) begin: g_clock_mon\n  axi_gpreg_clock_mon #(\n    .ID (32+n),\n    .BUF_ENABLE (BUF_ENABLE[n]))\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[293, "  if (NUM_OF_CLK_MONS < 8) begin\n"], [294, "  for (n = NUM_OF_CLK_MONS; n < 8; n = n + 1) begin: g_unused_clock_mon\n"], [295, "  assign up_wack_s[(8+n)] = 1'd0;\n"], [296, "  assign up_rdata_s[(8+n)] = 32'd0;\n"], [297, "  assign up_rack_s[(8+n)] = 1'd0;\n"], [298, "  end\n"], [299, "  end\n"]], "Add": []}}