{"Source Block": ["hdl/library/axi_dmac/request_arb.v@1017:1027@HdlStmAssign", ");\n\n// Don't let the request generator run in advance more than one descriptor\n// The descriptor FIFO should not block the start of the request generator\n// since it becomes ready earlier.\nassign req_gen_valid = req_valid & req_ready;\nassign req_src_valid = req_valid & req_ready;\nassign req_ready = req_gen_ready & req_src_ready;\n\nutil_axis_fifo #(\n  .DATA_WIDTH(DMA_ADDRESS_WIDTH_DEST + 1),\n"], "Clone Blocks": [["hdl/library/axi_dmac/request_arb.v@1018:1028", "\n// Don't let the request generator run in advance more than one descriptor\n// The descriptor FIFO should not block the start of the request generator\n// since it becomes ready earlier.\nassign req_gen_valid = req_valid & req_ready;\nassign req_src_valid = req_valid & req_ready;\nassign req_ready = req_gen_ready & req_src_ready;\n\nutil_axis_fifo #(\n  .DATA_WIDTH(DMA_ADDRESS_WIDTH_DEST + 1),\n  .ADDRESS_WIDTH(0),\n"], ["hdl/library/axi_dmac/request_arb.v@1019:1029", "// Don't let the request generator run in advance more than one descriptor\n// The descriptor FIFO should not block the start of the request generator\n// since it becomes ready earlier.\nassign req_gen_valid = req_valid & req_ready;\nassign req_src_valid = req_valid & req_ready;\nassign req_ready = req_gen_ready & req_src_ready;\n\nutil_axis_fifo #(\n  .DATA_WIDTH(DMA_ADDRESS_WIDTH_DEST + 1),\n  .ADDRESS_WIDTH(0),\n  .ASYNC_CLK(ASYNC_CLK_SRC_DEST)\n"]], "Diff Content": {"Delete": [[1022, "assign req_gen_valid = req_valid & req_ready;\n"]], "Add": []}}