# 1 "arch/arm/boot/dts/am437x-gp-evm.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm/boot/dts/am437x-gp-evm.dts"







/dts-v1/;

# 1 "arch/arm/boot/dts/am4372.dtsi" 1







# 1 "./scripts/dtc/include-prefixes/dt-bindings/bus/ti-sysc.h" 1
# 9 "arch/arm/boot/dts/am4372.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 10 "arch/arm/boot/dts/am4372.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 11 "arch/arm/boot/dts/am4372.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/am4.h" 1
# 12 "arch/arm/boot/dts/am4372.dtsi" 2

/ {
 compatible = "ti,am4372", "ti,am43";
 interrupt-parent = <&wakeupgen>;
 #address-cells = <1>;
 #size-cells = <1>;
 chosen { };

 memory@0 {
  device_type = "memory";
  reg = <0 0>;
 };

 aliases {
  i2c0 = &i2c0;
  i2c1 = &i2c1;
  i2c2 = &i2c2;
  serial0 = &uart0;
  serial1 = &uart1;
  serial2 = &uart2;
  serial3 = &uart3;
  serial4 = &uart4;
  serial5 = &uart5;
  ethernet0 = &cpsw_port1;
  ethernet1 = &cpsw_port2;
  spi0 = &qspi;
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;
  cpu: cpu@0 {
   compatible = "arm,cortex-a9";
   enable-method = "ti,am4372";
   device_type = "cpu";
   reg = <0>;

   clocks = <&dpll_mpu_ck>;
   clock-names = "cpu";

   operating-points-v2 = <&cpu0_opp_table>;

   clock-latency = <300000>;
   cpu-idle-states = <&mpu_gate>;
  };

  idle-states {
   mpu_gate: mpu_gate {
    compatible = "arm,idle-state";
    entry-latency-us = <40>;
    exit-latency-us = <100>;
    min-residency-us = <300>;
    local-timer-stop;
   };
  };
 };

 cpu0_opp_table: opp-table {
  compatible = "operating-points-v2-ti-cpu";
  syscon = <&scm_conf>;

  opp50-300000000 {
   opp-hz = /bits/ 64 <300000000>;
   opp-microvolt = <950000 931000 969000>;
   opp-supported-hw = <0xFF 0x01>;
   opp-suspend;
  };

  opp100-600000000 {
   opp-hz = /bits/ 64 <600000000>;
   opp-microvolt = <1100000 1078000 1122000>;
   opp-supported-hw = <0xFF 0x04>;
  };

  opp120-720000000 {
   opp-hz = /bits/ 64 <720000000>;
   opp-microvolt = <1200000 1176000 1224000>;
   opp-supported-hw = <0xFF 0x08>;
  };

  oppturbo-800000000 {
   opp-hz = /bits/ 64 <800000000>;
   opp-microvolt = <1260000 1234800 1285200>;
   opp-supported-hw = <0xFF 0x10>;
  };

  oppnitro-1000000000 {
   opp-hz = /bits/ 64 <1000000000>;
   opp-microvolt = <1325000 1298500 1351500>;
   opp-supported-hw = <0xFF 0x20>;
  };
 };

 soc {
  compatible = "ti,omap-infra";
 };

 gic: interrupt-controller@48241000 {
  compatible = "arm,cortex-a9-gic";
  interrupt-controller;
  #interrupt-cells = <3>;
  reg = <0x48241000 0x1000>,
        <0x48240100 0x0100>;
  interrupt-parent = <&gic>;
 };

 wakeupgen: interrupt-controller@48281000 {
  compatible = "ti,omap4-wugen-mpu";
  interrupt-controller;
  #interrupt-cells = <3>;
  reg = <0x48281000 0x1000>;
  interrupt-parent = <&gic>;
 };

 scu: scu@48240000 {
  compatible = "arm,cortex-a9-scu";
  reg = <0x48240000 0x100>;
 };

 global_timer: timer@48240200 {
  compatible = "arm,cortex-a9-global-timer";
  reg = <0x48240200 0x100>;
  interrupts = <1 11 1>;
  interrupt-parent = <&gic>;
  clocks = <&mpu_periphclk>;
 };

 local_timer: timer@48240600 {
  compatible = "arm,cortex-a9-twd-timer";
  reg = <0x48240600 0x100>;
  interrupts = <1 13 1>;
  interrupt-parent = <&gic>;
  clocks = <&mpu_periphclk>;
 };

 cache-controller@48242000 {
  compatible = "arm,pl310-cache";
  reg = <0x48242000 0x1000>;
  cache-unified;
  cache-level = <2>;
 };

 ocp@44000000 {
  compatible = "simple-pm-bus";
  power-domains = <&prm_per>;
  clocks = <&l3_clkctrl ((0x20) - 0x20) 0>;
  clock-names = "fck";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  ti,no-idle;

  l3-noc@44000000 {
   compatible = "ti,am4372-l3-noc";
   reg = <0x44000000 0x400000>,
         <0x44800000 0x400000>;
   interrupts = <0 9 4>,
         <0 10 4>;
  };

  l4_wkup: interconnect@44c00000 {
  };
  l4_per: interconnect@48000000 {
  };
  l4_fast: interconnect@4a000000 {
  };

  target-module@4c000000 {
   compatible = "ti,sysc-omap4-simple", "ti,sysc";
   reg = <0x4c000000 0x4>;
   reg-names = "rev";
   clocks = <&emif_clkctrl ((0x720) - 0x720) 0>;
   clock-names = "fck";
   ti,no-idle;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x4c000000 0x1000000>;

   emif: emif@0 {
    compatible = "ti,emif-am4372";
    reg = <0 0x1000000>;
    interrupts = <0 101 4>;
    sram = <&pm_sram_code
     &pm_sram_data>;
   };
  };

  target-module@49000000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0x49000000 0x4>;
   reg-names = "rev";
   clocks = <&l3_clkctrl ((0x78) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x49000000 0x10000>;

   edma: dma@0 {
    compatible = "ti,edma3-tpcc";
    reg = <0 0x10000>;
    reg-names = "edma3_cc";
    interrupts = <0 12 4>,
          <0 13 4>,
          <0 14 4>;
    interrupt-names = "edma3_ccint", "edma3_mperr",
        "edma3_ccerrint";
    dma-requests = <64>;
    #dma-cells = <2>;

    ti,tptcs = <&edma_tptc0 7>, <&edma_tptc1 5>,
        <&edma_tptc2 0>;

    ti,edma-memcpy-channels = <58 59>;
   };
  };

  target-module@49800000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0x49800000 0x4>,
         <0x49800010 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-mask = <(1 << 0)>;
   ti,sysc-midle = <0>;
   ti,sysc-sidle = <0>,
     <2>;
   clocks = <&l3_clkctrl ((0x80) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x49800000 0x100000>;

   edma_tptc0: dma@0 {
    compatible = "ti,edma3-tptc";
    reg = <0 0x100000>;
    interrupts = <0 112 4>;
    interrupt-names = "edma3_tcerrint";
   };
  };

  target-module@49900000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0x49900000 0x4>,
         <0x49900010 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-mask = <(1 << 0)>;
   ti,sysc-midle = <0>;
   ti,sysc-sidle = <0>,
     <2>;
   clocks = <&l3_clkctrl ((0x88) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x49900000 0x100000>;

   edma_tptc1: dma@0 {
    compatible = "ti,edma3-tptc";
    reg = <0 0x100000>;
    interrupts = <0 113 4>;
    interrupt-names = "edma3_tcerrint";
   };
  };

  target-module@49a00000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0x49a00000 0x4>,
         <0x49a00010 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-mask = <(1 << 0)>;
   ti,sysc-midle = <0>;
   ti,sysc-sidle = <0>,
     <2>;
   clocks = <&l3_clkctrl ((0x90) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x49a00000 0x100000>;

   edma_tptc2: dma@0 {
    compatible = "ti,edma3-tptc";
    reg = <0 0x100000>;
    interrupts = <0 114 4>;
    interrupt-names = "edma3_tcerrint";
   };
  };

  target-module@47810000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x478102fc 0x4>,
         <0x47810110 0x4>,
         <0x47810114 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((3 << 8) |
      (1 << 2) |
      (1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>;
   ti,syss-mask = <1>;
   clocks = <&l3s_clkctrl ((0x248) - 0x68) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x47810000 0x1000>;

   mmc3: mmc@0 {
    compatible = "ti,am437-sdhci";
    ti,needs-special-reset;
    interrupts = <0 29 4>;
    reg = <0x0 0x1000>;
    status = "disabled";
   };
  };

  sham_target: target-module@53100000 {
   compatible = "ti,sysc-omap3-sham", "ti,sysc";
   reg = <0x53100100 0x4>,
         <0x53100110 0x4>,
         <0x53100114 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>;
   ti,syss-mask = <1>;

   clocks = <&l3_clkctrl ((0x58) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x53100000 0x1000>;

   sham: sham@0 {
    compatible = "ti,omap5-sham";
    reg = <0 0x300>;
    dmas = <&edma 36 0>;
    dma-names = "rx";
    interrupts = <0 109 4>;
   };
  };

  aes_target: target-module@53501000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x53501080 0x4>,
         <0x53501084 0x4>,
         <0x53501088 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;
   ti,syss-mask = <1>;

   clocks = <&l3_clkctrl ((0x28) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x53501000 0x1000>;

   aes: aes@0 {
    compatible = "ti,omap4-aes";
    reg = <0 0xa0>;
    interrupts = <0 103 4>;
    dmas = <&edma 6 0>,
          <&edma 5 0>;
    dma-names = "tx", "rx";
   };
  };

  des_target: target-module@53701000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x53701030 0x4>,
         <0x53701034 0x4>,
         <0x53701038 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;
   ti,syss-mask = <1>;

   clocks = <&l3_clkctrl ((0x30) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0 0x53701000 0x1000>;

   des: des@0 {
    compatible = "ti,omap4-des";
    reg = <0 0xa0>;
    interrupts = <0 130 4>;
    dmas = <&edma 34 0>,
           <&edma 33 0>;
    dma-names = "tx", "rx";
   };
  };

  pruss_tm: target-module@54400000 {
   compatible = "ti,sysc-pruss", "ti,sysc";
   reg = <0x54426000 0x4>,
         <0x54426004 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-mask = <((1 << 4) |
      (1 << 5))>;
   ti,sysc-midle = <0>,
     <1>,
     <2>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>;
   clocks = <&pruss_ocp_clkctrl ((0x320) - 0x320) 0>;
   clock-names = "fck";
   resets = <&prm_per 1>;
   reset-names = "rstctrl";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x54400000 0x80000>;

   pruss1: pruss@0 {
    compatible = "ti,am4376-pruss1";
    reg = <0x0 0x40000>;
    #address-cells = <1>;
    #size-cells = <1>;
    ranges;

    pruss1_mem: memories@0 {
     reg = <0x0 0x2000>,
           <0x2000 0x2000>,
           <0x10000 0x8000>;
     reg-names = "dram0", "dram1",
          "shrdram2";
    };

    pruss1_cfg: cfg@26000 {
     compatible = "ti,pruss-cfg", "syscon";
     reg = <0x26000 0x2000>;
     #address-cells = <1>;
     #size-cells = <1>;
     ranges = <0x0 0x26000 0x2000>;

     clocks {
      #address-cells = <1>;
      #size-cells = <0>;

      pruss1_iepclk_mux: iepclk-mux@30 {
       reg = <0x30>;
       #clock-cells = <0>;
       clocks = <&sysclk_div>,
         <&pruss_ocp_gclk>;
      };
     };
    };

    pruss1_mii_rt: mii-rt@32000 {
     compatible = "ti,pruss-mii", "syscon";
     reg = <0x32000 0x58>;
    };

    pruss1_intc: interrupt-controller@20000 {
     compatible = "ti,pruss-intc";
     reg = <0x20000 0x2000>;
     interrupt-controller;
     #interrupt-cells = <3>;
     interrupts = <0 20 4>,
           <0 21 4>,
           <0 22 4>,
           <0 23 4>,
           <0 24 4>,
           <0 26 4>,
           <0 27 4>;
     interrupt-names = "host_intr0", "host_intr1",
         "host_intr2", "host_intr3",
         "host_intr4",
         "host_intr6", "host_intr7";
     ti,irqs-reserved = /bits/ 8 <0x20>;
    };

    pru1_0: pru@34000 {
     compatible = "ti,am4376-pru";
     reg = <0x34000 0x3000>,
           <0x22000 0x400>,
           <0x22400 0x100>;
     reg-names = "iram", "control", "debug";
     firmware-name = "am437x-pru1_0-fw";
    };

    pru1_1: pru@38000 {
     compatible = "ti,am4376-pru";
     reg = <0x38000 0x3000>,
           <0x24000 0x400>,
           <0x24400 0x100>;
     reg-names = "iram", "control", "debug";
     firmware-name = "am437x-pru1_1-fw";
    };

    pruss1_mdio: mdio@32400 {
     compatible = "ti,davinci_mdio";
     reg = <0x32400 0x90>;
     clocks = <&dpll_core_m4_ck>;
     clock-names = "fck";
     bus_freq = <1000000>;
     #address-cells = <1>;
     #size-cells = <0>;
    };
   };

   pruss0: pruss@40000 {
    compatible = "ti,am4376-pruss0";
    reg = <0x40000 0x40000>;
    #address-cells = <1>;
    #size-cells = <1>;
    ranges;

    pruss0_mem: memories@40000 {
     reg = <0x40000 0x1000>,
           <0x42000 0x1000>;
     reg-names = "dram0", "dram1";
    };

    pruss0_cfg: cfg@66000 {
     compatible = "ti,pruss-cfg", "syscon";
     reg = <0x66000 0x2000>;
     #address-cells = <1>;
     #size-cells = <1>;
     ranges = <0x0 0x66000 0x2000>;

     clocks {
      #address-cells = <1>;
      #size-cells = <0>;

      pruss0_iepclk_mux: iepclk-mux@30 {
       reg = <0x30>;
       #clock-cells = <0>;
       clocks = <&sysclk_div>,
         <&pruss_ocp_gclk>;
      };
     };
    };

    pruss0_mii_rt: mii-rt@72000 {
     compatible = "ti,pruss-mii", "syscon";
     reg = <0x72000 0x58>;
     status = "disabled";
    };

    pruss0_intc: interrupt-controller@60000 {
     compatible = "ti,pruss-intc";
     reg = <0x60000 0x2000>;
     interrupt-controller;
     #interrupt-cells = <3>;
     interrupts = <0 159 4>,
           <0 160 4>,
           <0 161 4>,
           <0 162 4>,
           <0 163 4>,
           <0 164 4>,
           <0 165 4>;
     interrupt-names = "host_intr0", "host_intr1",
         "host_intr2", "host_intr3",
         "host_intr4",
         "host_intr6", "host_intr7";
     ti,irqs-reserved = /bits/ 8 <0x20>;
    };

    pru0_0: pru@74000 {
     compatible = "ti,am4376-pru";
     reg = <0x74000 0x1000>,
           <0x62000 0x400>,
           <0x62400 0x100>;
     reg-names = "iram", "control", "debug";
     firmware-name = "am437x-pru0_0-fw";
    };

    pru0_1: pru@78000 {
     compatible = "ti,am4376-pru";
     reg = <0x78000 0x1000>,
           <0x64000 0x400>,
           <0x64400 0x100>;
     reg-names = "iram", "control", "debug";
     firmware-name = "am437x-pru0_1-fw";
    };
   };
  };

  target-module@50000000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x50000000 4>,
         <0x50000010 4>,
         <0x50000014 4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-sidle = <0>,
     <1>,
     <2>;
   ti,syss-mask = <1>;
   clocks = <&l3s_clkctrl ((0x220) - 0x68) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x50000000 0x50000000 0x00001000>,
     <0x00000000 0x00000000 0x40000000>;

   gpmc: gpmc@50000000 {
    compatible = "ti,am3352-gpmc";
    dmas = <&edma 52 0>;
    dma-names = "rxtx";
    clocks = <&l3s_gclk>;
    clock-names = "fck";
    reg = <0x50000000 0x2000>;
    interrupts = <0 100 4>;
    gpmc,num-cs = <7>;
    gpmc,num-waitpins = <2>;
    #address-cells = <2>;
    #size-cells = <1>;
    interrupt-controller;
    #interrupt-cells = <2>;
    gpio-controller;
    #gpio-cells = <2>;
    status = "disabled";
   };
  };

  target-module@47900000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0x47900000 0x4>,
         <0x47900010 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;
   clocks = <&l3s_clkctrl ((0x258) - 0x68) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x47900000 0x1000>,
     <0x30000000 0x30000000 0x4000000>;

   qspi: spi@0 {
    compatible = "ti,am4372-qspi";
    reg = <0 0x100>,
          <0x30000000 0x4000000>;
    reg-names = "qspi_base", "qspi_mmap";
    clocks = <&dpll_per_m2_div4_ck>;
    clock-names = "fck";
    #address-cells = <1>;
    #size-cells = <0>;
    interrupts = <0 138 0x4>;
    num-cs = <4>;
   };
  };

  target-module@40300000 {
   compatible = "ti,sysc-omap4-simple", "ti,sysc";
   clocks = <&l3_clkctrl ((0x50) - 0x20) 0>;
   clock-names = "fck";
   ti,no-idle;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0 0x40300000 0x40000>;

   ocmcram: sram@0 {
    compatible = "mmio-sram";
    reg = <0 0x40000>;
    ranges = <0 0 0x40000>;
    #address-cells = <1>;
    #size-cells = <1>;

    pm_sram_code: pm-code-sram@0 {
     compatible = "ti,sram";
     reg = <0x0 0x1000>;
     protect-exec;
    };

    pm_sram_data: pm-data-sram@1000 {
     compatible = "ti,sram";
     reg = <0x1000 0x1000>;
     pool;
    };
   };
  };

  target-module@56000000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0x5600fe00 0x4>,
         <0x5600fe10 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-midle = <0>,
     <1>,
     <2>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>;
   clocks = <&gfx_l3_clkctrl ((0x20) - 0x20) 0>;
   clock-names = "fck";
   power-domains = <&prm_gfx>;
   resets = <&prm_gfx 0>;
   reset-names = "rstctrl";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0 0x56000000 0x1000000>;
  };
 };
};

# 1 "arch/arm/boot/dts/am437x-l4.dtsi" 1
&l4_wkup {
 compatible = "ti,am4-l4-wkup", "simple-pm-bus";
 power-domains = <&prm_wkup>;
 clocks = <&l4_wkup_clkctrl ((0x220) - 0x220) 0>;
 clock-names = "fck";
 reg = <0x44c00000 0x800>,
       <0x44c00800 0x800>,
       <0x44c01000 0x400>,
       <0x44c01400 0x400>;
 reg-names = "ap", "la", "ia0", "ia1";
 #address-cells = <1>;
 #size-cells = <1>;
 ranges = <0x00000000 0x44c00000 0x100000>,
   <0x00100000 0x44d00000 0x100000>,
   <0x00200000 0x44e00000 0x100000>;

 segment@0 {
  compatible = "simple-pm-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x00000000 0x00000000 0x000800>,
    <0x00000800 0x00000800 0x000800>,
    <0x00001000 0x00001000 0x000400>,
    <0x00001400 0x00001400 0x000400>;
 };

 segment@100000 {
  compatible = "simple-pm-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x00000000 0x00100000 0x004000>,
    <0x00004000 0x00104000 0x001000>,
    <0x00080000 0x00180000 0x002000>,
    <0x00082000 0x00182000 0x001000>,
    <0x000f0000 0x001f0000 0x010000>;

  target-module@0 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0x0 0x4>;
   reg-names = "rev";
   clocks = <&l4_wkup_aon_clkctrl ((0x228) - 0x228) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x00000000 0x00000000 0x4000>,
     <0x00080000 0x00080000 0x2000>;

   wkup_m3: cpu@0 {
    compatible = "ti,am4372-wkup-m3";
    reg = <0x00000000 0x4000>,
          <0x00080000 0x2000>;
    reg-names = "umem", "dmem";
    resets = <&prm_wkup 3>;
    reset-names = "rstctrl";
    ti,pm-firmware = "am335x-pm-firmware.elf";
   };
  };

  target-module@f0000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0xf0000 0x4>;
   reg-names = "rev";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0xf0000 0x10000>;

   prcm: prcm@0 {
    compatible = "ti,am4-prcm", "simple-bus";
    reg = <0x0 0x11000>;
    interrupts = <0 11 4>;
    #address-cells = <1>;
    #size-cells = <1>;
    ranges = <0 0 0x11000>;

    prcm_clocks: clocks {
     #address-cells = <1>;
     #size-cells = <0>;
    };

    prcm_clockdomains: clockdomains {
    };
   };
  };
 };

 segment@200000 {
  compatible = "simple-pm-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x00000000 0x00200000 0x001000>,
    <0x00003000 0x00203000 0x001000>,
    <0x00004000 0x00204000 0x001000>,
    <0x00005000 0x00205000 0x001000>,
    <0x00006000 0x00206000 0x001000>,
    <0x00007000 0x00207000 0x001000>,
    <0x00008000 0x00208000 0x001000>,
    <0x00009000 0x00209000 0x001000>,
    <0x0000a000 0x0020a000 0x001000>,
    <0x0000b000 0x0020b000 0x001000>,
    <0x0000c000 0x0020c000 0x001000>,
    <0x0000d000 0x0020d000 0x001000>,
    <0x0000f000 0x0020f000 0x001000>,
    <0x00010000 0x00210000 0x010000>,
    <0x00030000 0x00230000 0x001000>,
    <0x00031000 0x00231000 0x001000>,
    <0x00032000 0x00232000 0x001000>,
    <0x00033000 0x00233000 0x001000>,
    <0x00034000 0x00234000 0x001000>,
    <0x00035000 0x00235000 0x001000>,
    <0x00036000 0x00236000 0x001000>,
    <0x00037000 0x00237000 0x001000>,
    <0x00038000 0x00238000 0x001000>,
    <0x00039000 0x00239000 0x001000>,
    <0x0003a000 0x0023a000 0x001000>,
    <0x0003e000 0x0023e000 0x001000>,
    <0x0003f000 0x0023f000 0x001000>,
    <0x00040000 0x00240000 0x040000>,
    <0x00080000 0x00280000 0x001000>,
    <0x00088000 0x00288000 0x008000>,
    <0x00092000 0x00292000 0x001000>,
    <0x00086000 0x00286000 0x001000>,
    <0x00087000 0x00287000 0x001000>,
    <0x00090000 0x00290000 0x001000>,
    <0x00091000 0x00291000 0x001000>;

  target-module@3000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x3000 0x1000>;
  };

  target-module@5000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x5000 0x1000>;
  };

  target-module@7000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x7000 0x4>,
         <0x7010 0x4>,
         <0x7114 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((1 << 2) |
      (1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;
   ti,syss-mask = <1>;

   clocks = <&l4_wkup_clkctrl ((0x368) - 0x220) 0>,
     <&l4_wkup_clkctrl ((0x368) - 0x220) 8>;
   clock-names = "fck", "dbclk";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x7000 0x1000>;

   gpio0: gpio@0 {
    compatible = "ti,am4372-gpio","ti,omap4-gpio";
    reg = <0x0 0x1000>;
    interrupts = <0 96 4>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    status = "disabled";
   };
  };

  target-module@9000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x9050 0x4>,
         <0x9054 0x4>,
         <0x9058 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((1 << 2) |
      (1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;

   clocks = <&l4_wkup_clkctrl ((0x348) - 0x220) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x9000 0x1000>;

   uart0: serial@0 {
    compatible = "ti,am4372-uart";
    reg = <0x0 0x2000>;
    interrupts = <0 72 4>;
   };
  };

  target-module@b000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0xb000 0x8>,
         <0xb010 0x8>,
         <0xb090 0x8>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((3 << 8) |
      (1 << 2) |
      (1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;
   ti,syss-mask = <1>;

   clocks = <&l4_wkup_clkctrl ((0x340) - 0x220) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0xb000 0x1000>;

   i2c0: i2c@0 {
    compatible = "ti,am4372-i2c","ti,omap4-i2c";
    reg = <0x0 0x1000>;
    interrupts = <0 70 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };
  };

  target-module@d000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0xd000 0x4>,
         <0xd010 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;

   clocks = <&l3s_tsc_clkctrl ((0x120) - 0x120) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0xd000 0x1000>;

   tscadc: tscadc@0 {
    compatible = "ti,am3359-tscadc";
    reg = <0x0 0x1000>;
    interrupts = <0 16 4>;
    clocks = <&adc_tsc_fck>;
    clock-names = "fck";
    status = "disabled";
    dmas = <&edma 53 0>, <&edma 57 0>;
    dma-names = "fifo0", "fifo1";

    tsc {
     compatible = "ti,am3359-tsc";
    };

    adc {
     #io-channel-cells = <1>;
     compatible = "ti,am3359-adc";
    };

   };
  };

  target-module@10000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0x10000 0x4>;
   reg-names = "rev";
   clocks = <&l4_wkup_clkctrl ((0x360) - 0x220) 0>;
   clock-names = "fck";
   ti,no-idle;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x10000 0x10000>;

   scm: scm@0 {
    compatible = "ti,am4-scm", "simple-bus";
    reg = <0x0 0x4000>;
    #address-cells = <1>;
    #size-cells = <1>;
    ranges = <0 0 0x4000>;

    am43xx_pinmux: pinmux@800 {
     compatible = "ti,am437-padconf",
           "pinctrl-single";
     reg = <0x800 0x31c>;
     #address-cells = <1>;
     #size-cells = <0>;
     #pinctrl-cells = <1>;
     #interrupt-cells = <1>;
     interrupt-controller;
     pinctrl-single,register-width = <32>;
     pinctrl-single,function-mask = <0xffffffff>;
    };

    scm_conf: scm_conf@0 {
     compatible = "syscon", "simple-bus";
     reg = <0x0 0x800>;
     #address-cells = <1>;
     #size-cells = <1>;

     phy_gmii_sel: phy-gmii-sel {
      compatible = "ti,am43xx-phy-gmii-sel";
      reg = <0x650 0x4>;
      #phy-cells = <2>;
     };

     scm_clocks: clocks {
      #address-cells = <1>;
      #size-cells = <0>;
     };
    };

    wkup_m3_ipc: wkup_m3_ipc@1324 {
     compatible = "ti,am4372-wkup-m3-ipc";
     reg = <0x1324 0x44>;
     interrupts = <0 78 4>;
     ti,rproc = <&wkup_m3>;
     mboxes = <&mailbox &mbox_wkupm3>;
    };

    edma_xbar: dma-router@f90 {
     compatible = "ti,am335x-edma-crossbar";
     reg = <0xf90 0x40>;
     #dma-cells = <3>;
     dma-requests = <64>;
     dma-masters = <&edma>;
    };

    scm_clockdomains: clockdomains {
    };
   };
  };

  timer1_target: target-module@31000 {
   compatible = "ti,sysc-omap2-timer", "ti,sysc";
   reg = <0x31000 0x4>,
         <0x31010 0x4>,
         <0x31014 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((3 << 8) |
      (1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>;
   ti,syss-mask = <1>;

   clocks = <&l4_wkup_clkctrl ((0x328) - 0x220) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x31000 0x1000>;

   timer1: timer@0 {
    compatible = "ti,am4372-timer-1ms","ti,am335x-timer-1ms";
    reg = <0x0 0x400>;
    interrupts = <0 67 4>;
    ti,timer-alwon;
    clocks = <&timer1_fck>;
    clock-names = "fck";
   };
  };

  target-module@33000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x33000 0x1000>;
  };

  target-module@35000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x35000 0x4>,
         <0x35010 0x4>,
         <0x35014 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((1 << 5) |
      (1 << 1))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;
   ti,syss-mask = <1>;

   clocks = <&l4_wkup_clkctrl ((0x338) - 0x220) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x35000 0x1000>;

   wdt: wdt@0 {
    compatible = "ti,am4372-wdt","ti,omap3-wdt";
    reg = <0x0 0x1000>;
    interrupts = <0 91 4>;
   };
  };

  target-module@37000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x37000 0x1000>;
  };

  target-module@39000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x39000 0x1000>;
  };

  rtc_target: target-module@3e000 {
   compatible = "ti,sysc-omap4-simple", "ti,sysc";
   reg = <0x3e074 0x4>,
         <0x3e078 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;

   power-domains = <&prm_rtc>;
   clocks = <&l4_rtc_clkctrl ((0x20) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x3e000 0x1000>;

   rtc: rtc@0 {
    compatible = "ti,am4372-rtc", "ti,am3352-rtc",
          "ti,da830-rtc";
    reg = <0x0 0x1000>;
    interrupts = <0 75 4
           0 76 4>;
    clocks = <&clk_32768_ck>;
    clock-names = "int-clk";
    system-power-controller;
    status = "disabled";
   };
  };

  target-module@40000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x40000 0x40000>;
  };

  target-module@86000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x86000 0x4>,
         <0x86004 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-sidle = <0>,
     <1>;

   clocks = <&l4_wkup_aon_clkctrl ((0x230) - 0x228) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x86000 0x1000>;

   counter32k: counter@0 {
    compatible = "ti,am4372-counter32k","ti,omap-counter32k";
    reg = <0x0 0x40>;
   };
  };

  target-module@88000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x00000000 0x00088000 0x00008000>,
     <0x00008000 0x00090000 0x00001000>,
     <0x00009000 0x00091000 0x00001000>;
  };
 };
};

&l4_fast {
 compatible = "ti,am4-l4-fast", "simple-pm-bus";
 power-domains = <&prm_per>;
 clocks = <&l3_clkctrl ((0xa0) - 0x20) 0>;
 clock-names = "fck";
 reg = <0x4a000000 0x800>,
       <0x4a000800 0x800>,
       <0x4a001000 0x400>;
 reg-names = "ap", "la", "ia0";
 #address-cells = <1>;
 #size-cells = <1>;
 ranges = <0x00000000 0x4a000000 0x1000000>;

 segment@0 {
  compatible = "simple-pm-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x00000000 0x00000000 0x000800>,
    <0x00000800 0x00000800 0x000800>,
    <0x00001000 0x00001000 0x000400>,
    <0x00100000 0x00100000 0x008000>,
    <0x00108000 0x00108000 0x001000>,
    <0x00400000 0x00400000 0x002000>,
    <0x00402000 0x00402000 0x001000>,
    <0x00200000 0x00200000 0x080000>,
    <0x00280000 0x00280000 0x001000>;

  target-module@100000 {
   compatible = "ti,sysc-omap4-simple", "ti,sysc";
   reg = <0x101200 0x4>,
         <0x101208 0x4>,
         <0x101204 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <0>;
   ti,sysc-midle = <0>,
     <1>;
   ti,sysc-sidle = <0>,
     <1>;
   ti,syss-mask = <1>;
   clocks = <&cpsw_125mhz_clkctrl ((0xb20) - 0xb20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x100000 0x8000>;

   mac_sw: switch@0 {
    compatible = "ti,am4372-cpsw-switch", "ti,cpsw-switch";
    reg = <0x0 0x4000>;
    ranges = <0 0 0x4000>;
    clocks = <&cpsw_125mhz_gclk>, <&dpll_clksel_mac_clk>;
    clock-names = "fck", "50mclk";
    assigned-clocks = <&dpll_clksel_mac_clk>;
    assigned-clock-rates = <50000000>;
    #address-cells = <1>;
    #size-cells = <1>;
    syscon = <&scm_conf>;
    status = "disabled";

    interrupts = <0 40 4
           0 41 4
           0 42 4
           0 43 4>;
    interrupt-names = "rx_thresh", "rx", "tx", "misc";

    ethernet-ports {
     #address-cells = <1>;
     #size-cells = <0>;

     cpsw_port1: port@1 {
      reg = <1>;
      label = "port1";
      mac-address = [ 00 00 00 00 00 00 ];
      phys = <&phy_gmii_sel 1 0>;
     };

     cpsw_port2: port@2 {
      reg = <2>;
      label = "port2";
      mac-address = [ 00 00 00 00 00 00 ];
      phys = <&phy_gmii_sel 2 0>;
     };
    };

    davinci_mdio_sw: mdio@1000 {
     compatible = "ti,am4372-mdio", "ti,cpsw-mdio","ti,davinci_mdio";
     clocks = <&cpsw_125mhz_gclk>;
     clock-names = "fck";
     #address-cells = <1>;
     #size-cells = <0>;
     bus_freq = <1000000>;
     reg = <0x1000 0x100>;
    };

    cpts {
     clocks = <&cpsw_cpts_rft_clk>;
     clock-names = "cpts";
    };
   };
  };

  target-module@200000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x200000 0x80000>;
  };

  target-module@400000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x400000 0x2000>;
  };
 };
};

&l4_per {
 compatible = "ti,am4-l4-per", "simple-pm-bus";
 power-domains = <&prm_per>;
 clocks = <&l4ls_clkctrl ((0x420) - 0x420) 0>;
 clock-names = "fck";
 reg = <0x48000000 0x800>,
       <0x48000800 0x800>,
       <0x48001000 0x400>,
       <0x48001400 0x400>,
       <0x48001800 0x400>,
       <0x48001c00 0x400>;
 reg-names = "ap", "la", "ia0", "ia1", "ia2", "ia3";
 #address-cells = <1>;
 #size-cells = <1>;
 ranges = <0x00000000 0x48000000 0x100000>,
   <0x00100000 0x48100000 0x100000>,
   <0x00200000 0x48200000 0x100000>,
   <0x00300000 0x48300000 0x100000>,
   <0x46000000 0x46000000 0x400000>,
   <0x46400000 0x46400000 0x400000>;

 segment@0 {
  compatible = "simple-pm-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x00000000 0x00000000 0x000800>,
    <0x00000800 0x00000800 0x000800>,
    <0x00001000 0x00001000 0x000400>,
    <0x00001400 0x00001400 0x000400>,
    <0x00001800 0x00001800 0x000400>,
    <0x00001c00 0x00001c00 0x000400>,
    <0x00008000 0x00008000 0x001000>,
    <0x00009000 0x00009000 0x001000>,
    <0x00022000 0x00022000 0x001000>,
    <0x00023000 0x00023000 0x001000>,
    <0x00024000 0x00024000 0x001000>,
    <0x00025000 0x00025000 0x001000>,
    <0x0002a000 0x0002a000 0x001000>,
    <0x0002b000 0x0002b000 0x001000>,
    <0x00038000 0x00038000 0x002000>,
    <0x0003a000 0x0003a000 0x001000>,
    <0x0003c000 0x0003c000 0x002000>,
    <0x0003e000 0x0003e000 0x001000>,
    <0x00040000 0x00040000 0x001000>,
    <0x00041000 0x00041000 0x001000>,
    <0x00042000 0x00042000 0x001000>,
    <0x00043000 0x00043000 0x001000>,
    <0x00044000 0x00044000 0x001000>,
    <0x00045000 0x00045000 0x001000>,
    <0x00046000 0x00046000 0x001000>,
    <0x00047000 0x00047000 0x001000>,
    <0x00048000 0x00048000 0x001000>,
    <0x00049000 0x00049000 0x001000>,
    <0x0004c000 0x0004c000 0x001000>,
    <0x0004d000 0x0004d000 0x001000>,
    <0x00060000 0x00060000 0x001000>,
    <0x00061000 0x00061000 0x001000>,
    <0x00080000 0x00080000 0x010000>,
    <0x00090000 0x00090000 0x001000>,
    <0x00030000 0x00030000 0x001000>,
    <0x00031000 0x00031000 0x001000>,
    <0x0004a000 0x0004a000 0x001000>,
    <0x0004b000 0x0004b000 0x001000>,
    <0x000c8000 0x000c8000 0x001000>,
    <0x000c9000 0x000c9000 0x001000>,
    <0x000ca000 0x000ca000 0x001000>,
    <0x000cb000 0x000cb000 0x001000>,
    <0x00034000 0x00034000 0x001000>,
    <0x00035000 0x00035000 0x001000>,
    <0x00036000 0x00036000 0x001000>,
    <0x00037000 0x00037000 0x001000>,
    <0x46000000 0x46000000 0x400000>,
    <0x46400000 0x46400000 0x400000>;

  target-module@8000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x8000 0x1000>;
  };

  target-module@22000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x22050 0x4>,
         <0x22054 0x4>,
         <0x22058 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((1 << 2) |
      (1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;

   clocks = <&l4ls_clkctrl ((0x580) - 0x420) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x22000 0x1000>;

   uart1: serial@0 {
    compatible = "ti,am4372-uart";
    reg = <0x0 0x2000>;
    interrupts = <0 73 4>;
    status = "disabled";
   };
  };

  target-module@24000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x24050 0x4>,
         <0x24054 0x4>,
         <0x24058 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((1 << 2) |
      (1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;

   clocks = <&l4ls_clkctrl ((0x588) - 0x420) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x24000 0x1000>;

   uart2: serial@0 {
    compatible = "ti,am4372-uart";
    reg = <0x0 0x2000>;
    interrupts = <0 74 4>;
    status = "disabled";
   };
  };

  target-module@2a000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x2a000 0x8>,
         <0x2a010 0x8>,
         <0x2a090 0x8>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((3 << 8) |
      (1 << 2) |
      (1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;
   ti,syss-mask = <1>;

   clocks = <&l4ls_clkctrl ((0x4a8) - 0x420) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x2a000 0x1000>;

   i2c1: i2c@0 {
    compatible = "ti,am4372-i2c","ti,omap4-i2c";
    reg = <0x0 0x1000>;
    interrupts = <0 71 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };
  };

  target-module@30000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x30000 0x4>,
         <0x30110 0x4>,
         <0x30114 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((3 << 8) |
      (1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>;
   ti,syss-mask = <1>;

   clocks = <&l4ls_clkctrl ((0x500) - 0x420) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x30000 0x1000>;

   spi0: spi@0 {
    compatible = "ti,am4372-mcspi","ti,omap4-mcspi";
    reg = <0x0 0x400>;
    interrupts = <0 65 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };
  };

  target-module@34000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x34000 0x1000>;
  };

  target-module@36000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x36000 0x1000>;
  };

  target-module@38000 {
   compatible = "ti,sysc-omap4-simple", "ti,sysc";
   reg = <0x38000 0x4>,
         <0x38004 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-sidle = <0>,
     <1>,
     <2>;

   clocks = <&l3s_clkctrl ((0x238) - 0x68) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x38000 0x2000>,
     <0x46000000 0x46000000 0x400000>;

   mcasp0: mcasp@0 {
    compatible = "ti,am33xx-mcasp-audio";
    reg = <0x0 0x2000>,
          <0x46000000 0x400000>;
    reg-names = "mpu", "dat";
    interrupts = <0 80 4>,
          <0 81 4>;
    interrupt-names = "tx", "rx";
    status = "disabled";
    dmas = <&edma 8 2>,
           <&edma 9 2>;
    dma-names = "tx", "rx";
   };
  };

  target-module@3c000 {
   compatible = "ti,sysc-omap4-simple", "ti,sysc";
   reg = <0x3c000 0x4>,
         <0x3c004 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-sidle = <0>,
     <1>,
     <2>;

   clocks = <&l3s_clkctrl ((0x240) - 0x68) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x3c000 0x2000>,
     <0x46400000 0x46400000 0x400000>;

   mcasp1: mcasp@0 {
    compatible = "ti,am33xx-mcasp-audio";
    reg = <0x0 0x2000>,
          <0x46400000 0x400000>;
    reg-names = "mpu", "dat";
    interrupts = <0 82 4>,
          <0 83 4>;
    interrupt-names = "tx", "rx";
    status = "disabled";
    dmas = <&edma 10 2>,
           <&edma 11 2>;
    dma-names = "tx", "rx";
   };
  };

  timer2_target: target-module@40000 {
   compatible = "ti,sysc-omap4-timer", "ti,sysc";
   reg = <0x40000 0x4>,
         <0x40010 0x4>,
         <0x40014 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <(1 << 0)>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;

   clocks = <&l4ls_clkctrl ((0x530) - 0x420) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x40000 0x1000>;

   timer2: timer@0 {
    compatible = "ti,am4372-timer","ti,am335x-timer";
    reg = <0x0 0x400>;
    interrupts = <0 68 4>;
    clocks = <&timer2_fck>;
    clock-names = "fck";
   };
  };

  target-module@42000 {
   compatible = "ti,sysc-omap4-timer", "ti,sysc";
   reg = <0x42000 0x4>,
         <0x42010 0x4>,
         <0x42014 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <(1 << 0)>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;

   clocks = <&l4ls_clkctrl ((0x538) - 0x420) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x42000 0x1000>;

   timer3: timer@0 {
    compatible = "ti,am4372-timer","ti,am335x-timer";
    reg = <0x0 0x400>;
    interrupts = <0 69 4>;
    status = "disabled";
   };
  };

  target-module@44000 {
   compatible = "ti,sysc-omap4-timer", "ti,sysc";
   reg = <0x44000 0x4>,
         <0x44010 0x4>,
         <0x44014 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <(1 << 0)>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;

   clocks = <&l4ls_clkctrl ((0x540) - 0x420) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x44000 0x1000>;

   timer4: timer@0 {
    compatible = "ti,am4372-timer","ti,am335x-timer";
    reg = <0x0 0x400>;
    interrupts = <0 92 4>;
    ti,timer-pwm;
    status = "disabled";
   };
  };

  target-module@46000 {
   compatible = "ti,sysc-omap4-timer", "ti,sysc";
   reg = <0x46000 0x4>,
         <0x46010 0x4>,
         <0x46014 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <(1 << 0)>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;

   clocks = <&l4ls_clkctrl ((0x548) - 0x420) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x46000 0x1000>;

   timer5: timer@0 {
    compatible = "ti,am4372-timer","ti,am335x-timer";
    reg = <0x0 0x400>;
    interrupts = <0 93 4>;
    ti,timer-pwm;
    status = "disabled";
   };
  };

  target-module@48000 {
   compatible = "ti,sysc-omap4-timer", "ti,sysc";
   reg = <0x48000 0x4>,
         <0x48010 0x4>,
         <0x48014 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <(1 << 0)>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;

   clocks = <&l4ls_clkctrl ((0x550) - 0x420) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x48000 0x1000>;

   timer6: timer@0 {
    compatible = "ti,am4372-timer","ti,am335x-timer";
    reg = <0x0 0x400>;
    interrupts = <0 94 4>;
    ti,timer-pwm;
    status = "disabled";
   };
  };

  target-module@4a000 {
   compatible = "ti,sysc-omap4-timer", "ti,sysc";
   reg = <0x4a000 0x4>,
         <0x4a010 0x4>,
         <0x4a014 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <(1 << 0)>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;

   clocks = <&l4ls_clkctrl ((0x558) - 0x420) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x4a000 0x1000>;

   timer7: timer@0 {
    compatible = "ti,am4372-timer","ti,am335x-timer";
    reg = <0x0 0x400>;
    interrupts = <0 95 4>;
    ti,timer-pwm;
    status = "disabled";
   };
  };

  target-module@4c000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x4c000 0x4>,
         <0x4c010 0x4>,
         <0x4c114 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((1 << 2) |
      (1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;
   ti,syss-mask = <1>;

   clocks = <&l4ls_clkctrl ((0x478) - 0x420) 0>,
     <&l4ls_clkctrl ((0x478) - 0x420) 8>;
   clock-names = "fck", "dbclk";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x4c000 0x1000>;

   gpio1: gpio@0 {
    compatible = "ti,am4372-gpio","ti,omap4-gpio";
    reg = <0x0 0x1000>;
    interrupts = <0 98 4>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    status = "disabled";
   };
  };

  target-module@60000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x602fc 0x4>,
         <0x60110 0x4>,
         <0x60114 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((3 << 8) |
      (1 << 2) |
      (1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>;
   ti,syss-mask = <1>;

   clocks = <&l4ls_clkctrl ((0x4c0) - 0x420) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x60000 0x1000>;

   mmc1: mmc@0 {
    compatible = "ti,am437-sdhci";
    reg = <0x0 0x1000>;
    ti,needs-special-reset;
    dmas = <&edma 24 0>,
     <&edma 25 0>;
    dma-names = "tx", "rx";
    interrupts = <0 64 4>;
    status = "disabled";
   };
  };

  target-module@80000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x80000 0x4>,
         <0x80010 0x4>,
         <0x80014 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((3 << 8) |
      (1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>;
   ti,syss-mask = <1>;

   clocks = <&l4ls_clkctrl ((0x468) - 0x420) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x80000 0x10000>;

   elm: elm@0 {
    compatible = "ti,am3352-elm";
    reg = <0x0 0x2000>;
    interrupts = <0 4 4>;
    clocks = <&l4ls_gclk>;
    clock-names = "fck";
    status = "disabled";
   };
  };

  target-module@c8000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0xc8000 0x4>,
         <0xc8010 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-mask = <(1 << 0)>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>;

   clocks = <&l4ls_clkctrl ((0x4b8) - 0x420) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0xc8000 0x1000>;

   mailbox: mailbox@0 {
    compatible = "ti,omap4-mailbox";
    reg = <0x0 0x200>;
    interrupts = <0 77 4>;
    #mbox-cells = <1>;
    ti,mbox-num-users = <4>;
    ti,mbox-num-fifos = <8>;
    mbox_wkupm3: mbox-wkup-m3 {
     ti,mbox-send-noirq;
     ti,mbox-tx = <0 0 0>;
     ti,mbox-rx = <0 0 3>;
    };
   };
  };

  target-module@ca000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0xca000 0x4>,
         <0xca010 0x4>,
         <0xca014 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((3 << 8) |
      (1 << 2) |
      (1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>;
   ti,syss-mask = <1>;

   clocks = <&l4ls_clkctrl ((0x528) - 0x420) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0xca000 0x1000>;

   hwspinlock: spinlock@0 {
    compatible = "ti,omap4-hwspinlock";
    reg = <0x0 0x1000>;
    #hwlock-cells = <1>;
   };
  };
 };

 segment@100000 {
  compatible = "simple-pm-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x0008c000 0x0018c000 0x001000>,
    <0x0008d000 0x0018d000 0x001000>,
    <0x0008e000 0x0018e000 0x001000>,
    <0x0008f000 0x0018f000 0x001000>,
    <0x0009c000 0x0019c000 0x001000>,
    <0x0009d000 0x0019d000 0x001000>,
    <0x000a6000 0x001a6000 0x001000>,
    <0x000a7000 0x001a7000 0x001000>,
    <0x000a8000 0x001a8000 0x001000>,
    <0x000a9000 0x001a9000 0x001000>,
    <0x000aa000 0x001aa000 0x001000>,
    <0x000ab000 0x001ab000 0x001000>,
    <0x000ac000 0x001ac000 0x001000>,
    <0x000ad000 0x001ad000 0x001000>,
    <0x000ae000 0x001ae000 0x001000>,
    <0x000af000 0x001af000 0x001000>,
    <0x000cc000 0x001cc000 0x002000>,
    <0x000ce000 0x001ce000 0x002000>,
    <0x000d0000 0x001d0000 0x002000>,
    <0x000d2000 0x001d2000 0x002000>,
    <0x000d8000 0x001d8000 0x001000>,
    <0x000d9000 0x001d9000 0x001000>,
    <0x000a0000 0x001a0000 0x001000>,
    <0x000a1000 0x001a1000 0x001000>,
    <0x000a2000 0x001a2000 0x001000>,
    <0x000a3000 0x001a3000 0x001000>,
    <0x000a4000 0x001a4000 0x001000>,
    <0x000a5000 0x001a5000 0x001000>,
    <0x000c1000 0x001c1000 0x001000>,
    <0x000c2000 0x001c2000 0x001000>;

  target-module@8c000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x8c000 0x1000>;
  };

  target-module@8e000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x8e000 0x1000>;
  };

  target-module@9c000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x9c000 0x8>,
         <0x9c010 0x8>,
         <0x9c090 0x8>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((3 << 8) |
      (1 << 2) |
      (1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;
   ti,syss-mask = <1>;

   clocks = <&l4ls_clkctrl ((0x4b0) - 0x420) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x9c000 0x1000>;

   i2c2: i2c@0 {
    compatible = "ti,am4372-i2c","ti,omap4-i2c";
    reg = <0x0 0x1000>;
    interrupts = <0 30 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };
  };

  target-module@a0000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0xa0000 0x4>,
         <0xa0110 0x4>,
         <0xa0114 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((3 << 8) |
      (1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>;
   ti,syss-mask = <1>;

   clocks = <&l4ls_clkctrl ((0x508) - 0x420) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0xa0000 0x1000>;

   spi1: spi@0 {
    compatible = "ti,am4372-mcspi","ti,omap4-mcspi";
    reg = <0x0 0x400>;
    interrupts = <0 125 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };
  };

  target-module@a2000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0xa2000 0x4>,
         <0xa2110 0x4>,
         <0xa2114 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((3 << 8) |
      (1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>;
   ti,syss-mask = <1>;

   clocks = <&l4ls_clkctrl ((0x510) - 0x420) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0xa2000 0x1000>;

   spi2: spi@0 {
    compatible = "ti,am4372-mcspi","ti,omap4-mcspi";
    reg = <0x0 0x400>;
    interrupts = <0 126 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };
  };

  target-module@a4000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0xa4000 0x4>,
         <0xa4110 0x4>,
         <0xa4114 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((3 << 8) |
      (1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>;
   ti,syss-mask = <1>;

   clocks = <&l4ls_clkctrl ((0x518) - 0x420) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0xa4000 0x1000>;

   spi3: spi@0 {
    compatible = "ti,am4372-mcspi","ti,omap4-mcspi";
    reg = <0x0 0x400>;
    interrupts = <0 136 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };
  };

  target-module@a6000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0xa6050 0x4>,
         <0xa6054 0x4>,
         <0xa6058 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((1 << 2) |
      (1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;

   clocks = <&l4ls_clkctrl ((0x590) - 0x420) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0xa6000 0x1000>;

   uart3: serial@0 {
    compatible = "ti,am4372-uart";
    reg = <0x0 0x2000>;
    interrupts = <0 44 4>;
    status = "disabled";
   };
  };

  target-module@a8000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0xa8050 0x4>,
         <0xa8054 0x4>,
         <0xa8058 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((1 << 2) |
      (1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;

   clocks = <&l4ls_clkctrl ((0x598) - 0x420) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0xa8000 0x1000>;

   uart4: serial@0 {
    compatible = "ti,am4372-uart";
    reg = <0x0 0x2000>;
    interrupts = <0 45 4>;
    status = "disabled";
   };
  };

  target-module@aa000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0xaa050 0x4>,
         <0xaa054 0x4>,
         <0xaa058 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((1 << 2) |
      (1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;

   clocks = <&l4ls_clkctrl ((0x5a0) - 0x420) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0xaa000 0x1000>;

   uart5: serial@0 {
    compatible = "ti,am4372-uart";
    reg = <0x0 0x2000>;
    interrupts = <0 46 4>;
    status = "disabled";
   };
  };

  target-module@ac000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0xac000 0x4>,
         <0xac010 0x4>,
         <0xac114 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((1 << 2) |
      (1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;
   ti,syss-mask = <1>;

   clocks = <&l4ls_clkctrl ((0x480) - 0x420) 0>,
     <&l4ls_clkctrl ((0x480) - 0x420) 8>;
   clock-names = "fck", "dbclk";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0xac000 0x1000>;

   gpio2: gpio@0 {
    compatible = "ti,am4372-gpio","ti,omap4-gpio";
    reg = <0x0 0x1000>;
    interrupts = <0 32 4>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    status = "disabled";
   };
  };

  target-module@ae000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0xae000 0x4>,
         <0xae010 0x4>,
         <0xae114 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((1 << 2) |
      (1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;
   ti,syss-mask = <1>;

   clocks = <&l4ls_clkctrl ((0x488) - 0x420) 0>,
     <&l4ls_clkctrl ((0x488) - 0x420) 8>;
   clock-names = "fck", "dbclk";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0xae000 0x1000>;

   gpio3: gpio@0 {
    compatible = "ti,am4372-gpio","ti,omap4-gpio";
    reg = <0x0 0x1000>;
    interrupts = <0 62 4>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    status = "disabled";
   };
  };

  target-module@c1000 {
   compatible = "ti,sysc-omap4-timer", "ti,sysc";
   reg = <0xc1000 0x4>,
         <0xc1010 0x4>,
         <0xc1014 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <(1 << 0)>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;

   clocks = <&l4ls_clkctrl ((0x560) - 0x420) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0xc1000 0x1000>;

   timer8: timer@0 {
    compatible = "ti,am4372-timer","ti,am335x-timer";
    reg = <0x0 0x400>;
    interrupts = <0 131 4>;
    status = "disabled";
   };
  };

  target-module@cc000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0xcc020 0x4>;
   reg-names = "rev";

   clocks = <&l4ls_clkctrl ((0x428) - 0x420) 0>,
   <&dcan0_fck>;
   clock-names = "fck", "osc";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0xcc000 0x2000>;

   dcan0: can@0 {
    compatible = "ti,am4372-d_can", "ti,am3352-d_can";
    reg = <0x0 0x2000>;
    clocks = <&dcan0_fck>;
    clock-names = "fck";
    syscon-raminit = <&scm_conf 0x644 0>;
    interrupts = <0 52 4>;
    status = "disabled";
   };
  };

  target-module@d0000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0xd0020 0x4>;
   reg-names = "rev";

   clocks = <&l4ls_clkctrl ((0x430) - 0x420) 0>,
   <&dcan1_fck>;
   clock-names = "fck", "osc";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0xd0000 0x2000>;

   dcan1: can@0 {
    compatible = "ti,am4372-d_can", "ti,am3352-d_can";
    reg = <0x0 0x2000>;
    clocks = <&dcan1_fck>;
    clock-names = "fck";
    syscon-raminit = <&scm_conf 0x644 1>;
    interrupts = <0 49 4>;
    status = "disabled";
   };
  };

  target-module@d8000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0xd82fc 0x4>,
         <0xd8110 0x4>,
         <0xd8114 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((3 << 8) |
      (1 << 2) |
      (1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>;
   ti,syss-mask = <1>;

   clocks = <&l4ls_clkctrl ((0x4c8) - 0x420) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0xd8000 0x1000>;

   mmc2: mmc@0 {
    compatible = "ti,am437-sdhci";
    reg = <0x0 0x1000>;
    ti,needs-special-reset;
    dmas = <&edma 2 0>,
     <&edma 3 0>;
    dma-names = "tx", "rx";
    interrupts = <0 28 4>;
    status = "disabled";
   };
  };
 };

 segment@200000 {
  compatible = "simple-pm-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x00000000 0x00200000 0x010000>;

  target-module@0 {
   compatible = "ti,sysc-omap4-simple", "ti,sysc";
   power-domains = <&prm_mpu>;
   clocks = <&mpu_clkctrl ((0x20) - 0x20) 0>;
   clock-names = "fck";
   ti,no-idle;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0 0 0x10000>;

   mpu@0 {
    compatible = "ti,omap4-mpu";
    pm-sram = <&pm_sram_code
        &pm_sram_data>;
   };
  };
 };

 segment@300000 {
  compatible = "simple-pm-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x00000000 0x00300000 0x001000>,
    <0x00001000 0x00301000 0x001000>,
    <0x00002000 0x00302000 0x001000>,
    <0x00003000 0x00303000 0x001000>,
    <0x00004000 0x00304000 0x001000>,
    <0x00005000 0x00305000 0x001000>,
    <0x00018000 0x00318000 0x004000>,
    <0x0001c000 0x0031c000 0x001000>,
    <0x00010000 0x00310000 0x002000>,
    <0x00028000 0x00328000 0x001000>,
    <0x00029000 0x00329000 0x001000>,
    <0x00012000 0x00312000 0x001000>,
    <0x00020000 0x00320000 0x001000>,
    <0x00021000 0x00321000 0x001000>,
    <0x00026000 0x00326000 0x001000>,
    <0x00027000 0x00327000 0x001000>,
    <0x0002a000 0x0032a000 0x000400>,
    <0x0002c000 0x0032c000 0x001000>,
    <0x00013000 0x00313000 0x001000>,
    <0x00014000 0x00314000 0x001000>,
    <0x00006000 0x00306000 0x001000>,
    <0x00007000 0x00307000 0x001000>,
    <0x00008000 0x00308000 0x001000>,
    <0x00009000 0x00309000 0x001000>,
    <0x0000a000 0x0030a000 0x001000>,
    <0x0000b000 0x0030b000 0x001000>,
    <0x0003d000 0x0033d000 0x001000>,
    <0x0003e000 0x0033e000 0x001000>,
    <0x0003f000 0x0033f000 0x001000>,
    <0x00040000 0x00340000 0x001000>,
    <0x00041000 0x00341000 0x001000>,
    <0x00042000 0x00342000 0x001000>,
    <0x00045000 0x00345000 0x001000>,
    <0x00046000 0x00346000 0x001000>,
    <0x00047000 0x00347000 0x001000>,
    <0x00048000 0x00348000 0x001000>,
    <0x000f2000 0x003f2000 0x002000>,
    <0x000f4000 0x003f4000 0x001000>,
    <0x0004c000 0x0034c000 0x002000>,
    <0x0004e000 0x0034e000 0x001000>,
    <0x00022000 0x00322000 0x001000>,
    <0x00023000 0x00323000 0x001000>,
    <0x000f0000 0x003f0000 0x001000>,
    <0x0002a400 0x0032a400 0x000400>,
    <0x0002a800 0x0032a800 0x000400>,
    <0x0002ac00 0x0032ac00 0x000400>,
    <0x0002b000 0x0032b000 0x001000>,
    <0x00080000 0x00380000 0x020000>,
    <0x000a0000 0x003a0000 0x001000>,
    <0x000a8000 0x003a8000 0x008000>,
    <0x000b0000 0x003b0000 0x001000>,
    <0x000c0000 0x003c0000 0x020000>,
    <0x000e0000 0x003e0000 0x001000>,
    <0x000e8000 0x003e8000 0x008000>;

  target-module@0 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0x0 0x4>,
         <0x4 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-midle = <0>,
     <1>,
     <2>,
     <3>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;

   clocks = <&l4ls_clkctrl ((0x438) - 0x420) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x0 0x1000>;

   epwmss0: epwmss@0 {
    compatible = "ti,am4372-pwmss","ti,am33xx-pwmss";
    reg = <0x0 0x10>;
    #address-cells = <1>;
    #size-cells = <1>;
    ranges = <0 0 0x1000>;
    status = "disabled";

    ecap0: pwm@100 {
     compatible = "ti,am4372-ecap",
           "ti,am3352-ecap";
     #pwm-cells = <3>;
     reg = <0x100 0x80>;
     clocks = <&l4ls_gclk>;
     clock-names = "fck";
     status = "disabled";
    };

    ehrpwm0: pwm@200 {
     compatible = "ti,am4372-ehrpwm",
           "ti,am3352-ehrpwm";
     #pwm-cells = <3>;
     reg = <0x200 0x80>;
     clocks = <&ehrpwm0_tbclk>, <&l4ls_gclk>;
     clock-names = "tbclk", "fck";
     status = "disabled";
    };
   };
  };

  target-module@2000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0x2000 0x4>,
         <0x2004 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-midle = <0>,
     <1>,
     <2>,
     <3>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;

   clocks = <&l4ls_clkctrl ((0x440) - 0x420) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x2000 0x1000>;

   epwmss1: epwmss@0 {
    compatible = "ti,am4372-pwmss","ti,am33xx-pwmss";
    reg = <0x0 0x10>;
    #address-cells = <1>;
    #size-cells = <1>;
    ranges = <0 0 0x1000>;
    status = "disabled";

    ecap1: pwm@100 {
     compatible = "ti,am4372-ecap",
           "ti,am3352-ecap";
     #pwm-cells = <3>;
     reg = <0x100 0x80>;
     clocks = <&l4ls_gclk>;
     clock-names = "fck";
     status = "disabled";
    };

    ehrpwm1: pwm@200 {
     compatible = "ti,am4372-ehrpwm",
           "ti,am3352-ehrpwm";
     #pwm-cells = <3>;
     reg = <0x200 0x80>;
     clocks = <&ehrpwm1_tbclk>, <&l4ls_gclk>;
     clock-names = "tbclk", "fck";
     status = "disabled";
    };
   };
  };

  target-module@4000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0x4000 0x4>,
         <0x4004 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-midle = <0>,
     <1>,
     <2>,
     <3>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;

   clocks = <&l4ls_clkctrl ((0x448) - 0x420) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x4000 0x1000>;

   epwmss2: epwmss@0 {
    compatible = "ti,am4372-pwmss","ti,am33xx-pwmss";
    reg = <0x0 0x10>;
    #address-cells = <1>;
    #size-cells = <1>;
    ranges = <0 0 0x1000>;
    status = "disabled";

    ecap2: pwm@100 {
     compatible = "ti,am4372-ecap",
           "ti,am3352-ecap";
     #pwm-cells = <3>;
     reg = <0x100 0x80>;
     clocks = <&l4ls_gclk>;
     clock-names = "fck";
     status = "disabled";
    };

    ehrpwm2: pwm@200 {
     compatible = "ti,am4372-ehrpwm",
           "ti,am3352-ehrpwm";
     #pwm-cells = <3>;
     reg = <0x200 0x80>;
     clocks = <&ehrpwm2_tbclk>, <&l4ls_gclk>;
     clock-names = "tbclk", "fck";
     status = "disabled";
    };
   };
  };

  target-module@6000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0x6000 0x4>,
         <0x6004 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-midle = <0>,
     <1>,
     <2>,
     <3>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;

   clocks = <&l4ls_clkctrl ((0x450) - 0x420) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x6000 0x1000>;

   epwmss3: epwmss@0 {
    compatible = "ti,am4372-pwmss","ti,am33xx-pwmss";
    reg = <0x0 0x10>;
    #address-cells = <1>;
    #size-cells = <1>;
    ranges = <0 0 0x1000>;
    status = "disabled";

    ehrpwm3: pwm@200 {
     compatible = "ti,am4372-ehrpwm",
           "ti,am3352-ehrpwm";
     #pwm-cells = <3>;
     reg = <0x200 0x80>;
     clocks = <&ehrpwm3_tbclk>, <&l4ls_gclk>;
     clock-names = "tbclk", "fck";
     status = "disabled";
    };
   };
  };

  target-module@8000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0x8000 0x4>,
         <0x8004 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-midle = <0>,
     <1>,
     <2>,
     <3>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;

   clocks = <&l4ls_clkctrl ((0x458) - 0x420) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x8000 0x1000>;

   epwmss4: epwmss@0 {
    compatible = "ti,am4372-pwmss","ti,am33xx-pwmss";
    reg = <0x0 0x10>;
    #address-cells = <1>;
    #size-cells = <1>;
    ranges = <0 0 0x1000>;
    status = "disabled";

    ehrpwm4: pwm@48308200 {
     compatible = "ti,am4372-ehrpwm",
           "ti,am3352-ehrpwm";
     #pwm-cells = <3>;
     reg = <0x200 0x80>;
     clocks = <&ehrpwm4_tbclk>, <&l4ls_gclk>;
     clock-names = "tbclk", "fck";
     status = "disabled";
    };
   };
  };

  target-module@a000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0xa000 0x4>,
         <0xa004 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-midle = <0>,
     <1>,
     <2>,
     <3>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;

   clocks = <&l4ls_clkctrl ((0x460) - 0x420) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0xa000 0x1000>;

   epwmss5: epwmss@0 {
    compatible = "ti,am4372-pwmss","ti,am33xx-pwmss";
    reg = <0x0 0x10>;
    #address-cells = <1>;
    #size-cells = <1>;
    ranges = <0 0 0x1000>;
    status = "disabled";

    ehrpwm5: pwm@200 {
     compatible = "ti,am4372-ehrpwm",
           "ti,am3352-ehrpwm";
     #pwm-cells = <3>;
     reg = <0x200 0x80>;
     clocks = <&ehrpwm5_tbclk>, <&l4ls_gclk>;
     clock-names = "tbclk", "fck";
     status = "disabled";
    };
   };
  };

  target-module@10000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x11fe0 0x4>,
         <0x11fe4 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-mask = <(1 << 0)>;
   ti,sysc-sidle = <0>,
     <1>;

   clocks = <&l4ls_clkctrl ((0x4e0) - 0x420) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x10000 0x2000>;

   rng: rng@0 {
    compatible = "ti,omap4-rng";
    reg = <0x0 0x2000>;
    interrupts = <0 111 4>;
   };
  };

  target-module@13000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x13000 0x1000>;
  };

  target-module@18000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x18000 0x4000>;
  };

  target-module@20000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x20000 0x4>,
         <0x20010 0x4>,
         <0x20114 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((1 << 2) |
      (1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;
   ti,syss-mask = <1>;

   clocks = <&l4ls_clkctrl ((0x490) - 0x420) 0>,
     <&l4ls_clkctrl ((0x490) - 0x420) 8>;
   clock-names = "fck", "dbclk";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x20000 0x1000>;

   gpio4: gpio@0 {
    compatible = "ti,am4372-gpio","ti,omap4-gpio";
    reg = <0x0 0x1000>;
    interrupts = <0 106 4>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    status = "disabled";
   };
  };

  gpio5_target: target-module@22000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x22000 0x4>,
         <0x22010 0x4>,
         <0x22114 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((1 << 2) |
      (1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;
   ti,syss-mask = <1>;

   clocks = <&l4ls_clkctrl ((0x498) - 0x420) 0>,
     <&l4ls_clkctrl ((0x498) - 0x420) 8>;
   clock-names = "fck", "dbclk";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x22000 0x1000>;

   gpio5: gpio@0 {
    compatible = "ti,am4372-gpio","ti,omap4-gpio";
    reg = <0x0 0x1000>;
    interrupts = <0 148 4>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    status = "disabled";
   };
  };

  target-module@26000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0x26000 0x4>,
         <0x26104 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-midle = <0>,
     <1>,
     <2>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>;

   clocks = <&l3s_clkctrl ((0x68) - 0x68) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x26000 0x1000>;

   vpfe0: vpfe@0 {
    compatible = "ti,am437x-vpfe";
    reg = <0x0 0x2000>;
    interrupts = <0 48 4>;
    status = "disabled";
   };
  };

  target-module@28000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0x28000 0x4>,
         <0x28104 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-midle = <0>,
     <1>,
     <2>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>;

   clocks = <&l3s_clkctrl ((0x70) - 0x68) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x28000 0x1000>;

   vpfe1: vpfe@0 {
    compatible = "ti,am437x-vpfe";
    reg = <0x0 0x2000>;
    interrupts = <0 50 4>;
    status = "disabled";
   };
  };

  target-module@2a000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x2a000 0x4>,
         <0x2a010 0x4>,
         <0x2a014 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((1 << 1) |
      (1 << 0))>;
   ti,syss-mask = <1>;

   clocks = <&dss_clkctrl ((0xa20) - 0xa20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x00000000 0x0002a000 0x00000400>,
     <0x00000400 0x0002a400 0x00000400>,
     <0x00000800 0x0002a800 0x00000400>,
     <0x00000c00 0x0002ac00 0x00000400>,
     <0x00001000 0x0002b000 0x00001000>;

   dss: dss@0 {
    compatible = "ti,omap3-dss";
    reg = <0 0x200>;
    status = "disabled";
    clocks = <&disp_clk>;
    clock-names = "fck";
    #address-cells = <1>;
    #size-cells = <1>;
    ranges = <0x00000000 0x00000000 0x00000400>,
      <0x00000400 0x00000400 0x00000400>,
      <0x00000800 0x00000800 0x00000400>,
      <0x00000c00 0x00000c00 0x00000400>,
      <0x00001000 0x00001000 0x00001000>;

    target-module@400 {
     compatible = "ti,sysc-omap2", "ti,sysc";
     reg = <0x400 0x4>,
           <0x410 0x4>,
           <0x414 0x4>;
     reg-names = "rev", "sysc", "syss";
     ti,sysc-sidle = <0>,
       <1>,
       <2>;
     ti,sysc-midle = <0>,
       <1>,
       <2>;
     ti,sysc-mask = <((3 << 8) |
        (1 << 2) |
        (1 << 1) |
        (1 << 0))>;
     ti,syss-mask = <1>;
     clocks = <&dss_clkctrl ((0xa20) - 0xa20) 0>;
     clock-names = "fck";
     #address-cells = <1>;
     #size-cells = <1>;
     ranges = <0 0x400 0x400>;

     dispc: dispc@0 {
      compatible = "ti,omap3-dispc";
      reg = <0 0x400>;
      interrupts = <0 127 4>;
      clocks = <&disp_clk>;
      clock-names = "fck";

      max-memory-bandwidth = <230000000>;
     };
    };

    target-module@800 {
     compatible = "ti,sysc-omap2", "ti,sysc";
     reg = <0x800 0x4>,
           <0x810 0x4>,
           <0x814 0x4>;
     reg-names = "rev", "sysc", "syss";
     ti,sysc-sidle = <0>,
       <1>,
       <2>;
     ti,sysc-mask = <((1 << 1) |
        (1 << 0))>;
     ti,syss-mask = <1>;
     clocks = <&dss_clkctrl ((0xa20) - 0xa20) 0>;
     clock-names = "fck";
     #address-cells = <1>;
     #size-cells = <1>;
     ranges = <0 0x800 0x400>;

     rfbi: rfbi@0 {
      compatible = "ti,omap3-rfbi";
      reg = <0 0x100>;
      clocks = <&dss_clkctrl ((0xa20) - 0xa20) 0>;
      clock-names = "fck";
      status = "disabled";
     };
    };
   };
  };

  target-module@3d000 {
   compatible = "ti,sysc-omap4-timer", "ti,sysc";
   reg = <0x3d000 0x4>,
         <0x3d010 0x4>,
         <0x3d014 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <(1 << 0)>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;

   clocks = <&l4ls_clkctrl ((0x568) - 0x420) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x3d000 0x1000>;

   timer9: timer@0 {
    compatible = "ti,am4372-timer","ti,am335x-timer";
    reg = <0x0 0x400>;
    interrupts = <0 132 4>;
    status = "disabled";
   };
  };

  target-module@3f000 {
   compatible = "ti,sysc-omap4-timer", "ti,sysc";
   reg = <0x3f000 0x4>,
         <0x3f010 0x4>,
         <0x3f014 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <(1 << 0)>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;

   clocks = <&l4ls_clkctrl ((0x570) - 0x420) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x3f000 0x1000>;

   timer10: timer@0 {
    compatible = "ti,am4372-timer","ti,am335x-timer";
    reg = <0x0 0x400>;
    interrupts = <0 133 4>;
    status = "disabled";
   };
  };

  target-module@41000 {
   compatible = "ti,sysc-omap4-timer", "ti,sysc";
   reg = <0x41000 0x4>,
         <0x41010 0x4>,
         <0x41014 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <(1 << 0)>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;

   clocks = <&l4ls_clkctrl ((0x578) - 0x420) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x41000 0x1000>;

   timer11: timer@0 {
    compatible = "ti,am4372-timer","ti,am335x-timer";
    reg = <0x0 0x400>;
    interrupts = <0 134 4>;
    status = "disabled";
   };
  };

  target-module@45000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x45000 0x4>,
         <0x45110 0x4>,
         <0x45114 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((3 << 8) |
      (1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>;
   ti,syss-mask = <1>;

   clocks = <&l4ls_clkctrl ((0x520) - 0x420) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x45000 0x1000>;

   spi4: spi@0 {
    compatible = "ti,am4372-mcspi","ti,omap4-mcspi";
    reg = <0x0 0x400>;
    interrupts = <0 137 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };
  };

  target-module@47000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x47000 0x4>,
         <0x47014 0x4>,
         <0x47018 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((1 << 1) |
      (1 << 0))>;

   clocks = <&l4ls_clkctrl ((0x4a0) - 0x420) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x47000 0x1000>;

   hdq: hdq@0 {
    compatible = "ti,am4372-hdq";
    reg = <0x0 0x1000>;
    interrupts = <0 139 4>;
    clocks = <&func_12m_clk>;
    clock-names = "fck";
    status = "disabled";
   };
  };

  target-module@4c000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0x4c000 0x4>,
         <0x4c010 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-sidle = <0>,
     <1>,
     <2>;
   clocks = <&l3s_clkctrl ((0x230) - 0x68) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x4c000 0x2000>;

   magadc: magadc@0 {
    compatible = "ti,am4372-magadc";
    reg = <0x0 0x2000>;
    interrupts = <0 115 4>;
    clocks = <&adc_mag_fck>;
    clock-names = "fck";
    dmas = <&edma 54 0>, <&edma 55 0>;
    dma-names = "fifo0", "fifo1";
    status = "disabled";

    mag {
     compatible = "ti,am4372-mag";
    };

    adc {
     #io-channel-cells = <1>;
     compatible = "ti,am4372-adc";
    };
   };
  };

  target-module@80000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0x80000 0x4>,
         <0x80010 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-mask = <(1 << 16)>;
   ti,sysc-midle = <0>,
     <1>,
     <2>,
     <3>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;

   clocks = <&l3s_clkctrl ((0x260) - 0x68) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x80000 0x20000>;

   dwc3_1: omap_dwc3@0 {
    compatible = "ti,am437x-dwc3";
    reg = <0x0 0x10000>;
    interrupts = <0 172 4>;
    #address-cells = <1>;
    #size-cells = <1>;
    utmi-mode = <1>;
    ranges = <0 0 0x20000>;

    usb1: usb@10000 {
     compatible = "snps,dwc3";
     reg = <0x10000 0x10000>;
     interrupts = <0 168 4>,
           <0 168 4>,
           <0 172 4>;
     interrupt-names = "peripheral",
         "host",
         "otg";
     phys = <&usb2_phy1>;
     phy-names = "usb2-phy";
     maximum-speed = "high-speed";
     dr_mode = "otg";
     status = "disabled";
     snps,dis_u3_susphy_quirk;
     snps,dis_u2_susphy_quirk;
    };
   };
  };

  target-module@a8000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0xa8000 0x4>;
   reg-names = "rev";

   clocks = <&l4ls_clkctrl ((0x5b8) - 0x420) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0xa8000 0x8000>;

   ocp2scp0: ocp2scp@0 {
    compatible = "ti,am437x-ocp2scp", "ti,omap-ocp2scp";
    #address-cells = <1>;
    #size-cells = <1>;
    ranges = <0 0 0x8000>;

    usb2_phy1: phy@8000 {
     compatible = "ti,am437x-usb2";
     reg = <0x0 0x8000>;
     syscon-phy-power = <&scm_conf 0x620>;
     clocks = <&usb_phy0_always_on_clk32k>,
       <&l3s_clkctrl ((0x260) - 0x68) 8>;
     clock-names = "wkupclk", "refclk";
     #phy-cells = <0>;
     status = "disabled";
    };
   };
  };

  target-module@c0000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0xc0000 0x4>,
         <0xc0010 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-mask = <(1 << 16)>;
   ti,sysc-midle = <0>,
     <1>,
     <2>,
     <3>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;

   clocks = <&l3s_clkctrl ((0x268) - 0x68) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0xc0000 0x20000>;

   dwc3_2: omap_dwc3@0 {
    compatible = "ti,am437x-dwc3";
    reg = <0x0 0x10000>;
    interrupts = <0 178 4>;
    #address-cells = <1>;
    #size-cells = <1>;
    utmi-mode = <1>;
    ranges = <0 0 0x20000>;

    usb2: usb@10000 {
     compatible = "snps,dwc3";
     reg = <0x10000 0x10000>;
     interrupts = <0 174 4>,
           <0 174 4>,
           <0 178 4>;
     interrupt-names = "peripheral",
         "host",
         "otg";
     phys = <&usb2_phy2>;
     phy-names = "usb2-phy";
     maximum-speed = "high-speed";
     dr_mode = "otg";
     status = "disabled";
     snps,dis_u3_susphy_quirk;
     snps,dis_u2_susphy_quirk;
    };
   };
  };

  target-module@e8000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0xe8000 0x4>;
   reg-names = "rev";

   clocks = <&l4ls_clkctrl ((0x5c0) - 0x420) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0xe8000 0x8000>;

   ocp2scp1: ocp2scp@0 {
    compatible = "ti,am437x-ocp2scp", "ti,omap-ocp2scp";
    #address-cells = <1>;
    #size-cells = <1>;
    ranges = <0 0 0x8000>;

    usb2_phy2: phy@8000 {
     compatible = "ti,am437x-usb2";
     reg = <0x0 0x8000>;
     syscon-phy-power = <&scm_conf 0x628>;
     clocks = <&usb_phy1_always_on_clk32k>,
       <&l3s_clkctrl ((0x268) - 0x68) 8>;
     clock-names = "wkupclk", "refclk";
     #phy-cells = <0>;
     status = "disabled";
    };
   };
  };

  target-module@f2000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0xf2000 0x2000>;
  };
 };
};
# 722 "arch/arm/boot/dts/am4372.dtsi" 2
# 1 "arch/arm/boot/dts/am43xx-clocks.dtsi" 1






&scm_clocks {
 sys_clkin_ck: clock-sys-clkin-31@40 {
  #clock-cells = <0>;
  compatible = "ti,mux-clock";
  clock-output-names = "sys_clkin_ck";
  clocks = <&sysboot_freq_sel_ck>, <&crystal_freq_sel_ck>;
  ti,bit-shift = <31>;
  reg = <0x0040>;
 };

 crystal_freq_sel_ck: clock-crystal-freq-sel-29@40 {
  #clock-cells = <0>;
  compatible = "ti,mux-clock";
  clock-output-names = "crystal_freq_sel_ck";
  clocks = <&virt_19200000_ck>, <&virt_24000000_ck>, <&virt_25000000_ck>, <&virt_26000000_ck>;
  ti,bit-shift = <29>;
  reg = <0x0040>;
 };

 sysboot_freq_sel_ck: clock-sysboot-freq-sel-22@44e10040 {
  #clock-cells = <0>;
  compatible = "ti,mux-clock";
  clock-output-names = "sysboot_freq_sel_ck";
  clocks = <&virt_19200000_ck>, <&virt_24000000_ck>, <&virt_25000000_ck>, <&virt_26000000_ck>;
  ti,bit-shift = <22>;
  reg = <0x0040>;
 };

 adc_tsc_fck: clock-adc-tsc-fck {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clock-output-names = "adc_tsc_fck";
  clocks = <&sys_clkin_ck>;
  clock-mult = <1>;
  clock-div = <1>;
 };

 dcan0_fck: clock-dcan0-fck {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clock-output-names = "dcan0_fck";
  clocks = <&sys_clkin_ck>;
  clock-mult = <1>;
  clock-div = <1>;
 };

 dcan1_fck: clock-dcan1-fck {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clock-output-names = "dcan1_fck";
  clocks = <&sys_clkin_ck>;
  clock-mult = <1>;
  clock-div = <1>;
 };

 mcasp0_fck: clock-mcasp0-fck {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clock-output-names = "mcasp0_fck";
  clocks = <&sys_clkin_ck>;
  clock-mult = <1>;
  clock-div = <1>;
 };

 mcasp1_fck: clock-mcasp1-fck {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clock-output-names = "mcasp1_fck";
  clocks = <&sys_clkin_ck>;
  clock-mult = <1>;
  clock-div = <1>;
 };

 smartreflex0_fck: clock-smartreflex0-fck {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clock-output-names = "smartreflex0_fck";
  clocks = <&sys_clkin_ck>;
  clock-mult = <1>;
  clock-div = <1>;
 };

 smartreflex1_fck: clock-smartreflex1-fck {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clock-output-names = "smartreflex1_fck";
  clocks = <&sys_clkin_ck>;
  clock-mult = <1>;
  clock-div = <1>;
 };

 sha0_fck: clock-sha0-fck {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clock-output-names = "sha0_fck";
  clocks = <&sys_clkin_ck>;
  clock-mult = <1>;
  clock-div = <1>;
 };

 aes0_fck: clock-aes0-fck {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clock-output-names = "aes0_fck";
  clocks = <&sys_clkin_ck>;
  clock-mult = <1>;
  clock-div = <1>;
 };

 rng_fck: clock-rng-fck {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clock-output-names = "rng_fck";
  clocks = <&sys_clkin_ck>;
  clock-mult = <1>;
  clock-div = <1>;
 };

 ehrpwm0_tbclk: clock-ehrpwm0-tbclk-0@664 {
  #clock-cells = <0>;
  compatible = "ti,gate-clock";
  clock-output-names = "ehrpwm0_tbclk";
  clocks = <&l4ls_gclk>;
  ti,bit-shift = <0>;
  reg = <0x0664>;
 };

 ehrpwm1_tbclk: clock-ehrpwm1-tbclk-1@664 {
  #clock-cells = <0>;
  compatible = "ti,gate-clock";
  clock-output-names = "ehrpwm1_tbclk";
  clocks = <&l4ls_gclk>;
  ti,bit-shift = <1>;
  reg = <0x0664>;
 };

 ehrpwm2_tbclk: clock-ehrpwm2-tbclk-2@664 {
  #clock-cells = <0>;
  compatible = "ti,gate-clock";
  clock-output-names = "ehrpwm2_tbclk";
  clocks = <&l4ls_gclk>;
  ti,bit-shift = <2>;
  reg = <0x0664>;
 };

 ehrpwm3_tbclk: clock-ehrpwm3-tbclk-4@664 {
  #clock-cells = <0>;
  compatible = "ti,gate-clock";
  clock-output-names = "ehrpwm3_tbclk";
  clocks = <&l4ls_gclk>;
  ti,bit-shift = <4>;
  reg = <0x0664>;
 };

 ehrpwm4_tbclk: clock-ehrpwm4-tbclk-5@664 {
  #clock-cells = <0>;
  compatible = "ti,gate-clock";
  clock-output-names = "ehrpwm4_tbclk";
  clocks = <&l4ls_gclk>;
  ti,bit-shift = <5>;
  reg = <0x0664>;
 };

 ehrpwm5_tbclk: clock-ehrpwm5-tbclk-6@664 {
  #clock-cells = <0>;
  compatible = "ti,gate-clock";
  clock-output-names = "ehrpwm5_tbclk";
  clocks = <&l4ls_gclk>;
  ti,bit-shift = <6>;
  reg = <0x0664>;
 };
};
&prcm_clocks {
 clk_32768_ck: clock-clk-32768 {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-output-names = "clk_32768_ck";
  clock-frequency = <32768>;
 };

 clk_rc32k_ck: clock-clk-rc32k {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-output-names = "clk_rc32k_ck";
  clock-frequency = <32768>;
 };

 virt_19200000_ck: clock-virt-19200000 {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-output-names = "virt_19200000_ck";
  clock-frequency = <19200000>;
 };

 virt_24000000_ck: clock-virt-24000000 {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-output-names = "virt_24000000_ck";
  clock-frequency = <24000000>;
 };

 virt_25000000_ck: clock-virt-25000000 {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-output-names = "virt_25000000_ck";
  clock-frequency = <25000000>;
 };

 virt_26000000_ck: clock-virt-26000000 {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-output-names = "virt_26000000_ck";
  clock-frequency = <26000000>;
 };

 tclkin_ck: clock-tclkin {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-output-names = "tclkin_ck";
  clock-frequency = <26000000>;
 };

 dpll_core_ck: clock@2d20 {
  #clock-cells = <0>;
  compatible = "ti,am3-dpll-core-clock";
  clock-output-names = "dpll_core_ck";
  clocks = <&sys_clkin_ck>, <&sys_clkin_ck>;
  reg = <0x2d20>, <0x2d24>, <0x2d2c>, <0x2d48>, <0x2d4c>;
 };

 dpll_core_x2_ck: clock-dpll-core-x2 {
  #clock-cells = <0>;
  compatible = "ti,am3-dpll-x2-clock";
  clock-output-names = "dpll_core_x2_ck";
  clocks = <&dpll_core_ck>;
 };

 dpll_core_m4_ck: clock-dpll-core-m4-8@2d38 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clock-output-names = "dpll_core_m4_ck";
  clocks = <&dpll_core_x2_ck>;
  ti,max-div = <31>;
  ti,autoidle-shift = <8>;
  reg = <0x2d38>;
  ti,index-starts-at-one;
  ti,invert-autoidle-bit;
 };

 dpll_core_m5_ck: clock-dpll-core-m5-8@2d3c {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clock-output-names = "dpll_core_m5_ck";
  clocks = <&dpll_core_x2_ck>;
  ti,max-div = <31>;
  ti,autoidle-shift = <8>;
  reg = <0x2d3c>;
  ti,index-starts-at-one;
  ti,invert-autoidle-bit;
 };

 dpll_core_m6_ck: clock-dpll-core-m6-8@2d40 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clock-output-names = "dpll_core_m6_ck";
  clocks = <&dpll_core_x2_ck>;
  ti,max-div = <31>;
  ti,autoidle-shift = <8>;
  reg = <0x2d40>;
  ti,index-starts-at-one;
  ti,invert-autoidle-bit;
 };

 dpll_mpu_ck: clock@2d60 {
  #clock-cells = <0>;
  compatible = "ti,am3-dpll-clock";
  clock-output-names = "dpll_mpu_ck";
  clocks = <&sys_clkin_ck>, <&sys_clkin_ck>;
  reg = <0x2d60>, <0x2d64>, <0x2d6c>, <0x2d88>, <0x2d8c>;
 };

 dpll_mpu_m2_ck: clock-dpll-mpu-m2-8@2d70 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clock-output-names = "dpll_mpu_m2_ck";
  clocks = <&dpll_mpu_ck>;
  ti,max-div = <31>;
  ti,autoidle-shift = <8>;
  reg = <0x2d70>;
  ti,index-starts-at-one;
  ti,invert-autoidle-bit;
 };

 mpu_periphclk: clock-mpu-periphclk {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clock-output-names = "mpu_periphclk";
  clocks = <&dpll_mpu_m2_ck>;
  clock-mult = <1>;
  clock-div = <2>;
 };

 dpll_ddr_ck: clock@2da0 {
  #clock-cells = <0>;
  compatible = "ti,am3-dpll-clock";
  clock-output-names = "dpll_ddr_ck";
  clocks = <&sys_clkin_ck>, <&sys_clkin_ck>;
  reg = <0x2da0>, <0x2da4>, <0x2dac>, <0x2dc8>, <0x2dcc>;
 };

 dpll_ddr_m2_ck: clock-dpll-ddr-m2-8@2db0 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clock-output-names = "dpll_ddr_m2_ck";
  clocks = <&dpll_ddr_ck>;
  ti,max-div = <31>;
  ti,autoidle-shift = <8>;
  reg = <0x2db0>;
  ti,index-starts-at-one;
  ti,invert-autoidle-bit;
 };

 dpll_disp_ck: clock@2e20 {
  #clock-cells = <0>;
  compatible = "ti,am3-dpll-clock";
  clock-output-names = "dpll_disp_ck";
  clocks = <&sys_clkin_ck>, <&sys_clkin_ck>;
  reg = <0x2e20>, <0x2e24>, <0x2e2c>, <0x2e48>, <0x2e4c>;
 };

 dpll_disp_m2_ck: clock-dpll-disp-m2-8@2e30 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clock-output-names = "dpll_disp_m2_ck";
  clocks = <&dpll_disp_ck>;
  ti,max-div = <31>;
  ti,autoidle-shift = <8>;
  reg = <0x2e30>;
  ti,index-starts-at-one;
  ti,invert-autoidle-bit;
  ti,set-rate-parent;
 };

 dpll_per_ck: clock@2de0 {
  #clock-cells = <0>;
  compatible = "ti,am3-dpll-j-type-clock";
  clock-output-names = "dpll_per_ck";
  clocks = <&sys_clkin_ck>, <&sys_clkin_ck>;
  reg = <0x2de0>, <0x2de4>, <0x2dec>, <0x2e08>, <0x2e0c>;
 };

 dpll_per_m2_ck: clock-dpll-per-m2-8@2df0 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clock-output-names = "dpll_per_m2_ck";
  clocks = <&dpll_per_ck>;
  ti,max-div = <127>;
  ti,autoidle-shift = <8>;
  reg = <0x2df0>;
  ti,index-starts-at-one;
  ti,invert-autoidle-bit;
 };

 dpll_per_m2_div4_wkupdm_ck: clock-dpll-per-m2-div4-wkupdm {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clock-output-names = "dpll_per_m2_div4_wkupdm_ck";
  clocks = <&dpll_per_m2_ck>;
  clock-mult = <1>;
  clock-div = <4>;
 };

 dpll_per_m2_div4_ck: clock-dpll-per-m2-div4 {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clock-output-names = "dpll_per_m2_div4_ck";
  clocks = <&dpll_per_m2_ck>;
  clock-mult = <1>;
  clock-div = <4>;
 };

 clk_24mhz: clock-clk-24mhz {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clock-output-names = "clk_24mhz";
  clocks = <&dpll_per_m2_ck>;
  clock-mult = <1>;
  clock-div = <8>;
 };

 clkdiv32k_ck: clock-clkdiv32k {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clock-output-names = "clkdiv32k_ck";
  clocks = <&clk_24mhz>;
  clock-mult = <1>;
  clock-div = <732>;
 };

 clkdiv32k_ick: clock-clkdiv32k-ick-8@2a38 {
  #clock-cells = <0>;
  compatible = "ti,gate-clock";
  clock-output-names = "clkdiv32k_ick";
  clocks = <&clkdiv32k_ck>;
  ti,bit-shift = <8>;
  reg = <0x2a38>;
 };

 sysclk_div: clock-sysclk-div {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clock-output-names = "sysclk_div";
  clocks = <&dpll_core_m4_ck>;
  clock-mult = <1>;
  clock-div = <1>;
 };

 pruss_ocp_gclk: clock-pruss-ocp-gclk@4248 {
  #clock-cells = <0>;
  compatible = "ti,mux-clock";
  clock-output-names = "pruss_ocp_gclk";
  clocks = <&sysclk_div>, <&dpll_disp_m2_ck>;
  reg = <0x4248>;
 };

 clk_32k_tpm_ck: clock-clk-32k-tpm {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-output-names = "clk_32k_tpm_ck";
  clock-frequency = <32768>;
 };

 timer1_fck: clock-timer1-fck@4200 {
  #clock-cells = <0>;
  compatible = "ti,mux-clock";
  clock-output-names = "timer1_fck";
  clocks = <&sys_clkin_ck>, <&clkdiv32k_ick>, <&tclkin_ck>, <&clk_rc32k_ck>, <&clk_32768_ck>, <&clk_32k_tpm_ck>;
  reg = <0x4200>;
 };

 timer2_fck: clock-timer2-fck@4204 {
  #clock-cells = <0>;
  compatible = "ti,mux-clock";
  clock-output-names = "timer2_fck";
  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clkdiv32k_ick>;
  reg = <0x4204>;
 };

 timer3_fck: clock-timer3-fck@4208 {
  #clock-cells = <0>;
  compatible = "ti,mux-clock";
  clock-output-names = "timer3_fck";
  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clkdiv32k_ick>;
  reg = <0x4208>;
 };

 timer4_fck: clock-timer4-fck@420c {
  #clock-cells = <0>;
  compatible = "ti,mux-clock";
  clock-output-names = "timer4_fck";
  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clkdiv32k_ick>;
  reg = <0x420c>;
 };

 timer5_fck: clock-timer5-fck@4210 {
  #clock-cells = <0>;
  compatible = "ti,mux-clock";
  clock-output-names = "timer5_fck";
  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clkdiv32k_ick>;
  reg = <0x4210>;
 };

 timer6_fck: clock-timer6-fck@4214 {
  #clock-cells = <0>;
  compatible = "ti,mux-clock";
  clock-output-names = "timer6_fck";
  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clkdiv32k_ick>;
  reg = <0x4214>;
 };

 timer7_fck: clock-timer7-fck@4218 {
  #clock-cells = <0>;
  compatible = "ti,mux-clock";
  clock-output-names = "timer7_fck";
  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clkdiv32k_ick>;
  reg = <0x4218>;
 };

 wdt1_fck: clock-wdt1-fck@422c {
  #clock-cells = <0>;
  compatible = "ti,mux-clock";
  clock-output-names = "wdt1_fck";
  clocks = <&clk_rc32k_ck>, <&clkdiv32k_ick>;
  reg = <0x422c>;
 };

 adc_mag_fck: adc_mag_fck@424c {
  #clock-cells = <0>;
  compatible = "ti,mux-clock";
  clocks = <&sys_clkin_ck>, <&dpll_per_m2_ck>;
  reg = <0x424c>;
 };

 l3_gclk: clock-l3-gclk {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clock-output-names = "l3_gclk";
  clocks = <&dpll_core_m4_ck>;
  clock-mult = <1>;
  clock-div = <1>;
 };

 dpll_core_m4_div2_ck: clock-dpll-core-m4-div2 {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clock-output-names = "dpll_core_m4_div2_ck";
  clocks = <&sysclk_div>;
  clock-mult = <1>;
  clock-div = <2>;
 };

 l4hs_gclk: clock-l4hs-gclk {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clock-output-names = "l4hs_gclk";
  clocks = <&dpll_core_m4_ck>;
  clock-mult = <1>;
  clock-div = <1>;
 };

 l3s_gclk: clock-l3s-gclk {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clock-output-names = "l3s_gclk";
  clocks = <&dpll_core_m4_div2_ck>;
  clock-mult = <1>;
  clock-div = <1>;
 };

 l4ls_gclk: clock-l4ls-gclk {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clock-output-names = "l4ls_gclk";
  clocks = <&dpll_core_m4_div2_ck>;
  clock-mult = <1>;
  clock-div = <1>;
 };

 cpsw_125mhz_gclk: clock-cpsw-125mhz-gclk {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clock-output-names = "cpsw_125mhz_gclk";
  clocks = <&dpll_core_m5_ck>;
  clock-mult = <1>;
  clock-div = <2>;
 };

 cpsw_cpts_rft_clk: clock-cpsw-cpts-rft@4238 {
  #clock-cells = <0>;
  compatible = "ti,mux-clock";
  clock-output-names = "cpsw_cpts_rft_clk";
  clocks = <&sysclk_div>, <&dpll_core_m5_ck>, <&dpll_disp_m2_ck>;
  reg = <0x4238>;
 };

 dpll_clksel_mac_clk: clock-dpll-clksel-mac-2@4234 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clock-output-names = "dpll_clksel_mac_clk";
  clocks = <&dpll_core_m5_ck>;
  reg = <0x4234>;
  ti,bit-shift = <2>;
  ti,dividers = <2>, <5>;
 };

 clk_32k_mosc_ck: clock-clk-32k-mosc {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-output-names = "clk_32k_mosc_ck";
  clock-frequency = <32768>;
 };

 gpio0_dbclk_mux_ck: clock-gpio0-dbclk-mux@4240 {
  #clock-cells = <0>;
  compatible = "ti,mux-clock";
  clock-output-names = "gpio0_dbclk_mux_ck";
  clocks = <&clk_rc32k_ck>, <&clk_32768_ck>, <&clkdiv32k_ick>, <&clk_32k_mosc_ck>, <&clk_32k_tpm_ck>;
  reg = <0x4240>;
 };

 mmc_clk: clock-mmc {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clock-output-names = "mmc_clk";
  clocks = <&dpll_per_m2_ck>;
  clock-mult = <1>;
  clock-div = <2>;
 };

 gfx_fclk_clksel_ck: clock-gfx-fclk-clksel-1@423c {
  #clock-cells = <0>;
  compatible = "ti,mux-clock";
  clock-output-names = "gfx_fclk_clksel_ck";
  clocks = <&sysclk_div>, <&dpll_per_m2_ck>;
  ti,bit-shift = <1>;
  reg = <0x423c>;
 };

 gfx_fck_div_ck: clock-gfx-fck-div@423c {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clock-output-names = "gfx_fck_div_ck";
  clocks = <&gfx_fclk_clksel_ck>;
  reg = <0x423c>;
  ti,max-div = <2>;
 };

 disp_clk: clock-disp@4244 {
  #clock-cells = <0>;
  compatible = "ti,mux-clock";
  clock-output-names = "disp_clk";
  clocks = <&dpll_disp_m2_ck>, <&dpll_core_m5_ck>, <&dpll_per_m2_ck>;
  reg = <0x4244>;
  ti,set-rate-parent;
 };

 dpll_extdev_ck: clock@2e60 {
  #clock-cells = <0>;
  compatible = "ti,am3-dpll-clock";
  clock-output-names = "dpll_extdev_ck";
  clocks = <&sys_clkin_ck>, <&sys_clkin_ck>;
  reg = <0x2e60>, <0x2e64>, <0x2e6c>, <0x2e88>, <0x2e8c>;
 };

 dpll_extdev_m2_ck: clock-dpll-extdev-m2-8@2e70 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clock-output-names = "dpll_extdev_m2_ck";
  clocks = <&dpll_extdev_ck>;
  ti,max-div = <127>;
  ti,autoidle-shift = <8>;
  reg = <0x2e70>;
  ti,index-starts-at-one;
  ti,invert-autoidle-bit;
 };

 mux_synctimer32k_ck: clock-mux-synctimer32k@4230 {
  #clock-cells = <0>;
  compatible = "ti,mux-clock";
  clock-output-names = "mux_synctimer32k_ck";
  clocks = <&clk_32768_ck>, <&clk_32k_tpm_ck>, <&clkdiv32k_ick>;
  reg = <0x4230>;
 };

 timer8_fck: clock-timer8-fck@421c {
  #clock-cells = <0>;
  compatible = "ti,mux-clock";
  clock-output-names = "timer8_fck";
  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clkdiv32k_ick>, <&clk_32k_tpm_ck>;
  reg = <0x421c>;
 };

 timer9_fck: clock-timer9-fck@4220 {
  #clock-cells = <0>;
  compatible = "ti,mux-clock";
  clock-output-names = "timer9_fck";
  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clkdiv32k_ick>, <&clk_32k_tpm_ck>;
  reg = <0x4220>;
 };

 timer10_fck: clock-timer10-fck@4224 {
  #clock-cells = <0>;
  compatible = "ti,mux-clock";
  clock-output-names = "timer10_fck";
  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clkdiv32k_ick>, <&clk_32k_tpm_ck>;
  reg = <0x4224>;
 };

 timer11_fck: clock-timer11-fck@4228 {
  #clock-cells = <0>;
  compatible = "ti,mux-clock";
  clock-output-names = "timer11_fck";
  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clkdiv32k_ick>, <&clk_32k_tpm_ck>;
  reg = <0x4228>;
 };

 cpsw_50m_clkdiv: clock-cpsw-50m-clkdiv {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clock-output-names = "cpsw_50m_clkdiv";
  clocks = <&dpll_core_m5_ck>;
  clock-mult = <1>;
  clock-div = <1>;
 };

 cpsw_5m_clkdiv: clock-cpsw-5m-clkdiv {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clock-output-names = "cpsw_5m_clkdiv";
  clocks = <&cpsw_50m_clkdiv>;
  clock-mult = <1>;
  clock-div = <10>;
 };

 dpll_ddr_x2_ck: clock-dpll-ddr-x2 {
  #clock-cells = <0>;
  compatible = "ti,am3-dpll-x2-clock";
  clock-output-names = "dpll_ddr_x2_ck";
  clocks = <&dpll_ddr_ck>;
 };

 dpll_ddr_m4_ck: clock-dpll-ddr-m4-8@2db8 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clock-output-names = "dpll_ddr_m4_ck";
  clocks = <&dpll_ddr_x2_ck>;
  ti,max-div = <31>;
  ti,autoidle-shift = <8>;
  reg = <0x2db8>;
  ti,index-starts-at-one;
  ti,invert-autoidle-bit;
 };

 dpll_per_clkdcoldo: clock-dpll-per-clkdcoldo-8@2e14 {
  #clock-cells = <0>;
  compatible = "ti,fixed-factor-clock";
  clock-output-names = "dpll_per_clkdcoldo";
  clocks = <&dpll_per_ck>;
  ti,clock-mult = <1>;
  ti,clock-div = <1>;
  ti,autoidle-shift = <8>;
  reg = <0x2e14>;
  ti,invert-autoidle-bit;
 };

 dll_aging_clk_div: clock-dll-aging-clk-div@4250 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clock-output-names = "dll_aging_clk_div";
  clocks = <&sys_clkin_ck>;
  reg = <0x4250>;
  ti,dividers = <8>, <16>, <32>;
 };

 div_core_25m_ck: clock-div-core-25m {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clock-output-names = "div_core_25m_ck";
  clocks = <&sysclk_div>;
  clock-mult = <1>;
  clock-div = <8>;
 };

 func_12m_clk: clock-func-12m {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clock-output-names = "func_12m_clk";
  clocks = <&dpll_per_m2_ck>;
  clock-mult = <1>;
  clock-div = <16>;
 };

 vtp_clk_div: clock-vtp-clk-div {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clock-output-names = "vtp_clk_div";
  clocks = <&sys_clkin_ck>;
  clock-mult = <1>;
  clock-div = <2>;
 };

 usbphy_32khz_clkmux: clock-usbphy-32khz-clkmux@4260 {
  #clock-cells = <0>;
  compatible = "ti,mux-clock";
  clock-output-names = "usbphy_32khz_clkmux";
  clocks = <&clk_32768_ck>, <&clk_32k_tpm_ck>;
  reg = <0x4260>;
 };

 usb_phy0_always_on_clk32k: clock-usb-phy0-always-on-clk32k-8@2a40 {
  #clock-cells = <0>;
  compatible = "ti,gate-clock";
  clock-output-names = "usb_phy0_always_on_clk32k";
  clocks = <&usbphy_32khz_clkmux>;
  ti,bit-shift = <8>;
  reg = <0x2a40>;
 };

 usb_phy1_always_on_clk32k: clock-usb-phy1-always-on-clk32k-8@2a48 {
  #clock-cells = <0>;
  compatible = "ti,gate-clock";
  clock-output-names = "usb_phy1_always_on_clk32k";
  clocks = <&usbphy_32khz_clkmux>;
  ti,bit-shift = <8>;
  reg = <0x2a48>;
 };

 clkout1_osc_div_ck: clock-clkout1-osc-div-ck {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clock-output-names = "clkout1_osc_div_ck";
  clocks = <&sys_clkin_ck>;
  ti,bit-shift = <20>;
  ti,max-div = <4>;
  reg = <0x4100>;
 };

 clkout1_src2_mux_ck: clock-clkout1-src2-mux-ck {
  #clock-cells = <0>;
  compatible = "ti,mux-clock";
  clock-output-names = "clkout1_src2_mux_ck";
  clocks = <&clk_rc32k_ck>, <&sysclk_div>, <&dpll_ddr_m2_ck>,
    <&dpll_per_m2_ck>, <&dpll_disp_m2_ck>,
    <&dpll_mpu_m2_ck>;
  reg = <0x4100>;
 };

 clkout1_src2_pre_div_ck: clock-clkout1-src2-pre-div-ck {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clock-output-names = "clkout1_src2_pre_div_ck";
  clocks = <&clkout1_src2_mux_ck>;
  ti,bit-shift = <4>;
  ti,max-div = <8>;
  reg = <0x4100>;
 };

 clkout1_src2_post_div_ck: clock-clkout1-src2-post-div-ck {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clock-output-names = "clkout1_src2_post_div_ck";
  clocks = <&clkout1_src2_pre_div_ck>;
  ti,bit-shift = <8>;
  ti,max-div = <32>;
  ti,index-power-of-two;
  reg = <0x4100>;
 };

 clkout1_mux_ck: clock-clkout1-mux-ck {
  #clock-cells = <0>;
  compatible = "ti,mux-clock";
  clock-output-names = "clkout1_mux_ck";
  clocks = <&clkout1_osc_div_ck>, <&clk_rc32k_ck>,
    <&clkout1_src2_post_div_ck>, <&dpll_extdev_m2_ck>;
  ti,bit-shift = <16>;
  reg = <0x4100>;
 };

 clkout1_ck: clock-clkout1-ck {
  #clock-cells = <0>;
  compatible = "ti,gate-clock";
  clock-output-names = "clkout1_ck";
  clocks = <&clkout1_mux_ck>;
  ti,bit-shift = <23>;
  reg = <0x4100>;
 };
};

&prcm {
 wkup_cm: clock@2800 {
  compatible = "ti,omap4-cm";
  clock-output-names = "wkup_cm";
  reg = <0x2800 0x400>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0x2800 0x400>;

  l3s_tsc_clkctrl: clock@120 {
   compatible = "ti,clkctrl";
   clock-output-names = "l3s_tsc_clkctrl";
   reg = <0x120 0x4>;
   #clock-cells = <2>;
  };

  l4_wkup_aon_clkctrl: clock@228 {
   compatible = "ti,clkctrl";
   clock-output-names = "l4_wkup_aon_clkctrl";
   reg = <0x228 0xc>;
   #clock-cells = <2>;
  };

  l4_wkup_clkctrl: clock@220 {
   compatible = "ti,clkctrl";
   clock-output-names = "l4_wkup_clkctrl";
   reg = <0x220 0x4>, <0x328 0x44>;
   #clock-cells = <2>;
  };

 };

 mpu_cm: clock@8300 {
  compatible = "ti,omap4-cm";
  clock-output-names = "mpu_cm";
  reg = <0x8300 0x100>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0x8300 0x100>;

  mpu_clkctrl: clock@20 {
   compatible = "ti,clkctrl";
   clock-output-names = "mpu_clkctrl";
   reg = <0x20 0x4>;
   #clock-cells = <2>;
  };
 };

 gfx_l3_cm: clock@8400 {
  compatible = "ti,omap4-cm";
  clock-output-names = "gfx_l3_cm";
  reg = <0x8400 0x100>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0x8400 0x100>;

  gfx_l3_clkctrl: clock@20 {
   compatible = "ti,clkctrl";
   clock-output-names = "gfx_l3_clkctrl";
   reg = <0x20 0x4>;
   #clock-cells = <2>;
  };
 };

 l4_rtc_cm: clock@8500 {
  compatible = "ti,omap4-cm";
  clock-output-names = "l4_rtc_cm";
  reg = <0x8500 0x100>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0x8500 0x100>;

  l4_rtc_clkctrl: clock@20 {
   compatible = "ti,clkctrl";
   clock-output-names = "l4_rtc_clkctrl";
   reg = <0x20 0x4>;
   #clock-cells = <2>;
  };
 };

 per_cm: clock@8800 {
  compatible = "ti,omap4-cm";
  clock-output-names = "per_cm";
  reg = <0x8800 0xc00>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0x8800 0xc00>;

  l3_clkctrl: clock@20 {
   compatible = "ti,clkctrl";
   clock-output-names = "l3_clkctrl";
   reg = <0x20 0x3c>, <0x78 0x2c>;
   #clock-cells = <2>;
  };

  l3s_clkctrl: clock@68 {
   compatible = "ti,clkctrl";
   clock-output-names = "l3s_clkctrl";
   reg = <0x68 0xc>, <0x220 0x4c>;
   #clock-cells = <2>;
  };

  pruss_ocp_clkctrl: clock@320 {
   compatible = "ti,clkctrl";
   clock-output-names = "pruss_ocp_clkctrl";
   reg = <0x320 0x4>;
   #clock-cells = <2>;
  };

  l4ls_clkctrl: clock@420 {
   compatible = "ti,clkctrl";
   clock-output-names = "l4ls_clkctrl";
   reg = <0x420 0x1a4>;
   #clock-cells = <2>;
  };

  emif_clkctrl: clock@720 {
   compatible = "ti,clkctrl";
   clock-output-names = "emif_clkctrl";
   reg = <0x720 0x4>;
   #clock-cells = <2>;
  };

  dss_clkctrl: clock@a20 {
   compatible = "ti,clkctrl";
   clock-output-names = "dss_clkctrl";
   reg = <0xa20 0x4>;
   #clock-cells = <2>;
  };

  cpsw_125mhz_clkctrl: clock@b20 {
   compatible = "ti,clkctrl";
   clock-output-names = "cpsw_125mhz_clkctrl";
   reg = <0xb20 0x4>;
   #clock-cells = <2>;
  };

 };
};
# 723 "arch/arm/boot/dts/am4372.dtsi" 2

&prcm {
 prm_mpu: prm@300 {
  compatible = "ti,am4-prm-inst", "ti,omap-prm-inst";
  reg = <0x300 0x100>;
  #power-domain-cells = <0>;
 };

 prm_gfx: prm@400 {
  compatible = "ti,am4-prm-inst", "ti,omap-prm-inst";
  reg = <0x400 0x100>;
  #power-domain-cells = <0>;
  #reset-cells = <1>;
 };

 prm_rtc: prm@500 {
  compatible = "ti,am4-prm-inst", "ti,omap-prm-inst";
  reg = <0x500 0x100>;
  #power-domain-cells = <0>;
 };

 prm_tamper: prm@600 {
  compatible = "ti,am4-prm-inst", "ti,omap-prm-inst";
  reg = <0x600 0x100>;
  #power-domain-cells = <0>;
 };

 prm_cefuse: prm@700 {
  compatible = "ti,am4-prm-inst", "ti,omap-prm-inst";
  reg = <0x700 0x100>;
  #power-domain-cells = <0>;
 };

 prm_per: prm@800 {
  compatible = "ti,am4-prm-inst", "ti,omap-prm-inst";
  reg = <0x800 0x100>;
  #reset-cells = <1>;
  #power-domain-cells = <0>;
 };

 prm_wkup: prm@2000 {
  compatible = "ti,am4-prm-inst", "ti,omap-prm-inst";
  reg = <0x2000 0x100>;
  #reset-cells = <1>;
  #power-domain-cells = <0>;
 };

 prm_device: prm@4000 {
  compatible = "ti,am4-prm-inst", "ti,omap-prm-inst";
  reg = <0x4000 0x100>;
  #reset-cells = <1>;
 };
};


&timer1_target {
 ti,no-reset-on-init;
 ti,no-idle;
 clocks = <&l4_wkup_clkctrl ((0x328) - 0x220) 0>,
   <&l4_wkup_clkctrl ((0x220) - 0x220) 0>;
 clock-names = "fck", "ick";
 timer@0 {
  assigned-clocks = <&timer1_fck>;
  assigned-clock-parents = <&sys_clkin_ck>;
 };
};


&timer2_target {
 ti,no-reset-on-init;
 ti,no-idle;
 clocks = <&l4ls_clkctrl ((0x530) - 0x420) 0>,
   <&l4ls_clkctrl ((0x420) - 0x420) 0>;
 clock-names = "fck", "ick";
 timer@0 {
  assigned-clocks = <&timer2_fck>;
  assigned-clock-parents = <&sys_clkin_ck>;
 };
};
# 11 "arch/arm/boot/dts/am437x-gp-evm.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/am43xx.h" 1
# 12 "arch/arm/boot/dts/am437x-gp-evm.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/pwm/pwm.h" 1
# 13 "arch/arm/boot/dts/am437x-gp-evm.dts" 2


/ {
 model = "TI AM437x GP EVM";
 compatible = "ti,am437x-gp-evm","ti,am4372","ti,am43";

 aliases {
  display0 = &lcd0;
 };

 chosen {
  stdout-path = &uart0;
 };

 evm_v3_3d: fixedregulator-v3_3d {
  compatible = "regulator-fixed";
  regulator-name = "evm_v3_3d";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
  enable-active-high;
 };

 vtt_fixed: fixedregulator-vtt {
  compatible = "regulator-fixed";
  regulator-name = "vtt_fixed";
  regulator-min-microvolt = <1500000>;
  regulator-max-microvolt = <1500000>;
  regulator-always-on;
  regulator-boot-on;
  enable-active-high;
  gpio = <&gpio5 7 0>;
 };

 vmmcwl_fixed: fixedregulator-mmcwl {
  compatible = "regulator-fixed";
  regulator-name = "vmmcwl_fixed";
  regulator-min-microvolt = <1800000>;
  regulator-max-microvolt = <1800000>;
  gpio = <&gpio1 20 0>;
  enable-active-high;
 };

 lcd_bl: backlight {
  compatible = "pwm-backlight";
  pwms = <&ecap0 0 50000 (1 << 0)>;
  brightness-levels = <0 51 53 56 62 75 101 152 255>;
  default-brightness-level = <8>;
 };

 matrix_keypad: matrix_keypad0 {
  compatible = "gpio-matrix-keypad";
  debounce-delay-ms = <5>;
  col-scan-delay-us = <2>;

  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&matrix_keypad_default>;
  pinctrl-1 = <&matrix_keypad_sleep>;

  wakeup-source;

  row-gpios = <&gpio0 3 0
    &gpio4 3 0
    &gpio4 2 0>;

  col-gpios = <&gpio3 19 0
    &gpio3 20 0>;

  linux,keymap = <0x00000201
    0x00010202
    0x01000067
    0x0101006a
    0x02000069
    0x0201006c>;
  };

 lcd0: display {
  compatible = "osddisplays,osd070t1718-19ts", "panel-dpi";
  label = "lcd";

  backlight = <&lcd_bl>;

  port {
   lcd_in: endpoint {
    remote-endpoint = <&dpi_out>;
   };
  };
 };


 refclk: oscillator {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-frequency = <12000000>;
 };


 clk_32k_rtc: clk_32k_rtc {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-frequency = <32768>;
 };

 sound0: sound0 {
  compatible = "simple-audio-card";
  simple-audio-card,name = "AM437x-GP-EVM";
  simple-audio-card,widgets =
   "Headphone", "Headphone Jack",
   "Line", "Line In";
  simple-audio-card,routing =
   "Headphone Jack", "HPLOUT",
   "Headphone Jack", "HPROUT",
   "LINE1L", "Line In",
   "LINE1R", "Line In";
  simple-audio-card,format = "dsp_b";
  simple-audio-card,bitclock-master = <&sound0_master>;
  simple-audio-card,frame-master = <&sound0_master>;
  simple-audio-card,bitclock-inversion;

  simple-audio-card,cpu {
   sound-dai = <&mcasp1>;
   system-clock-frequency = <12000000>;
  };

  sound0_master: simple-audio-card,codec {
   sound-dai = <&tlv320aic3106>;
   system-clock-frequency = <12000000>;
  };
 };

 beeper: beeper {
  compatible = "gpio-beeper";
  pinctrl-names = "default";
  pinctrl-0 = <&beeper_pins_default>;
  pinctrl-1 = <&beeper_pins_sleep>;
  gpios = <&gpio4 12 0>;
 };
};

&am43xx_pinmux {
 pinctrl-names = "default", "sleep";
 pinctrl-0 = <&wlan_pins_default &ddr3_vtt_toggle_default &unused_pins &debugss_pins>;
 pinctrl-1 = <&wlan_pins_sleep>;

 ddr3_vtt_toggle_default: ddr_vtt_toggle_default {
  pinctrl-single,pins = <
   0x25C ((0 << 27) | ((1 << 17)) | (1 << 24) | 7)
  >;
 };

 i2c0_pins: i2c0_pins {
  pinctrl-single,pins = <
   (((0x988) & 0xffff) - 0x0800) (((1 << 18) | (1 << 17)) | 0 | 0)
   (((0x98c) & 0xffff) - 0x0800) (((1 << 18) | (1 << 17)) | 0 | 0)
  >;
 };

 i2c1_pins: i2c1_pins {
  pinctrl-single,pins = <
   (((0x95c) & 0xffff) - 0x0800) (((1 << 18) | (1 << 17)) | 0 | 2)
   (((0x958) & 0xffff) - 0x0800) (((1 << 18) | (1 << 17)) | 0 | 2)
  >;
 };

 mmc1_pins: pinmux_mmc1_pins {
  pinctrl-single,pins = <
   (((0x960) & 0xffff) - 0x0800) (((1 << 18) | (1 << 16)) | 7)
  >;
 };

 ecap0_pins: backlight_pins {
  pinctrl-single,pins = <
   (((0x964) & 0xffff) - 0x0800) (0)
  >;
 };

 pixcir_ts_pins: pixcir_ts_pins {
  pinctrl-single,pins = <
   (((0xa64) & 0xffff) - 0x0800) (((1 << 18) | (1 << 17)) | 7)
  >;
 };

 cpsw_default: cpsw_default {
  pinctrl-single,pins = <

   (((0x914) & 0xffff) - 0x0800) (0 | 2)
   (((0x918) & 0xffff) - 0x0800) (((1 << 18)) | 2)
   (((0x91c) & 0xffff) - 0x0800) (0 | 2)
   (((0x920) & 0xffff) - 0x0800) (0 | 2)
   (((0x924) & 0xffff) - 0x0800) (0 | 2)
   (((0x928) & 0xffff) - 0x0800) (0 | 2)
   (((0x92c) & 0xffff) - 0x0800) (0 | 2)
   (((0x930) & 0xffff) - 0x0800) (((1 << 18)) | 2)
   (((0x934) & 0xffff) - 0x0800) (((1 << 18)) | 2)
   (((0x938) & 0xffff) - 0x0800) (((1 << 18)) | 2)
   (((0x93c) & 0xffff) - 0x0800) (((1 << 18)) | 2)
   (((0x940) & 0xffff) - 0x0800) (((1 << 18)) | 2)
  >;
 };

 cpsw_sleep: cpsw_sleep {
  pinctrl-single,pins = <

   (((0x914) & 0xffff) - 0x0800) (((1 << 18)) | 7)
   (((0x918) & 0xffff) - 0x0800) (((1 << 18)) | 7)
   (((0x91c) & 0xffff) - 0x0800) (((1 << 18)) | 7)
   (((0x920) & 0xffff) - 0x0800) (((1 << 18)) | 7)
   (((0x924) & 0xffff) - 0x0800) (((1 << 18)) | 7)
   (((0x928) & 0xffff) - 0x0800) (((1 << 18)) | 7)
   (((0x92c) & 0xffff) - 0x0800) (((1 << 18)) | 7)
   (((0x930) & 0xffff) - 0x0800) (((1 << 18)) | 7)
   (((0x934) & 0xffff) - 0x0800) (((1 << 18)) | 7)
   (((0x938) & 0xffff) - 0x0800) (((1 << 18)) | 7)
   (((0x93c) & 0xffff) - 0x0800) (((1 << 18)) | 7)
   (((0x940) & 0xffff) - 0x0800) (((1 << 18)) | 7)
  >;
 };

 davinci_mdio_default: davinci_mdio_default {
  pinctrl-single,pins = <

   (((0x948) & 0xffff) - 0x0800) (((1 << 18) | (1 << 17)) | 0 | 0)
   (((0x94c) & 0xffff) - 0x0800) (((1 << 17)) | 0)
  >;
 };

 davinci_mdio_sleep: davinci_mdio_sleep {
  pinctrl-single,pins = <

   (((0x948) & 0xffff) - 0x0800) (((1 << 18)) | 7)
   (((0x94c) & 0xffff) - 0x0800) (((1 << 18)) | 7)
  >;
 };

 nand_flash_x8: nand_flash_x8 {
  pinctrl-single,pins = <
   (((0x800) & 0xffff) - 0x0800) (((1 << 18) | (1 << 16)) | 0)
   (((0x804) & 0xffff) - 0x0800) (((1 << 18) | (1 << 16)) | 0)
   (((0x808) & 0xffff) - 0x0800) (((1 << 18) | (1 << 16)) | 0)
   (((0x80c) & 0xffff) - 0x0800) (((1 << 18) | (1 << 16)) | 0)
   (((0x810) & 0xffff) - 0x0800) (((1 << 18) | (1 << 16)) | 0)
   (((0x814) & 0xffff) - 0x0800) (((1 << 18) | (1 << 16)) | 0)
   (((0x818) & 0xffff) - 0x0800) (((1 << 18) | (1 << 16)) | 0)
   (((0x81c) & 0xffff) - 0x0800) (((1 << 18) | (1 << 16)) | 0)
   (((0x870) & 0xffff) - 0x0800) (((1 << 18) | (1 << 17)) | 0)
   (((0x874) & 0xffff) - 0x0800) (((1 << 17)) | 7)
   (((0x87c) & 0xffff) - 0x0800) (((1 << 16)) | 0)
   (((0x890) & 0xffff) - 0x0800) (((1 << 16)) | 0)
   (((0x894) & 0xffff) - 0x0800) (((1 << 16)) | 0)
   (((0x898) & 0xffff) - 0x0800) (((1 << 16)) | 0)
   (((0x89c) & 0xffff) - 0x0800) (((1 << 16)) | 0)
  >;
 };

 dss_pins: dss_pins {
  pinctrl-single,pins = <
   (((0x820) & 0xffff) - 0x0800) (((1 << 17)) | 1)
   (((0x824) & 0xffff) - 0x0800) (((1 << 17)) | 1)
   (((0x828) & 0xffff) - 0x0800) (((1 << 17)) | 1)
   (((0x82c) & 0xffff) - 0x0800) (((1 << 17)) | 1)
   (((0x830) & 0xffff) - 0x0800) (((1 << 17)) | 1)
   (((0x834) & 0xffff) - 0x0800) (((1 << 17)) | 1)
   (((0x838) & 0xffff) - 0x0800) (((1 << 17)) | 1)
   (((0x83c) & 0xffff) - 0x0800) (((1 << 17)) | 1)
   (((0x8a0) & 0xffff) - 0x0800) (((1 << 17)) | 0)
   (((0x8a4) & 0xffff) - 0x0800) (((1 << 17)) | 0)
   (((0x8a8) & 0xffff) - 0x0800) (((1 << 17)) | 0)
   (((0x8ac) & 0xffff) - 0x0800) (((1 << 17)) | 0)
   (((0x8b0) & 0xffff) - 0x0800) (((1 << 17)) | 0)
   (((0x8b4) & 0xffff) - 0x0800) (((1 << 17)) | 0)
   (((0x8b8) & 0xffff) - 0x0800) (((1 << 17)) | 0)
   (((0x8bc) & 0xffff) - 0x0800) (((1 << 17)) | 0)
   (((0x8c0) & 0xffff) - 0x0800) (((1 << 17)) | 0)
   (((0x8c4) & 0xffff) - 0x0800) (((1 << 17)) | 0)
   (((0x8c8) & 0xffff) - 0x0800) (((1 << 17)) | 0)
   (((0x8cc) & 0xffff) - 0x0800) (((1 << 17)) | 0)
   (((0x8d0) & 0xffff) - 0x0800) (((1 << 17)) | 0)
   (((0x8d4) & 0xffff) - 0x0800) (((1 << 17)) | 0)
   (((0x8d8) & 0xffff) - 0x0800) (((1 << 17)) | 0)
   (((0x8dc) & 0xffff) - 0x0800) (((1 << 17)) | 0)
   (((0x8e0) & 0xffff) - 0x0800) (((1 << 17)) | 0)
   (((0x8e4) & 0xffff) - 0x0800) (((1 << 17)) | 0)
   (((0x8e8) & 0xffff) - 0x0800) (((1 << 17)) | 0)
   (((0x8ec) & 0xffff) - 0x0800) (((1 << 17)) | 0)

  >;
 };

 display_mux_pins: display_mux_pins {
  pinctrl-single,pins = <

   (((0xa38) & 0xffff) - 0x0800) (((1 << 17)) | 7)
  >;
 };

 dcan0_default: dcan0_default_pins {
  pinctrl-single,pins = <
   (((0x978) & 0xffff) - 0x0800) (((1 << 16)) | 2)
   (((0x97c) & 0xffff) - 0x0800) (((1 << 18) | (1 << 17)) | 2)
  >;
 };

 dcan0_sleep: dcan0_sleep_pins {
  pinctrl-single,pins = <
   (((0x978) & 0xffff) - 0x0800) (((1 << 18) | (1 << 17)) | 7)
   (((0x97c) & 0xffff) - 0x0800) (((1 << 18) | (1 << 17)) | 7)
  >;
 };

 dcan1_default: dcan1_default_pins {
  pinctrl-single,pins = <
   (((0x980) & 0xffff) - 0x0800) (((1 << 16)) | 2)
   (((0x984) & 0xffff) - 0x0800) (((1 << 18) | (1 << 17)) | 2)
  >;
 };

 dcan1_sleep: dcan1_sleep_pins {
  pinctrl-single,pins = <
   (((0x980) & 0xffff) - 0x0800) (((1 << 18) | (1 << 17)) | 7)
   (((0x984) & 0xffff) - 0x0800) (((1 << 18) | (1 << 17)) | 7)
  >;
 };

 vpfe0_pins_default: vpfe0_pins_default {
  pinctrl-single,pins = <
   (((0x9b0) & 0xffff) - 0x0800) (((1 << 18) | (1 << 17)) | 0)
   (((0x9b4) & 0xffff) - 0x0800) (((1 << 18) | (1 << 17)) | 0)
   (((0x9c0) & 0xffff) - 0x0800) (((1 << 18) | (1 << 17)) | 0)
   (((0x9c4) & 0xffff) - 0x0800) (((1 << 18) | (1 << 17)) | 0)
   (((0x9c8) & 0xffff) - 0x0800) (((1 << 18) | (1 << 17)) | 0)
   (((0xa08) & 0xffff) - 0x0800) (((1 << 18) | (1 << 17)) | 0)
   (((0xa0c) & 0xffff) - 0x0800) (((1 << 18) | (1 << 17)) | 0)
   (((0xa10) & 0xffff) - 0x0800) (((1 << 18) | (1 << 17)) | 0)
   (((0xa14) & 0xffff) - 0x0800) (((1 << 18) | (1 << 17)) | 0)
   (((0xa18) & 0xffff) - 0x0800) (((1 << 18) | (1 << 17)) | 0)
   (((0xa1c) & 0xffff) - 0x0800) (((1 << 18) | (1 << 17)) | 0)
   (((0xa20) & 0xffff) - 0x0800) (((1 << 18) | (1 << 17)) | 0)
   (((0xa24) & 0xffff) - 0x0800) (((1 << 18) | (1 << 17)) | 0)
  >;
 };

 vpfe0_pins_sleep: vpfe0_pins_sleep {
  pinctrl-single,pins = <
   (((0x9b0) & 0xffff) - 0x0800) ((0 << 27) | (1 << 18) | 7)
   (((0x9b4) & 0xffff) - 0x0800) ((0 << 27) | (1 << 18) | 7)
   (((0x9c0) & 0xffff) - 0x0800) ((0 << 27) | (1 << 18) | 7)
   (((0x9c4) & 0xffff) - 0x0800) ((0 << 27) | (1 << 18) | 7)
   (((0x9c8) & 0xffff) - 0x0800) ((0 << 27) | (1 << 18) | 7)
   (((0xa08) & 0xffff) - 0x0800) ((0 << 27) | (1 << 18) | 7)
   (((0xa0c) & 0xffff) - 0x0800) ((0 << 27) | (1 << 18) | 7)
   (((0xa10) & 0xffff) - 0x0800) ((0 << 27) | (1 << 18) | 7)
   (((0xa14) & 0xffff) - 0x0800) ((0 << 27) | (1 << 18) | 7)
   (((0xa18) & 0xffff) - 0x0800) ((0 << 27) | (1 << 18) | 7)
   (((0xa1c) & 0xffff) - 0x0800) ((0 << 27) | (1 << 18) | 7)
   (((0xa20) & 0xffff) - 0x0800) ((0 << 27) | (1 << 18) | 7)
   (((0xa24) & 0xffff) - 0x0800) ((0 << 27) | (1 << 18) | 7)
  >;
 };

 vpfe1_pins_default: vpfe1_pins_default {
  pinctrl-single,pins = <
   (((0x9cc) & 0xffff) - 0x0800) (((1 << 18) | (1 << 17)) | 0)
   (((0x9d0) & 0xffff) - 0x0800) (((1 << 18) | (1 << 17)) | 0)
   (((0x9d4) & 0xffff) - 0x0800) (((1 << 18) | (1 << 17)) | 0)
   (((0x9d8) & 0xffff) - 0x0800) (((1 << 18) | (1 << 17)) | 0)
   (((0x9dC) & 0xffff) - 0x0800) (((1 << 18) | (1 << 17)) | 0)
   (((0x9e8) & 0xffff) - 0x0800) (((1 << 18) | (1 << 17)) | 0)
   (((0x9ec) & 0xffff) - 0x0800) (((1 << 18) | (1 << 17)) | 0)
   (((0x9f0) & 0xffff) - 0x0800) (((1 << 18) | (1 << 17)) | 0)
   (((0x9f4) & 0xffff) - 0x0800) (((1 << 18) | (1 << 17)) | 0)
   (((0x9f8) & 0xffff) - 0x0800) (((1 << 18) | (1 << 17)) | 0)
   (((0x9fc) & 0xffff) - 0x0800) (((1 << 18) | (1 << 17)) | 0)
   (((0xa00) & 0xffff) - 0x0800) (((1 << 18) | (1 << 17)) | 0)
   (((0xa04) & 0xffff) - 0x0800) (((1 << 18) | (1 << 17)) | 0)
  >;
 };

 vpfe1_pins_sleep: vpfe1_pins_sleep {
  pinctrl-single,pins = <
   (((0x9cc) & 0xffff) - 0x0800) ((0 << 27) | (1 << 18) | 7)
   (((0x9d0) & 0xffff) - 0x0800) ((0 << 27) | (1 << 18) | 7)
   (((0x9d4) & 0xffff) - 0x0800) ((0 << 27) | (1 << 18) | 7)
   (((0x9d8) & 0xffff) - 0x0800) ((0 << 27) | (1 << 18) | 7)
   (((0x9dc) & 0xffff) - 0x0800) ((0 << 27) | (1 << 18) | 7)
   (((0x9e8) & 0xffff) - 0x0800) ((0 << 27) | (1 << 18) | 7)
   (((0x9ec) & 0xffff) - 0x0800) ((0 << 27) | (1 << 18) | 7)
   (((0x9f0) & 0xffff) - 0x0800) ((0 << 27) | (1 << 18) | 7)
   (((0x9f4) & 0xffff) - 0x0800) ((0 << 27) | (1 << 18) | 7)
   (((0x9f8) & 0xffff) - 0x0800) ((0 << 27) | (1 << 18) | 7)
   (((0x9fc) & 0xffff) - 0x0800) ((0 << 27) | (1 << 18) | 7)
   (((0xa00) & 0xffff) - 0x0800) ((0 << 27) | (1 << 18) | 7)
   (((0xa04) & 0xffff) - 0x0800) ((0 << 27) | (1 << 18) | 7)
  >;
 };

 mmc3_pins_default: pinmux_mmc3_pins_default {
  pinctrl-single,pins = <
   (((0x88c) & 0xffff) - 0x0800) (((1 << 18) | (1 << 17)) | 3)
   (((0x888) & 0xffff) - 0x0800) (((1 << 18) | (1 << 17)) | 3)
   (((0x844) & 0xffff) - 0x0800) (((1 << 18) | (1 << 17)) | 3)
   (((0x848) & 0xffff) - 0x0800) (((1 << 18) | (1 << 17)) | 3)
   (((0x84c) & 0xffff) - 0x0800) (((1 << 18) | (1 << 17)) | 3)
   (((0x878) & 0xffff) - 0x0800) (((1 << 18) | (1 << 17)) | 3)
  >;
 };

 mmc3_pins_sleep: pinmux_mmc3_pins_sleep {
  pinctrl-single,pins = <
   (((0x88c) & 0xffff) - 0x0800) (((1 << 18)) | 7)
   (((0x888) & 0xffff) - 0x0800) (((1 << 18)) | 7)
   (((0x844) & 0xffff) - 0x0800) (((1 << 18)) | 7)
   (((0x848) & 0xffff) - 0x0800) (((1 << 18)) | 7)
   (((0x84c) & 0xffff) - 0x0800) (((1 << 18)) | 7)
   (((0x878) & 0xffff) - 0x0800) (((1 << 18)) | 7)
  >;
 };

 wlan_pins_default: pinmux_wlan_pins_default {
  pinctrl-single,pins = <
   (((0x850) & 0xffff) - 0x0800) (0 | 7)
   (((0x85c) & 0xffff) - 0x0800) (((1 << 18) | (1 << 16)) | (1 << 29) | 7)
   (((0x840) & 0xffff) - 0x0800) (0 | 7)
  >;
 };

 wlan_pins_sleep: pinmux_wlan_pins_sleep {
  pinctrl-single,pins = <
   (((0x850) & 0xffff) - 0x0800) (0 | 7)
   (((0x85c) & 0xffff) - 0x0800) (((1 << 18) | (1 << 16)) | (1 << 29) | 7)
   (((0x840) & 0xffff) - 0x0800) (((1 << 17)) | 7)
  >;
 };

 uart3_pins: uart3_pins {
  pinctrl-single,pins = <
   (((0xa28) & 0xffff) - 0x0800) (((1 << 18) | (1 << 16)) | 0)
   (((0xa2c) & 0xffff) - 0x0800) (0 | 0)
   (((0xa30) & 0xffff) - 0x0800) (((1 << 18) | (1 << 17)) | 0)
   (((0xa34) & 0xffff) - 0x0800) (0 | 0)
  >;
 };

 mcasp1_pins: mcasp1_pins {
  pinctrl-single,pins = <
   (((0x908) & 0xffff) - 0x0800) (0 | 4)
   (((0x90c) & 0xffff) - 0x0800) (((1 << 18)) | 4)
   (((0x910) & 0xffff) - 0x0800) (((1 << 18)) | 4)
   (((0x944) & 0xffff) - 0x0800) (((1 << 18)) | 4)
  >;
 };

 mcasp1_sleep_pins: mcasp1_sleep_pins {
  pinctrl-single,pins = <
   (((0x908) & 0xffff) - 0x0800) (((1 << 18)) | 7)
   (((0x90c) & 0xffff) - 0x0800) (((1 << 18)) | 7)
   (((0x910) & 0xffff) - 0x0800) (((1 << 18)) | 7)
   (((0x944) & 0xffff) - 0x0800) (((1 << 18)) | 7)
  >;
 };

 gpio0_pins: gpio0_pins {
  pinctrl-single,pins = <
   (((0xa6c) & 0xffff) - 0x0800) (((1 << 16)) | 9)
  >;
 };

 emmc_pins_default: emmc_pins_default {
  pinctrl-single,pins = <
   (((0x800) & 0xffff) - 0x0800) (((1 << 18) | (1 << 17)) | 1)
   (((0x804) & 0xffff) - 0x0800) (((1 << 18) | (1 << 17)) | 1)
   (((0x808) & 0xffff) - 0x0800) (((1 << 18) | (1 << 17)) | 1)
   (((0x80c) & 0xffff) - 0x0800) (((1 << 18) | (1 << 17)) | 1)
   (((0x810) & 0xffff) - 0x0800) (((1 << 18) | (1 << 17)) | 1)
   (((0x814) & 0xffff) - 0x0800) (((1 << 18) | (1 << 17)) | 1)
   (((0x818) & 0xffff) - 0x0800) (((1 << 18) | (1 << 17)) | 1)
   (((0x81c) & 0xffff) - 0x0800) (((1 << 18) | (1 << 17)) | 1)
   (((0x880) & 0xffff) - 0x0800) (((1 << 18) | (1 << 17)) | 2)
   (((0x884) & 0xffff) - 0x0800) (((1 << 18) | (1 << 17)) | 2)
  >;
 };

 emmc_pins_sleep: emmc_pins_sleep {
  pinctrl-single,pins = <
   (((0x800) & 0xffff) - 0x0800) (((1 << 18)) | 7)
   (((0x804) & 0xffff) - 0x0800) (((1 << 18)) | 7)
   (((0x808) & 0xffff) - 0x0800) (((1 << 18)) | 7)
   (((0x80c) & 0xffff) - 0x0800) (((1 << 18)) | 7)
   (((0x810) & 0xffff) - 0x0800) (((1 << 18)) | 7)
   (((0x814) & 0xffff) - 0x0800) (((1 << 18)) | 7)
   (((0x818) & 0xffff) - 0x0800) (((1 << 18)) | 7)
   (((0x81c) & 0xffff) - 0x0800) (((1 << 18)) | 7)
   (((0x880) & 0xffff) - 0x0800) (((1 << 18)) | 7)
   (((0x884) & 0xffff) - 0x0800) (((1 << 18)) | 7)
  >;
 };

 beeper_pins_default: beeper_pins_default {
  pinctrl-single,pins = <
   (((0x9e0) & 0xffff) - 0x0800) (((1 << 17)) | 7)
  >;
 };

 beeper_pins_sleep: beeper_pins_sleep {
  pinctrl-single,pins = <
   (((0x9e0) & 0xffff) - 0x0800) (((1 << 18)) | 7)
  >;
 };

 unused_pins: unused_pins {
  pinctrl-single,pins = <
   (((0x854) & 0xffff) - 0x0800) (((1 << 18)) | 7)
   (((0x858) & 0xffff) - 0x0800) (((1 << 18)) | 7)
   (((0x860) & 0xffff) - 0x0800) (((1 << 18)) | 7)
   (((0x864) & 0xffff) - 0x0800) (((1 << 18)) | 7)
   (((0x868) & 0xffff) - 0x0800) (((1 << 18)) | 7)
   (((0x86c) & 0xffff) - 0x0800) (((1 << 18)) | 7)
   (((0x950) & 0xffff) - 0x0800) (((1 << 18)) | 7)
   (((0x990) & 0xffff) - 0x0800) (((1 << 18)) | 7)
   (((0x994) & 0xffff) - 0x0800) (((1 << 18)) | 7)
   (((0x998) & 0xffff) - 0x0800) (((1 << 18)) | 7)
   (((0x99c) & 0xffff) - 0x0800) (((1 << 18)) | 7)
   (((0x9a0) & 0xffff) - 0x0800) (((1 << 18)) | 7)
   (((0xa3c) & 0xffff) - 0x0800) (((1 << 18) | (1 << 16)) | (1 << 16) | 7)
   (((0xa40) & 0xffff) - 0x0800) (((1 << 18)) | 7)
   (((0xa44) & 0xffff) - 0x0800) (((1 << 18)) | 7)
   (((0xa48) & 0xffff) - 0x0800) (((1 << 18)) | 7)
   (((0xa4c) & 0xffff) - 0x0800) (((1 << 18)) | 7)
   (((0xa50) & 0xffff) - 0x0800) (((1 << 18)) | 7)
   (((0xa54) & 0xffff) - 0x0800) (((1 << 18) | (1 << 16)) | (1 << 16) | 7)
   (((0xa58) & 0xffff) - 0x0800) (((1 << 18)) | 7)
   (((0xa60) & 0xffff) - 0x0800) (((1 << 18) | (1 << 16)) | (1 << 16) | 7)
   (((0xa68) & 0xffff) - 0x0800) (((1 << 18)) | 7)
   (((0xa70) & 0xffff) - 0x0800) (((1 << 18)) | 7)
   (((0xa78) & 0xffff) - 0x0800) (((1 << 18)) | 7)
   (((0xa7c) & 0xffff) - 0x0800) (((1 << 18) | (1 << 16)) | (1 << 16))
   (((0xac8) & 0xffff) - 0x0800) (((1 << 18)))
   (((0xad4) & 0xffff) - 0x0800) (((1 << 18)))
   (((0xad8) & 0xffff) - 0x0800) (((1 << 18)) | 7)
   (((0xadc) & 0xffff) - 0x0800) (((1 << 18)) | 7)
   (((0xae0) & 0xffff) - 0x0800) (((1 << 18)) | 7)
   (((0xae4) & 0xffff) - 0x0800) (((1 << 18)) | 7)
   (((0xae8) & 0xffff) - 0x0800) (((1 << 18)) | 7)
   (((0xaec) & 0xffff) - 0x0800) (((1 << 18)) | 7)
   (((0xaf0) & 0xffff) - 0x0800) (((1 << 18)) | 7)
   (((0xaf4) & 0xffff) - 0x0800) (((1 << 18)) | 7)
   (((0xaf8) & 0xffff) - 0x0800) (((1 << 18)) | 7)
   (((0xafc) & 0xffff) - 0x0800) (((1 << 18)) | 7)
   (((0xb00) & 0xffff) - 0x0800) (((1 << 18)) | 7)
   (((0xb04) & 0xffff) - 0x0800) (((1 << 18)) | 7)
   (((0xb08) & 0xffff) - 0x0800) (((1 << 18)) | 7)
   (((0xb0c) & 0xffff) - 0x0800) (((1 << 18)) | 7)
   (((0xb10) & 0xffff) - 0x0800) (((1 << 18)) | 7)
   (((0xb14) & 0xffff) - 0x0800) (((1 << 18)) | 7)
   (((0xb18) & 0xffff) - 0x0800) (((1 << 18)) | 7)
  >;
 };

 debugss_pins: pinmux_debugss_pins {
  pinctrl-single,pins = <
   (((0xa90) & 0xffff) - 0x0800) (((1 << 18)))
   (((0xa94) & 0xffff) - 0x0800) (((1 << 18)))
   (((0xa98) & 0xffff) - 0x0800) (((1 << 18)))
   (((0xa9c) & 0xffff) - 0x0800) (((1 << 18)))
   (((0xaa0) & 0xffff) - 0x0800) (((1 << 18)))
   (((0xaa4) & 0xffff) - 0x0800) (((1 << 18)))
   (((0xaa8) & 0xffff) - 0x0800) (((1 << 18)))
  >;
 };

 uart0_pins_default: uart0_pins_default {
  pinctrl-single,pins = <
   (((0x968) & 0xffff) - 0x0800) ((0 << 27) | (1 << 18) | 0)
   (((0x96C) & 0xffff) - 0x0800) ((0 << 27) | (1 << 18) | 0)
   (((0x970) & 0xffff) - 0x0800) (((1 << 18) | (1 << 17)) | 0 | (0 << 27) | 0)
   (((0x974) & 0xffff) - 0x0800) (((1 << 18) | (1 << 16)) | (1 << 16) | 0 | (0 << 27) | 0)
  >;
 };

 uart0_pins_sleep: uart0_pins_sleep {
  pinctrl-single,pins = <
   (((0x968) & 0xffff) - 0x0800) ((0 << 27) | (1 << 18) | 7)
   (((0x96C) & 0xffff) - 0x0800) ((0 << 27) | (1 << 18) | 7)
   (((0x970) & 0xffff) - 0x0800) (((1 << 18) | (1 << 17)) | 0 | (0 << 27) | 0)
   (((0x974) & 0xffff) - 0x0800) (((1 << 18)) | 0 | (0 << 27) | 0)
  >;
 };

 matrix_keypad_default: matrix_keypad_default {
  pinctrl-single,pins = <
   (((0x9a4) & 0xffff) - 0x0800) (((1 << 16)) | 7)
   (((0x9a8) & 0xffff) - 0x0800) (((1 << 16)) | 7)
   (((0x9ac) & 0xffff) - 0x0800) (((1 << 18) | (1 << 16)) | (1 << 16) | 9)
   (((0x954) & 0xffff) - 0x0800) (((1 << 18)) | 0)
  >;
 };

 matrix_keypad_sleep: matrix_keypad_sleep {
  pinctrl-single,pins = <
   (((0x9a4) & 0xffff) - 0x0800) ((1 << 17) | 7)
   (((0x9a8) & 0xffff) - 0x0800) ((1 << 17) | 7)
   (((0x9ac) & 0xffff) - 0x0800) (((1 << 18) | (1 << 16)) | (1 << 16) | 9)
   (((0x954) & 0xffff) - 0x0800) (((1 << 18)) | 0)
  >;
 };
};

&uart0 {
 status = "okay";
 pinctrl-names = "default", "sleep";
 pinctrl-0 = <&uart0_pins_default>;
 pinctrl-1 = <&uart0_pins_sleep>;
};

&i2c0 {
 status = "okay";
 pinctrl-names = "default";
 pinctrl-0 = <&i2c0_pins>;
 clock-frequency = <100000>;

 tps65218: tps65218@24 {
  reg = <0x24>;
  compatible = "ti,tps65218";
  interrupts = <0 7 4>;
  interrupt-controller;
  #interrupt-cells = <2>;

  dcdc1: regulator-dcdc1 {
   regulator-name = "vdd_core";
   regulator-min-microvolt = <912000>;
   regulator-max-microvolt = <1144000>;
   regulator-boot-on;
   regulator-always-on;
  };

  dcdc2: regulator-dcdc2 {
   regulator-name = "vdd_mpu";
   regulator-min-microvolt = <912000>;
   regulator-max-microvolt = <1378000>;
   regulator-boot-on;
   regulator-always-on;
  };

  dcdc3: regulator-dcdc3 {
   regulator-name = "vdcdc3";
   regulator-boot-on;
   regulator-always-on;
   regulator-state-mem {
    regulator-on-in-suspend;
   };
   regulator-state-disk {
    regulator-off-in-suspend;
   };
  };

  dcdc5: regulator-dcdc5 {
   regulator-name = "v1_0bat";
   regulator-min-microvolt = <1000000>;
   regulator-max-microvolt = <1000000>;
   regulator-boot-on;
   regulator-always-on;
   regulator-state-mem {
    regulator-on-in-suspend;
   };
  };

  dcdc6: regulator-dcdc6 {
   regulator-name = "v1_8bat";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-boot-on;
   regulator-always-on;
   regulator-state-mem {
    regulator-on-in-suspend;
   };
  };

  ldo1: regulator-ldo1 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-boot-on;
   regulator-always-on;
  };
 };

 ov2659@30 {
  compatible = "ovti,ov2659";
  reg = <0x30>;

  clocks = <&refclk 0>;
  clock-names = "xvclk";

  port {
   ov2659_0: endpoint {
    remote-endpoint = <&vpfe1_ep>;
    link-frequencies = /bits/ 64 <70000000>;
   };
  };
 };
};

&i2c1 {
 status = "okay";
 pinctrl-names = "default";
 pinctrl-0 = <&i2c1_pins>;
 pixcir_ts@5c {
  compatible = "pixcir,pixcir_tangoc";
  pinctrl-names = "default";
  pinctrl-0 = <&pixcir_ts_pins>;
  reg = <0x5c>;

  attb-gpio = <&gpio3 22 0>;





  interrupts-extended = <&gpio3 22 2>,
          <&am43xx_pinmux 0x264>;
  interrupt-names = "tsc", "wakeup";

  touchscreen-size-x = <1024>;
  touchscreen-size-y = <600>;
  wakeup-source;
 };

 ov2659@30 {
  compatible = "ovti,ov2659";
  reg = <0x30>;

  clocks = <&refclk 0>;
  clock-names = "xvclk";

  port {
   ov2659_1: endpoint {
    remote-endpoint = <&vpfe0_ep>;
    link-frequencies = /bits/ 64 <70000000>;
   };
  };
 };

 tlv320aic3106: tlv320aic3106@1b {
  #sound-dai-cells = <0>;
  compatible = "ti,tlv320aic3106";
  reg = <0x1b>;
  status = "okay";


  IOVDD-supply = <&evm_v3_3d>;
  AVDD-supply = <&evm_v3_3d>;
  DRVDD-supply = <&evm_v3_3d>;
  DVDD-supply = <&ldo1>;
 };
};

&epwmss0 {
 status = "okay";
};

&tscadc {
 status = "okay";

 adc {
  ti,adc-channels = <0 1 2 3 4 5 6 7>;
 };
};

&magadc {
 status = "okay";

 adc {
  ti,adc-channels = <0 1 2 3 4 5 6 7>;
 };
};

&ecap0 {
 status = "okay";
 pinctrl-names = "default";
 pinctrl-0 = <&ecap0_pins>;
};

&gpio0 {
 pinctrl-names = "default";
 pinctrl-0 = <&gpio0_pins>;
 status = "okay";

 sel-emmc-nand-hog {
  gpio-hog;
  gpios = <23 0>;







  output-low;
  line-name = "SelEMMCorNAND";
 };
};

&gpio1 {
 status = "okay";
};

&gpio3 {
 status = "okay";
};

&gpio4 {
 status = "okay";
};

&gpio5_target {
 ti,no-reset-on-init;
};

&gpio5 {
 pinctrl-names = "default";
 pinctrl-0 = <&display_mux_pins>;
 status = "okay";

 sel-lcd-hdmi-hog {





  gpio-hog;
  gpios = <8 0>;
  output-high;
  line-name = "SelLCDorHDMI";
 };
};

&mmc1 {
 status = "okay";
 vmmc-supply = <&evm_v3_3d>;
 bus-width = <4>;
 pinctrl-names = "default";
 pinctrl-0 = <&mmc1_pins>;
 cd-gpios = <&gpio0 6 1>;
};


&mmc2 {




 status = "disabled";
 vmmc-supply = <&evm_v3_3d>;
 bus-width = <8>;
 pinctrl-names = "default", "sleep";
 pinctrl-0 = <&emmc_pins_default>;
 pinctrl-1 = <&emmc_pins_sleep>;
 non-removable;
};

&mmc3 {
 status = "okay";


 dmas = <&edma_xbar 30 0 1>,
  <&edma_xbar 31 0 2>;
 dma-names = "tx", "rx";
 vmmc-supply = <&vmmcwl_fixed>;
 bus-width = <4>;
 pinctrl-names = "default", "sleep";
 pinctrl-0 = <&mmc3_pins_default>;
 pinctrl-1 = <&mmc3_pins_sleep>;
 cap-power-off-card;
 keep-power-in-suspend;
 non-removable;

 #address-cells = <1>;
 #size-cells = <0>;
 wlcore: wlcore@0 {
  compatible = "ti,wl1835";
  reg = <2>;
  interrupt-parent = <&gpio1>;
  interrupts = <23 1>;
 };
};

&uart3 {
 status = "okay";
 pinctrl-names = "default";
 pinctrl-0 = <&uart3_pins>;
};

&usb2_phy1 {
 status = "okay";
};

&usb1 {
 dr_mode = "otg";
 status = "okay";
};

&usb2_phy2 {
 status = "okay";
};

&usb2 {
 dr_mode = "host";
 status = "okay";
};

&mac_sw {
 pinctrl-names = "default", "sleep";
 pinctrl-0 = <&cpsw_default>;
 pinctrl-1 = <&cpsw_sleep>;
 status = "okay";
};

&davinci_mdio_sw {
 pinctrl-names = "default", "sleep";
 pinctrl-0 = <&davinci_mdio_default>;
 pinctrl-1 = <&davinci_mdio_sleep>;

 ethphy0: ethernet-phy@0 {
  reg = <0>;
 };
};

&cpsw_port1 {
 phy-handle = <&ethphy0>;
 phy-mode = "rgmii-rxid";
 ti,dual-emac-pvid = <1>;
};

&cpsw_port2 {
 status = "disabled";
};

&elm {
 status = "okay";
};

&gpmc {




 status = "okay";
 pinctrl-names = "default";
 pinctrl-0 = <&nand_flash_x8>;
 ranges = <0 0 0x08000000 0x01000000>;
 nand@0,0 {
  compatible = "ti,omap2-nand";
  reg = <0 0 4>;
  interrupt-parent = <&gpmc>;
  interrupts = <0 0>,
        <1 0>;
  rb-gpios = <&gpmc 0 0>;
  ti,nand-xfer-type = "prefetch-dma";
  ti,nand-ecc-opt = "bch16";
  ti,elm-id = <&elm>;
  nand-bus-width = <8>;
  gpmc,device-width = <1>;
  gpmc,sync-clk-ps = <0>;
  gpmc,cs-on-ns = <0>;
  gpmc,cs-rd-off-ns = <40>;
  gpmc,cs-wr-off-ns = <40>;
  gpmc,adv-on-ns = <0>;
  gpmc,adv-rd-off-ns = <25>;
  gpmc,adv-wr-off-ns = <25>;
  gpmc,we-on-ns = <0>;
  gpmc,we-off-ns = <20>;
  gpmc,oe-on-ns = <3>;
  gpmc,oe-off-ns = <30>;
  gpmc,access-ns = <30>;
  gpmc,rd-cycle-ns = <40>;
  gpmc,wr-cycle-ns = <40>;
  gpmc,bus-turnaround-ns = <0>;
  gpmc,cycle2cycle-delay-ns = <0>;
  gpmc,clk-activation-ns = <0>;
  gpmc,wr-access-ns = <40>;
  gpmc,wr-data-mux-bus-ns = <0>;




  #address-cells = <1>;
  #size-cells = <1>;
  partition@0 {
   label = "NAND.SPL";
   reg = <0x00000000 0x00040000>;
  };
  partition@1 {
   label = "NAND.SPL.backup1";
   reg = <0x00040000 0x00040000>;
  };
  partition@2 {
   label = "NAND.SPL.backup2";
   reg = <0x00080000 0x00040000>;
  };
  partition@3 {
   label = "NAND.SPL.backup3";
   reg = <0x000c0000 0x00040000>;
  };
  partition@4 {
   label = "NAND.u-boot-spl-os";
   reg = <0x00100000 0x00080000>;
  };
  partition@5 {
   label = "NAND.u-boot";
   reg = <0x00180000 0x00100000>;
  };
  partition@6 {
   label = "NAND.u-boot-env";
   reg = <0x00280000 0x00040000>;
  };
  partition@7 {
   label = "NAND.u-boot-env.backup1";
   reg = <0x002c0000 0x00040000>;
  };
  partition@8 {
   label = "NAND.kernel";
   reg = <0x00300000 0x00700000>;
  };
  partition@9 {
   label = "NAND.file-system";
   reg = <0x00a00000 0x1f600000>;
  };
 };
};

&dss {
 status = "okay";

 pinctrl-names = "default";
 pinctrl-0 = <&dss_pins>;

 port {
  dpi_out: endpoint {
   remote-endpoint = <&lcd_in>;
   data-lines = <24>;
  };
 };
};

&dcan0 {
 pinctrl-names = "default", "sleep";
 pinctrl-0 = <&dcan0_default>;
 pinctrl-1 = <&dcan0_sleep>;
 status = "okay";
};

&dcan1 {
 pinctrl-names = "default", "sleep";
 pinctrl-0 = <&dcan1_default>;
 pinctrl-1 = <&dcan1_sleep>;
 status = "okay";
};

&vpfe0 {
 status = "okay";
 pinctrl-names = "default", "sleep";
 pinctrl-0 = <&vpfe0_pins_default>;
 pinctrl-1 = <&vpfe0_pins_sleep>;

 port {
  vpfe0_ep: endpoint {
   remote-endpoint = <&ov2659_1>;
   ti,am437x-vpfe-interface = <0>;
   bus-width = <8>;
   hsync-active = <0>;
   vsync-active = <0>;
  };
 };
};

&vpfe1 {
 status = "okay";
 pinctrl-names = "default", "sleep";
 pinctrl-0 = <&vpfe1_pins_default>;
 pinctrl-1 = <&vpfe1_pins_sleep>;

 port {
  vpfe1_ep: endpoint {
   remote-endpoint = <&ov2659_0>;
   ti,am437x-vpfe-interface = <0>;
   bus-width = <8>;
   hsync-active = <0>;
   vsync-active = <0>;
  };
 };
};

&mcasp1 {
 #sound-dai-cells = <0>;
 pinctrl-names = "default", "sleep";
 pinctrl-0 = <&mcasp1_pins>;
 pinctrl-1 = <&mcasp1_sleep_pins>;

 status = "okay";

 op-mode = <0>;
 tdm-slots = <2>;

 serial-dir = <
  0 0 1 2
 >;
 tx-num-evt = <32>;
 rx-num-evt = <32>;
};

&rtc {
 clocks = <&clk_32k_rtc>, <&clk_32768_ck>;
 clock-names = "ext-clk", "int-clk";
 status = "okay";
};

&cpu {
 cpu0-supply = <&dcdc2>;
};

&wkup_m3_ipc {
 ti,set-io-isolation;
 firmware-name = "am43x-evm-scale-data.bin";
};

&pruss1_mdio {
 status = "disabled";
};
