{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "12 12 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 12 of the 12 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1735023129866 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "timer EP4CGX15BF14C6 " "Automatically selected device EP4CGX15BF14C6 for design timer" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1735023129954 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1735023129985 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1735023129985 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1735023130250 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30BF14C6 " "Device EP4CGX30BF14C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1735023130436 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX22BF14C6 " "Device EP4CGX22BF14C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1735023130436 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1735023130436 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ N5 " "Pin ~ALTERA_NCEO~ is reserved at location N5" {  } { { "f:/software/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/software/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Project/Verilog/timer/" { { 0 { 0 ""} 0 386 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1735023130449 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A5 " "Pin ~ALTERA_DATA0~ is reserved at location A5" {  } { { "f:/software/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/software/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Project/Verilog/timer/" { { 0 { 0 ""} 0 388 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1735023130449 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO~ B5 " "Pin ~ALTERA_ASDO~ is reserved at location B5" {  } { { "f:/software/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/software/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO~ } } } { "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Project/Verilog/timer/" { { 0 { 0 ""} 0 390 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1735023130449 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ C5 " "Pin ~ALTERA_NCSO~ is reserved at location C5" {  } { { "f:/software/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/software/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Project/Verilog/timer/" { { 0 { 0 ""} 0 392 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1735023130449 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ A4 " "Pin ~ALTERA_DCLK~ is reserved at location A4" {  } { { "f:/software/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/software/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Project/Verilog/timer/" { { 0 { 0 ""} 0 394 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1735023130449 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1735023130449 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1735023130453 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "37 37 " "No exact pin location assignment(s) for 37 pins of 37 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_sec_l\[0\] " "Pin out_sec_l\[0\] not assigned to an exact location on the device" {  } { { "f:/software/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/software/quartus/quartus/bin64/pin_planner.ppl" { out_sec_l[0] } } } { "timer.v" "" { Text "F:/Project/Verilog/timer/timer.v" 3 0 0 } } { "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_sec_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Project/Verilog/timer/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1735023130738 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_sec_l\[1\] " "Pin out_sec_l\[1\] not assigned to an exact location on the device" {  } { { "f:/software/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/software/quartus/quartus/bin64/pin_planner.ppl" { out_sec_l[1] } } } { "timer.v" "" { Text "F:/Project/Verilog/timer/timer.v" 3 0 0 } } { "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_sec_l[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Project/Verilog/timer/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1735023130738 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_sec_l\[2\] " "Pin out_sec_l\[2\] not assigned to an exact location on the device" {  } { { "f:/software/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/software/quartus/quartus/bin64/pin_planner.ppl" { out_sec_l[2] } } } { "timer.v" "" { Text "F:/Project/Verilog/timer/timer.v" 3 0 0 } } { "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_sec_l[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Project/Verilog/timer/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1735023130738 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_sec_l\[3\] " "Pin out_sec_l\[3\] not assigned to an exact location on the device" {  } { { "f:/software/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/software/quartus/quartus/bin64/pin_planner.ppl" { out_sec_l[3] } } } { "timer.v" "" { Text "F:/Project/Verilog/timer/timer.v" 3 0 0 } } { "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_sec_l[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Project/Verilog/timer/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1735023130738 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_sec_l\[4\] " "Pin out_sec_l\[4\] not assigned to an exact location on the device" {  } { { "f:/software/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/software/quartus/quartus/bin64/pin_planner.ppl" { out_sec_l[4] } } } { "timer.v" "" { Text "F:/Project/Verilog/timer/timer.v" 3 0 0 } } { "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_sec_l[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Project/Verilog/timer/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1735023130738 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_sec_l\[5\] " "Pin out_sec_l\[5\] not assigned to an exact location on the device" {  } { { "f:/software/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/software/quartus/quartus/bin64/pin_planner.ppl" { out_sec_l[5] } } } { "timer.v" "" { Text "F:/Project/Verilog/timer/timer.v" 3 0 0 } } { "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_sec_l[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Project/Verilog/timer/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1735023130738 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_sec_l\[6\] " "Pin out_sec_l\[6\] not assigned to an exact location on the device" {  } { { "f:/software/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/software/quartus/quartus/bin64/pin_planner.ppl" { out_sec_l[6] } } } { "timer.v" "" { Text "F:/Project/Verilog/timer/timer.v" 3 0 0 } } { "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_sec_l[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Project/Verilog/timer/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1735023130738 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_sec_h\[0\] " "Pin out_sec_h\[0\] not assigned to an exact location on the device" {  } { { "f:/software/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/software/quartus/quartus/bin64/pin_planner.ppl" { out_sec_h[0] } } } { "timer.v" "" { Text "F:/Project/Verilog/timer/timer.v" 3 0 0 } } { "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_sec_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Project/Verilog/timer/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1735023130738 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_sec_h\[1\] " "Pin out_sec_h\[1\] not assigned to an exact location on the device" {  } { { "f:/software/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/software/quartus/quartus/bin64/pin_planner.ppl" { out_sec_h[1] } } } { "timer.v" "" { Text "F:/Project/Verilog/timer/timer.v" 3 0 0 } } { "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_sec_h[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Project/Verilog/timer/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1735023130738 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_sec_h\[2\] " "Pin out_sec_h\[2\] not assigned to an exact location on the device" {  } { { "f:/software/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/software/quartus/quartus/bin64/pin_planner.ppl" { out_sec_h[2] } } } { "timer.v" "" { Text "F:/Project/Verilog/timer/timer.v" 3 0 0 } } { "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_sec_h[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Project/Verilog/timer/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1735023130738 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_sec_h\[3\] " "Pin out_sec_h\[3\] not assigned to an exact location on the device" {  } { { "f:/software/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/software/quartus/quartus/bin64/pin_planner.ppl" { out_sec_h[3] } } } { "timer.v" "" { Text "F:/Project/Verilog/timer/timer.v" 3 0 0 } } { "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_sec_h[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Project/Verilog/timer/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1735023130738 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_sec_h\[4\] " "Pin out_sec_h\[4\] not assigned to an exact location on the device" {  } { { "f:/software/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/software/quartus/quartus/bin64/pin_planner.ppl" { out_sec_h[4] } } } { "timer.v" "" { Text "F:/Project/Verilog/timer/timer.v" 3 0 0 } } { "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_sec_h[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Project/Verilog/timer/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1735023130738 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_sec_h\[5\] " "Pin out_sec_h\[5\] not assigned to an exact location on the device" {  } { { "f:/software/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/software/quartus/quartus/bin64/pin_planner.ppl" { out_sec_h[5] } } } { "timer.v" "" { Text "F:/Project/Verilog/timer/timer.v" 3 0 0 } } { "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_sec_h[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Project/Verilog/timer/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1735023130738 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_sec_h\[6\] " "Pin out_sec_h\[6\] not assigned to an exact location on the device" {  } { { "f:/software/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/software/quartus/quartus/bin64/pin_planner.ppl" { out_sec_h[6] } } } { "timer.v" "" { Text "F:/Project/Verilog/timer/timer.v" 3 0 0 } } { "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_sec_h[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Project/Verilog/timer/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1735023130738 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_min_l\[0\] " "Pin out_min_l\[0\] not assigned to an exact location on the device" {  } { { "f:/software/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/software/quartus/quartus/bin64/pin_planner.ppl" { out_min_l[0] } } } { "timer.v" "" { Text "F:/Project/Verilog/timer/timer.v" 3 0 0 } } { "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_min_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Project/Verilog/timer/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1735023130738 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_min_l\[1\] " "Pin out_min_l\[1\] not assigned to an exact location on the device" {  } { { "f:/software/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/software/quartus/quartus/bin64/pin_planner.ppl" { out_min_l[1] } } } { "timer.v" "" { Text "F:/Project/Verilog/timer/timer.v" 3 0 0 } } { "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_min_l[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Project/Verilog/timer/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1735023130738 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_min_l\[2\] " "Pin out_min_l\[2\] not assigned to an exact location on the device" {  } { { "f:/software/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/software/quartus/quartus/bin64/pin_planner.ppl" { out_min_l[2] } } } { "timer.v" "" { Text "F:/Project/Verilog/timer/timer.v" 3 0 0 } } { "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_min_l[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Project/Verilog/timer/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1735023130738 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_min_l\[3\] " "Pin out_min_l\[3\] not assigned to an exact location on the device" {  } { { "f:/software/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/software/quartus/quartus/bin64/pin_planner.ppl" { out_min_l[3] } } } { "timer.v" "" { Text "F:/Project/Verilog/timer/timer.v" 3 0 0 } } { "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_min_l[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Project/Verilog/timer/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1735023130738 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_min_l\[4\] " "Pin out_min_l\[4\] not assigned to an exact location on the device" {  } { { "f:/software/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/software/quartus/quartus/bin64/pin_planner.ppl" { out_min_l[4] } } } { "timer.v" "" { Text "F:/Project/Verilog/timer/timer.v" 3 0 0 } } { "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_min_l[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Project/Verilog/timer/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1735023130738 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_min_l\[5\] " "Pin out_min_l\[5\] not assigned to an exact location on the device" {  } { { "f:/software/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/software/quartus/quartus/bin64/pin_planner.ppl" { out_min_l[5] } } } { "timer.v" "" { Text "F:/Project/Verilog/timer/timer.v" 3 0 0 } } { "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_min_l[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Project/Verilog/timer/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1735023130738 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_min_l\[6\] " "Pin out_min_l\[6\] not assigned to an exact location on the device" {  } { { "f:/software/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/software/quartus/quartus/bin64/pin_planner.ppl" { out_min_l[6] } } } { "timer.v" "" { Text "F:/Project/Verilog/timer/timer.v" 3 0 0 } } { "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_min_l[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Project/Verilog/timer/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1735023130738 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_min_h\[0\] " "Pin out_min_h\[0\] not assigned to an exact location on the device" {  } { { "f:/software/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/software/quartus/quartus/bin64/pin_planner.ppl" { out_min_h[0] } } } { "timer.v" "" { Text "F:/Project/Verilog/timer/timer.v" 3 0 0 } } { "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_min_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Project/Verilog/timer/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1735023130738 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_min_h\[1\] " "Pin out_min_h\[1\] not assigned to an exact location on the device" {  } { { "f:/software/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/software/quartus/quartus/bin64/pin_planner.ppl" { out_min_h[1] } } } { "timer.v" "" { Text "F:/Project/Verilog/timer/timer.v" 3 0 0 } } { "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_min_h[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Project/Verilog/timer/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1735023130738 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_min_h\[2\] " "Pin out_min_h\[2\] not assigned to an exact location on the device" {  } { { "f:/software/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/software/quartus/quartus/bin64/pin_planner.ppl" { out_min_h[2] } } } { "timer.v" "" { Text "F:/Project/Verilog/timer/timer.v" 3 0 0 } } { "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_min_h[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Project/Verilog/timer/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1735023130738 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_min_h\[3\] " "Pin out_min_h\[3\] not assigned to an exact location on the device" {  } { { "f:/software/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/software/quartus/quartus/bin64/pin_planner.ppl" { out_min_h[3] } } } { "timer.v" "" { Text "F:/Project/Verilog/timer/timer.v" 3 0 0 } } { "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_min_h[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Project/Verilog/timer/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1735023130738 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_min_h\[4\] " "Pin out_min_h\[4\] not assigned to an exact location on the device" {  } { { "f:/software/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/software/quartus/quartus/bin64/pin_planner.ppl" { out_min_h[4] } } } { "timer.v" "" { Text "F:/Project/Verilog/timer/timer.v" 3 0 0 } } { "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_min_h[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Project/Verilog/timer/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1735023130738 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_min_h\[5\] " "Pin out_min_h\[5\] not assigned to an exact location on the device" {  } { { "f:/software/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/software/quartus/quartus/bin64/pin_planner.ppl" { out_min_h[5] } } } { "timer.v" "" { Text "F:/Project/Verilog/timer/timer.v" 3 0 0 } } { "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_min_h[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Project/Verilog/timer/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1735023130738 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_min_h\[6\] " "Pin out_min_h\[6\] not assigned to an exact location on the device" {  } { { "f:/software/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/software/quartus/quartus/bin64/pin_planner.ppl" { out_min_h[6] } } } { "timer.v" "" { Text "F:/Project/Verilog/timer/timer.v" 3 0 0 } } { "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_min_h[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Project/Verilog/timer/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1735023130738 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_hour\[0\] " "Pin out_hour\[0\] not assigned to an exact location on the device" {  } { { "f:/software/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/software/quartus/quartus/bin64/pin_planner.ppl" { out_hour[0] } } } { "timer.v" "" { Text "F:/Project/Verilog/timer/timer.v" 3 0 0 } } { "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_hour[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Project/Verilog/timer/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1735023130738 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_hour\[1\] " "Pin out_hour\[1\] not assigned to an exact location on the device" {  } { { "f:/software/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/software/quartus/quartus/bin64/pin_planner.ppl" { out_hour[1] } } } { "timer.v" "" { Text "F:/Project/Verilog/timer/timer.v" 3 0 0 } } { "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_hour[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Project/Verilog/timer/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1735023130738 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_hour\[2\] " "Pin out_hour\[2\] not assigned to an exact location on the device" {  } { { "f:/software/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/software/quartus/quartus/bin64/pin_planner.ppl" { out_hour[2] } } } { "timer.v" "" { Text "F:/Project/Verilog/timer/timer.v" 3 0 0 } } { "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_hour[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Project/Verilog/timer/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1735023130738 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_hour\[3\] " "Pin out_hour\[3\] not assigned to an exact location on the device" {  } { { "f:/software/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/software/quartus/quartus/bin64/pin_planner.ppl" { out_hour[3] } } } { "timer.v" "" { Text "F:/Project/Verilog/timer/timer.v" 3 0 0 } } { "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_hour[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Project/Verilog/timer/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1735023130738 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_hour\[4\] " "Pin out_hour\[4\] not assigned to an exact location on the device" {  } { { "f:/software/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/software/quartus/quartus/bin64/pin_planner.ppl" { out_hour[4] } } } { "timer.v" "" { Text "F:/Project/Verilog/timer/timer.v" 3 0 0 } } { "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_hour[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Project/Verilog/timer/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1735023130738 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_hour\[5\] " "Pin out_hour\[5\] not assigned to an exact location on the device" {  } { { "f:/software/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/software/quartus/quartus/bin64/pin_planner.ppl" { out_hour[5] } } } { "timer.v" "" { Text "F:/Project/Verilog/timer/timer.v" 3 0 0 } } { "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_hour[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Project/Verilog/timer/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1735023130738 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_hour\[6\] " "Pin out_hour\[6\] not assigned to an exact location on the device" {  } { { "f:/software/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/software/quartus/quartus/bin64/pin_planner.ppl" { out_hour[6] } } } { "timer.v" "" { Text "F:/Project/Verilog/timer/timer.v" 3 0 0 } } { "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_hour[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Project/Verilog/timer/" { { 0 { 0 ""} 0 50 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1735023130738 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "f:/software/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/software/quartus/quartus/bin64/pin_planner.ppl" { reset } } } { "timer.v" "" { Text "F:/Project/Verilog/timer/timer.v" 2 0 0 } } { "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Project/Verilog/timer/" { { 0 { 0 ""} 0 51 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1735023130738 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "f:/software/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/software/quartus/quartus/bin64/pin_planner.ppl" { clk } } } { "timer.v" "" { Text "F:/Project/Verilog/timer/timer.v" 2 0 0 } } { "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Project/Verilog/timer/" { { 0 { 0 ""} 0 52 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1735023130738 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1735023130738 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "35 " "TimeQuest Timing Analyzer is analyzing 35 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1735023131224 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "timer.sdc " "Synopsys Design Constraints File file not found: 'timer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1735023131224 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1735023131227 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1735023131229 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1735023131229 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1735023131236 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN J7 (CLK13, DIFFCLK_7n, REFCLK0n)) " "Automatically promoted node clk~input (placed in PIN J7 (CLK13, DIFFCLK_7n, REFCLK0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1735023131263 ""}  } { { "timer.v" "" { Text "F:/Project/Verilog/timer/timer.v" 2 0 0 } } { "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Project/Verilog/timer/" { { 0 { 0 ""} 0 381 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1735023131263 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "show:show_hour\|Mux7~0  " "Automatically promoted node show:show_hour\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1735023131264 ""}  } { { "show.v" "" { Text "F:/Project/Verilog/timer/show.v" 9 -1 0 } } { "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { show:show_hour|Mux7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Project/Verilog/timer/" { { 0 { 0 ""} 0 233 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1735023131264 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "show:show_min_h\|Mux7~0  " "Automatically promoted node show:show_min_h\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1735023131264 ""}  } { { "show.v" "" { Text "F:/Project/Verilog/timer/show.v" 9 -1 0 } } { "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { show:show_min_h|Mux7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Project/Verilog/timer/" { { 0 { 0 ""} 0 225 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1735023131264 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "show:show_min_l\|Mux7~0  " "Automatically promoted node show:show_min_l\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1735023131264 ""}  } { { "show.v" "" { Text "F:/Project/Verilog/timer/show.v" 9 -1 0 } } { "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { show:show_min_l|Mux7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Project/Verilog/timer/" { { 0 { 0 ""} 0 217 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1735023131264 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "show:show_sec_h\|Mux7~0  " "Automatically promoted node show:show_sec_h\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1735023131264 ""}  } { { "show.v" "" { Text "F:/Project/Verilog/timer/show.v" 9 -1 0 } } { "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { show:show_sec_h|Mux7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Project/Verilog/timer/" { { 0 { 0 ""} 0 209 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1735023131264 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "show:show_sec_l\|Mux7~0  " "Automatically promoted node show:show_sec_l\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1735023131264 ""}  } { { "show.v" "" { Text "F:/Project/Verilog/timer/show.v" 9 -1 0 } } { "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { show:show_sec_l|Mux7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Project/Verilog/timer/" { { 0 { 0 ""} 0 201 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1735023131264 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "count60:sec2min\|cout  " "Automatically promoted node count60:sec2min\|cout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1735023131264 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "count60:min2hour\|qout\[2\] " "Destination node count60:min2hour\|qout\[2\]" {  } { { "count60.v" "" { Text "F:/Project/Verilog/timer/count60.v" 15 -1 0 } } { "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { count60:min2hour|qout[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Project/Verilog/timer/" { { 0 { 0 ""} 0 198 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1735023131264 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "count60:min2hour\|qout\[3\] " "Destination node count60:min2hour\|qout\[3\]" {  } { { "count60.v" "" { Text "F:/Project/Verilog/timer/count60.v" 15 -1 0 } } { "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { count60:min2hour|qout[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Project/Verilog/timer/" { { 0 { 0 ""} 0 197 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1735023131264 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "count60:min2hour\|qout\[6\] " "Destination node count60:min2hour\|qout\[6\]" {  } { { "count60.v" "" { Text "F:/Project/Verilog/timer/count60.v" 15 -1 0 } } { "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { count60:min2hour|qout[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Project/Verilog/timer/" { { 0 { 0 ""} 0 194 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1735023131264 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "count60:min2hour\|qout\[7\] " "Destination node count60:min2hour\|qout\[7\]" {  } { { "count60.v" "" { Text "F:/Project/Verilog/timer/count60.v" 15 -1 0 } } { "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { count60:min2hour|qout[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Project/Verilog/timer/" { { 0 { 0 ""} 0 193 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1735023131264 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1735023131264 ""}  } { { "count60.v" "" { Text "F:/Project/Verilog/timer/count60.v" 3 -1 0 } } { "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { count60:sec2min|cout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Project/Verilog/timer/" { { 0 { 0 ""} 0 81 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1735023131264 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "count:sec_count\|clk_out  " "Automatically promoted node count:sec_count\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1735023131265 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "count60:sec2min\|qout\[2\] " "Destination node count60:sec2min\|qout\[2\]" {  } { { "count60.v" "" { Text "F:/Project/Verilog/timer/count60.v" 15 -1 0 } } { "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { count60:sec2min|qout[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Project/Verilog/timer/" { { 0 { 0 ""} 0 76 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1735023131265 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "count60:sec2min\|qout\[3\] " "Destination node count60:sec2min\|qout\[3\]" {  } { { "count60.v" "" { Text "F:/Project/Verilog/timer/count60.v" 15 -1 0 } } { "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { count60:sec2min|qout[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Project/Verilog/timer/" { { 0 { 0 ""} 0 75 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1735023131265 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "count60:sec2min\|qout\[6\] " "Destination node count60:sec2min\|qout\[6\]" {  } { { "count60.v" "" { Text "F:/Project/Verilog/timer/count60.v" 15 -1 0 } } { "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { count60:sec2min|qout[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Project/Verilog/timer/" { { 0 { 0 ""} 0 72 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1735023131265 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "count60:sec2min\|qout\[7\] " "Destination node count60:sec2min\|qout\[7\]" {  } { { "count60.v" "" { Text "F:/Project/Verilog/timer/count60.v" 15 -1 0 } } { "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { count60:sec2min|qout[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Project/Verilog/timer/" { { 0 { 0 ""} 0 71 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1735023131265 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "count:sec_count\|clk_out~0 " "Destination node count:sec_count\|clk_out~0" {  } { { "count.v" "" { Text "F:/Project/Verilog/timer/count.v" 3 -1 0 } } { "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { count:sec_count|clk_out~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Project/Verilog/timer/" { { 0 { 0 ""} 0 271 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1735023131265 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1735023131265 ""}  } { { "count.v" "" { Text "F:/Project/Verilog/timer/count.v" 3 -1 0 } } { "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { count:sec_count|clk_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Project/Verilog/timer/" { { 0 { 0 ""} 0 115 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1735023131265 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "count60:min2hour\|cout  " "Automatically promoted node count60:min2hour\|cout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1735023131265 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hour\[2\] " "Destination node hour\[2\]" {  } { { "timer.v" "" { Text "F:/Project/Verilog/timer/timer.v" 14 -1 0 } } { "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hour[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Project/Verilog/timer/" { { 0 { 0 ""} 0 120 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1735023131265 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hour\[3\] " "Destination node hour\[3\]" {  } { { "timer.v" "" { Text "F:/Project/Verilog/timer/timer.v" 14 -1 0 } } { "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hour[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Project/Verilog/timer/" { { 0 { 0 ""} 0 121 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1735023131265 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1735023131265 ""}  } { { "count60.v" "" { Text "F:/Project/Verilog/timer/count60.v" 3 -1 0 } } { "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { count60:min2hour|cout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Project/Verilog/timer/" { { 0 { 0 ""} 0 192 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1735023131265 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN J6 (CLK12, DIFFCLK_7p, REFCLK0p)) " "Automatically promoted node reset~input (placed in PIN J6 (CLK12, DIFFCLK_7p, REFCLK0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1735023131265 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hour\[2\] " "Destination node hour\[2\]" {  } { { "timer.v" "" { Text "F:/Project/Verilog/timer/timer.v" 14 -1 0 } } { "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hour[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Project/Verilog/timer/" { { 0 { 0 ""} 0 120 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1735023131265 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hour\[3\] " "Destination node hour\[3\]" {  } { { "timer.v" "" { Text "F:/Project/Verilog/timer/timer.v" 14 -1 0 } } { "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hour[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Project/Verilog/timer/" { { 0 { 0 ""} 0 121 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1735023131265 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "count60:sec2min\|cout " "Destination node count60:sec2min\|cout" {  } { { "count60.v" "" { Text "F:/Project/Verilog/timer/count60.v" 3 -1 0 } } { "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { count60:sec2min|cout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Project/Verilog/timer/" { { 0 { 0 ""} 0 81 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1735023131265 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hour~0 " "Destination node hour~0" {  } { { "timer.v" "" { Text "F:/Project/Verilog/timer/timer.v" 7 -1 0 } } { "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hour~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Project/Verilog/timer/" { { 0 { 0 ""} 0 256 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1735023131265 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "count60:min2hour\|cout " "Destination node count60:min2hour\|cout" {  } { { "count60.v" "" { Text "F:/Project/Verilog/timer/count60.v" 3 -1 0 } } { "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { count60:min2hour|cout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Project/Verilog/timer/" { { 0 { 0 ""} 0 192 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1735023131265 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hour~1 " "Destination node hour~1" {  } { { "timer.v" "" { Text "F:/Project/Verilog/timer/timer.v" 7 -1 0 } } { "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hour~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Project/Verilog/timer/" { { 0 { 0 ""} 0 257 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1735023131265 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "count:sec_count\|clk_out~0 " "Destination node count:sec_count\|clk_out~0" {  } { { "count.v" "" { Text "F:/Project/Verilog/timer/count.v" 3 -1 0 } } { "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { count:sec_count|clk_out~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Project/Verilog/timer/" { { 0 { 0 ""} 0 271 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1735023131265 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "count:sec_count\|cnt\[4\]~34 " "Destination node count:sec_count\|cnt\[4\]~34" {  } { { "count.v" "" { Text "F:/Project/Verilog/timer/count.v" 8 -1 0 } } { "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { count:sec_count|cnt[4]~34 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Project/Verilog/timer/" { { 0 { 0 ""} 0 278 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1735023131265 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1735023131265 ""}  } { { "timer.v" "" { Text "F:/Project/Verilog/timer/timer.v" 2 0 0 } } { "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Project/Verilog/timer/" { { 0 { 0 ""} 0 380 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1735023131265 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1735023131732 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1735023131734 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1735023131734 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1735023131735 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1735023131736 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1735023131737 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1735023131737 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1735023131738 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1735023131738 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "35 unused 2.5V 0 35 0 " "Number of I/O pins in group: 35 (unused VREF, 2.5V VCCIO, 0 input, 35 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1735023131742 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1735023131742 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1735023131742 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1735023131743 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 7 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1735023131743 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 2 0 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1735023131743 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1735023131743 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 12 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1735023131743 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1735023131743 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 14 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1735023131743 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1735023131743 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 5 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1735023131743 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1735023131743 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1735023131743 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1735023131743 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1735023131782 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1735023132694 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1735023132795 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1735023132815 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1735023134040 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1735023134040 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1735023134890 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X11_Y10 X21_Y20 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y10 to location X21_Y20" {  } { { "loc" "" { Generic "F:/Project/Verilog/timer/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y10 to location X21_Y20"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y10 to location X21_Y20"} 11 10 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1735023135464 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1735023135464 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1735023136222 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1735023136223 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1735023136223 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.06 " "Total time spent on timing analysis during the Fitter is 0.06 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1735023136241 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1735023136345 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1735023136547 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1735023136644 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1735023136790 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1735023137168 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 Cyclone IV GX " "2 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset 2.5 V J6 " "Pin reset uses I/O standard 2.5 V at J6" {  } { { "f:/software/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/software/quartus/quartus/bin64/pin_planner.ppl" { reset } } } { "timer.v" "" { Text "F:/Project/Verilog/timer/timer.v" 2 0 0 } } { "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Project/Verilog/timer/" { { 0 { 0 ""} 0 51 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1735023137383 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 2.5 V J7 " "Pin clk uses I/O standard 2.5 V at J7" {  } { { "f:/software/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/software/quartus/quartus/bin64/pin_planner.ppl" { clk } } } { "timer.v" "" { Text "F:/Project/Verilog/timer/timer.v" 2 0 0 } } { "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Project/Verilog/timer/" { { 0 { 0 ""} 0 52 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1735023137383 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1735023137383 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Project/Verilog/timer/output_files/timer.fit.smsg " "Generated suppressed messages file F:/Project/Verilog/timer/output_files/timer.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1735023137485 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5953 " "Peak virtual memory: 5953 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1735023137893 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 24 14:52:17 2024 " "Processing ended: Tue Dec 24 14:52:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1735023137893 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1735023137893 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1735023137893 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1735023137893 ""}
