<!DOCTYPE html><html lang='en'><head><title>Mt.Snow_212</title><link rel='stylesheet' href='https://www.w3schools.com/w3css/4/w3.css'><script src='https://cdn.jsdelivr.net/npm/chart.js@2.8.0'></script><style>.eye_main {width:100%;}.eye_element {width:25%;}.eye_table {width:80%;}.eye_fail {background-color: Purple;}.eye_fail_mask {background-color: DarkRed;}.eye_pass {background-color: YellowGreen;}.eye_pass_mask {background-color: ForestGreen;}.eye_title {background-color: whilte;}.eye_hw {background-color: aqua;}.eye_point{width:auto;}.overflowTest {padding: 15px;width: auto;height: 600px;overflow: scroll;border: 1px solid #ccc;}</style></head><body><h1 align='center'><img src='data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAIAAAACACAYAAADDPmHLAAAAGXRFWHRTb2Z0d2FyZQBBZG9iZSBJbWFnZVJlYWR5ccllPAAABzZJREFUeNrsXc11IjkYlPuyV4eAN4Gxb3tbHMHYERgiwESAiQAcAUwEw0YAc9vbEMFCCFz35JV2PvzaGEmf/roluuo9nneNp7vpqq/0qVp0X729vQmgu7iCACAAnAUIAIAAAAgAgAAACACAAAAIAIAAAAgAgAAACACAAAAIAIAAAAgAgAAACACAAAAIAIAAAAgAgACAcqEEcPoCePj3j9978jUrmmsIIEgAC/l6k69+qQI4OwRcXV2BXUb1yx87+t/Nb3//c1+CAE5RgUpvLGr/3S/FBVhNIBzAWv2K7PXJr/fSBW7gAN3A5MzvVEM4gANcfvUPTuz/gwvI1510ggMcoFvV/+4C8vUMB7jc6lfk2ub9qvpvcnQBOEAY+deW6j+C+3dZAALg45nIZf0t5QQYAi6k+hWZO8d/tpTDwBBDwOU3fjoMSgiHIAB79d8qMg0N3zyycCCAzGDq+l/la0rz/3PIPiKGAMzVr8jrm6qfpntTTwFBAAVX//g415c/lwYXuM05IoYA9NWvSLvVvL0n0usYltgLQAB+pI1PfyEFsZE/Npq/VxeKXiCAcqpfkdXTvK0Wf6w075l6gRGliRBA5uQrkkaGP9GSTC6w1LyttvsMAZRh/bpKXRLJwkcgatu5RcQQwMfq71mqdGrbhhTI3uAC2TWEEACfnDmRy8GYcoJzGFC6CAFkVv19YY58p9xtUT7w6pkvQAAZVv+rxwKPucEFsomIIQBhjXz3wnzBx+QC49xdAAL4hYWp8fNd3lVCRFyh+v8nQTc1Oxf5umKc84yg6jj5tvV7wSt6KDXUZQc9WmgKAbSEZ2GOfDeR9mMLh64hgHaqf+RJmqsLKCHprh+0GhF32QFCI9+YvcCorYi46mj190Rg5OvhAmo2sDS4wAQCaA4zy7Rvn2i/toi4BwGkr/6+/PGgedu2yjfUBWwR8QICaGbs1+G1ge/0ZRURVx2rflX5uhOsQp+X1MfAWEU8gQBaGvubOggpAuUCe4MLDCCA+NWvTqquydpGiHxdkYULVB0h/9pS/eOmj4kEp8saGouIu+IApq92bxKEPlFcoImIuOpI9Y9yqv6aC2wMLtBIRNwFB5gJc+S7bfn4TFcck0fE1YVXvzp5gxw6f4MLqNnA0uACSRvCi7xDCIUpivwnw7x/ypn3H1fwpnQKEupPg1PdxIinz3JdugBojFcBzxcim7PkmnUnL9r2rkaMGq9/qGkjNY+HiJ/jxVDtK7mvRwjgY1Uq0r8yCf/U+FEYE0LKURB/EUH7CELeGVzgPnS2UrQAyCYfqKMPaYzY9/SV+9w57Eu5wrcQMVjuQxh8R/IiBUD5/ZPQX8Fz7ro5qZ/llrA2qNU/3wzfIvYV3aPPNosUABEwCax27ypyrH6t24hfl3+X3H7Bdi/ikDuSFyGARMQ7jaPUY8zoGGIcx3EdwJwjBLn/tWH2MvS9bpG1ACIQf6jNnaONodSc3RIhfxqIiSYEzfMInGYwxQiAPuzMs5vfHrtwOjHJ59K1Y/5KfUnPUwhT00zE4gJTn7ULWQmgdoVu4DGuKsJf64SqBzgZtpXstq00XDzRvq89Psvw3LBE2/0Z0wWyEQBNdyaOJ2xDpK80U8Sd4WTdJVzoeTqMPXkMEysSwuFke1FF3boAiKiF4wlaEvHbJu0ygiuMHN3t07DAuEm107DWqgBoPr9wqHpVFWPbB0zVMEUU/MRRCBtygz1t40VEiohbEYDHWL+hStgwt2+qflbk25AQZg5h1oFEsIoZETcuALLCheBfoBm7zHFThiaZzHjUuVALVp4NLsCe3jb6vACy/DXzw87Jql0DDqe7ebYNVanydSfM3xCqY0DncCUS3ZE8iQMwrqJZp0GB+8j+Ua5k7QvmsHCgofEhxO2SDwGO4/1ceN5+pYlLpw0KwbU51sEaEScVAJHCsfz3BieRw0RZPNGCG3wXYTHzXlgeWpmsB6ilVjbyt3SQIeT3Shv7Gb3BgYaskGPvCY9VxMEOQOSvGRYWJY5tK/JtOET6LvyvMWhzj+gO4ED+MBL5tgc4jUXhoMTzTui/L2CC8ypibwdgkq9IeYzVkOUW+TbgBjPh9+WQsxFxNAdgkr+P2Y1zHuAkLgzy3ClH83HOSTIHYJK/JfJjLps2NZnDFr7d26QT9KkvcJkqfiq+4Glgi+QPREGRb8LmcO0ggk9hWNAQ0Bb5DEsbiw6AmsN7OsccsCLiKiL5qxTkBzzACSJgLGu3DgGM2DXZ/PuSIt8E54V7oe29P3IeAmo7Mtp+wvCl6bt5luIEBwcnmIQMATaVHS0phcp7ouG7eV6oCIwPrawMBCw45CdcbhXrAU5dEIGNA+1DKytD4zVoi3xG5DsVgIsItLebOdsEAt0BBAABQAAQAAABABAAAAEAEAAAAQAQAAABABAAAAEAEAAAAQAQAAABABAAAAEAEAAAAQAQAAABABAAAAEA5eI/AQYANT2i2iNsRMcAAAAASUVORK5CYII=' scale='0'></h1><p align='center'><font size='7' color='blue'><span>Mt.Snow_212</span></font></p><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >CLI ARGV</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >./linux_test.py --test_case mem_test --loop 10 --start_test 1 --time 1800 --linux_script ./test_delivery.sh --sensor_bg 1 --hostip 10.38.172.2 --bmcip 10.38.172.48 --board_type Mt.Snow --board Mt.Snow_212 --test_cfg delivery_mem_test.cfg --wait 0 --sys_log logs/212/Mt.Snow_212_210424_102056.log --test_cfg delivery_mem_test.cfg --nv_scan SI_SOC_VMARGIN[0.-38.37],SI_DDR_VMARGIN[0.-60.60]  </a></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >CHASSIS POWER ON 1</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' ><a href='/logs/212/Mt.Snow_212_210424_102056/Mt.Snow_212_mem_test_delivery_mem_test.cfg_at_1_210424_102057.txt'>210424_102057</a></a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >DDR_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >201221_16GB_3200_SECDED_ECC_1P_1DPC_1_1xDIMM_16GB_M393A2K43DB3-CWE</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >SOC_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >1_80</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' > SI_DDR_VMARGIN[0x0] SI_SOC_VMARGIN[0x0] loop[1]</a>    <a class='w3-col m9 show-white-space w3-text-red' style='white-space: pre-line' >TEST_FAIL[TIMEOUT ERROR]</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >TEST_SUMMARY</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >total_pass[0/90] total_fail[1/90] at 1</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >CHASSIS POWER ON 2</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' ><a href='/logs/212/Mt.Snow_212_210424_102056/Mt.Snow_212_mem_test_delivery_mem_test.cfg_at_2_210424_110409.txt'>210424_110409</a></a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >DDR_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >201221_16GB_3200_SECDED_ECC_1P_1DPC_1_1xDIMM_16GB_M393A2K43DB3-CWE</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >SOC_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >1_80</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' > SI_DDR_VMARGIN[0x0] SI_SOC_VMARGIN[0xFFFFFFDA] loop[1]</a>    <a class='w3-col m9 show-white-space w3-text-red' style='white-space: pre-line' >TEST_FAIL[TIMEOUT ERROR]</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >TEST_SUMMARY</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >total_pass[0/90] total_fail[2/90] at 2</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >CHASSIS POWER ON 3</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' ><a href='/logs/212/Mt.Snow_212_210424_102056/Mt.Snow_212_mem_test_delivery_mem_test.cfg_at_3_210424_114718.txt'>210424_114718</a></a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >DDR_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >201221_16GB_3200_SECDED_ECC_1P_1DPC_1_1xDIMM_16GB_M393A2K43DB3-CWE</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >SOC_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >1_80</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' > SI_DDR_VMARGIN[0x0] SI_SOC_VMARGIN[0x25] loop[1]</a>    <a class='w3-col m9 show-white-space w3-text-red' style='white-space: pre-line' >TEST_FAIL[TIMEOUT ERROR]</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >TEST_SUMMARY</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >total_pass[0/90] total_fail[3/90] at 3</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >CHASSIS POWER ON 4</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' ><a href='/logs/212/Mt.Snow_212_210424_102056/Mt.Snow_212_mem_test_delivery_mem_test.cfg_at_4_210424_123034.txt'>210424_123034</a></a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >DDR_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >201221_16GB_3200_SECDED_ECC_1P_1DPC_1_1xDIMM_16GB_M393A2K43DB3-CWE</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >SOC_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >1_80</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' > SI_DDR_VMARGIN[0xFFFFFFC4] SI_SOC_VMARGIN[0x0] loop[1]</a>    <a class='w3-col m9 show-white-space w3-text-red' style='white-space: pre-line' >TEST_FAIL[TIMEOUT ERROR]</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >TEST_SUMMARY</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >total_pass[0/90] total_fail[4/90] at 4</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >CHASSIS POWER ON 5</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' ><a href='/logs/212/Mt.Snow_212_210424_102056/Mt.Snow_212_mem_test_delivery_mem_test.cfg_at_5_210424_131344.txt'>210424_131344</a></a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >DDR_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >201221_16GB_3200_SECDED_ECC_1P_1DPC_1_1xDIMM_16GB_M393A2K43DB3-CWE</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >SOC_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >1_80</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' > SI_DDR_VMARGIN[0xFFFFFFC4] SI_SOC_VMARGIN[0xFFFFFFDA] loop[1]</a>    <a class='w3-col m9 show-white-space w3-text-red' style='white-space: pre-line' >TEST_FAIL[TIMEOUT ERROR]</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >TEST_SUMMARY</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >total_pass[0/90] total_fail[5/90] at 5</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >CHASSIS POWER ON 6</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' ><a href='/logs/212/Mt.Snow_212_210424_102056/Mt.Snow_212_mem_test_delivery_mem_test.cfg_at_6_210424_135656.txt'>210424_135656</a></a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >DDR_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >201221_16GB_3200_SECDED_ECC_1P_1DPC_1_1xDIMM_16GB_M393A2K43DB3-CWE</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >SOC_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >1_80</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' > SI_DDR_VMARGIN[0xFFFFFFC4] SI_SOC_VMARGIN[0x25] loop[1]</a>    <a class='w3-col m9 show-white-space w3-text-red' style='white-space: pre-line' >TEST_FAIL[TIMEOUT ERROR]</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >TEST_SUMMARY</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >total_pass[0/90] total_fail[6/90] at 6</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >CHASSIS POWER ON 7</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' ><a href='/logs/212/Mt.Snow_212_210424_102056/Mt.Snow_212_mem_test_delivery_mem_test.cfg_at_7_210424_144022.txt'>210424_144022</a></a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >DDR_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >201221_16GB_3200_SECDED_ECC_1P_1DPC_1_1xDIMM_16GB_M393A2K43DB3-CWE</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >SOC_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >1_80</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' > SI_DDR_VMARGIN[0x3C] SI_SOC_VMARGIN[0x0] loop[1]</a>    <a class='w3-col m9 show-white-space w3-text-red' style='white-space: pre-line' >TEST_FAIL[TIMEOUT ERROR]</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >TEST_SUMMARY</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >total_pass[0/90] total_fail[7/90] at 7</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >CHASSIS POWER ON 8</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' ><a href='/logs/212/Mt.Snow_212_210424_102056/Mt.Snow_212_mem_test_delivery_mem_test.cfg_at_8_210424_152348.txt'>210424_152348</a></a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >DDR_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >201221_16GB_3200_SECDED_ECC_1P_1DPC_1_1xDIMM_16GB_M393A2K43DB3-CWE</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >SOC_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >1_80</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' > SI_DDR_VMARGIN[0x3C] SI_SOC_VMARGIN[0xFFFFFFDA] loop[1]</a>    <a class='w3-col m9 show-white-space w3-text-red' style='white-space: pre-line' >TEST_FAIL[TIMEOUT ERROR]</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >TEST_SUMMARY</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >total_pass[0/90] total_fail[8/90] at 8</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >CHASSIS POWER ON 9</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' ><a href='/logs/212/Mt.Snow_212_210424_102056/Mt.Snow_212_mem_test_delivery_mem_test.cfg_at_9_210424_160710.txt'>210424_160710</a></a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >DDR_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >201221_16GB_3200_SECDED_ECC_1P_1DPC_1_1xDIMM_16GB_M393A2K43DB3-CWE</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >SOC_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >1_80</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' > SI_DDR_VMARGIN[0x3C] SI_SOC_VMARGIN[0x25] loop[1]</a>    <a class='w3-col m9 show-white-space w3-text-red' style='white-space: pre-line' >TEST_FAIL[TIMEOUT ERROR]</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >TEST_SUMMARY</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >total_pass[0/90] total_fail[9/90] at 9</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >CHASSIS POWER ON 10</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' ><a href='/logs/212/Mt.Snow_212_210424_102056/Mt.Snow_212_mem_test_delivery_mem_test.cfg_at_10_210424_165010.txt'>210424_165010</a></a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >DDR_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >201221_16GB_3200_SECDED_ECC_1P_1DPC_1_1xDIMM_16GB_M393A2K43DB3-CWE</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >SOC_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >1_80</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' > SI_DDR_VMARGIN[0x0] SI_SOC_VMARGIN[0x0] loop[2]</a>    <a class='w3-col m9 show-white-space w3-text-red' style='white-space: pre-line' >TEST_FAIL[TIMEOUT ERROR]</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >TEST_SUMMARY</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >total_pass[0/90] total_fail[10/90] at 10</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >CHASSIS POWER ON 11</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' ><a href='/logs/212/Mt.Snow_212_210424_102056/Mt.Snow_212_mem_test_delivery_mem_test.cfg_at_11_210424_173322.txt'>210424_173322</a></a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >DDR_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >201221_16GB_3200_SECDED_ECC_1P_1DPC_1_1xDIMM_16GB_M393A2K43DB3-CWE</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >SOC_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >1_80</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' > SI_DDR_VMARGIN[0x0] SI_SOC_VMARGIN[0xFFFFFFDA] loop[2]</a>    <a class='w3-col m9 show-white-space w3-text-red' style='white-space: pre-line' >TEST_FAIL[TIMEOUT ERROR]</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >TEST_SUMMARY</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >total_pass[0/90] total_fail[11/90] at 11</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >CHASSIS POWER ON 12</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' ><a href='/logs/212/Mt.Snow_212_210424_102056/Mt.Snow_212_mem_test_delivery_mem_test.cfg_at_12_210424_181636.txt'>210424_181636</a></a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >DDR_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >201221_16GB_3200_SECDED_ECC_1P_1DPC_1_1xDIMM_16GB_M393A2K43DB3-CWE</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >SOC_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >1_80</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' > SI_DDR_VMARGIN[0x0] SI_SOC_VMARGIN[0x25] loop[2]</a>    <a class='w3-col m9 show-white-space w3-text-red' style='white-space: pre-line' >TEST_FAIL[TIMEOUT ERROR]</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >TEST_SUMMARY</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >total_pass[0/90] total_fail[12/90] at 12</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >CHASSIS POWER ON 13</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' ><a href='/logs/212/Mt.Snow_212_210424_102056/Mt.Snow_212_mem_test_delivery_mem_test.cfg_at_13_210424_185956.txt'>210424_185956</a></a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >DDR_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >201221_16GB_3200_SECDED_ECC_1P_1DPC_1_1xDIMM_16GB_M393A2K43DB3-CWE</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >SOC_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >1_80</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' > SI_DDR_VMARGIN[0xFFFFFFC4] SI_SOC_VMARGIN[0x0] loop[2]</a>    <a class='w3-col m9 show-white-space w3-text-red' style='white-space: pre-line' >TEST_FAIL[TIMEOUT ERROR]</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >TEST_SUMMARY</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >total_pass[0/90] total_fail[13/90] at 13</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >CHASSIS POWER ON 14</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' ><a href='/logs/212/Mt.Snow_212_210424_102056/Mt.Snow_212_mem_test_delivery_mem_test.cfg_at_14_210424_194323.txt'>210424_194323</a></a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >DDR_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >201221_16GB_3200_SECDED_ECC_1P_1DPC_1_1xDIMM_16GB_M393A2K43DB3-CWE</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >SOC_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >1_80</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' > SI_DDR_VMARGIN[0xFFFFFFC4] SI_SOC_VMARGIN[0xFFFFFFDA] loop[2]</a>    <a class='w3-col m9 show-white-space w3-text-red' style='white-space: pre-line' >TEST_FAIL[TIMEOUT ERROR]</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >TEST_SUMMARY</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >total_pass[0/90] total_fail[14/90] at 14</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >CHASSIS POWER ON 15</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' ><a href='/logs/212/Mt.Snow_212_210424_102056/Mt.Snow_212_mem_test_delivery_mem_test.cfg_at_15_210424_202644.txt'>210424_202644</a></a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >DDR_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >201221_16GB_3200_SECDED_ECC_1P_1DPC_1_1xDIMM_16GB_M393A2K43DB3-CWE</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >SOC_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >1_80</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' > SI_DDR_VMARGIN[0xFFFFFFC4] SI_SOC_VMARGIN[0x25] loop[2]</a>    <a class='w3-col m9 show-white-space w3-text-red' style='white-space: pre-line' >TEST_FAIL[TIMEOUT ERROR]</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >TEST_SUMMARY</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >total_pass[0/90] total_fail[15/90] at 15</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >CHASSIS POWER ON 16</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' ><a href='/logs/212/Mt.Snow_212_210424_102056/Mt.Snow_212_mem_test_delivery_mem_test.cfg_at_16_210424_210958.txt'>210424_210958</a></a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >DDR_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >201221_16GB_3200_SECDED_ECC_1P_1DPC_1_1xDIMM_16GB_M393A2K43DB3-CWE</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >SOC_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >1_80</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' > SI_DDR_VMARGIN[0x3C] SI_SOC_VMARGIN[0x0] loop[2]</a>    <a class='w3-col m9 show-white-space w3-text-red' style='white-space: pre-line' >TEST_FAIL[TIMEOUT ERROR]</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >TEST_SUMMARY</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >total_pass[0/90] total_fail[16/90] at 16</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >CHASSIS POWER ON 17</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' ><a href='/logs/212/Mt.Snow_212_210424_102056/Mt.Snow_212_mem_test_delivery_mem_test.cfg_at_17_210424_215322.txt'>210424_215322</a></a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >DDR_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >201221_16GB_3200_SECDED_ECC_1P_1DPC_1_1xDIMM_16GB_M393A2K43DB3-CWE</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >SOC_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >1_80</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' > SI_DDR_VMARGIN[0x3C] SI_SOC_VMARGIN[0xFFFFFFDA] loop[2]</a>    <a class='w3-col m9 show-white-space w3-text-red' style='white-space: pre-line' >TEST_FAIL[TIMEOUT ERROR]</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >TEST_SUMMARY</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >total_pass[0/90] total_fail[17/90] at 17</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >CHASSIS POWER ON 18</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' ><a href='/logs/212/Mt.Snow_212_210424_102056/Mt.Snow_212_mem_test_delivery_mem_test.cfg_at_18_210424_223648.txt'>210424_223648</a></a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >DDR_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >201221_16GB_3200_SECDED_ECC_1P_1DPC_1_1xDIMM_16GB_M393A2K43DB3-CWE</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >SOC_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >1_80</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' > SI_DDR_VMARGIN[0x3C] SI_SOC_VMARGIN[0x25] loop[2]</a>    <a class='w3-col m9 show-white-space w3-text-red' style='white-space: pre-line' >TEST_FAIL[TIMEOUT ERROR]</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >TEST_SUMMARY</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >total_pass[0/90] total_fail[18/90] at 18</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >CHASSIS POWER ON 19</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' ><a href='/logs/212/Mt.Snow_212_210424_102056/Mt.Snow_212_mem_test_delivery_mem_test.cfg_at_19_210424_231957.txt'>210424_231957</a></a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >DDR_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >201221_16GB_3200_SECDED_ECC_1P_1DPC_1_1xDIMM_16GB_M393A2K43DB3-CWE</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >SOC_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >1_80</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' > SI_DDR_VMARGIN[0x0] SI_SOC_VMARGIN[0x0] loop[3]</a>    <a class='w3-col m9 show-white-space w3-text-red' style='white-space: pre-line' >TEST_FAIL[TIMEOUT ERROR]</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >TEST_SUMMARY</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >total_pass[0/90] total_fail[19/90] at 19</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >CHASSIS POWER ON 20</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' ><a href='/logs/212/Mt.Snow_212_210424_102056/Mt.Snow_212_mem_test_delivery_mem_test.cfg_at_20_210425_000321.txt'>210425_000321</a></a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >DDR_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >201221_16GB_3200_SECDED_ECC_1P_1DPC_1_1xDIMM_16GB_M393A2K43DB3-CWE</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >SOC_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >1_80</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' > SI_DDR_VMARGIN[0x0] SI_SOC_VMARGIN[0xFFFFFFDA] loop[3]</a>    <a class='w3-col m9 show-white-space w3-text-red' style='white-space: pre-line' >TEST_FAIL[TIMEOUT ERROR]</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >TEST_SUMMARY</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >total_pass[0/90] total_fail[20/90] at 20</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >CHASSIS POWER ON 21</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' ><a href='/logs/212/Mt.Snow_212_210424_102056/Mt.Snow_212_mem_test_delivery_mem_test.cfg_at_21_210425_004646.txt'>210425_004646</a></a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >DDR_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >201221_16GB_3200_SECDED_ECC_1P_1DPC_1_1xDIMM_16GB_M393A2K43DB3-CWE</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >SOC_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >1_80</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' > SI_DDR_VMARGIN[0x0] SI_SOC_VMARGIN[0x25] loop[3]</a>    <a class='w3-col m9 show-white-space w3-text-red' style='white-space: pre-line' >TEST_FAIL[TIMEOUT ERROR]</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >TEST_SUMMARY</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >total_pass[0/90] total_fail[21/90] at 21</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >CHASSIS POWER ON 22</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' ><a href='/logs/212/Mt.Snow_212_210424_102056/Mt.Snow_212_mem_test_delivery_mem_test.cfg_at_22_210425_013003.txt'>210425_013003</a></a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >DDR_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >16GB_3200_SECDED_ECC_0</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >SOC_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >1_80</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' > SI_DDR_VMARGIN[0xFFFFFFC4] SI_SOC_VMARGIN[0x0] loop[3]</a>    <a class='w3-col m9 show-white-space w3-text-red' style='white-space: pre-line' >TEST_FAIL[TIMEOUT ERROR]</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >TEST_SUMMARY</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >total_pass[0/90] total_fail[22/90] at 22</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >CHASSIS POWER ON 23</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' ><a href='/logs/212/Mt.Snow_212_210424_102056/Mt.Snow_212_mem_test_delivery_mem_test.cfg_at_23_210425_021325.txt'>210425_021325</a></a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >DDR_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >201221_16GB_3200_SECDED_ECC_1P_1DPC_1_1xDIMM_16GB_M393A2K43DB3-CWE</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >SOC_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >1_80</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' > SI_DDR_VMARGIN[0xFFFFFFC4] SI_SOC_VMARGIN[0xFFFFFFDA] loop[3]</a>    <a class='w3-col m9 show-white-space w3-text-red' style='white-space: pre-line' >TEST_FAIL[TIMEOUT ERROR]</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >TEST_SUMMARY</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >total_pass[0/90] total_fail[23/90] at 23</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >CHASSIS POWER ON 24</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' ><a href='/logs/212/Mt.Snow_212_210424_102056/Mt.Snow_212_mem_test_delivery_mem_test.cfg_at_24_210425_025649.txt'>210425_025649</a></a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >DDR_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >201221_16GB_3200_SECDED_ECC_1P_1DPC_1_1xDIMM_16GB_M393A2K43DB3-CWE</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >SOC_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >1_80</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' > SI_DDR_VMARGIN[0xFFFFFFC4] SI_SOC_VMARGIN[0x25] loop[3]</a>    <a class='w3-col m9 show-white-space w3-text-red' style='white-space: pre-line' >TEST_FAIL[TIMEOUT ERROR]</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >TEST_SUMMARY</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >total_pass[0/90] total_fail[24/90] at 24</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >CHASSIS POWER ON 25</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' ><a href='/logs/212/Mt.Snow_212_210424_102056/Mt.Snow_212_mem_test_delivery_mem_test.cfg_at_25_210425_034012.txt'>210425_034012</a></a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >DDR_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >201221_16GB_3200_SECDED_ECC_1P_1DPC_1_1xDIMM_16GB_M393A2K43DB3-CWE</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >SOC_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >1_80</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' > SI_DDR_VMARGIN[0x3C] SI_SOC_VMARGIN[0x0] loop[3]</a>    <a class='w3-col m9 show-white-space w3-text-red' style='white-space: pre-line' >TEST_FAIL[TIMEOUT ERROR]</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >TEST_SUMMARY</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >total_pass[0/90] total_fail[25/90] at 25</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >CHASSIS POWER ON 26</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' ><a href='/logs/212/Mt.Snow_212_210424_102056/Mt.Snow_212_mem_test_delivery_mem_test.cfg_at_26_210425_042333.txt'>210425_042333</a></a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >DDR_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >201221_16GB_3200_SECDED_ECC_1P_1DPC_1_1xDIMM_16GB_M393A2K43DB3-CWE</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >SOC_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >1_80</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' > SI_DDR_VMARGIN[0x3C] SI_SOC_VMARGIN[0xFFFFFFDA] loop[3]</a>    <a class='w3-col m9 show-white-space w3-text-red' style='white-space: pre-line' >TEST_FAIL[TIMEOUT ERROR]</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >TEST_SUMMARY</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >total_pass[0/90] total_fail[26/90] at 26</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >CHASSIS POWER ON 27</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' ><a href='/logs/212/Mt.Snow_212_210424_102056/Mt.Snow_212_mem_test_delivery_mem_test.cfg_at_27_210425_050652.txt'>210425_050652</a></a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >DDR_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >201221_16GB_3200_SECDED_ECC_1P_1DPC_1_1xDIMM_16GB_M393A2K43DB3-CWE</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >SOC_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >1_80</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' > SI_DDR_VMARGIN[0x3C] SI_SOC_VMARGIN[0x25] loop[3]</a>    <a class='w3-col m9 show-white-space w3-text-red' style='white-space: pre-line' >TEST_FAIL[TIMEOUT ERROR]</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >TEST_SUMMARY</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >total_pass[0/90] total_fail[27/90] at 27</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >CHASSIS POWER ON 28</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' ><a href='/logs/212/Mt.Snow_212_210424_102056/Mt.Snow_212_mem_test_delivery_mem_test.cfg_at_28_210425_055022.txt'>210425_055022</a></a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >DDR_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >201221_16GB_3200_SECDED_ECC_1P_1DPC_1_1xDIMM_16GB_M393A2K43DB3-CWE</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >SOC_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >1_80</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' > SI_DDR_VMARGIN[0x0] SI_SOC_VMARGIN[0x0] loop[4]</a>    <a class='w3-col m9 show-white-space w3-text-red' style='white-space: pre-line' >TEST_FAIL[TIMEOUT ERROR]</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >TEST_SUMMARY</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >total_pass[0/90] total_fail[28/90] at 28</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >CHASSIS POWER ON 29</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' ><a href='/logs/212/Mt.Snow_212_210424_102056/Mt.Snow_212_mem_test_delivery_mem_test.cfg_at_29_210425_063338.txt'>210425_063338</a></a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >DDR_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >201221_16GB_3200_SECDED_ECC_1P_1DPC_1_1xDIMM_16GB_M393A2K43DB3-CWE</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >SOC_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >1_80</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' > SI_DDR_VMARGIN[0x0] SI_SOC_VMARGIN[0xFFFFFFDA] loop[4]</a>    <a class='w3-col m9 show-white-space w3-text-red' style='white-space: pre-line' >TEST_FAIL[TIMEOUT ERROR]</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >TEST_SUMMARY</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >total_pass[0/90] total_fail[29/90] at 29</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >CHASSIS POWER ON 30</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' ><a href='/logs/212/Mt.Snow_212_210424_102056/Mt.Snow_212_mem_test_delivery_mem_test.cfg_at_30_210425_071651.txt'>210425_071651</a></a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >DDR_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >201221_16GB_3200_SECDED_ECC_1P_1DPC_1_1xDIMM_16GB_M393A2K43DB3-CWE</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >SOC_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >1_80</a></div></div></div>