// Seed: 1441597524
module module_0 ();
  assign id_1 = 1;
  wire id_2 = id_2;
endmodule
module module_1 (
    output tri1 id_0,
    input tri id_1,
    output wor id_2,
    inout supply1 id_3
);
  module_0 modCall_1 ();
  assign id_2 = 1;
endmodule
module module_2 (
    output tri0 id_0,
    output tri1 id_1,
    output logic id_2,
    output supply0 id_3,
    input supply1 id_4,
    input logic id_5,
    input tri0 id_6
);
  initial begin : LABEL_0
    id_2 <= id_5;
  end
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
