$comment
	File created using the following command:
		vcd file AddSubDemo.msim.vcd -direction
$end
$date
	Tue Nov 29 12:50:24 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module AddSubDemo_vlg_vec_tst $end
$var reg 1 ! A0 $end
$var reg 1 " A1 $end
$var reg 1 # A2 $end
$var reg 1 $ A3 $end
$var reg 1 % ADD_nSUB $end
$var reg 1 & B0 $end
$var reg 1 ' B1 $end
$var reg 1 ( B2 $end
$var reg 1 ) B3 $end
$var wire 1 * Cout $end
$var wire 1 + OVERF $end
$var wire 1 , S0 $end
$var wire 1 - S1 $end
$var wire 1 . S2 $end
$var wire 1 / S3 $end

$scope module i1 $end
$var wire 1 0 gnd $end
$var wire 1 1 vcc $end
$var wire 1 2 unknown $end
$var tri1 1 3 devclrn $end
$var tri1 1 4 devpor $end
$var tri1 1 5 devoe $end
$var wire 1 6 Cout~output_o $end
$var wire 1 7 S3~output_o $end
$var wire 1 8 S2~output_o $end
$var wire 1 9 S1~output_o $end
$var wire 1 : S0~output_o $end
$var wire 1 ; OVERF~output_o $end
$var wire 1 < ADD_nSUB~input_o $end
$var wire 1 = B3~input_o $end
$var wire 1 > A3~input_o $end
$var wire 1 ? B2~input_o $end
$var wire 1 @ A2~input_o $end
$var wire 1 A B1~input_o $end
$var wire 1 B A1~input_o $end
$var wire 1 C A0~input_o $end
$var wire 1 D B0~input_o $end
$var wire 1 E inst|inst3|inst4~0_combout $end
$var wire 1 F inst|inst2|inst4~0_combout $end
$var wire 1 G inst|inst1|inst4~0_combout $end
$var wire 1 H inst|inst|inst4~0_combout $end
$var wire 1 I inst|inst|inst6~0_combout $end
$var wire 1 J inst|inst1|inst6~0_combout $end
$var wire 1 K inst|inst2|inst6~combout $end
$var wire 1 L inst|inst3|inst6~0_combout $end
$var wire 1 M inst|inst4~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
0"
1#
0$
0%
1&
1'
0(
0)
0*
1+
0,
0-
0.
1/
00
11
x2
13
14
15
06
17
08
09
0:
1;
0<
0=
0>
0?
1@
1A
0B
1C
1D
1E
1F
1G
0H
1I
0J
0K
0L
1M
$end
#1000000
