;redcode
;assert 1
	SPL 0, <702
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 210, 30
	DJN -1, @-20
	SUB @0, @-100
	ADD #203, 0
	SUB -207, <-126
	MOV @-127, 100
	SUB 3, 12
	SUB -207, <-126
	SUB -207, <-126
	SUB 0, @0
	CMP -310, 20
	CMP -310, 20
	CMP -310, 20
	SUB 23, <12
	SUB @121, 683
	ADD #223, <0
	SUB 0, @0
	SUB #72, @260
	SUB 0, @0
	SUB 10, 0
	SUB <10, -10
	ADD #223, <0
	SUB @0, @2
	SUB #72, @260
	SUB 0, @0
	SUB -310, 20
	SUB -232, <-120
	SUB @121, 106
	SLT #204, 0
	SLT #204, 0
	SLT #223, <0
	SUB @0, @-100
	SUB 17, <700
	SUB 0, @0
	MOV -7, <-20
	MOV -7, <-20
	SUB @6, @-100
	CMP 10, 0
	SUB -27, @0
	SUB 700, <-0
	SUB 27, <12
	SLT #223, <0
	MOV -1, <-20
	SUB -100, 0
	SUB #72, @260
	CMP @-122, 100
