<?xml version="1.0" encoding="utf-8"?>
<search> 
  
  
    
    <entry>
      <title>æœ€å - Recoveryç•™å¿µ</title>
      <link href="/2025/03/07/endOfStory/recovery/"/>
      <url>/2025/03/07/endOfStory/recovery/</url>
      
        <content type="html"><![CDATA[<h1>Recovery ğŸ“™</h1><blockquote><p>ğŸ­ Coding ä¸€å¼€å§‹å°±æ˜¯ä½œä¸ºæˆ‘å–œæ¬¢çš„äº‹æƒ…ï¼Œè€Œçº¯ç²¹åœ°å­˜åœ¨ã€‚</p></blockquote><p>æˆ‘ 18 å²ã€‚æˆ‘åº†å¹¸å­¦ä¹ äº†å–œæ¬¢çš„ä¸“ä¸šï¼Œåº†å¹¸ä»Šåå¯ä»¥åœ¨è‡ªå·±å–œæ¬¢çš„é¢†åŸŸæ— é™æ·±è€•ã€‚å®ƒè®©æˆ‘è·å¾—äº†æˆå°±æ„Ÿï¼Œæ¿€èµ·äº†æˆ‘çš„è„‰æï¼Œè®©æˆ‘æ‰¾åˆ°äº†å±äºè‡ªå·±çš„æ„ä¹‰ã€‚æˆ‘åªæ˜¯ï¼Œå¾ˆçƒ­çˆ±ã€‚å› ä¸ºå®ƒè®©æˆ‘æ‹¥æœ‰äº†å±äºè‡ªå·±çš„ä¸–ç•Œã€‚èµ·åˆè¿™ä¸€åˆ‡çš„ä¸€åˆ‡ï¼Œæ˜¯å¦‚æ­¤çš„çº¯ç²¹ã€‚</p><ul><li>ä½†æ˜¯ã€‚ã€‚æˆ‘æŠŠè¿™ä»½æ‹¥æœ‰<ul><li>å˜æˆäº†æˆ‘æƒ³ç´§ç´§æ¡ä½çš„ä¸œè¥¿ã€‚<u>æˆ‘å®ç°çš„ä¸œè¥¿è¶Šå¤šï¼Œæˆ‘æ¡çš„å°±è¶Šç´§ã€‚</u></li><li>å˜æˆäº†ä¼˜è¶Šæ„Ÿã€‚æ²¡é”™ï¼Œæˆ‘ç¡®å®æ‹¥æœ‰äº†å±äºè‡ªå·±çš„æ¢¦æƒ³ï¼Œæˆ‘ç¡®å®æœŸå¾…è‡ªå·±çš„æ¢¦æƒ³å®ç°çš„é‚£ä¸€å¤©ã€‚ä½†æ˜¯åœ¨è¿™ä¸ªè¿‡ç¨‹ä¸­ï¼Œæˆ‘å¥½åƒæ›´åœ¨æ„çš„æ˜¯ï¼Œè¿™ä»½å®ç°é‡Œé¢æ½œè—çš„æ›´å¤§çš„ä¼˜è¶Šæ„Ÿã€‚å¯¹è¿™ä»½ä¼˜è¶Šæ„Ÿçš„åœ¨æ„ï¼Œç”šè‡³èƒœè¿‡äº†çƒ­çˆ± coding æœ¬èº«ã€‚</li></ul></li></ul><blockquote><p>ç°åœ¨æƒ³æƒ³ï¼Œæˆ‘å¥½åƒæœ‰ä¸€äº›å¿˜äº†æˆ‘å½“åˆä¸ºä»€ä¹ˆå‡ºå‘äº†ã€‚</p></blockquote><p>å¤§äºŒçš„ç§‹å¤©ï¼Œå¬åˆ°â€œå­—èŠ‚è·³åŠ¨â€å››ä¸ªå­—çš„æ—¶å€™ï¼Œæˆ‘è§‰å¾—é‚£æ˜¯æˆ‘çš„æ¢¦æƒ³ã€‚æˆ‘æœ¬å¯ä»¥æŠŠå®ƒå½“ä½œä¸€ä¸ªâ€œæ¯•ä¸šåä¸é”™çš„èµšé’±åœ°ç‚¹â€ï¼Œå¦‚æœå½“åˆä»…æ­¤è€Œå·²çš„è¯æˆ‘ä¹Ÿä¸ä¼šäº§ç”Ÿåæ¥çš„ä¸€åˆ‡ï¼Œä½†æ˜¯ï¼Œæˆ‘æŠŠå®ƒèµ‹äºˆäº†ä¸€äº›æ²¡æœ‰å¿…è¦çš„æ„ä¹‰ï¼Œè¿™æ˜¯ä¸€åˆ‡é”™è¯¯çš„å¼€å§‹ã€‚</p><p>å¯¹äºå­—èŠ‚è·³åŠ¨ï¼Œæˆ‘è§‰å¾—ï¼Œé‚£æ˜¯å¯„æ‰˜æˆ‘æœ€åˆçš„ coding æ¢¦æƒ³çš„åœ°æ–¹ã€‚ä½†å…¶å®æˆ‘æ›´è§‰å¾—ï¼Œé‡Œé¢æ½œè—ç€æˆ‘æ¸´æœ›çš„é‚£ç§â€œä¼˜è¶Šæ„Ÿâ€å’Œâ€œå…‰é²œæ„Ÿâ€ã€‚æˆ‘çƒ­çˆ± coding è¿™ä»¶äº‹æ˜¯çœŸçš„ï¼Œä½†æˆ‘æƒ³è¦é‚£ç§å¾®å¦™çš„æ„Ÿè§‰ä¹Ÿæ˜¯çœŸçš„ã€‚æˆ‘æœ‰ç‚¹åˆ†ä¸æ¸… coding è¿™ä»¶äº‹æœ¬èº«ï¼Œå’Œæˆ‘æƒ³è¦çš„â€ç²¾ç¥ drugâ€œäº†ã€‚</p><blockquote><p>ğŸŒƒ ä½†æ˜¯ï¼Œæˆ‘ 19 å²ã€‚åœ¨äººç”Ÿçš„è¿™ä¸ªé˜¶æ®µï¼Œæ˜¯æ— æ³•æ‹’ç»è¿™ç§è¯±äººçš„â€ç²¾ç¥ drugâ€œçš„ã€‚</p></blockquote><p>æ‰€ä»¥ï¼Œåæ¥æˆ‘åˆ°åº•æ˜¯ä¸ºäº†å“ªä¸€ç‚¹åœ¨åŠªåŠ›å‘¢ï¼Œæˆ‘ä¹Ÿè¯´ä¸å¥½ã€‚</p><p>è™½ç„¶åæ¥ä¸€ç›´åœ¨å‡ºå›½ç•™å­¦å’Œç›´æ¥å·¥ä½œä¹‹é—´å¾˜å¾Šï¼Œä½†å…¶å®å‡ºå›½ç•™å­¦æ›´å¤šæ˜¯ä¸ºäº†å®ç°å°æ—¶å€™çš„æ„¿æœ›ï¼Œå±äºä¸€ç§â€œæ”¯çº¿å‰§æƒ…â€ï¼Œè€Œæˆ‘çŸ¥é“æœ€åæˆ‘åªæƒ³å»é‚£ä¸ªã€ä¸å˜çš„ç»ˆç‚¹ã€‘ã€‚å…¶å®è¿™é‡Œé¢æš—å«ç€æ›´å¯æ€•çš„æƒ³æ³•ï¼Œå°±æ˜¯ï¼Œå¥½åƒé‚£é‡Œæœ‰æˆ‘æƒ³è¦çš„ä¸€åˆ‡ä¸€æ ·ã€‚ä½†å…¶å®è¿™æ—¶å€™ï¼Œæˆ‘æ‰€è°“â€œæƒ³è¦çš„ä¸€åˆ‡â€ï¼Œæ—©å·²ç»ä¸çº¯ç²¹äº†ï¼Œä½†é‚£æ—¶å€™çš„æˆ‘åˆæ€ä¹ˆèƒ½æ˜ç™½å‘¢ï¼Œå› ä¸ºå¦‚æœå•çº¯ä»æ¯ä¸€å¤©çš„äº‹ä»¶æ¥è®²ï¼Œä¸€ç‚¹ä¸åˆç†çš„åœ°æ–¹éƒ½æ²¡æœ‰ã€‚æ‰€ä»¥ä»é‚£æ—¶å€™å¼€å§‹ï¼Œè¿™é¢—æˆ‘æ‰¾äº†å¾ˆä¹…æ‰æ‰¾åˆ°çš„é›·ï¼Œå°±è¿™ä¹ˆæ‚„æ‚„åŸ‹ä¸‹äº†ã€‚</p><p>æˆ‘çœŸçš„å¥½æƒ³ç©¿è¶Šå›å»ï¼Œå’Œé‚£æ—¶å€™çš„è‡ªå·±è®²ï¼Œä½ åªæ˜¯ä½ è‡ªå·±ï¼Œä¸è¦æŠŠè‡ªå·±çš„ä»·å€¼å¯„æ‰˜åœ¨ä»»ä½•ä¸œè¥¿ä¸Šé¢ï¼Œå“ªæ€•å†æƒ³è¦çš„ä¸œè¥¿ä¹Ÿä¸è¡Œã€‚å¦‚æœæˆ‘å½“æ—¶è¿™ä¹ˆæƒ³ï¼Œä¹Ÿå°±ä¸ä¼šå‘ç”Ÿåæ¥çš„ä¸€åˆ‡äº†ã€‚</p><blockquote><p>è¯·åœæ­¢ä½ çš„è‡†æƒ³ã€‚</p></blockquote><p>æˆ‘å›å¿†èµ·è‡ªå·±åŠªåŠ›çš„è·¯ï¼Œå¤§æ¦‚æ˜¯è¿™æ · ğŸ‘‰ å¤§äºŒå¼€å§‹å­¦ç€ç»´æŠ¤èµ·è‡ªå·±çš„å°ä»“åº“ï¼Œä¸»åŠ¨æ‰¾è€å¸ˆåšé¡¹ç›®ï¼Œæš‘å‡å‚åŠ å­—èŠ‚çš„é’è®­è¥ï¼Œå¤§ä¸‰å¼€å§‹å‡†å¤‡ GREï¼Œé‡è€ƒé›…æ€ï¼ŒåŒæ—¶åˆæ‰¾äº†çº¿ä¸Šçš„å®ä¹ ï¼Œæ¯å‘¨éƒ½åœ¨åšéœ€æ±‚ã€‚ä½†æ˜¯è¿™äº›ï¼Œæˆ‘ç°åœ¨è¦å‘Šè¯‰è¿‡å»çš„è‡ªå·±ï¼Œéƒ½å’Œä½ æœ€åå»ä¸Šäº†å­—èŠ‚ï¼Œæ²¡ä»€ä¹ˆå…³ç³»ã€‚ä¸è¦æŠŠè¿™äº›é¡ºæ°´æ¨èˆŸåœ°è‡†æƒ³æˆä½ çš„â€œåŠªåŠ›ä¹‹è·¯â€ã€‚</p><p>ä¸€å¼€å§‹å­¦ç€ç»´æŠ¤ä»“åº“æ˜¯å› ä¸ºä½ å¥½å¥‡ä½ å–œæ¬¢ï¼Œæ‰¾è€å¸ˆåšé¡¹ç›®æ˜¯å› ä¸ºä½ ç„¦è™‘è§‰å¾—è‡ªå·±æ²¡æœ‰é¡¹ç›®ç»éªŒï¼Œæ‰€ä»¥è¿˜ä»€ä¹ˆéƒ½ä¸ä¼šå°±å»å¼€å£äº†æœ€åä¹Ÿä»“ä¿ƒæ”¶å°¾ï¼Œå‚åŠ å­—èŠ‚çš„é’è®­è¥å”¯ä¸€èƒ½å’Œå­—èŠ‚æ²¾ä¸Šç‚¹è¾¹ä½†æœ€åå¼€å­¦äº†ä¹Ÿå°±æ²¡å†åšäº†ï¼Œå‡†å¤‡ GRE æ˜¯å› ä¸ºä½ è¿˜æ˜¯è¦å…‘ç°å°æ—¶å€™çš„æ„¿æœ›æƒ³å»ç•™å­¦ï¼Œå­¦å§é‚£é‡Œçš„çº¿ä¸Šå®ä¹ å®Œå…¨æ˜¯ä½ è‡ªå·±æƒ³å†™ä»£ç æ‰€ä»¥å»æŠ•äº†ç®€å†ï¼Œè€Œä¸”å®Œå…¨æ˜¯ä¸ºäº†ç”³è¯·å­¦æ ¡å‡†å¤‡é¡¹ç›®å› ä¸ºé‚£è¾¹æ˜¯é¦™æ¸¯çš„å¤§å­¦ï¼Œåæ¥æ¯å‘¨åšæŒåšéœ€æ±‚<strong>æ ¹æœ¬ä¸æ˜¯ä½ åœ¨â€œè‹¦è‹¦åšæŒâ€ï¼Œå®Œå…¨æ˜¯å› ä¸ºæƒ³åšå–œæ¬¢åš</strong>ã€‚ï¼ˆç”šè‡³ä½ æœ€åæ‰“ç®—ç›´æ¥å·¥ä½œï¼Œä¹Ÿåªæ˜¯å› ä¸ºä½ â€œä¹Ÿä¸æƒ³åšç®—æ³•å²—ï¼Œä¸å¦‚ç›´æ¥å¹²ç€å§ï¼Œä¸æƒ³å†ç»å†ç§‹æ‹›äº†â€ã€‚ï¼‰ä½ ä¸è¦æŠŠè‡ªå·±çš„è·¯æƒ³çš„å¤ªè‹¦äº†å¤§å§ã€‚ç®—æˆ‘æ±‚ä½  ğŸ’¦</p><p>ä½ ä»æ¥éƒ½<strong>ä¸æ˜¯</strong>ä¸ºäº†æ¢¦æƒ³ä¸“ä¸€åœ°åšæŒçš„äººè¿™ä¸ªä½ è‡ªå·±å¿ƒé‡Œåº”è¯¥æ¸…æ¥šå§ï¼Œä½ ä¸€ä¸ªåšæŒæ—©ç¡å’Œåƒç»´ç”Ÿç´  D éƒ½è´¹åŠ²çš„äººã€‚ä½ åº”è¯¥äº†è§£ä½ è‡ªå·±ï¼Œä¸€è·¯ä»¥æ¥åšä»»ä½•äº‹ï¼Œæœ€å¤§çš„ä¹Ÿæ˜¯å”¯ä¸€çš„åŠ¨åŠ›ï¼Œåªæœ‰æƒ³å’Œå–œæ¬¢ï¼Œä»…æ­¤è€Œå·²ã€‚</p><blockquote><p>ğŸ“Œ å…¶å®é‚£å¹´åˆå¤ï¼Œä½ å¯¹â€œå­—èŠ‚è·³åŠ¨â€çš„æ‰§å¿µï¼Œæ˜¯ä½ è‡†æƒ³å‡ºæ¥çš„ï¼Œä¸æ˜¯ä½ çœŸçš„åŠªåŠ›å‡ºæ¥çš„ã€‚</p></blockquote><p>ä½ è‡ªå·±æ˜æ˜æ¸…æ¥šï¼Œæœ€åèµ·å†³å®šæ€§ä½œç”¨çš„ï¼Œæ˜¯æ˜¥æ‹›çš„é‚£å‡ ä¸ªæœˆï¼Œ<strong>å‡†ç¡®</strong>çš„è¯´ï¼Œæ˜¯æœ€åé‚£ä¸¤ä¸ªæœˆï¼Œ<strong>æ›´å‡†ç¡®</strong>åœ°è¯´ï¼Œæ˜¯ä½ å‰æœŸå±¡å±¡æˆ˜è´¥ä¹‹åï¼Œæœ€å<strong>ä¸‰ä¸ªç¤¼æ‹œ</strong>é“†è¶³åŠ²çœ‹çš„å…«è‚¡å’Œæºç ã€‚è€Œä¸”å†å¾€ä¸‹è¿½æº¯ï¼Œä½ å±¡å±¡æˆ˜è´¥ä¹Ÿæ˜¯å› ä¸ºé¢çš„ç¬¬äºŒä¸ªå…¬å¸å°±å¹¸è¿æ‹¿åˆ° offer äº†æ‰€ä»¥æ²¾æ²¾è‡ªå–œäº†ä»¥ä¸ºè‡ªå·±è¡Œäº†ï¼ˆè€Œä¸”ç°åœ¨å›å¿†å½“æ—¶çš„æ°´å¹³é‚£å°±æ˜¯å¹¸è¿ï¼‰ï¼Œå…«è‚¡çœ‹å¾—å¤ªæ½¦è‰ï¼Œç»“æœå¤§å‚éƒ½é—®çš„æ·±ç»™ä½ é—®ä½äº†ã€‚æ‰€ä»¥ä½ éƒ½è¿™æ—¶å€™äº†ï¼Œæ‰å¼€å§‹ä¸Šå•æ‰€éƒ½åœ¨å†¥æƒ³ tcp ä¸‰æ¬¡æ¡æ‰‹çš„ï¼Œæ‰ç¡¬ç€å¤´çš®ç‚¹å¼€ vue çš„æºç ä»“åº“çš„ï¼Œæ‰å¼€å§‹ç–¯ç‹‚ç ”è¯»æ€ä¹ˆå®ç° promise.all çš„ã€‚è€Œå­—èŠ‚çš„é¢è¯•æ°å¥½å‡ºç°åœ¨è¿™äº›ä¹‹åï¼Œæ‰€ä»¥æ‰æœ‰å¹¸æ‹¿åˆ° offer çš„ã€‚è¦æ˜¯å‡ºç°åœ¨ä¹‹å‰é‚£è‚¯å®šå°±æ˜¯æŒ‚äº†çš„ã€‚å°±è¿™ä¹ˆç®€å•ã€‚</p><p>å°±è¿™ä¹ˆç®€å•ã€‚ğŸ˜´</p><p>ä½†æ˜¯ã€‚ã€‚âš ï¸</p><p>ä½†æ˜¯å¥½å·§ä¸å·§ï¼Œè¿™ä¸€åˆ‡å‘ç”Ÿçš„é¡ºåºå’Œè¿‡ç¨‹ï¼Œä¸¥ä¸åˆç¼åœ°æ‰£ä¸Šäº†é‚£ä¸ªå“ˆå“ˆ 19 å²çš„æ‰€è°“çš„â€œæœ€åˆçš„æ¢¦æƒ³â€å“ˆå“ˆã€‚ä¸€åˆ‡è´´åˆåœ°å¦‚æ­¤å®Œç¾ï¼Œç»™æˆ‘é€ æˆäº†ä¸€ç§â€œä»ä¸€å¼€å§‹ä¸ºäº†æ¢¦æƒ³åŠªåŠ›ï¼Œç„¶åå‚æ­»åšæŒå®ç°äº†æ¢¦æƒ³â€çš„æ„Ÿè§‰ã€‚æ›´æ›´å·§çš„æ˜¯ï¼Œååæ˜¥æ‹›çš„æ—¶å€™<u>éª¨æŠ˜å§åºŠ</u>ï¼Œå­¦ä¹ å—åˆ°é˜»ç¢ï¼Œä¸ºæˆ‘è¿™å¥—ç†è®ºçš„â€œ<u>å‚æ­»æŒ£æ‰</u>â€è¿™éƒ¨åˆ†ï¼Œæä¾›äº†å¼ºçƒˆçš„å®æ„Ÿã€‚</p><p>ğŸ° ä½ çŸ¥é“å—ï¼Œå‘½è¿å¥½åƒå°±æ˜¯æƒ³è®©ä½ å®ç°è¿™ä¸ªâ€œè™šå‡çš„æ¢¦æƒ³â€ï¼Œç„¶åçœŸæ­£åœ°è¿·å¤±è‡ªå·±ä¸€æ¬¡ï¼Œç„¶åå†çœŸæ­£åœ°æ‰¾å›è‡ªå·±ä¸€æ¬¡ã€‚</p><blockquote><p>é‚£å¤©æˆ‘å½“ç„¶å¾ˆå¼€å¿ƒï¼Œä½†æˆ‘ä¹ŸæŠŠè‡ªå·±çš„ä»·å€¼å¯„æ‰˜åœ¨é‡Œé¢ï¼Œæ‹¿ä¸å‡ºæ¥äº†ã€‚</p></blockquote><p>åœ¨å­—èŠ‚ï¼Œå·¥ä½œä¹Ÿé¡ºåˆ©ï¼Œå’ŒåŒäº‹ç›¸å¤„ä¹Ÿé¡ºåˆ©ï¼Œé™¤äº† wlb ä»¥å¤–ï¼Œå®Œå…¨ç¬¦åˆæˆ‘æƒ³è¦çš„ vibeï¼Œæ‰€ä»¥ï¼Œæˆ‘å°±åœ¨è¿™æ¡é”™è¯¯çš„è·¯ä¸Šè¿·å¤±å¾—æ›´è¿œäº†ã€‚</p><p>é‚£æ—¶å€™æˆ‘çƒ­çˆ±ç€æ–°å¥‡çš„ä¸€åˆ‡ï¼Œæˆ‘è®¤çœŸåœ°å­¦ä¹ æ¯ä¸€ä¸ªæ–°çš„ä¸œè¥¿ï¼Œè®¤çœŸåœ°å®Œæˆéœ€æ±‚å®ŒæˆæŠ€æœ¯åˆ†äº«ã€‚æˆ‘å·çš„å¾ˆç”¨åŠ›ï¼Œæˆ–è€…æˆ‘ä¸æƒ³ç”¨å·è¿™ä¸ªå­—ï¼Œå› ä¸ºæˆ‘çš„å¿ƒä¸ç´¯ï¼Œå› ä¸ºæˆ‘å–œæ¬¢ã€‚ä½†æ˜¯ï¼Œæˆ‘çš„èº«ä½“ä¸ä¼šè¯´è°ã€‚è¿‡äºé€æ”¯çš„å·¥ä½œå¼ºåº¦ï¼Œæ˜¯ä¸äº‰çš„äº‹å®ã€‚</p><p>å®ç°æ¢¦æƒ³çš„å…´å¥‹è¿‡åï¼Œæ¯å¤©å®å®åœ¨åœ¨çš„ç”Ÿæ´»ï¼Œåªå‰©ä¸‹äº†è¿‡é¥±å’Œçš„å·¥ä½œå¼ºåº¦ï¼Œæ— æ³•å¹³è¡¡çš„ä¸šä½™ç”Ÿæ´»ï¼Œä¸å¯é¿å…çš„é…’æ¡Œæ–‡åŒ–ã€‚å…¶å®æ˜æ˜è¿™ä¸ªæ—¶å€™ï¼Œæˆ‘çœŸå®çš„æƒ…å†µæ˜¯ï¼šä¸€éƒ¨åˆ†çš„æˆ‘ã€æƒ³ç•™ä¸‹ã€‘ï¼Œå› ä¸ºæˆ‘æ²¡æœ‰åŠæ³•å‰²èˆâ€œæœ€åˆçš„æ¢¦æƒ³å’Œçƒ­çˆ±â€ï¼ˆè™½ç„¶æˆ‘ç°åœ¨æ˜ç™½å’Œåœ¨ä¸åœ¨è¿™ä¸€ç‚¹å…³ç³»éƒ½æ²¡æœ‰ä½†é‚£æ—¶å€™ä¸çŸ¥é“ï¼‰ï¼›ä¸€éƒ¨åˆ†çš„æˆ‘ã€æƒ³ç¦»å¼€ã€‘ï¼Œå› ä¸ºç§ç§æ‰€æœ‰äººè€³ç†Ÿèƒ½è¯¦çš„ç¼ºç‚¹ã€‚æ˜æ˜ï¼Œè¿™ä¸¤éƒ¨åˆ†éƒ½æ˜¯çœŸå®çš„æˆ‘ï¼Œéƒ½æ˜¯å±äºæˆ‘çš„çœŸçœŸåˆ‡åˆ‡çš„æ„Ÿå—ï¼Œä½†æ˜¯ï¼Œæˆ‘å°±æ˜¯ä¸æƒ³æ‰¿è®¤â€œæƒ³ç•™ä¸‹â€çš„è¿™ä¸€éƒ¨åˆ†ã€‚</p><p>æˆ–è€…è¯´ï¼Œæˆ‘åº”è¯¥æ˜¯çŸ¥é“æˆ‘æœ‰â€œæƒ³ç•™ä¸‹â€è¿™ä¸€éƒ¨åˆ†çš„ï¼Œä½†æˆ‘è§‰å¾—è¿™ä¸€éƒ¨åˆ†ï¼Œæ˜¯åº”è¯¥åƒåƒåœ¾ä¸€æ ·ä¸¢æ‰çš„ï¼Œå› ä¸ºæˆ‘è§‰å¾—è¿™ç§æƒ³æ³•æ˜¯ä¸ç†æ™ºçš„ï¼Œè¯´æœè‡ªå·±æœ‰å¤ªå¤šçš„ç†ç”±ï¼Œè¦æœ‰è‡ªå·±çš„ç”Ÿæ´»ï¼Œæ¥ä¸‹æ¥è¿˜æœ‰ä¸‹ä¸€æ­¥æ‰“ç®—ï¼Œéœ€è¦æ—¶é—´å‡†å¤‡ç”³è¯·ç­‰ç­‰ç­‰ç­‰ã€‚ä½†æ˜¯è¿™äº›éƒ½æ˜¯å¾’åŠ³ï¼Œå› ä¸ºæˆ‘å¿ƒé‡Œé‚£ä¸ªå¿ƒç»“ä¸€ç›´æ²¡æœ‰è§£å¼€ã€‚è¿™æ˜¯æˆ‘ä¸€ç›´ä»¥æ¥ä¸å¥½çš„ä¹ æƒ¯ï¼Œæˆ‘æ€»æ˜¯è¦å¿½è§†è‡ªå·±çš„å†…å¿ƒçš„ä¸€äº›æƒ³æ³•ï¼Œå»è¿½æ±‚é‚£äº›æˆ‘ä»¥ä¸ºå¯¹çš„äº‹æƒ…ã€‚</p><p>å¼€å§‹å‡†å¤‡ç§‹æ‹›ï¼Œæœ‰äº†æ–°çš„ offerï¼Œæœ‰äº†å»åŠ æ‹¿å¤§çš„æƒ³æ³•ï¼Œæˆ‘ä¸æ–­å‘Šè¯‰è‡ªå·±ä»¥åè¿˜æœ‰å¾ˆå¤šå¾ˆå¤šäº‹æƒ…è¦åšï¼Œæ²¡æœ‰æ—¶é—´åœ¨è¿™é‡Œåœç•™äº†ã€‚ä½†æˆ‘å¿ƒé‡Œçš„ã€æƒ³ç•™ä¸‹ã€‘çš„é‚£ä¸ªéƒ¨åˆ†ï¼Œè‡ªå§‹è‡³ç»ˆæ²¡æœ‰æ¶ˆæ•£ï¼Œå³ä½¿è¿™ä»½å¾®å¦™çš„æ®‹ç•™æ˜¯æˆ‘å¾ˆä¹…å¾ˆä¹…ä¹‹åæ‰æ„è¯†åˆ°çš„ã€‚æ¯•ç«Ÿï¼Œæˆ‘æ—©æ—©åœ°å°±é”™è¯¯åœ°å¯„æ‰˜äº†æˆ‘ä¸è¯¥å¯„æ‰˜çš„ä¸œè¥¿åœ¨ä¸Šé¢ï¼Œæ˜¯ä¸å¯èƒ½åƒä¸¢åƒåœ¾ä¸€æ ·ä¸¢æ‰çš„ã€‚</p><p>ä¸èƒ½ä¸¢æ‰ã€‚å› ä¸ºé‚£ä¸ªæˆ‘é¡ºæ°´æ¨èˆŸä»¥ä¸ºâ€œè¿™æ˜¯æˆ‘ç”¨ä¸€å¹´æ—¶é—´åŠªåŠ›æ¢æ¥çš„â€çš„å¤§é”™ç‰¹é”™çš„é”™è§‰ï¼Œå› ä¸ºæˆ‘ä»¥ä¸ºåœ¨è¿™é‡Œæ‰èƒ½è¯æ˜æˆ‘çƒ­çˆ± coding è¿™æ ·å¹¼ç¨šçš„æ»¡è¶³æ„Ÿï¼Œå› ä¸ºæˆ‘ä¸€ç›´ä»¥æ¥æ··æ·†æ˜¯éçš„è«åå…¶å¦™çš„åšæŒã€‚</p><blockquote><p>æˆ‘çš„ç—›è‹¦ä»æ¥ä¸æ˜¯å·¥ä½œæœ¬èº«ï¼Œä¹Ÿä¸æ˜¯ä»€ä¹ˆå¯¹å„ç§è¯Ÿç—…çš„æ„¤ä¸–å«‰ä¿—ï¼Œæˆ‘è¿‡åº¦çš„ç¥ç»æ•æ„Ÿï¼Œåªæ˜¯å› ä¸ºæˆ‘æ¨æˆ‘è‡ªå·±æ— æ³•è„±èº«ï¼Œä¸æ˜¯è¢«åŠ¨æ— æ³•è„±èº«ï¼Œè€Œæ˜¯ä¸»åŠ¨çš„ï¼Œæˆ‘åšä¸åˆ°ã€‚</p></blockquote><p>æ–°çš„ offerï¼Œå†³å®šå’Œ leader è¯´æ¸…æ¥šäº†æˆ‘è¦èµ°ï¼Œè¦ç¦»å¼€çš„äº‹å®è®©æˆ‘è§‰å¾—æˆ‘â€œè‡ªå·±â€å˜å¾—ä¸ç¨³å›ºï¼Œæˆ‘è§‰å¾—å¯„æ‰˜ç€æˆ‘çš„ä¸œè¥¿å¿«è¦æ¶ˆå¤±äº†ã€‚åœ¨é‚£ä¸ªå¤å¤©ï¼Œæˆ‘æœ‰è¿‡è®¸è®¸å¤šå¤šçš„â€œå¼‚å¸¸è¡Œä¸ºâ€ï¼šé€šè¿‡æ‰§ç€äºåƒé¸¡ä¸Šç‹ç‰Œå¼¥è¡¥è‡ªæˆ‘æ»¡è¶³æ„Ÿï¼Œé€šè¿‡ä¸æ–­åŠ æ·±å­—èŠ‚ä¸å¥½çš„ç‚¹å’Œå°ä½œæ–‡è®©è‡ªå·±æ›´å®¹æ˜“ç¦»å¼€ï¼ŒğŸ“· <strong><em>é¦–æ¬¡å‡ºç°äº†å¯¹å‡ºé—¨æ‹ç…§çš„æ‰§å¿µ</em></strong>ï¼Œè€Œæœ€æœ€ä¸¥é‡çš„ï¼Œå°±æ˜¯ç—…æ€åœ°æ€€å¿µå­¦æ ¡ã€‚<u>æ˜¯ä¸¤å¹´åçš„ä»Šå¤©æˆ‘æ‰çœŸæ­£æ„Ÿå—åˆ°ï¼Œæˆ‘åœ¨å“­ç€æ€€å¿µçš„ï¼Œä¸æ˜¯å­¦æ ¡ï¼Œæ˜¯é‚£ä¸ªè¿‡å»æœ‰æ”¯æ’‘æ„Ÿçš„è‡ªå·±ï¼Œé‚£æ—¶å€™æˆ‘æ„Ÿè§‰ï¼Œæ›¾ç»é‚£ä¸ªæˆ‘è‡ªå·±æ­£åœ¨ä¸€ç‚¹ç‚¹ï¼Œä¸€ç‚¹ç‚¹åœ°æ¶ˆå¤±ï¼Œä½†æ˜¯æˆ‘æ— èƒ½ä¸ºåŠ›ã€‚</u></p><p>é‚£ä¸ªå¤å¤©å¼€å§‹ï¼Œè®©æˆ‘å˜å¾—æ¯ç«­ï¼Œè®©æˆ‘çš„ç”Ÿæ´»å˜å¾—éº»æœ¨çš„ï¼Œæ ¹æœ¬ä¸æ˜¯ 996 çš„ç”Ÿæ´»ï¼Œè€Œæ˜¯æˆ‘å˜æˆäº†ã€æƒ³ç¦»å¼€ã€‘åˆã€æ— æ³•å‰²èˆã€‘è¿™æ ·çš„â€œçŸ›ç›¾ä½“â€ï¼Œæ˜¯æˆ‘çš„ç”Ÿæ´»ä»è¿™æ—¶å€™å¼€å§‹ï¼Œå·²ç»å……æ»¡äº†å¯¹ç¦»å¼€è¿™é‡Œçš„éš¾ä»¥æ”¾ä¸‹å’Œæ¨æ¨æ¡æ¡ï¼Œå……æ»¡äº†â€œæ›¾ç»å‘å¾€çš„â€å’Œâ€œæˆ‘è‡ªå·±çš„ä»·å€¼â€çš„æ’•æ‰¯å’Œçº ç¼ ï¼Œæˆ‘å·²ç»ï¼Œæ²¡æœ‰å±äºè‡ªå·±çš„ï¼ŒçœŸæ­£çš„â€œç”Ÿæ´»â€äº†ã€‚</p><p>ä½†æ˜¯è¿™äº›ï¼Œèº«åœ¨å…¶ä¸­çš„é‚£æ—¶å€™çš„æˆ‘ï¼Œæ˜¯æ— æ³•è·³è„±å‡ºæ¥æ€è€ƒæ¸…æ¥šçš„ï¼Œæˆ‘åªçŸ¥é“ï¼Œæˆ‘æƒ³â€œå›åˆ° 2021 å¹´çš„å†¬å¤©ï¼Œèµ°åœ¨å»ä¸€å·æ¥¼çš„è·¯ä¸Šçœ‹åˆ°äºŒèˆåé¢çš„é›ªå’Œæ—¥è½â€ã€‚ä½†å…¶å®è¿™äº›éƒ½ä¸é‡è¦ï¼Œå…¨éƒ½ä¸é‡è¦ï¼Œè¿™äº›éƒ½ä¸æ˜¯æˆ‘çœŸçš„æƒ³çœ‹çš„ï¼Œæˆ‘çœŸæ­£æƒ³çœ‹çš„ï¼Œæ˜¯æ›¾ç»é‚£ä¸ªè‡ªä¿¡å°šå­˜çš„ï¼Œç”Ÿæ´»å¾—å¾ˆå¦ç„¶çš„æˆ‘è‡ªå·±ã€‚é‚£æ—¶å€™æ²¡æœ‰æƒ³è¦çš„ offerï¼Œæ²¡æœ‰æ›¾ç»æ¢¦å¯ä»¥æ±‚çš„åœ¨åˆ«çš„åŸå¸‚ç”Ÿæ´»ï¼Œæ²¡æœ‰è¿™ä¸ªæ²¡æœ‰é‚£ä¸ªï¼Œä½†æ˜¯é‚£æ—¶å€™æ‹¥æœ‰æœ€æœ€é‡è¦çš„ä¸œè¥¿ï¼Œå°±æ˜¯æœ‰æˆ‘è‡ªå·±ï¼Œä½†æ˜¯æˆ‘ç°åœ¨æ‰¾ä¸åˆ°æˆ‘è‡ªå·±åœ¨å“ªäº†ï¼Œå…¶ä»–ä¸€åˆ‡ï¼Œå…¨éƒ½ä¸é‡è¦äº†ã€‚</p><blockquote><p>å…¶å®åˆ°è¿™é‡Œä¸ºæ­¢ï¼Œæˆ‘å·²ç»è¿·å¤±äº†å¾ˆè¿œå¾ˆè¿œäº†ã€‚ä½†æ˜¯æ²¡æƒ³åˆ°ï¼Œæˆ‘è¿˜èƒ½è¿·å¤±å¾—æ›´è¿œã€‚</p></blockquote><p>å› ä¸ºè¿˜æ²¡ç¦»å¼€å­—èŠ‚çš„æ—¶å€™ï¼Œæˆ‘å°±æœ‰äº†å»åŠ æ‹¿å¤§çš„æƒ³æ³•ï¼Œè™½ç„¶è¿™ä¸ªæƒ³æ³•æ˜¯å‡ºäºæœ¬å¿ƒçš„æˆ‘çŸ¥é“ï¼Œä½†æ˜¯æˆ‘æœ‰äº†è¿™ä¸ªæƒ³æ³•ä»¥åï¼Œä¸Šé¢å°±å…¨éƒ½æ˜¯æˆ‘çš„æ‚å¿µã€‚</p><p>å› ä¸ºæˆ‘è¿›å…¥äº†ä¸€ç§ææ€–çš„çŠ¶æ€ï¼Œæˆ‘è§‰å¾—æˆ‘ä½è½çš„çŠ¶æ€æ˜¯å½“ä¸‹çš„å·¥ä½œé€ æˆçš„ï¼Œè€Œè¿™ä¸ªæ€§è´¨çš„å·¥ä½œåˆåœ¨å¤§ç¯å¢ƒé‡Œæœ‰å¾ˆå¤šè¢«è¯Ÿç—…ä¹‹å¤„ï¼Œæ¯”å¦‚æ²¡æœ‰ç”Ÿæ´»å•Šä¹‹ç±»çš„ï¼Œå›ºç„¶è¿™æ˜¯çœŸçš„ï¼Œä½†è¿™ç¡®å®å’Œæˆ‘å¦‚æ­¤ä¸¥é‡çš„æƒ…å†µå…³ç³»ä¸å¤§ã€‚ä½†æ˜¯å¤§å®¶è¶Šè¿™æ ·è¯„ä»·åŠ ä¸Šæˆ‘è‡ªå·±çš„æ„Ÿå—ï¼Œæˆ‘å°±è¶Šç›¸ä¿¡éƒ½æ˜¯å·¥ä½œé€ æˆçš„ã€‚æˆ‘æŠŠæˆ‘çš„æƒ…ç»ªå‘æ³„åœ¨å·¥ä½œç¯å¢ƒä¸Šï¼Œæˆ‘è¶Šç—›æ¨å·¥ä½œç¯å¢ƒï¼Œè¶Šæƒ³å»åŠ æ‹¿å¤§ï¼Œä½†æ˜¯å»åŠ æ‹¿å¤§æ›´æ„å‘³ç€å‰²èˆè¿™ä¸€åˆ‡æˆ‘ä»¥ä¸ºâ€œæˆ‘å¥½ä¸å®¹æ˜“å¾—æ¥çš„â€ï¼Œæˆ‘å°±è¶Šæƒ…ç»ªåŒ–ï¼Œæˆ‘è¶Šæƒ…ç»ªåŒ–å°±è¶Šæ¨å·¥ä½œï¼Œè¶Šæ¨å·¥ä½œå°±è¶Šæƒ³å»åŠ æ‹¿å¤§ï¼Œè¶Šæƒ³å»åŠ æ‹¿å¤§å°±è¶Šæ„å‘³ç€å‰²èˆä¸€åˆ‡ï¼Œè¶Šå‰²èˆä¸€åˆ‡å°±è¶Šæƒ…ç»ªåŒ–ã€‚ã€‚ã€‚æ— é™å¾ªç¯ä¸‹å»äº†ã€‚</p><p>æ‰€ä»¥é‚£æ—¶å€™ï¼Œæˆ‘æ‰æ¯å¤©ç¡äº”ä¸ªå°æ—¶ã€‚</p><p>ç„¶åæ›´æŠŠæˆ‘æ¨å‘ä¸‡ä¸ˆæ·±æ¸Šçš„äº‹æƒ…å‡ºç°äº†ï¼Œå°±æ˜¯è¦å›åˆ°å­¦æ ¡äº†ã€‚æˆ‘é”™è¯¯åœ°ä»¥ä¸ºå­¦æ ¡æ˜¯æˆ‘çš„æ•‘å‘½ç¨»è‰ï¼Œä½†æ˜¯è¿™ä¸ªæ—¶å€™ï¼Œæ ¹æœ¬å°±ä¸æ˜¯ï¼Œæˆ‘è‡ªå·±å·²ç»è¿·å¤±äº†ï¼Œå­¦æ ¡åˆæœ‰ä»€ä¹ˆã€‚</p><blockquote><p>â€œæˆ‘è§‰å¾—å“ªé‡Œéƒ½æ²¡æœ‰äº†ï¼Œä½†æ˜¯å­¦æ ¡é‡Œä¸€å®šæœ‰â€</p><p>ä½†æ˜¯å­¦æ ¡é‡Œä»€ä¹ˆéƒ½æ²¡æœ‰ã€‚</p><p>æˆ‘æ˜¯è°ï¼Œæˆ‘åœ¨å“ªï¼Œæˆ‘åˆ°åº•æ€ä¹ˆäº†ã€‚</p></blockquote><p>æœ€åä¸€ä¸ªå­¦æœŸç»ˆäºå›åˆ°äº†å­¦æ ¡ï¼Œä½†æ˜¯ä¹Ÿå°±æ­¤å°è¯äº†ï¼Œæˆ‘çœŸæ­£æ€€å¿µçš„æ ¹æœ¬å°±ä¸æ˜¯å­¦æ ¡ã€‚å› ä¸ºä»è¿™ä¸€åˆ»å¼€å§‹ï¼Œæˆ‘æ•´ä¸ªäººå½»åº•å®äº†ï¼Œå› ä¸ºæˆ‘è§‰å¾—ï¼Œå­¦æ ¡é‡Œæ ¹æœ¬æ²¡æœ‰æˆ‘æƒ³è¦çš„ä»»ä½•ã€‚æœ€åä¸€æ ¹æ•‘å‘½ç¨»è‰ä¹Ÿæ–­äº†ã€‚</p><p>åæ¥çš„ç”Ÿæ´»å¤§æ¦‚å°±æ˜¯ã€‚è¢«ä¸¢å¤±è‡ªæˆ‘çš„æ„Ÿè§‰è£¹æŒŸç€ï¼Œå¹¶å…¨ç›˜æ€ªç½ªåœ¨â€œå·¥ä½œâ€ä¸Šé¢ã€‚</p><p>æ²¡é”™ï¼Œå…¶å®å’Œå·¥ä½œçš„å…³ç³»ä¸æ˜¯å¾ˆå¤§ï¼Œä½†æ˜¯ç”±äºç§ç§è€³ç†Ÿèƒ½è¯¦çš„è¯Ÿç—…ä»¥åŠåœ¨è¿™æ ·çš„å¤§ç¯å¢ƒä¸‹ï¼Œå¤ªå®¹æ˜“è¯¯ä»¥ä¸ºå°±æ˜¯å·¥ä½œé€ æˆçš„ï¼Œå¹¶ä¸”è¿™ç§ä»¥ä¸ºå˜å¾—ç†æ‰€å½“ç„¶ã€‚</p><p>å¤–è²Œç„¦è™‘èº«æç„¦è™‘ç²¾ç¥ä¸–ç•Œçš„ç©ºè™šç„¦è™‘ï¼Œè¿™äº›æˆ‘ä»¥ä¸ºæœ€ä¸¥é‡çš„äº‹æƒ…ï¼Œåè€Œåªæ˜¯è¿™ä¸ªåºå¤§çš„ä¸€ç¯æ¥ä¸€ç¯çš„äº‹ä»¶ä¸­äº§ç”Ÿçš„ï¼Œæœ€è½»é£˜é£˜çš„ç»“æœã€‚åªæ˜¯æˆ‘ä¸çˆ±è‡ªå·±äº†ï¼Œä¹Ÿæ‰¾ä¸åˆ°è‡ªå·±äº†ã€‚</p><p>å…¶å®ä» 23 å¹´ 3 æœˆåˆ°ç°åœ¨ï¼Œä¸¤å¹´çš„æ—¶é—´é‡Œï¼Œæˆ‘å·®ä¸å¤šä¸€ç›´æ˜¯è¿™ç§çŠ¶æ€ï¼Œæˆ‘ä¸çŸ¥é“è‡ªå·±å–œæ¬¢ä»€ä¹ˆäº†ï¼Œæˆ‘åªçŸ¥é“â€œæˆ‘å¥½åƒä»¥å‰å–œæ¬¢è¿™ä¸ªå§é‚£æˆ‘åšè¿™ä¸ªå§â€ï¼Œæˆ‘æ¯å¤©æ£€æŸ¥è‡ªå·±æ˜¯ä¸æ˜¯èƒ–äº†ï¼Œç²¾ç¥æ•æ„Ÿåœ°èµ·æè‡ªå·±å¤šä½™çš„è‚‰ï¼Œæœ€ä¸¥é‡çš„æ—¶å€™æŠŠè‡ªå·±æé’äº†ï¼Œæˆ‘å°±æ˜¯è§‰å¾—è‡ªå·±å¾ˆèƒ–ï¼Œæˆ‘å¾ˆåŒå¼ƒè‡ªå·±ï¼ŒåŒå¼ƒåˆ°æƒ³æƒ³å°±ä¼šå“­å‡ºæ¥ã€‚åªè¦å‡ºå»ç©çš„æ—¶å€™ï¼Œæˆ‘å°±ä¼šå¼ºè¿«ç—‡ä¸€æ ·çš„ä¸€å®šè¦æ‹å‡ºå¥½çœ‹çš„ç…§ç‰‡ï¼Œä½†æ˜¯ï¼Œä¸€ä¸ªä¸å–œæ¬¢è‡ªå·±çš„äººï¼Œæ˜¯æ°¸è¿œä¸ä¼šè§‰å¾—ä»»ä½•ä¸€å¼ ç…§ç‰‡å¥½çœ‹çš„ã€‚æ‰€ä»¥å‡ºå»ç©çš„ä»»ä½•ä¸€æ¬¡ï¼Œæˆ‘ä½“ä¼šåˆ°çš„è´Ÿæ‹…éƒ½è¿œå¤§äºå¿«ä¹ã€‚å‡ºå»ç©å˜æˆäº†è®©æˆ‘ç—›è‹¦çš„äº‹æƒ…ï¼Œåœ¨å®¶çœ‹å‰§æˆ‘ä¹Ÿæ„Ÿå—ä¸åˆ°è‡ªå·±å–œæ¬¢ä»€ä¹ˆã€‚å‰©ä¸‹çš„åªæœ‰å·¥ä½œï¼Œæˆ‘è¿˜æ€»ä»¥ä¸ºè¿™äº›éƒ½æ˜¯å·¥ä½œé€ æˆçš„ï¼Œå·¥ä½œæ‰æ˜¯æºå¤´ã€‚</p><p>è¿™ç§ç”Ÿæ´»çŠ¶æ€å°±è¿™æ ·æŠ˜ç£¨äº†æˆ‘ä¸¤å¹´ï¼Œä¸ºä»€ä¹ˆæ˜¯ä¸¤å¹´å‘¢ï¼Œå› ä¸ºå“ªæ€•åæ¥ç¦»èŒä¹‹åï¼Œæˆ‘ä¹Ÿåªæ˜¯æ„è¯†åˆ°è‡ªå·±æœ‰é—®é¢˜ä¸æ–­æ‰¾åŸå› ï¼Œä½†æ˜¯ç”Ÿæ´»çŠ¶æ€å¹¶æ²¡æœ‰å¥½è½¬ï¼Œç”šè‡³æ›´ä¸¥é‡äº†ã€‚æ‰€ä»¥æˆ‘ 23 å¹´ 24 å¹´å‘äº†å¾ˆå¤šå¾ˆå¤šçš„æŠ–éŸ³ï¼Œå…¶ä¸­çš„å¾ˆå¤šæ¡éƒ½ä¸æ˜¯çº¯ç²¹åœ°ä¸ºäº†çå‘ç€ç©åƒä»¥å‰ä¸€æ ·ï¼Œéƒ½æ˜¯æˆ‘çš„ç„¦è™‘æˆ‘çš„è‡ªæˆ‘å®¡è§†ï¼Œæƒ³çœ‹åˆ°æœ‰äººç»™æˆ‘ç‚¹èµæ¥å¡«è¡¥å¿ƒé‡Œçš„é‚£ä¸ªæ ¹æœ¬å°±æ„ˆåˆä¸äº†çš„è£‚å£ï¼Œæœ€å˜æ€çš„ä¸€æ®µæ—¶é—´ç”šè‡³æš—æš—è§‚å¯Ÿå¸Œæœ›æœ‰è·¯äººç”·å‡æ¥å¼¥è¡¥è¿™ä¸ªè£‚å£ï¼Œå·²ç»ç»æœ›å’ŒåŒå¼ƒè‡ªå·±åˆ°è¿™æ ·çš„ç¨‹åº¦ã€‚</p><p>è¿™äº›å’Œå·¥ä½œæœ‰å…³ç³»å—ï¼Ÿå¯ä»¥è¯´æ˜¯ï¼Œæ¯«æ— å…³ç³»ã€‚</p><p>ä½†æˆ‘é‚£æ—¶å€™ä»¥ä¸ºæœ‰å…³ç³»ï¼Œæˆ‘è¶Šè§‰å¾—æœ‰å…³ç³»ï¼Œæˆ‘å°±è¶Šæƒ³é€ƒç¦»å·¥ä½œï¼Œè¶Šæƒ³é€ƒç¦»å·¥ä½œï¼Œå°±è¶Šä¸èƒ½å¥½å¥½åœ°è¿‡ç°åœ¨çš„ç”Ÿæ´»ï¼Œå°±è¶Šç—›è‹¦ï¼Œå°±è¶Šè§‰å¾—æœ‰å…³ç³»ã€‚æ­»é”åˆå‡ºç°äº†ã€‚</p><p>æˆ‘æ˜¯å»å¹´ä¸ƒæœˆç¦»èŒä¹‹åï¼Œæ‰å¼€å§‹å¤ç›˜è¿™äº›äº‹æƒ…ï¼Œä»é‚£æ—¶å€™åˆ°ç°åœ¨ï¼Œæˆ‘ç”¨äº†æ•´æ•´å…«ä¸ªæœˆçš„æ—¶é—´ï¼Œæˆ‘æ‰çœŸçš„æŠŠè¿™ä»¶äº‹æƒ³æ¸…æ¥šã€‚</p><blockquote><p>æˆ‘ç°åœ¨æƒ³å‘Šè¯‰è‡ªå·±ï¼Œæ˜¯æ—¶å€™æŠŠçº¯ç²¹çš„çƒ­çˆ±ï¼Œä»é‚£äº›æ‚å¿µä¸­æç‚¼å‡ºæ¥ï¼Œç„¶åçœŸçš„çº¯ç²¹åœ°åšè‡ªå·±å–œæ¬¢çš„äº‹æƒ…äº†ã€‚</p></blockquote><p>å…¶å®åæ¥æˆ‘å˜äº†ä½†æ˜¯æˆ‘ä¸çŸ¥é“ã€‚æˆ‘ä¸çŸ¥é“ä»ä»€ä¹ˆæ—¶å€™å¼€å§‹ï¼Œå¥½åƒé™ä¸ä¸‹å¿ƒå­¦ä¹ æŠ€æœ¯äº†ã€‚æˆ‘åªæ˜¯å–œæ¬¢ iTerm é‡ŒåŒ…è£…å¸…æ°”çš„æ‰“å°æ–¹å¼ï¼Œæˆ‘åªæ˜¯å–œæ¬¢å†™å‡ºé•¿å¾—å¥½çœ‹çš„æŠ€æœ¯æ–¹æ¡ˆçš„æ„Ÿè§‰ä½†æ˜¯å´ä¸æ„¿æ„è®¤çœŸå¤ç›˜ï¼Œæˆ‘åªæ˜¯å–œæ¬¢æ”¹å®Œ bug äº¤ä»˜é‚£ä¸€åˆ»çš„æˆå°±æ„Ÿä½†æ˜¯å†ä¹Ÿä¸æƒ³ä¼˜åŒ–ä»€ä¹ˆï¼Œæˆ‘åªæ˜¯å–œæ¬¢å®ç°â€œå‘ä¸€æ¬¡æ˜é‡‘â€è¿™æ ·çš„ flag å´ä¸æ„¿æ„å‘å®Œå†çœ‹ä¸€éã€‚</p><p>ä½†æ˜¯æ˜æ˜ä¸€å¼€å§‹çš„æ‚¸åŠ¨ï¼Œå°±åªæ˜¯åœ¨ç¬¬ä¸€æ¬¡ç”¨å¤è€çš„ javafx å®Œæˆäº†äº‘å·¥å‚ï¼Œç„¶åæ•°è‡ªå·±å†™äº†å¤šå°‘ä¸ªæ–‡ä»¶çš„é‚£ä¸€åˆ»ï¼Œç¬¬ä¸€æ¬¡æŒ‰è‡ªå·±çš„æƒ³æ³•ç²¾å¿ƒè®¾è®¡äº†ç™»å½•é¡µç„¶åå‚»å‚»åœ°æ¬£èµçš„é‚£ä¸€åˆ»ï¼Œç¬¬ä¸€æ¬¡ç”¨ react å®ç°ç®€å•çš„ todo list çš„é‚£ä¸€åˆ»ï¼Œç¬¬ä¸€æ¬¡æŠŠ spring è¿è¡Œèµ·æ¥çš„é‚£ä¸€åˆ»ï¼Œç¬¬ä¸€æ¬¡ ping <a href="http://baidu.com">baidu.com</a> çœ‹åˆ°å­—ç¬¦è·³è·ƒçš„é‚£ä¸€åˆ»ï¼Œç¬¬ä¸€æ¬¡æ­èµ·äº†èŠ±é‡Œèƒ¡å“¨çš„åšå®¢çš„é‚£ä¸€åˆ»ã€‚ä½†è¿™äº›éƒ½æ˜¯å¾ˆä¹…å¾ˆä¹…å¾ˆä¹…ä»¥å‰çš„äº‹äº†ã€‚<strong><u>é‚£ä»½çº¯ç²¹çš„æ„Ÿè§‰ï¼Œåæ¥æ—©å°±å·²ç»æ²¡æœ‰äº†ã€‚</u></strong></p><p>æˆ‘å¥½åƒè¶Šæ¥è¶Šä¸æ˜¯åœ¨äº«å— coding æœ¬èº«äº†ï¼Œæˆ‘åªæ˜¯åœ¨äº«å—ç€ç”¨æˆ‘å·²ç»ä¼šäº†å¾ˆä¹…çš„ä¸œè¥¿ï¼Œèº²åœ¨èˆ’é€‚åœˆé‡Œï¼Œä¸€éåˆä¸€éåœ°é‡å¤ç€åŒæ ·çš„å‰§æƒ…ï¼Œæ¥æ»¡è¶³è‡ªå·±å¿ƒé‡Œé‚£ä¸ªå¡«ä¸æ»¡çš„æ— åº•æ´ã€‚</p><p>ä½†è¿™äº›ï¼Œéƒ½ä¸å†é‡è¦äº†ã€‚</p><p>ä»è¿·å¤±è‡ªå·±çš„ç¬¬ä¸€æ­¥å¼€å§‹ç®—ï¼Œåˆšå¥½è¿‡å»äº†ä¸‰å¹´æ•´ã€‚</p><p>ä»Šå¹´æˆ‘ 24 å²äº†ã€‚æˆ‘ç»ˆäºåœ¨è¿™ä¸ªç‹¬æ¥ç‹¬å¾€æ— äººæ‰“æ‰°çš„å†°å¤©é›ªåœ°é‡Œï¼Œæƒ³æ˜ç™½äº†è¿™ä¸€åˆ‡ã€‚</p><blockquote><p>è™½ç„¶å°±è¿™æ ·è¿‡å»äº†ä¸¤å¹´ï¼Œä½†æ˜¯æˆ‘ä¸€ç‚¹ä¹Ÿä¸é—æ†¾ã€‚</p></blockquote><p>å†å²ä¸èƒ½æ”¹å˜ï¼Œæ‰€ä»¥æˆ‘ä»¬æ€»æ˜¯ä¼šä¸ºä¸€äº›ç°æš—çš„æ—¶å…‰æ„Ÿåˆ°é—æ†¾ï¼Œè§‰å¾—è‡ªå·±æµªè´¹äº†æœ€ç¾å¥½çš„æ—¥å­ã€‚ä½†æ˜¯ï¼Œä¸è¦é—æ†¾ã€‚æ˜¯çš„ï¼Œå†å²ä¸èƒ½æ”¹å˜ï¼Œä½†æ­£æ˜¯å› ä¸ºå†å²ä¸èƒ½æ”¹å˜ï¼Œæ‰€æœ‰ç»å†è¿‡çš„äº‹ï¼Œéƒ½ä¼šåˆ»ä¸Šå±äºä½ è‡ªå·±çš„çƒ™å°ï¼Œå›æƒ³èµ·æ¥éƒ½å¸¦ç€å±äºä½ è‡ªå·±ï¼Œç‹¬ä¸€æ— äºŒçš„æ„Ÿè§‰ã€‚</p><p>æˆ‘ä»¥ä¸ºæˆ‘å†ä¹Ÿä¸ä¼šæƒ³ç¿»çœ‹é‚£æ®µæ—¶å…‰çš„ä»»ä½•ç¢ç‰‡ï¼Œä½†ç›´åˆ°é‚£å¤©é˜´å·®é˜³é”™çœ‹åˆ°äº†ï¼Œæˆ‘å¿ä¸ä½ä¸€ç›´çœ‹ï¼Œä¸€ç›´çœ‹ï¼Œå› ä¸ºè™½ç„¶é‚£æ—¶å€™çš„æˆ‘ï¼Œæ‰§ç€äºæµ“å¦†è‰³æŠ¹è‡ªå·±çš„è„¸ï¼Œæ‰§ç€äºå‡ºé—¨ä¸€å®šè¦ç©¿åŠå¸¦èƒŒå¿ƒï¼Œæ‰§ç€äºä¸åƒè¿™ä¸ªä¸åƒé‚£ä¸ªï¼Œæ‰§ç€äºæ‹å‡ºå¥½çœ‹çš„ç…§ç‰‡ï¼Œæ‰§ç€äºéƒ½èƒ½çœ‹åˆ°éª¨å¤´è½®å»“çš„"90 æ–¤"ï¼Œæ‰§ç€äºé‚£äº›å®šåˆ¶çš„æ‹ç…§å§¿åŠ¿å’Œè¡¨æƒ…ï¼Œå¹¶ä¸”å› ä¸ºè¿‡åˆ†åˆ»æ„å’Œæ‰§å¿µï¼Œç•™ä¸‹äº†æ•°ä¸å°½çš„ç…§ç‰‡ï¼Œè€Œä¸”æ¯ä¸€å¼ ä¸Šé¢éƒ½æ˜¯ä¸€æ¨¡ä¸€æ ·çš„ç©ºæ´çš„è¯•æ¢çš„æš—æ·¡çš„çœ¼ç¥ã€‚ä½†æ˜¯ï¼Œæˆ‘ç°åœ¨å›å¤´çœ‹çš„æ—¶å€™ï¼Œæˆ‘æƒ³åˆ°çš„éƒ½æ˜¯é‚£äº›ååˆ†åˆ»æ„å……æ»¡ç„¦è™‘çš„ç…§ç‰‡èƒŒåï¼Œæˆ‘ä¸æ”¾å¼ƒåœ°åœ¨å®¶ä¸€éä¸€éå¤ç›˜è‡ªå·±æ˜¯æ€ä¹ˆäº†ï¼Œç”šè‡³è‡ªå·±ç»™è‡ªå·±ç”»å›¾ï¼Œæƒ³çœ‹çœ‹é—®é¢˜åˆ°åº•å‡ºåœ¨å“ªï¼Œä¸æ–­å›æº¯æˆ‘æ˜¯æ€ä¹ˆä¸€ç‚¹ç‚¹å˜åŒ–çš„ã€‚æˆ‘ä»æ¥ä¸æƒ³æ”¾å¼ƒè‡ªå·±ï¼Œæˆ‘çŸ¥é“æˆ‘ä¸è¯¥æ°¸è¿œè¢«å›°åœ¨é‚£ä¸ªæ‰€è°“çš„â€œ2021â€ï¼Œæˆ‘çŸ¥é“é—®é¢˜ç»å¯¹ä¸åœ¨è¿™é‡Œï¼Œç»å¯¹æ˜¯åœ¨æˆ‘è‡ªå·±èº«ä¸Šã€‚å³ä½¿æˆ‘ä¸çŸ¥é“æˆ‘å“ªä¸€å¤©ä¼šèµ°å‡ºæ¥ï¼Œä½†æ˜¯æˆ‘çŸ¥é“è¦ä¸€ç›´å¾€å‰èµ°ã€‚<u>å³ä½¿æˆ‘æ²¡æœ‰åƒè‡ªå·±é¢„æƒ³çš„é‚£æ ·äº«å—åˆ°â€œç»šçƒ‚çš„ç§‹â€ï¼Œä¹Ÿæ²¡æœ‰åƒè‡ªå·±é¢„æƒ³çš„é‚£æ ·â€œå»åŠ æ‹¿å¤§ä¹‹å‰å¯ä»¥æ¸…ç†æ‰æ‰€æœ‰çš„å¿ƒç»“â€ï¼Œå³ä½¿æˆ‘é¢„æƒ³çš„ä¸€åˆ‡å¯èƒ½å’Œå¸Œæœ›ï¼Œæœ€åéƒ½æ²¡æœ‰å®ç°ã€‚ä½†ä¹Ÿä¸è¦åœä¸‹æ¥ã€‚</u></p><p>äººåªè¦ä¸€ç›´å¾€å‰èµ°ã€‚æ€»æœ‰ä¸€å¤©ç°æš—çš„æ—¥å­ä¼šè¿‡å»ï¼Œæ— è®ºåœ¨é‚£ä¸ªå½“ä¸‹ï¼Œæ˜¯ç—›è‹¦çš„ç©ºè™šçš„éº»æœ¨çš„è‡ªå‘çš„æ— æ³•è„±èº«çš„ï¼Œæ˜¯æ€ä¹ˆæ ·éƒ½å¥½ï¼Œåªè¦ä½ ä¸€ç›´å¾€å‰èµ°ã€‚æ€»æœ‰ä¸€å¤©ä½ å›å¤´çœ‹çš„æ—¶å€™ï¼Œä½ çœ‹åˆ°çš„ä¸å†åªæ˜¯é‚£äº›ç—›è‹¦ã€‚ä½ ç”šè‡³ä¼šæœ‰äº›æ€€å¿µé‚£æ—¶å€™çš„ç©ºæ°”ï¼Œç¯å…‰ï¼Œé£Ÿç‰©ï¼Œå‘³é“ï¼Œé›¨ï¼Œé˜³å…‰ã€‚</p><p>å°±åƒä½ åŒæ ·æ€€å¿µé‚£äº›ç¾å¥½çš„æ—¥å­ä¸€æ ·ã€‚â˜€ï¸</p>]]></content>
      
      
      <categories>
          
          <category> 2025æ°¸ä¹…å°å­˜ </category>
          
      </categories>
      
      
        <tags>
            
            <tag> 2025å°ç®±ç•™å¿µ </tag>
            
            <tag> æœ€åä¸€é¡µ </tag>
            
        </tags>
      
    </entry>
    
    
    
    <entry>
      <title>Final Essay of Software Project Manage</title>
      <link href="/2022/06/02/projectManage/FinalEssay/"/>
      <url>/2022/06/02/projectManage/FinalEssay/</url>
      
        <content type="html"><![CDATA[<h1>Final Essay</h1><h2 id="Predictive-Life-Cycle">Predictive Life Cycle</h2><blockquote><p>The scope of the project can be articulated clearly and the schedule and cost can be predicted accurately.</p></blockquote><h3 id="Waterfall-life-cycle">Waterfall life cycle</h3><ul><li><p><strong>Apply Condition</strong></p><p>Risks must be tightly controlled, and changes must be limited after requirements are defined</p></li><li><p><strong>Example</strong></p><img src="/images/typora/image-20210616231125323.png" style="zoom:80%;"><p>As the project progresses, tasks and milestones form a waterfall structure like the picture above. <u>When one task or milestone is complete, the next one begins.</u> For example, there will be no deployment until the end of the test and revision phase.</p></li></ul><h3 id="Spiral-life-cycle">Spiral life cycle</h3><ul><li><p><strong>Apply Condition</strong></p><p>Project changes can be combined with reasonable cost increases or acceptable time delays</p></li><li><p><strong>Example</strong></p><img src="/images/typora/image-20210616231740627.png" style="zoom:80%;"><p>Usually, <u>some general models are used at the beginning</u> of the project, and <u>then additional stages are added</u> when some special risks are identified later in the project. Perhaps the most important feature of this model is its ability to <u>handle risks</u>.</p></li></ul><h3 id="Incremental-life-cycle">Incremental life cycle</h3><ul><li><p><strong>Apply Condition</strong></p><p>The incremental build life cycle model provides for progressive development  of operational software, with each release providing added capabilities.</p></li><li><p><strong>Example</strong></p><p><img src="/images/typora/image-20210616232700886.png" alt=""></p><p>Suppose we want to develop a web-based social network with the following functionalities;</p><p><strong>Component 1:</strong> Sign up and log in</p><p><strong>Component 2:</strong> Send Friend request</p><p><strong>Component 3:</strong> Accept friend request</p><p>We can successively add components. Each component undergoes the phases of requirements gathering and analysis, design, implementation, deployment, and maintenance. When the component is ready, we will deliver the component to the customer.</p></li></ul><h3 id="Prototyping-life-cycle">Prototyping life cycle</h3><ul><li><p><strong>Apply Condition</strong></p><p>This approach is often used in systems that involve a great deal of user interface design, or that automate previously manual functions.</p></li><li><p><strong>Example</strong></p><p><img src="/images/typora/image-20210617000349872.png" alt=""></p><p><strong>A) Rapid Throwaway Prototyping â€“</strong><br>In this method, the developed prototype is not necessarily part of the final accepted prototype. Customer feedback helps prevent unnecessary design errors, so the final prototype developed has a higher quality.</p><p><strong>B) Evolutionary Prototyping â€“</strong><br>In this method, the initially developed prototype is gradually improved on the basis of customer feedback until it is finally accepted. Compared with rapid one-off prototyping, it provides a better method that can save time and effort.</p><p><strong>C) Incremental Prototyping â€“</strong></p><p>In this approach, the final desired product is broken down into different prototypes and developed separately. Finally, when all the individual parts have been properly developed, the different prototypes are assembled into the final product in a predetermined order.</p><p><strong>D) Extreme Prototyping â€“</strong></p><p>This method is mainly used for web development.</p></li></ul><h2 id="Adaptive-Software-Development">Adaptive Software Development</h2><blockquote><p>Software requirements <strong>cannot be</strong> clearly expressed early in the life cycle, so software is developed using a less structured, flexible approach.</p></blockquote><h3 id="Scrum">Scrum</h3><ul><li><p><strong>Apply Condition</strong></p><p>The Scrum framework utilized mainly in following tasks</p><p>a. Delivering the complex product</p><p>b. Developing a complex product</p><p>c. Sustaining the complex product</p></li><li><p><strong>Example</strong></p></li></ul><p><img src="/images/typora/image-20210617002547112.png" alt=""></p><p>â€‹Google is following the scrum within the team. Many years ago, the user interface of google was very simple where you can search whatever you want. But nowadays the features are really user centric and user friendly. They are following the scrum and their focus is to enhance the product creatively. They are tackling the complex problems in scrums rather than big deployments they are concentrating on small deployments.</p>]]></content>
      
      
      <categories>
          
          <category> è½¯ä»¶é¡¹ç›®ç®¡ç† </category>
          
      </categories>
      
      
        <tags>
            
            <tag> å¤§äºŒçš„å›å¿† </tag>
            
            <tag> å¤§å­¦ç¬”è®°ä¸å®Œå…¨æ•´ç† </tag>
            
            <tag> 2021å¹´çš„æ˜¥å¤© </tag>
            
            <tag> è½¯ä»¶é¡¹ç›®ç®¡ç† </tag>
            
        </tags>
      
    </entry>
    
    
    
    <entry>
      <title>Chapter 10ï¼ˆOperating Systemï¼‰</title>
      <link href="/2022/05/09/operatingSystem/os-chapter10/"/>
      <url>/2022/05/09/operatingSystem/os-chapter10/</url>
      
        <content type="html"><![CDATA[<h2 id="Chapter-10-Scheduling-Multiprocessor">Chapter 10 Scheduling (Multiprocessor)</h2><p><strong>Classifications of Multiprocessor Systems</strong></p><p>â€¢Loosely coupled or distributed multiprocessor, or cluster</p><p>â€¢Functionally specialized processors</p><p>â€¢Tightly coupled multiprocessor</p><h3 id="Grain-ç²’åº¦">Grain(ç²’åº¦)</h3><p><img src="/images/typora/image-20210617164911541.png" alt=""></p><p><strong>Independent Parallelismï¼ˆæ— çº¦æŸå¹¶è¡Œæ€§ï¼‰</strong></p><p>è¿›ç¨‹é—´æ²¡æœ‰æ˜¾å¼çš„åŒæ­¥</p><p>â€¢each user is performing a particular application</p><p>â€¢because more than one processor is available, average response time to the users will be less</p><p><strong>Coarse and Very Coarse Grained Parallelism</strong></p><p>ä¸€ç»„è¿è¡Œåœ¨a <strong>multiprogrammed</strong> uniprocessorï¼ˆå•å¤„ç†å™¨ï¼‰çš„å¹¶å‘è¿›ç¨‹</p><p>â€“can be supported on a multiprocessor with little or no change to user software</p><p><strong>Medium-Grained Parallelism</strong></p><p>â€¢Single application can be effectively implemented as a collection of <strong>threads</strong> within a single process</p><p><strong>Fine-Grained Parallelism</strong></p><p>â€¢Represents a much more complex use of parallelism than is found in the use of threads</p><h3 id="Design-issues">Design issues</h3><p><strong>â€¢assignment of processes to processors(æŠŠè¿›ç¨‹åˆ†é…åˆ°å¤„ç†å™¨)</strong></p><p>éœ€è¦å†³å®šstatic or dynamic</p><p>å¦‚æœä¸€ä¸ªè¿›ç¨‹ä»è¢«æ¿€æ´»åˆ°å®Œæˆï¼Œä¸€ç›´è¢«åˆ†é…ç»™åŒä¸€ä¸ªå¤„ç†å™¨ï¼Œé‚£ä¹ˆå°±éœ€è¦æ¯ä¸ªå¤„ç†å™¨ç»´æŠ¤ä¸€ä¸ªä¸“é—¨çš„short-term queue, ä½¿ç”¨ä¸“ç”¨å¤„ç†å™¨å…è®¸ä¸€ç§gang schedulingï¼ˆç»„è°ƒåº¦ç­–ç•¥ï¼‰</p><p>ç¼ºç‚¹ï¼šä¸€ä¸ªå¤„ç†å™¨ç©ºé—²ï¼Œå¦ä¸€ä¸ªå¤„ç†å™¨ç§¯å‹å¾ˆå¤šå·¥ä½œï¼Œ</p><ul><li><p>ä¸ºé˜²æ­¢è¿™ä¸ªæƒ…å†µ, a common queue can be usedï¼Œ æ‰€æœ‰çš„è¿›ç¨‹è¿›å…¥è¿™ä¸ªå…¨å±€é˜Ÿåˆ—ï¼Œç„¶åè°ƒåº¦åˆ°ä»»ä½•ä¸€ä¸ªå¯ç”¨çš„å¤„ç†å™¨ä¸­</p></li><li><p>another option is dynamic load balancing</p></li></ul><p>Approaches</p><p>â€“Master/Slave</p><p>â€‹æ“ä½œç³»ç»Ÿçš„æ ¸å¿ƒåŠŸèƒ½æ€»æ˜¯åœ¨æŸä¸ªç‰¹å®šçš„å¤„ç†å™¨ä¸Šè¿è¡Œ</p><p>â€‹â€¢Master is responsible for scheduling</p><p>â€‹â€¢Slave sends service request to the master</p><p>â€‹â€¢Conflict resolution is simplified because one processor has control of all memory and I/O resources</p><p>â€“Peer</p><p>â€‹â€¢Kernel can execute on any processor</p><p>â€‹â€¢Each processor does self-scheduling from the pool of available processes</p><p><strong>â€¢actual dispatching of a process</strong></p><p><strong>â€¢use of multiprogramming on individual processors</strong></p><h3 id="Process-Scheduling">Process Scheduling</h3><p>æœ‰å¾ˆå¤šä¸ªåŸºäºä¼˜å…ˆçº§çš„é˜Ÿåˆ—</p><p>a multi-server queuing</p><p>å¯¹äºåŒå¤„ç†å™¨ï¼Œè°ƒåº¦åŸåˆ™ä¸å¦‚åœ¨å•å¤„ç†å™¨ä¸­é‡è¦</p><h3 id="Thread-Scheduling">Thread Scheduling</h3><p><strong>Load Sharing</strong></p><p>ç³»ç»Ÿç»´æŠ¤ä¸€ä¸ªå°±ç»ªçº¿ç¨‹çš„å…¨å±€é˜Ÿåˆ—ï¼Œæ¯ä¸ªå¤„ç†å™¨åªè¦ç©ºé—²å°±ä»é˜Ÿåˆ—ä¸­é€‰æ‹©ä¸€ä¸ªçº¿ç¨‹ã€‚</p><p>ç¼ºç‚¹</p><ul><li>å¤„ç†å™¨å¾ˆå¤šæ—¶ï¼Œå‡ºç°bottleneck</li><li>æŠ¢å çº¿ç¨‹ä¸å¤ªå¯èƒ½åœ¨åŒä¸€å¤„ç†å™¨ä¸Šæ‰§è¡Œ</li><li>it is unlikely that all of the threads of a program will gain access to processors at the same time</li></ul><p><strong>Gang Scheduling</strong></p><p>ä¸€ç»„ç›¸å…³çº¿ç¨‹<strong>ä¸€å¯¹ä¸€</strong>å¯¹åº”åˆ°ä¸€ç»„å¤„ç†å™¨ä¸Šè¿è¡Œ</p><p><strong>Dedicated Processor Assignment</strong></p><p>æä¾›é€šè¿‡å°†çº¿ç¨‹åˆ†é…ç»™å¤„ç†å™¨å®šä¹‰çš„éšå¼è°ƒåº¦</p><p>è°ƒåº¦åº”ç”¨ç¨‹åºæ—¶ï¼Œå°†å…¶æ¯ä¸ªçº¿ç¨‹åˆ†é…ç»™ä¸€ä¸ªå¤„ç†å™¨ï¼Œè¯¥å¤„ç†å™¨å°†ä¸€ç›´ä¸“ç”¨äºè¯¥çº¿ç¨‹ï¼Œç›´åˆ°åº”ç”¨ç¨‹åºè¿è¡Œåˆ°å®Œæˆä¸ºæ­¢</p><p>â€¢If a thread of an application is blocked waiting for I/O or for synchronization with another thread, then that threadâ€™s processor remains idle</p><p>åœ¨å…·æœ‰æ•°åæˆ–æ•°ç™¾ä¸ªå¤„ç†å™¨çš„é«˜åº¦å¹¶è¡Œç³»ç»Ÿä¸­ï¼Œå¤„ç†å™¨åˆ©ç”¨ç‡ä¸å†åƒæ•ˆç‡æˆ–æ€§èƒ½æŒ‡æ ‡é‚£æ ·é‡è¦</p><p>åœ¨ç¨‹åºçš„ç”Ÿå‘½å‘¨æœŸä¸­å®Œå…¨é¿å…è¿›ç¨‹åˆ‡æ¢åº”è¯¥ä¼šå¯¼è‡´è¯¥ç¨‹åºçš„æ˜¾è‘—åŠ é€Ÿ</p><p><strong>Dynamic Scheduling</strong></p><p>è¿›ç¨‹ä¸­çš„çº¿ç¨‹æ•°å¯ä»¥åœ¨æ‰§è¡Œè¿‡ç¨‹ä¸­æ›´æ”¹</p><h3 id="Real-Time-Systems">Real-Time Systems</h3><p><strong>Hard and Soft Real-Time Tasks</strong></p><p>Hardå¿…é¡»åœ¨ddlä¹‹å‰ å¦åˆ™é€ æˆdamage</p><p>Softå¸Œæœ›åœ¨ddlä¹‹å‰ï¼Œä¹‹åå®Œæˆä¹Ÿå¯ä»¥</p><p><strong>Periodic and Aperiodic Tasks</strong></p><p>å‘¨æœŸæ€§ éå‘¨æœŸæ€§</p><p><strong>Characteristics of real time systems</strong></p><ul><li><p>Determinismå¯ç¡®å®šæ€§</p></li><li><p>Responsivenesså¯å“åº”æ€§</p><p>Determinism is concerned with how long an operating system delays before acknowledging an interrupt. Responsiveness is concerned with how long, after acknowledgment, it takes an operating</p><p>system to service the interrupt.</p></li><li><p>User controlç”¨æˆ·æ§åˆ¶</p></li><li><p>Reliabilityå¯é æ€§</p></li><li><p>Fail-soft operationæ•…éšœå¼±åŒ–æ“ä½œ</p></li></ul><h4 id="Deadline-Scheduling">Deadline Scheduling</h4><p>RMS æœ€çŸ­å‘¨æœŸä»»åŠ¡å…·æœ‰æœ€é«˜ä¼˜å…ˆçº§</p><p><img src="/images/typora/image-20210620175406064.png" alt=""></p>]]></content>
      
      
      <categories>
          
          <category> æ“ä½œç³»ç»Ÿ </category>
          
      </categories>
      
      
        <tags>
            
            <tag> å¤§äºŒçš„å›å¿† </tag>
            
            <tag> å¤§å­¦ç¬”è®°ä¸å®Œå…¨æ•´ç† </tag>
            
            <tag> Mikeçš„æ“ä½œç³»ç»Ÿ </tag>
            
        </tags>
      
    </entry>
    
    
    
    <entry>
      <title>Chapter 9ï¼ˆOperating Systemï¼‰</title>
      <link href="/2022/05/05/operatingSystem/os-chapter9/"/>
      <url>/2022/05/05/operatingSystem/os-chapter9/</url>
      
        <content type="html"><![CDATA[<h2 id="Chapter-9-Scheduling-Uniprocessor">Chapter 9  Scheduling(Uniprocessor)</h2><p>è¿™äº›è°ƒåº¦è¡¨æ˜äº†æ‰§è¡Œè¿™äº›åŠŸèƒ½çš„ç›¸å¯¹æ—¶é—´æ¯”ä¾‹</p><ul><li>Long-term Schedulingï¼š å†³å®šæ˜¯å¦æŠŠè¿›ç¨‹æ·»åŠ åˆ°the pool of processes to be executed</li><li>Medium-term Scheduling: å†³å®šæ˜¯å¦æŠŠè¿›ç¨‹æ·»åŠ åˆ°the number of processes that are partially or fully in main memory</li><li>Short-term Scheduling: å†³å®šä¸‹æ¬¡æ‰§è¡Œé‚£ä¸ªå°±ç»ªè¿›ç¨‹ï¼ˆ available process)</li><li>I/O Scheduling</li><li><img src="/images/typora/image-20210616115114706.png" alt=""></li></ul><h3 id="Short-Term-Scheduling">Short-Term Scheduling</h3><p><code>dispatcher</code></p><p>å¯¼è‡´å½“å‰è¿›ç¨‹é˜»å¡æˆ–æŠ¢å å½“å‰è¿è¡Œè¿›ç¨‹çš„äº‹ä»¶å‘ç”Ÿæ—¶ï¼Œè°ƒç”¨Short-Term Scheduling</p><p>â€¢Clock interrupts</p><p>â€¢I/O interrupts</p><p>â€¢Operating system calls</p><p>â€¢Signals (e.g., semaphores)</p><p><strong>æ ‡å‡†:performance</strong></p><p><img src="/images/typora/image-20210616120258623.png" alt=""></p><h3 id="Selection-Function">Selection Function</h3><p><strong>w</strong> = time spent in system so far, waiting</p><p><strong>e</strong> = time spent in execution so far</p><p><strong>s</strong> = total service time required by the process, including <em>e</em>; generally, this quantity must be estimated or supplied by the user</p><h3 id="Decision-Mode">Decision Mode</h3><p>preemptive/non-preemptive</p><p><img src="/images/typora/image-20210616135651148.png" alt=""></p><p><img src="/images/typora/image-20210616135742176.png" alt=""></p><p>â€¢<strong>Turnaround Time</strong> (Tr) is service time + wait time</p><p>â€¢<strong>Normalized Turnaround Time</strong> (Tr / Ts) â€“ ratio to actual service time</p><p>â€“1.0 means no waiting</p><p>â€“2.0 means waiting as long as it took to execute</p><p>â€“Bigger values indicate additional wait time with respect to execution time</p><blockquote><p><strong>FCFS</strong></p><p>éæŠ¢å </p><p>first come first served</p><p>â€¢When the current process finishes, the longest waiting process in the Ready queue is selected</p><p>â€¢Performs much <u>better for long processes</u> than short ones</p><p>â€¢Tends to <u>favor processor-bound processes over I/O-bound processes</u></p><p><strong>Round Robin</strong></p><p>æŠ¢å </p><p>Uses preemption based on a clock</p><p><strong>SPN</strong></p><p>Shortest Process Next</p><p>éæŠ¢å </p><p>ä¸‹æ¬¡é€‰æ‹©é¢„è®¡å¤„ç†æ—¶é—´æœ€çŸ­çš„è¿›ç¨‹ï¼Œ çŸ­è¿›ç¨‹ä¼šè·³è¿‡é•¿ä½œä¸šï¼Œè·³åˆ°é˜Ÿåˆ—å¤´</p><p>é£é™©ï¼šåªè¦æŒç»­ä¸æ–­æä¾›æ›´çŸ­çš„è¿›ç¨‹ï¼Œé•¿è¿›ç¨‹å°±ä¼šé¥¥é¥¿</p><p><strong>SRT</strong></p><p>Shortest Remaining Time</p><p>æŠ¢å </p><p>â€¢Preemptive version of SPN</p><p>é€‰æ‹©é¢„æœŸå‰©ä½™æ—¶é—´æœ€çŸ­çš„è¿›ç¨‹</p><p>æ€§èƒ½æ¯”SPNå¥½ï¼Œç›¸å¯¹äºæ­£åœ¨è¿›è¡Œçš„é•¿ä½œä¸šï¼ŒçŸ­ä½œä¸šå¯è¢«ç«‹å³é€‰æ‹©å¹¶è¿è¡Œ</p><p><strong>HRRN</strong></p><p>éæŠ¢å </p><p>Highest Response Ratio Next</p><p><img src="/images/typora/image-20210616143037901.png" alt=""></p><p>â€¢Chooses next process with the greatest ratio</p><p><img src="/images/typora/image-20210616143209528.png" alt=""></p><p><img src="/images/typora/image-20210616143607797.png" alt=""></p><p><strong>feedback</strong></p><p><img src="/images/typora/image-20210616144012899.png" alt=""></p><p><img src="/images/typora/image-20210616144022767.png" alt=""></p></blockquote>]]></content>
      
      
      <categories>
          
          <category> æ“ä½œç³»ç»Ÿ </category>
          
      </categories>
      
      
        <tags>
            
            <tag> å¤§äºŒçš„å›å¿† </tag>
            
            <tag> å¤§å­¦ç¬”è®°ä¸å®Œå…¨æ•´ç† </tag>
            
            <tag> Mikeçš„æ“ä½œç³»ç»Ÿ </tag>
            
        </tags>
      
    </entry>
    
    
    
    <entry>
      <title>Chapter 8ï¼ˆOperating Systemï¼‰</title>
      <link href="/2022/05/03/operatingSystem/os-chapter8/"/>
      <url>/2022/05/03/operatingSystem/os-chapter8/</url>
      
        <content type="html"><![CDATA[<h2 id="Chapter-8-Virtual-Memory">Chapter 8: Virtual Memory</h2><blockquote><p>è™šæ‹Ÿ<a href="https://baike.baidu.com/item/%E5%86%85%E5%AD%98">å†…å­˜</a>æŠ€æœ¯ï¼Œå³åŒ€å‡ºä¸€éƒ¨åˆ†ç¡¬ç›˜ç©ºé—´æ¥å……å½“å†…å­˜ä½¿ç”¨ã€‚å½“å†…å­˜è€—å°½æ—¶ï¼Œç”µè„‘å°±ä¼šè‡ªåŠ¨è°ƒç”¨ç¡¬ç›˜æ¥å……å½“å†…å­˜ï¼Œä»¥ç¼“è§£å†…å­˜çš„ç´§å¼ ã€‚</p></blockquote><p>Resident set: è¿›ç¨‹æ‰§è¡Œçš„ä»»ä½•æ—¶å€™éƒ½åœ¨å†…å­˜çš„éƒ¨åˆ†</p><p>Thrashingï¼ˆç³»ç»ŸæŠ–åŠ¨ï¼‰ï¼šToo much loading and unloading</p><p><strong>Principle of locality</strong> avoids thrashing</p><h3 id="Hardware-and-Control-Structures">Hardware and Control Structures</h3><h4 id="Support-Needed-for-Virtual-Memory">Support Needed for Virtual Memory</h4><p>â€¢hardware must support paging and segmentation</p><p>â€¢operating system must include software for managing the movement of pages and/or segments between secondary memory and main memory</p><h4 id="Paging">Paging</h4><p>æ¯ä¸ªè¿›ç¨‹æœ‰è‡ªå·±çš„page table</p><p><img src="/images/typora/image-20210608215445344.png" alt=""></p><p>P(present)è¡¨ç¤ºæ˜¯å¦å­˜åœ¨äºå†…å­˜ä¸­</p><p>M(modified)è¡¨ç¤ºç›¸åº”é¡µçš„å†…å®¹ä»ä¸Šæ¬¡è£…å…¥å†…å­˜åˆ°ç°åœ¨æ˜¯å¦å·²æ”¹å˜</p><h5 id="Translation-Lookaside-Buffer-TLB">Translation Lookaside Buffer(TLB)</h5><p>æ¯æ¬¡è™šæ‹Ÿè®¿é—®ä¼šå¼•èµ·ä¸¤æ¬¡ç‰©ç†å†…å­˜è®¿é—®ï¼š</p><ol><li>â€“one to fetch the page table entry</li><li>â€“one to fetch the data</li></ol><p>å¯¼è‡´å†…å­˜è®¿é—®æ—¶é—´åŠ å€</p><p>ä¸ºäº†å…‹æœè¿™ä¸ªç¼ºé™·ï¼Œmost virtual memory schemes make use of a special high-speed cache called a <strong>translation</strong> <strong>lookaside</strong> <strong>buffer</strong></p><p><img src="/images/typora/image-20210609112059938.png" alt=""></p><p><img src="/images/typora/image-20210609112449940.png" alt=""></p><h5 id="Page-Size">Page Size</h5><ul><li><p>é¡µè¶Šå°ï¼Œå†…éƒ¨ç¢ç‰‡è¶Šå°‘ã€‚</p><p>ä½†æ˜¯ï¼Œé¡µè¶Šå°ï¼Œæ¯ä¸ªè¿›ç¨‹éœ€è¦çš„é¡µçš„æ•°é‡å°±è¶Šå¤šï¼Œè¿™æ„å‘³ç€æ›´å¤§çš„é¡µè¡¨ã€‚</p><p>å¯¹äºå¤šé“ç¨‹åºè®¾è®¡ç¯å¢ƒçš„å¤§ç¨‹åºï¼Œæ´»åŠ¨è¿›ç¨‹çš„ä¸€éƒ¨åˆ†é¡µè¡¨åœ¨è™šå­˜è€Œéå†…å­˜ä¸­ã€‚</p><p>å› æ­¤ï¼Œthere may be a double page fault for a single reference to memory:</p><p><strong>first</strong> to bring in the needed portion of the page table and <strong>second</strong> to bring in the process page.</p></li><li><p>the physical characteristics of most secondary-memory devices <u>favor a larger page size</u> (more efficient block transfer of data)</p></li></ul><p><img src="/images/typora/image-20210609113702869.png" alt=""></p><p><img src="/images/typora/image-20210609113742104.png" alt=""></p><h4 id="Segmentation">Segmentation</h4><blockquote><p>Segmentation allows the programmer to view memory as consisting of multiple address spaces or segments</p><p><strong>Advantages</strong></p><ul><li>simplifies handling of growing data structures</li><li>allows programs to be altered and recompiled independently</li><li>æœ‰åŠ©äºè¿›ç¨‹å†…çš„ç©ºé—´å…±äº«</li><li>æœ‰åŠ©äºä¿æŠ¤</li></ul></blockquote><h4 id="Combined-Paging-and-Segmentation">Combined Paging and Segmentation</h4><p>ç”¨æˆ·çš„åœ°å€ç©ºé—´è¢«åˆ†æˆè®¸å¤šæ®µã€‚æ¯æ®µä¾æ¬¡åˆ†ä¸ºè®¸å¤šå›ºå®šå¤§å°çš„é¡µï¼Œé¡µçš„é•¿åº¦ç­‰äºå†…å­˜ä¸­é¡µæ¡†å¤§å°</p><h4 id="Protection-and-Sharing">Protection and Sharing</h4><p>ä¿æŠ¤ï¼šSegmentation entries have a base address and length</p><p>å…±äº«ï¼šä¸€ä¸ªsegmentå¯èƒ½ä¼šåœ¨å¤šä¸ªè¿›ç¨‹çš„æ®µè¡¨ä¸­å¼•ç”¨</p><h3 id="Operating-System-Software">Operating System Software</h3><p><img src="/images/typora/image-20210609144524944.png" alt=""></p><p>å‰ä¸¤ä¸ªä¸»è¦å–å†³äºç¡¬ä»¶å¹³å°</p><h4 id="Fetch-Policy">Fetch Policy</h4><p>å†³å®šæŸé¡µä½•æ—¶æ¢å…¥å†…å­˜</p><ul><li>demand paging(è¯·æ±‚åˆ†é¡µ)<ul><li>åªæœ‰å½“è®¿é—®åˆ°æŸé¡µä¸­çš„ä¸€ä¸ªå•å…ƒæ—¶æ‰å°†è¯¥é¡µå–å…¥å†…å­˜</li><li>è¿›ç¨‹é¦–æ¬¡å¯åŠ¨æ—¶ï¼Œä¼šå‡ºç°å¤§é‡page fault, å–å…¥è¶Šæ¥è¶Šå¤šçš„é¡µä¹‹åï¼Œå±€éƒ¨æ€§åŸç†è¡¨æ˜å¤§å¤šæ•°å°†æ¥è®¿é—®çš„é¡µéƒ½æ˜¯æœ€è¿‘è¯»å–çš„é¡µï¼Œå› æ­¤åœ¨ä¸€æ®µæ—¶é—´åé”™è¯¯ä¼šé€æ¸å‡å°‘ï¼Œç¼ºé¡µä¸­æ–­çš„æ•°é‡ä¼šé™åˆ°å¾ˆä½ã€‚</li></ul></li><li>prepaging(é¢„å…ˆåˆ†é¡µ)<ul><li>è¯»å–çš„é¡µå¹¶ä¸æ˜¯ç¼ºé¡µä¸­è¯·æ±‚çš„é¡µ</li><li>ä¸€ä¸ªè¿›ç¨‹çš„é¡µè¿ç»­å­˜åœ¨secondary memoryä¸­ï¼Œåˆ™ä¸€æ¬¡è¯»å–è®¸å¤šè¿ç»­çš„é¡µæ¯”éš”ä¸€æ®µæ—¶é—´è¯»å–ä¸€é¡µæ›´æœ‰æ•ˆ</li><li>è‹¥å¤§å¤šæ•°é¢å¤–è¯»å–çš„é¡µæœªå¼•ç”¨åˆ°ï¼Œåˆ™è¿™ä¸ªç­–ç•¥æ˜¯ä½æ•ˆçš„</li><li><img src="/images/typora/image-20210609150150474.png" alt=""></li></ul></li></ul><h4 id="Placement-Policy">Placement Policy</h4><p>å†³å®šä¸€ä¸ªprocess pieceé©»å­˜åœ¨real memoryçš„ä»€ä¹ˆä½ç½®</p><p>â€¢Important design issue in a segmentation system</p><p>â€¢Paging or combined paging with segmentation placing is irrelevant because hardware performs functions with equal efficiency</p><h4 id="Replacement-Policy">Replacement Policy</h4><p>Deals with the selection of a page in main memory to be replaced when a new page must be brought in</p><p>ç›®æ ‡ï¼šç§»å‡ºæœ€è¿‘æœ€ä¸å¯èƒ½è®¿é—®çš„é¡µ</p><p><strong>Frame Locking</strong></p><p>å†…å­˜ä¸­æŸäº›é¡µæ¡†å¯èƒ½æ˜¯è¢«é”å®šçš„</p><ul><li><p>kernel of the OS as well as key control structures are held in locked frames</p></li><li><p>I/O buffers and time-critical areas may be locked into main memory frames</p></li><li><p>locking is achieved by associating a lock bit with each frame</p></li></ul><p><strong>åŸºæœ¬ç®—æ³•</strong></p><ul><li><p>Optional</p><p>ç½®æ¢ä¸‹æ¬¡è®¿é—®è·ç¦»å½“å‰æ—¶é—´æœ€é•¿çš„é¡µï¼ˆä¸å¯èƒ½å®ç°ï¼‰</p></li><li><p>Least Recently used(LRU)</p><p>ç½®æ¢æœ€é•¿æ—¶é—´æœªè¢«å¼•ç”¨çš„é¡µ</p><p>â€¢Difficult to implement</p><p>â€“one approach is to tag each page with the time of last reference</p><p>this requires a great deal of overhead</p></li><li><p>First-in-first-out(FIFO)</p><p>â€¢Treats page frames allocated to a process as a circular buffer</p></li><li><p>Clock</p><p>When a page is first loaded in memory or referenced, the <em>use bit</em> is set to 1</p><p><img src="/images/typora/image-20210609155309135.png" alt=""></p></li></ul><p><img src="/images/typora/image-20210609160305610.png" alt=""></p><p><img src="/images/typora/image-20210609160332873.png" alt=""></p><p><strong>Page Buffering</strong></p><p>VAX VMSæ–¹æ³•</p><p>ä¸ä¸¢å¼ƒç½®æ¢å‡ºçš„é¡µï¼Œè€Œæ˜¯æŠŠä»–ä»¬æ”¾åˆ°ä¸‹é¢ä¸¤è¡¨ä¹‹ä¸€</p><p><img src="/images/typora/image-20210609162737247.png" alt=""></p><h4 id="Resident-Set-Management">Resident Set Management</h4><p>â€¢The OS must decide how many pages to bring into main memory</p><p>â€“the smaller the amount of memory allocated to each process, the more processes can reside in memory</p><p>â€“small number of pages loaded <strong>increases page faults</strong></p><p>â€“<strong>beyond a certain size</strong>, further allocations of pages will <strong>not</strong> effect the page fault rate</p><blockquote><ul><li><p><strong>Fixed-allocation</strong></p><p>å‘ç”Ÿç¼ºé¡µä¸­æ–­ï¼Œè¯¥è¿›ç¨‹çš„ä¸€é¡µå°±å¿…é¡»è¢«å®ƒæ‰€éœ€è¦çš„é¡µé¢ç½®æ¢</p></li><li><p><strong>Variable-allocation</strong></p><p><img src="/images/typora/image-20210610152311050.png" alt=""></p></li></ul></blockquote><h4 id="Replacement-Scope">Replacement Scope</h4><p>ä¸¤ç§ç±»å‹éƒ½æ˜¯åœ¨æ²¡æœ‰ç©ºé—²çš„page frameæ—¶ç”±ä¸€ä¸ªpage faultæ¿€æ´»çš„</p><ul><li><strong>global</strong>ï¼ˆconsiders all unlocked pages in main memoryï¼‰</li><li><strong>local</strong>ï¼ˆä»…åœ¨äº§ç”Ÿè¿™æ¬¡ç¼ºé¡µçš„è¿›ç¨‹çš„é©»ç•™é¡µä¸­é€‰æ‹©ï¼‰</li></ul><p>å…¨å±€ç½®æ¢ç­–ç•¥å®ç°ç®€å•ï¼Œå¼€é”€æ›´å°ã€‚</p><blockquote><p><strong>Fixed Allocation, Local Scope</strong></p><p>Necessary to decide ahead of time the amount of allocation to give a process</p><ul><li>If allocation is too small, there will be a high page fault rate</li><li>If allocation is too large, there will be too few programs in main memory.æœ‰å¾ˆå¤šç©ºé—²æ—¶é—´ï¼Œå¹¶æŠŠå¤§é‡æ—¶é—´èŠ±è´¹åœ¨äº¤æ¢ä¸Šã€‚</li></ul></blockquote><blockquote><p><strong>Variable Allocation , Global Scope</strong></p><p>â€¢OS maintains a list of free frames</p><p>â€¢Free frame is added to resident set of process when a page fault occurs</p><p>â€¢If no frames are available, the OS must choose a page currently in memory</p><p>â€¢One way to counter potential problems is to use page buffering</p></blockquote><blockquote><p><strong>Variable Allocation</strong>, <strong>Local Scope</strong></p><p>â€¢When a page fault occurs, select the page to replace from among the resident set of the process that suffers the fault</p><p>â€¢Decision to increase or decrease a resident set size is based on the assessment of the likely future demands of active processes</p></blockquote>]]></content>
      
      
      <categories>
          
          <category> æ“ä½œç³»ç»Ÿ </category>
          
      </categories>
      
      
        <tags>
            
            <tag> å¤§äºŒçš„å›å¿† </tag>
            
            <tag> å¤§å­¦ç¬”è®°ä¸å®Œå…¨æ•´ç† </tag>
            
            <tag> Mikeçš„æ“ä½œç³»ç»Ÿ </tag>
            
        </tags>
      
    </entry>
    
    
    
    <entry>
      <title>Chapter 7ï¼ˆOperating Systemï¼‰</title>
      <link href="/2022/05/02/operatingSystem/os-chapter7/"/>
      <url>/2022/05/02/operatingSystem/os-chapter7/</url>
      
        <content type="html"><![CDATA[<h2 id="Chapter-7-Memory">Chapter 7: Memory</h2><h3 id="Memory-Management-Requirements">Memory Management Requirements</h3><h4 id="â€¢Relocation">â€¢Relocation</h4><ul><li><p>ä¸€å¼€å§‹ä¸çŸ¥é“ç¨‹åºä¼šåœ¨main memoryçš„å“ªä¸ªåŒºåŸŸ</p></li><li><p>Active processéœ€è¦èƒ½ä»main memoryæ¢å…¥æ¢å‡º</p></li><li><p>a process must be placed in the same memory region when it is swapped back in would be limiting</p><p>æ‰€ä»¥æˆ‘ä»¬è¦æŠŠè¿›ç¨‹ <strong>relocate</strong></p></li></ul><h4 id="â€¢Protection">â€¢Protection</h4><ul><li><p>Processes need to <u>acquire permission</u> to reference memory locations for reading or writing</p></li><li><p>å¿…é¡»åœ¨è¿è¡Œæ—¶æ£€æŸ¥è¿›ç¨‹äº§ç”Ÿçš„å†…å­˜è®¿é—®ï¼Œä»¥ç¡®ä¿å®ƒä»¬åªè®¿é—®åˆ†é…ç»™è¯¥è¿›ç¨‹çš„å†…å­˜ç©ºé—´</p></li><li><p>Mechanisms that support relocation also support protection</p></li></ul><h4 id="â€¢Sharing">â€¢Sharing</h4><p>å…è®¸å¤šä¸ªè¿›ç¨‹è®¿é—®å†…å­˜çš„åŒä¸€éƒ¨åˆ†ï¼ˆä¿æŠ¤æœºåˆ¶å…·æœ‰çµæ´»æ€§ï¼‰</p><h4 id="â€¢Logical-organization">â€¢Logical organization</h4><ul><li>Memory is organized as <strong>linear</strong></li><li><strong>Segmentation</strong>ï¼ˆåˆ†æ®µï¼‰æ¥æ»¡è¶³éœ€æ±‚</li><li><strong>modules</strong> can be given different permissions</li></ul><h4 id="â€¢Physical-organization">â€¢Physical organization</h4><ul><li><p>main and secondary memory</p></li><li><p><strong>overlaying</strong>(è¦†ç›–) æ¥ç»„ç»‡æ•°æ®å’Œç¨‹åº</p></li><li><p>unknow</p></li></ul><h3 id="Sharing-Memory-Partitioning-fixed">Sharing Memory Partitioning(fixed)</h3><p><img src="/images/typora/image-20210607220945261.png" alt=""></p><blockquote><p>Disadvantages</p><p>â€¢A program may be too big to fit in a partition</p><p>â€¢Main memory utilization is inefficient</p><ul><li><strong>internal fragmentation</strong>: wasted space due to the block of data loaded being smaller than the partition</li></ul></blockquote><p><img src="/images/typora/image-20210607221205525.png" alt=""></p><blockquote><p>Disadvantages</p><p>â€¢The number of partitions limits the number of active processes</p><p>â€¢Small jobs will not utilize partition space efficiently</p><p>â€¢Large partitions may be able to handle multiple small jobs</p></blockquote><h3 id="Dynamic-Partitioning">Dynamic Partitioning</h3><p>â€¢Partitions are of variable length and number</p><p><img src="/images/typora/image-20210607222639393.png" alt=""></p><p><img src="/images/typora/image-20210607222706177.png" alt=""></p><p>As time goes on, memory becomes more and more fragmented, and memory utilization declines. This phenomenon is referred to as <strong>external fragmentation</strong></p><p>One technique for overcoming external fragmentation is **compaction ğŸ˜—*æ“ä½œç³»ç»Ÿä¸æ—¶åœ°ç§»åŠ¨è¿›ç¨‹ï¼Œä½¿å¾—è¿›ç¨‹å ç”¨çš„ç©ºé—´è¿ç»­ï¼Œä½¿æ‰€æœ‰çš„ç©ºé—²ç©ºé—´è¿æˆä¸€ç‰‡</p><h4 id="Placement-Algorithms">Placement Algorithms</h4><ul><li><p>Best fit: å¤§å°æœ€æ¥è¿‘çš„</p></li><li><p>First fit: the first available block that is large enough</p></li><li><p>Next fit: the next available block that is large enough</p></li></ul><h3 id="Buddy-System">Buddy System</h3><p>Memory blocks are available of size 2<em>K</em> <em>words, L â‰¤ K â‰¤ U,</em> where</p><p>2<em>L</em>= smallest size block that is allocated</p><p>2U = largest size block that is allocated; generally 2U is the size of the entire memory available for allocation</p><h3 id="Address">Address</h3><p><img src="/images/typora/image-20210607225930231.png" alt=""></p><p><img src="/images/typora/image-20210607230801590.png" alt=""></p><h3 id="Paging">Paging</h3><p>Process is divided into small fixed-size chunks of the same size</p><p><img src="/images/typora/image-20210608164131998.png" alt=""></p><h4 id="Page-table">Page table</h4><ul><li>for each process</li><li>Contains the frame location for each page in the process</li><li>Used by processor to produce a physical address</li></ul><p>ä¸€ä¸ªç¨‹åºæœ€å¤šç”±$2^6=64$é¡µç»„æˆï¼Œæ¯é¡µä¸º1kb</p><p><img src="/images/typora/image-20210608165208119.png" alt=""></p><h3 id="Segmentation">Segmentation</h3><p>â€¢A program can be subdivided into segments</p><ul><li><p>may <strong>vary in length</strong></p></li><li><p>there is a <strong>maximum length</strong></p></li></ul><p>â€¢Addressing consists of two parts:</p><ul><li><p>segment number</p></li><li><p>an offset</p></li></ul><p>â€¢Similar to dynamic partitioning</p><p>â€¢Eliminates <strong>internal fragmentation</strong>ï¼Œ ä½†ä¼šäº§ç”Ÿå¤–éƒ¨ç¢ç‰‡ï¼ˆè¿›ç¨‹è¢«åˆ†ä¸ºå¤šä¸ªå°å—ï¼Œå¤–éƒ¨ç¢ç‰‡ä¹Ÿä¼šå¾ˆå°ï¼‰</p><p>åˆ†æ®µæ–¹æ¡ˆä¸­ï¼Œä¸€ä¸ªç¨‹åºå¯ä»¥å æ®å¤šä¸ªåˆ†åŒºï¼Œå¹¶ä¸”è¿™äº›åˆ†åŒºä¸è¦æ±‚æ˜¯è¿ç»­çš„ã€‚</p><p>â€¢Usually visible ï¼ˆTypically the programmer will assign programs and data to different segmentsï¼‰</p><p>â€“the principal inconvenience of this service is that the programmer must be aware of the maximum segment size limitation</p>]]></content>
      
      
      <categories>
          
          <category> æ“ä½œç³»ç»Ÿ </category>
          
      </categories>
      
      
        <tags>
            
            <tag> å¤§äºŒçš„å›å¿† </tag>
            
            <tag> å¤§å­¦ç¬”è®°ä¸å®Œå…¨æ•´ç† </tag>
            
            <tag> Mikeçš„æ“ä½œç³»ç»Ÿ </tag>
            
        </tags>
      
    </entry>
    
    
    
    <entry>
      <title>Chapter 6ï¼ˆOperating Systemï¼‰</title>
      <link href="/2022/05/01/operatingSystem/os-chapter6/"/>
      <url>/2022/05/01/operatingSystem/os-chapter6/</url>
      
        <content type="html"><![CDATA[<h2 id="Chapter-6-Deadlock">Chapter 6 Deadlock</h2><p>pthread_join: é˜»å¡å½“å‰çš„çº¿ç¨‹ï¼Œç›´åˆ°å¦å¤–ä¸€ä¸ªçº¿ç¨‹è¿è¡Œç»“æŸ</p><p><strong>Mutex</strong></p><p>â€¢Used to guarantee that one thread â€œexcludesâ€ all other threads while it executes the critical section.</p><blockquote><p><strong>Deadlock</strong>: each process in the set is blocked awaiting an event that can only be triggered by another blocked process in the set</p></blockquote><h3 id="Resource-Categories">Resource Categories</h3><ul><li><p>Reusable : can be safely used by only one process at a time and is not depleted by that use</p></li><li><p>Consumable: one that can be created (produced) and destroyed (consumed)</p></li></ul><h3 id="Condition">Condition</h3><p>å¿…è¦æ¡ä»¶</p><ol><li><p>Mutual Exclusion</p></li><li><p>Hold-and-Wait: a process may hold allocated resources while awaiting assignment of others</p></li><li><p>No preemption(æŠ¢å )ï¼šno resource can be forcibly removed from a process holding it</p><p>ç¬¬å››ä¸ªæ¡ä»¶ï¼šCircular Wait å­˜åœ¨ä¸€ä¸ªé—­åˆçš„è¿›ç¨‹é“¾ï¼Œæ¯ä¸ªè¿›ç¨‹è‡³å°‘å æœ‰æ­¤é“¾ä¸­ä¸‹ä¸€ä¸ªè¿›ç¨‹æ‰€éœ€çš„ä¸€ä¸ªèµ„æº</p></li></ol><p><img src="/images/typora/image-20210614170557646.png" alt=""></p><h3 id="Dealing-with-Deadlock">Dealing with Deadlock</h3><h4 id="Prevent">Prevent</h4><h4 id="Avoid">Avoid</h4><ul><li><p>Resource Allocation Denialï¼šå¦‚æœä¸€ä¸ªè¿›ç¨‹çš„å¢åŠ èµ„æºè¯·æ±‚ä¼šå¯¼è‡´æ­»é”ï¼Œåˆ™ä¸å…è®¸è¿™ä¸€èµ„æºåˆ†é…</p><p>â€¢<strong>Safe state</strong> is one in which there is at least one sequence of resource allocations to processes that does not result in a deadlock</p><p>â€¢<strong>Unsafe state</strong> is a state that is not safe</p></li><li><p>Process Initiation Denial: å¦‚æœä¸€ä¸ªè¿›ç¨‹çš„è¯·æ±‚ä¼šå¯¼è‡´æ­»é”ï¼Œåˆ™ä¸å¯åŠ¨è¯¥è¿›ç¨‹</p><p><img src="/images/typora/image-20210614175457301.png" alt=""></p><p>ä¼šäº§ç”Ÿæ­»é” å› ä¸ºå››ä¸ªè¿›ç¨‹éƒ½éœ€è¦è‡³å°‘ä¸€ä¸ªR1</p></li></ul><h4 id="Detect">Detect</h4><p>â€¢Ignore any process not requesting more resources</p><h4 id="recovery">recovery</h4><ol><li>å–æ¶ˆæ‰€æœ‰æ­»é”è¿›ç¨‹</li><li>å°†æ¯ä¸ªæ­»é”è¿›ç¨‹å¤‡ä»½åˆ°ä¸€äº›å…ˆå‰å®šä¹‰çš„æ£€æŸ¥ç‚¹ï¼Œå¹¶é‡æ–°å¯åŠ¨æ‰€æœ‰è¿›ç¨‹</li><li>è¿ç»­ä¸­æ­¢æ­»é”è¿›ç¨‹ï¼Œç›´åˆ°æ­»é”ä¸å†å­˜åœ¨</li><li>ä¾æ¬¡æŠ¢å èµ„æºï¼Œç›´åˆ°æ­»é”ä¸å†å­˜åœ¨</li></ol><p><img src="/images/typora/image-20210614181046402.png" alt=""></p>]]></content>
      
      
      <categories>
          
          <category> æ“ä½œç³»ç»Ÿ </category>
          
      </categories>
      
      
        <tags>
            
            <tag> å¤§äºŒçš„å›å¿† </tag>
            
            <tag> å¤§å­¦ç¬”è®°ä¸å®Œå…¨æ•´ç† </tag>
            
            <tag> Mikeçš„æ“ä½œç³»ç»Ÿ </tag>
            
        </tags>
      
    </entry>
    
    
    
    <entry>
      <title>Chapter 5ï¼ˆOperating Systemï¼‰</title>
      <link href="/2022/04/29/operatingSystem/os-chapter5/"/>
      <url>/2022/04/29/operatingSystem/os-chapter5/</url>
      
        <content type="html"><![CDATA[<h2 id="Chapter-5-Concurrency">Chapter 5 : Concurrency</h2><p>å¹¶å‘ä¼šåœ¨ä¸‰ç§contextä¸­å‡ºç°</p><ol><li>Multiple Applications (å…è®¸å¤šä¸ªæ´»åŠ¨åœ¨åº”ç”¨ç¨‹åºé—´åŠ¨æ€å…±äº«å¤„ç†å™¨æ—¶é—´)</li><li>Structured Applicationsï¼šâ€¢extension of modular design and structured programming</li><li>Operating System Structureï¼šâ€¢OS themselves implemented as a set of processes or threads</li></ol><h3 id="Special-Machine-Instruction">Special Machine Instruction</h3><p>The only process that may enter its critical section is one that finds bolt equal to 0.</p><p>When a process leaves its critical section, it resets <em>bolt to 0</em></p><ul><li><p><strong>Compare and swap instruction</strong></p><p>ç­‰ç€çš„è¿›ç¨‹è¿›å…¥busy waitingæˆ–spin waiting, åªèƒ½ç­‰ç€permissionã€‚</p><p>The choice of process depends on which process happens to execute the compare &amp; swap instruction next.</p></li><li><p><strong>Exchange instruction</strong></p><p><em>Each process uses a local variable key that is initialized to 1.</em></p><p>é€šè¿‡æŠŠboltç½®ä¸º1æ¥é¿å…å…¶ä»–è¿›ç¨‹è¿›å…¥ä¸´ç•ŒåŒº</p></li></ul><h4 id="Advantages">Advantages</h4><ol><li>share main memory</li><li>simple and easy to verify</li></ol><h4 id="Disadvantages">Disadvantages</h4><ol><li>Busy-waiting consumes processor time</li><li>Starvation</li><li>Deadlock</li></ol><h3 id="Semaphore-ä¿¡å·é‡">Semaphore(ä¿¡å·é‡)</h3><p>ä¼ é€ä¿¡å·ï¼šsemSignal(s)ä¿¡å·é‡åŠ ä¸€</p><p>æ¥æ”¶ä¿¡å·ï¼šsemWait(s) ä¿¡å·é‡å‡ä¸€</p><p>æŠŠä¿¡å·é‡è§†ä¸ºä¸€ä¸ªintegerï¼Œ åªå®šä¹‰äº†ä»¥ä¸‹ä¸‰ä¸ªæ“ä½œ</p><p>1)May be initialized to a nonnegative integer value</p><p>2)The semWait operation decrements the value</p><p>3)The semSignal operation increments the value</p><p><img src="/images/typora/image-20210613155120781.png" alt=""></p><p>äºŒå…ƒä¿¡å·</p><p><img src="/images/typora/image-20210613155351835.png" alt=""></p>]]></content>
      
      
      <categories>
          
          <category> æ“ä½œç³»ç»Ÿ </category>
          
      </categories>
      
      
        <tags>
            
            <tag> å¤§äºŒçš„å›å¿† </tag>
            
            <tag> å¤§å­¦ç¬”è®°ä¸å®Œå…¨æ•´ç† </tag>
            
            <tag> Mikeçš„æ“ä½œç³»ç»Ÿ </tag>
            
        </tags>
      
    </entry>
    
    
    
    <entry>
      <title>Chapter 4ï¼ˆOperating Systemï¼‰</title>
      <link href="/2022/04/16/operatingSystem/os-chapter4/"/>
      <url>/2022/04/16/operatingSystem/os-chapter4/</url>
      
        <content type="html"><![CDATA[<h2 id="Chapter-4-Threads">Chapter 4 : Threads</h2><p><img src="/images/typora/image-20210527121137006.png" alt=""></p><h3 id="Thread-Examples">Thread Examples</h3><p>â€¢Foreground and background work</p><p>â€‹â€“<em>one thread reading user input, another executing the commands and updating the spreadsheet; yet another making periodic backups</em></p><p>â€¢Asynchronous processing(å¼‚æ­¥å¤„ç†)</p><p><img src="/images/typora/image-20210527121344006.png" alt=""></p><p>â€‹â€“<em>a thread performing periodic backups against power failures in a word-processor</em></p><p>â€¢Speed of execution</p><p>â€‹â€“independent threads can execute in parallel</p><p>â€¢Modular program structure</p><p>â€‹â€“different tasks/activities in a program may be implemented using different threads</p><p>â€¢Client/Server Computing</p><blockquote><p>In an OS that supports threads, <u>scheduling and dispatching is done on a thread basis</u></p></blockquote><img src="/images/typora/image-20210527121642395.png" style="zoom:50%;"><h3 id="Thread-Execution-States">Thread Execution States</h3><ol><li><p><strong>Spawn</strong></p><p>when a new process is spawned, a thread for that process is also spawned. Subsequently, <u>a thread within a process may spawn another thread within the same process</u>, providing an instruction pointer and arguments for the new thread. The new thread is provided with its own register context and stack space and placed on the ready queue.</p></li><li><p><strong>Block</strong></p><p>When a thread needs to wait for an event, it will block (<u>saving its user registers, program counter, and stack pointers</u>). The processor may now turn to the execution of another ready thread in <u>the same or a different</u> process.</p></li><li><p><strong>Unblock</strong></p><p>When the event for which a thread is blocked occurs, the thread is moved to the Ready queue.</p></li><li><p><strong>finish</strong></p><p>When a thread completes, its register context and stacks are <u>deallocated.</u></p></li></ol><h3 id="Threads-åˆ†ç±»">Threads åˆ†ç±»</h3><h4 id="ULT">ULT</h4><ul><li>All thread management is done by the application</li><li><u>å†…æ ¸ä¸çŸ¥é“çº¿ç¨‹çš„å­˜åœ¨</u>ï¼Œå¹¶å°†è¿›ç¨‹ä½œä¸ºä¸€ä¸ªå•å…ƒè¿›è¡Œè°ƒåº¦ï¼Œå¹¶åˆ†é…ä¸€ä¸ªå•ä¸€çš„æ‰§è¡ŒçŠ¶æ€</li><li>Any application can be programmed to be multithreaded by using a <em><strong>threads library</strong></em> which contains code for <strong>creating</strong> and <strong>destroying</strong> threads, for passing messages and data between threads, for <strong>scheduling</strong> thread execution, and for saving and restoring thread contexts.</li></ul><h4 id="KLT">KLT</h4><ul><li>All of the work of <em>thread management</em> is done by the kernel</li></ul>]]></content>
      
      
      <categories>
          
          <category> æ“ä½œç³»ç»Ÿ </category>
          
      </categories>
      
      
        <tags>
            
            <tag> å¤§äºŒçš„å›å¿† </tag>
            
            <tag> å¤§å­¦ç¬”è®°ä¸å®Œå…¨æ•´ç† </tag>
            
            <tag> Mikeçš„æ“ä½œç³»ç»Ÿ </tag>
            
        </tags>
      
    </entry>
    
    
    
    <entry>
      <title>Chapter 3ï¼ˆOperating Systemï¼‰</title>
      <link href="/2022/04/13/operatingSystem/os-chapter3/"/>
      <url>/2022/04/13/operatingSystem/os-chapter3/</url>
      
        <content type="html"><![CDATA[<h2 id="Chapter-3-Process">Chapter 3 : Process</h2><h3 id="Process-Element">Process Element</h3><p>OS keep track of the process using process element</p><ul><li>Program Code(which may be shared with other processes that are executing the same program)</li><li>A set of data associated with that code</li></ul><p>while the program is executing,this process can be uniquely characterized by a number of elements, including:</p><ul><li><strong>Identifier</strong>: A unique identifier associated with this process, to distinguish it</li><li><strong>State</strong></li><li><strong>Priority</strong></li><li><strong>Program counter</strong>: The address of the next instruction in the program to be executed.</li><li><strong>Memory Pointer</strong></li><li><strong>I/O status information</strong></li><li><strong>Accounting</strong> <strong>information</strong>: May include the amount of processor time and clock time used, time limits, account numbers, and so on.</li></ul><h3 id="Process-States">Process States</h3><ul><li>Trace: by listing the sequence of instructions that execute for that process</li><li>Dispatcher(è°ƒåº¦å™¨ï¼‰: <u>small program</u> that switches the processor from one process to another</li></ul><h3 id="Process-Execution">Process Execution</h3><h4 id="Two-state-Process-Model">Two-state Process Model</h4><p>at any time, a process is either being executed by a processor or not</p><blockquote><p>a process maybe in one of two states: <strong>Running</strong> or <strong>Not Running</strong></p></blockquote><p>From time to time, the currently running process will be interrupted and <strong>the dispatcher</strong> portion of the OS will <strong>select some other process to run</strong>. The former process moves from the <strong>Running state</strong> to the <strong>Not Running state</strong>, and one of the <strong>other processes</strong> moves to the <strong>Running state.</strong></p><ul><li><strong>Process control block</strong>: help OS keep track of the process, including current state and location in memory</li><li>Processes that are not running must be kept in some sort of queue, waiting their turn to execute.</li><li>A process that is interrupted is transferred to the queue of waiting processes.</li><li>if the process has completed or aborted, it is discarded (exits the system).</li><li>In either case, the dispatcher takes another process from the queue to execute.</li></ul><h4 id="Five-state-Process-Model">Five-state Process Model</h4><p>çœ‹ppt</p><h4 id="Suspended-Processes-æŒ‚èµ·è¿›ç¨‹">Suspended Processes(æŒ‚èµ·è¿›ç¨‹)</h4><ul><li>â€“involves moving part of all of a process from main memory to disk</li><li>â€“when <strong>none</strong> of the processes in main memory is in the <strong>Ready</strong> state, the OS <strong>swaps</strong> one of the <strong>blocked processes</strong> out on to <strong>disk</strong> into a <strong>suspend queue</strong>ï¼ŒThe OS then <strong>brings in</strong> another process <strong>from the suspend queue</strong>, or it honors a new-process request. Execution then continues with the <strong>newly arrived process</strong>.</li></ul><p>characteristics</p><ol><li>The process is not immediately available for execution.</li><li>The process may or may not be waiting on an event</li><li>The process was placed in a suspended state by an agent: either itself, a parent process, or the OS, for the purpose of preventing its execution</li><li>The process may not be removed from this state until the agent explicitly orders the removal</li></ol><h4 id="Process-Description">Process Description</h4><p>In a multiprogramming environment, there are a number of processes (P 1 ,â€¦, P n <em>) that have been created and exist in</em> virtual memory. Each process needs access to certain system resources, including the processor, I/O devices, and main memory.</p><p><img src="/images/typora/image-20210521173404017.png" alt=""></p><p>Process P 2 is also in main memory but is blocked waiting for an I/O device allocated to P 1 . Process P n has been swapped out and is therefore suspended.</p><h4 id="OS-Control-Table">OS Control Table</h4><p><img src="/images/typora/image-20210521174123992.png" alt=""></p><h5 id="Memory-Tables">Memory Tables</h5><ul><li>Allocation of main memory and secondary memory</li><li>protection attributes</li><li>information needed to manage virtual memory</li></ul><h5 id="I-O-Tables">I/O Tables</h5><ul><li>Status of the I/O operation</li><li>the source location on main memory</li></ul><h5 id="File-Tables">File Tables</h5><p>â€¢Information may be maintained and used by a file management system in which case the OS has little or no knowledge of files</p><h5 id="Process-Tables-Control-Structure">Process Tables &amp; Control Structure</h5><ul><li>some reference to memory,  I/O, and files, directly or indirectly</li><li>OS must know:<ul><li>Process location</li><li>the attributes of the process that are necessary for its management</li></ul></li></ul><blockquote><p><strong>Process control block</strong></p><ul><li>Process <strong>identification</strong></li><li>Processor <strong>state</strong> information</li><li>Process <strong>control</strong> information</li></ul></blockquote><h4 id="Modes-of-Execution">Modes of Execution</h4><table><thead><tr><th>User Mode</th><th>System Mode</th></tr></thead><tbody><tr><td>less-privileged</td><td>â€“more-privileged mode</td></tr><tr><td>â€“user programs typically execute in this mode</td><td>â€“also referred to as control mode or kernel mode</td></tr><tr><td></td><td>â€“kernel of the operating system</td></tr></tbody></table><h4 id="Process-Creation">Process Creation</h4><ol><li><p><strong>Assign a unique process identifier to the new process.</strong></p><p><strong>a new entry is added to the primary process table</strong></p></li><li><p><strong>Allocate space for the process.</strong></p></li><li><p><strong>Initialize the process control block.</strong></p></li><li><p><strong>Set the appropriate linkages.</strong></p><p>å¦‚æœæ“ä½œç³»ç»Ÿä»¥é“¾è¡¨çš„å½¢å¼ç»´æŠ¤æ¯ä¸ªè°ƒåº¦é˜Ÿåˆ—ï¼Œé‚£ä¹ˆæ–°è¿›ç¨‹å¿…é¡»æ”¾åœ¨å°±ç»ªæˆ–å°±ç»ª/æš‚åœåˆ—è¡¨ä¸­ã€‚</p></li><li><p><strong>Create or expand other data structures.</strong></p></li></ol><h4 id="Mechanisms-for-Interrupting-Process-Execution">Mechanisms for Interrupting Process Execution</h4><ul><li><p>Interrupt</p><p>â€“clock interrupt</p><p>â€“I/O interrupt</p><p>â€“memory fault (external)</p><p>â€¢Time slice : è¿›ç¨‹åœ¨è¢«ä¸­æ–­ä¹‹å‰æ‰€èƒ½æ‰§è¡Œçš„æœ€å¤§æ—¶é—´</p></li><li><p>Trap</p><p>åœ¨å½“å‰è¿è¡Œçš„è¿›ç¨‹ä¸­ç”Ÿæˆçš„é”™è¯¯æˆ–å¼‚å¸¸æ¡ä»¶</p></li><li><p>Supervisor call</p><p>æ˜¾å¼çš„è¯·æ±‚ ï¼ˆcall to an OS function)</p></li></ul><h5 id="Change-of-Process-State">Change of Process State</h5><ol><li>save the context of the processor</li><li>update the process control block</li><li>move the process control block of this process to <strong>the appropriate queue</strong></li><li><strong>select another process</strong> for execution</li><li>update the process control block <strong>of the process selected</strong></li><li>update memory management data structures</li><li>restore the context of the processor to that which existed at the time the selected process was last switched out</li></ol><h5 id="Mode-Switching">Mode Switching</h5><ul><li><p>No Interrupts</p><ul><li>è¿›å…¥å–æŒ‡ä»¤é˜¶æ®µï¼Œåœ¨å½“å‰è¿›ç¨‹ä¸­è·å–å½“å‰ç¨‹åºçš„ä¸‹ä¸€æ¡æŒ‡ä»¤</li></ul></li><li><p>an Interrupt is pending the processor</p><ul><li><p>It sets the program counter to the starting address of an interrupt handler program.</p></li><li><p>It switches <strong>from user mode to kernel mode</strong> so that the interrupt processing</p><p>code may include privileged instructions.</p></li></ul></li></ul><h3 id="Execution-of-the-Operating-System">Execution of the Operating System</h3><p>the concept of <strong>process</strong> is considered to <strong>apply only to user programs</strong>. The o<strong>perating system code</strong> is executed as a <strong>separate entity</strong> that operates in privileged mode.</p><h4 id="Execution-Within-User-Processes">Execution <em>Within</em> User Processes</h4><p>ä¸­æ–­ä¸€ä¸ªç”¨æˆ·ç¨‹åºï¼Œä½¿ç”¨æŸäº›æ“ä½œç³»ç»Ÿä¾‹ç¨‹ï¼Œç„¶åæ¢å¤ç”¨æˆ·ç¨‹åº</p><p>during the critical time, the code that is executed in the user process is shared operating system code and not user code.</p><p><img src="/images/typora/image-20210526173517069.png" alt=""></p><p>The view is that the OS is primarily a collection of routines that the user calls to perform various functions, executed within the environment of the userâ€™s process.</p><blockquote><p><strong>Advantage</strong>: A user program has been interrupted to employ some operating system routine, and then resumed, and all of this has occurred without incurring the penalty of two process switches.</p></blockquote><h4 id="Process-Based-Operating-System">Process-Based Operating System</h4><p>to implement the OS as a collection of system processes.</p><blockquote><p><strong>Advantage</strong></p><ul><li>It imposes a program design discipline that encourages the use of <em>a modular OS</em> with <u>minimal, clean interfaces between the modules.</u></li><li>some <u>noncritical operating system</u> functions are conveniently implemented as separate processes. the function can run at an assigned priority level and be interleaved with other processes under dispatcher control.</li><li>useful in a multiprocessor or multicomputer environment</li></ul></blockquote><h3 id="Unix-SVR4">Unix SVR4</h3><h4 id="Process-State">Process State</h4><ul><li><p>Uses the model where most of the OS executes within <u>the environment of a user process</u></p></li><li><p><strong>System processes</strong> run in kernel mode</p></li><li><p><strong>User</strong> <strong>Processes</strong></p><p>â€“operate in <u>user mode</u> to execute <u>user programs and utilities</u></p><p>â€“operate in <u>kernel mode</u> to execute <u>instructions that belong to the kernel</u></p><p>â€“enter kernel mode by <u>issuing a system call</u>, when an exception is generated, or when an interrupt occurs</p></li></ul><p><img src="/images/typora/image-20210527110548361.png" alt=""></p><p><img src="/images/typora/image-20210527110841248.png" alt=""></p><p>(Ready to Run, in Memory) and (Preempted) are essentially the same state, the distinction is made to emphasize the way in which the preempted state is entered.</p><p>When a process is running in kernel mode (as a result of a supervisor call, clock interrupt, or I/O interrupt), there will come a time <u>when the kernel has completed its work and is ready to return control to the user program</u>. At this point, the kernel may decide to <u>preempt the current process</u> in favor of one that is ready and of higher priority. In that case, the current process moves to the preempted state. However, for purposes of <u>dispatching,</u> those processes in the Preempted state and those in the (Ready to Run, in Memory) state <u>form one queue.</u></p><p>While a process is running in kernel mode, it may not be preempted!</p><p>TWO UNIQUE PROCESSES</p><ol><li><strong>Process</strong> <strong>0</strong> ç³»ç»Ÿå¯åŠ¨æ—¶åˆ›å»º it is predefined as a data structure loaded at boot time. It is the swapper process.</li><li>process 0 spawns <strong>process 1</strong>, referred to as the init process; all other processes in the system have <u>process 1 as an ancestor.</u></li></ol><p><img src="/images/typora/image-20210527112329006.png" alt=""></p>]]></content>
      
      
      <categories>
          
          <category> æ“ä½œç³»ç»Ÿ </category>
          
      </categories>
      
      
        <tags>
            
            <tag> å¤§äºŒçš„å›å¿† </tag>
            
            <tag> å¤§å­¦ç¬”è®°ä¸å®Œå…¨æ•´ç† </tag>
            
            <tag> Mikeçš„æ“ä½œç³»ç»Ÿ </tag>
            
        </tags>
      
    </entry>
    
    
    
    <entry>
      <title>Chapter2ï¼ˆOperating Systemï¼‰</title>
      <link href="/2022/04/12/operatingSystem/os-chapter2/"/>
      <url>/2022/04/12/operatingSystem/os-chapter2/</url>
      
        <content type="html"><![CDATA[<h2 id="Chapter-2">Chapter 2</h2><blockquote><p><strong>OS</strong></p><ul><li>A program that <strong>controls</strong> the execution of <strong>application programs</strong></li><li>An <strong>interface</strong> between applications and hardware</li><li>MAIN Objectives<ol><li>convenience</li><li>efficiency</li><li>ability to evolve</li></ol></li></ul></blockquote><h3 id="OS-Services">OS Services</h3><p>â€¢<strong>Program development</strong>: The OS provides a variety of facilities and services</p><p>â€¢<strong>Program execution</strong>: A number of steps need to be performed to execute a program</p><p>â€¢<strong>Access I/O devices</strong>: Each I/O device requires its own set of instructions</p><p>â€¢<strong>Controlled access to files</strong>: For file access, the OS must reflect a detailed understanding</p><p>â€¢<strong>System access</strong>: For shared or public systems, the OS controls access to the</p><p>system as a whole and to specific system resources.</p><p>â€¢<strong>Error detection and response</strong></p><p>â€¢Accounting: A good OS will collect usage statistics for various resources and monitor performance parameters</p><h3 id="KEY-INTERFACES">KEY INTERFACES</h3><img src="/images/typora/image-20210517155539695.png" style="zoom: 150%;"><h4 id="Instruction-set-architecture-ISA">Instruction set architecture (ISA)</h4><p>æŒ‡ä»¤é›†ä½“ç³»ç»“æ„(ISA): ISAå®šä¹‰äº†æœºå™¨çš„æŒ‡ä»¤é›† (è®¡ç®—æœºå¯ä»¥æ‰§è¡Œçš„è¯­è¨€æŒ‡ä»¤)</p><p>è¿™ä¸ªæ¥å£æ˜¯è¾¹ç•Œåœ¨<strong>ç¡¬ä»¶å’Œè½¯ä»¶ä¹‹é—´</strong>ã€‚</p><p>that both <strong>application programs</strong> and <strong>utilities</strong> may access the ISA directly.</p><h4 id="Application-binary-interface-ABI">Application binary interface (ABI)</h4><p>åº”ç”¨äºŒè¿›åˆ¶æ¥å£(ABI): ABIå®šä¹‰äº†äºŒè¿›åˆ¶çš„æ ‡å‡†åœ¨ç¨‹åºå¯ç§»æ¤æ€§ã€‚</p><p>ABIé€šè¿‡ç”¨æˆ·ISAå°†ç³»ç»Ÿè°ƒç”¨æ¥å£å®šä¹‰ä¸ºç³»ç»Ÿä¸­å¯ç”¨çš„æ“ä½œç³»ç»Ÿã€ç¡¬ä»¶èµ„æºå’ŒæœåŠ¡ç³»ç»Ÿã€‚</p><h4 id="Application-programming-interface-API">Application programming interface (API)</h4><p>The API gives a <strong>program access</strong> to the <strong>hardware resources</strong> and services available in a system through the user ISA supplemented with high-level language (HLL) library calls</p><h3 id="Operating-System-as-a-Resource-Manager">Operating System as a Resource Manager</h3><p>The OS, as a control mechanism is unusual in two respects:</p><p>â€¢ The OS functions in <strong>the same way</strong> as ordinary computer software; that is, it is</p><p><strong>a program</strong> <strong>or</strong> <strong>suite of programs</strong> executed by the processor.</p><p>â€¢ The OS frequently relinquishes(æ”¾å¼ƒ) control and must <strong>depend on the processor</strong> to</p><p>allow it to regain control.</p><img src="/images/typora/image-20210517161851662.png" style="zoom:67%;"><p>å¤„ç†å™¨æœ¬èº«æ˜¯ä¸€ç§èµ„æºï¼Œæ“ä½œç³»ç»Ÿå¿…é¡»å†³å®šæœ‰å¤šå°‘å¤„ç†å™¨æ—¶é—´ç”¨äºæ‰§è¡Œç‰¹å®šçš„ç”¨æˆ·ç¨‹åº</p><h3 id="Evolution-of-OS">Evolution of OS</h3><h4 id="Reason">Reason</h4><ol><li><strong>Hardware upgrades plus new types of hardware</strong></li><li><strong>New services</strong></li><li><strong>Fixes</strong>: Any OS has faults. These are discovered over the course of time and fixes are made.</li></ol><h4 id="Stages">Stages</h4><ol><li><h5 id="Serial-Processing-no-OS">Serial Processing(no OS)</h5></li><li><h5 id="Simple-Batch-æ‰¹å¤„ç†-Systems-ï¼ˆwith-monitor">Simple Batch(æ‰¹å¤„ç†) Systems ï¼ˆwith monitor)</h5><blockquote><p>â€¢Monitor controls the sequence of events</p><p>â€¢<em>Resident Monitor</em> is software always in memory</p><p>â€¢Monitor reads in job and gives control. Job returns control to monitor</p></blockquote><p>Job Control Language (JCL)</p><p>What compiler to use, what data to use</p><p><strong>Modes of Operation</strong></p><p>Considerations of <u>memory protection and privileged instructions</u> lead to the concept of modes of operation.</p><ul><li><p><strong>User Mode</strong></p><p><strong>A user program</strong> executes in a user mode , in which <u>certain areas of memory are protected from the userâ€™s use and in which certain instructions may not be executed.</u></p></li><li><p><strong>Kernel Mode</strong></p><p><strong>The monitor</strong> executes in kernel mode, in which <u>privileged instructions may be executed and in which protected areas of memory may be accessed.</u></p></li></ul></li><li><h5 id="Multi-programmed-Batch-Systems">Multi-programmed Batch Systems</h5><p>uniprogramming: The processor spends a certain amount of time executing, until it reaches an I/O instruction; it must then wait until that I/O instruction concludes before proceeding</p><p><img src="/images/typora/image-20210517164449901.png" alt=""></p><p>multiprogramming: When one job needs to wait for I/O, the processor can switch to the other job, which is likely not waiting for I/O</p><p><img src="/images/typora/image-20210517164606121.png" alt=""></p><p>â€¢memory is expanded to hold three, four, or more programs and switch among all of them</p><p><strong>It is the central theme of modern operating systems.</strong></p></li><li><h5 id="Time-Sharing-Systems">Time Sharing Systems</h5><p>â€¢Processor time is shared among multiple users</p><p>Multiple users simultaneously access the system through terminals</p></li></ol><p><img src="/images/typora/image-20210517164945321.png" alt=""></p><h3 id="Memory-Management">Memory Management</h3><h4 id="Memory">Memory</h4><ul><li><p>Virtual</p><p>A facility that allows programs to address memory from a logical point of view, without regard to the amount of main memory</p><ul><li><img src="/images/typora/image-20210517170141444.png" alt=""></li></ul></li><li><p>Paging</p><p>â€¢Provides for a dynamic mapping between the virtual address used in the program and a real (or physical) address in main memory</p></li></ul><h3 id="Different-Architectural-Approaches">Different Architectural Approaches</h3><p><strong>Microkernel Architecture</strong></p><p>â€¢Assigns only a few essential functions to the kernel</p><p><img src="/images/typora/image-20210517170705067.png" alt=""></p><h3 id="Fault-Tolerance">Fault Tolerance</h3><p>concepts</p><blockquote><p>â€“Reliability</p><p>â€‹â€“<em>R(tï¼‰</em></p><p>â€‹â€“defined as the probability of its correct operation up to time <em>t</em> given that the system was operating correctly at time <em>t</em>*=*<em>o</em></p><p>â€“Mean time to failure (MTTF)</p><p>â€‹â€“mean(å¹³å‡) time to repair (MTTR) is the average time it takes to repair or replace a faulty element</p><p>â€“Availability</p><p>â€‹â€“defined as the time that the system is available to service usersâ€™ requests</p></blockquote><img src="/images/typora/image-20210517172011743.png" style="zoom:80%;">]]></content>
      
      
      <categories>
          
          <category> æ“ä½œç³»ç»Ÿ </category>
          
      </categories>
      
      
        <tags>
            
            <tag> å¤§äºŒçš„å›å¿† </tag>
            
            <tag> å¤§å­¦ç¬”è®°ä¸å®Œå…¨æ•´ç† </tag>
            
            <tag> Mikeçš„æ“ä½œç³»ç»Ÿ </tag>
            
        </tags>
      
    </entry>
    
    
    
    <entry>
      <title>Chapter 1ï¼ˆOperating Systemï¼‰</title>
      <link href="/2022/04/09/operatingSystem/os-chapter1/"/>
      <url>/2022/04/09/operatingSystem/os-chapter1/</url>
      
        <content type="html"><![CDATA[<h2 id="Chapter-1">Chapter 1</h2><p><strong>4 Components</strong> : <code>CPU</code> <code>Main Memory</code> <code>I/O Modules</code> <code>System Bus</code></p><h3 id="OS">OS</h3><p>â€¢Exploits the hardware resources of one or more processors</p><p>â€¢Provides a set of services to system users</p><p>â€¢Manages secondary memory and I/O devices</p><h3 id="Interrupt">Interrupt</h3><p>Processor waits for IO device may cause waste use of processor</p><blockquote><p><strong>Class of Interrupts</strong></p><ul><li>Program: Generated by some condition that occurs as a result of an instruction execution, such as <u>arithmetic overflow</u>, <u>division by zero</u>â€¦</li><li>Timer: Generated by a timer within the processor</li><li>I/O</li><li>Hardware failure: such as power failure or memory parity error.</li></ul></blockquote><img src="/images/typora/image-20210512114354725.png" style="zoom:80%;"><h4 id="Short-I-O-wait-Long-I-O-wait">Short I/O wait &amp; Long I/O wait</h4><p><strong>Short I/O wait</strong></p><p>4çš„ç­‰å¾…æ—¶é—´æ¯”è¾ƒçŸ­ï¼Œ ä¸å¤Ÿæ‰§è¡Œå®Œ2</p><p><img src="/images/typora/image-20210512114901323.png" alt=""></p><p><strong>Long I/O wait</strong></p><p>4çš„ç­‰å¾…æ—¶é—´æ¯”è¾ƒé•¿ï¼Œæ‰§è¡Œå®Œ2ä¹‹åè¿˜åœ¨ç­‰</p><p><img src="/images/typora/image-20210512115013143.png" alt=""></p><h4 id="Multiple-Interrupts">Multiple Interrupts</h4><p><img src="/images/typora/image-20210512120328882.png" alt=""></p><blockquote><p>ä¸­æ–­æ‰§è¡Œçš„ç¨‹åºæ›´é‡è¦ ä¾‹å¦‚ Y&gt;X&gt;User Program</p></blockquote><h3 id="Memory-Hierarchy">Memory Hierarchy</h3><p><strong>Major constraint</strong></p><ul><li>amount</li><li>speed</li><li>expense</li></ul><p><img src="/images/typora/image-20210512121119664.png" alt=""></p><h4 id="Principle-of-Locality-Memory">Principle of Locality &amp; Memory</h4><h5 id="Locality-å±€éƒ¨æ€§åŸç†">Locality(å±€éƒ¨æ€§åŸç†)</h5><p>â€¢Memory references by the processor tend to cluster</p><p>CPUè®¿é—®å­˜å‚¨å™¨æ—¶ï¼Œæ— è®ºæ˜¯å­˜å–æŒ‡ä»¤è¿˜æ˜¯å­˜å–æ•°æ®ï¼Œæ‰€è®¿é—®çš„å­˜å‚¨å•å…ƒéƒ½è¶‹äºèšé›†åœ¨ä¸€ä¸ªè¾ƒå°çš„è¿ç»­åŒºåŸŸä¸­ã€‚</p><p><u>Over a long period of time,</u> the clusters in use change, <u>but over a short period of time</u>, the processor is primarily working with fixed clusters of memory references.</p><h5 id="Memory-Hierarchy-v2">Memory Hierarchy</h5><p>Data is organized so that the percentage of accesses to each successively(ä¾æ¬¡) lower level is substantiallyï¼ˆæ˜¾è‘—ï¼‰ <strong>less</strong> than that of the level above</p><blockquote><p>Let level 2 memory contain all program instructions and data. The current clusters can be temporarily placed in level 1. From time to time, one of the clusters in level 1 will have to be swapped back to level 2 to make room for a new cluster coming in to level 1.</p></blockquote><h3 id="Cache-Memory">Cache Memory</h3><h4 id="Cache-principles">Cache principles</h4><ul><li><strong>Invisible</strong> to OS</li><li>Interacts with other memory management <strong>hardware</strong></li><li>Processor must access memory at least once per instruction cycle</li><li>Processor execution is limited by memory cycle time</li></ul><h4 id="Cache-Motivation">Cache Motivation</h4><img src="/images/typora/image-20210517111746580.png" style="zoom:80%;"><p>Cacheä¸­å¤åˆ¶äº†ä¸€éƒ¨åˆ†memoryä¸­çš„æ•°æ®ï¼Œå½“CPUæƒ³è¯»æ•°æ®æ—¶ï¼Œå…ˆä»cacheé‡Œé¢æ‰¾ï¼Œå¦‚æœæ²¡æœ‰ï¼Œcacheä»main memoryä¸­è¯»å–ç›¸åº”çš„æ•°æ®ï¼Œç„¶åå†è¿”å›ç»™processorï¼Œå› ä¸º<strong>å±€éƒ¨æ€§åŸç†</strong>ï¼Œå½“ a block of data è¢«å–åˆ°cacheæ—¶ï¼Œè®¸å¤šnear futureä¼šç”¨åˆ°çš„æ•°æ®ä¹Ÿä¼šåœ¨è¿™ä¸ªblocké‡Œ</p><h4 id="Cache-Design">Cache Design</h4><h5 id="Cache-and-block-size">Cache and block size</h5><p><strong>cache size</strong>: cacheå¯ä»¥ç¼“å­˜æœ€å¤§æ•°æ®çš„å¤§å°</p><blockquote><p>small caches can have a significant impact on performance</p></blockquote><p><strong>block</strong> <strong>size</strong>: the unit of data exchanged between cache and main memory</p><blockquote><p>As block size increases, <strong>hit ratio</strong> å…ˆä¸Šå‡ï¼ˆthe principle of localityï¼šè¢«å¼•ç”¨è¯é™„è¿‘çš„æ•°æ®å¾ˆå¯èƒ½åœ¨ä¸ä¹…çš„å°†æ¥è¢«å¼•ç”¨çš„å¯èƒ½æ€§å¾ˆé«˜ï¼‰ ç„¶åä¸‹é™ ï¼ˆas the block becomes even bigger and the probability of using the newly fetched data becomes less than the probability of reusing the data that <strong>have to be moved out of the cache to make room for the new block.</strong>ï¼‰</p></blockquote><h5 id="Mapping-Function">Mapping Function</h5><p>Two constraints</p><ol><li><p>when one block is read in, another may have to be replaced</p><p>å°½é‡å‡å°‘æ›¿æ¢æˆ‘ä»¬ä¸ä¹…å°†éœ€è¦çš„åŒºå—çš„å¯èƒ½æ€§</p></li><li><p>the more flexible the mapping function,</p><ol><li>the more complex is the circuitry required to search the cache</li><li>the more scope we have to design a replacement algorithm to maximize the hit ratio</li></ol></li></ol><h5 id="Replacement-Algorithms">Replacement Algorithms</h5><ol><li><p>FIFO</p></li><li><p>Least Recently Used (LRU) Algorithm</p><p>replace a block that has been in the cache the longest with no references to itï¼ˆ<em>Hardware mechanisms</em>ï¼ˆç¡¬ä»¶æœºåˆ¶ï¼‰ are needed to identify the least-recently-used blockï¼‰</p></li></ol><h5 id="I-O-techniques">I/O techniques</h5><p>å½“å¤„ç†å™¨é‡åˆ°ä¸I/Oæœ‰å…³çš„æŒ‡ä»¤æ—¶ï¼Œå®ƒä¼šé€šè¿‡å‘é€‚å½“çš„I/Oæ¨¡å—å‘å‡ºå‘½ä»¤æ¥æ‰§è¡Œè¯¥æŒ‡ä»¤</p><p><strong>Programmed I/O</strong></p><p>the I/O module performs the requested action and then sets the appropriate bits in the I/O status register but takes <strong>no further action</strong> to alert the processor.</p><p>å®ƒä¸ä¼šä¸­æ–­å¤„ç†å™¨ã€‚å› æ­¤ï¼Œåœ¨è°ƒç”¨I / OæŒ‡ä»¤ä¹‹åï¼Œå¤„ç†å™¨ä¼šå®šæœŸæ£€æŸ¥I / Oæ¨¡å—çš„çŠ¶æ€ï¼Œç›´åˆ°å‘ç°æ“ä½œå·²å®Œæˆã€‚</p><p>As a result, the performance level of the entire system is severely degraded.</p><p><strong>Interrupt-Driven I/O</strong></p><p>(å¦‚ä¸Šé¢è¯´çš„interruptçš„ä¾‹å­)</p><p>drawback</p><ol><li>The I/O transfer rate is limited by the speed with which the processor can test and service a device.</li><li>æ¯æ¬¡I/O transferéƒ½å¿…é¡»æ‰§è¡Œè®¸å¤šæŒ‡ä»¤</li></ol><p><strong>Direct Memory Access(DMA)</strong></p><p>ğŸ¶ When large volumes of data are to be moved</p><blockquote><p>The DMA function can be performed by a separate module on the system bus or it can be incorporated into an I/O module.</p></blockquote><p>processor issues a command to the DMA module containing:</p><p>â€¢whether a read or write is <strong>requested</strong></p><p>â€¢the <strong>address of the I/O device</strong> involved</p><p>â€¢the <strong>starting location</strong> in memory to read/write</p><p>â€¢the <strong>number of words</strong> to be read/written</p><ul><li>Transfers the entire block of data directly to and from memory <strong>without going through the processor</strong><ul><li>å¤„ç†å™¨å°†è¿™ä¸ªIOæ“ä½œå§”æ‰˜ç»™DMAæ¨¡å—ä¹‹åï¼Œç»§ç»­å…¶ä»–å·¥ä½œã€‚DMAæ¨¡å—å°†æ•´ä¸ªæ•°æ®å—(ä¸€æ¬¡ä¸€ä¸ªå­—)ç›´æ¥ä¼ è¾“åˆ°æˆ–ä»å†…å­˜ä¸­ï¼Œè€Œ<u>ä¸éœ€è¦ç»è¿‡å¤„ç†å™¨</u>ã€‚å½“ä¼ è¾“å®Œæˆæ—¶ï¼ŒDMAæ¨¡å—å‘å¤„ç†å™¨å‘é€ä¸€ä¸ªä¸­æ–­ä¿¡å·ã€‚å› æ­¤ï¼Œå¤„ç†å™¨åªåœ¨ä¼ è¾“çš„<strong>å¼€å§‹å’Œç»“æŸæ—¶</strong>æ¶‰åŠã€‚</li><li>å½“éœ€è¦å¤„ç†å™¨<strong>è®¿é—®æ€»çº¿</strong>æ—¶ï¼Œåœ¨DMAä¼ è¾“æœŸé—´å¤„ç†å™¨æ‰§è¡Œå¾—<strong>æ›´æ…¢</strong>ã€‚ç„¶è€Œï¼Œå¯¹äº<strong>å¤šå­—I/Oä¼ è¾“</strong>ï¼ŒDMAè¿œæ¯”interrupt-drivenæˆ–programmed I/O<strong>æ›´æœ‰æ•ˆ</strong>ã€‚</li></ul></li></ul><h4 id="Multiprocessor-and-multicore-organization">Multiprocessor and multicore organization</h4><h5 id="Symmetric-multiprocessors">Symmetric multiprocessors</h5><ol><li><p>æœ‰ä¸¤ä¸ªæˆ–æ›´å¤šå…·æœ‰ç±»ä¼¼èƒ½åŠ›çš„<strong>ç±»ä¼¼å¤„ç†å™¨</strong>ã€‚</p></li><li><p>è¿™äº›å¤„ç†å™¨<strong>å…±äº«ç›¸åŒçš„main memory</strong>å’Œ<strong>I/O facility</strong>ï¼Œå¹¶é€šè¿‡busæˆ–å…¶ä»–å†…éƒ¨è¿æ¥æ–¹æ¡ˆç›¸äº’è¿æ¥ï¼Œè¿™æ ·æ¯ä¸ªå¤„ç†å™¨çš„<strong>memory access timeå¤§è‡´ç›¸åŒ</strong>ã€‚</p></li><li><p>æ‰€æœ‰å¤„ç†å™¨éƒ½<strong>å…±äº«å¯¹I/Oè®¾å¤‡</strong>çš„è®¿é—®ï¼Œè¦ä¹ˆé€šè¿‡ç›¸åŒçš„é€šé“ï¼Œè¦ä¹ˆé€šè¿‡ä¸ºç›¸åŒè®¾å¤‡æä¾›è·¯å¾„çš„ä¸åŒé€šé“ã€‚</p></li><li><p>æ‰€æœ‰å¤„ç†å™¨éƒ½å¯ä»¥æ‰§è¡Œ<strong>ç›¸åŒçš„åŠŸèƒ½</strong>(å› æ­¤æœ‰äº†å¯¹ç§°è¿™ä¸ªæœ¯è¯­)ã€‚</p></li><li><p>è¯¥ç³»ç»Ÿç”±ä¸€ä¸ªé›†æˆçš„æ“ä½œç³»ç»Ÿæ§åˆ¶ï¼Œè¯¥æ“ä½œç³»ç»Ÿåœ¨ä½œä¸šã€ä»»åŠ¡ã€æ–‡ä»¶å’Œç¨‹åºä¹‹é—´æä¾›äº¤äº’æ•°æ®å…ƒç´ çš„æ°´å¹³ã€‚</p></li></ol><p><strong>advantages</strong></p><ol><li>Performance: if work can be done in <strong>parallel</strong></li><li>Availability: the <strong>failure</strong> of a single processor <strong>does not halt the machine</strong></li><li>Incremental growth: an <strong>additional processor</strong> can be added to enhance performance</li><li>Scaling: vendors(ä¾›åº”å•†) can offer <strong>a range of products</strong> with different price and performance characteristics</li></ol><h5 id="Multicore-computers">Multicore computers</h5><p>Designers have found that the best way to improve performance to take advantage of advances in hardware is to put multiple processors and a substantial amount of cache memory on a single chip.</p>]]></content>
      
      
      <categories>
          
          <category> æ“ä½œç³»ç»Ÿ </category>
          
      </categories>
      
      
        <tags>
            
            <tag> å¤§äºŒçš„å›å¿† </tag>
            
            <tag> å¤§å­¦ç¬”è®°ä¸å®Œå…¨æ•´ç† </tag>
            
            <tag> Mikeçš„æ“ä½œç³»ç»Ÿ </tag>
            
        </tags>
      
    </entry>
    
    
    
    <entry>
      <title>Chapter 6ï¼ˆDigital Design and Computer Architectureï¼‰</title>
      <link href="/2022/04/02/computerComposit/Chapter%206/"/>
      <url>/2022/04/02/computerComposit/Chapter%206/</url>
      
        <content type="html"><![CDATA[<h1><em><strong>Chapter 6</strong></em></h1><h2 id="Introduction">Introduction</h2><p>Computer performance depends on:<br><strong>â€“ Processor performance</strong><br><strong>â€“ Memory system performance</strong></p><h2 id="Memory-System-Performance">Memory System Performance</h2><p>Analysis</p><h3 id="Evaluation-Primary-Memory">Evaluation Primary Memory</h3><p>â€“<strong>3 Key characters ï¼šCapacity,  speed and price</strong></p><p>â€¢ Price per bitï¼Œ P=C/S    (Câ€”price of memoryï¼ŒSâ€”capacityï¼ˆbitsï¼‰)<br>â€¢ Larger capacity, faster speed --&gt; higher price</p><h3 id="Multi-layered-Memory">Multi-layered Memory</h3><p><strong>Memory</strong></p><p>speed: lower than CPU</p><p>capacity:   falls behind the need of software.</p><p><strong>To solve this</strong></p><p><img src="/images/typora/image-20201106110618367.png" alt=""></p><p><strong>Memory Hierarchy</strong></p><p><img src="/images/typora/image-20201106111153647.png" alt=""></p><h3 id="Locality">Locality</h3><h4 id="Temporal-Locality">Temporal Locality</h4><p>â€“ Locality in <strong>time</strong><br>â€“ If data used recently, likely to use it again soon<br>â€“ <strong>How to exploit</strong>: keep recently accessed data in higher<br>levels of memory hierarchy(cache)</p><h4 id="Spatial-Locality">Spatial Locality</h4><p>â€“ Locality in <strong>space</strong><br>â€“ If data used recently, likely to use nearby data soon<br>â€“ <strong>How to exploit</strong>: when access data, bring nearby data<br>into higher levels of memory hierarchy too(cache)</p><h2 id="cache">cache</h2><p><img src="/images/typora/image-20201106112818019.png" alt=""></p><p><strong>MAR</strong>: memory address register</p><p><strong>CAR</strong>: cache address register</p><p><strong>Hit</strong>: data found in that level of memory hierarchy</p><p><strong>Miss</strong>: data not found (must go to next level)</p><p><img src="/images/typora/image-20201106115714816.png" alt=""></p><img src="/images/typora/image-20201106120237191.png" style="zoom:67%;"><h3 id="Memory-Performance">Memory Performance</h3><p><strong>Tc</strong> : cache access time</p><p><strong>Tm</strong> : the time spent for transferring a main memory block to the cache</p><p><strong>Ta</strong> : average access time</p><p><strong>Average memory access time (AMAT)</strong>: average time for processor to access data</p><img src="/images/typora/image-20201106120929109.png"><h3 id="Cache-Terminology">Cache Terminology</h3><p><img src="/images/typora/image-20201106121543848.png" alt=""></p><h3 id="Direct-Mapped-Cache-Hardware">Direct Mapped Cache Hardware</h3><p>one bit for v (if the roll is empty , v=0)</p><p>set number : locate the role</p><p><img src="/images/typora/image-20201116091234050.png" alt=""></p><h3 id="N-Way-Set-Associative-Cache">N-Way Set Associative Cache</h3><p>Each memory address still maps to a specific set, but it can map to any one of the N blocks in the set.</p><p><img src="/images/typora/image-20201116092013402.png" alt=""></p><h3 id="Full-Associative-Cache">Full Associative Cache</h3><p>Conflict can be further reduced</p><p><em><strong>Larger blocks reduce compulsory misses through spatial locality</strong></em></p><h2 id="Virtual-Memory">Virtual Memory</h2><p>Virtual memory is much bigger  than physical one.</p><h3 id="Virtual-Address">Virtual Address</h3><ul><li><p>Programs use virtual addresses</p></li><li><p>Entire virtual address space stored on a hard drive</p></li><li><p>Subset of virtual address data in DRAM</p></li><li><p>CPU translates virtual addresses into physical addresses (DRAM addresses)</p></li><li><p>Data not in DRAM fetched from hard drive</p></li></ul><h3 id="Memory-Protection">Memory Protection</h3><p>â€“ Each program has own virtual to physical mapping</p><p>â€“ Two programs can use same virtual address for different data</p><p>â€“ Programs donâ€™t need to be aware others are running</p><p>â€“ One program (or virus) canâ€™t corrupt memory used by another</p><p><img src="/images/typora/image-20201123084228456.png" alt=""></p><ul><li><p>Page size : amount of memory transferred from hard disk to DRAM at once</p></li><li><p>Address translation :  determining physical address from virtual address</p></li><li><p>Page table: lookup table used to translate virtual addresses to physical addresses</p></li><li><p><img src="/images/typora/image-20201123090531972.png" alt=""></p><p>Virtual page number çš„æœ€åä¸€ä½æ˜¯2ï¼Œæ‰€ä»¥åœ¨è¡¨ä¸­ä»ä¸‹å¾€ä¸Šå¯¹åº”2ä½ç½®ï¼ˆ0ï¼Œ1ï¼Œ2â€¦)</p></li></ul><h2 id="Memory-Mapped-I-O">Memory-Mapped I/O</h2><h3 id="Hardware">Hardware</h3><ul><li>Address Decoder</li><li>I/O Registers</li><li>ReadData Multiplexer</li></ul><p><img src="/images/typora/image-20201123091956190.png" alt=""></p>]]></content>
      
      
      <categories>
          
          <category> è®¡ç®—æœºç»„æˆåŸç† </category>
          
      </categories>
      
      
        <tags>
            
            <tag> å¤§äºŒçš„å›å¿† </tag>
            
            <tag> 2020å¹´çš„å†¬å¤© </tag>
            
            <tag> è®¡ç®—æœºç»„æˆåŸç† </tag>
            
            <tag> å¤§å­¦ç¬”è®°ä¸å®Œå…¨æ•´ç† </tag>
            
        </tags>
      
    </entry>
    
    
    
    <entry>
      <title>Chapter 5ï¼ˆDigital Design and Computer Architectureï¼‰</title>
      <link href="/2022/03/28/computerComposit/Chapter%205/"/>
      <url>/2022/03/28/computerComposit/Chapter%205/</url>
      
        <content type="html"><![CDATA[<h1><em>Chapter 5</em></h1><h2 id="Performance-Analysis">Performance Analysis</h2><p><strong>â€¢Definitions:</strong></p><p>â€“CPI: Cycles per instruction</p><p>â€“clock period: seconds/cycle</p><p>â€“IPC: instructions per cycle</p><h3 id="Throughput-vs-Response-Time">Throughput vs Response Time</h3><p><strong>â€¢Response time</strong> (execution time) â€“ the time between the start and the completion of a task</p><p>â€“Important to <strong>individual users</strong></p><p><strong>â€¢Throughput</strong> (bandwidth) â€“ the total amount of work done in a given time</p><p>â€“Important to <strong>data center managers</strong></p><h3 id="CPU-Time">CPU Time</h3><img src="/images/typora/image-20201101213057437.png" style="zoom:67%;"><img src="/images/typora/image-20201101214021161.png" style="zoom:80%;"><h3 id="CPU-Clocking">CPU Clocking</h3><p><img src="/images/typora/image-20201101213243461.png" alt=""></p><p>Clock period(å‘¨æœŸï¼‰: duration of a clock cycle</p><p>250ps = 0.25ns = 250Ã—10â€“12s</p><p>Clock frequency (é¢‘ç‡): cycles per second</p><p>4.0GHz = 4000MHz = 4.0Ã—109Hz</p><h3 id="Instruction-Count-and-CPI">Instruction Count and CPI</h3><img src="/images/typora/image-20201101214021161.png" style="zoom:80%;"><p><strong>Weighted average CPI</strong></p><img src="/images/typora/image-20201101214218165.png" style="zoom:67%;"><p>e.g<img src="/images/typora/image-20201101214349315.png" style="zoom:67%;"></p><h2 id="Single-Cycle-Processor"><strong>Single-Cycle Processor</strong></h2><h3 id="state-elements">state elements</h3><p>PC: program counter</p><p><img src="/images/typora/image-20201102082551097.png" alt=""></p><h3 id="I-type">I type</h3><p><img src="/images/typora/image-20201102082913007.png" alt=""></p><h2 id="Multicycle-Processor"><strong>Multicycle</strong> <strong>Processor</strong></h2><p><strong>Whatâ€™s improved</strong></p><p>read, write or alu operation in one cycle</p><p>æ¯ä¸ªå‘¨æœŸå†…,å®Œæˆä¸€æ¬¡readæˆ–writeæ“ä½œ,æˆ–ALUæ“ä½œ;</p><p>different instruction adopts different cycle combination</p><p>ä¸åŒæŒ‡ä»¤ä½¿ç”¨ä¸åŒçš„å‘¨æœŸç»„åˆ;</p><p>only one adder and one memory, shared in different cycles</p><p>ä»…éœ€è¦ä¸€ä¸ªadder,åœ¨ä¸åŒå‘¨æœŸé‡å¤ä½¿ç”¨;</p><p>ä¸€ä¸ªmemory, åœ¨ä¸åŒå‘¨æœŸä½¿ç”¨.</p><p><strong>Instruction cycle</strong></p><p><strong>machine cycleï¼ˆCPUå‘¨æœŸï¼‰</strong></p><p><img src="/images/typora/image-20201102084308868.png" alt=""></p><h3 id="State-Elements">State Elements</h3><p><img src="/images/typora/image-20201102084750829.png" alt=""></p><h2 id="Pipelined-Processor"><strong>Pipelined Processor</strong></h2><h3 id="â€¢Divide-single-cycle-processor-into-5-stages">â€¢Divide single-cycle processor into 5 stages:</h3><p>â€“Fetch</p><p>â€“Decode</p><p>â€“Execute</p><p>â€“Memory</p><p>â€“Writeback</p><p><img src="/images/typora/image-20201102093807227.png" alt=""></p><h3 id="Pipelined-Processor-Abstraction"><strong>Pipelined Processor Abstraction</strong></h3><p>(there is no building block conflict)</p><p><img src="/images/typora/image-20201102094607594.png" alt=""></p><h3 id="Pipelined-Datapath">Pipelined Datapath</h3><p><img src="/images/typora/image-20201102095551430.png" alt=""></p><p><em><strong>Same control unit as single-cycle processor</strong></em></p><h3 id="Harzard">Harzard</h3><h4 id="Data-hazard"><strong>Data hazard:</strong></h4><p>register value not yet written back to register file</p><h5 id="Data-forwarding"><strong>Data forwarding</strong></h5><p><img src="/images/typora/image-20201102101251458.png" alt=""></p><h5 id="Stalling">Stalling</h5><p><img src="/images/typora/image-20201102101418003.png" alt=""></p><h4 id="Control-Harzard">Control Harzard</h4><p>next instruction not decided yet (caused by branches)</p><p><img src="/images/typora/image-20201102101609724.png" alt=""></p><h5 id="Early-Branch-Resolution">Early Branch Resolution</h5><h5 id="Branch-Prediction">Branch Prediction</h5><h2 id="Exceptions"><strong>Exceptions</strong></h2><h2 id="Advanced-Microarchitecture"><strong>Advanced Microarchitecture</strong></h2>]]></content>
      
      
      <categories>
          
          <category> è®¡ç®—æœºç»„æˆåŸç† </category>
          
      </categories>
      
      
        <tags>
            
            <tag> å¤§äºŒçš„å›å¿† </tag>
            
            <tag> 2020å¹´çš„å†¬å¤© </tag>
            
            <tag> è®¡ç®—æœºç»„æˆåŸç† </tag>
            
            <tag> å¤§å­¦ç¬”è®°ä¸å®Œå…¨æ•´ç† </tag>
            
        </tags>
      
    </entry>
    
    
    
    <entry>
      <title>Chapter 4ï¼ˆDigital Design and Computer Architectureï¼‰</title>
      <link href="/2022/03/10/computerComposit/Chapter%204/"/>
      <url>/2022/03/10/computerComposit/Chapter%204/</url>
      
        <content type="html"><![CDATA[<h1><em>Chapter 4</em></h1><h2 id="Assembly-Language">Assembly Language</h2><p><strong>MIPS</strong> architecture</p><h3 id="Architecture-Design-Principles">Architecture Design Principles</h3><p><strong>1.Simplicity favors regularity</strong></p><p>â€¢Consistent instruction format</p><p>â€¢Same number of operands (two sources and one destination)</p><p>â€¢easier to encode and handle in hardware</p><p><strong>2.Make the common case fast</strong></p><p>â€¢Only simple, commonly used instructions</p><p>â€¢Hardware to decode and execute instructions can be simple, small, and fast</p><p>â€¢More complex instructions (that are less common) performed using multiple simple instructions</p><p>â€¢MIPS is a <strong>reduced instruction set computer</strong> <strong>(RISC)</strong>, with a small number of simple instructions</p><p>â€¢Other architectures, such as Intelâ€™s x86, are <strong>complex instruction set computers</strong> <strong>(CISC)</strong></p><p><strong>3.Smaller is faster</strong></p><p>â€¢MIPS includes only a small number of registers</p><p><strong>4.Good design demands good compromises</strong></p><h4 id="Instruction">Instruction</h4><p><em>MIPS assembly code</em></p><p>Addition: add a , b , c</p><p>â€¢add: <em><strong>mnemonic</strong></em> indicates operation to perform</p><p>â€¢b,c:  <em><strong>source operands</strong></em> (on which the operation is performed)</p><p>â€¢a: <em><strong>destination operand</strong></em> (to which the result is written)</p><p>Subtraction: sub a , b, c</p><p>Multiple Instructions: add t,b,c   # t = b + c</p><h3 id="Operands">Operands</h3><h4 id="Registers">-Registers</h4><p>â€¢MIPS has 32 32-bit registers</p><p>â€¢Registers are faster than memory</p><p>â€¢MIPS called â€œ32-bit architectureâ€ because it operates on 32-bit data</p><p>MIP Register Set</p><p><img src="/images/typora/image-20201026195551476.png" alt=""></p><ul><li><p>$ before name</p></li><li><p>$0 holds constant value 0</p></li><li><p><em><strong>saved registers</strong></em>, $s0-$s7, used to hold variables</p></li><li><p><em><strong>temporary registers</strong></em>, $t0 - $t9, used to hold intermediate values during a larger computation</p><p>e.g.</p><p>a = b+c</p><p><strong>MIPS assembly code:</strong>       # $s0 = a, $s1 = b, $s2 = c</p><p>â€‹                                              add $s0, $s1, $s2</p></li></ul><h4 id="Memory">-Memory</h4><p>â€¢Memory is large, but slow</p><p>â€¢Commonly used variables kept in registers</p><h5 id="Word-Addressable-Memory"><strong>Word-Addressable Memory</strong></h5><p><img src="/images/typora/image-20201026200311280.png" alt=""></p><p>1.<em>Reading Word-Addressable Memory</em></p><p>â€‹    â€¢<em>load word</em> (lw)</p><p>â€‹    lw $s0, 5($t1)</p><p>â€‹    â€“add <em>base address</em> ($t1) to the <em>offset</em> (5)</p><p>â€‹    â€“address = ($t1 + 5)</p><p>â€‹    â€“$s0 holds the value at address ($t1 + 5)</p><p><em>2.Writing Word-Addressable Memory</em></p><p>â€‹    â€¢ <em>store word</em> (sw)</p><p>â€‹    sw $t4, 0x7($0)</p><p>\    # write the value in $t4</p><p>â€‹     # to memory word 7</p><h5 id="Byte-Addressable-Memory">Byte-Addressable Memory</h5><p>Each data byte has unique address</p><p>32-bit word = 4 bytes, so word address increments by 4</p><p><img src="/images/typora/image-20201026201913906.png" alt=""></p><p>The address of a memory word must now be multiplied by 4 !!!</p><p><strong>MIPS is byte-addressed, not word-addressedï¼ï¼ï¼</strong></p><h5 id="Big-Endian-Little-Endian-Memory">Big-Endian &amp; Little-Endian Memory</h5><h4 id="Constants-also-called-immediates">-Constants(also called immediates)</h4><p><img src="/images/typora/image-20201026220732541.png" alt=""></p><h2 id="Machine-Language">Machine Language</h2><p>1â€™s and 0â€™s</p><p>â€¢3 instruction formats:</p><h4 id="â€“R-Type-register-operands">â€“<strong>R-Type:</strong> register operands</h4><p><strong>â€¢3 register operands:</strong></p><p><strong>â€“rs, rt</strong>:  source registers</p><p><strong>â€“rd</strong>: destination register</p><p><strong>â€¢Other fields:</strong></p><p><strong>â€“op:</strong>  the <em>operation code</em> or <em>opcode</em> (0 for R-type instructions)</p><p><strong>â€“funct:</strong>  the <em>function</em></p><p><strong>â€“shamt:</strong>  the <em>shift amount</em> for shift instructions, otherwise itâ€™s 0</p><p><img src="/images/typora/image-20201026221218292.png" alt=""></p><h4 id="â€“I-Type-immediate-operand">â€“<strong>I-Type:</strong> immediate operand</h4><p>â€¢3 operands:</p><p>â€“<strong>rs, rt</strong>:  register operands</p><p>â€“<strong>imm</strong>: 16-bit twoâ€™s complement immediate</p><p><strong>â€¢Other fields</strong>:</p><p><strong>â€“op:</strong>  the opcode</p><p>â€“Simplicity favors regularity: all instructions have opcode</p><p>â€“Operation is completely determined by opcode</p><p><img src="/images/typora/image-20201026222441666.png" alt=""></p><h4 id="â€“J-Type-for-jumping">â€“<strong>J-Type:</strong> for jumping</h4><p>â€¢26-bit address operand (addr)</p><p>â€¢Used for jump instructions (j)</p><p><img src="/images/typora/image-20201026222607615.png" alt=""></p><h3 id="Power-of-the-Stored-Program">Power of the Stored Program</h3><p><img src="/images/typora/image-20201028170932815.png" alt=""></p><h2 id="Programming">Programming</h2><h3 id="Logical-Instructions">Logical Instructions</h3><ul><li><p>and(useful for <strong>masking</strong> bits): 0xF234012F AND 0x000000FF = 0x0000002F</p></li><li><p>or(useful for <strong>combining</strong> bit fields):0xF2340000 OR 0x000012BC = 0xF23412BC</p></li><li><p>nor:(useful for <strong>inverting</strong> bits): A NOR $0 = NOT A</p><p>(MIPä¸æä¾›NOTæŒ‡ä»¤)</p><p>andi,ori,xori</p><p><img src="/images/typora/image-20201028172236544.png" alt=""></p></li></ul><h3 id="Shift-Instructions">Shift Instructions</h3><p>â€¢<strong>sll</strong>: shift left logical</p><p>â€“Example:** sll $t0, $t1, 5      # $t0 &lt;= $t1 &lt;&lt; 5</p><p>â€¢<strong>srl</strong>: shift right logical</p><p>â€“Example: srl $t0, $t1, 5      # $t0 &lt;= $t1 &gt;&gt; 5</p><p>â€¢<strong>sra</strong>: shift right arithmetic</p><p>â€“Example: sra $t0, $t1, 5     # $t0 &lt;= $t1 &gt;&gt;&gt; 5</p><p>â€¢<strong>sllv:</strong> shift left logical variable</p><p>â€“Example: sllv $t0, $t1, $t2    # $t0 &lt;= $t1 &lt;&lt; $t2</p><p>â€¢<strong>srlv</strong>: shift right logical variable</p><p>â€“Example: srlv $t0, $t1, $t2    # $t0 &lt;= $t1 &gt;&gt; $t2</p><p>â€¢<strong>srav</strong>: shift right arithmetic variable</p><p>â€“Example: srav $t0, $t1, $t2    # $t0 &lt;= $t1 &gt;&gt;&gt; $t2</p><h3 id="Generating-Constants">Generating Constants</h3><ul><li><p>16-bit constants</p><p><img src="/images/typora/image-20201028190354808.png" alt=""></p></li><li><p>32-bit constants (lui + ori)</p><p><img src="/images/typora/image-20201028191032717.png" alt=""></p></li></ul><p>lui stands for  <em>load upper immediate</em></p><h3 id="Multiplication-Division">Multiplication, Division</h3><ul><li><p>Special registers: lo , hi</p></li><li><p>32x32 multiplication = 64 bit result</p><p>â€“mult $s0, $s1</p><p>â€“Result in {hi, lo}</p></li><li><p>32/32  division = 32 bit quotient,remainder</p><p>â€“div $s0, $s1</p><p>â€“Quotient in lo</p><p>â€“Remainder in hi</p></li><li><p>Moves from lo/hi special registers</p><p>â€“mflo $s2</p><p>â€“mfhi $s3</p></li></ul><h3 id="Branching">Branching</h3><p>â€¢Types of branches:</p><p>â€“<strong>Conditional</strong></p><p>â€¢branch if equal (beq)</p><p>â€¢branch if not equal (bne)</p><p>â€“<strong>Unconditional</strong></p><p>â€¢jump (j)</p><p>â€¢jump register (jr)</p><p>â€¢jump and link (jal)ï¼š is similar to jï¼Œbut is used by procedures to save a return address</p><h4 id="Conditional-Branching-beq">Conditional Branching(beq)</h4><p><img src="/images/typora/image-20201028193117638.png" alt=""></p><h4 id="The-Branch-Not-Taken-bne">The Branch Not Taken(bne)</h4><p><img src="/images/typora/image-20201028193037720.png" alt=""></p><h4 id="Unconditional-Branching-j">Unconditional Branching(j)</h4><p><img src="/images/typora/image-20201028193326144.png" alt=""></p><h4 id="Unconditional-Branching-jr">Unconditional Branching (jr)</h4><p><img src="/images/typora/image-20201028193451123.png" alt=""></p><p>jr is an R-type instruction</p><h3 id="If-Statement">If Statement</h3><p><img src="/images/typora/image-20201028194827473.png" alt=""></p><h3 id="If-Else-Statement">If/Else Statement</h3><p><img src="/images/typora/image-20201026084938319.png" alt=""></p><h3 id="While-loops">While loops</h3><p><img src="/images/typora/image-20201026085009737.png" alt=""></p><h3 id="For-loops">For loops</h3><p><img src="/images/typora/image-20201028200120960.png" alt=""></p><h3 id="Less-Than-Comparison">Less Than Comparison</h3><p><img src="/images/typora/image-20201028200300388.png" alt=""></p><p>sltç›¸å½“äºboolean</p><h3 id="Arrays">Arrays</h3><ul><li><p>Base address(address of the first element)</p></li><li><p><em><strong>first step</strong></em>: load base address into a register</p><p>addressä¾æ¬¡å‘ä¸ŠåŠ 4</p></li></ul><h4 id="Accessing-Arrays">Accessing Arrays</h4><p>â€‹    # array base address = $s0</p><p>â€‹    lui $s0, 0x1234     # 0x1234 in upper half of $S0</p><p>â€‹    ori $s0, $s0, 0x8000   # 0x8000 in lower half of $s0</p><p>â€‹    lw  $t1, 0($s0)     # $t1 = array[0]</p><p>â€‹    sll $t1, $t1, 1     # $t1 = $t1 * 2</p><p>â€‹    sw  $t1, 0($s0)     # array[0] = $t1</p><p>â€‹                   â¬‡ï¸</p><p>â€‹     get the address of array[1] (array[0]çš„åœ°å€åŠ 4)</p><p>â€‹                   â¬‡ï¸</p><p>â€‹    lw  $t1, 4($s0)     # $t1 = array[1]</p><p>â€‹    sll $t1, $t1, 1     # $t1 = $t1 * 2</p><p>â€‹    sw  $t1, 4($s0)     # array[1] = $t1</p><h4 id="Arrays-using-For-Loops">Arrays using For Loops</h4><p><strong>// C Code</strong></p><p>int array[1000];</p><p>int i;</p><p>for (i=0; i &lt; 1000; i = i + 1)</p><p>array[i] = array[i] * 8;</p><p>#<strong>MIP</strong></p><p># initialization code</p><p>lui $s0, 0x23B8    # $s0 = 0x23B80000</p><p>ori $s0, $s0, 0xF000  # $s0 = 0x23B8F000</p><p>addi $s1, $0, 0     # i = 0</p><p>addi $t2, $0, 1000   # $t2 = 1000</p><p>loop:</p><p>slt $t0, $s1, $t2   # i &lt; 1000?</p><p>beq $t0, $0, done   # if not then done</p><p>sll $t0, $s1, 2    # $t0 = i * 4 (byte offset)</p><p>add $t0, $t0, $s0   # address of array[i]</p><p>lw  $t1, 0($t0)    # $t1 = array[i]</p><p>sll $t1, $t1, 3    # $t1 = array[i] * 8</p><p>sw  $t1, 0($t0)    # array[i] = array[i] * 8</p><p>addi $s1, $s1, 1    # i = i + 1</p><p>j  loop        # repeat</p><p>done:</p><h4 id="Using-lb-and-sb-to-Access-A-Character-Array">Using lb and sb to Access A Character Array</h4><img src="/images/typora/image-20201029225917441.png" style="zoom:80%;"><img src="/images/typora/image-20201029225937401.png" style="zoom:80%;"><h3 id="Function-calls">Function calls</h3><ul><li><p>Caller: calling function</p><p>â€“passes <strong>arguments</strong> to callee</p><p>â€“jumps to callee</p></li><li><p>Callee: called function</p><p>â€“<strong>performs</strong> the function</p><p>â€“<strong>returns</strong> result to caller</p><p>â€“<strong>returns</strong> to point of call</p><p>â€“<strong>must not overwrite</strong> registers or memory needed by caller</p><img src="/images/typora/image-20201026094634751.png" style="zoom: 80%;"></li></ul><h3 id="Stack">Stack</h3><p>â€¢last-in-first-out (LIFO) queue</p><p>â€¢<strong>Expands</strong> uses more memory when more space needed</p><p>â€¢<strong>Contracts</strong> uses less memory when the space is no longer needed</p><p><strong>stack pointer($sp)</strong>ï¼špoints to top of the stack</p><p><img src="/images/typora/image-20201029232529393.png" alt=""></p><h2 id="Addressing-Modes">Addressing Modes</h2><p>how to address operands</p><ul><li><p>Register Only</p><p>Operands found in registers</p><p>â€“<strong>Example:</strong> add $s0, $t2, $t3</p><p>â€“<strong>Example:</strong> sub $t8, $s1, $0</p></li><li><p>Immediate</p><p>â€¢16-bit immediate used as an operand</p><p>â€“<strong>Example:</strong> addi $s4, $t5, -73</p><p><strong>Example:</strong> ori $t3, $t7, 0xFF</p></li><li><p>Base Addressing</p><p>base address + sign-extended immediate</p><p>â€“<strong>Example:</strong> lw $s4, 72($0)</p><p>â€¢address = $0 + 72</p><p>â€“<strong>Example:</strong> sw $t2, -25($t1)</p><p>â€¢address = $t1 - 25</p></li><li><p>PC-Relative Addressing(branch and jump)</p><p>e.g.</p></li><li><p>Pseudo Direct Addressing</p></li></ul><h2 id="How-to-Compile-Run-a-Program">How to Compile &amp; Run a Program</h2><p><img src="/images/typora/image-20201101211213441.png" alt=""></p><h3 id="MIPS-Memory-Map">MIPS Memory Map</h3><p><img src="/images/typora/image-20201101210828189.png" alt=""></p><h2 id="Odds-and-Ends">Odds and Ends</h2><p>â€¢Pseudoinstructions(ä¼ªæŒ‡ä»¤)</p><p>â€¢Exceptions</p><p>â€¢Signed and unsigned instructions</p><p>â€¢Floating-point instructionsï¼ˆæµ®ç‚¹æŒ‡ä»¤ï¼‰</p>]]></content>
      
      
      <categories>
          
          <category> è®¡ç®—æœºç»„æˆåŸç† </category>
          
      </categories>
      
      
        <tags>
            
            <tag> å¤§äºŒçš„å›å¿† </tag>
            
            <tag> 2020å¹´çš„å†¬å¤© </tag>
            
            <tag> è®¡ç®—æœºç»„æˆåŸç† </tag>
            
            <tag> å¤§å­¦ç¬”è®°ä¸å®Œå…¨æ•´ç† </tag>
            
        </tags>
      
    </entry>
    
    
    
    <entry>
      <title>Chapter 3ï¼ˆDigital Design and Computer Architectureï¼‰</title>
      <link href="/2022/03/01/computerComposit/Chapter%203/"/>
      <url>/2022/03/01/computerComposit/Chapter%203/</url>
      
        <content type="html"><![CDATA[<h1><em><strong>Chapter 3</strong></em></h1><h2 id="Sequential-Logic-Circuits">Sequential Logic Circuits</h2><ul><li>Give sequence to events</li><li>Have memory(short-term)</li><li>Use feedback from output to input to store information</li></ul><h3 id="State-Elements">State Elements</h3><ul><li>Bistable circuit</li><li>SR Latch</li><li>D Latch</li><li>D Flip-flop</li></ul><h2 id="Latch-and-Flip-flop">Latch and Flip-flop</h2><h3 id="Bistable-Circuit">Bistable Circuit</h3><img src="/images/typora/image-20201213165642836.png" style="zoom:80%;"><h3 id="SR-Latch">SR Latch</h3><img src="/images/typora/image-20201213165914154.png" style="zoom:80%;"><h3 id="D-Latch">D Latch</h3><p><strong>(Split value and time)</strong></p><img src="/images/typora/image-20201220114729268.png" style="zoom: 50%;"><h4 id="D-Latch-internal-circuit">D Latch internal circuit</h4><img src="/images/typora/image-20201220114949394.png" style="zoom:67%;"><h3 id="D-Flip-Flop">D Flip-Flop</h3><h4 id="D-Flip-Flop-Internal-Circuit">D Flip-Flop Internal Circuit</h4><p><img src="/images/typora/image-20201220115945896.png" alt=""><img src="/images/typora/image-20201220133458644.png" style="zoom:80%;"></p><p>When CLK = 0</p><ul><li>L1 is transparent</li><li>L2 is opaque</li><li>D passes through N1</li></ul><p>When CLK = 1</p><ul><li>L1 is opaque</li><li>L2 is transparent</li><li>N1 passes through to Q</li></ul><p><em><strong>THUS,</strong></em> on the edge of the clock (when CLK rises from 0 to1 ), <strong>D passes through to Q.</strong></p><h3 id="Registers">Registers</h3><img src="/images/typora/image-20201220133216997.png" style="zoom: 80%;"><h3 id="Enabled-Flip-Flops">Enabled Flip-Flops</h3><p>Inputs: CLK , D,  EN</p><ul><li>EN = 1 : D passes through to Q on the clock edge</li><li>EN = 0 : the flip-flop remains its previous state</li></ul><img src="/images/typora/image-20201220133922296.png" style="zoom:67%;"><h3 id="Resettable-Flip-Flops">Resettable Flip-Flops</h3><p>Two types:</p><ol><li>Synchronous : resets at the edge only</li><li>Asynchronous : resets immediately when Reset = 1</li></ol><img src="/images/typora/image-20201220134149237.png" style="zoom:80%;"><h3 id="Settable-Flip-Flops">Settable Flip-Flops</h3><p>Inputs : CLK, D, Set</p><ul><li>Set = 1 : Q is set to 1</li><li>Set = 0: the flip-flop behaves as ordinary D flip-flop</li><li><img src="/images/typora/image-20201220134428911.png" style="zoom:80%;"></li></ul><h2 id="Synchronous-Sequential-Logic-Design">Synchronous Sequential Logic Design</h2><p>Rules of synchronous sequential circuit:</p><ul><li>Every circuit element is either a register or a combinational circuit</li><li>At least one circuit element is a register</li><li>All registers receive the same clock signal</li><li>Every cyclic path contains at least one register</li></ul><p><strong>Two common synchronous sequential circuits</strong></p><ol><li>Finite State Machines (FSMs)</li><li>Pipelines</li></ol><h3 id="Finite-State-Machine-FSM">Finite State Machine (FSM)</h3><h4 id="Consists-of">Consists of:</h4><ul><li><strong>State Register</strong></li></ul><img src="/images/typora/image-20201220141320417.png" style="zoom: 67%;"><ul><li><strong>Combinational Logic</strong></li></ul><img src="/images/typora/image-20201220141423300.png" style="zoom:67%;"><h4 id="Types">Types</h4><ul><li>Moore FSM : Outputs depend only on current state</li><li>Mealy FSM : Outputs depend on current state and inputs</li></ul><p><img src="/images/typora/image-20201220141642470.png" alt=""></p>]]></content>
      
      
      <categories>
          
          <category> è®¡ç®—æœºç»„æˆåŸç† </category>
          
      </categories>
      
      
        <tags>
            
            <tag> å¤§äºŒçš„å›å¿† </tag>
            
            <tag> 2020å¹´çš„å†¬å¤© </tag>
            
            <tag> è®¡ç®—æœºç»„æˆåŸç† </tag>
            
            <tag> å¤§å­¦ç¬”è®°ä¸å®Œå…¨æ•´ç† </tag>
            
        </tags>
      
    </entry>
    
    
    
    <entry>
      <title>Chapter 1ï¼ˆDigital Design and Computer Architectureï¼‰</title>
      <link href="/2022/02/17/computerComposit/Chapter%201/"/>
      <url>/2022/02/17/computerComposit/Chapter%201/</url>
      
        <content type="html"><![CDATA[<h1><em>Chapter 1</em></h1><p><strong>generations of computer</strong></p><ol><li>Vacuum Tubes</li><li>Transistors</li><li>SSI/MSI circuits</li><li>LSI/VLSI circuit</li></ol><p><strong>Components of CPU</strong></p><ol><li>Register</li><li>Control Unit</li><li>ALU (Arithmetic Logic Unit)</li></ol><p><strong>Components of hardware</strong></p><ol><li>calculator</li><li>memory</li><li>controller</li><li>I/O devices</li></ol><p>BASIC FEATURE of Von Neumann : access memory by address and execute instruction in sequence</p><p>The operating system is appeared <code>in the 3rd generation computers</code></p><p>Computer hardware consists of <strong>calculator</strong>, <strong>memory</strong>, <strong>controller</strong> and <strong>I/O device</strong>s.</p><p>System program: <strong>operating system</strong>, <strong>compiler</strong>, or <strong>utility program</strong></p><p><strong>machine language</strong> and <strong>assembly language</strong> can  be  implemented directly</p><h2 id="The-Art-of-Managing-Complexity">The Art of Managing Complexity</h2><ul><li><p>Abstraction</p></li><li><p>Discipline</p></li><li><p>The Three-Yâ€™s</p><p>â€“Hierarchy</p><p>â€“Modularity</p><p>â€“Regularity</p></li></ul><h3 id="Abstraction">Abstraction</h3><ul><li>Hiding unimportant details</li><li>Professionals handle professional issues</li></ul><h3 id="Discipline">Discipline</h3><p>Intentionally restrict for design choices</p><h3 id="The-Three-Yâ€™s">The Three-Yâ€™s</h3><ul><li><p>Hierarchy(å±‚æ¬¡åŒ–)</p><p>A system divided into modules</p></li><li><p>Modularity(æ¨¡å—åŒ–)</p><p>Having well-defined functions and interfaces</p></li><li><p>Regularity(è§„æ•´åŒ–)</p><p>Encouraging uniformity, so modules can be easily reused</p></li></ul><h2 id="The-Digital-Abstraction">The Digital Abstraction</h2><p>Digital abstraction considers <strong>discrete subset</strong> of values.</p><ul><li><strong>Focus on 0 and 1</strong></li><li><strong>Ignore physical meanings</strong></li><li><strong>make low level abstraction</strong></li></ul><p><strong>The Analytical Engine</strong></p><ul><li>Charles Babbage</li><li>first digital computer</li><li>Built from mechanical gears, where each gear represented a discrete value (0-9)</li><li>Babbage died before it was finished</li></ul><h2 id="Number-Systems">Number Systems</h2><h3 id="Decimal-numbers">Decimal numbers</h3><p>å°æ•°çš„è¡¨ç¤º</p><p><img src="/images/typora/image-20201122190323747.png" alt=""></p><h3 id="Binary-numbers">Binary numbers</h3><p><img src="/images/typora/image-20201122190409629.png" alt=""></p><h3 id="Hexadecimal-numbers">Hexadecimal numbers</h3><p>(0ï½15) ï¼š0,1,2,3,4,5,6,7,8,9,A,B,C,D,E,F</p><h3 id="Conversion">Conversion</h3><img src="/images/typora/image-20201122190601928.png" style="zoom: 80%;"><img src="/images/typora/image-20201122191216786.png" style="zoom:80%;"><h3 id="Bits-Bytes-Nibbles">Bits, Bytes, Nibbles</h3><img src="/images/typora/image-20201122191543814.png" style="zoom:50%;"><p><img src="/images/typora/image-20201122191557343.png" alt=""></p><p><img src="/images/typora/image-20201122191607427.png" alt=""></p><h3 id="Overflow">Overflow</h3><p>Overflow judgement</p><p><img src="/images/typora/image-20201122192213768.png" alt=""></p><ul><li><p>SA  SB   Sf</p><img src="/images/typora/image-20201122192125620.png" style="zoom:67%;"></li><li><p>Cf  C</p><img src="/images/typora/image-20201122192315070.png" style="zoom:67%;"></li><li><p>double sign bit</p><img src="/images/typora/image-20201122192752640.png" style="zoom:67%;"></li></ul><h3 id="Data-types">Data types</h3><p><img src="/images/typora/image-20201122201531696.png" alt=""></p><p><img src="/images/typora/image-20201122192856471.png" alt=""></p><h4 id="Signed-Binary-Numbers">Signed Binary Numbers</h4><p>â€¢â€˜0â€™ for positive number</p><p>â€¢â€˜1â€™ for negative number</p><p>â€¢A separate sign bit is placed at msb position</p><h4 id="Sign-Magnitude-Numbersï¼ˆåŸç ï¼‰"><strong>Sign-Magnitude Numbersï¼ˆåŸç ï¼‰</strong></h4><p>+6 =0110</p><p>-6 =1110</p><ul><li><p><strong>Addition doesnâ€™t work!!!</strong></p></li><li><p><strong>Two representations of 0 (Â± 0)</strong></p></li></ul><p>Range : <img src="/images/typora/image-20201122193551906.png" alt=""></p><h4 id="Twoâ€™s-Complement-Numbersï¼ˆè¡¥ç ï¼‰"><strong>Twoâ€™s Complement Numbersï¼ˆè¡¥ç ï¼‰</strong></h4><p>The most significant bit still indicates the sign (1 = negative, 0 = positive)</p><p>Range:  <img src="/images/typora/image-20201122194459726.png" style="zoom:80%;"></p><p><strong>How to flip the sign?</strong></p><p>1.Invert the bits</p><p>2.Add 1</p><img src="/images/typora/image-20201122194733530.png" style="zoom:67%;"><p>è¡¥ç è½¬æ¢æˆåŸç ï¼šé¦–ä½æ˜¯1ï¼Œç¬¦å·ä½ä¸å˜ï¼Œåé¢çš„å–åä¹‹ååŠ ä¸€ï¼›é¦–ä½æ˜¯0ï¼Œä¸å˜</p><h4 id="Oneâ€™s-complement-representation-åç ï¼‰">Oneâ€™s complement representation(åç ï¼‰</h4><p>æ­£æ•°çš„åç æ˜¯å®ƒæœ¬èº«ï¼Œè´Ÿæ•°çš„åç ç¬¦å·ä½ä¸å˜ï¼Œå…¶ä½™å–å</p><h3 id="Increasing-Bit-Width">Increasing Bit Width</h3><h4 id="Sign-Extension">Sign-Extension</h4><p>â€¢Sign bit copied to msbâ€™s</p><p>â€¢Number value is same</p><p><strong>Example</strong></p><img src="/images/typora/image-20201122201232411.png" style="zoom:80%;"><h4 id="Zero-Extension">Zero-Extension</h4><p>â€¢Zeros copied to msbâ€™s</p><p>â€¢Value changes for negative numbers</p><img src="/images/typora/image-20201122201347957.png" style="zoom:80%;"><h2 id="Logic-Gates">Logic Gates</h2><h3 id="Single-Input-Logic-Gates">Single-Input Logic Gates</h3><img src="/images/typora/image-20201122203139777.png" style="zoom:67%;"><h3 id="Two-Input-Logic-Gates">Two-Input Logic Gates</h3><img src="/images/typora/image-20201122203159232.png" style="zoom:67%;"><img src="/images/typora/image-20201122203518772.png" style="zoom: 80%;">]]></content>
      
      
      <categories>
          
          <category> è®¡ç®—æœºç»„æˆåŸç† </category>
          
      </categories>
      
      
        <tags>
            
            <tag> å¤§äºŒçš„å›å¿† </tag>
            
            <tag> 2020å¹´çš„å†¬å¤© </tag>
            
            <tag> è®¡ç®—æœºç»„æˆåŸç† </tag>
            
            <tag> å¤§å­¦ç¬”è®°ä¸å®Œå…¨æ•´ç† </tag>
            
        </tags>
      
    </entry>
    
    
    
    <entry>
      <title>Chapter 2ï¼ˆDigital Design and Computer Architectureï¼‰</title>
      <link href="/2022/02/02/computerComposit/Chapter%202/"/>
      <url>/2022/02/02/computerComposit/Chapter%202/</url>
      
        <content type="html"><![CDATA[<h1><em><strong>Chapter 2</strong></em></h1><h2 id="Logic-circuit">Logic circuit</h2><h3 id="Composition">Composition</h3><ul><li>Inputs</li><li>Outputs</li><li>Functional specification</li><li>Timing specification</li></ul><h3 id="Types">Types</h3><ul><li><p>Combinational Logic</p><p>Memoryless</p><p>Output determined by current values of inputs</p><p><strong>Rules of combinational composition</strong></p><ol><li>Every element is combinational</li><li>Every node is either an input / connect to 1 output</li><li>no cyclic paths</li><li><img src="/images/typora/image-20201210161528060.png" alt=""></li></ol></li><li><p>Sequential Logic</p><p>Has memory</p><p>Output determined by previous and current values</p></li></ul><h2 id="Boolean-Equations">Boolean Equations</h2><h3 id="Definitions">Definitions</h3><p>Complement : <img src="/images/typora/image-20201210161904547.png" style="zoom: 50%;"></p><p>Literal: <img src="/images/typora/image-20201210162005476.png" style="zoom:50%;"></p><p>Implicant: <img src="/images/typora/image-20201210162024079.png" style="zoom:50%;"></p><p>Minterm: product that includes all input variables <img src="/images/typora/image-20201210162049424.png" style="zoom:50%;"></p><p>Sum: the OR of one or more literals</p><p>Maxterm: sum that includes all input variables<img src="/images/typora/image-20201210162121859.png" style="zoom:50%;"></p><h3 id="Sum-of-Products-SOP-Form">Sum-of-Products (SOP) Form</h3><p>All equations can be written in SOP form</p><img src="/images/typora/image-20201210162432695.png" style="zoom: 80%;"><h3 id="Product-of-Sums-POS-Form">Product-of-Sums (POS) Form</h3><p>All Boolean equations can be written in POS form</p><img src="/images/typora/image-20201210162544911.png" style="zoom:80%;"><h2 id="Boolean-Algebra">Boolean Algebra</h2><p><img src="/images/typora/image-20201210162955001.png" alt=""></p><p><img src="/images/typora/image-20201210163106112.png" alt=""></p><h3 id="Bubble-pushing">Bubble pushing</h3><img src="/images/typora/image-20201210163306951.png" style="zoom: 67%;"><h2 id="From-Logic-To-Gates">From Logic To Gates</h2><h3 id="Two-level-logic">Two-level logic</h3><p>ANDs followed by ORs</p><img src="/images/typora/image-20201210163643554.png" style="zoom: 67%;"><h3 id="Multiple-output-circuits">Multiple output circuits</h3><img src="/images/typora/image-20201210163815965.png" style="zoom:67%;"><p><img src="/images/typora/image-20201210163900712.png" alt=""></p><p>A3&gt;A2&gt;A1&gt;A0</p><h3 id="Donâ€™t-cares">Donâ€™t cares</h3><img src="/images/typora/image-20201210164023409.png" style="zoom:80%;"><h2 id="Xâ€™s-and-Zâ€™s-Oh-My">Xâ€™s and Zâ€™s, Oh My</h2><h3 id="Unknown-or-Illegal-X">Unknown or Illegal : X</h3><p>â€“ Actual value somewhere in between</p><p>â€“ Could be 0, 1, or in forbidden zone</p><p>â€¢ Warnings: â€“ Contention usually indicates a bug.</p><p>â€‹                      â€“ X is used for â€œdonâ€™t careâ€ and contention</p><h3 id="Floating-Z">Floating : Z</h3><p>Floating output might be 0, 1, or somewhere in between.</p><img src="/images/typora/image-20201210165411190.png" style="zoom: 67%;"><h3 id="Tristate-Buses">Tristate Buses</h3><p>Many different drivers</p><p>Exactly one is active at once</p><p><img src="/images/typora/image-20201210165838487.png" alt=""></p><h2 id="Karnaugh-Maps">Karnaugh Maps</h2><img src="/images/typora/image-20201210194218708.png" style="zoom:80%;"><img src="/images/typora/image-20201210194735943.png" style="zoom: 67%;"><h3 id="K-Map-Rules">K-Map Rules</h3><ul><li>Every 1 must be circled at least once</li><li>Each circle must be as large as possible</li><li>Each circle must span a power of 2 squares in each direction</li><li>A circle may wrap around the edges</li><li>A X is circled only if it helps minimize the equation</li></ul><h2 id="Combinational-Building-Blocks">Combinational Building Blocks</h2><h3 id="Multiplexers">Multiplexers</h3><img src="/images/typora/image-20201211160743998.png" style="zoom:80%;"><h4 id="Implementations">Implementations</h4><ul><li><p>Logic gates</p><p><img src="/images/typora/image-20201211162015150.png" alt=""></p></li><li><p>Tristates</p><p><img src="/images/typora/image-20201211162037014.png" alt=""></p></li></ul><h4 id="4ï¼š1-Multiplexers">4ï¼š1 Multiplexers</h4><p><img src="/images/typora/image-20201211164250096.png" alt=""></p><h4 id="Reducing-the-size-of-multiplexers">Reducing the size of multiplexers</h4><img src="/images/typora/image-20201211165044269.png" style="zoom:80%;"><img src="/images/typora/image-20201211165235195.png" style="zoom:80%;"><h3 id="Decoders">Decoders</h3><p><strong>One-hot outputs</strong> : Only one output <strong>HIGH</strong> at once</p><p><img src="/images/typora/image-20201211165851669.png" alt=""></p><p>Decoder Implementation</p><img src="/images/typora/image-20201211165922842.png" style="zoom:80%;"><p>OR minterms</p><img src="/images/typora/image-20201211170415162.png" style="zoom:80%;"><h2 id="Timing">Timing</h2><h3 id="Propagation-Contamination-Delay">Propagation &amp; Contamination Delay</h3><ul><li><strong>Propagation delay</strong>ï¼ˆä¼ è¾“å»¶è¿Ÿï¼‰: <img src="/images/typora/image-20201211171024639.png" style="zoom: 67%;"></li><li><strong>Contamination delay</strong>ï¼ˆæœ€å°å»¶è¿Ÿï¼‰: <img src="/images/typora/image-20201211171121679.png" style="zoom:67%;"><strong>output</strong></li></ul><h3 id="Cause-of-delay">Cause of delay</h3><p>Capacitance and resistance in a circuit</p><p>Speed of light limitation</p><p>â€¢ Reasons why tpd and tcd may be different:</p><p>â€“ Different rising and falling delays</p><p>â€“ Multiple inputs and outputs, some of which are faster than others</p><p>â€“ Circuits slow down when hot and speed up when cold</p><h3 id="Critical-Long-Short-Paths">Critical (Long) &amp; Short Paths</h3><img src="/images/typora/image-20201211171450910.png" style="zoom:80%;"><h3 id="Glitch">Glitch</h3><img src="/images/typora/image-20201211171933590.png" style="zoom:80%;"><h3 id="Fixing-the-glitch">Fixing the glitch</h3><img src="/images/typora/image-20201211172041456.png" style="zoom:80%;">]]></content>
      
      
      <categories>
          
          <category> è®¡ç®—æœºç»„æˆåŸç† </category>
          
      </categories>
      
      
        <tags>
            
            <tag> å¤§äºŒçš„å›å¿† </tag>
            
            <tag> 2020å¹´çš„å†¬å¤© </tag>
            
            <tag> è®¡ç®—æœºç»„æˆåŸç† </tag>
            
            <tag> å¤§å­¦ç¬”è®°ä¸å®Œå…¨æ•´ç† </tag>
            
        </tags>
      
    </entry>
    
    
    
    <entry>
      <title>Chapter 5: Design</title>
      <link href="/2022/01/25/srad/srad-c5/"/>
      <url>/2022/01/25/srad/srad-c5/</url>
      
        <content type="html"><![CDATA[<h2 id="Chapter-5-Design"><em>Chapter 5</em>     Design</h2><h3 id="Advanced-class-modeling">Advanced class modeling</h3><h4 id="Stereotypes">Stereotypes</h4><p>Extends an existing UML modeling element</p><p><strong>Stereotypes</strong> are the main extensibility technique of UML. In the extensibility task, they are assisted by <strong>constraints</strong> and <strong>tags</strong></p><h4 id="Comments-and-constraints">Comments and constraints</h4><img src="/images/typora/image-20210103100659961.png" style="zoom:80%;"><h3 id="Advanced-generalization-and-inheritance-modeling">Advanced generalization and inheritance modeling</h3><h4 id="Generalization-and-substitutability">Generalization and substitutability</h4><p><strong>Generalization</strong> reduces the number of <strong>association</strong> and <strong>aggregation</strong>(èšåˆ) relationships in the model</p><p>**Substitutability principle ï¼š**a subclass object can be used in place of a superclass object</p><h4 id="Inheritance-versus-encapsulation-å°è£…">Inheritance versus encapsulation(å°è£…)</h4><ul><li><p>Encapsulation</p><ul><li>Encapsulation refers to the <strong>class</strong> , not the object</li><li>Encapsulation demands that an objectâ€™s state be accessible only through the operations in the objectâ€™s interface.</li></ul></li><li><p>Implementation Inheritance</p><ul><li>Generalization can be used to imply <strong>substitutability</strong>,  and be realized by an <strong>interface inheritance</strong></li><li>Generalization can also be used to imply <strong>code reuse</strong>, and be realized by an <strong>implementation inheritance</strong></li></ul></li><li><p>The evils of implementation inheritance</p><ul><li>Fragile base class</li><li>Overriding and callbacks</li><li>multiple implementation inheritance</li></ul></li></ul><h3 id="Advanced-aggregation-and-delegation-modeling">Advanced aggregation and delegation modeling</h3><h4 id="ğŸ“-Aggregation">ğŸ“  <strong>Aggregation</strong></h4><p>Aggregation is a containment relationship</p><p>More <strong>semantics</strong>(è¯­ä¹‰å­¦) needed</p><ul><li>â€œExclusiveOwnsâ€ aggregation</li></ul><img src="/images/typora/image-20210103105720477.png" style="zoom:67%;"><ul><li>â€œOwnsâ€ aggregation</li></ul><img src="/images/typora/image-20210103105738344.png" style="zoom:67%;"><ul><li>â€œHasâ€ aggregation</li></ul><img src="/images/typora/image-20210103105836747.png" style="zoom:67%;"><ul><li>â€œMemberâ€ aggregation</li></ul><img src="/images/typora/image-20210103105906986.png" style="zoom:67%;"><h4 id="Generalization-vs-aggregation">Generalization vs aggregation</h4><img src="/images/typora/image-20210103105950944.png" style="zoom:67%;"><h3 id="Advanced-interaction-modeling">Advanced interaction modeling</h3><p><strong>Execution specification</strong> : The time when the flow of control is focused in an object</p><p><strong>Reply message</strong>: The return result from a message</p><p><strong>Found message</strong>:  represents a message whose sender is not specified</p><h4 id="Fragments">Fragments</h4><ul><li>A piece of interaction is called an <strong>interaction fragment</strong></li><li>Interactions can contain smaller interaction fragments called <strong>combined fragments</strong></li><li>The semantics of a combined fragment is determined by the <strong>interaction operator</strong></li></ul><p>A reference to an interaction from an enclosing interaction is called an <strong>interaction use</strong>.</p><p><strong>Sequence diagrams</strong> are the preferred visual tool for interaction modeling. They can be enriched with <strong>combined fragments</strong> and <strong>interaction uses</strong>.</p>]]></content>
      
      
      <categories>
          
          <category> è½¯ä»¶éœ€æ±‚åˆ†æ </category>
          
      </categories>
      
      
        <tags>
            
            <tag> å¤§äºŒçš„å›å¿† </tag>
            
            <tag> 2020å¹´çš„å†¬å¤© </tag>
            
            <tag> å¤§å­¦ç¬”è®°ä¸å®Œå…¨æ•´ç† </tag>
            
            <tag> Thomasçš„è½¯éœ€ </tag>
            
        </tags>
      
    </entry>
    
    
    
    <entry>
      <title>Chapter 4: Requirements Specification</title>
      <link href="/2022/01/08/srad/srad-c4/"/>
      <url>/2022/01/08/srad/srad-c4/</url>
      
        <content type="html"><![CDATA[<h2 id="Chapter-4-Requirements-Specification"><em>Chapter 4</em>     Requirements Specification</h2><h3 id="Architectural-prerogatives">Architectural prerogatives</h3><h4 id="Architectural-design">Architectural design</h4><h5 id="Design">Design</h5><ul><li>detailed</li><li>architectural</li></ul><h5 id="Architectural-model">Architectural model</h5><ul><li>hierarchical layers</li><li>restrictions on object inter-communications to minimize dependencies</li></ul><h5 id="MVC">MVC</h5><ul><li>Model : represent data objects</li><li>View : represent user interface(UI) objects</li><li>Controller: represent mouse and keyboard events</li></ul><h5 id="J2EE">J2EE</h5><ul><li>The users communicates with the system from the <strong>client server</strong></li><li><strong>EIS tier</strong>(also called <strong>Resource tier</strong>) is any persistent(æŒä¹…æ€§) information delivery system</li><li>The users access the application via the <strong>Presentation tier</strong> (<strong>Web tier</strong>)</li><li><strong>Business tier</strong> contains application logic</li><li><strong>Integration tier</strong> establishes and maintains(ç»´æŠ¤) connections to data sources</li></ul><h5 id="The-Core-PCBMER-framework">The Core PCBMER framework</h5><p><strong>Presentation</strong> represents the screen and UI objects</p><p><strong>Bean</strong> represents the data classes and value objects</p><p><strong>Controller</strong> represents the application logic</p><p><strong>Entity</strong> contains classes representing business objects</p><p><strong>Mediator</strong> manages business transactions, enforces business rules, instantiates business objects in the Entity layer, and in general manages the memory cache of the application</p><p><strong>Resource</strong> is responsible for all communication with external persistent data sources</p><img src="/images/typora/image-20210101223825823.png" style="zoom:67%;"><h5 id="Architectural-principles">Architectural principles</h5><p><strong>DDP</strong> â€“ downward dependency principle</p><ul><li>Higher PCBMER layers depend on lower layers</li><li>lower layers should be designed to be more stable</li></ul><p><strong>UNP</strong> â€“ upward notification principle</p><ul><li>Upward communication that minimize object dependencies</li><li>Lower layers rely on interfaces and event processing to communicate with objects in higher layers</li></ul><p><strong>NCP</strong> â€“ neighbor communication principle</p><ul><li>Objects can communicate across layers only by using direct neighbors</li><li>chains of message passing</li></ul><p><strong>APP</strong> â€“ acquaintance(ç†Ÿäºº) package principle</p><p><strong>EAP</strong> â€“ explicit(æ˜¾å¼çš„) association principle</p><p><strong>CEP</strong> â€“ cycle elimination(æ·˜æ±°) principle</p><p><strong>CNP</strong> â€“ class naming principle</p><h3 id="State-Specifications">State Specifications</h3><ul><li>Model of data structures</li><li>Static view on the system</li><li>Class operations left out in initial specs</li><li>Emphasis on entity classes (â€˜business objectsâ€™)</li></ul><h4 id="Modeling-classes">Modeling classes</h4><ul><li>Cornerstone(åŸºçŸ³) of OO development</li><li>Iterative and  incremental process</li><li>Case tool<ul><li>For collaborative development</li><li>For personal productivity otherwise</li></ul></li></ul><h4 id="Discovering-classes">Discovering classes</h4><ul><li>Noun phrase</li><li>Common class patterns<ul><li>From candidate classes from the classification theory of objects</li><li>ğŸ˜¢ Only loosely bound to user requirements</li><li>ğŸ˜¢  Possible naming misinterpretations(å‘½åè¯¯è§£)</li></ul></li><li>Use case driven<ul><li>Function driven</li><li>Relies on the completeness of use case models</li></ul></li><li>CRC<ul><li>class, responsibilities,collaborators</li></ul></li><li>Mixed<ul><li>Use elements of all four previous approaches</li></ul></li></ul>]]></content>
      
      
      <categories>
          
          <category> è½¯ä»¶éœ€æ±‚åˆ†æ </category>
          
      </categories>
      
      
        <tags>
            
            <tag> å¤§äºŒçš„å›å¿† </tag>
            
            <tag> 2020å¹´çš„å†¬å¤© </tag>
            
            <tag> å¤§å­¦ç¬”è®°ä¸å®Œå…¨æ•´ç† </tag>
            
            <tag> Thomasçš„è½¯éœ€ </tag>
            
        </tags>
      
    </entry>
    
    
    
    <entry>
      <title>Chapter 3: Modeling</title>
      <link href="/2021/12/25/srad/srad-c3/"/>
      <url>/2021/12/25/srad/srad-c3/</url>
      
        <content type="html"><![CDATA[<h2 id="Chapter-3-Modeling"><em>Chapter 3</em> Modeling</h2><h3 id="Abstraction-Modeling">Abstraction &amp; Modeling</h3><h4 id="Abstraction">Abstraction</h4><ul><li>Abstractions allow us to ignore unessential details</li><li>2 definitions for abstraction<ul><li><strong>Abstraction as activity:</strong> Abstraction is a <strong>throughout process</strong> where ideas are distanced from objects</li><li><strong>Abstraction as entity:</strong> Abstraction is the <strong>resulting idea</strong> of a throughout process where an idea has been distanced from an object</li></ul></li></ul><p>ğŸ°  Ideas can be expressed by models</p><h4 id="Models">Models</h4><ul><li>Object model</li><li>Functional model</li><li>Dynamic model</li><li>System model</li></ul><p>Other Models</p><ul><li>Task Model</li><li>Issue Modeling</li></ul><h5 id="Decomposition">Decomposition</h5><p><strong>two types</strong></p><ul><li><strong>Functional decomposition</strong><ul><li>The system is decomposed into <strong>modules</strong></li><li><strong>Each module</strong> is a major <strong>function</strong> in the application domain</li><li>Modules can be decomposed into <strong>smaller modules</strong></li></ul></li><li><strong>Object-oriented decomposition</strong><ul><li>The system is decomposed into <strong>classes</strong></li><li><strong>Each class</strong> is a major <strong>entity</strong> in the application domain</li><li>Classes can be decomposed into <strong>smaller classes</strong></li></ul></li></ul><p>ğŸš¶  Three ways to deal with complexity</p><ul><li>Abstraction</li><li>Decomposition</li><li>Hierarchy</li></ul><p>ğŸš¶   Steps</p><ol><li>Start with a description of the functionality of a system</li><li>Then proceed to a description of its structure</li></ol><p>ğŸš¶   Order</p><ul><li>Software lifecycle</li></ul><h5 id="UML-Models">UML Models</h5><ul><li><p>Structure models (static view of the system)</p><ul><li>class diagram</li></ul></li><li><p>Behavior models  (operational view of the system)</p><ul><li>use case diagram</li><li>activity diagram</li><li>communication diagram</li></ul></li><li><p>State change models (dynamic view of the system)</p><ul><li>state machine system</li></ul></li></ul><h3 id="Use-case-view">Use case view</h3><p>Primary actors: system is designed to serve</p><p>Secondary actors: support roles</p><p>ğŸ¬  <strong>TASK</strong></p><ol><li>Identify actors</li><li>Identify initial use cases</li><li>Draw use case diagram</li><li>Identify packages</li><li>Develop initial use cases</li><li>Refine the Typical and Alternative Scenarios</li><li>Restructure use cases<ul><li>Â«includeÂ» relationship<ul><li>Factors out common behavior in use cases</li><li>included steps</li></ul></li><li>Â«extendÂ» relationship<ul><li>Factors out optional behaviors in use cases</li><li>extended scenario</li></ul></li><li>generalization</li></ul></li></ol><h3 id="Activity-view">Activity view</h3><p>activity diagram</p><h3 id="Structure-view">Structure view</h3><p>class diagram</p><h3 id="Interaction-view">Interaction view</h3><p>sequence diagram</p><p>Communication diagram</p><h3 id="State-Machine-view">State Machine view</h3><p>state machine diagram</p><h3 id="Implementation-view">Implementation view</h3><p>Component diagram</p><p>deployment diagram</p>]]></content>
      
      
      <categories>
          
          <category> è½¯ä»¶éœ€æ±‚åˆ†æ </category>
          
      </categories>
      
      
        <tags>
            
            <tag> å¤§äºŒçš„å›å¿† </tag>
            
            <tag> 2020å¹´çš„å†¬å¤© </tag>
            
            <tag> å¤§å­¦ç¬”è®°ä¸å®Œå…¨æ•´ç† </tag>
            
            <tag> Thomasçš„è½¯éœ€ </tag>
            
        </tags>
      
    </entry>
    
    
    
    <entry>
      <title>Chapter 2: Requirements Determination</title>
      <link href="/2021/11/15/srad/srad-c2/"/>
      <url>/2021/11/15/srad/srad-c2/</url>
      
        <content type="html"><![CDATA[<h2 id="Chapter-2-Requirements-Determination"><em>Chapter 2</em>     Requirements Determination</h2><h3 id="ğŸ•From-business-process-to-solution-envisioning">ğŸ•From business process to solution envisioning</h3><h4 id="IT-Solution">IT Solution</h4><ul><li>Implementation of a <strong>business process</strong></li></ul><h5 id="BPMN">BPMN</h5><p>Business Process Modeling Notation</p><p>UML <strong>activity diagrams</strong></p><p>Goal: Map these notations to an executable language</p><h5 id="BPMN-categories-of-modeling-events">BPMN categories of modeling events</h5><ol><li>Flow objects<ul><li>Events</li><li>Activities</li><li>Gateways</li></ul></li><li>Connecting objects</li></ol><p>&lt;img src="/images/typora/image-20201229204732957.png"style=â€œzoom:80%;â€ /&gt;</p><ol start="3"><li><p>Pools (Swim lanes)</p><p>A pool represents a business entity (participant) in a process.</p><p>â—ï¸ <strong>the sequence flow may not cross the boundary of a pool</strong></p></li><li><p>Artifacts</p></li></ol><h5 id="Process-hierarchy-modeling">Process hierarchy modeling</h5><ul><li><p><strong>sub-processes</strong></p><p>A process may contain other processes</p></li><li><p><strong>task</strong></p><p>An atomic activity within a process</p></li><li><p><strong>process hierarchy(ç­‰çº§åˆ¶) diagram</strong></p><ul><li>A business process can be performed <strong>manually</strong> or <strong>an automated service</strong></li><li>A process has at least one <strong>input</strong> flow and one <strong>output</strong> flow</li><li>A process can be atomic or composite</li><li><img src="/images/typora/image-20201229204308773.png" style="zoom:67%;"></li></ul></li></ul><h4 id="Solution-envisioning">Solution envisioning</h4><ul><li><p>a <strong>business value-driven approach</strong> to delivering an IT service</p></li><li><p>makes a close <strong>connection</strong> between business and IT stakeholders and  <strong>integrates</strong>(æ•´åˆ) business strategy methods and software development capabilities.</p></li><li><p>Three â€œE-sâ€ (efficiency, effectiveness, and edge)</p></li><li><p><strong>Three phases</strong></p><ul><li>Business capability exploration</li><li>Solution capability envisioning</li><li>Software capability design (outcome : software capability architecture)</li></ul></li><li><p><strong>Three distinct implementation strategies</strong></p></li></ul><ol><li>Custom development</li><li>Package-based development</li><li>Component-based development</li></ol><h3 id="ğŸ•Requirements-Engineering">ğŸ•Requirements Engineering</h3><h4 id="Products">Products</h4><p><strong>Primary outcome</strong> is a requirements specification</p><p><strong>Secondary outcome</strong> is a usually system and software acceptance test criteria</p><h4 id="Why-is-RE-important">Why is RE important</h4><ul><li>Helps earlier detection of mistakes</li><li>Forces clients to articulate and review requirements</li><li>Enhance communications between participations</li></ul><h4 id="What-happens-if-Requirements-are-wrong">What happens if Requirements are wrong</h4><ul><li>System may be delivered late and cost more.</li><li>Customers and end-users are not satisfied</li><li>System may be unreliable in use</li></ul><h4 id="Functional-Requirements">Functional Requirements</h4><ul><li>Requirements (or capabilities) for functions <strong>must be performed by the system</strong></li><li><strong>Primary focus</strong> of most requirements activities</li></ul><h4 id="Non-Functional-Requirements">Non-Functional Requirements</h4><ul><li><strong>System properties and constraints</strong></li><li><strong>More critical</strong> than functional requirements</li><li>NFR Sources<ul><li>Product requirements</li><li>Process requirements</li><li>External requirements</li></ul></li></ul><h4 id="Verifiable">Verifiable</h4><p>â—ï¸  <strong>Imprecise requirements cannot be verified</strong></p><p>NFR should be a <strong>measurable</strong> statement</p><h4 id="Requirements-Engineering-Process">Requirements Engineering Process</h4><ul><li>Requirements Elicitationï¼ˆå¯å‘ï¼‰ and Analysis</li><li>Requirements Specification</li><li>Requirements Validation(éªŒè¯æ–¹å¼)</li><li>Requirements Management</li></ul><h3 id="ğŸ•-Requirements-Elicitation">ğŸ•  Requirements Elicitation</h3><h4 id="Requirements-elicitation-principles">Requirements elicitation principles</h4><p>System development is motivated by <strong>a problem</strong></p><ul><li>Aim: to understand the problem clearly</li></ul><h4 id="Requirements-elicitation-activities">Requirements elicitation activities</h4><ul><li><strong>Analyzing the problem</strong></li><li><strong>Identifying requirements sources</strong></li><li><strong>Eliciting requirements from these sources</strong></li></ul><h4 id="Requirements-elicitation-techniques">Requirements elicitation techniques</h4><ul><li>Challenges<ul><li>Stakeholders and users may not be able to describe their tasks well</li><li>Requirements conflict</li><li>Implicitï¼ˆéšå¼ï¼‰ requirements</li></ul></li></ul><h5 id="Interviews">Interviews</h5><ul><li>Prepare questions in advance</li><li>Suggest ideas &amp; alternatives</li></ul><h5 id="Workshops">Workshops</h5><ul><li>Structured meeting<ul><li>formal roles</li><li>clear goals</li></ul></li><li>Multiple stakeholders<ul><li>resolve conflicting requirements</li><li>gather board system usage</li></ul></li></ul><h5 id="Focus-Groups">Focus Groups</h5><ul><li>Less structure</li><li>Exploratory(æ¢ç´¢æ€§) discussion</li><li>Broad stakeholder representation</li><li>Gather broad-based ideas</li></ul><h5 id="Observations">Observations</h5><ul><li>Observe how users perform their tasks</li><li>Users often cannot describe everything they do</li><li>Time consuming</li></ul><h5 id="Questionnaires">Questionnaires</h5><ul><li>Inexpensive and easily administered to remote sites</li><li>Collect data from many users</li><li>May feed into interviews or workshops</li><li>ğŸ˜¢  Good questionnaires difficult to write</li><li>ğŸ°   <strong>Good Questionnaire</strong><ul><li>Answer options for all possibilities</li><li>Answer choices mutually exclusive(äº’æ–¥)</li><li>Avoid phrasing that implies a correct answer</li><li>Closed questions for statistical analysis</li><li>Open questions to gather ideas</li><li>Short</li></ul></li></ul><h5 id="Independent-Elicitation-Techniques">Independent Elicitation Techniques</h5><h6 id="Discover-information-on-your-own">Discover information on your own</h6><h6 id="System-interface-analysis">System interface analysis</h6><ul><li>Look at other systemsâ€™ functionality</li><li>Data exchange (including formats &amp; validation(éªŒè¯) rules)</li><li>Services</li></ul><h6 id="User-interface-analysis">User interface analysis</h6><ul><li>Study existing systems</li></ul><h6 id="Document-analysis">Document analysis</h6><ul><li>Business process descriptions</li><li>Existing system documentation</li><li>Industry standards or legislation</li><li>Gain understanding of domain or system</li></ul><h4 id="Product-of-elicitation-phase">Product of elicitation phase</h4><ul><li>Requirements documentation including a requirements definition</li><li>May use pre-defined requirements document template<ul><li>IEEE, ISO,â€¦</li></ul></li><li>May use less formal documentation and tools<ul><li>User Stories, Jiraâ€¦</li></ul></li></ul><h3 id="ğŸ•-Requirements-negotiation-and-validation">ğŸ•  Requirements negotiation and validation</h3><p><strong>Frequently done in parallel with requirements elicitation</strong></p><p>ğŸ“  Inseparable from the production of requirements document</p><ul><li>negotiation starts from the draft requirement doc</li><li>validation reviews and approves the doc</li></ul><p>ğŸŒµ  <strong>Requirements dependency matrix</strong></p><ul><li><strong>Conflict &amp; Overlap</strong></li></ul><h4 id="Requirements-risks-and-priorities">Requirements risks and priorities</h4><ul><li><strong>Risk analysis</strong> identifies requirements that are likely to cause development difficulties</li><li><strong>Prioritization</strong>(ä¼˜å…ˆæ¬¡åº) allows easy re-scoping of the project when faced with delays</li></ul><h5 id="Risk-Categories">Risk Categories</h5><ol><li>Technical</li><li>Performance</li><li>Security</li><li>Database integrity(æ•°æ®åº“å®Œæ•´æ€§)</li><li>Development process</li><li>Political</li><li>Legal</li><li>Volatility ï¼ˆæŒ¥å‘æ€§ï¼‰</li></ol><h4 id="Requirements-Management">Requirements Management</h4><h5 id="Requirements-identification-and-classification">Requirements identification and classification</h5><ul><li>Natural language statements</li><li>Identification and classification scheme<ul><li>Unique identifier</li><li>Sequential number with document hierarchy ï¼ˆæ–‡ä»¶ç­‰çº§åˆ¶ï¼‰</li><li>Sequential number with requirementâ€™s category (éœ€æ±‚ç±»åˆ«)</li></ul></li></ul><h5 id="Requirements-hierarchies">Requirements hierarchies</h5><p>ğŸ¼  <strong>Parent-child relationships</strong></p><p>Reflect varying abstraction levels</p><ol><li><p>â€¦</p><p>1.1â€¦</p><p>1.2â€¦</p><p>1.3â€¦</p></li></ol><h5 id="Change-management">Change management</h5><p><em><strong>Downstream cost</strong></em> of change</p><ul><li>Strong management policies<ul><li>document change requests</li><li>assess change impact</li><li>effect the changes</li></ul></li></ul><p>âš ï¸  Requirements changes should be stored and tracked by a <strong>software configuration management tool</strong></p><h5 id="Requirements-traceability">Requirements traceability</h5><p><strong>suspect trace</strong>  :  After change to any element in a traceability relationship</p><h4 id="Requirements-business-model">Requirements business model</h4><p><strong>Context diagram</strong>  (System scope)</p><img src="/images/typora/image-20201230151710736.png" style="zoom:67%;"><p><strong>Business Use case diagram</strong>(function requirements)</p><img src="/images/typora/image-20201230151455098.png" alt="" style="zoom:67%;"><p><strong>Business class diagram</strong>  (data requirements)</p><img src="/images/typora/image-20201230151522214.png" alt="" style="zoom:67%;">]]></content>
      
      
      <categories>
          
          <category> è½¯ä»¶éœ€æ±‚åˆ†æ </category>
          
      </categories>
      
      
        <tags>
            
            <tag> å¤§äºŒçš„å›å¿† </tag>
            
            <tag> 2020å¹´çš„å†¬å¤© </tag>
            
            <tag> å¤§å­¦ç¬”è®°ä¸å®Œå…¨æ•´ç† </tag>
            
            <tag> Thomasçš„è½¯éœ€ </tag>
            
        </tags>
      
    </entry>
    
    
    
    <entry>
      <title>Chapter 1: Process Models</title>
      <link href="/2021/10/14/srad/srad-c1/"/>
      <url>/2021/10/14/srad/srad-c1/</url>
      
        <content type="html"><![CDATA[<h1><strong>ğŸ• <em><strong>Chapter 1</strong></em>   Process Models</strong></h1><p>Abstract representation of a process</p><h3 id="ğŸ˜¶Waterfall-plan-driven">ğŸ˜¶<strong>Waterfall</strong> (plan driven)</h3><p>ğŸ’¡  Introduce iteration between phases<br><img src="/images/waterfall.png" alt="Waterfall Model" style="zoom: 67%;"></p><h3 id="ğŸ˜¶V-Model-plan-driven">ğŸ˜¶<strong>V  Model</strong> (plan driven)</h3><img src="/images/typora/image-20201226160400440.png" alt="V Model" style="zoom:67%;"><h3 id="ğŸ˜¶Spiral-plan-driven">ğŸ˜¶<strong>Spiral</strong> (plan driven)</h3><p>ğŸ’¡  <strong>Focus on process controlâ€‹</strong><br>â—ï¸   introduce <strong>risk analysis</strong> so that the software has the opportunity to stop when major risks canâ€™t be ruled out . It reduces loss.</p><p><strong>Application</strong></p><ul><li>When there is a budget constraint and <strong>risk evaluation</strong> is important.</li><li>Requirements are complex and need evaluation to get clarity.</li></ul><img src="/images/typora/image-20201226161836684.png" style="zoom:80%;"><h3 id="â­ï¸Incremental-and-Iterative-Process-Model">â­ï¸<strong>Incremental and Iterative Process Model</strong></h3><p>Details are added in successive <strong>iterations</strong>, changes and improvements are introduced as needed and <strong>incremental</strong> releases of software modules maintain user satisfaction and provide important feedback to modules still under development.</p><h3 id="â­ï¸Unified-Process-Model">â­ï¸<strong>Unified Process Model</strong></h3><p>ğŸ’¡  Four distinct phases</p><ol><li>Inception</li><li>Elaborationï¼ˆç»†åŒ–ï¼‰</li><li>Construction</li><li>Transitionï¼ˆè¿‡æ¸¡ï¼‰<br>ğŸ’¡  Characteristics</li></ol><ul><li>use-case driven</li><li>architecture-centric</li><li>risk focused</li><li>iterative and incremental</li><li><img src="/images/typora/image-20201226174534551.png" style="zoom:67%;"></li></ul><h3 id="â­ï¸Model-Driven-Architecture-MDA-Model">â­ï¸<strong>Model Driven Architecture (MDA)  Model</strong></h3><p>MDA is based on the idea of executable specifications â€“ generating the software from models and components.</p><h3 id="â­ï¸Agile-Model">â­ï¸<strong>Agile Model</strong></h3><p>Agile development proposes a framework in which people and team <strong>collaboration</strong> are considered more important than <strong>planning</strong>, documentation and other formalities.</p><p>â—ï¸  Requirements are never changed!</p><p>â—ï¸   Deliver early and deliver often !</p><p>ğŸ’™ Agile methods:  <strong>Scrum</strong>, XP, FDD, DSDM</p><p><strong>Scrum</strong> : Scrum is a simple framework for effective team collaboration <strong>on complex products</strong>. It productively and creatively delivers products of the <strong>highest possible value.</strong></p><ul><li>Lightweight</li><li>Simple to understand</li><li>Difficult to master</li></ul><h3 id="â­ï¸Lean-Development-Model">â­ï¸<strong>Lean Development Model</strong></h3><p>ğŸ’š  a set of principles that can be applied to software development to decrease programming effort , budgeting, and  defect rates by one third</p><ul><li>Think Big</li><li>Act Small</li><li>Fail Fast</li></ul><p>ğŸ’¡   <strong>Principles</strong></p><ul><li>Eliminate Waste ï¼ˆæ¶ˆé™¤æµªè´¹ï¼‰</li><li>Amplify Learning  (åŠ å¼ºå­¦ä¹ )</li><li>Decide as late as possible</li><li>Deliver as Fast as Possible</li><li>Empower the team</li><li>Build Integrity(å»‰æ´) in</li><li>See the whole</li></ul><h3 id="â­ï¸Formal-Model">â­ï¸<strong>Formal</strong> <strong>Model</strong></h3><p><strong>A formal model is a precise statement of components to be used and the relationships among them.</strong></p><p>ğŸ’¡  Application of mathematical formality to software development</p><ul><li>formal specification</li><li>transformation of specification to code</li></ul><h3 id="â­ï¸-Z-specification-Model">â­ï¸  <strong>Z specification Model</strong></h3><p>Z is a model oriented formal specification language</p><img src="/images/typora/image-20201227152620036.png" style="zoom:67%;">]]></content>
      
      
      <categories>
          
          <category> è½¯ä»¶éœ€æ±‚åˆ†æ </category>
          
      </categories>
      
      
        <tags>
            
            <tag> å¤§äºŒçš„å›å¿† </tag>
            
            <tag> 2020å¹´çš„å†¬å¤© </tag>
            
            <tag> å¤§å­¦ç¬”è®°ä¸å®Œå…¨æ•´ç† </tag>
            
            <tag> Thomasçš„è½¯éœ€ </tag>
            
        </tags>
      
    </entry>
    
    
  
  
</search>
