

================================================================
== Vivado HLS Report for 'translator_transform'
================================================================
* Date:           Mon Dec 11 13:07:01 2017

* Version:        2017.3 (Build 2018833 on Wed Oct 04 20:30:40 MDT 2017)
* Project:        translator
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.35|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   14|   14|   14|   14|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      2|       -|       -|
|Expression       |        -|      -|       0|      78|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|     224|     108|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     311|
|Register         |        -|      -|      26|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      2|     250|     497|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT|
    +-------------------------+----------------------+---------+-------+-----+----+
    |translator_urem_1bkb_U1  |translator_urem_1bkb  |        0|      0|  130|  69|
    |translator_urem_7cud_U2  |translator_urem_7cud  |        0|      0|   94|  39|
    +-------------------------+----------------------+---------+-------+-----+----+
    |Total                    |                      |        0|      0|  224| 108|
    +-------------------------+----------------------+---------+-------+-----+----+

    * DSP48: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |translator_mul_mudEe_U3  |translator_mul_mudEe  |  i0 * i1  |
    |translator_mul_mudEe_U4  |translator_mul_mudEe  |  i0 * i1  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |tmp_5_fu_398_p2           |     +    |      0|  0|  13|           3|           4|
    |ap_condition_473          |    and   |      0|  0|   8|           1|           1|
    |ap_condition_485          |    and   |      0|  0|   8|           1|           1|
    |ap_condition_496          |    and   |      0|  0|   8|           1|           1|
    |tmp_3_fu_393_p2           |   icmp   |      0|  0|   9|           4|           4|
    |tmp_6_fu_383_p2           |   icmp   |      0|  0|  13|          10|           6|
    |p_cast_cast_fu_448_p3     |  select  |      0|  0|   7|           1|           1|
    |tmp_4_fu_403_p3           |  select  |      0|  0|   4|           1|           4|
    |valor_assign_3_fu_415_p2  |    xor   |      0|  0|   8|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0|  78|          23|          24|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  65|         16|    1|         16|
    |ap_phi_mux_p_0_i1_phi_fu_283_p22  |  53|         12|    7|         84|
    |ap_phi_mux_p_0_i2_phi_fu_245_p22  |  53|         12|    7|         84|
    |ap_phi_mux_p_0_i_phi_fu_321_p22   |  53|         12|    7|         84|
    |translator_digits_address0        |  15|          3|    2|          6|
    |translator_digits_address1        |  15|          3|    2|          6|
    |translator_digits_d0              |  15|          3|   32|         96|
    |translator_digits_d1              |  15|          3|   32|         96|
    |translator_transformed_o          |  27|          5|   32|        160|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 311|         69|  122|        632|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |div1_cast_reg_502  |   4|   0|    4|          0|
    |div_cast_reg_497   |   7|   0|    7|          0|
    |tmp_4_reg_515      |   4|   0|    4|          0|
    |tmp_6_reg_509      |   1|   0|    1|          0|
    |val_V_reg_490      |  10|   0|   10|          0|
    +-------------------+----+----+-----+-----------+
    |Total              |  26|   0|   26|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+---------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                           |  in |    1| ap_ctrl_hs |  translator::transform | return value |
|ap_rst                           |  in |    1| ap_ctrl_hs |  translator::transform | return value |
|number                           |  in |   10|   ap_none  |         number         |    pointer   |
|whichDisp                        |  in |    4|   ap_none  |        whichDisp       |    pointer   |
|toDisp                           | out |    7|   ap_vld   |         toDisp         |    pointer   |
|toDisp_ap_vld                    | out |    1|   ap_vld   |         toDisp         |    pointer   |
|translator_disp                  | out |   32|   ap_vld   |     translator_disp    |    pointer   |
|translator_disp_ap_vld           | out |    1|   ap_vld   |     translator_disp    |    pointer   |
|translator_digits_address0       | out |    2|  ap_memory |    translator_digits   |     array    |
|translator_digits_ce0            | out |    1|  ap_memory |    translator_digits   |     array    |
|translator_digits_we0            | out |    1|  ap_memory |    translator_digits   |     array    |
|translator_digits_d0             | out |   32|  ap_memory |    translator_digits   |     array    |
|translator_digits_address1       | out |    2|  ap_memory |    translator_digits   |     array    |
|translator_digits_ce1            | out |    1|  ap_memory |    translator_digits   |     array    |
|translator_digits_we1            | out |    1|  ap_memory |    translator_digits   |     array    |
|translator_digits_d1             | out |   32|  ap_memory |    translator_digits   |     array    |
|translator_transformed_i         |  in |   32|   ap_ovld  | translator_transformed |    pointer   |
|translator_transformed_o         | out |   32|   ap_ovld  | translator_transformed |    pointer   |
|translator_transformed_o_ap_vld  | out |    1|   ap_ovld  | translator_transformed |    pointer   |
+---------------------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 

* FSM state operations: 

 <State 1> : 2.82ns
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%val_V = call i10 @_ssdm_op_Read.ap_auto.volatile.i10P(i10* %number)" [translator.cpp:46]
ST_1 : Operation 17 [14/14] (2.82ns)   --->   "%tmp = urem i10 %val_V, 10" [translator.cpp:48]   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 2.66> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 2> : 2.82ns
ST_2 : Operation 18 [13/14] (2.82ns)   --->   "%tmp = urem i10 %val_V, 10" [translator.cpp:48]   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 2.66> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 3> : 6.35ns
ST_3 : Operation 19 [12/14] (2.82ns)   --->   "%tmp = urem i10 %val_V, 10" [translator.cpp:48]   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 2.66> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%zext1_cast = zext i10 %val_V to i22" [translator.cpp:49]
ST_3 : Operation 21 [1/1] (6.35ns)   --->   "%mul2 = mul i22 1639, %zext1_cast" [translator.cpp:49]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%div_cast = call i7 @_ssdm_op_PartSelect.i7.i22.i32.i32(i22 %mul2, i32 14, i32 20)" [translator.cpp:49]
ST_3 : Operation 23 [1/1] (6.35ns)   --->   "%mul = mul i22 1311, %zext1_cast" [translator.cpp:50]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%div1_cast = call i4 @_ssdm_op_PartSelect.i4.i22.i32.i32(i22 %mul, i32 17, i32 20)" [translator.cpp:50]
ST_3 : Operation 25 [1/1] (1.43ns)   --->   "%tmp_6 = icmp ult i10 %val_V, -24" [translator.cpp:51]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

 <State 4> : 2.82ns
ST_4 : Operation 26 [11/14] (2.82ns)   --->   "%tmp = urem i10 %val_V, 10" [translator.cpp:48]   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 2.66> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 27 [11/11] (2.66ns)   --->   "%tmp_2 = urem i7 %div_cast, 10" [translator.cpp:49]   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 2.66> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 5> : 2.82ns
ST_5 : Operation 28 [10/14] (2.82ns)   --->   "%tmp = urem i10 %val_V, 10" [translator.cpp:48]   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 2.66> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 29 [10/11] (2.66ns)   --->   "%tmp_2 = urem i7 %div_cast, 10" [translator.cpp:49]   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 2.66> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 6> : 2.82ns
ST_6 : Operation 30 [9/14] (2.82ns)   --->   "%tmp = urem i10 %val_V, 10" [translator.cpp:48]   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 2.66> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 31 [9/11] (2.66ns)   --->   "%tmp_2 = urem i7 %div_cast, 10" [translator.cpp:49]   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 2.66> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 7> : 2.82ns
ST_7 : Operation 32 [8/14] (2.82ns)   --->   "%tmp = urem i10 %val_V, 10" [translator.cpp:48]   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 2.66> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 33 [8/11] (2.66ns)   --->   "%tmp_2 = urem i7 %div_cast, 10" [translator.cpp:49]   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 2.66> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 8> : 2.82ns
ST_8 : Operation 34 [7/14] (2.82ns)   --->   "%tmp = urem i10 %val_V, 10" [translator.cpp:48]   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 2.66> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 35 [7/11] (2.66ns)   --->   "%tmp_2 = urem i7 %div_cast, 10" [translator.cpp:49]   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 2.66> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 9> : 2.82ns
ST_9 : Operation 36 [6/14] (2.82ns)   --->   "%tmp = urem i10 %val_V, 10" [translator.cpp:48]   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 2.66> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 37 [6/11] (2.66ns)   --->   "%tmp_2 = urem i7 %div_cast, 10" [translator.cpp:49]   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 2.66> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 10> : 2.82ns
ST_10 : Operation 38 [5/14] (2.82ns)   --->   "%tmp = urem i10 %val_V, 10" [translator.cpp:48]   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 2.66> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 39 [5/11] (2.66ns)   --->   "%tmp_2 = urem i7 %div_cast, 10" [translator.cpp:49]   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 2.66> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 11> : 2.82ns
ST_11 : Operation 40 [4/14] (2.82ns)   --->   "%tmp = urem i10 %val_V, 10" [translator.cpp:48]   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 2.66> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 41 [4/11] (2.66ns)   --->   "%tmp_2 = urem i7 %div_cast, 10" [translator.cpp:49]   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 2.66> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 12> : 2.82ns
ST_12 : Operation 42 [3/14] (2.82ns)   --->   "%tmp = urem i10 %val_V, 10" [translator.cpp:48]   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 2.66> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 43 [3/11] (2.66ns)   --->   "%tmp_2 = urem i7 %div_cast, 10" [translator.cpp:49]   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 2.66> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 13> : 4.40ns
ST_13 : Operation 44 [2/14] (2.82ns)   --->   "%tmp = urem i10 %val_V, 10" [translator.cpp:48]   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 2.66> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 45 [2/11] (2.66ns)   --->   "%tmp_2 = urem i7 %div_cast, 10" [translator.cpp:49]   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 2.66> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 46 [1/1] (1.21ns)   --->   "%tmp_3 = icmp ult i4 %div1_cast, -6" [translator.cpp:50]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 47 [1/1] (1.49ns)   --->   "%tmp_5 = add i4 6, %div1_cast" [translator.cpp:50]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 48 [1/1] (1.15ns)   --->   "%tmp_4 = select i1 %tmp_3, i4 %div1_cast, i4 %tmp_5" [translator.cpp:50]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 49 [1/1] (0.00ns)   --->   "%valor_assign_2 = zext i4 %tmp_4 to i32" [translator.cpp:50]
ST_13 : Operation 50 [1/1] (0.00ns)   --->   "%translator_digits_ad_2 = getelementptr [4 x i32]* %translator_digits, i64 0, i64 2" [translator.cpp:50]
ST_13 : Operation 51 [1/1] (1.75ns)   --->   "store i32 %valor_assign_2, i32* %translator_digits_ad_2, align 4" [translator.cpp:50]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_13 : Operation 52 [1/1] (0.57ns)   --->   "%valor_assign_3 = xor i1 %tmp_6, true" [translator.cpp:51]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 53 [1/1] (0.00ns)   --->   "%valor_assign_3_cast = zext i1 %valor_assign_3 to i32" [translator.cpp:51]
ST_13 : Operation 54 [1/1] (0.00ns)   --->   "%translator_digits_ad_3 = getelementptr [4 x i32]* %translator_digits, i64 0, i64 3" [translator.cpp:51]
ST_13 : Operation 55 [1/1] (1.75ns)   --->   "store i32 %valor_assign_3_cast, i32* %translator_digits_ad_3, align 4" [translator.cpp:51]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

 <State 14> : 4.69ns
ST_14 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10* %number), !map !94"
ST_14 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %whichDisp), !map !98"
ST_14 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i7* %toDisp), !map !102"
ST_14 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %translator_i), !map !106"
ST_14 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %translator_disp), !map !110"
ST_14 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x i32]* %translator_digits), !map !114"
ST_14 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %translator_transformed), !map !118"
ST_14 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([11 x i8]* @p_str, i32 0, [14 x i8]* @p_str1, [7 x i8]* @p_str2, i32 0, i32 0, i10* %number) nounwind" [translator.cpp:44]
ST_14 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([11 x i8]* @p_str, i32 0, [13 x i8]* @p_str3, [10 x i8]* @p_str4, i32 0, i32 0, i4* %whichDisp) nounwind" [translator.cpp:45]
ST_14 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([11 x i8]* @p_str, i32 1, [13 x i8]* @p_str5, [7 x i8]* @p_str6, i32 0, i32 0, i7* %toDisp) nounwind" [translator.cpp:46]
ST_14 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProcessDef([11 x i8]* @p_str, i32 0, [10 x i8]* @p_str7) nounwind" [translator.cpp:47]
ST_14 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str8)" [translator.cpp:47]
ST_14 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 1) nounwind" [translator.cpp:47]
ST_14 : Operation 69 [1/14] (2.82ns)   --->   "%tmp = urem i10 %val_V, 10" [translator.cpp:48]   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 2.66> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_7 = trunc i10 %tmp to i5" [translator.cpp:48]
ST_14 : Operation 71 [1/1] (0.00ns)   --->   "%valor_assign = zext i10 %tmp to i32" [translator.cpp:48]
ST_14 : Operation 72 [1/1] (0.00ns)   --->   "%translator_digits_ad = getelementptr [4 x i32]* %translator_digits, i64 0, i64 0" [translator.cpp:48]
ST_14 : Operation 73 [1/1] (1.75ns)   --->   "store i32 %valor_assign, i32* %translator_digits_ad, align 4" [translator.cpp:48]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_14 : Operation 74 [1/11] (2.66ns)   --->   "%tmp_2 = urem i7 %div_cast, 10" [translator.cpp:49]   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 2.66> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_9 = trunc i7 %tmp_2 to i5" [translator.cpp:49]
ST_14 : Operation 76 [1/1] (0.00ns)   --->   "%valor_assign_1 = zext i7 %tmp_2 to i32" [translator.cpp:49]
ST_14 : Operation 77 [1/1] (0.00ns)   --->   "%translator_digits_ad_1 = getelementptr [4 x i32]* %translator_digits, i64 0, i64 1" [translator.cpp:49]
ST_14 : Operation 78 [1/1] (1.75ns)   --->   "store i32 %valor_assign_1, i32* %translator_digits_ad_1, align 4" [translator.cpp:49]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_14 : Operation 79 [1/1] (0.00ns)   --->   "%val_V_1 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %whichDisp)" [translator.cpp:53]
ST_14 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_8 = zext i4 %val_V_1 to i32" [translator.cpp:53]
ST_14 : Operation 81 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %translator_disp, i32 %tmp_8)" [translator.cpp:53]
ST_14 : Operation 82 [1/1] (1.21ns)   --->   "switch i4 %val_V_1, label %._crit_edge [
    i4 7, label %1
    i4 -5, label %12
    i4 -3, label %23
    i4 -2, label %translate.exit52
  ]" [translator.cpp:55]
ST_14 : Operation 83 [1/1] (1.15ns)   --->   "%p_cast_cast = select i1 %tmp_6, i32 1, i32 79" [translator.cpp:5->translator.cpp:67]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 84 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %translator_transformed, i32 %p_cast_cast)" [translator.cpp:67]
ST_14 : Operation 85 [1/1] (0.00ns)   --->   "br label %._crit_edge" [translator.cpp:68]
ST_14 : Operation 86 [1/1] (1.86ns)   --->   "switch i4 %tmp_4, label %33 [
    i4 0, label %translate.exit50
    i4 1, label %24
    i4 2, label %25
    i4 3, label %26
    i4 4, label %27
    i4 5, label %28
    i4 6, label %29
    i4 7, label %30
    i4 -8, label %31
    i4 -7, label %32
  ]" [translator.cpp:5->translator.cpp:64]
ST_14 : Operation 87 [1/1] (1.86ns)   --->   "br label %translate.exit50" [translator.cpp:34->translator.cpp:64]
ST_14 : Operation 88 [1/1] (1.86ns)   --->   "br label %translate.exit50" [translator.cpp:31->translator.cpp:64]
ST_14 : Operation 89 [1/1] (1.86ns)   --->   "br label %translate.exit50" [translator.cpp:28->translator.cpp:64]
ST_14 : Operation 90 [1/1] (1.86ns)   --->   "br label %translate.exit50" [translator.cpp:25->translator.cpp:64]
ST_14 : Operation 91 [1/1] (1.86ns)   --->   "br label %translate.exit50" [translator.cpp:22->translator.cpp:64]
ST_14 : Operation 92 [1/1] (1.86ns)   --->   "br label %translate.exit50" [translator.cpp:19->translator.cpp:64]
ST_14 : Operation 93 [1/1] (1.86ns)   --->   "br label %translate.exit50" [translator.cpp:16->translator.cpp:64]
ST_14 : Operation 94 [1/1] (1.86ns)   --->   "br label %translate.exit50" [translator.cpp:13->translator.cpp:64]
ST_14 : Operation 95 [1/1] (1.86ns)   --->   "br label %translate.exit50" [translator.cpp:10->translator.cpp:64]
ST_14 : Operation 96 [1/1] (1.86ns)   --->   "br label %translate.exit50" [translator.cpp:37->translator.cpp:64]
ST_14 : Operation 97 [1/1] (0.00ns)   --->   "%p_0_i2 = phi i7 [ -1, %33 ], [ 4, %32 ], [ 0, %31 ], [ 15, %30 ], [ 32, %29 ], [ 36, %28 ], [ -52, %27 ], [ 6, %26 ], [ 18, %25 ], [ -49, %24 ], [ 1, %23 ]"
ST_14 : Operation 98 [1/1] (0.00ns)   --->   "%p_0_i2_cast = zext i7 %p_0_i2 to i32" [translator.cpp:64]
ST_14 : Operation 99 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %translator_transformed, i32 %p_0_i2_cast)" [translator.cpp:64]
ST_14 : Operation 100 [1/1] (0.00ns)   --->   "br label %._crit_edge" [translator.cpp:65]
ST_14 : Operation 101 [1/1] (1.86ns)   --->   "switch i5 %tmp_9, label %22 [
    i5 0, label %translate.exit48
    i5 1, label %13
    i5 2, label %14
    i5 3, label %15
    i5 4, label %16
    i5 5, label %17
    i5 6, label %18
    i5 7, label %19
    i5 8, label %20
    i5 9, label %21
  ]" [translator.cpp:5->translator.cpp:61]
ST_14 : Operation 102 [1/1] (1.86ns)   --->   "br label %translate.exit48" [translator.cpp:34->translator.cpp:61]
ST_14 : Operation 103 [1/1] (1.86ns)   --->   "br label %translate.exit48" [translator.cpp:31->translator.cpp:61]
ST_14 : Operation 104 [1/1] (1.86ns)   --->   "br label %translate.exit48" [translator.cpp:28->translator.cpp:61]
ST_14 : Operation 105 [1/1] (1.86ns)   --->   "br label %translate.exit48" [translator.cpp:25->translator.cpp:61]
ST_14 : Operation 106 [1/1] (1.86ns)   --->   "br label %translate.exit48" [translator.cpp:22->translator.cpp:61]
ST_14 : Operation 107 [1/1] (1.86ns)   --->   "br label %translate.exit48" [translator.cpp:19->translator.cpp:61]
ST_14 : Operation 108 [1/1] (1.86ns)   --->   "br label %translate.exit48" [translator.cpp:16->translator.cpp:61]
ST_14 : Operation 109 [1/1] (1.86ns)   --->   "br label %translate.exit48" [translator.cpp:13->translator.cpp:61]
ST_14 : Operation 110 [1/1] (1.86ns)   --->   "br label %translate.exit48" [translator.cpp:10->translator.cpp:61]
ST_14 : Operation 111 [1/1] (1.86ns)   --->   "br label %translate.exit48" [translator.cpp:37->translator.cpp:61]
ST_14 : Operation 112 [1/1] (0.00ns)   --->   "%p_0_i1 = phi i7 [ -1, %22 ], [ 4, %21 ], [ 0, %20 ], [ 15, %19 ], [ 32, %18 ], [ 36, %17 ], [ -52, %16 ], [ 6, %15 ], [ 18, %14 ], [ -49, %13 ], [ 1, %12 ]"
ST_14 : Operation 113 [1/1] (0.00ns)   --->   "%p_0_i1_cast = zext i7 %p_0_i1 to i32" [translator.cpp:61]
ST_14 : Operation 114 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %translator_transformed, i32 %p_0_i1_cast)" [translator.cpp:61]
ST_14 : Operation 115 [1/1] (0.00ns)   --->   "br label %._crit_edge" [translator.cpp:62]
ST_14 : Operation 116 [1/1] (1.86ns)   --->   "switch i5 %tmp_7, label %11 [
    i5 0, label %translate.exit
    i5 1, label %2
    i5 2, label %3
    i5 3, label %4
    i5 4, label %5
    i5 5, label %6
    i5 6, label %7
    i5 7, label %8
    i5 8, label %9
    i5 9, label %10
  ]" [translator.cpp:5->translator.cpp:58]
ST_14 : Operation 117 [1/1] (1.86ns)   --->   "br label %translate.exit" [translator.cpp:34->translator.cpp:58]
ST_14 : Operation 118 [1/1] (1.86ns)   --->   "br label %translate.exit" [translator.cpp:31->translator.cpp:58]
ST_14 : Operation 119 [1/1] (1.86ns)   --->   "br label %translate.exit" [translator.cpp:28->translator.cpp:58]
ST_14 : Operation 120 [1/1] (1.86ns)   --->   "br label %translate.exit" [translator.cpp:25->translator.cpp:58]
ST_14 : Operation 121 [1/1] (1.86ns)   --->   "br label %translate.exit" [translator.cpp:22->translator.cpp:58]
ST_14 : Operation 122 [1/1] (1.86ns)   --->   "br label %translate.exit" [translator.cpp:19->translator.cpp:58]
ST_14 : Operation 123 [1/1] (1.86ns)   --->   "br label %translate.exit" [translator.cpp:16->translator.cpp:58]
ST_14 : Operation 124 [1/1] (1.86ns)   --->   "br label %translate.exit" [translator.cpp:13->translator.cpp:58]
ST_14 : Operation 125 [1/1] (1.86ns)   --->   "br label %translate.exit" [translator.cpp:10->translator.cpp:58]
ST_14 : Operation 126 [1/1] (1.86ns)   --->   "br label %translate.exit" [translator.cpp:37->translator.cpp:58]
ST_14 : Operation 127 [1/1] (0.00ns)   --->   "%p_0_i = phi i7 [ -1, %11 ], [ 4, %10 ], [ 0, %9 ], [ 15, %8 ], [ 32, %7 ], [ 36, %6 ], [ -52, %5 ], [ 6, %4 ], [ 18, %3 ], [ -49, %2 ], [ 1, %1 ]"
ST_14 : Operation 128 [1/1] (0.00ns)   --->   "%p_0_i_cast = zext i7 %p_0_i to i32" [translator.cpp:58]
ST_14 : Operation 129 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %translator_transformed, i32 %p_0_i_cast)" [translator.cpp:58]
ST_14 : Operation 130 [1/1] (0.00ns)   --->   "br label %._crit_edge" [translator.cpp:59]

 <State 15> : 0.00ns
ST_15 : Operation 131 [1/1] (0.00ns)   --->   "%translator_transform = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %translator_transformed)" [translator.cpp:71]
ST_15 : Operation 132 [1/1] (0.00ns)   --->   "%v_V = trunc i32 %translator_transform to i7" [translator.cpp:71]
ST_15 : Operation 133 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i7P(i7* %toDisp, i7 %v_V)" [translator.cpp:71]
ST_15 : Operation 134 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str8, i32 %tmp_1)" [translator.cpp:71]
ST_15 : Operation 135 [1/1] (0.00ns)   --->   "ret void" [translator.cpp:71]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ number]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ whichDisp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ toDisp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ translator_i]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ translator_disp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ translator_digits]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ translator_transformed]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
val_V                  (read           ) [ 0011111111111110]
zext1_cast             (zext           ) [ 0000000000000000]
mul2                   (mul            ) [ 0000000000000000]
div_cast               (partselect     ) [ 0000111111111110]
mul                    (mul            ) [ 0000000000000000]
div1_cast              (partselect     ) [ 0000111111111100]
tmp_6                  (icmp           ) [ 0000111111111110]
tmp_3                  (icmp           ) [ 0000000000000000]
tmp_5                  (add            ) [ 0000000000000000]
tmp_4                  (select         ) [ 0000000000000010]
valor_assign_2         (zext           ) [ 0000000000000000]
translator_digits_ad_2 (getelementptr  ) [ 0000000000000000]
StgValue_51            (store          ) [ 0000000000000000]
valor_assign_3         (xor            ) [ 0000000000000000]
valor_assign_3_cast    (zext           ) [ 0000000000000000]
translator_digits_ad_3 (getelementptr  ) [ 0000000000000000]
StgValue_55            (store          ) [ 0000000000000000]
StgValue_56            (specbitsmap    ) [ 0000000000000000]
StgValue_57            (specbitsmap    ) [ 0000000000000000]
StgValue_58            (specbitsmap    ) [ 0000000000000000]
StgValue_59            (specbitsmap    ) [ 0000000000000000]
StgValue_60            (specbitsmap    ) [ 0000000000000000]
StgValue_61            (specbitsmap    ) [ 0000000000000000]
StgValue_62            (specbitsmap    ) [ 0000000000000000]
StgValue_63            (specport       ) [ 0000000000000000]
StgValue_64            (specport       ) [ 0000000000000000]
StgValue_65            (specport       ) [ 0000000000000000]
StgValue_66            (specprocessdef ) [ 0000000000000000]
tmp_1                  (specregionbegin) [ 0000000000000001]
StgValue_68            (specprotocol   ) [ 0000000000000000]
tmp                    (urem           ) [ 0000000000000000]
tmp_7                  (trunc          ) [ 0000000000000010]
valor_assign           (zext           ) [ 0000000000000000]
translator_digits_ad   (getelementptr  ) [ 0000000000000000]
StgValue_73            (store          ) [ 0000000000000000]
tmp_2                  (urem           ) [ 0000000000000000]
tmp_9                  (trunc          ) [ 0000000000000010]
valor_assign_1         (zext           ) [ 0000000000000000]
translator_digits_ad_1 (getelementptr  ) [ 0000000000000000]
StgValue_78            (store          ) [ 0000000000000000]
val_V_1                (read           ) [ 0000000000000010]
tmp_8                  (zext           ) [ 0000000000000000]
StgValue_81            (write          ) [ 0000000000000000]
StgValue_82            (switch         ) [ 0000000000000000]
p_cast_cast            (select         ) [ 0000000000000000]
StgValue_84            (write          ) [ 0000000000000000]
StgValue_85            (br             ) [ 0000000000000000]
StgValue_86            (switch         ) [ 0000000000000000]
StgValue_87            (br             ) [ 0000000000000000]
StgValue_88            (br             ) [ 0000000000000000]
StgValue_89            (br             ) [ 0000000000000000]
StgValue_90            (br             ) [ 0000000000000000]
StgValue_91            (br             ) [ 0000000000000000]
StgValue_92            (br             ) [ 0000000000000000]
StgValue_93            (br             ) [ 0000000000000000]
StgValue_94            (br             ) [ 0000000000000000]
StgValue_95            (br             ) [ 0000000000000000]
StgValue_96            (br             ) [ 0000000000000000]
p_0_i2                 (phi            ) [ 0000000000000000]
p_0_i2_cast            (zext           ) [ 0000000000000000]
StgValue_99            (write          ) [ 0000000000000000]
StgValue_100           (br             ) [ 0000000000000000]
StgValue_101           (switch         ) [ 0000000000000000]
StgValue_102           (br             ) [ 0000000000000000]
StgValue_103           (br             ) [ 0000000000000000]
StgValue_104           (br             ) [ 0000000000000000]
StgValue_105           (br             ) [ 0000000000000000]
StgValue_106           (br             ) [ 0000000000000000]
StgValue_107           (br             ) [ 0000000000000000]
StgValue_108           (br             ) [ 0000000000000000]
StgValue_109           (br             ) [ 0000000000000000]
StgValue_110           (br             ) [ 0000000000000000]
StgValue_111           (br             ) [ 0000000000000000]
p_0_i1                 (phi            ) [ 0000000000000000]
p_0_i1_cast            (zext           ) [ 0000000000000000]
StgValue_114           (write          ) [ 0000000000000000]
StgValue_115           (br             ) [ 0000000000000000]
StgValue_116           (switch         ) [ 0000000000000000]
StgValue_117           (br             ) [ 0000000000000000]
StgValue_118           (br             ) [ 0000000000000000]
StgValue_119           (br             ) [ 0000000000000000]
StgValue_120           (br             ) [ 0000000000000000]
StgValue_121           (br             ) [ 0000000000000000]
StgValue_122           (br             ) [ 0000000000000000]
StgValue_123           (br             ) [ 0000000000000000]
StgValue_124           (br             ) [ 0000000000000000]
StgValue_125           (br             ) [ 0000000000000000]
StgValue_126           (br             ) [ 0000000000000000]
p_0_i                  (phi            ) [ 0000000000000000]
p_0_i_cast             (zext           ) [ 0000000000000000]
StgValue_129           (write          ) [ 0000000000000000]
StgValue_130           (br             ) [ 0000000000000000]
translator_transform   (read           ) [ 0000000000000000]
v_V                    (trunc          ) [ 0000000000000000]
StgValue_133           (write          ) [ 0000000000000000]
empty                  (specregionend  ) [ 0000000000000000]
StgValue_135           (ret            ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="number">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="number"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="whichDisp">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="whichDisp"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="toDisp">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="toDisp"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="translator_i">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="translator_i"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="translator_disp">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="translator_disp"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="translator_digits">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="translator_digits"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="translator_transformed">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="translator_transformed"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.volatile.i10P"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i22.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i22.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPort"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProcessDef"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.volatile.i4P"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.i7P"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="160" class="1004" name="val_V_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="10" slack="0"/>
<pin id="162" dir="0" index="1" bw="10" slack="0"/>
<pin id="163" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val_V/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="val_V_1_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="4" slack="0"/>
<pin id="168" dir="0" index="1" bw="4" slack="0"/>
<pin id="169" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val_V_1/14 "/>
</bind>
</comp>

<comp id="172" class="1004" name="StgValue_81_write_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="0" index="2" bw="4" slack="0"/>
<pin id="176" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_81/14 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_write_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="0" slack="0"/>
<pin id="181" dir="0" index="1" bw="32" slack="0"/>
<pin id="182" dir="0" index="2" bw="8" slack="0"/>
<pin id="183" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_84/14 StgValue_99/14 StgValue_114/14 StgValue_129/14 "/>
</bind>
</comp>

<comp id="186" class="1004" name="translator_transform_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="translator_transform/15 "/>
</bind>
</comp>

<comp id="192" class="1004" name="StgValue_133_write_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="0" slack="0"/>
<pin id="194" dir="0" index="1" bw="7" slack="0"/>
<pin id="195" dir="0" index="2" bw="7" slack="0"/>
<pin id="196" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_133/15 "/>
</bind>
</comp>

<comp id="199" class="1004" name="translator_digits_ad_2_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="3" slack="0"/>
<pin id="203" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="translator_digits_ad_2/13 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_access_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="2" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="0"/>
<pin id="220" dir="0" index="3" bw="2" slack="0"/>
<pin id="221" dir="0" index="4" bw="32" slack="0"/>
<pin id="210" dir="1" index="2" bw="32" slack="2147483647"/>
<pin id="222" dir="1" index="5" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_51/13 StgValue_55/13 StgValue_73/14 StgValue_78/14 "/>
</bind>
</comp>

<comp id="212" class="1004" name="translator_digits_ad_3_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="3" slack="0"/>
<pin id="216" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="translator_digits_ad_3/13 "/>
</bind>
</comp>

<comp id="224" class="1004" name="translator_digits_ad_gep_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="1" slack="0"/>
<pin id="228" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="translator_digits_ad/14 "/>
</bind>
</comp>

<comp id="233" class="1004" name="translator_digits_ad_1_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="1" slack="0"/>
<pin id="237" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="translator_digits_ad_1/14 "/>
</bind>
</comp>

<comp id="242" class="1005" name="p_0_i2_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="7" slack="2147483647"/>
<pin id="244" dir="1" index="1" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_0_i2 (phireg) "/>
</bind>
</comp>

<comp id="245" class="1004" name="p_0_i2_phi_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="248" dir="0" index="2" bw="4" slack="0"/>
<pin id="249" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="250" dir="0" index="4" bw="1" slack="0"/>
<pin id="251" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="252" dir="0" index="6" bw="5" slack="0"/>
<pin id="253" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="254" dir="0" index="8" bw="7" slack="0"/>
<pin id="255" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="256" dir="0" index="10" bw="7" slack="0"/>
<pin id="257" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="258" dir="0" index="12" bw="7" slack="0"/>
<pin id="259" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="260" dir="0" index="14" bw="4" slack="0"/>
<pin id="261" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="262" dir="0" index="16" bw="6" slack="0"/>
<pin id="263" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="264" dir="0" index="18" bw="7" slack="0"/>
<pin id="265" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="266" dir="0" index="20" bw="1" slack="0"/>
<pin id="267" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="22" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_i2/14 "/>
</bind>
</comp>

<comp id="280" class="1005" name="p_0_i1_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="7" slack="2147483647"/>
<pin id="282" dir="1" index="1" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_0_i1 (phireg) "/>
</bind>
</comp>

<comp id="283" class="1004" name="p_0_i1_phi_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="0"/>
<pin id="285" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="286" dir="0" index="2" bw="4" slack="0"/>
<pin id="287" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="288" dir="0" index="4" bw="1" slack="0"/>
<pin id="289" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="290" dir="0" index="6" bw="5" slack="0"/>
<pin id="291" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="292" dir="0" index="8" bw="7" slack="0"/>
<pin id="293" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="294" dir="0" index="10" bw="7" slack="0"/>
<pin id="295" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="296" dir="0" index="12" bw="7" slack="0"/>
<pin id="297" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="298" dir="0" index="14" bw="4" slack="0"/>
<pin id="299" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="300" dir="0" index="16" bw="6" slack="0"/>
<pin id="301" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="302" dir="0" index="18" bw="7" slack="0"/>
<pin id="303" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="304" dir="0" index="20" bw="1" slack="0"/>
<pin id="305" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="22" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_i1/14 "/>
</bind>
</comp>

<comp id="318" class="1005" name="p_0_i_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="7" slack="2147483647"/>
<pin id="320" dir="1" index="1" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_0_i (phireg) "/>
</bind>
</comp>

<comp id="321" class="1004" name="p_0_i_phi_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="0"/>
<pin id="323" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="324" dir="0" index="2" bw="4" slack="0"/>
<pin id="325" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="326" dir="0" index="4" bw="1" slack="0"/>
<pin id="327" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="328" dir="0" index="6" bw="5" slack="0"/>
<pin id="329" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="330" dir="0" index="8" bw="7" slack="0"/>
<pin id="331" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="332" dir="0" index="10" bw="7" slack="0"/>
<pin id="333" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="334" dir="0" index="12" bw="7" slack="0"/>
<pin id="335" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="336" dir="0" index="14" bw="4" slack="0"/>
<pin id="337" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="338" dir="0" index="16" bw="6" slack="0"/>
<pin id="339" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="340" dir="0" index="18" bw="7" slack="0"/>
<pin id="341" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="342" dir="0" index="20" bw="1" slack="0"/>
<pin id="343" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="344" dir="1" index="22" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_i/14 "/>
</bind>
</comp>

<comp id="356" class="1004" name="grp_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="10" slack="0"/>
<pin id="358" dir="0" index="1" bw="5" slack="0"/>
<pin id="359" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="zext1_cast_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="10" slack="2"/>
<pin id="364" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext1_cast/3 "/>
</bind>
</comp>

<comp id="365" class="1004" name="div_cast_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="7" slack="0"/>
<pin id="367" dir="0" index="1" bw="22" slack="0"/>
<pin id="368" dir="0" index="2" bw="5" slack="0"/>
<pin id="369" dir="0" index="3" bw="6" slack="0"/>
<pin id="370" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="div_cast/3 "/>
</bind>
</comp>

<comp id="374" class="1004" name="div1_cast_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="4" slack="0"/>
<pin id="376" dir="0" index="1" bw="22" slack="0"/>
<pin id="377" dir="0" index="2" bw="6" slack="0"/>
<pin id="378" dir="0" index="3" bw="6" slack="0"/>
<pin id="379" dir="1" index="4" bw="4" slack="10"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="div1_cast/3 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_6_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="10" slack="2"/>
<pin id="385" dir="0" index="1" bw="10" slack="0"/>
<pin id="386" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="388" class="1004" name="grp_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="7" slack="1"/>
<pin id="390" dir="0" index="1" bw="5" slack="0"/>
<pin id="391" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp_3_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="4" slack="10"/>
<pin id="395" dir="0" index="1" bw="4" slack="0"/>
<pin id="396" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/13 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_5_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="4" slack="0"/>
<pin id="400" dir="0" index="1" bw="4" slack="10"/>
<pin id="401" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5/13 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmp_4_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="0"/>
<pin id="405" dir="0" index="1" bw="4" slack="10"/>
<pin id="406" dir="0" index="2" bw="4" slack="0"/>
<pin id="407" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_4/13 "/>
</bind>
</comp>

<comp id="410" class="1004" name="valor_assign_2_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="4" slack="0"/>
<pin id="412" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="valor_assign_2/13 "/>
</bind>
</comp>

<comp id="415" class="1004" name="valor_assign_3_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="10"/>
<pin id="417" dir="0" index="1" bw="1" slack="0"/>
<pin id="418" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="valor_assign_3/13 "/>
</bind>
</comp>

<comp id="420" class="1004" name="valor_assign_3_cast_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="valor_assign_3_cast/13 "/>
</bind>
</comp>

<comp id="425" class="1004" name="tmp_7_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="5" slack="0"/>
<pin id="427" dir="1" index="1" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_7/14 "/>
</bind>
</comp>

<comp id="429" class="1004" name="valor_assign_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="5" slack="0"/>
<pin id="431" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="valor_assign/14 "/>
</bind>
</comp>

<comp id="434" class="1004" name="tmp_9_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="5" slack="0"/>
<pin id="436" dir="1" index="1" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_9/14 "/>
</bind>
</comp>

<comp id="438" class="1004" name="valor_assign_1_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="5" slack="0"/>
<pin id="440" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="valor_assign_1/14 "/>
</bind>
</comp>

<comp id="443" class="1004" name="tmp_8_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="4" slack="0"/>
<pin id="445" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8/14 "/>
</bind>
</comp>

<comp id="448" class="1004" name="p_cast_cast_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="11"/>
<pin id="450" dir="0" index="1" bw="32" slack="0"/>
<pin id="451" dir="0" index="2" bw="32" slack="0"/>
<pin id="452" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_cast_cast/14 "/>
</bind>
</comp>

<comp id="456" class="1004" name="p_0_i2_cast_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="7" slack="0"/>
<pin id="458" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_0_i2_cast/14 "/>
</bind>
</comp>

<comp id="461" class="1004" name="p_0_i1_cast_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="7" slack="0"/>
<pin id="463" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_0_i1_cast/14 "/>
</bind>
</comp>

<comp id="466" class="1004" name="p_0_i_cast_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="7" slack="0"/>
<pin id="468" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_0_i_cast/14 "/>
</bind>
</comp>

<comp id="471" class="1004" name="v_V_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="0"/>
<pin id="473" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="v_V/15 "/>
</bind>
</comp>

<comp id="476" class="1007" name="mul2_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="22" slack="0"/>
<pin id="478" dir="0" index="1" bw="10" slack="0"/>
<pin id="479" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul2/3 "/>
</bind>
</comp>

<comp id="483" class="1007" name="mul_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="22" slack="0"/>
<pin id="485" dir="0" index="1" bw="10" slack="0"/>
<pin id="486" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/3 "/>
</bind>
</comp>

<comp id="490" class="1005" name="val_V_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="10" slack="1"/>
<pin id="492" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="val_V "/>
</bind>
</comp>

<comp id="497" class="1005" name="div_cast_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="7" slack="1"/>
<pin id="499" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="div_cast "/>
</bind>
</comp>

<comp id="502" class="1005" name="div1_cast_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="4" slack="10"/>
<pin id="504" dir="1" index="1" bw="4" slack="10"/>
</pin_list>
<bind>
<opset="div1_cast "/>
</bind>
</comp>

<comp id="509" class="1005" name="tmp_6_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="10"/>
<pin id="511" dir="1" index="1" bw="1" slack="10"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="515" class="1005" name="tmp_4_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="4" slack="1"/>
<pin id="517" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="164"><net_src comp="14" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="0" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="82" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="2" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="177"><net_src comp="84" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="8" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="84" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="12" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="190"><net_src comp="154" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="12" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="197"><net_src comp="156" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="4" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="10" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="40" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="206"><net_src comp="42" pin="0"/><net_sink comp="199" pin=2"/></net>

<net id="211"><net_src comp="199" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="10" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="40" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="46" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="223"><net_src comp="212" pin="3"/><net_sink comp="207" pin=3"/></net>

<net id="229"><net_src comp="10" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="40" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="40" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="232"><net_src comp="224" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="238"><net_src comp="10" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="40" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="80" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="241"><net_src comp="233" pin="3"/><net_sink comp="207" pin=3"/></net>

<net id="269"><net_src comp="112" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="270"><net_src comp="114" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="271"><net_src comp="116" pin="0"/><net_sink comp="245" pin=4"/></net>

<net id="272"><net_src comp="118" pin="0"/><net_sink comp="245" pin=6"/></net>

<net id="273"><net_src comp="120" pin="0"/><net_sink comp="245" pin=8"/></net>

<net id="274"><net_src comp="122" pin="0"/><net_sink comp="245" pin=10"/></net>

<net id="275"><net_src comp="124" pin="0"/><net_sink comp="245" pin=12"/></net>

<net id="276"><net_src comp="126" pin="0"/><net_sink comp="245" pin=14"/></net>

<net id="277"><net_src comp="128" pin="0"/><net_sink comp="245" pin=16"/></net>

<net id="278"><net_src comp="130" pin="0"/><net_sink comp="245" pin=18"/></net>

<net id="279"><net_src comp="132" pin="0"/><net_sink comp="245" pin=20"/></net>

<net id="307"><net_src comp="112" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="308"><net_src comp="114" pin="0"/><net_sink comp="283" pin=2"/></net>

<net id="309"><net_src comp="116" pin="0"/><net_sink comp="283" pin=4"/></net>

<net id="310"><net_src comp="118" pin="0"/><net_sink comp="283" pin=6"/></net>

<net id="311"><net_src comp="120" pin="0"/><net_sink comp="283" pin=8"/></net>

<net id="312"><net_src comp="122" pin="0"/><net_sink comp="283" pin=10"/></net>

<net id="313"><net_src comp="124" pin="0"/><net_sink comp="283" pin=12"/></net>

<net id="314"><net_src comp="126" pin="0"/><net_sink comp="283" pin=14"/></net>

<net id="315"><net_src comp="128" pin="0"/><net_sink comp="283" pin=16"/></net>

<net id="316"><net_src comp="130" pin="0"/><net_sink comp="283" pin=18"/></net>

<net id="317"><net_src comp="132" pin="0"/><net_sink comp="283" pin=20"/></net>

<net id="345"><net_src comp="112" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="346"><net_src comp="114" pin="0"/><net_sink comp="321" pin=2"/></net>

<net id="347"><net_src comp="116" pin="0"/><net_sink comp="321" pin=4"/></net>

<net id="348"><net_src comp="118" pin="0"/><net_sink comp="321" pin=6"/></net>

<net id="349"><net_src comp="120" pin="0"/><net_sink comp="321" pin=8"/></net>

<net id="350"><net_src comp="122" pin="0"/><net_sink comp="321" pin=10"/></net>

<net id="351"><net_src comp="124" pin="0"/><net_sink comp="321" pin=12"/></net>

<net id="352"><net_src comp="126" pin="0"/><net_sink comp="321" pin=14"/></net>

<net id="353"><net_src comp="128" pin="0"/><net_sink comp="321" pin=16"/></net>

<net id="354"><net_src comp="130" pin="0"/><net_sink comp="321" pin=18"/></net>

<net id="355"><net_src comp="132" pin="0"/><net_sink comp="321" pin=20"/></net>

<net id="360"><net_src comp="160" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="16" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="371"><net_src comp="20" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="372"><net_src comp="22" pin="0"/><net_sink comp="365" pin=2"/></net>

<net id="373"><net_src comp="24" pin="0"/><net_sink comp="365" pin=3"/></net>

<net id="380"><net_src comp="28" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="381"><net_src comp="30" pin="0"/><net_sink comp="374" pin=2"/></net>

<net id="382"><net_src comp="24" pin="0"/><net_sink comp="374" pin=3"/></net>

<net id="387"><net_src comp="32" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="392"><net_src comp="34" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="397"><net_src comp="36" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="402"><net_src comp="38" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="408"><net_src comp="393" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="409"><net_src comp="398" pin="2"/><net_sink comp="403" pin=2"/></net>

<net id="413"><net_src comp="403" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="419"><net_src comp="44" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="423"><net_src comp="415" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="207" pin=4"/></net>

<net id="428"><net_src comp="356" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="432"><net_src comp="356" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="437"><net_src comp="388" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="441"><net_src comp="388" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="207" pin=4"/></net>

<net id="446"><net_src comp="166" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="453"><net_src comp="64" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="454"><net_src comp="94" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="455"><net_src comp="448" pin="3"/><net_sink comp="179" pin=2"/></net>

<net id="459"><net_src comp="245" pin="22"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="464"><net_src comp="283" pin="22"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="469"><net_src comp="321" pin="22"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="474"><net_src comp="186" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="480"><net_src comp="18" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="362" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="482"><net_src comp="476" pin="2"/><net_sink comp="365" pin=1"/></net>

<net id="487"><net_src comp="26" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="362" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="489"><net_src comp="483" pin="2"/><net_sink comp="374" pin=1"/></net>

<net id="493"><net_src comp="160" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="495"><net_src comp="490" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="496"><net_src comp="490" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="500"><net_src comp="365" pin="4"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="505"><net_src comp="374" pin="4"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="507"><net_src comp="502" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="508"><net_src comp="502" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="512"><net_src comp="383" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="514"><net_src comp="509" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="518"><net_src comp="403" pin="3"/><net_sink comp="515" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: toDisp | {15 }
	Port: translator_disp | {14 }
	Port: translator_digits | {13 14 }
	Port: translator_transformed | {14 }
 - Input state : 
	Port: translator::transform : number | {1 }
	Port: translator::transform : whichDisp | {14 }
	Port: translator::transform : translator_transformed | {15 }
  - Chain level:
	State 1
	State 2
	State 3
		mul2 : 1
		div_cast : 2
		mul : 1
		div1_cast : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		tmp_4 : 1
		valor_assign_2 : 2
		StgValue_51 : 3
		StgValue_55 : 1
	State 14
		tmp_7 : 1
		valor_assign : 1
		StgValue_73 : 2
		tmp_9 : 1
		valor_assign_1 : 1
		StgValue_78 : 2
		StgValue_81 : 1
		StgValue_84 : 1
		p_0_i2 : 1
		p_0_i2_cast : 2
		StgValue_99 : 3
		StgValue_101 : 2
		p_0_i1 : 3
		p_0_i1_cast : 4
		StgValue_114 : 5
		StgValue_116 : 2
		p_0_i : 3
		p_0_i_cast : 4
		StgValue_129 : 5
	State 15
		StgValue_133 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|   urem   |            grp_fu_356            |    0    |   130   |    69   |
|          |            grp_fu_388            |    0    |    94   |    39   |
|----------|----------------------------------|---------|---------|---------|
|  select  |           tmp_4_fu_403           |    0    |    0    |    4    |
|          |        p_cast_cast_fu_448        |    0    |    0    |    32   |
|----------|----------------------------------|---------|---------|---------|
|   icmp   |           tmp_6_fu_383           |    0    |    0    |    13   |
|          |           tmp_3_fu_393           |    0    |    0    |    9    |
|----------|----------------------------------|---------|---------|---------|
|    add   |           tmp_5_fu_398           |    0    |    0    |    13   |
|----------|----------------------------------|---------|---------|---------|
|    xor   |       valor_assign_3_fu_415      |    0    |    0    |    8    |
|----------|----------------------------------|---------|---------|---------|
|    mul   |            mul2_fu_476           |    1    |    0    |    0    |
|          |            mul_fu_483            |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         val_V_read_fu_160        |    0    |    0    |    0    |
|   read   |        val_V_1_read_fu_166       |    0    |    0    |    0    |
|          | translator_transform_read_fu_186 |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |     StgValue_81_write_fu_172     |    0    |    0    |    0    |
|   write  |         grp_write_fu_179         |    0    |    0    |    0    |
|          |     StgValue_133_write_fu_192    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         zext1_cast_fu_362        |    0    |    0    |    0    |
|          |       valor_assign_2_fu_410      |    0    |    0    |    0    |
|          |    valor_assign_3_cast_fu_420    |    0    |    0    |    0    |
|          |        valor_assign_fu_429       |    0    |    0    |    0    |
|   zext   |       valor_assign_1_fu_438      |    0    |    0    |    0    |
|          |           tmp_8_fu_443           |    0    |    0    |    0    |
|          |        p_0_i2_cast_fu_456        |    0    |    0    |    0    |
|          |        p_0_i1_cast_fu_461        |    0    |    0    |    0    |
|          |         p_0_i_cast_fu_466        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|partselect|          div_cast_fu_365         |    0    |    0    |    0    |
|          |         div1_cast_fu_374         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_7_fu_425           |    0    |    0    |    0    |
|   trunc  |           tmp_9_fu_434           |    0    |    0    |    0    |
|          |            v_V_fu_471            |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    2    |   224   |   187   |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|div1_cast_reg_502|    4   |
| div_cast_reg_497|    7   |
|  p_0_i1_reg_280 |    7   |
|  p_0_i2_reg_242 |    7   |
|  p_0_i_reg_318  |    7   |
|  tmp_4_reg_515  |    4   |
|  tmp_6_reg_509  |    1   |
|  val_V_reg_490  |   10   |
+-----------------+--------+
|      Total      |   47   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_179 |  p2  |   4  |   8  |   32   ||    21   |
| grp_access_fu_207 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_207 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_207 |  p3  |   2  |   2  |    4   ||    9    |
| grp_access_fu_207 |  p4  |   2  |  32  |   64   ||    9    |
|     grp_fu_356    |  p0  |   2  |  10  |   20   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   188  ||  8.3035 ||    66   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   224  |   187  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   66   |
|  Register |    -   |    -   |   47   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    8   |   271  |   253  |
+-----------+--------+--------+--------+--------+
