WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000003 cycles: 1286288 cumulative IPC: 3.887 (Simulation time: 00 hr 00 min 14 sec)
Warmup complete CPU 0 instructions: 5000003 cycles: 1286288 cumulative IPC: 3.887 (Simulation time: 00 hr 00 min 14 sec)
Heartbeat CPU 0 instructions: 10000000 cycles: 83013341 heartbeat IPC: 0.1205 cumulative IPC: 0.06118 (Simulation time: 00 hr 04 min 41 sec)
Simulation finished CPU 0 instructions: 5000000 cycles: 81727055 cumulative IPC: 0.06118 (Simulation time: 00 hr 04 min 41 sec)
Simulation complete CPU 0 instructions: 5000000 cycles: 81727055 cumulative IPC: 0.06118 (Simulation time: 00 hr 04 min 41 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/mcf_250B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.06118 instructions: 5000000 cycles: 81727055
CPU 0 Branch Prediction Accuracy: 91.19% MPKI: 26.85 Average ROB Occupancy at Mispredict: 17.86
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.268
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 26.6
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:     751545 HIT:     305287 MISS:     446258
LLC LOAD         ACCESS:     706232 HIT:     268671 MISS:     437561
LLC RFO          ACCESS:        454 HIT:        241 MISS:        213
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      27894 HIT:      27894 MISS:          0
LLC TRANSLATION  ACCESS:      16965 HIT:       8481 MISS:       8484
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 620 cycles
cpu0_DTLB TOTAL        ACCESS:    1378560 HIT:     161411 MISS:    1217149
cpu0_DTLB LOAD         ACCESS:    1378560 HIT:     161411 MISS:    1217149
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 11.92 cycles
cpu0_ITLB TOTAL        ACCESS:          6 HIT:          6 MISS:          0
cpu0_ITLB LOAD         ACCESS:          6 HIT:          6 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    1526799 HIT:     142711 MISS:    1384088
cpu0_L1D LOAD         ACCESS:    1451319 HIT:      87363 MISS:    1363956
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:      56321 HIT:      55027 MISS:       1294
cpu0_L1D TRANSLATION  ACCESS:      19159 HIT:        321 MISS:      18838
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 217.8 cycles
cpu0_L1I TOTAL        ACCESS:          7 HIT:          4 MISS:          3
cpu0_L1I LOAD         ACCESS:          7 HIT:          4 MISS:          3
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 239.3 cycles
cpu0_L2C TOTAL        ACCESS:     970417 HIT:     246766 MISS:     723651
cpu0_L2C LOAD         ACCESS:     920137 HIT:     213905 MISS:     706232
cpu0_L2C RFO          ACCESS:        780 HIT:        326 MISS:        454
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      30686 HIT:      30686 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:      18814 HIT:       1849 MISS:      16965
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 403 cycles
cpu0_STLB TOTAL        ACCESS:     869171 HIT:     855117 MISS:      14054
cpu0_STLB LOAD         ACCESS:     869171 HIT:     855117 MISS:      14054
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 587.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3458
  ROW_BUFFER_MISS:     442598
 AVG DBUS CONGESTED CYCLE: 3.989
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       1429
  FULL:      23644
