{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1732825222851 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732825222859 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 28 15:20:22 2024 " "Processing started: Thu Nov 28 15:20:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732825222859 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732825222859 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off finalProject -c instructionLoad " "Command: quartus_map --read_settings_files=on --write_settings_files=off finalProject -c instructionLoad" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732825222860 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1732825223969 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1732825223969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataMemory " "Found entity 1: dataMemory" {  } { { "rtl/dataMemory.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/dataMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732825235700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732825235700 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "tx_idle TX_IDLE serial_comm.v(20) " "Verilog HDL Declaration information at serial_comm.v(20): object \"tx_idle\" differs only in case from object \"TX_IDLE\" in the same scope" {  } { { "rtl/serial_comm.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/serial_comm.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1732825235765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/serial_comm.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/serial_comm.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial_comm " "Found entity 1: serial_comm" {  } { { "rtl/serial_comm.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/serial_comm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732825235775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732825235775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/de10_lite_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/de10_lite_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732825235864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732825235864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ascii_to_bits_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ascii_to_bits_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ascii_to_bits_converter " "Found entity 1: ascii_to_bits_converter" {  } { { "rtl/ascii_to_bits_converter.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/ascii_to_bits_converter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732825235910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732825235910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "rtl/registerFile.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/registerFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732825236033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732825236033 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "instructionDecoder.v(235) " "Verilog HDL information at instructionDecoder.v(235): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/instructionDecoder.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/instructionDecoder.v" 235 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1732825237921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/instructiondecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/instructiondecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionDecoder " "Found entity 1: instructionDecoder" {  } { { "rtl/instructionDecoder.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/instructionDecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732825238465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732825238465 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "rtl/controlUnit.v " "Can't analyze file -- file rtl/controlUnit.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1732825238546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/controlalu.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/controlalu.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlALU " "Found entity 1: controlALU" {  } { { "rtl/controlALU.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/controlALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732825238909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732825238909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/instructionfetch.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/instructionfetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionFetch " "Found entity 1: instructionFetch" {  } { { "rtl/instructionFetch.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/instructionFetch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732825239141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732825239141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/instructionload.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/instructionload.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionLoad " "Found entity 1: instructionLoad" {  } { { "rtl/instructionLoad.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/instructionLoad.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732825239467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732825239467 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "LED DE10_LITE_Golden_Top.v(247) " "Verilog HDL error at DE10_LITE_Golden_Top.v(247): object \"LED\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 247 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1732825239472 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/output_files/instructionLoad.map.smsg " "Generated suppressed messages file G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/output_files/instructionLoad.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732825239737 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4717 " "Peak virtual memory: 4717 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732825240965 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 28 15:20:40 2024 " "Processing ended: Thu Nov 28 15:20:40 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732825240965 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732825240965 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732825240965 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1732825240965 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1732825241906 ""}
