Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Nov  7 16:50:13 2019
| Host         : hln running 64-bit unknown
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              15 |            4 |
| Yes          | No                    | No                     |              19 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              11 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------------+----------------------------------------------+------------------+----------------+
|  Clock Signal  |                 Enable Signal                |               Set/Reset Signal               | Slice Load Count | Bel Load Count |
+----------------+----------------------------------------------+----------------------------------------------+------------------+----------------+
|  clk_9600_BUFG | uart_tx/tx_i_1_n_0                           | uart_tx/FSM_onehot_current_state_reg_n_0_[1] |                1 |              1 |
|  clk_IBUF_BUFG |                                              |                                              |                1 |              2 |
|  clk_9600_BUFG |                                              |                                              |                2 |              4 |
|  clk_9600_BUFG | uart_tx/FSM_onehot_current_state[3]_i_1_n_0  |                                              |                1 |              4 |
|  clk_9600_BUFG | uart_tx/count                                | uart_tx/count[4]_i_1__0_n_0                  |                1 |              5 |
|  clk_9600_BUFG | uart_rx/FSM_onehot_current_state_reg_n_0_[1] | uart_rx/count[4]_i_1_n_0                     |                1 |              5 |
|  clk_9600_BUFG | uart_tx/data_o_tmp[0]                        |                                              |                1 |              7 |
|  clk_9600_BUFG | uart_rx/FSM_onehot_current_state_reg_n_0_[1] |                                              |                1 |              8 |
|  clk_IBUF_BUFG |                                              | uart_clk/num[15]_i_1_n_0                     |                4 |             15 |
+----------------+----------------------------------------------+----------------------------------------------+------------------+----------------+


