module module_0 (
    output logic [id_1 : id_1] id_2,
    input id_3 = id_2
);
  id_4 id_5 (
      .id_3(id_1),
      .id_3(id_1)
  );
  id_6 id_7 (
      .id_5(id_3),
      .id_1(id_5),
      .id_3(id_3)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output id_5;
  output id_4;
  input id_3;
  input id_2;
  output id_1;
  logic id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15;
  logic id_16;
  logic id_17;
endmodule
