// Seed: 2757250705
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  module_2 modCall_1 (id_4);
  inout wire id_2;
  input wire id_1;
  assign id_5 = id_2;
  wire id_6;
  ;
  wire id_7;
  static logic id_8;
endmodule
module module_1 (
    output tri  id_0,
    input  tri1 id_1,
    input  tri  id_2,
    output wire id_3
);
  wire id_5, id_6, id_7;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_7,
      id_5,
      id_6
  );
endmodule
module module_2 (
    id_1
);
  output wire id_1;
endmodule
