

================================================================
== Synthesis Summary Report of 'pulse_gen'
================================================================
+ General Information: 
    * Date:           Wed Feb 19 23:20:28 2025
    * Version:        2024.1 (Build 5069499 on May 21 2024)
    * Project:        pulse_gen
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu3eg-sfvc784-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------+------+------+---------+--------+----------+---------+------+----------+------+----+----------+----------+-----+
    |   Modules   | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |          |          |     |
    |   & Loops   | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|    FF    |    LUT   | URAM|
    +-------------+------+------+---------+--------+----------+---------+------+----------+------+----+----------+----------+-----+
    |+ pulse_gen  |     -|  8.00|        0|   0.000|         -|        1|     -|        no|     -|   -|  37 (~0%)|  42 (~0%)|    -|
    +-------------+------+------+---------+--------+----------+---------+------+----------+------+----+----------+----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 5             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+------------------------+
| Interface     | Register | Offset | Width | Access | Description            |
+---------------+----------+--------+-------+--------+------------------------+
| s_axi_control | start_r  | 0x10   | 32    | W      | Data signal of start_r |
+---------------+----------+--------+-------+--------+------------------------+

* Other Ports
+-----------+-----------+----------+
| Port      | Direction | Bitwidth |
+-----------+-----------+----------+
| ap_return | out       | 1        |
+-----------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst_n  | reset      | ap_rst_n                          |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| start    | in        | bool     |
| return   | out       | bool     |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------+----------+-----------------------------------+
| Argument | HW Interface  | HW Type  | HW Info                           |
+----------+---------------+----------+-----------------------------------+
| start    | s_axi_control | register | name=start_r offset=0x10 range=32 |
| return   | ap_return     | port     |                                   |
+----------+---------------+----------+-----------------------------------+


================================================================
== Bind Op Report
================================================================
  No bind op info in design

================================================================
== Storage Report
================================================================
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| Name              | Usage     | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                   |           |           |      |      |        |          |      |         | Banks            |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| + pulse_gen       |           |           | 0    | 0    |        |          |      |         |                  |
|   control_s_axi_U | interface | s_axilite |      |      |        |          |      |         |                  |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+---------------------------+----------------------------------------+
| Type      | Options                   | Location                               |
+-----------+---------------------------+----------------------------------------+
| interface | mode=s_axilite port=start | ../pulse_gen.cpp:5 in pulse_gen, start |
+-----------+---------------------------+----------------------------------------+


