

================================================================
== Vitis HLS Report for 'kernel_gemm_relu_Pipeline_l_S_i_j_k_0_i_l_k'
================================================================
* Date:           Tue Jan 13 11:00:53 2026

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        ls_project
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   286722|   286722|  2.867 ms|  2.867 ms|  286722|  286722|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_i_j_k_0_i_l_k  |   286720|   286720|        70|         70|          1|  4096|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 70, depth = 70


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 70
* Pipeline : 1
  Pipeline-0 : II = 70, D = 70, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.52>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 73 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 74 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%indvar_flatten151 = alloca i32 1"   --->   Operation 75 'alloca' 'indvar_flatten151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.46ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten151"   --->   Operation 76 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 77 [1/1] (0.46ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 77 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 78 [1/1] (0.46ns)   --->   "%store_ln0 = store i7 0, i7 %k"   --->   Operation 78 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 79 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%indvar_flatten151_load = load i13 %indvar_flatten151" [kernel.cpp:25]   --->   Operation 80 'load' 'indvar_flatten151_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 81 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.85ns)   --->   "%icmp_ln25 = icmp_eq  i13 %indvar_flatten151_load, i13 4096" [kernel.cpp:25]   --->   Operation 82 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (1.02ns)   --->   "%add_ln25_1 = add i13 %indvar_flatten151_load, i13 1" [kernel.cpp:25]   --->   Operation 83 'add' 'add_ln25_1' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %.preheader, void %gemm_stage.exit.preheader.preheader.exitStub" [kernel.cpp:25]   --->   Operation 84 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%k_load = load i7 %k" [kernel.cpp:26]   --->   Operation 85 'load' 'k_load' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%i_load = load i7 %i" [kernel.cpp:25]   --->   Operation 86 'load' 'i_load' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.85ns)   --->   "%add_ln25 = add i7 %i_load, i7 1" [kernel.cpp:25]   --->   Operation 87 'add' 'add_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.71ns)   --->   "%icmp_ln26 = icmp_eq  i7 %k_load, i7 64" [kernel.cpp:26]   --->   Operation 88 'icmp' 'icmp_ln26' <Predicate = (!icmp_ln25)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.37ns)   --->   "%select_ln25 = select i1 %icmp_ln26, i7 0, i7 %k_load" [kernel.cpp:25]   --->   Operation 89 'select' 'select_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.37ns)   --->   "%select_ln25_1 = select i1 %icmp_ln26, i7 %add_ln25, i7 %i_load" [kernel.cpp:25]   --->   Operation 90 'select' 'select_ln25_1' <Predicate = (!icmp_ln25)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%empty_33 = trunc i7 %select_ln25_1" [kernel.cpp:25]   --->   Operation 91 'trunc' 'empty_33' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %select_ln25_1, i6 0" [kernel.cpp:25]   --->   Operation 92 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_5_cast1 = zext i13 %tmp_5" [kernel.cpp:25]   --->   Operation 93 'zext' 'tmp_5_cast1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_5_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty_33, i6 0" [kernel.cpp:32]   --->   Operation 94 'bitconcatenate' 'tmp_5_cast' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%C_addr = getelementptr i32 %C, i64 0, i64 %tmp_5_cast1" [kernel.cpp:32]   --->   Operation 95 'getelementptr' 'C_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%or_ln32 = or i13 %tmp_5, i13 1" [kernel.cpp:32]   --->   Operation 96 'or' 'or_ln32' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32" [kernel.cpp:32]   --->   Operation 97 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%C_addr_1 = getelementptr i32 %C, i64 0, i64 %tmp_6" [kernel.cpp:32]   --->   Operation 98 'getelementptr' 'C_addr_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%select_ln25_cast = zext i7 %select_ln25" [kernel.cpp:25]   --->   Operation 99 'zext' 'select_ln25_cast' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.99ns)   --->   "%empty_34 = add i12 %tmp_5_cast, i12 %select_ln25_cast" [kernel.cpp:32]   --->   Operation 100 'add' 'empty_34' <Predicate = (!icmp_ln25)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%p_cast = zext i12 %empty_34" [kernel.cpp:32]   --->   Operation 101 'zext' 'p_cast' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%buf0_addr = getelementptr i32 %buf0, i64 0, i64 %p_cast" [kernel.cpp:32]   --->   Operation 102 'getelementptr' 'buf0_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_65 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %select_ln25, i6 0" [kernel.cpp:30]   --->   Operation 103 'bitconcatenate' 'tmp_65' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i13 %tmp_65" [kernel.cpp:30]   --->   Operation 104 'zext' 'zext_ln30' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%buf1_addr = getelementptr i32 %buf1, i64 0, i64 %zext_ln30" [kernel.cpp:30]   --->   Operation 105 'getelementptr' 'buf1_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 106 [2/2] (1.29ns)   --->   "%v6 = load i12 %buf0_addr" [kernel.cpp:32]   --->   Operation 106 'load' 'v6' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 107 [2/2] (1.29ns)   --->   "%buf1_load = load i12 %buf1_addr" [kernel.cpp:30]   --->   Operation 107 'load' 'buf1_load' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 108 [2/2] (1.29ns)   --->   "%C_load = load i12 %C_addr" [kernel.cpp:32]   --->   Operation 108 'load' 'C_load' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 109 [2/2] (1.29ns)   --->   "%C_load_1 = load i12 %C_addr_1" [kernel.cpp:32]   --->   Operation 109 'load' 'C_load_1' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 110 [1/1] (0.85ns)   --->   "%add_ln26 = add i7 %select_ln25, i7 1" [kernel.cpp:26]   --->   Operation 110 'add' 'add_ln26' <Predicate = (!icmp_ln25)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.46ns)   --->   "%store_ln25 = store i13 %add_ln25_1, i13 %indvar_flatten151" [kernel.cpp:25]   --->   Operation 111 'store' 'store_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.46>
ST_1 : Operation 112 [1/1] (0.46ns)   --->   "%store_ln25 = store i7 %select_ln25_1, i7 %i" [kernel.cpp:25]   --->   Operation 112 'store' 'store_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.46>
ST_1 : Operation 113 [1/1] (0.46ns)   --->   "%store_ln26 = store i7 %add_ln26, i7 %k" [kernel.cpp:26]   --->   Operation 113 'store' 'store_ln26' <Predicate = (!icmp_ln25)> <Delay = 0.46>
ST_1 : Operation 1132 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 1132 'ret' 'ret_ln0' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.21>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%or_ln32_1 = or i13 %tmp_5, i13 2" [kernel.cpp:32]   --->   Operation 114 'or' 'or_ln32_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_1" [kernel.cpp:32]   --->   Operation 115 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%C_addr_2 = getelementptr i32 %C, i64 0, i64 %tmp_7" [kernel.cpp:32]   --->   Operation 116 'getelementptr' 'C_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%or_ln32_2 = or i13 %tmp_5, i13 3" [kernel.cpp:32]   --->   Operation 117 'or' 'or_ln32_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_2" [kernel.cpp:32]   --->   Operation 118 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%C_addr_3 = getelementptr i32 %C, i64 0, i64 %tmp_8" [kernel.cpp:32]   --->   Operation 119 'getelementptr' 'C_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%or_ln30 = or i13 %tmp_65, i13 1" [kernel.cpp:30]   --->   Operation 120 'or' 'or_ln30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_66 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30" [kernel.cpp:30]   --->   Operation 121 'bitconcatenate' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%buf1_addr_1 = getelementptr i32 %buf1, i64 0, i64 %tmp_66" [kernel.cpp:30]   --->   Operation 122 'getelementptr' 'buf1_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/2] (1.29ns)   --->   "%v6 = load i12 %buf0_addr" [kernel.cpp:32]   --->   Operation 123 'load' 'v6' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 124 [1/2] (1.29ns)   --->   "%buf1_load = load i12 %buf1_addr" [kernel.cpp:30]   --->   Operation 124 'load' 'buf1_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 125 [2/2] (5.91ns)   --->   "%v8 = fmul i32 %v6, i32 %buf1_load" [kernel.cpp:31]   --->   Operation 125 'fmul' 'v8' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/2] (1.29ns)   --->   "%C_load = load i12 %C_addr" [kernel.cpp:32]   --->   Operation 126 'load' 'C_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 127 [2/2] (1.29ns)   --->   "%buf1_load_1 = load i12 %buf1_addr_1" [kernel.cpp:30]   --->   Operation 127 'load' 'buf1_load_1' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 128 [1/2] (1.29ns)   --->   "%C_load_1 = load i12 %C_addr_1" [kernel.cpp:32]   --->   Operation 128 'load' 'C_load_1' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 129 [2/2] (1.29ns)   --->   "%C_load_2 = load i12 %C_addr_2" [kernel.cpp:32]   --->   Operation 129 'load' 'C_load_2' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 130 [2/2] (1.29ns)   --->   "%C_load_3 = load i12 %C_addr_3" [kernel.cpp:32]   --->   Operation 130 'load' 'C_load_3' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 3 <SV = 2> <Delay = 7.21>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%or_ln32_3 = or i13 %tmp_5, i13 4" [kernel.cpp:32]   --->   Operation 131 'or' 'or_ln32_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_3" [kernel.cpp:32]   --->   Operation 132 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%C_addr_4 = getelementptr i32 %C, i64 0, i64 %tmp_9" [kernel.cpp:32]   --->   Operation 133 'getelementptr' 'C_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%or_ln32_4 = or i13 %tmp_5, i13 5" [kernel.cpp:32]   --->   Operation 134 'or' 'or_ln32_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_4" [kernel.cpp:32]   --->   Operation 135 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%C_addr_5 = getelementptr i32 %C, i64 0, i64 %tmp_s" [kernel.cpp:32]   --->   Operation 136 'getelementptr' 'C_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%or_ln30_1 = or i13 %tmp_65, i13 2" [kernel.cpp:30]   --->   Operation 137 'or' 'or_ln30_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_67 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_1" [kernel.cpp:30]   --->   Operation 138 'bitconcatenate' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%buf1_addr_2 = getelementptr i32 %buf1, i64 0, i64 %tmp_67" [kernel.cpp:30]   --->   Operation 139 'getelementptr' 'buf1_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 140 [1/2] (5.91ns)   --->   "%v8 = fmul i32 %v6, i32 %buf1_load" [kernel.cpp:31]   --->   Operation 140 'fmul' 'v8' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 141 [1/2] (1.29ns)   --->   "%buf1_load_1 = load i12 %buf1_addr_1" [kernel.cpp:30]   --->   Operation 141 'load' 'buf1_load_1' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 142 [2/2] (5.91ns)   --->   "%v8_1 = fmul i32 %v6, i32 %buf1_load_1" [kernel.cpp:31]   --->   Operation 142 'fmul' 'v8_1' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 143 [2/2] (1.29ns)   --->   "%buf1_load_2 = load i12 %buf1_addr_2" [kernel.cpp:30]   --->   Operation 143 'load' 'buf1_load_2' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 144 [1/2] (1.29ns)   --->   "%C_load_2 = load i12 %C_addr_2" [kernel.cpp:32]   --->   Operation 144 'load' 'C_load_2' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 145 [1/2] (1.29ns)   --->   "%C_load_3 = load i12 %C_addr_3" [kernel.cpp:32]   --->   Operation 145 'load' 'C_load_3' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 146 [2/2] (1.29ns)   --->   "%C_load_4 = load i12 %C_addr_4" [kernel.cpp:32]   --->   Operation 146 'load' 'C_load_4' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 147 [2/2] (1.29ns)   --->   "%C_load_5 = load i12 %C_addr_5" [kernel.cpp:32]   --->   Operation 147 'load' 'C_load_5' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 4 <SV = 3> <Delay = 7.29>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%or_ln32_5 = or i13 %tmp_5, i13 6" [kernel.cpp:32]   --->   Operation 148 'or' 'or_ln32_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_5" [kernel.cpp:32]   --->   Operation 149 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%C_addr_6 = getelementptr i32 %C, i64 0, i64 %tmp_2" [kernel.cpp:32]   --->   Operation 150 'getelementptr' 'C_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%or_ln32_6 = or i13 %tmp_5, i13 7" [kernel.cpp:32]   --->   Operation 151 'or' 'or_ln32_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_6" [kernel.cpp:32]   --->   Operation 152 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%C_addr_7 = getelementptr i32 %C, i64 0, i64 %tmp_3" [kernel.cpp:32]   --->   Operation 153 'getelementptr' 'C_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%or_ln30_2 = or i13 %tmp_65, i13 3" [kernel.cpp:30]   --->   Operation 154 'or' 'or_ln30_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_68 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_2" [kernel.cpp:30]   --->   Operation 155 'bitconcatenate' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%buf1_addr_3 = getelementptr i32 %buf1, i64 0, i64 %tmp_68" [kernel.cpp:30]   --->   Operation 156 'getelementptr' 'buf1_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 157 [3/3] (7.29ns)   --->   "%v = fadd i32 %C_load, i32 %v8" [kernel.cpp:33]   --->   Operation 157 'fadd' 'v' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 158 [1/2] (5.91ns)   --->   "%v8_1 = fmul i32 %v6, i32 %buf1_load_1" [kernel.cpp:31]   --->   Operation 158 'fmul' 'v8_1' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 159 [1/2] (1.29ns)   --->   "%buf1_load_2 = load i12 %buf1_addr_2" [kernel.cpp:30]   --->   Operation 159 'load' 'buf1_load_2' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 160 [2/2] (5.91ns)   --->   "%v8_2 = fmul i32 %v6, i32 %buf1_load_2" [kernel.cpp:31]   --->   Operation 160 'fmul' 'v8_2' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 161 [2/2] (1.29ns)   --->   "%buf1_load_3 = load i12 %buf1_addr_3" [kernel.cpp:30]   --->   Operation 161 'load' 'buf1_load_3' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 162 [1/2] (1.29ns)   --->   "%C_load_4 = load i12 %C_addr_4" [kernel.cpp:32]   --->   Operation 162 'load' 'C_load_4' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 163 [1/2] (1.29ns)   --->   "%C_load_5 = load i12 %C_addr_5" [kernel.cpp:32]   --->   Operation 163 'load' 'C_load_5' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 164 [2/2] (1.29ns)   --->   "%C_load_6 = load i12 %C_addr_6" [kernel.cpp:32]   --->   Operation 164 'load' 'C_load_6' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 165 [2/2] (1.29ns)   --->   "%C_load_7 = load i12 %C_addr_7" [kernel.cpp:32]   --->   Operation 165 'load' 'C_load_7' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 5 <SV = 4> <Delay = 7.29>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%or_ln32_7 = or i13 %tmp_5, i13 8" [kernel.cpp:32]   --->   Operation 166 'or' 'or_ln32_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_7" [kernel.cpp:32]   --->   Operation 167 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%C_addr_8 = getelementptr i32 %C, i64 0, i64 %tmp_4" [kernel.cpp:32]   --->   Operation 168 'getelementptr' 'C_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%or_ln32_8 = or i13 %tmp_5, i13 9" [kernel.cpp:32]   --->   Operation 169 'or' 'or_ln32_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_8" [kernel.cpp:32]   --->   Operation 170 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "%C_addr_9 = getelementptr i32 %C, i64 0, i64 %tmp_10" [kernel.cpp:32]   --->   Operation 171 'getelementptr' 'C_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "%or_ln30_3 = or i13 %tmp_65, i13 4" [kernel.cpp:30]   --->   Operation 172 'or' 'or_ln30_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_69 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_3" [kernel.cpp:30]   --->   Operation 173 'bitconcatenate' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%buf1_addr_4 = getelementptr i32 %buf1, i64 0, i64 %tmp_69" [kernel.cpp:30]   --->   Operation 174 'getelementptr' 'buf1_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 175 [2/3] (7.29ns)   --->   "%v = fadd i32 %C_load, i32 %v8" [kernel.cpp:33]   --->   Operation 175 'fadd' 'v' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 176 [3/3] (7.29ns)   --->   "%v10_1 = fadd i32 %C_load_1, i32 %v8_1" [kernel.cpp:33]   --->   Operation 176 'fadd' 'v10_1' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 177 [1/2] (5.91ns)   --->   "%v8_2 = fmul i32 %v6, i32 %buf1_load_2" [kernel.cpp:31]   --->   Operation 177 'fmul' 'v8_2' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 178 [1/2] (1.29ns)   --->   "%buf1_load_3 = load i12 %buf1_addr_3" [kernel.cpp:30]   --->   Operation 178 'load' 'buf1_load_3' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 179 [2/2] (5.91ns)   --->   "%v8_3 = fmul i32 %v6, i32 %buf1_load_3" [kernel.cpp:31]   --->   Operation 179 'fmul' 'v8_3' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 180 [2/2] (1.29ns)   --->   "%buf1_load_4 = load i12 %buf1_addr_4" [kernel.cpp:30]   --->   Operation 180 'load' 'buf1_load_4' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 181 [1/2] (1.29ns)   --->   "%C_load_6 = load i12 %C_addr_6" [kernel.cpp:32]   --->   Operation 181 'load' 'C_load_6' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 182 [1/2] (1.29ns)   --->   "%C_load_7 = load i12 %C_addr_7" [kernel.cpp:32]   --->   Operation 182 'load' 'C_load_7' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 183 [2/2] (1.29ns)   --->   "%C_load_8 = load i12 %C_addr_8" [kernel.cpp:32]   --->   Operation 183 'load' 'C_load_8' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 184 [2/2] (1.29ns)   --->   "%C_load_9 = load i12 %C_addr_9" [kernel.cpp:32]   --->   Operation 184 'load' 'C_load_9' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 6 <SV = 5> <Delay = 7.29>
ST_6 : Operation 185 [1/1] (0.00ns)   --->   "%or_ln32_9 = or i13 %tmp_5, i13 10" [kernel.cpp:32]   --->   Operation 185 'or' 'or_ln32_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_9" [kernel.cpp:32]   --->   Operation 186 'bitconcatenate' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 187 [1/1] (0.00ns)   --->   "%C_addr_10 = getelementptr i32 %C, i64 0, i64 %tmp_11" [kernel.cpp:32]   --->   Operation 187 'getelementptr' 'C_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 188 [1/1] (0.00ns)   --->   "%or_ln32_10 = or i13 %tmp_5, i13 11" [kernel.cpp:32]   --->   Operation 188 'or' 'or_ln32_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_10" [kernel.cpp:32]   --->   Operation 189 'bitconcatenate' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 190 [1/1] (0.00ns)   --->   "%C_addr_11 = getelementptr i32 %C, i64 0, i64 %tmp_12" [kernel.cpp:32]   --->   Operation 190 'getelementptr' 'C_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 191 [1/1] (0.00ns)   --->   "%or_ln30_4 = or i13 %tmp_65, i13 5" [kernel.cpp:30]   --->   Operation 191 'or' 'or_ln30_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_70 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_4" [kernel.cpp:30]   --->   Operation 192 'bitconcatenate' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 193 [1/1] (0.00ns)   --->   "%buf1_addr_5 = getelementptr i32 %buf1, i64 0, i64 %tmp_70" [kernel.cpp:30]   --->   Operation 193 'getelementptr' 'buf1_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 194 [1/3] (7.29ns)   --->   "%v = fadd i32 %C_load, i32 %v8" [kernel.cpp:33]   --->   Operation 194 'fadd' 'v' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 195 [2/3] (7.29ns)   --->   "%v10_1 = fadd i32 %C_load_1, i32 %v8_1" [kernel.cpp:33]   --->   Operation 195 'fadd' 'v10_1' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 196 [3/3] (7.29ns)   --->   "%v10_2 = fadd i32 %C_load_2, i32 %v8_2" [kernel.cpp:33]   --->   Operation 196 'fadd' 'v10_2' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 197 [1/2] (5.91ns)   --->   "%v8_3 = fmul i32 %v6, i32 %buf1_load_3" [kernel.cpp:31]   --->   Operation 197 'fmul' 'v8_3' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 198 [1/2] (1.29ns)   --->   "%buf1_load_4 = load i12 %buf1_addr_4" [kernel.cpp:30]   --->   Operation 198 'load' 'buf1_load_4' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 199 [2/2] (5.91ns)   --->   "%v8_4 = fmul i32 %v6, i32 %buf1_load_4" [kernel.cpp:31]   --->   Operation 199 'fmul' 'v8_4' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 200 [2/2] (1.29ns)   --->   "%buf1_load_5 = load i12 %buf1_addr_5" [kernel.cpp:30]   --->   Operation 200 'load' 'buf1_load_5' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 201 [1/2] (1.29ns)   --->   "%C_load_8 = load i12 %C_addr_8" [kernel.cpp:32]   --->   Operation 201 'load' 'C_load_8' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 202 [1/2] (1.29ns)   --->   "%C_load_9 = load i12 %C_addr_9" [kernel.cpp:32]   --->   Operation 202 'load' 'C_load_9' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 203 [2/2] (1.29ns)   --->   "%C_load_10 = load i12 %C_addr_10" [kernel.cpp:32]   --->   Operation 203 'load' 'C_load_10' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 204 [2/2] (1.29ns)   --->   "%C_load_11 = load i12 %C_addr_11" [kernel.cpp:32]   --->   Operation 204 'load' 'C_load_11' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 7 <SV = 6> <Delay = 7.29>
ST_7 : Operation 205 [1/1] (0.00ns)   --->   "%or_ln32_11 = or i13 %tmp_5, i13 12" [kernel.cpp:32]   --->   Operation 205 'or' 'or_ln32_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_11" [kernel.cpp:32]   --->   Operation 206 'bitconcatenate' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 207 [1/1] (0.00ns)   --->   "%C_addr_12 = getelementptr i32 %C, i64 0, i64 %tmp_13" [kernel.cpp:32]   --->   Operation 207 'getelementptr' 'C_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 208 [1/1] (0.00ns)   --->   "%or_ln32_12 = or i13 %tmp_5, i13 13" [kernel.cpp:32]   --->   Operation 208 'or' 'or_ln32_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_12" [kernel.cpp:32]   --->   Operation 209 'bitconcatenate' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 210 [1/1] (0.00ns)   --->   "%C_addr_13 = getelementptr i32 %C, i64 0, i64 %tmp_14" [kernel.cpp:32]   --->   Operation 210 'getelementptr' 'C_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 211 [1/1] (0.00ns)   --->   "%or_ln30_5 = or i13 %tmp_65, i13 6" [kernel.cpp:30]   --->   Operation 211 'or' 'or_ln30_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_71 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_5" [kernel.cpp:30]   --->   Operation 212 'bitconcatenate' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 213 [1/1] (0.00ns)   --->   "%buf1_addr_6 = getelementptr i32 %buf1, i64 0, i64 %tmp_71" [kernel.cpp:30]   --->   Operation 213 'getelementptr' 'buf1_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 214 [1/3] (7.29ns)   --->   "%v10_1 = fadd i32 %C_load_1, i32 %v8_1" [kernel.cpp:33]   --->   Operation 214 'fadd' 'v10_1' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 215 [2/3] (7.29ns)   --->   "%v10_2 = fadd i32 %C_load_2, i32 %v8_2" [kernel.cpp:33]   --->   Operation 215 'fadd' 'v10_2' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 216 [3/3] (7.29ns)   --->   "%v10_3 = fadd i32 %C_load_3, i32 %v8_3" [kernel.cpp:33]   --->   Operation 216 'fadd' 'v10_3' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 217 [1/2] (5.91ns)   --->   "%v8_4 = fmul i32 %v6, i32 %buf1_load_4" [kernel.cpp:31]   --->   Operation 217 'fmul' 'v8_4' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 218 [1/2] (1.29ns)   --->   "%buf1_load_5 = load i12 %buf1_addr_5" [kernel.cpp:30]   --->   Operation 218 'load' 'buf1_load_5' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 219 [2/2] (5.91ns)   --->   "%v8_5 = fmul i32 %v6, i32 %buf1_load_5" [kernel.cpp:31]   --->   Operation 219 'fmul' 'v8_5' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 220 [2/2] (1.29ns)   --->   "%buf1_load_6 = load i12 %buf1_addr_6" [kernel.cpp:30]   --->   Operation 220 'load' 'buf1_load_6' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 221 [1/2] (1.29ns)   --->   "%C_load_10 = load i12 %C_addr_10" [kernel.cpp:32]   --->   Operation 221 'load' 'C_load_10' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 222 [1/2] (1.29ns)   --->   "%C_load_11 = load i12 %C_addr_11" [kernel.cpp:32]   --->   Operation 222 'load' 'C_load_11' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 223 [2/2] (1.29ns)   --->   "%C_load_12 = load i12 %C_addr_12" [kernel.cpp:32]   --->   Operation 223 'load' 'C_load_12' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 224 [2/2] (1.29ns)   --->   "%C_load_13 = load i12 %C_addr_13" [kernel.cpp:32]   --->   Operation 224 'load' 'C_load_13' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 8 <SV = 7> <Delay = 7.29>
ST_8 : Operation 225 [1/1] (0.00ns)   --->   "%or_ln32_13 = or i13 %tmp_5, i13 14" [kernel.cpp:32]   --->   Operation 225 'or' 'or_ln32_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_15 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_13" [kernel.cpp:32]   --->   Operation 226 'bitconcatenate' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 227 [1/1] (0.00ns)   --->   "%C_addr_14 = getelementptr i32 %C, i64 0, i64 %tmp_15" [kernel.cpp:32]   --->   Operation 227 'getelementptr' 'C_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 228 [1/1] (0.00ns)   --->   "%or_ln32_14 = or i13 %tmp_5, i13 15" [kernel.cpp:32]   --->   Operation 228 'or' 'or_ln32_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_16 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_14" [kernel.cpp:32]   --->   Operation 229 'bitconcatenate' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 230 [1/1] (0.00ns)   --->   "%C_addr_15 = getelementptr i32 %C, i64 0, i64 %tmp_16" [kernel.cpp:32]   --->   Operation 230 'getelementptr' 'C_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 231 [1/1] (0.00ns)   --->   "%or_ln30_6 = or i13 %tmp_65, i13 7" [kernel.cpp:30]   --->   Operation 231 'or' 'or_ln30_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 232 [1/1] (0.00ns)   --->   "%tmp_72 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_6" [kernel.cpp:30]   --->   Operation 232 'bitconcatenate' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 233 [1/1] (0.00ns)   --->   "%buf1_addr_7 = getelementptr i32 %buf1, i64 0, i64 %tmp_72" [kernel.cpp:30]   --->   Operation 233 'getelementptr' 'buf1_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 234 [1/3] (7.29ns)   --->   "%v10_2 = fadd i32 %C_load_2, i32 %v8_2" [kernel.cpp:33]   --->   Operation 234 'fadd' 'v10_2' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 235 [2/3] (7.29ns)   --->   "%v10_3 = fadd i32 %C_load_3, i32 %v8_3" [kernel.cpp:33]   --->   Operation 235 'fadd' 'v10_3' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 236 [3/3] (7.29ns)   --->   "%v10_4 = fadd i32 %C_load_4, i32 %v8_4" [kernel.cpp:33]   --->   Operation 236 'fadd' 'v10_4' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 237 [1/2] (5.91ns)   --->   "%v8_5 = fmul i32 %v6, i32 %buf1_load_5" [kernel.cpp:31]   --->   Operation 237 'fmul' 'v8_5' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 238 [1/2] (1.29ns)   --->   "%buf1_load_6 = load i12 %buf1_addr_6" [kernel.cpp:30]   --->   Operation 238 'load' 'buf1_load_6' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 239 [2/2] (5.91ns)   --->   "%v8_6 = fmul i32 %v6, i32 %buf1_load_6" [kernel.cpp:31]   --->   Operation 239 'fmul' 'v8_6' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 240 [2/2] (1.29ns)   --->   "%buf1_load_7 = load i12 %buf1_addr_7" [kernel.cpp:30]   --->   Operation 240 'load' 'buf1_load_7' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 241 [1/2] (1.29ns)   --->   "%C_load_12 = load i12 %C_addr_12" [kernel.cpp:32]   --->   Operation 241 'load' 'C_load_12' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 242 [1/2] (1.29ns)   --->   "%C_load_13 = load i12 %C_addr_13" [kernel.cpp:32]   --->   Operation 242 'load' 'C_load_13' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 243 [2/2] (1.29ns)   --->   "%C_load_14 = load i12 %C_addr_14" [kernel.cpp:32]   --->   Operation 243 'load' 'C_load_14' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 244 [2/2] (1.29ns)   --->   "%C_load_15 = load i12 %C_addr_15" [kernel.cpp:32]   --->   Operation 244 'load' 'C_load_15' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 9 <SV = 8> <Delay = 7.29>
ST_9 : Operation 245 [1/1] (0.00ns)   --->   "%or_ln32_15 = or i13 %tmp_5, i13 16" [kernel.cpp:32]   --->   Operation 245 'or' 'or_ln32_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_17 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_15" [kernel.cpp:32]   --->   Operation 246 'bitconcatenate' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 247 [1/1] (0.00ns)   --->   "%C_addr_16 = getelementptr i32 %C, i64 0, i64 %tmp_17" [kernel.cpp:32]   --->   Operation 247 'getelementptr' 'C_addr_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 248 [1/1] (0.00ns)   --->   "%or_ln32_16 = or i13 %tmp_5, i13 17" [kernel.cpp:32]   --->   Operation 248 'or' 'or_ln32_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_18 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_16" [kernel.cpp:32]   --->   Operation 249 'bitconcatenate' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 250 [1/1] (0.00ns)   --->   "%C_addr_17 = getelementptr i32 %C, i64 0, i64 %tmp_18" [kernel.cpp:32]   --->   Operation 250 'getelementptr' 'C_addr_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 251 [1/1] (0.00ns)   --->   "%or_ln30_7 = or i13 %tmp_65, i13 8" [kernel.cpp:30]   --->   Operation 251 'or' 'or_ln30_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_73 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_7" [kernel.cpp:30]   --->   Operation 252 'bitconcatenate' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 253 [1/1] (0.00ns)   --->   "%buf1_addr_8 = getelementptr i32 %buf1, i64 0, i64 %tmp_73" [kernel.cpp:30]   --->   Operation 253 'getelementptr' 'buf1_addr_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 254 [1/3] (7.29ns)   --->   "%v10_3 = fadd i32 %C_load_3, i32 %v8_3" [kernel.cpp:33]   --->   Operation 254 'fadd' 'v10_3' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 255 [2/3] (7.29ns)   --->   "%v10_4 = fadd i32 %C_load_4, i32 %v8_4" [kernel.cpp:33]   --->   Operation 255 'fadd' 'v10_4' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 256 [3/3] (7.29ns)   --->   "%v10_5 = fadd i32 %C_load_5, i32 %v8_5" [kernel.cpp:33]   --->   Operation 256 'fadd' 'v10_5' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 257 [1/2] (5.91ns)   --->   "%v8_6 = fmul i32 %v6, i32 %buf1_load_6" [kernel.cpp:31]   --->   Operation 257 'fmul' 'v8_6' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 258 [1/2] (1.29ns)   --->   "%buf1_load_7 = load i12 %buf1_addr_7" [kernel.cpp:30]   --->   Operation 258 'load' 'buf1_load_7' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 259 [2/2] (5.91ns)   --->   "%v8_7 = fmul i32 %v6, i32 %buf1_load_7" [kernel.cpp:31]   --->   Operation 259 'fmul' 'v8_7' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 260 [2/2] (1.29ns)   --->   "%buf1_load_8 = load i12 %buf1_addr_8" [kernel.cpp:30]   --->   Operation 260 'load' 'buf1_load_8' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 261 [1/2] (1.29ns)   --->   "%C_load_14 = load i12 %C_addr_14" [kernel.cpp:32]   --->   Operation 261 'load' 'C_load_14' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 262 [1/2] (1.29ns)   --->   "%C_load_15 = load i12 %C_addr_15" [kernel.cpp:32]   --->   Operation 262 'load' 'C_load_15' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 263 [2/2] (1.29ns)   --->   "%C_load_16 = load i12 %C_addr_16" [kernel.cpp:32]   --->   Operation 263 'load' 'C_load_16' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 264 [2/2] (1.29ns)   --->   "%C_load_17 = load i12 %C_addr_17" [kernel.cpp:32]   --->   Operation 264 'load' 'C_load_17' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 10 <SV = 9> <Delay = 7.29>
ST_10 : Operation 265 [1/1] (0.00ns)   --->   "%or_ln32_17 = or i13 %tmp_5, i13 18" [kernel.cpp:32]   --->   Operation 265 'or' 'or_ln32_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_19 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_17" [kernel.cpp:32]   --->   Operation 266 'bitconcatenate' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 267 [1/1] (0.00ns)   --->   "%C_addr_18 = getelementptr i32 %C, i64 0, i64 %tmp_19" [kernel.cpp:32]   --->   Operation 267 'getelementptr' 'C_addr_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 268 [1/1] (0.00ns)   --->   "%or_ln32_18 = or i13 %tmp_5, i13 19" [kernel.cpp:32]   --->   Operation 268 'or' 'or_ln32_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_20 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_18" [kernel.cpp:32]   --->   Operation 269 'bitconcatenate' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 270 [1/1] (0.00ns)   --->   "%C_addr_19 = getelementptr i32 %C, i64 0, i64 %tmp_20" [kernel.cpp:32]   --->   Operation 270 'getelementptr' 'C_addr_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 271 [1/1] (0.00ns)   --->   "%or_ln30_8 = or i13 %tmp_65, i13 9" [kernel.cpp:30]   --->   Operation 271 'or' 'or_ln30_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_74 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_8" [kernel.cpp:30]   --->   Operation 272 'bitconcatenate' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 273 [1/1] (0.00ns)   --->   "%buf1_addr_9 = getelementptr i32 %buf1, i64 0, i64 %tmp_74" [kernel.cpp:30]   --->   Operation 273 'getelementptr' 'buf1_addr_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 274 [1/3] (7.29ns)   --->   "%v10_4 = fadd i32 %C_load_4, i32 %v8_4" [kernel.cpp:33]   --->   Operation 274 'fadd' 'v10_4' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 275 [2/3] (7.29ns)   --->   "%v10_5 = fadd i32 %C_load_5, i32 %v8_5" [kernel.cpp:33]   --->   Operation 275 'fadd' 'v10_5' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 276 [3/3] (7.29ns)   --->   "%v10_6 = fadd i32 %C_load_6, i32 %v8_6" [kernel.cpp:33]   --->   Operation 276 'fadd' 'v10_6' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 277 [1/2] (5.91ns)   --->   "%v8_7 = fmul i32 %v6, i32 %buf1_load_7" [kernel.cpp:31]   --->   Operation 277 'fmul' 'v8_7' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 278 [1/2] (1.29ns)   --->   "%buf1_load_8 = load i12 %buf1_addr_8" [kernel.cpp:30]   --->   Operation 278 'load' 'buf1_load_8' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 279 [2/2] (5.91ns)   --->   "%v8_8 = fmul i32 %v6, i32 %buf1_load_8" [kernel.cpp:31]   --->   Operation 279 'fmul' 'v8_8' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 280 [2/2] (1.29ns)   --->   "%buf1_load_9 = load i12 %buf1_addr_9" [kernel.cpp:30]   --->   Operation 280 'load' 'buf1_load_9' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 281 [1/2] (1.29ns)   --->   "%C_load_16 = load i12 %C_addr_16" [kernel.cpp:32]   --->   Operation 281 'load' 'C_load_16' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 282 [1/2] (1.29ns)   --->   "%C_load_17 = load i12 %C_addr_17" [kernel.cpp:32]   --->   Operation 282 'load' 'C_load_17' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 283 [2/2] (1.29ns)   --->   "%C_load_18 = load i12 %C_addr_18" [kernel.cpp:32]   --->   Operation 283 'load' 'C_load_18' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 284 [2/2] (1.29ns)   --->   "%C_load_19 = load i12 %C_addr_19" [kernel.cpp:32]   --->   Operation 284 'load' 'C_load_19' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 11 <SV = 10> <Delay = 7.29>
ST_11 : Operation 285 [1/1] (0.00ns)   --->   "%or_ln32_19 = or i13 %tmp_5, i13 20" [kernel.cpp:32]   --->   Operation 285 'or' 'or_ln32_19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_21 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_19" [kernel.cpp:32]   --->   Operation 286 'bitconcatenate' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 287 [1/1] (0.00ns)   --->   "%C_addr_20 = getelementptr i32 %C, i64 0, i64 %tmp_21" [kernel.cpp:32]   --->   Operation 287 'getelementptr' 'C_addr_20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 288 [1/1] (0.00ns)   --->   "%or_ln32_20 = or i13 %tmp_5, i13 21" [kernel.cpp:32]   --->   Operation 288 'or' 'or_ln32_20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_22 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_20" [kernel.cpp:32]   --->   Operation 289 'bitconcatenate' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 290 [1/1] (0.00ns)   --->   "%C_addr_21 = getelementptr i32 %C, i64 0, i64 %tmp_22" [kernel.cpp:32]   --->   Operation 290 'getelementptr' 'C_addr_21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 291 [1/1] (0.00ns)   --->   "%or_ln30_9 = or i13 %tmp_65, i13 10" [kernel.cpp:30]   --->   Operation 291 'or' 'or_ln30_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_75 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_9" [kernel.cpp:30]   --->   Operation 292 'bitconcatenate' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 293 [1/1] (0.00ns)   --->   "%buf1_addr_10 = getelementptr i32 %buf1, i64 0, i64 %tmp_75" [kernel.cpp:30]   --->   Operation 293 'getelementptr' 'buf1_addr_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 294 [1/3] (7.29ns)   --->   "%v10_5 = fadd i32 %C_load_5, i32 %v8_5" [kernel.cpp:33]   --->   Operation 294 'fadd' 'v10_5' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 295 [2/3] (7.29ns)   --->   "%v10_6 = fadd i32 %C_load_6, i32 %v8_6" [kernel.cpp:33]   --->   Operation 295 'fadd' 'v10_6' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 296 [3/3] (7.29ns)   --->   "%v10_7 = fadd i32 %C_load_7, i32 %v8_7" [kernel.cpp:33]   --->   Operation 296 'fadd' 'v10_7' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 297 [1/2] (5.91ns)   --->   "%v8_8 = fmul i32 %v6, i32 %buf1_load_8" [kernel.cpp:31]   --->   Operation 297 'fmul' 'v8_8' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 298 [1/2] (1.29ns)   --->   "%buf1_load_9 = load i12 %buf1_addr_9" [kernel.cpp:30]   --->   Operation 298 'load' 'buf1_load_9' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 299 [2/2] (5.91ns)   --->   "%v8_9 = fmul i32 %v6, i32 %buf1_load_9" [kernel.cpp:31]   --->   Operation 299 'fmul' 'v8_9' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 300 [2/2] (1.29ns)   --->   "%buf1_load_10 = load i12 %buf1_addr_10" [kernel.cpp:30]   --->   Operation 300 'load' 'buf1_load_10' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 301 [1/2] (1.29ns)   --->   "%C_load_18 = load i12 %C_addr_18" [kernel.cpp:32]   --->   Operation 301 'load' 'C_load_18' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 302 [1/2] (1.29ns)   --->   "%C_load_19 = load i12 %C_addr_19" [kernel.cpp:32]   --->   Operation 302 'load' 'C_load_19' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 303 [2/2] (1.29ns)   --->   "%C_load_20 = load i12 %C_addr_20" [kernel.cpp:32]   --->   Operation 303 'load' 'C_load_20' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 304 [2/2] (1.29ns)   --->   "%C_load_21 = load i12 %C_addr_21" [kernel.cpp:32]   --->   Operation 304 'load' 'C_load_21' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 12 <SV = 11> <Delay = 7.29>
ST_12 : Operation 305 [1/1] (0.00ns)   --->   "%or_ln32_21 = or i13 %tmp_5, i13 22" [kernel.cpp:32]   --->   Operation 305 'or' 'or_ln32_21' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 306 [1/1] (0.00ns)   --->   "%tmp_23 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_21" [kernel.cpp:32]   --->   Operation 306 'bitconcatenate' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 307 [1/1] (0.00ns)   --->   "%C_addr_22 = getelementptr i32 %C, i64 0, i64 %tmp_23" [kernel.cpp:32]   --->   Operation 307 'getelementptr' 'C_addr_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 308 [1/1] (0.00ns)   --->   "%or_ln32_22 = or i13 %tmp_5, i13 23" [kernel.cpp:32]   --->   Operation 308 'or' 'or_ln32_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 309 [1/1] (0.00ns)   --->   "%tmp_24 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_22" [kernel.cpp:32]   --->   Operation 309 'bitconcatenate' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 310 [1/1] (0.00ns)   --->   "%C_addr_23 = getelementptr i32 %C, i64 0, i64 %tmp_24" [kernel.cpp:32]   --->   Operation 310 'getelementptr' 'C_addr_23' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 311 [1/1] (0.00ns)   --->   "%or_ln30_10 = or i13 %tmp_65, i13 11" [kernel.cpp:30]   --->   Operation 311 'or' 'or_ln30_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_76 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_10" [kernel.cpp:30]   --->   Operation 312 'bitconcatenate' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 313 [1/1] (0.00ns)   --->   "%buf1_addr_11 = getelementptr i32 %buf1, i64 0, i64 %tmp_76" [kernel.cpp:30]   --->   Operation 313 'getelementptr' 'buf1_addr_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 314 [1/3] (7.29ns)   --->   "%v10_6 = fadd i32 %C_load_6, i32 %v8_6" [kernel.cpp:33]   --->   Operation 314 'fadd' 'v10_6' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 315 [2/3] (7.29ns)   --->   "%v10_7 = fadd i32 %C_load_7, i32 %v8_7" [kernel.cpp:33]   --->   Operation 315 'fadd' 'v10_7' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 316 [3/3] (7.29ns)   --->   "%v10_8 = fadd i32 %C_load_8, i32 %v8_8" [kernel.cpp:33]   --->   Operation 316 'fadd' 'v10_8' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 317 [1/2] (5.91ns)   --->   "%v8_9 = fmul i32 %v6, i32 %buf1_load_9" [kernel.cpp:31]   --->   Operation 317 'fmul' 'v8_9' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 318 [1/2] (1.29ns)   --->   "%buf1_load_10 = load i12 %buf1_addr_10" [kernel.cpp:30]   --->   Operation 318 'load' 'buf1_load_10' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 319 [2/2] (5.91ns)   --->   "%v8_s = fmul i32 %v6, i32 %buf1_load_10" [kernel.cpp:31]   --->   Operation 319 'fmul' 'v8_s' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 320 [2/2] (1.29ns)   --->   "%buf1_load_11 = load i12 %buf1_addr_11" [kernel.cpp:30]   --->   Operation 320 'load' 'buf1_load_11' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 321 [1/2] (1.29ns)   --->   "%C_load_20 = load i12 %C_addr_20" [kernel.cpp:32]   --->   Operation 321 'load' 'C_load_20' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 322 [1/2] (1.29ns)   --->   "%C_load_21 = load i12 %C_addr_21" [kernel.cpp:32]   --->   Operation 322 'load' 'C_load_21' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 323 [2/2] (1.29ns)   --->   "%C_load_22 = load i12 %C_addr_22" [kernel.cpp:32]   --->   Operation 323 'load' 'C_load_22' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 324 [2/2] (1.29ns)   --->   "%C_load_23 = load i12 %C_addr_23" [kernel.cpp:32]   --->   Operation 324 'load' 'C_load_23' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 13 <SV = 12> <Delay = 7.29>
ST_13 : Operation 325 [1/1] (0.00ns)   --->   "%or_ln32_23 = or i13 %tmp_5, i13 24" [kernel.cpp:32]   --->   Operation 325 'or' 'or_ln32_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 326 [1/1] (0.00ns)   --->   "%tmp_25 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_23" [kernel.cpp:32]   --->   Operation 326 'bitconcatenate' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 327 [1/1] (0.00ns)   --->   "%C_addr_24 = getelementptr i32 %C, i64 0, i64 %tmp_25" [kernel.cpp:32]   --->   Operation 327 'getelementptr' 'C_addr_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 328 [1/1] (0.00ns)   --->   "%or_ln32_24 = or i13 %tmp_5, i13 25" [kernel.cpp:32]   --->   Operation 328 'or' 'or_ln32_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 329 [1/1] (0.00ns)   --->   "%tmp_26 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_24" [kernel.cpp:32]   --->   Operation 329 'bitconcatenate' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 330 [1/1] (0.00ns)   --->   "%C_addr_25 = getelementptr i32 %C, i64 0, i64 %tmp_26" [kernel.cpp:32]   --->   Operation 330 'getelementptr' 'C_addr_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 331 [1/1] (0.00ns)   --->   "%or_ln30_11 = or i13 %tmp_65, i13 12" [kernel.cpp:30]   --->   Operation 331 'or' 'or_ln30_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 332 [1/1] (0.00ns)   --->   "%tmp_77 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_11" [kernel.cpp:30]   --->   Operation 332 'bitconcatenate' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 333 [1/1] (0.00ns)   --->   "%buf1_addr_12 = getelementptr i32 %buf1, i64 0, i64 %tmp_77" [kernel.cpp:30]   --->   Operation 333 'getelementptr' 'buf1_addr_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 334 [1/3] (7.29ns)   --->   "%v10_7 = fadd i32 %C_load_7, i32 %v8_7" [kernel.cpp:33]   --->   Operation 334 'fadd' 'v10_7' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 335 [2/3] (7.29ns)   --->   "%v10_8 = fadd i32 %C_load_8, i32 %v8_8" [kernel.cpp:33]   --->   Operation 335 'fadd' 'v10_8' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 336 [3/3] (7.29ns)   --->   "%v10_9 = fadd i32 %C_load_9, i32 %v8_9" [kernel.cpp:33]   --->   Operation 336 'fadd' 'v10_9' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 337 [1/2] (5.91ns)   --->   "%v8_s = fmul i32 %v6, i32 %buf1_load_10" [kernel.cpp:31]   --->   Operation 337 'fmul' 'v8_s' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 338 [1/2] (1.29ns)   --->   "%buf1_load_11 = load i12 %buf1_addr_11" [kernel.cpp:30]   --->   Operation 338 'load' 'buf1_load_11' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_13 : Operation 339 [2/2] (5.91ns)   --->   "%v8_10 = fmul i32 %v6, i32 %buf1_load_11" [kernel.cpp:31]   --->   Operation 339 'fmul' 'v8_10' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 340 [2/2] (1.29ns)   --->   "%buf1_load_12 = load i12 %buf1_addr_12" [kernel.cpp:30]   --->   Operation 340 'load' 'buf1_load_12' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_13 : Operation 341 [1/2] (1.29ns)   --->   "%C_load_22 = load i12 %C_addr_22" [kernel.cpp:32]   --->   Operation 341 'load' 'C_load_22' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_13 : Operation 342 [1/2] (1.29ns)   --->   "%C_load_23 = load i12 %C_addr_23" [kernel.cpp:32]   --->   Operation 342 'load' 'C_load_23' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_13 : Operation 343 [2/2] (1.29ns)   --->   "%C_load_24 = load i12 %C_addr_24" [kernel.cpp:32]   --->   Operation 343 'load' 'C_load_24' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_13 : Operation 344 [2/2] (1.29ns)   --->   "%C_load_25 = load i12 %C_addr_25" [kernel.cpp:32]   --->   Operation 344 'load' 'C_load_25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 14 <SV = 13> <Delay = 7.29>
ST_14 : Operation 345 [1/1] (0.00ns)   --->   "%or_ln32_25 = or i13 %tmp_5, i13 26" [kernel.cpp:32]   --->   Operation 345 'or' 'or_ln32_25' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 346 [1/1] (0.00ns)   --->   "%tmp_27 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_25" [kernel.cpp:32]   --->   Operation 346 'bitconcatenate' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 347 [1/1] (0.00ns)   --->   "%C_addr_26 = getelementptr i32 %C, i64 0, i64 %tmp_27" [kernel.cpp:32]   --->   Operation 347 'getelementptr' 'C_addr_26' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 348 [1/1] (0.00ns)   --->   "%or_ln32_26 = or i13 %tmp_5, i13 27" [kernel.cpp:32]   --->   Operation 348 'or' 'or_ln32_26' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 349 [1/1] (0.00ns)   --->   "%tmp_28 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_26" [kernel.cpp:32]   --->   Operation 349 'bitconcatenate' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 350 [1/1] (0.00ns)   --->   "%C_addr_27 = getelementptr i32 %C, i64 0, i64 %tmp_28" [kernel.cpp:32]   --->   Operation 350 'getelementptr' 'C_addr_27' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 351 [1/1] (0.00ns)   --->   "%or_ln30_12 = or i13 %tmp_65, i13 13" [kernel.cpp:30]   --->   Operation 351 'or' 'or_ln30_12' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 352 [1/1] (0.00ns)   --->   "%tmp_78 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_12" [kernel.cpp:30]   --->   Operation 352 'bitconcatenate' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 353 [1/1] (0.00ns)   --->   "%buf1_addr_13 = getelementptr i32 %buf1, i64 0, i64 %tmp_78" [kernel.cpp:30]   --->   Operation 353 'getelementptr' 'buf1_addr_13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 354 [1/3] (7.29ns)   --->   "%v10_8 = fadd i32 %C_load_8, i32 %v8_8" [kernel.cpp:33]   --->   Operation 354 'fadd' 'v10_8' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 355 [2/3] (7.29ns)   --->   "%v10_9 = fadd i32 %C_load_9, i32 %v8_9" [kernel.cpp:33]   --->   Operation 355 'fadd' 'v10_9' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 356 [3/3] (7.29ns)   --->   "%v10_s = fadd i32 %C_load_10, i32 %v8_s" [kernel.cpp:33]   --->   Operation 356 'fadd' 'v10_s' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 357 [1/2] (5.91ns)   --->   "%v8_10 = fmul i32 %v6, i32 %buf1_load_11" [kernel.cpp:31]   --->   Operation 357 'fmul' 'v8_10' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 358 [1/2] (1.29ns)   --->   "%buf1_load_12 = load i12 %buf1_addr_12" [kernel.cpp:30]   --->   Operation 358 'load' 'buf1_load_12' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_14 : Operation 359 [2/2] (5.91ns)   --->   "%v8_11 = fmul i32 %v6, i32 %buf1_load_12" [kernel.cpp:31]   --->   Operation 359 'fmul' 'v8_11' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 360 [2/2] (1.29ns)   --->   "%buf1_load_13 = load i12 %buf1_addr_13" [kernel.cpp:30]   --->   Operation 360 'load' 'buf1_load_13' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_14 : Operation 361 [1/2] (1.29ns)   --->   "%C_load_24 = load i12 %C_addr_24" [kernel.cpp:32]   --->   Operation 361 'load' 'C_load_24' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_14 : Operation 362 [1/2] (1.29ns)   --->   "%C_load_25 = load i12 %C_addr_25" [kernel.cpp:32]   --->   Operation 362 'load' 'C_load_25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_14 : Operation 363 [2/2] (1.29ns)   --->   "%C_load_26 = load i12 %C_addr_26" [kernel.cpp:32]   --->   Operation 363 'load' 'C_load_26' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_14 : Operation 364 [2/2] (1.29ns)   --->   "%C_load_27 = load i12 %C_addr_27" [kernel.cpp:32]   --->   Operation 364 'load' 'C_load_27' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 15 <SV = 14> <Delay = 7.29>
ST_15 : Operation 365 [1/1] (0.00ns)   --->   "%or_ln32_27 = or i13 %tmp_5, i13 28" [kernel.cpp:32]   --->   Operation 365 'or' 'or_ln32_27' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 366 [1/1] (0.00ns)   --->   "%tmp_29 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_27" [kernel.cpp:32]   --->   Operation 366 'bitconcatenate' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 367 [1/1] (0.00ns)   --->   "%C_addr_28 = getelementptr i32 %C, i64 0, i64 %tmp_29" [kernel.cpp:32]   --->   Operation 367 'getelementptr' 'C_addr_28' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 368 [1/1] (0.00ns)   --->   "%or_ln32_28 = or i13 %tmp_5, i13 29" [kernel.cpp:32]   --->   Operation 368 'or' 'or_ln32_28' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 369 [1/1] (0.00ns)   --->   "%tmp_30 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_28" [kernel.cpp:32]   --->   Operation 369 'bitconcatenate' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 370 [1/1] (0.00ns)   --->   "%C_addr_29 = getelementptr i32 %C, i64 0, i64 %tmp_30" [kernel.cpp:32]   --->   Operation 370 'getelementptr' 'C_addr_29' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 371 [1/1] (0.00ns)   --->   "%or_ln30_13 = or i13 %tmp_65, i13 14" [kernel.cpp:30]   --->   Operation 371 'or' 'or_ln30_13' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 372 [1/1] (0.00ns)   --->   "%tmp_79 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_13" [kernel.cpp:30]   --->   Operation 372 'bitconcatenate' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 373 [1/1] (0.00ns)   --->   "%buf1_addr_14 = getelementptr i32 %buf1, i64 0, i64 %tmp_79" [kernel.cpp:30]   --->   Operation 373 'getelementptr' 'buf1_addr_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 374 [1/3] (7.29ns)   --->   "%v10_9 = fadd i32 %C_load_9, i32 %v8_9" [kernel.cpp:33]   --->   Operation 374 'fadd' 'v10_9' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 375 [2/3] (7.29ns)   --->   "%v10_s = fadd i32 %C_load_10, i32 %v8_s" [kernel.cpp:33]   --->   Operation 375 'fadd' 'v10_s' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 376 [3/3] (7.29ns)   --->   "%v10_10 = fadd i32 %C_load_11, i32 %v8_10" [kernel.cpp:33]   --->   Operation 376 'fadd' 'v10_10' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 377 [1/2] (5.91ns)   --->   "%v8_11 = fmul i32 %v6, i32 %buf1_load_12" [kernel.cpp:31]   --->   Operation 377 'fmul' 'v8_11' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 378 [1/2] (1.29ns)   --->   "%buf1_load_13 = load i12 %buf1_addr_13" [kernel.cpp:30]   --->   Operation 378 'load' 'buf1_load_13' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_15 : Operation 379 [2/2] (5.91ns)   --->   "%v8_12 = fmul i32 %v6, i32 %buf1_load_13" [kernel.cpp:31]   --->   Operation 379 'fmul' 'v8_12' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 380 [2/2] (1.29ns)   --->   "%buf1_load_14 = load i12 %buf1_addr_14" [kernel.cpp:30]   --->   Operation 380 'load' 'buf1_load_14' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_15 : Operation 381 [1/2] (1.29ns)   --->   "%C_load_26 = load i12 %C_addr_26" [kernel.cpp:32]   --->   Operation 381 'load' 'C_load_26' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_15 : Operation 382 [1/2] (1.29ns)   --->   "%C_load_27 = load i12 %C_addr_27" [kernel.cpp:32]   --->   Operation 382 'load' 'C_load_27' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_15 : Operation 383 [2/2] (1.29ns)   --->   "%C_load_28 = load i12 %C_addr_28" [kernel.cpp:32]   --->   Operation 383 'load' 'C_load_28' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_15 : Operation 384 [2/2] (1.29ns)   --->   "%C_load_29 = load i12 %C_addr_29" [kernel.cpp:32]   --->   Operation 384 'load' 'C_load_29' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 16 <SV = 15> <Delay = 7.29>
ST_16 : Operation 385 [1/1] (0.00ns)   --->   "%or_ln32_29 = or i13 %tmp_5, i13 30" [kernel.cpp:32]   --->   Operation 385 'or' 'or_ln32_29' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 386 [1/1] (0.00ns)   --->   "%tmp_31 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_29" [kernel.cpp:32]   --->   Operation 386 'bitconcatenate' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 387 [1/1] (0.00ns)   --->   "%C_addr_30 = getelementptr i32 %C, i64 0, i64 %tmp_31" [kernel.cpp:32]   --->   Operation 387 'getelementptr' 'C_addr_30' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 388 [1/1] (0.00ns)   --->   "%or_ln32_30 = or i13 %tmp_5, i13 31" [kernel.cpp:32]   --->   Operation 388 'or' 'or_ln32_30' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 389 [1/1] (0.00ns)   --->   "%tmp_32 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_30" [kernel.cpp:32]   --->   Operation 389 'bitconcatenate' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 390 [1/1] (0.00ns)   --->   "%C_addr_31 = getelementptr i32 %C, i64 0, i64 %tmp_32" [kernel.cpp:32]   --->   Operation 390 'getelementptr' 'C_addr_31' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 391 [1/1] (0.00ns)   --->   "%or_ln30_14 = or i13 %tmp_65, i13 15" [kernel.cpp:30]   --->   Operation 391 'or' 'or_ln30_14' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 392 [1/1] (0.00ns)   --->   "%tmp_80 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_14" [kernel.cpp:30]   --->   Operation 392 'bitconcatenate' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 393 [1/1] (0.00ns)   --->   "%buf1_addr_15 = getelementptr i32 %buf1, i64 0, i64 %tmp_80" [kernel.cpp:30]   --->   Operation 393 'getelementptr' 'buf1_addr_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 394 [1/3] (7.29ns)   --->   "%v10_s = fadd i32 %C_load_10, i32 %v8_s" [kernel.cpp:33]   --->   Operation 394 'fadd' 'v10_s' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 395 [2/3] (7.29ns)   --->   "%v10_10 = fadd i32 %C_load_11, i32 %v8_10" [kernel.cpp:33]   --->   Operation 395 'fadd' 'v10_10' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 396 [3/3] (7.29ns)   --->   "%v10_11 = fadd i32 %C_load_12, i32 %v8_11" [kernel.cpp:33]   --->   Operation 396 'fadd' 'v10_11' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 397 [1/2] (5.91ns)   --->   "%v8_12 = fmul i32 %v6, i32 %buf1_load_13" [kernel.cpp:31]   --->   Operation 397 'fmul' 'v8_12' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 398 [1/2] (1.29ns)   --->   "%buf1_load_14 = load i12 %buf1_addr_14" [kernel.cpp:30]   --->   Operation 398 'load' 'buf1_load_14' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_16 : Operation 399 [2/2] (5.91ns)   --->   "%v8_13 = fmul i32 %v6, i32 %buf1_load_14" [kernel.cpp:31]   --->   Operation 399 'fmul' 'v8_13' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 400 [2/2] (1.29ns)   --->   "%buf1_load_15 = load i12 %buf1_addr_15" [kernel.cpp:30]   --->   Operation 400 'load' 'buf1_load_15' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_16 : Operation 401 [1/2] (1.29ns)   --->   "%C_load_28 = load i12 %C_addr_28" [kernel.cpp:32]   --->   Operation 401 'load' 'C_load_28' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_16 : Operation 402 [1/2] (1.29ns)   --->   "%C_load_29 = load i12 %C_addr_29" [kernel.cpp:32]   --->   Operation 402 'load' 'C_load_29' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_16 : Operation 403 [2/2] (1.29ns)   --->   "%C_load_30 = load i12 %C_addr_30" [kernel.cpp:32]   --->   Operation 403 'load' 'C_load_30' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_16 : Operation 404 [2/2] (1.29ns)   --->   "%C_load_31 = load i12 %C_addr_31" [kernel.cpp:32]   --->   Operation 404 'load' 'C_load_31' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 17 <SV = 16> <Delay = 7.29>
ST_17 : Operation 405 [1/1] (0.00ns)   --->   "%or_ln32_31 = or i13 %tmp_5, i13 32" [kernel.cpp:32]   --->   Operation 405 'or' 'or_ln32_31' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 406 [1/1] (0.00ns)   --->   "%tmp_33 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_31" [kernel.cpp:32]   --->   Operation 406 'bitconcatenate' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 407 [1/1] (0.00ns)   --->   "%C_addr_32 = getelementptr i32 %C, i64 0, i64 %tmp_33" [kernel.cpp:32]   --->   Operation 407 'getelementptr' 'C_addr_32' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 408 [1/1] (0.00ns)   --->   "%or_ln32_32 = or i13 %tmp_5, i13 33" [kernel.cpp:32]   --->   Operation 408 'or' 'or_ln32_32' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 409 [1/1] (0.00ns)   --->   "%tmp_34 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_32" [kernel.cpp:32]   --->   Operation 409 'bitconcatenate' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 410 [1/1] (0.00ns)   --->   "%C_addr_33 = getelementptr i32 %C, i64 0, i64 %tmp_34" [kernel.cpp:32]   --->   Operation 410 'getelementptr' 'C_addr_33' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 411 [1/1] (0.00ns)   --->   "%or_ln30_15 = or i13 %tmp_65, i13 16" [kernel.cpp:30]   --->   Operation 411 'or' 'or_ln30_15' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 412 [1/1] (0.00ns)   --->   "%tmp_81 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_15" [kernel.cpp:30]   --->   Operation 412 'bitconcatenate' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 413 [1/1] (0.00ns)   --->   "%buf1_addr_16 = getelementptr i32 %buf1, i64 0, i64 %tmp_81" [kernel.cpp:30]   --->   Operation 413 'getelementptr' 'buf1_addr_16' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 414 [1/3] (7.29ns)   --->   "%v10_10 = fadd i32 %C_load_11, i32 %v8_10" [kernel.cpp:33]   --->   Operation 414 'fadd' 'v10_10' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 415 [2/3] (7.29ns)   --->   "%v10_11 = fadd i32 %C_load_12, i32 %v8_11" [kernel.cpp:33]   --->   Operation 415 'fadd' 'v10_11' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 416 [3/3] (7.29ns)   --->   "%v10_12 = fadd i32 %C_load_13, i32 %v8_12" [kernel.cpp:33]   --->   Operation 416 'fadd' 'v10_12' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 417 [1/2] (5.91ns)   --->   "%v8_13 = fmul i32 %v6, i32 %buf1_load_14" [kernel.cpp:31]   --->   Operation 417 'fmul' 'v8_13' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 418 [1/2] (1.29ns)   --->   "%buf1_load_15 = load i12 %buf1_addr_15" [kernel.cpp:30]   --->   Operation 418 'load' 'buf1_load_15' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_17 : Operation 419 [2/2] (5.91ns)   --->   "%v8_14 = fmul i32 %v6, i32 %buf1_load_15" [kernel.cpp:31]   --->   Operation 419 'fmul' 'v8_14' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 420 [2/2] (1.29ns)   --->   "%buf1_load_16 = load i12 %buf1_addr_16" [kernel.cpp:30]   --->   Operation 420 'load' 'buf1_load_16' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_17 : Operation 421 [1/2] (1.29ns)   --->   "%C_load_30 = load i12 %C_addr_30" [kernel.cpp:32]   --->   Operation 421 'load' 'C_load_30' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_17 : Operation 422 [1/2] (1.29ns)   --->   "%C_load_31 = load i12 %C_addr_31" [kernel.cpp:32]   --->   Operation 422 'load' 'C_load_31' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_17 : Operation 423 [2/2] (1.29ns)   --->   "%C_load_32 = load i12 %C_addr_32" [kernel.cpp:32]   --->   Operation 423 'load' 'C_load_32' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_17 : Operation 424 [2/2] (1.29ns)   --->   "%C_load_33 = load i12 %C_addr_33" [kernel.cpp:32]   --->   Operation 424 'load' 'C_load_33' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 18 <SV = 17> <Delay = 7.29>
ST_18 : Operation 425 [1/1] (0.00ns)   --->   "%or_ln32_33 = or i13 %tmp_5, i13 34" [kernel.cpp:32]   --->   Operation 425 'or' 'or_ln32_33' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 426 [1/1] (0.00ns)   --->   "%tmp_35 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_33" [kernel.cpp:32]   --->   Operation 426 'bitconcatenate' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 427 [1/1] (0.00ns)   --->   "%C_addr_34 = getelementptr i32 %C, i64 0, i64 %tmp_35" [kernel.cpp:32]   --->   Operation 427 'getelementptr' 'C_addr_34' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 428 [1/1] (0.00ns)   --->   "%or_ln32_34 = or i13 %tmp_5, i13 35" [kernel.cpp:32]   --->   Operation 428 'or' 'or_ln32_34' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 429 [1/1] (0.00ns)   --->   "%tmp_36 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_34" [kernel.cpp:32]   --->   Operation 429 'bitconcatenate' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 430 [1/1] (0.00ns)   --->   "%C_addr_35 = getelementptr i32 %C, i64 0, i64 %tmp_36" [kernel.cpp:32]   --->   Operation 430 'getelementptr' 'C_addr_35' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 431 [1/1] (0.00ns)   --->   "%or_ln30_16 = or i13 %tmp_65, i13 17" [kernel.cpp:30]   --->   Operation 431 'or' 'or_ln30_16' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 432 [1/1] (0.00ns)   --->   "%tmp_82 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_16" [kernel.cpp:30]   --->   Operation 432 'bitconcatenate' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 433 [1/1] (0.00ns)   --->   "%buf1_addr_17 = getelementptr i32 %buf1, i64 0, i64 %tmp_82" [kernel.cpp:30]   --->   Operation 433 'getelementptr' 'buf1_addr_17' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 434 [1/3] (7.29ns)   --->   "%v10_11 = fadd i32 %C_load_12, i32 %v8_11" [kernel.cpp:33]   --->   Operation 434 'fadd' 'v10_11' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 435 [2/3] (7.29ns)   --->   "%v10_12 = fadd i32 %C_load_13, i32 %v8_12" [kernel.cpp:33]   --->   Operation 435 'fadd' 'v10_12' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 436 [3/3] (7.29ns)   --->   "%v10_13 = fadd i32 %C_load_14, i32 %v8_13" [kernel.cpp:33]   --->   Operation 436 'fadd' 'v10_13' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 437 [1/2] (5.91ns)   --->   "%v8_14 = fmul i32 %v6, i32 %buf1_load_15" [kernel.cpp:31]   --->   Operation 437 'fmul' 'v8_14' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 438 [1/2] (1.29ns)   --->   "%buf1_load_16 = load i12 %buf1_addr_16" [kernel.cpp:30]   --->   Operation 438 'load' 'buf1_load_16' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_18 : Operation 439 [2/2] (5.91ns)   --->   "%v8_15 = fmul i32 %v6, i32 %buf1_load_16" [kernel.cpp:31]   --->   Operation 439 'fmul' 'v8_15' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 440 [2/2] (1.29ns)   --->   "%buf1_load_17 = load i12 %buf1_addr_17" [kernel.cpp:30]   --->   Operation 440 'load' 'buf1_load_17' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_18 : Operation 441 [1/2] (1.29ns)   --->   "%C_load_32 = load i12 %C_addr_32" [kernel.cpp:32]   --->   Operation 441 'load' 'C_load_32' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_18 : Operation 442 [1/2] (1.29ns)   --->   "%C_load_33 = load i12 %C_addr_33" [kernel.cpp:32]   --->   Operation 442 'load' 'C_load_33' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_18 : Operation 443 [2/2] (1.29ns)   --->   "%C_load_34 = load i12 %C_addr_34" [kernel.cpp:32]   --->   Operation 443 'load' 'C_load_34' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_18 : Operation 444 [2/2] (1.29ns)   --->   "%C_load_35 = load i12 %C_addr_35" [kernel.cpp:32]   --->   Operation 444 'load' 'C_load_35' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 19 <SV = 18> <Delay = 7.29>
ST_19 : Operation 445 [1/1] (0.00ns)   --->   "%or_ln32_35 = or i13 %tmp_5, i13 36" [kernel.cpp:32]   --->   Operation 445 'or' 'or_ln32_35' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 446 [1/1] (0.00ns)   --->   "%tmp_37 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_35" [kernel.cpp:32]   --->   Operation 446 'bitconcatenate' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 447 [1/1] (0.00ns)   --->   "%C_addr_36 = getelementptr i32 %C, i64 0, i64 %tmp_37" [kernel.cpp:32]   --->   Operation 447 'getelementptr' 'C_addr_36' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 448 [1/1] (0.00ns)   --->   "%or_ln32_36 = or i13 %tmp_5, i13 37" [kernel.cpp:32]   --->   Operation 448 'or' 'or_ln32_36' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 449 [1/1] (0.00ns)   --->   "%tmp_38 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_36" [kernel.cpp:32]   --->   Operation 449 'bitconcatenate' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 450 [1/1] (0.00ns)   --->   "%C_addr_37 = getelementptr i32 %C, i64 0, i64 %tmp_38" [kernel.cpp:32]   --->   Operation 450 'getelementptr' 'C_addr_37' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 451 [1/1] (0.00ns)   --->   "%or_ln30_17 = or i13 %tmp_65, i13 18" [kernel.cpp:30]   --->   Operation 451 'or' 'or_ln30_17' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 452 [1/1] (0.00ns)   --->   "%tmp_83 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_17" [kernel.cpp:30]   --->   Operation 452 'bitconcatenate' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 453 [1/1] (0.00ns)   --->   "%buf1_addr_18 = getelementptr i32 %buf1, i64 0, i64 %tmp_83" [kernel.cpp:30]   --->   Operation 453 'getelementptr' 'buf1_addr_18' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 454 [1/3] (7.29ns)   --->   "%v10_12 = fadd i32 %C_load_13, i32 %v8_12" [kernel.cpp:33]   --->   Operation 454 'fadd' 'v10_12' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 455 [2/3] (7.29ns)   --->   "%v10_13 = fadd i32 %C_load_14, i32 %v8_13" [kernel.cpp:33]   --->   Operation 455 'fadd' 'v10_13' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 456 [3/3] (7.29ns)   --->   "%v10_14 = fadd i32 %C_load_15, i32 %v8_14" [kernel.cpp:33]   --->   Operation 456 'fadd' 'v10_14' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 457 [1/2] (5.91ns)   --->   "%v8_15 = fmul i32 %v6, i32 %buf1_load_16" [kernel.cpp:31]   --->   Operation 457 'fmul' 'v8_15' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 458 [1/2] (1.29ns)   --->   "%buf1_load_17 = load i12 %buf1_addr_17" [kernel.cpp:30]   --->   Operation 458 'load' 'buf1_load_17' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_19 : Operation 459 [2/2] (5.91ns)   --->   "%v8_16 = fmul i32 %v6, i32 %buf1_load_17" [kernel.cpp:31]   --->   Operation 459 'fmul' 'v8_16' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 460 [2/2] (1.29ns)   --->   "%buf1_load_18 = load i12 %buf1_addr_18" [kernel.cpp:30]   --->   Operation 460 'load' 'buf1_load_18' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_19 : Operation 461 [1/2] (1.29ns)   --->   "%C_load_34 = load i12 %C_addr_34" [kernel.cpp:32]   --->   Operation 461 'load' 'C_load_34' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_19 : Operation 462 [1/2] (1.29ns)   --->   "%C_load_35 = load i12 %C_addr_35" [kernel.cpp:32]   --->   Operation 462 'load' 'C_load_35' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_19 : Operation 463 [2/2] (1.29ns)   --->   "%C_load_36 = load i12 %C_addr_36" [kernel.cpp:32]   --->   Operation 463 'load' 'C_load_36' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_19 : Operation 464 [2/2] (1.29ns)   --->   "%C_load_37 = load i12 %C_addr_37" [kernel.cpp:32]   --->   Operation 464 'load' 'C_load_37' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 20 <SV = 19> <Delay = 7.29>
ST_20 : Operation 465 [1/1] (0.00ns)   --->   "%or_ln32_37 = or i13 %tmp_5, i13 38" [kernel.cpp:32]   --->   Operation 465 'or' 'or_ln32_37' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 466 [1/1] (0.00ns)   --->   "%tmp_39 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_37" [kernel.cpp:32]   --->   Operation 466 'bitconcatenate' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 467 [1/1] (0.00ns)   --->   "%C_addr_38 = getelementptr i32 %C, i64 0, i64 %tmp_39" [kernel.cpp:32]   --->   Operation 467 'getelementptr' 'C_addr_38' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 468 [1/1] (0.00ns)   --->   "%or_ln32_38 = or i13 %tmp_5, i13 39" [kernel.cpp:32]   --->   Operation 468 'or' 'or_ln32_38' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 469 [1/1] (0.00ns)   --->   "%tmp_40 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_38" [kernel.cpp:32]   --->   Operation 469 'bitconcatenate' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 470 [1/1] (0.00ns)   --->   "%C_addr_39 = getelementptr i32 %C, i64 0, i64 %tmp_40" [kernel.cpp:32]   --->   Operation 470 'getelementptr' 'C_addr_39' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 471 [1/1] (0.00ns)   --->   "%or_ln30_18 = or i13 %tmp_65, i13 19" [kernel.cpp:30]   --->   Operation 471 'or' 'or_ln30_18' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 472 [1/1] (0.00ns)   --->   "%tmp_84 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_18" [kernel.cpp:30]   --->   Operation 472 'bitconcatenate' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 473 [1/1] (0.00ns)   --->   "%buf1_addr_19 = getelementptr i32 %buf1, i64 0, i64 %tmp_84" [kernel.cpp:30]   --->   Operation 473 'getelementptr' 'buf1_addr_19' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 474 [1/3] (7.29ns)   --->   "%v10_13 = fadd i32 %C_load_14, i32 %v8_13" [kernel.cpp:33]   --->   Operation 474 'fadd' 'v10_13' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 475 [2/3] (7.29ns)   --->   "%v10_14 = fadd i32 %C_load_15, i32 %v8_14" [kernel.cpp:33]   --->   Operation 475 'fadd' 'v10_14' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 476 [3/3] (7.29ns)   --->   "%v10_15 = fadd i32 %C_load_16, i32 %v8_15" [kernel.cpp:33]   --->   Operation 476 'fadd' 'v10_15' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 477 [1/2] (5.91ns)   --->   "%v8_16 = fmul i32 %v6, i32 %buf1_load_17" [kernel.cpp:31]   --->   Operation 477 'fmul' 'v8_16' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 478 [1/2] (1.29ns)   --->   "%buf1_load_18 = load i12 %buf1_addr_18" [kernel.cpp:30]   --->   Operation 478 'load' 'buf1_load_18' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_20 : Operation 479 [2/2] (5.91ns)   --->   "%v8_17 = fmul i32 %v6, i32 %buf1_load_18" [kernel.cpp:31]   --->   Operation 479 'fmul' 'v8_17' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 480 [2/2] (1.29ns)   --->   "%buf1_load_19 = load i12 %buf1_addr_19" [kernel.cpp:30]   --->   Operation 480 'load' 'buf1_load_19' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_20 : Operation 481 [1/2] (1.29ns)   --->   "%C_load_36 = load i12 %C_addr_36" [kernel.cpp:32]   --->   Operation 481 'load' 'C_load_36' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_20 : Operation 482 [1/2] (1.29ns)   --->   "%C_load_37 = load i12 %C_addr_37" [kernel.cpp:32]   --->   Operation 482 'load' 'C_load_37' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_20 : Operation 483 [2/2] (1.29ns)   --->   "%C_load_38 = load i12 %C_addr_38" [kernel.cpp:32]   --->   Operation 483 'load' 'C_load_38' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_20 : Operation 484 [2/2] (1.29ns)   --->   "%C_load_39 = load i12 %C_addr_39" [kernel.cpp:32]   --->   Operation 484 'load' 'C_load_39' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 21 <SV = 20> <Delay = 7.29>
ST_21 : Operation 485 [1/1] (0.00ns)   --->   "%or_ln32_39 = or i13 %tmp_5, i13 40" [kernel.cpp:32]   --->   Operation 485 'or' 'or_ln32_39' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 486 [1/1] (0.00ns)   --->   "%tmp_41 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_39" [kernel.cpp:32]   --->   Operation 486 'bitconcatenate' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 487 [1/1] (0.00ns)   --->   "%C_addr_40 = getelementptr i32 %C, i64 0, i64 %tmp_41" [kernel.cpp:32]   --->   Operation 487 'getelementptr' 'C_addr_40' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 488 [1/1] (0.00ns)   --->   "%or_ln32_40 = or i13 %tmp_5, i13 41" [kernel.cpp:32]   --->   Operation 488 'or' 'or_ln32_40' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 489 [1/1] (0.00ns)   --->   "%tmp_42 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_40" [kernel.cpp:32]   --->   Operation 489 'bitconcatenate' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 490 [1/1] (0.00ns)   --->   "%C_addr_41 = getelementptr i32 %C, i64 0, i64 %tmp_42" [kernel.cpp:32]   --->   Operation 490 'getelementptr' 'C_addr_41' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 491 [1/1] (0.00ns)   --->   "%or_ln30_19 = or i13 %tmp_65, i13 20" [kernel.cpp:30]   --->   Operation 491 'or' 'or_ln30_19' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 492 [1/1] (0.00ns)   --->   "%tmp_85 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_19" [kernel.cpp:30]   --->   Operation 492 'bitconcatenate' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 493 [1/1] (0.00ns)   --->   "%buf1_addr_20 = getelementptr i32 %buf1, i64 0, i64 %tmp_85" [kernel.cpp:30]   --->   Operation 493 'getelementptr' 'buf1_addr_20' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 494 [1/3] (7.29ns)   --->   "%v10_14 = fadd i32 %C_load_15, i32 %v8_14" [kernel.cpp:33]   --->   Operation 494 'fadd' 'v10_14' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 495 [2/3] (7.29ns)   --->   "%v10_15 = fadd i32 %C_load_16, i32 %v8_15" [kernel.cpp:33]   --->   Operation 495 'fadd' 'v10_15' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 496 [3/3] (7.29ns)   --->   "%v10_16 = fadd i32 %C_load_17, i32 %v8_16" [kernel.cpp:33]   --->   Operation 496 'fadd' 'v10_16' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 497 [1/2] (5.91ns)   --->   "%v8_17 = fmul i32 %v6, i32 %buf1_load_18" [kernel.cpp:31]   --->   Operation 497 'fmul' 'v8_17' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 498 [1/2] (1.29ns)   --->   "%buf1_load_19 = load i12 %buf1_addr_19" [kernel.cpp:30]   --->   Operation 498 'load' 'buf1_load_19' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_21 : Operation 499 [2/2] (5.91ns)   --->   "%v8_18 = fmul i32 %v6, i32 %buf1_load_19" [kernel.cpp:31]   --->   Operation 499 'fmul' 'v8_18' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 500 [2/2] (1.29ns)   --->   "%buf1_load_20 = load i12 %buf1_addr_20" [kernel.cpp:30]   --->   Operation 500 'load' 'buf1_load_20' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_21 : Operation 501 [1/2] (1.29ns)   --->   "%C_load_38 = load i12 %C_addr_38" [kernel.cpp:32]   --->   Operation 501 'load' 'C_load_38' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_21 : Operation 502 [1/2] (1.29ns)   --->   "%C_load_39 = load i12 %C_addr_39" [kernel.cpp:32]   --->   Operation 502 'load' 'C_load_39' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_21 : Operation 503 [2/2] (1.29ns)   --->   "%C_load_40 = load i12 %C_addr_40" [kernel.cpp:32]   --->   Operation 503 'load' 'C_load_40' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_21 : Operation 504 [2/2] (1.29ns)   --->   "%C_load_41 = load i12 %C_addr_41" [kernel.cpp:32]   --->   Operation 504 'load' 'C_load_41' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 22 <SV = 21> <Delay = 7.29>
ST_22 : Operation 505 [1/1] (0.00ns)   --->   "%or_ln32_41 = or i13 %tmp_5, i13 42" [kernel.cpp:32]   --->   Operation 505 'or' 'or_ln32_41' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 506 [1/1] (0.00ns)   --->   "%tmp_43 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_41" [kernel.cpp:32]   --->   Operation 506 'bitconcatenate' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 507 [1/1] (0.00ns)   --->   "%C_addr_42 = getelementptr i32 %C, i64 0, i64 %tmp_43" [kernel.cpp:32]   --->   Operation 507 'getelementptr' 'C_addr_42' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 508 [1/1] (0.00ns)   --->   "%or_ln32_42 = or i13 %tmp_5, i13 43" [kernel.cpp:32]   --->   Operation 508 'or' 'or_ln32_42' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 509 [1/1] (0.00ns)   --->   "%tmp_44 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_42" [kernel.cpp:32]   --->   Operation 509 'bitconcatenate' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 510 [1/1] (0.00ns)   --->   "%C_addr_43 = getelementptr i32 %C, i64 0, i64 %tmp_44" [kernel.cpp:32]   --->   Operation 510 'getelementptr' 'C_addr_43' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 511 [1/1] (0.00ns)   --->   "%or_ln30_20 = or i13 %tmp_65, i13 21" [kernel.cpp:30]   --->   Operation 511 'or' 'or_ln30_20' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 512 [1/1] (0.00ns)   --->   "%tmp_86 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_20" [kernel.cpp:30]   --->   Operation 512 'bitconcatenate' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 513 [1/1] (0.00ns)   --->   "%buf1_addr_21 = getelementptr i32 %buf1, i64 0, i64 %tmp_86" [kernel.cpp:30]   --->   Operation 513 'getelementptr' 'buf1_addr_21' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 514 [1/3] (7.29ns)   --->   "%v10_15 = fadd i32 %C_load_16, i32 %v8_15" [kernel.cpp:33]   --->   Operation 514 'fadd' 'v10_15' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 515 [2/3] (7.29ns)   --->   "%v10_16 = fadd i32 %C_load_17, i32 %v8_16" [kernel.cpp:33]   --->   Operation 515 'fadd' 'v10_16' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 516 [3/3] (7.29ns)   --->   "%v10_17 = fadd i32 %C_load_18, i32 %v8_17" [kernel.cpp:33]   --->   Operation 516 'fadd' 'v10_17' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 517 [1/2] (5.91ns)   --->   "%v8_18 = fmul i32 %v6, i32 %buf1_load_19" [kernel.cpp:31]   --->   Operation 517 'fmul' 'v8_18' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 518 [1/2] (1.29ns)   --->   "%buf1_load_20 = load i12 %buf1_addr_20" [kernel.cpp:30]   --->   Operation 518 'load' 'buf1_load_20' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_22 : Operation 519 [2/2] (5.91ns)   --->   "%v8_19 = fmul i32 %v6, i32 %buf1_load_20" [kernel.cpp:31]   --->   Operation 519 'fmul' 'v8_19' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 520 [2/2] (1.29ns)   --->   "%buf1_load_21 = load i12 %buf1_addr_21" [kernel.cpp:30]   --->   Operation 520 'load' 'buf1_load_21' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_22 : Operation 521 [1/2] (1.29ns)   --->   "%C_load_40 = load i12 %C_addr_40" [kernel.cpp:32]   --->   Operation 521 'load' 'C_load_40' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_22 : Operation 522 [1/2] (1.29ns)   --->   "%C_load_41 = load i12 %C_addr_41" [kernel.cpp:32]   --->   Operation 522 'load' 'C_load_41' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_22 : Operation 523 [2/2] (1.29ns)   --->   "%C_load_42 = load i12 %C_addr_42" [kernel.cpp:32]   --->   Operation 523 'load' 'C_load_42' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_22 : Operation 524 [2/2] (1.29ns)   --->   "%C_load_43 = load i12 %C_addr_43" [kernel.cpp:32]   --->   Operation 524 'load' 'C_load_43' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 23 <SV = 22> <Delay = 7.29>
ST_23 : Operation 525 [1/1] (0.00ns)   --->   "%or_ln32_43 = or i13 %tmp_5, i13 44" [kernel.cpp:32]   --->   Operation 525 'or' 'or_ln32_43' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 526 [1/1] (0.00ns)   --->   "%tmp_45 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_43" [kernel.cpp:32]   --->   Operation 526 'bitconcatenate' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 527 [1/1] (0.00ns)   --->   "%C_addr_44 = getelementptr i32 %C, i64 0, i64 %tmp_45" [kernel.cpp:32]   --->   Operation 527 'getelementptr' 'C_addr_44' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 528 [1/1] (0.00ns)   --->   "%or_ln32_44 = or i13 %tmp_5, i13 45" [kernel.cpp:32]   --->   Operation 528 'or' 'or_ln32_44' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 529 [1/1] (0.00ns)   --->   "%tmp_46 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_44" [kernel.cpp:32]   --->   Operation 529 'bitconcatenate' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 530 [1/1] (0.00ns)   --->   "%C_addr_45 = getelementptr i32 %C, i64 0, i64 %tmp_46" [kernel.cpp:32]   --->   Operation 530 'getelementptr' 'C_addr_45' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 531 [1/1] (0.00ns)   --->   "%or_ln30_21 = or i13 %tmp_65, i13 22" [kernel.cpp:30]   --->   Operation 531 'or' 'or_ln30_21' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 532 [1/1] (0.00ns)   --->   "%tmp_87 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_21" [kernel.cpp:30]   --->   Operation 532 'bitconcatenate' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 533 [1/1] (0.00ns)   --->   "%buf1_addr_22 = getelementptr i32 %buf1, i64 0, i64 %tmp_87" [kernel.cpp:30]   --->   Operation 533 'getelementptr' 'buf1_addr_22' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 534 [1/3] (7.29ns)   --->   "%v10_16 = fadd i32 %C_load_17, i32 %v8_16" [kernel.cpp:33]   --->   Operation 534 'fadd' 'v10_16' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 535 [2/3] (7.29ns)   --->   "%v10_17 = fadd i32 %C_load_18, i32 %v8_17" [kernel.cpp:33]   --->   Operation 535 'fadd' 'v10_17' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 536 [3/3] (7.29ns)   --->   "%v10_18 = fadd i32 %C_load_19, i32 %v8_18" [kernel.cpp:33]   --->   Operation 536 'fadd' 'v10_18' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 537 [1/2] (5.91ns)   --->   "%v8_19 = fmul i32 %v6, i32 %buf1_load_20" [kernel.cpp:31]   --->   Operation 537 'fmul' 'v8_19' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 538 [1/2] (1.29ns)   --->   "%buf1_load_21 = load i12 %buf1_addr_21" [kernel.cpp:30]   --->   Operation 538 'load' 'buf1_load_21' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_23 : Operation 539 [2/2] (5.91ns)   --->   "%v8_20 = fmul i32 %v6, i32 %buf1_load_21" [kernel.cpp:31]   --->   Operation 539 'fmul' 'v8_20' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 540 [2/2] (1.29ns)   --->   "%buf1_load_22 = load i12 %buf1_addr_22" [kernel.cpp:30]   --->   Operation 540 'load' 'buf1_load_22' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_23 : Operation 541 [1/2] (1.29ns)   --->   "%C_load_42 = load i12 %C_addr_42" [kernel.cpp:32]   --->   Operation 541 'load' 'C_load_42' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_23 : Operation 542 [1/2] (1.29ns)   --->   "%C_load_43 = load i12 %C_addr_43" [kernel.cpp:32]   --->   Operation 542 'load' 'C_load_43' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_23 : Operation 543 [2/2] (1.29ns)   --->   "%C_load_44 = load i12 %C_addr_44" [kernel.cpp:32]   --->   Operation 543 'load' 'C_load_44' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_23 : Operation 544 [2/2] (1.29ns)   --->   "%C_load_45 = load i12 %C_addr_45" [kernel.cpp:32]   --->   Operation 544 'load' 'C_load_45' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 24 <SV = 23> <Delay = 7.29>
ST_24 : Operation 545 [1/1] (0.00ns)   --->   "%or_ln32_45 = or i13 %tmp_5, i13 46" [kernel.cpp:32]   --->   Operation 545 'or' 'or_ln32_45' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 546 [1/1] (0.00ns)   --->   "%tmp_47 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_45" [kernel.cpp:32]   --->   Operation 546 'bitconcatenate' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 547 [1/1] (0.00ns)   --->   "%C_addr_46 = getelementptr i32 %C, i64 0, i64 %tmp_47" [kernel.cpp:32]   --->   Operation 547 'getelementptr' 'C_addr_46' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 548 [1/1] (0.00ns)   --->   "%or_ln32_46 = or i13 %tmp_5, i13 47" [kernel.cpp:32]   --->   Operation 548 'or' 'or_ln32_46' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 549 [1/1] (0.00ns)   --->   "%tmp_48 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_46" [kernel.cpp:32]   --->   Operation 549 'bitconcatenate' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 550 [1/1] (0.00ns)   --->   "%C_addr_47 = getelementptr i32 %C, i64 0, i64 %tmp_48" [kernel.cpp:32]   --->   Operation 550 'getelementptr' 'C_addr_47' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 551 [1/1] (0.00ns)   --->   "%or_ln30_22 = or i13 %tmp_65, i13 23" [kernel.cpp:30]   --->   Operation 551 'or' 'or_ln30_22' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 552 [1/1] (0.00ns)   --->   "%tmp_88 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_22" [kernel.cpp:30]   --->   Operation 552 'bitconcatenate' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 553 [1/1] (0.00ns)   --->   "%buf1_addr_23 = getelementptr i32 %buf1, i64 0, i64 %tmp_88" [kernel.cpp:30]   --->   Operation 553 'getelementptr' 'buf1_addr_23' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 554 [1/3] (7.29ns)   --->   "%v10_17 = fadd i32 %C_load_18, i32 %v8_17" [kernel.cpp:33]   --->   Operation 554 'fadd' 'v10_17' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 555 [2/3] (7.29ns)   --->   "%v10_18 = fadd i32 %C_load_19, i32 %v8_18" [kernel.cpp:33]   --->   Operation 555 'fadd' 'v10_18' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 556 [3/3] (7.29ns)   --->   "%v10_19 = fadd i32 %C_load_20, i32 %v8_19" [kernel.cpp:33]   --->   Operation 556 'fadd' 'v10_19' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 557 [1/2] (5.91ns)   --->   "%v8_20 = fmul i32 %v6, i32 %buf1_load_21" [kernel.cpp:31]   --->   Operation 557 'fmul' 'v8_20' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 558 [1/2] (1.29ns)   --->   "%buf1_load_22 = load i12 %buf1_addr_22" [kernel.cpp:30]   --->   Operation 558 'load' 'buf1_load_22' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_24 : Operation 559 [2/2] (5.91ns)   --->   "%v8_21 = fmul i32 %v6, i32 %buf1_load_22" [kernel.cpp:31]   --->   Operation 559 'fmul' 'v8_21' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 560 [2/2] (1.29ns)   --->   "%buf1_load_23 = load i12 %buf1_addr_23" [kernel.cpp:30]   --->   Operation 560 'load' 'buf1_load_23' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_24 : Operation 561 [1/2] (1.29ns)   --->   "%C_load_44 = load i12 %C_addr_44" [kernel.cpp:32]   --->   Operation 561 'load' 'C_load_44' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_24 : Operation 562 [1/2] (1.29ns)   --->   "%C_load_45 = load i12 %C_addr_45" [kernel.cpp:32]   --->   Operation 562 'load' 'C_load_45' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_24 : Operation 563 [2/2] (1.29ns)   --->   "%C_load_46 = load i12 %C_addr_46" [kernel.cpp:32]   --->   Operation 563 'load' 'C_load_46' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_24 : Operation 564 [2/2] (1.29ns)   --->   "%C_load_47 = load i12 %C_addr_47" [kernel.cpp:32]   --->   Operation 564 'load' 'C_load_47' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 25 <SV = 24> <Delay = 7.29>
ST_25 : Operation 565 [1/1] (0.00ns)   --->   "%or_ln32_47 = or i13 %tmp_5, i13 48" [kernel.cpp:32]   --->   Operation 565 'or' 'or_ln32_47' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 566 [1/1] (0.00ns)   --->   "%tmp_49 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_47" [kernel.cpp:32]   --->   Operation 566 'bitconcatenate' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 567 [1/1] (0.00ns)   --->   "%C_addr_48 = getelementptr i32 %C, i64 0, i64 %tmp_49" [kernel.cpp:32]   --->   Operation 567 'getelementptr' 'C_addr_48' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 568 [1/1] (0.00ns)   --->   "%or_ln32_48 = or i13 %tmp_5, i13 49" [kernel.cpp:32]   --->   Operation 568 'or' 'or_ln32_48' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 569 [1/1] (0.00ns)   --->   "%tmp_50 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_48" [kernel.cpp:32]   --->   Operation 569 'bitconcatenate' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 570 [1/1] (0.00ns)   --->   "%C_addr_49 = getelementptr i32 %C, i64 0, i64 %tmp_50" [kernel.cpp:32]   --->   Operation 570 'getelementptr' 'C_addr_49' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 571 [1/1] (0.00ns)   --->   "%or_ln30_23 = or i13 %tmp_65, i13 24" [kernel.cpp:30]   --->   Operation 571 'or' 'or_ln30_23' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 572 [1/1] (0.00ns)   --->   "%tmp_89 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_23" [kernel.cpp:30]   --->   Operation 572 'bitconcatenate' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 573 [1/1] (0.00ns)   --->   "%buf1_addr_24 = getelementptr i32 %buf1, i64 0, i64 %tmp_89" [kernel.cpp:30]   --->   Operation 573 'getelementptr' 'buf1_addr_24' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 574 [1/3] (7.29ns)   --->   "%v10_18 = fadd i32 %C_load_19, i32 %v8_18" [kernel.cpp:33]   --->   Operation 574 'fadd' 'v10_18' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 575 [2/3] (7.29ns)   --->   "%v10_19 = fadd i32 %C_load_20, i32 %v8_19" [kernel.cpp:33]   --->   Operation 575 'fadd' 'v10_19' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 576 [3/3] (7.29ns)   --->   "%v10_20 = fadd i32 %C_load_21, i32 %v8_20" [kernel.cpp:33]   --->   Operation 576 'fadd' 'v10_20' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 577 [1/2] (5.91ns)   --->   "%v8_21 = fmul i32 %v6, i32 %buf1_load_22" [kernel.cpp:31]   --->   Operation 577 'fmul' 'v8_21' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 578 [1/2] (1.29ns)   --->   "%buf1_load_23 = load i12 %buf1_addr_23" [kernel.cpp:30]   --->   Operation 578 'load' 'buf1_load_23' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_25 : Operation 579 [2/2] (5.91ns)   --->   "%v8_22 = fmul i32 %v6, i32 %buf1_load_23" [kernel.cpp:31]   --->   Operation 579 'fmul' 'v8_22' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 580 [2/2] (1.29ns)   --->   "%buf1_load_24 = load i12 %buf1_addr_24" [kernel.cpp:30]   --->   Operation 580 'load' 'buf1_load_24' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_25 : Operation 581 [1/2] (1.29ns)   --->   "%C_load_46 = load i12 %C_addr_46" [kernel.cpp:32]   --->   Operation 581 'load' 'C_load_46' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_25 : Operation 582 [1/2] (1.29ns)   --->   "%C_load_47 = load i12 %C_addr_47" [kernel.cpp:32]   --->   Operation 582 'load' 'C_load_47' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_25 : Operation 583 [2/2] (1.29ns)   --->   "%C_load_48 = load i12 %C_addr_48" [kernel.cpp:32]   --->   Operation 583 'load' 'C_load_48' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_25 : Operation 584 [2/2] (1.29ns)   --->   "%C_load_49 = load i12 %C_addr_49" [kernel.cpp:32]   --->   Operation 584 'load' 'C_load_49' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 26 <SV = 25> <Delay = 7.29>
ST_26 : Operation 585 [1/1] (0.00ns)   --->   "%or_ln32_49 = or i13 %tmp_5, i13 50" [kernel.cpp:32]   --->   Operation 585 'or' 'or_ln32_49' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 586 [1/1] (0.00ns)   --->   "%tmp_51 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_49" [kernel.cpp:32]   --->   Operation 586 'bitconcatenate' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 587 [1/1] (0.00ns)   --->   "%C_addr_50 = getelementptr i32 %C, i64 0, i64 %tmp_51" [kernel.cpp:32]   --->   Operation 587 'getelementptr' 'C_addr_50' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 588 [1/1] (0.00ns)   --->   "%or_ln32_50 = or i13 %tmp_5, i13 51" [kernel.cpp:32]   --->   Operation 588 'or' 'or_ln32_50' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 589 [1/1] (0.00ns)   --->   "%tmp_52 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_50" [kernel.cpp:32]   --->   Operation 589 'bitconcatenate' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 590 [1/1] (0.00ns)   --->   "%C_addr_51 = getelementptr i32 %C, i64 0, i64 %tmp_52" [kernel.cpp:32]   --->   Operation 590 'getelementptr' 'C_addr_51' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 591 [1/1] (0.00ns)   --->   "%or_ln30_24 = or i13 %tmp_65, i13 25" [kernel.cpp:30]   --->   Operation 591 'or' 'or_ln30_24' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 592 [1/1] (0.00ns)   --->   "%tmp_90 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_24" [kernel.cpp:30]   --->   Operation 592 'bitconcatenate' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 593 [1/1] (0.00ns)   --->   "%buf1_addr_25 = getelementptr i32 %buf1, i64 0, i64 %tmp_90" [kernel.cpp:30]   --->   Operation 593 'getelementptr' 'buf1_addr_25' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 594 [1/3] (7.29ns)   --->   "%v10_19 = fadd i32 %C_load_20, i32 %v8_19" [kernel.cpp:33]   --->   Operation 594 'fadd' 'v10_19' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 595 [2/3] (7.29ns)   --->   "%v10_20 = fadd i32 %C_load_21, i32 %v8_20" [kernel.cpp:33]   --->   Operation 595 'fadd' 'v10_20' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 596 [3/3] (7.29ns)   --->   "%v10_21 = fadd i32 %C_load_22, i32 %v8_21" [kernel.cpp:33]   --->   Operation 596 'fadd' 'v10_21' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 597 [1/2] (5.91ns)   --->   "%v8_22 = fmul i32 %v6, i32 %buf1_load_23" [kernel.cpp:31]   --->   Operation 597 'fmul' 'v8_22' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 598 [1/2] (1.29ns)   --->   "%buf1_load_24 = load i12 %buf1_addr_24" [kernel.cpp:30]   --->   Operation 598 'load' 'buf1_load_24' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_26 : Operation 599 [2/2] (5.91ns)   --->   "%v8_23 = fmul i32 %v6, i32 %buf1_load_24" [kernel.cpp:31]   --->   Operation 599 'fmul' 'v8_23' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 600 [2/2] (1.29ns)   --->   "%buf1_load_25 = load i12 %buf1_addr_25" [kernel.cpp:30]   --->   Operation 600 'load' 'buf1_load_25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_26 : Operation 601 [1/2] (1.29ns)   --->   "%C_load_48 = load i12 %C_addr_48" [kernel.cpp:32]   --->   Operation 601 'load' 'C_load_48' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_26 : Operation 602 [1/2] (1.29ns)   --->   "%C_load_49 = load i12 %C_addr_49" [kernel.cpp:32]   --->   Operation 602 'load' 'C_load_49' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_26 : Operation 603 [2/2] (1.29ns)   --->   "%C_load_50 = load i12 %C_addr_50" [kernel.cpp:32]   --->   Operation 603 'load' 'C_load_50' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_26 : Operation 604 [2/2] (1.29ns)   --->   "%C_load_51 = load i12 %C_addr_51" [kernel.cpp:32]   --->   Operation 604 'load' 'C_load_51' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 27 <SV = 26> <Delay = 7.29>
ST_27 : Operation 605 [1/1] (0.00ns)   --->   "%or_ln32_51 = or i13 %tmp_5, i13 52" [kernel.cpp:32]   --->   Operation 605 'or' 'or_ln32_51' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 606 [1/1] (0.00ns)   --->   "%tmp_53 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_51" [kernel.cpp:32]   --->   Operation 606 'bitconcatenate' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 607 [1/1] (0.00ns)   --->   "%C_addr_52 = getelementptr i32 %C, i64 0, i64 %tmp_53" [kernel.cpp:32]   --->   Operation 607 'getelementptr' 'C_addr_52' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 608 [1/1] (0.00ns)   --->   "%or_ln32_52 = or i13 %tmp_5, i13 53" [kernel.cpp:32]   --->   Operation 608 'or' 'or_ln32_52' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 609 [1/1] (0.00ns)   --->   "%tmp_54 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_52" [kernel.cpp:32]   --->   Operation 609 'bitconcatenate' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 610 [1/1] (0.00ns)   --->   "%C_addr_53 = getelementptr i32 %C, i64 0, i64 %tmp_54" [kernel.cpp:32]   --->   Operation 610 'getelementptr' 'C_addr_53' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 611 [1/1] (0.00ns)   --->   "%or_ln30_25 = or i13 %tmp_65, i13 26" [kernel.cpp:30]   --->   Operation 611 'or' 'or_ln30_25' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 612 [1/1] (0.00ns)   --->   "%tmp_91 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_25" [kernel.cpp:30]   --->   Operation 612 'bitconcatenate' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 613 [1/1] (0.00ns)   --->   "%buf1_addr_26 = getelementptr i32 %buf1, i64 0, i64 %tmp_91" [kernel.cpp:30]   --->   Operation 613 'getelementptr' 'buf1_addr_26' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 614 [1/3] (7.29ns)   --->   "%v10_20 = fadd i32 %C_load_21, i32 %v8_20" [kernel.cpp:33]   --->   Operation 614 'fadd' 'v10_20' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 615 [2/3] (7.29ns)   --->   "%v10_21 = fadd i32 %C_load_22, i32 %v8_21" [kernel.cpp:33]   --->   Operation 615 'fadd' 'v10_21' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 616 [3/3] (7.29ns)   --->   "%v10_22 = fadd i32 %C_load_23, i32 %v8_22" [kernel.cpp:33]   --->   Operation 616 'fadd' 'v10_22' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 617 [1/2] (5.91ns)   --->   "%v8_23 = fmul i32 %v6, i32 %buf1_load_24" [kernel.cpp:31]   --->   Operation 617 'fmul' 'v8_23' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 618 [1/2] (1.29ns)   --->   "%buf1_load_25 = load i12 %buf1_addr_25" [kernel.cpp:30]   --->   Operation 618 'load' 'buf1_load_25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_27 : Operation 619 [2/2] (5.91ns)   --->   "%v8_24 = fmul i32 %v6, i32 %buf1_load_25" [kernel.cpp:31]   --->   Operation 619 'fmul' 'v8_24' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 620 [2/2] (1.29ns)   --->   "%buf1_load_26 = load i12 %buf1_addr_26" [kernel.cpp:30]   --->   Operation 620 'load' 'buf1_load_26' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_27 : Operation 621 [1/2] (1.29ns)   --->   "%C_load_50 = load i12 %C_addr_50" [kernel.cpp:32]   --->   Operation 621 'load' 'C_load_50' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_27 : Operation 622 [1/2] (1.29ns)   --->   "%C_load_51 = load i12 %C_addr_51" [kernel.cpp:32]   --->   Operation 622 'load' 'C_load_51' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_27 : Operation 623 [2/2] (1.29ns)   --->   "%C_load_52 = load i12 %C_addr_52" [kernel.cpp:32]   --->   Operation 623 'load' 'C_load_52' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_27 : Operation 624 [2/2] (1.29ns)   --->   "%C_load_53 = load i12 %C_addr_53" [kernel.cpp:32]   --->   Operation 624 'load' 'C_load_53' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 28 <SV = 27> <Delay = 7.29>
ST_28 : Operation 625 [1/1] (0.00ns)   --->   "%or_ln32_53 = or i13 %tmp_5, i13 54" [kernel.cpp:32]   --->   Operation 625 'or' 'or_ln32_53' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 626 [1/1] (0.00ns)   --->   "%tmp_55 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_53" [kernel.cpp:32]   --->   Operation 626 'bitconcatenate' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 627 [1/1] (0.00ns)   --->   "%C_addr_54 = getelementptr i32 %C, i64 0, i64 %tmp_55" [kernel.cpp:32]   --->   Operation 627 'getelementptr' 'C_addr_54' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 628 [1/1] (0.00ns)   --->   "%or_ln32_54 = or i13 %tmp_5, i13 55" [kernel.cpp:32]   --->   Operation 628 'or' 'or_ln32_54' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 629 [1/1] (0.00ns)   --->   "%tmp_56 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_54" [kernel.cpp:32]   --->   Operation 629 'bitconcatenate' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 630 [1/1] (0.00ns)   --->   "%C_addr_55 = getelementptr i32 %C, i64 0, i64 %tmp_56" [kernel.cpp:32]   --->   Operation 630 'getelementptr' 'C_addr_55' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 631 [1/1] (0.00ns)   --->   "%or_ln30_26 = or i13 %tmp_65, i13 27" [kernel.cpp:30]   --->   Operation 631 'or' 'or_ln30_26' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 632 [1/1] (0.00ns)   --->   "%tmp_92 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_26" [kernel.cpp:30]   --->   Operation 632 'bitconcatenate' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 633 [1/1] (0.00ns)   --->   "%buf1_addr_27 = getelementptr i32 %buf1, i64 0, i64 %tmp_92" [kernel.cpp:30]   --->   Operation 633 'getelementptr' 'buf1_addr_27' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 634 [1/3] (7.29ns)   --->   "%v10_21 = fadd i32 %C_load_22, i32 %v8_21" [kernel.cpp:33]   --->   Operation 634 'fadd' 'v10_21' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 635 [2/3] (7.29ns)   --->   "%v10_22 = fadd i32 %C_load_23, i32 %v8_22" [kernel.cpp:33]   --->   Operation 635 'fadd' 'v10_22' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 636 [3/3] (7.29ns)   --->   "%v10_23 = fadd i32 %C_load_24, i32 %v8_23" [kernel.cpp:33]   --->   Operation 636 'fadd' 'v10_23' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 637 [1/2] (5.91ns)   --->   "%v8_24 = fmul i32 %v6, i32 %buf1_load_25" [kernel.cpp:31]   --->   Operation 637 'fmul' 'v8_24' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 638 [1/2] (1.29ns)   --->   "%buf1_load_26 = load i12 %buf1_addr_26" [kernel.cpp:30]   --->   Operation 638 'load' 'buf1_load_26' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_28 : Operation 639 [2/2] (5.91ns)   --->   "%v8_25 = fmul i32 %v6, i32 %buf1_load_26" [kernel.cpp:31]   --->   Operation 639 'fmul' 'v8_25' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 640 [2/2] (1.29ns)   --->   "%buf1_load_27 = load i12 %buf1_addr_27" [kernel.cpp:30]   --->   Operation 640 'load' 'buf1_load_27' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_28 : Operation 641 [1/2] (1.29ns)   --->   "%C_load_52 = load i12 %C_addr_52" [kernel.cpp:32]   --->   Operation 641 'load' 'C_load_52' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_28 : Operation 642 [1/2] (1.29ns)   --->   "%C_load_53 = load i12 %C_addr_53" [kernel.cpp:32]   --->   Operation 642 'load' 'C_load_53' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_28 : Operation 643 [2/2] (1.29ns)   --->   "%C_load_54 = load i12 %C_addr_54" [kernel.cpp:32]   --->   Operation 643 'load' 'C_load_54' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_28 : Operation 644 [2/2] (1.29ns)   --->   "%C_load_55 = load i12 %C_addr_55" [kernel.cpp:32]   --->   Operation 644 'load' 'C_load_55' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 29 <SV = 28> <Delay = 7.29>
ST_29 : Operation 645 [1/1] (0.00ns)   --->   "%or_ln32_55 = or i13 %tmp_5, i13 56" [kernel.cpp:32]   --->   Operation 645 'or' 'or_ln32_55' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 646 [1/1] (0.00ns)   --->   "%tmp_57 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_55" [kernel.cpp:32]   --->   Operation 646 'bitconcatenate' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 647 [1/1] (0.00ns)   --->   "%C_addr_56 = getelementptr i32 %C, i64 0, i64 %tmp_57" [kernel.cpp:32]   --->   Operation 647 'getelementptr' 'C_addr_56' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 648 [1/1] (0.00ns)   --->   "%or_ln32_56 = or i13 %tmp_5, i13 57" [kernel.cpp:32]   --->   Operation 648 'or' 'or_ln32_56' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 649 [1/1] (0.00ns)   --->   "%tmp_58 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_56" [kernel.cpp:32]   --->   Operation 649 'bitconcatenate' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 650 [1/1] (0.00ns)   --->   "%C_addr_57 = getelementptr i32 %C, i64 0, i64 %tmp_58" [kernel.cpp:32]   --->   Operation 650 'getelementptr' 'C_addr_57' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 651 [1/1] (0.00ns)   --->   "%or_ln30_27 = or i13 %tmp_65, i13 28" [kernel.cpp:30]   --->   Operation 651 'or' 'or_ln30_27' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 652 [1/1] (0.00ns)   --->   "%tmp_93 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_27" [kernel.cpp:30]   --->   Operation 652 'bitconcatenate' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 653 [1/1] (0.00ns)   --->   "%buf1_addr_28 = getelementptr i32 %buf1, i64 0, i64 %tmp_93" [kernel.cpp:30]   --->   Operation 653 'getelementptr' 'buf1_addr_28' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 654 [1/3] (7.29ns)   --->   "%v10_22 = fadd i32 %C_load_23, i32 %v8_22" [kernel.cpp:33]   --->   Operation 654 'fadd' 'v10_22' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 655 [2/3] (7.29ns)   --->   "%v10_23 = fadd i32 %C_load_24, i32 %v8_23" [kernel.cpp:33]   --->   Operation 655 'fadd' 'v10_23' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 656 [3/3] (7.29ns)   --->   "%v10_24 = fadd i32 %C_load_25, i32 %v8_24" [kernel.cpp:33]   --->   Operation 656 'fadd' 'v10_24' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 657 [1/2] (5.91ns)   --->   "%v8_25 = fmul i32 %v6, i32 %buf1_load_26" [kernel.cpp:31]   --->   Operation 657 'fmul' 'v8_25' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 658 [1/2] (1.29ns)   --->   "%buf1_load_27 = load i12 %buf1_addr_27" [kernel.cpp:30]   --->   Operation 658 'load' 'buf1_load_27' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_29 : Operation 659 [2/2] (5.91ns)   --->   "%v8_26 = fmul i32 %v6, i32 %buf1_load_27" [kernel.cpp:31]   --->   Operation 659 'fmul' 'v8_26' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 660 [2/2] (1.29ns)   --->   "%buf1_load_28 = load i12 %buf1_addr_28" [kernel.cpp:30]   --->   Operation 660 'load' 'buf1_load_28' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_29 : Operation 661 [1/2] (1.29ns)   --->   "%C_load_54 = load i12 %C_addr_54" [kernel.cpp:32]   --->   Operation 661 'load' 'C_load_54' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_29 : Operation 662 [1/2] (1.29ns)   --->   "%C_load_55 = load i12 %C_addr_55" [kernel.cpp:32]   --->   Operation 662 'load' 'C_load_55' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_29 : Operation 663 [2/2] (1.29ns)   --->   "%C_load_56 = load i12 %C_addr_56" [kernel.cpp:32]   --->   Operation 663 'load' 'C_load_56' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_29 : Operation 664 [2/2] (1.29ns)   --->   "%C_load_57 = load i12 %C_addr_57" [kernel.cpp:32]   --->   Operation 664 'load' 'C_load_57' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 30 <SV = 29> <Delay = 7.29>
ST_30 : Operation 665 [1/1] (0.00ns)   --->   "%or_ln32_57 = or i13 %tmp_5, i13 58" [kernel.cpp:32]   --->   Operation 665 'or' 'or_ln32_57' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 666 [1/1] (0.00ns)   --->   "%tmp_59 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_57" [kernel.cpp:32]   --->   Operation 666 'bitconcatenate' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 667 [1/1] (0.00ns)   --->   "%C_addr_58 = getelementptr i32 %C, i64 0, i64 %tmp_59" [kernel.cpp:32]   --->   Operation 667 'getelementptr' 'C_addr_58' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 668 [1/1] (0.00ns)   --->   "%or_ln32_58 = or i13 %tmp_5, i13 59" [kernel.cpp:32]   --->   Operation 668 'or' 'or_ln32_58' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 669 [1/1] (0.00ns)   --->   "%tmp_60 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_58" [kernel.cpp:32]   --->   Operation 669 'bitconcatenate' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 670 [1/1] (0.00ns)   --->   "%C_addr_59 = getelementptr i32 %C, i64 0, i64 %tmp_60" [kernel.cpp:32]   --->   Operation 670 'getelementptr' 'C_addr_59' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 671 [1/1] (0.00ns)   --->   "%or_ln30_28 = or i13 %tmp_65, i13 29" [kernel.cpp:30]   --->   Operation 671 'or' 'or_ln30_28' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 672 [1/1] (0.00ns)   --->   "%tmp_94 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_28" [kernel.cpp:30]   --->   Operation 672 'bitconcatenate' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 673 [1/1] (0.00ns)   --->   "%buf1_addr_29 = getelementptr i32 %buf1, i64 0, i64 %tmp_94" [kernel.cpp:30]   --->   Operation 673 'getelementptr' 'buf1_addr_29' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 674 [1/3] (7.29ns)   --->   "%v10_23 = fadd i32 %C_load_24, i32 %v8_23" [kernel.cpp:33]   --->   Operation 674 'fadd' 'v10_23' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 675 [2/3] (7.29ns)   --->   "%v10_24 = fadd i32 %C_load_25, i32 %v8_24" [kernel.cpp:33]   --->   Operation 675 'fadd' 'v10_24' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 676 [3/3] (7.29ns)   --->   "%v10_25 = fadd i32 %C_load_26, i32 %v8_25" [kernel.cpp:33]   --->   Operation 676 'fadd' 'v10_25' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 677 [1/2] (5.91ns)   --->   "%v8_26 = fmul i32 %v6, i32 %buf1_load_27" [kernel.cpp:31]   --->   Operation 677 'fmul' 'v8_26' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 678 [1/2] (1.29ns)   --->   "%buf1_load_28 = load i12 %buf1_addr_28" [kernel.cpp:30]   --->   Operation 678 'load' 'buf1_load_28' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_30 : Operation 679 [2/2] (5.91ns)   --->   "%v8_27 = fmul i32 %v6, i32 %buf1_load_28" [kernel.cpp:31]   --->   Operation 679 'fmul' 'v8_27' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 680 [2/2] (1.29ns)   --->   "%buf1_load_29 = load i12 %buf1_addr_29" [kernel.cpp:30]   --->   Operation 680 'load' 'buf1_load_29' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_30 : Operation 681 [1/2] (1.29ns)   --->   "%C_load_56 = load i12 %C_addr_56" [kernel.cpp:32]   --->   Operation 681 'load' 'C_load_56' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_30 : Operation 682 [1/2] (1.29ns)   --->   "%C_load_57 = load i12 %C_addr_57" [kernel.cpp:32]   --->   Operation 682 'load' 'C_load_57' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_30 : Operation 683 [2/2] (1.29ns)   --->   "%C_load_58 = load i12 %C_addr_58" [kernel.cpp:32]   --->   Operation 683 'load' 'C_load_58' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_30 : Operation 684 [2/2] (1.29ns)   --->   "%C_load_59 = load i12 %C_addr_59" [kernel.cpp:32]   --->   Operation 684 'load' 'C_load_59' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 31 <SV = 30> <Delay = 7.29>
ST_31 : Operation 685 [1/1] (0.00ns)   --->   "%or_ln32_59 = or i13 %tmp_5, i13 60" [kernel.cpp:32]   --->   Operation 685 'or' 'or_ln32_59' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 686 [1/1] (0.00ns)   --->   "%tmp_61 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_59" [kernel.cpp:32]   --->   Operation 686 'bitconcatenate' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 687 [1/1] (0.00ns)   --->   "%C_addr_60 = getelementptr i32 %C, i64 0, i64 %tmp_61" [kernel.cpp:32]   --->   Operation 687 'getelementptr' 'C_addr_60' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 688 [1/1] (0.00ns)   --->   "%or_ln32_60 = or i13 %tmp_5, i13 61" [kernel.cpp:32]   --->   Operation 688 'or' 'or_ln32_60' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 689 [1/1] (0.00ns)   --->   "%tmp_62 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_60" [kernel.cpp:32]   --->   Operation 689 'bitconcatenate' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 690 [1/1] (0.00ns)   --->   "%C_addr_61 = getelementptr i32 %C, i64 0, i64 %tmp_62" [kernel.cpp:32]   --->   Operation 690 'getelementptr' 'C_addr_61' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 691 [1/1] (0.00ns)   --->   "%or_ln30_29 = or i13 %tmp_65, i13 30" [kernel.cpp:30]   --->   Operation 691 'or' 'or_ln30_29' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 692 [1/1] (0.00ns)   --->   "%tmp_95 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_29" [kernel.cpp:30]   --->   Operation 692 'bitconcatenate' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 693 [1/1] (0.00ns)   --->   "%buf1_addr_30 = getelementptr i32 %buf1, i64 0, i64 %tmp_95" [kernel.cpp:30]   --->   Operation 693 'getelementptr' 'buf1_addr_30' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 694 [1/3] (7.29ns)   --->   "%v10_24 = fadd i32 %C_load_25, i32 %v8_24" [kernel.cpp:33]   --->   Operation 694 'fadd' 'v10_24' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 695 [2/3] (7.29ns)   --->   "%v10_25 = fadd i32 %C_load_26, i32 %v8_25" [kernel.cpp:33]   --->   Operation 695 'fadd' 'v10_25' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 696 [3/3] (7.29ns)   --->   "%v10_26 = fadd i32 %C_load_27, i32 %v8_26" [kernel.cpp:33]   --->   Operation 696 'fadd' 'v10_26' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 697 [1/2] (5.91ns)   --->   "%v8_27 = fmul i32 %v6, i32 %buf1_load_28" [kernel.cpp:31]   --->   Operation 697 'fmul' 'v8_27' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 698 [1/2] (1.29ns)   --->   "%buf1_load_29 = load i12 %buf1_addr_29" [kernel.cpp:30]   --->   Operation 698 'load' 'buf1_load_29' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_31 : Operation 699 [2/2] (5.91ns)   --->   "%v8_28 = fmul i32 %v6, i32 %buf1_load_29" [kernel.cpp:31]   --->   Operation 699 'fmul' 'v8_28' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 700 [2/2] (1.29ns)   --->   "%buf1_load_30 = load i12 %buf1_addr_30" [kernel.cpp:30]   --->   Operation 700 'load' 'buf1_load_30' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_31 : Operation 701 [1/2] (1.29ns)   --->   "%C_load_58 = load i12 %C_addr_58" [kernel.cpp:32]   --->   Operation 701 'load' 'C_load_58' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_31 : Operation 702 [1/2] (1.29ns)   --->   "%C_load_59 = load i12 %C_addr_59" [kernel.cpp:32]   --->   Operation 702 'load' 'C_load_59' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_31 : Operation 703 [2/2] (1.29ns)   --->   "%C_load_60 = load i12 %C_addr_60" [kernel.cpp:32]   --->   Operation 703 'load' 'C_load_60' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_31 : Operation 704 [2/2] (1.29ns)   --->   "%C_load_61 = load i12 %C_addr_61" [kernel.cpp:32]   --->   Operation 704 'load' 'C_load_61' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 32 <SV = 31> <Delay = 7.29>
ST_32 : Operation 705 [1/1] (0.00ns)   --->   "%or_ln32_61 = or i13 %tmp_5, i13 62" [kernel.cpp:32]   --->   Operation 705 'or' 'or_ln32_61' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 706 [1/1] (0.00ns)   --->   "%tmp_63 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_61" [kernel.cpp:32]   --->   Operation 706 'bitconcatenate' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 707 [1/1] (0.00ns)   --->   "%C_addr_62 = getelementptr i32 %C, i64 0, i64 %tmp_63" [kernel.cpp:32]   --->   Operation 707 'getelementptr' 'C_addr_62' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 708 [1/1] (0.00ns)   --->   "%or_ln32_62 = or i13 %tmp_5, i13 63" [kernel.cpp:32]   --->   Operation 708 'or' 'or_ln32_62' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 709 [1/1] (0.00ns)   --->   "%tmp_64 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_62" [kernel.cpp:32]   --->   Operation 709 'bitconcatenate' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 710 [1/1] (0.00ns)   --->   "%C_addr_63 = getelementptr i32 %C, i64 0, i64 %tmp_64" [kernel.cpp:32]   --->   Operation 710 'getelementptr' 'C_addr_63' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 711 [1/1] (0.00ns)   --->   "%or_ln30_30 = or i13 %tmp_65, i13 31" [kernel.cpp:30]   --->   Operation 711 'or' 'or_ln30_30' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 712 [1/1] (0.00ns)   --->   "%tmp_96 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_30" [kernel.cpp:30]   --->   Operation 712 'bitconcatenate' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 713 [1/1] (0.00ns)   --->   "%buf1_addr_31 = getelementptr i32 %buf1, i64 0, i64 %tmp_96" [kernel.cpp:30]   --->   Operation 713 'getelementptr' 'buf1_addr_31' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 714 [1/3] (7.29ns)   --->   "%v10_25 = fadd i32 %C_load_26, i32 %v8_25" [kernel.cpp:33]   --->   Operation 714 'fadd' 'v10_25' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 715 [2/3] (7.29ns)   --->   "%v10_26 = fadd i32 %C_load_27, i32 %v8_26" [kernel.cpp:33]   --->   Operation 715 'fadd' 'v10_26' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 716 [3/3] (7.29ns)   --->   "%v10_27 = fadd i32 %C_load_28, i32 %v8_27" [kernel.cpp:33]   --->   Operation 716 'fadd' 'v10_27' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 717 [1/2] (5.91ns)   --->   "%v8_28 = fmul i32 %v6, i32 %buf1_load_29" [kernel.cpp:31]   --->   Operation 717 'fmul' 'v8_28' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 718 [1/2] (1.29ns)   --->   "%buf1_load_30 = load i12 %buf1_addr_30" [kernel.cpp:30]   --->   Operation 718 'load' 'buf1_load_30' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_32 : Operation 719 [2/2] (5.91ns)   --->   "%v8_29 = fmul i32 %v6, i32 %buf1_load_30" [kernel.cpp:31]   --->   Operation 719 'fmul' 'v8_29' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 720 [2/2] (1.29ns)   --->   "%buf1_load_31 = load i12 %buf1_addr_31" [kernel.cpp:30]   --->   Operation 720 'load' 'buf1_load_31' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_32 : Operation 721 [1/2] (1.29ns)   --->   "%C_load_60 = load i12 %C_addr_60" [kernel.cpp:32]   --->   Operation 721 'load' 'C_load_60' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_32 : Operation 722 [1/2] (1.29ns)   --->   "%C_load_61 = load i12 %C_addr_61" [kernel.cpp:32]   --->   Operation 722 'load' 'C_load_61' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_32 : Operation 723 [2/2] (1.29ns)   --->   "%C_load_62 = load i12 %C_addr_62" [kernel.cpp:32]   --->   Operation 723 'load' 'C_load_62' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_32 : Operation 724 [2/2] (1.29ns)   --->   "%C_load_63 = load i12 %C_addr_63" [kernel.cpp:32]   --->   Operation 724 'load' 'C_load_63' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 33 <SV = 32> <Delay = 7.29>
ST_33 : Operation 725 [1/1] (0.00ns)   --->   "%or_ln30_31 = or i13 %tmp_65, i13 32" [kernel.cpp:30]   --->   Operation 725 'or' 'or_ln30_31' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 726 [1/1] (0.00ns)   --->   "%tmp_97 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_31" [kernel.cpp:30]   --->   Operation 726 'bitconcatenate' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 727 [1/1] (0.00ns)   --->   "%buf1_addr_32 = getelementptr i32 %buf1, i64 0, i64 %tmp_97" [kernel.cpp:30]   --->   Operation 727 'getelementptr' 'buf1_addr_32' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 728 [1/1] (1.29ns)   --->   "%store_ln34 = store i32 %v, i12 %C_addr" [kernel.cpp:34]   --->   Operation 728 'store' 'store_ln34' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_33 : Operation 729 [1/1] (1.29ns)   --->   "%store_ln34 = store i32 %v10_1, i12 %C_addr_1" [kernel.cpp:34]   --->   Operation 729 'store' 'store_ln34' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_33 : Operation 730 [1/3] (7.29ns)   --->   "%v10_26 = fadd i32 %C_load_27, i32 %v8_26" [kernel.cpp:33]   --->   Operation 730 'fadd' 'v10_26' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 731 [2/3] (7.29ns)   --->   "%v10_27 = fadd i32 %C_load_28, i32 %v8_27" [kernel.cpp:33]   --->   Operation 731 'fadd' 'v10_27' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 732 [3/3] (7.29ns)   --->   "%v10_28 = fadd i32 %C_load_29, i32 %v8_28" [kernel.cpp:33]   --->   Operation 732 'fadd' 'v10_28' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 733 [1/2] (5.91ns)   --->   "%v8_29 = fmul i32 %v6, i32 %buf1_load_30" [kernel.cpp:31]   --->   Operation 733 'fmul' 'v8_29' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 734 [1/2] (1.29ns)   --->   "%buf1_load_31 = load i12 %buf1_addr_31" [kernel.cpp:30]   --->   Operation 734 'load' 'buf1_load_31' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_33 : Operation 735 [2/2] (5.91ns)   --->   "%v8_30 = fmul i32 %v6, i32 %buf1_load_31" [kernel.cpp:31]   --->   Operation 735 'fmul' 'v8_30' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 736 [2/2] (1.29ns)   --->   "%buf1_load_32 = load i12 %buf1_addr_32" [kernel.cpp:30]   --->   Operation 736 'load' 'buf1_load_32' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_33 : Operation 737 [1/2] (1.29ns)   --->   "%C_load_62 = load i12 %C_addr_62" [kernel.cpp:32]   --->   Operation 737 'load' 'C_load_62' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_33 : Operation 738 [1/2] (1.29ns)   --->   "%C_load_63 = load i12 %C_addr_63" [kernel.cpp:32]   --->   Operation 738 'load' 'C_load_63' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 34 <SV = 33> <Delay = 7.29>
ST_34 : Operation 739 [1/1] (0.00ns)   --->   "%or_ln30_32 = or i13 %tmp_65, i13 33" [kernel.cpp:30]   --->   Operation 739 'or' 'or_ln30_32' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 740 [1/1] (0.00ns)   --->   "%tmp_98 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_32" [kernel.cpp:30]   --->   Operation 740 'bitconcatenate' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 741 [1/1] (0.00ns)   --->   "%buf1_addr_33 = getelementptr i32 %buf1, i64 0, i64 %tmp_98" [kernel.cpp:30]   --->   Operation 741 'getelementptr' 'buf1_addr_33' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 742 [1/1] (1.29ns)   --->   "%store_ln34 = store i32 %v10_2, i12 %C_addr_2" [kernel.cpp:34]   --->   Operation 742 'store' 'store_ln34' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_34 : Operation 743 [1/1] (1.29ns)   --->   "%store_ln34 = store i32 %v10_3, i12 %C_addr_3" [kernel.cpp:34]   --->   Operation 743 'store' 'store_ln34' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_34 : Operation 744 [1/3] (7.29ns)   --->   "%v10_27 = fadd i32 %C_load_28, i32 %v8_27" [kernel.cpp:33]   --->   Operation 744 'fadd' 'v10_27' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 745 [2/3] (7.29ns)   --->   "%v10_28 = fadd i32 %C_load_29, i32 %v8_28" [kernel.cpp:33]   --->   Operation 745 'fadd' 'v10_28' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 746 [3/3] (7.29ns)   --->   "%v10_29 = fadd i32 %C_load_30, i32 %v8_29" [kernel.cpp:33]   --->   Operation 746 'fadd' 'v10_29' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 747 [1/2] (5.91ns)   --->   "%v8_30 = fmul i32 %v6, i32 %buf1_load_31" [kernel.cpp:31]   --->   Operation 747 'fmul' 'v8_30' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 748 [1/2] (1.29ns)   --->   "%buf1_load_32 = load i12 %buf1_addr_32" [kernel.cpp:30]   --->   Operation 748 'load' 'buf1_load_32' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_34 : Operation 749 [2/2] (5.91ns)   --->   "%v8_31 = fmul i32 %v6, i32 %buf1_load_32" [kernel.cpp:31]   --->   Operation 749 'fmul' 'v8_31' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 750 [2/2] (1.29ns)   --->   "%buf1_load_33 = load i12 %buf1_addr_33" [kernel.cpp:30]   --->   Operation 750 'load' 'buf1_load_33' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>

State 35 <SV = 34> <Delay = 7.29>
ST_35 : Operation 751 [1/1] (0.00ns)   --->   "%or_ln30_33 = or i13 %tmp_65, i13 34" [kernel.cpp:30]   --->   Operation 751 'or' 'or_ln30_33' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 752 [1/1] (0.00ns)   --->   "%tmp_99 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_33" [kernel.cpp:30]   --->   Operation 752 'bitconcatenate' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 753 [1/1] (0.00ns)   --->   "%buf1_addr_34 = getelementptr i32 %buf1, i64 0, i64 %tmp_99" [kernel.cpp:30]   --->   Operation 753 'getelementptr' 'buf1_addr_34' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 754 [1/1] (1.29ns)   --->   "%store_ln34 = store i32 %v10_4, i12 %C_addr_4" [kernel.cpp:34]   --->   Operation 754 'store' 'store_ln34' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_35 : Operation 755 [1/1] (1.29ns)   --->   "%store_ln34 = store i32 %v10_5, i12 %C_addr_5" [kernel.cpp:34]   --->   Operation 755 'store' 'store_ln34' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_35 : Operation 756 [1/3] (7.29ns)   --->   "%v10_28 = fadd i32 %C_load_29, i32 %v8_28" [kernel.cpp:33]   --->   Operation 756 'fadd' 'v10_28' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 757 [2/3] (7.29ns)   --->   "%v10_29 = fadd i32 %C_load_30, i32 %v8_29" [kernel.cpp:33]   --->   Operation 757 'fadd' 'v10_29' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 758 [3/3] (7.29ns)   --->   "%v10_30 = fadd i32 %C_load_31, i32 %v8_30" [kernel.cpp:33]   --->   Operation 758 'fadd' 'v10_30' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 759 [1/2] (5.91ns)   --->   "%v8_31 = fmul i32 %v6, i32 %buf1_load_32" [kernel.cpp:31]   --->   Operation 759 'fmul' 'v8_31' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 760 [1/2] (1.29ns)   --->   "%buf1_load_33 = load i12 %buf1_addr_33" [kernel.cpp:30]   --->   Operation 760 'load' 'buf1_load_33' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_35 : Operation 761 [2/2] (5.91ns)   --->   "%v8_32 = fmul i32 %v6, i32 %buf1_load_33" [kernel.cpp:31]   --->   Operation 761 'fmul' 'v8_32' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 762 [2/2] (1.29ns)   --->   "%buf1_load_34 = load i12 %buf1_addr_34" [kernel.cpp:30]   --->   Operation 762 'load' 'buf1_load_34' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>

State 36 <SV = 35> <Delay = 7.29>
ST_36 : Operation 763 [1/1] (0.00ns)   --->   "%or_ln30_34 = or i13 %tmp_65, i13 35" [kernel.cpp:30]   --->   Operation 763 'or' 'or_ln30_34' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 764 [1/1] (0.00ns)   --->   "%tmp_100 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_34" [kernel.cpp:30]   --->   Operation 764 'bitconcatenate' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 765 [1/1] (0.00ns)   --->   "%buf1_addr_35 = getelementptr i32 %buf1, i64 0, i64 %tmp_100" [kernel.cpp:30]   --->   Operation 765 'getelementptr' 'buf1_addr_35' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 766 [1/1] (1.29ns)   --->   "%store_ln34 = store i32 %v10_6, i12 %C_addr_6" [kernel.cpp:34]   --->   Operation 766 'store' 'store_ln34' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_36 : Operation 767 [1/1] (1.29ns)   --->   "%store_ln34 = store i32 %v10_7, i12 %C_addr_7" [kernel.cpp:34]   --->   Operation 767 'store' 'store_ln34' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_36 : Operation 768 [1/3] (7.29ns)   --->   "%v10_29 = fadd i32 %C_load_30, i32 %v8_29" [kernel.cpp:33]   --->   Operation 768 'fadd' 'v10_29' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 769 [2/3] (7.29ns)   --->   "%v10_30 = fadd i32 %C_load_31, i32 %v8_30" [kernel.cpp:33]   --->   Operation 769 'fadd' 'v10_30' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 770 [3/3] (7.29ns)   --->   "%v10_31 = fadd i32 %C_load_32, i32 %v8_31" [kernel.cpp:33]   --->   Operation 770 'fadd' 'v10_31' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 771 [1/2] (5.91ns)   --->   "%v8_32 = fmul i32 %v6, i32 %buf1_load_33" [kernel.cpp:31]   --->   Operation 771 'fmul' 'v8_32' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 772 [1/2] (1.29ns)   --->   "%buf1_load_34 = load i12 %buf1_addr_34" [kernel.cpp:30]   --->   Operation 772 'load' 'buf1_load_34' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_36 : Operation 773 [2/2] (5.91ns)   --->   "%v8_33 = fmul i32 %v6, i32 %buf1_load_34" [kernel.cpp:31]   --->   Operation 773 'fmul' 'v8_33' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 774 [2/2] (1.29ns)   --->   "%buf1_load_35 = load i12 %buf1_addr_35" [kernel.cpp:30]   --->   Operation 774 'load' 'buf1_load_35' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>

State 37 <SV = 36> <Delay = 7.29>
ST_37 : Operation 775 [1/1] (0.00ns)   --->   "%or_ln30_35 = or i13 %tmp_65, i13 36" [kernel.cpp:30]   --->   Operation 775 'or' 'or_ln30_35' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 776 [1/1] (0.00ns)   --->   "%tmp_101 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_35" [kernel.cpp:30]   --->   Operation 776 'bitconcatenate' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 777 [1/1] (0.00ns)   --->   "%buf1_addr_36 = getelementptr i32 %buf1, i64 0, i64 %tmp_101" [kernel.cpp:30]   --->   Operation 777 'getelementptr' 'buf1_addr_36' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 778 [1/1] (1.29ns)   --->   "%store_ln34 = store i32 %v10_8, i12 %C_addr_8" [kernel.cpp:34]   --->   Operation 778 'store' 'store_ln34' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_37 : Operation 779 [1/1] (1.29ns)   --->   "%store_ln34 = store i32 %v10_9, i12 %C_addr_9" [kernel.cpp:34]   --->   Operation 779 'store' 'store_ln34' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_37 : Operation 780 [1/3] (7.29ns)   --->   "%v10_30 = fadd i32 %C_load_31, i32 %v8_30" [kernel.cpp:33]   --->   Operation 780 'fadd' 'v10_30' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 781 [2/3] (7.29ns)   --->   "%v10_31 = fadd i32 %C_load_32, i32 %v8_31" [kernel.cpp:33]   --->   Operation 781 'fadd' 'v10_31' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 782 [3/3] (7.29ns)   --->   "%v10_32 = fadd i32 %C_load_33, i32 %v8_32" [kernel.cpp:33]   --->   Operation 782 'fadd' 'v10_32' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 783 [1/2] (5.91ns)   --->   "%v8_33 = fmul i32 %v6, i32 %buf1_load_34" [kernel.cpp:31]   --->   Operation 783 'fmul' 'v8_33' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 784 [1/2] (1.29ns)   --->   "%buf1_load_35 = load i12 %buf1_addr_35" [kernel.cpp:30]   --->   Operation 784 'load' 'buf1_load_35' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_37 : Operation 785 [2/2] (5.91ns)   --->   "%v8_34 = fmul i32 %v6, i32 %buf1_load_35" [kernel.cpp:31]   --->   Operation 785 'fmul' 'v8_34' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 786 [2/2] (1.29ns)   --->   "%buf1_load_36 = load i12 %buf1_addr_36" [kernel.cpp:30]   --->   Operation 786 'load' 'buf1_load_36' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>

State 38 <SV = 37> <Delay = 7.29>
ST_38 : Operation 787 [1/1] (0.00ns)   --->   "%or_ln30_36 = or i13 %tmp_65, i13 37" [kernel.cpp:30]   --->   Operation 787 'or' 'or_ln30_36' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 788 [1/1] (0.00ns)   --->   "%tmp_102 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_36" [kernel.cpp:30]   --->   Operation 788 'bitconcatenate' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 789 [1/1] (0.00ns)   --->   "%buf1_addr_37 = getelementptr i32 %buf1, i64 0, i64 %tmp_102" [kernel.cpp:30]   --->   Operation 789 'getelementptr' 'buf1_addr_37' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 790 [1/1] (1.29ns)   --->   "%store_ln34 = store i32 %v10_s, i12 %C_addr_10" [kernel.cpp:34]   --->   Operation 790 'store' 'store_ln34' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_38 : Operation 791 [1/1] (1.29ns)   --->   "%store_ln34 = store i32 %v10_10, i12 %C_addr_11" [kernel.cpp:34]   --->   Operation 791 'store' 'store_ln34' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_38 : Operation 792 [1/3] (7.29ns)   --->   "%v10_31 = fadd i32 %C_load_32, i32 %v8_31" [kernel.cpp:33]   --->   Operation 792 'fadd' 'v10_31' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 793 [2/3] (7.29ns)   --->   "%v10_32 = fadd i32 %C_load_33, i32 %v8_32" [kernel.cpp:33]   --->   Operation 793 'fadd' 'v10_32' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 794 [3/3] (7.29ns)   --->   "%v10_33 = fadd i32 %C_load_34, i32 %v8_33" [kernel.cpp:33]   --->   Operation 794 'fadd' 'v10_33' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 795 [1/2] (5.91ns)   --->   "%v8_34 = fmul i32 %v6, i32 %buf1_load_35" [kernel.cpp:31]   --->   Operation 795 'fmul' 'v8_34' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 796 [1/2] (1.29ns)   --->   "%buf1_load_36 = load i12 %buf1_addr_36" [kernel.cpp:30]   --->   Operation 796 'load' 'buf1_load_36' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_38 : Operation 797 [2/2] (5.91ns)   --->   "%v8_35 = fmul i32 %v6, i32 %buf1_load_36" [kernel.cpp:31]   --->   Operation 797 'fmul' 'v8_35' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 798 [2/2] (1.29ns)   --->   "%buf1_load_37 = load i12 %buf1_addr_37" [kernel.cpp:30]   --->   Operation 798 'load' 'buf1_load_37' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>

State 39 <SV = 38> <Delay = 7.29>
ST_39 : Operation 799 [1/1] (0.00ns)   --->   "%or_ln30_37 = or i13 %tmp_65, i13 38" [kernel.cpp:30]   --->   Operation 799 'or' 'or_ln30_37' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 800 [1/1] (0.00ns)   --->   "%tmp_103 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_37" [kernel.cpp:30]   --->   Operation 800 'bitconcatenate' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 801 [1/1] (0.00ns)   --->   "%buf1_addr_38 = getelementptr i32 %buf1, i64 0, i64 %tmp_103" [kernel.cpp:30]   --->   Operation 801 'getelementptr' 'buf1_addr_38' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 802 [1/1] (1.29ns)   --->   "%store_ln34 = store i32 %v10_11, i12 %C_addr_12" [kernel.cpp:34]   --->   Operation 802 'store' 'store_ln34' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_39 : Operation 803 [1/1] (1.29ns)   --->   "%store_ln34 = store i32 %v10_12, i12 %C_addr_13" [kernel.cpp:34]   --->   Operation 803 'store' 'store_ln34' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_39 : Operation 804 [1/3] (7.29ns)   --->   "%v10_32 = fadd i32 %C_load_33, i32 %v8_32" [kernel.cpp:33]   --->   Operation 804 'fadd' 'v10_32' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 805 [2/3] (7.29ns)   --->   "%v10_33 = fadd i32 %C_load_34, i32 %v8_33" [kernel.cpp:33]   --->   Operation 805 'fadd' 'v10_33' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 806 [3/3] (7.29ns)   --->   "%v10_34 = fadd i32 %C_load_35, i32 %v8_34" [kernel.cpp:33]   --->   Operation 806 'fadd' 'v10_34' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 807 [1/2] (5.91ns)   --->   "%v8_35 = fmul i32 %v6, i32 %buf1_load_36" [kernel.cpp:31]   --->   Operation 807 'fmul' 'v8_35' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 808 [1/2] (1.29ns)   --->   "%buf1_load_37 = load i12 %buf1_addr_37" [kernel.cpp:30]   --->   Operation 808 'load' 'buf1_load_37' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_39 : Operation 809 [2/2] (5.91ns)   --->   "%v8_36 = fmul i32 %v6, i32 %buf1_load_37" [kernel.cpp:31]   --->   Operation 809 'fmul' 'v8_36' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 810 [2/2] (1.29ns)   --->   "%buf1_load_38 = load i12 %buf1_addr_38" [kernel.cpp:30]   --->   Operation 810 'load' 'buf1_load_38' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>

State 40 <SV = 39> <Delay = 7.29>
ST_40 : Operation 811 [1/1] (0.00ns)   --->   "%or_ln30_38 = or i13 %tmp_65, i13 39" [kernel.cpp:30]   --->   Operation 811 'or' 'or_ln30_38' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 812 [1/1] (0.00ns)   --->   "%tmp_104 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_38" [kernel.cpp:30]   --->   Operation 812 'bitconcatenate' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 813 [1/1] (0.00ns)   --->   "%buf1_addr_39 = getelementptr i32 %buf1, i64 0, i64 %tmp_104" [kernel.cpp:30]   --->   Operation 813 'getelementptr' 'buf1_addr_39' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 814 [1/1] (1.29ns)   --->   "%store_ln34 = store i32 %v10_13, i12 %C_addr_14" [kernel.cpp:34]   --->   Operation 814 'store' 'store_ln34' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_40 : Operation 815 [1/1] (1.29ns)   --->   "%store_ln34 = store i32 %v10_14, i12 %C_addr_15" [kernel.cpp:34]   --->   Operation 815 'store' 'store_ln34' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_40 : Operation 816 [1/3] (7.29ns)   --->   "%v10_33 = fadd i32 %C_load_34, i32 %v8_33" [kernel.cpp:33]   --->   Operation 816 'fadd' 'v10_33' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 817 [2/3] (7.29ns)   --->   "%v10_34 = fadd i32 %C_load_35, i32 %v8_34" [kernel.cpp:33]   --->   Operation 817 'fadd' 'v10_34' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 818 [3/3] (7.29ns)   --->   "%v10_35 = fadd i32 %C_load_36, i32 %v8_35" [kernel.cpp:33]   --->   Operation 818 'fadd' 'v10_35' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 819 [1/2] (5.91ns)   --->   "%v8_36 = fmul i32 %v6, i32 %buf1_load_37" [kernel.cpp:31]   --->   Operation 819 'fmul' 'v8_36' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 820 [1/2] (1.29ns)   --->   "%buf1_load_38 = load i12 %buf1_addr_38" [kernel.cpp:30]   --->   Operation 820 'load' 'buf1_load_38' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_40 : Operation 821 [2/2] (5.91ns)   --->   "%v8_37 = fmul i32 %v6, i32 %buf1_load_38" [kernel.cpp:31]   --->   Operation 821 'fmul' 'v8_37' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 822 [2/2] (1.29ns)   --->   "%buf1_load_39 = load i12 %buf1_addr_39" [kernel.cpp:30]   --->   Operation 822 'load' 'buf1_load_39' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>

State 41 <SV = 40> <Delay = 7.29>
ST_41 : Operation 823 [1/1] (0.00ns)   --->   "%or_ln30_39 = or i13 %tmp_65, i13 40" [kernel.cpp:30]   --->   Operation 823 'or' 'or_ln30_39' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 824 [1/1] (0.00ns)   --->   "%tmp_105 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_39" [kernel.cpp:30]   --->   Operation 824 'bitconcatenate' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 825 [1/1] (0.00ns)   --->   "%buf1_addr_40 = getelementptr i32 %buf1, i64 0, i64 %tmp_105" [kernel.cpp:30]   --->   Operation 825 'getelementptr' 'buf1_addr_40' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 826 [1/1] (1.29ns)   --->   "%store_ln34 = store i32 %v10_15, i12 %C_addr_16" [kernel.cpp:34]   --->   Operation 826 'store' 'store_ln34' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_41 : Operation 827 [1/1] (1.29ns)   --->   "%store_ln34 = store i32 %v10_16, i12 %C_addr_17" [kernel.cpp:34]   --->   Operation 827 'store' 'store_ln34' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_41 : Operation 828 [1/3] (7.29ns)   --->   "%v10_34 = fadd i32 %C_load_35, i32 %v8_34" [kernel.cpp:33]   --->   Operation 828 'fadd' 'v10_34' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 829 [2/3] (7.29ns)   --->   "%v10_35 = fadd i32 %C_load_36, i32 %v8_35" [kernel.cpp:33]   --->   Operation 829 'fadd' 'v10_35' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 830 [3/3] (7.29ns)   --->   "%v10_36 = fadd i32 %C_load_37, i32 %v8_36" [kernel.cpp:33]   --->   Operation 830 'fadd' 'v10_36' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 831 [1/2] (5.91ns)   --->   "%v8_37 = fmul i32 %v6, i32 %buf1_load_38" [kernel.cpp:31]   --->   Operation 831 'fmul' 'v8_37' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 832 [1/2] (1.29ns)   --->   "%buf1_load_39 = load i12 %buf1_addr_39" [kernel.cpp:30]   --->   Operation 832 'load' 'buf1_load_39' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_41 : Operation 833 [2/2] (5.91ns)   --->   "%v8_38 = fmul i32 %v6, i32 %buf1_load_39" [kernel.cpp:31]   --->   Operation 833 'fmul' 'v8_38' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 834 [2/2] (1.29ns)   --->   "%buf1_load_40 = load i12 %buf1_addr_40" [kernel.cpp:30]   --->   Operation 834 'load' 'buf1_load_40' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>

State 42 <SV = 41> <Delay = 7.29>
ST_42 : Operation 835 [1/1] (0.00ns)   --->   "%or_ln30_40 = or i13 %tmp_65, i13 41" [kernel.cpp:30]   --->   Operation 835 'or' 'or_ln30_40' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 836 [1/1] (0.00ns)   --->   "%tmp_106 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_40" [kernel.cpp:30]   --->   Operation 836 'bitconcatenate' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 837 [1/1] (0.00ns)   --->   "%buf1_addr_41 = getelementptr i32 %buf1, i64 0, i64 %tmp_106" [kernel.cpp:30]   --->   Operation 837 'getelementptr' 'buf1_addr_41' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 838 [1/1] (1.29ns)   --->   "%store_ln34 = store i32 %v10_17, i12 %C_addr_18" [kernel.cpp:34]   --->   Operation 838 'store' 'store_ln34' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_42 : Operation 839 [1/1] (1.29ns)   --->   "%store_ln34 = store i32 %v10_18, i12 %C_addr_19" [kernel.cpp:34]   --->   Operation 839 'store' 'store_ln34' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_42 : Operation 840 [1/3] (7.29ns)   --->   "%v10_35 = fadd i32 %C_load_36, i32 %v8_35" [kernel.cpp:33]   --->   Operation 840 'fadd' 'v10_35' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 841 [2/3] (7.29ns)   --->   "%v10_36 = fadd i32 %C_load_37, i32 %v8_36" [kernel.cpp:33]   --->   Operation 841 'fadd' 'v10_36' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 842 [3/3] (7.29ns)   --->   "%v10_37 = fadd i32 %C_load_38, i32 %v8_37" [kernel.cpp:33]   --->   Operation 842 'fadd' 'v10_37' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 843 [1/2] (5.91ns)   --->   "%v8_38 = fmul i32 %v6, i32 %buf1_load_39" [kernel.cpp:31]   --->   Operation 843 'fmul' 'v8_38' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 844 [1/2] (1.29ns)   --->   "%buf1_load_40 = load i12 %buf1_addr_40" [kernel.cpp:30]   --->   Operation 844 'load' 'buf1_load_40' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_42 : Operation 845 [2/2] (5.91ns)   --->   "%v8_39 = fmul i32 %v6, i32 %buf1_load_40" [kernel.cpp:31]   --->   Operation 845 'fmul' 'v8_39' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 846 [2/2] (1.29ns)   --->   "%buf1_load_41 = load i12 %buf1_addr_41" [kernel.cpp:30]   --->   Operation 846 'load' 'buf1_load_41' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>

State 43 <SV = 42> <Delay = 7.29>
ST_43 : Operation 847 [1/1] (0.00ns)   --->   "%or_ln30_41 = or i13 %tmp_65, i13 42" [kernel.cpp:30]   --->   Operation 847 'or' 'or_ln30_41' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 848 [1/1] (0.00ns)   --->   "%tmp_107 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_41" [kernel.cpp:30]   --->   Operation 848 'bitconcatenate' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 849 [1/1] (0.00ns)   --->   "%buf1_addr_42 = getelementptr i32 %buf1, i64 0, i64 %tmp_107" [kernel.cpp:30]   --->   Operation 849 'getelementptr' 'buf1_addr_42' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 850 [1/1] (1.29ns)   --->   "%store_ln34 = store i32 %v10_19, i12 %C_addr_20" [kernel.cpp:34]   --->   Operation 850 'store' 'store_ln34' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_43 : Operation 851 [1/1] (1.29ns)   --->   "%store_ln34 = store i32 %v10_20, i12 %C_addr_21" [kernel.cpp:34]   --->   Operation 851 'store' 'store_ln34' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_43 : Operation 852 [1/3] (7.29ns)   --->   "%v10_36 = fadd i32 %C_load_37, i32 %v8_36" [kernel.cpp:33]   --->   Operation 852 'fadd' 'v10_36' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 853 [2/3] (7.29ns)   --->   "%v10_37 = fadd i32 %C_load_38, i32 %v8_37" [kernel.cpp:33]   --->   Operation 853 'fadd' 'v10_37' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 854 [3/3] (7.29ns)   --->   "%v10_38 = fadd i32 %C_load_39, i32 %v8_38" [kernel.cpp:33]   --->   Operation 854 'fadd' 'v10_38' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 855 [1/2] (5.91ns)   --->   "%v8_39 = fmul i32 %v6, i32 %buf1_load_40" [kernel.cpp:31]   --->   Operation 855 'fmul' 'v8_39' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 856 [1/2] (1.29ns)   --->   "%buf1_load_41 = load i12 %buf1_addr_41" [kernel.cpp:30]   --->   Operation 856 'load' 'buf1_load_41' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_43 : Operation 857 [2/2] (5.91ns)   --->   "%v8_40 = fmul i32 %v6, i32 %buf1_load_41" [kernel.cpp:31]   --->   Operation 857 'fmul' 'v8_40' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 858 [2/2] (1.29ns)   --->   "%buf1_load_42 = load i12 %buf1_addr_42" [kernel.cpp:30]   --->   Operation 858 'load' 'buf1_load_42' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>

State 44 <SV = 43> <Delay = 7.29>
ST_44 : Operation 859 [1/1] (0.00ns)   --->   "%or_ln30_42 = or i13 %tmp_65, i13 43" [kernel.cpp:30]   --->   Operation 859 'or' 'or_ln30_42' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 860 [1/1] (0.00ns)   --->   "%tmp_108 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_42" [kernel.cpp:30]   --->   Operation 860 'bitconcatenate' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 861 [1/1] (0.00ns)   --->   "%buf1_addr_43 = getelementptr i32 %buf1, i64 0, i64 %tmp_108" [kernel.cpp:30]   --->   Operation 861 'getelementptr' 'buf1_addr_43' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 862 [1/1] (1.29ns)   --->   "%store_ln34 = store i32 %v10_21, i12 %C_addr_22" [kernel.cpp:34]   --->   Operation 862 'store' 'store_ln34' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_44 : Operation 863 [1/1] (1.29ns)   --->   "%store_ln34 = store i32 %v10_22, i12 %C_addr_23" [kernel.cpp:34]   --->   Operation 863 'store' 'store_ln34' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_44 : Operation 864 [1/3] (7.29ns)   --->   "%v10_37 = fadd i32 %C_load_38, i32 %v8_37" [kernel.cpp:33]   --->   Operation 864 'fadd' 'v10_37' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 865 [2/3] (7.29ns)   --->   "%v10_38 = fadd i32 %C_load_39, i32 %v8_38" [kernel.cpp:33]   --->   Operation 865 'fadd' 'v10_38' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 866 [3/3] (7.29ns)   --->   "%v10_39 = fadd i32 %C_load_40, i32 %v8_39" [kernel.cpp:33]   --->   Operation 866 'fadd' 'v10_39' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 867 [1/2] (5.91ns)   --->   "%v8_40 = fmul i32 %v6, i32 %buf1_load_41" [kernel.cpp:31]   --->   Operation 867 'fmul' 'v8_40' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 868 [1/2] (1.29ns)   --->   "%buf1_load_42 = load i12 %buf1_addr_42" [kernel.cpp:30]   --->   Operation 868 'load' 'buf1_load_42' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_44 : Operation 869 [2/2] (5.91ns)   --->   "%v8_41 = fmul i32 %v6, i32 %buf1_load_42" [kernel.cpp:31]   --->   Operation 869 'fmul' 'v8_41' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 870 [2/2] (1.29ns)   --->   "%buf1_load_43 = load i12 %buf1_addr_43" [kernel.cpp:30]   --->   Operation 870 'load' 'buf1_load_43' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>

State 45 <SV = 44> <Delay = 7.29>
ST_45 : Operation 871 [1/1] (0.00ns)   --->   "%or_ln30_43 = or i13 %tmp_65, i13 44" [kernel.cpp:30]   --->   Operation 871 'or' 'or_ln30_43' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 872 [1/1] (0.00ns)   --->   "%tmp_109 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_43" [kernel.cpp:30]   --->   Operation 872 'bitconcatenate' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 873 [1/1] (0.00ns)   --->   "%buf1_addr_44 = getelementptr i32 %buf1, i64 0, i64 %tmp_109" [kernel.cpp:30]   --->   Operation 873 'getelementptr' 'buf1_addr_44' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 874 [1/1] (1.29ns)   --->   "%store_ln34 = store i32 %v10_23, i12 %C_addr_24" [kernel.cpp:34]   --->   Operation 874 'store' 'store_ln34' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_45 : Operation 875 [1/1] (1.29ns)   --->   "%store_ln34 = store i32 %v10_24, i12 %C_addr_25" [kernel.cpp:34]   --->   Operation 875 'store' 'store_ln34' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_45 : Operation 876 [1/3] (7.29ns)   --->   "%v10_38 = fadd i32 %C_load_39, i32 %v8_38" [kernel.cpp:33]   --->   Operation 876 'fadd' 'v10_38' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 877 [2/3] (7.29ns)   --->   "%v10_39 = fadd i32 %C_load_40, i32 %v8_39" [kernel.cpp:33]   --->   Operation 877 'fadd' 'v10_39' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 878 [3/3] (7.29ns)   --->   "%v10_40 = fadd i32 %C_load_41, i32 %v8_40" [kernel.cpp:33]   --->   Operation 878 'fadd' 'v10_40' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 879 [1/2] (5.91ns)   --->   "%v8_41 = fmul i32 %v6, i32 %buf1_load_42" [kernel.cpp:31]   --->   Operation 879 'fmul' 'v8_41' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 880 [1/2] (1.29ns)   --->   "%buf1_load_43 = load i12 %buf1_addr_43" [kernel.cpp:30]   --->   Operation 880 'load' 'buf1_load_43' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_45 : Operation 881 [2/2] (5.91ns)   --->   "%v8_42 = fmul i32 %v6, i32 %buf1_load_43" [kernel.cpp:31]   --->   Operation 881 'fmul' 'v8_42' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 882 [2/2] (1.29ns)   --->   "%buf1_load_44 = load i12 %buf1_addr_44" [kernel.cpp:30]   --->   Operation 882 'load' 'buf1_load_44' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>

State 46 <SV = 45> <Delay = 7.29>
ST_46 : Operation 883 [1/1] (0.00ns)   --->   "%or_ln30_44 = or i13 %tmp_65, i13 45" [kernel.cpp:30]   --->   Operation 883 'or' 'or_ln30_44' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 884 [1/1] (0.00ns)   --->   "%tmp_110 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_44" [kernel.cpp:30]   --->   Operation 884 'bitconcatenate' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 885 [1/1] (0.00ns)   --->   "%buf1_addr_45 = getelementptr i32 %buf1, i64 0, i64 %tmp_110" [kernel.cpp:30]   --->   Operation 885 'getelementptr' 'buf1_addr_45' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 886 [1/1] (1.29ns)   --->   "%store_ln34 = store i32 %v10_25, i12 %C_addr_26" [kernel.cpp:34]   --->   Operation 886 'store' 'store_ln34' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_46 : Operation 887 [1/1] (1.29ns)   --->   "%store_ln34 = store i32 %v10_26, i12 %C_addr_27" [kernel.cpp:34]   --->   Operation 887 'store' 'store_ln34' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_46 : Operation 888 [1/3] (7.29ns)   --->   "%v10_39 = fadd i32 %C_load_40, i32 %v8_39" [kernel.cpp:33]   --->   Operation 888 'fadd' 'v10_39' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 889 [2/3] (7.29ns)   --->   "%v10_40 = fadd i32 %C_load_41, i32 %v8_40" [kernel.cpp:33]   --->   Operation 889 'fadd' 'v10_40' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 890 [3/3] (7.29ns)   --->   "%v10_41 = fadd i32 %C_load_42, i32 %v8_41" [kernel.cpp:33]   --->   Operation 890 'fadd' 'v10_41' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 891 [1/2] (5.91ns)   --->   "%v8_42 = fmul i32 %v6, i32 %buf1_load_43" [kernel.cpp:31]   --->   Operation 891 'fmul' 'v8_42' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 892 [1/2] (1.29ns)   --->   "%buf1_load_44 = load i12 %buf1_addr_44" [kernel.cpp:30]   --->   Operation 892 'load' 'buf1_load_44' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_46 : Operation 893 [2/2] (5.91ns)   --->   "%v8_43 = fmul i32 %v6, i32 %buf1_load_44" [kernel.cpp:31]   --->   Operation 893 'fmul' 'v8_43' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 894 [2/2] (1.29ns)   --->   "%buf1_load_45 = load i12 %buf1_addr_45" [kernel.cpp:30]   --->   Operation 894 'load' 'buf1_load_45' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>

State 47 <SV = 46> <Delay = 7.29>
ST_47 : Operation 895 [1/1] (0.00ns)   --->   "%or_ln30_45 = or i13 %tmp_65, i13 46" [kernel.cpp:30]   --->   Operation 895 'or' 'or_ln30_45' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 896 [1/1] (0.00ns)   --->   "%tmp_111 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_45" [kernel.cpp:30]   --->   Operation 896 'bitconcatenate' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 897 [1/1] (0.00ns)   --->   "%buf1_addr_46 = getelementptr i32 %buf1, i64 0, i64 %tmp_111" [kernel.cpp:30]   --->   Operation 897 'getelementptr' 'buf1_addr_46' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 898 [1/1] (1.29ns)   --->   "%store_ln34 = store i32 %v10_27, i12 %C_addr_28" [kernel.cpp:34]   --->   Operation 898 'store' 'store_ln34' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_47 : Operation 899 [1/1] (1.29ns)   --->   "%store_ln34 = store i32 %v10_28, i12 %C_addr_29" [kernel.cpp:34]   --->   Operation 899 'store' 'store_ln34' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_47 : Operation 900 [1/3] (7.29ns)   --->   "%v10_40 = fadd i32 %C_load_41, i32 %v8_40" [kernel.cpp:33]   --->   Operation 900 'fadd' 'v10_40' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 901 [2/3] (7.29ns)   --->   "%v10_41 = fadd i32 %C_load_42, i32 %v8_41" [kernel.cpp:33]   --->   Operation 901 'fadd' 'v10_41' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 902 [3/3] (7.29ns)   --->   "%v10_42 = fadd i32 %C_load_43, i32 %v8_42" [kernel.cpp:33]   --->   Operation 902 'fadd' 'v10_42' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 903 [1/2] (5.91ns)   --->   "%v8_43 = fmul i32 %v6, i32 %buf1_load_44" [kernel.cpp:31]   --->   Operation 903 'fmul' 'v8_43' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 904 [1/2] (1.29ns)   --->   "%buf1_load_45 = load i12 %buf1_addr_45" [kernel.cpp:30]   --->   Operation 904 'load' 'buf1_load_45' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_47 : Operation 905 [2/2] (5.91ns)   --->   "%v8_44 = fmul i32 %v6, i32 %buf1_load_45" [kernel.cpp:31]   --->   Operation 905 'fmul' 'v8_44' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 906 [2/2] (1.29ns)   --->   "%buf1_load_46 = load i12 %buf1_addr_46" [kernel.cpp:30]   --->   Operation 906 'load' 'buf1_load_46' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>

State 48 <SV = 47> <Delay = 7.29>
ST_48 : Operation 907 [1/1] (0.00ns)   --->   "%or_ln30_46 = or i13 %tmp_65, i13 47" [kernel.cpp:30]   --->   Operation 907 'or' 'or_ln30_46' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 908 [1/1] (0.00ns)   --->   "%tmp_112 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_46" [kernel.cpp:30]   --->   Operation 908 'bitconcatenate' 'tmp_112' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 909 [1/1] (0.00ns)   --->   "%buf1_addr_47 = getelementptr i32 %buf1, i64 0, i64 %tmp_112" [kernel.cpp:30]   --->   Operation 909 'getelementptr' 'buf1_addr_47' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 910 [1/1] (1.29ns)   --->   "%store_ln34 = store i32 %v10_29, i12 %C_addr_30" [kernel.cpp:34]   --->   Operation 910 'store' 'store_ln34' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_48 : Operation 911 [1/1] (1.29ns)   --->   "%store_ln34 = store i32 %v10_30, i12 %C_addr_31" [kernel.cpp:34]   --->   Operation 911 'store' 'store_ln34' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_48 : Operation 912 [1/3] (7.29ns)   --->   "%v10_41 = fadd i32 %C_load_42, i32 %v8_41" [kernel.cpp:33]   --->   Operation 912 'fadd' 'v10_41' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 913 [2/3] (7.29ns)   --->   "%v10_42 = fadd i32 %C_load_43, i32 %v8_42" [kernel.cpp:33]   --->   Operation 913 'fadd' 'v10_42' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 914 [3/3] (7.29ns)   --->   "%v10_43 = fadd i32 %C_load_44, i32 %v8_43" [kernel.cpp:33]   --->   Operation 914 'fadd' 'v10_43' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 915 [1/2] (5.91ns)   --->   "%v8_44 = fmul i32 %v6, i32 %buf1_load_45" [kernel.cpp:31]   --->   Operation 915 'fmul' 'v8_44' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 916 [1/2] (1.29ns)   --->   "%buf1_load_46 = load i12 %buf1_addr_46" [kernel.cpp:30]   --->   Operation 916 'load' 'buf1_load_46' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_48 : Operation 917 [2/2] (5.91ns)   --->   "%v8_45 = fmul i32 %v6, i32 %buf1_load_46" [kernel.cpp:31]   --->   Operation 917 'fmul' 'v8_45' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 918 [2/2] (1.29ns)   --->   "%buf1_load_47 = load i12 %buf1_addr_47" [kernel.cpp:30]   --->   Operation 918 'load' 'buf1_load_47' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>

State 49 <SV = 48> <Delay = 7.29>
ST_49 : Operation 919 [1/1] (0.00ns)   --->   "%or_ln30_47 = or i13 %tmp_65, i13 48" [kernel.cpp:30]   --->   Operation 919 'or' 'or_ln30_47' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 920 [1/1] (0.00ns)   --->   "%tmp_113 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_47" [kernel.cpp:30]   --->   Operation 920 'bitconcatenate' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 921 [1/1] (0.00ns)   --->   "%buf1_addr_48 = getelementptr i32 %buf1, i64 0, i64 %tmp_113" [kernel.cpp:30]   --->   Operation 921 'getelementptr' 'buf1_addr_48' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 922 [1/1] (1.29ns)   --->   "%store_ln34 = store i32 %v10_31, i12 %C_addr_32" [kernel.cpp:34]   --->   Operation 922 'store' 'store_ln34' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_49 : Operation 923 [1/1] (1.29ns)   --->   "%store_ln34 = store i32 %v10_32, i12 %C_addr_33" [kernel.cpp:34]   --->   Operation 923 'store' 'store_ln34' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_49 : Operation 924 [1/3] (7.29ns)   --->   "%v10_42 = fadd i32 %C_load_43, i32 %v8_42" [kernel.cpp:33]   --->   Operation 924 'fadd' 'v10_42' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 925 [2/3] (7.29ns)   --->   "%v10_43 = fadd i32 %C_load_44, i32 %v8_43" [kernel.cpp:33]   --->   Operation 925 'fadd' 'v10_43' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 926 [3/3] (7.29ns)   --->   "%v10_44 = fadd i32 %C_load_45, i32 %v8_44" [kernel.cpp:33]   --->   Operation 926 'fadd' 'v10_44' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 927 [1/2] (5.91ns)   --->   "%v8_45 = fmul i32 %v6, i32 %buf1_load_46" [kernel.cpp:31]   --->   Operation 927 'fmul' 'v8_45' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 928 [1/2] (1.29ns)   --->   "%buf1_load_47 = load i12 %buf1_addr_47" [kernel.cpp:30]   --->   Operation 928 'load' 'buf1_load_47' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_49 : Operation 929 [2/2] (5.91ns)   --->   "%v8_46 = fmul i32 %v6, i32 %buf1_load_47" [kernel.cpp:31]   --->   Operation 929 'fmul' 'v8_46' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 930 [2/2] (1.29ns)   --->   "%buf1_load_48 = load i12 %buf1_addr_48" [kernel.cpp:30]   --->   Operation 930 'load' 'buf1_load_48' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>

State 50 <SV = 49> <Delay = 7.29>
ST_50 : Operation 931 [1/1] (0.00ns)   --->   "%or_ln30_48 = or i13 %tmp_65, i13 49" [kernel.cpp:30]   --->   Operation 931 'or' 'or_ln30_48' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 932 [1/1] (0.00ns)   --->   "%tmp_114 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_48" [kernel.cpp:30]   --->   Operation 932 'bitconcatenate' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 933 [1/1] (0.00ns)   --->   "%buf1_addr_49 = getelementptr i32 %buf1, i64 0, i64 %tmp_114" [kernel.cpp:30]   --->   Operation 933 'getelementptr' 'buf1_addr_49' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 934 [1/1] (1.29ns)   --->   "%store_ln34 = store i32 %v10_33, i12 %C_addr_34" [kernel.cpp:34]   --->   Operation 934 'store' 'store_ln34' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_50 : Operation 935 [1/1] (1.29ns)   --->   "%store_ln34 = store i32 %v10_34, i12 %C_addr_35" [kernel.cpp:34]   --->   Operation 935 'store' 'store_ln34' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_50 : Operation 936 [1/3] (7.29ns)   --->   "%v10_43 = fadd i32 %C_load_44, i32 %v8_43" [kernel.cpp:33]   --->   Operation 936 'fadd' 'v10_43' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 937 [2/3] (7.29ns)   --->   "%v10_44 = fadd i32 %C_load_45, i32 %v8_44" [kernel.cpp:33]   --->   Operation 937 'fadd' 'v10_44' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 938 [3/3] (7.29ns)   --->   "%v10_45 = fadd i32 %C_load_46, i32 %v8_45" [kernel.cpp:33]   --->   Operation 938 'fadd' 'v10_45' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 939 [1/2] (5.91ns)   --->   "%v8_46 = fmul i32 %v6, i32 %buf1_load_47" [kernel.cpp:31]   --->   Operation 939 'fmul' 'v8_46' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 940 [1/2] (1.29ns)   --->   "%buf1_load_48 = load i12 %buf1_addr_48" [kernel.cpp:30]   --->   Operation 940 'load' 'buf1_load_48' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_50 : Operation 941 [2/2] (5.91ns)   --->   "%v8_47 = fmul i32 %v6, i32 %buf1_load_48" [kernel.cpp:31]   --->   Operation 941 'fmul' 'v8_47' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 942 [2/2] (1.29ns)   --->   "%buf1_load_49 = load i12 %buf1_addr_49" [kernel.cpp:30]   --->   Operation 942 'load' 'buf1_load_49' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>

State 51 <SV = 50> <Delay = 7.29>
ST_51 : Operation 943 [1/1] (0.00ns)   --->   "%or_ln30_49 = or i13 %tmp_65, i13 50" [kernel.cpp:30]   --->   Operation 943 'or' 'or_ln30_49' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 944 [1/1] (0.00ns)   --->   "%tmp_115 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_49" [kernel.cpp:30]   --->   Operation 944 'bitconcatenate' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 945 [1/1] (0.00ns)   --->   "%buf1_addr_50 = getelementptr i32 %buf1, i64 0, i64 %tmp_115" [kernel.cpp:30]   --->   Operation 945 'getelementptr' 'buf1_addr_50' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 946 [1/1] (1.29ns)   --->   "%store_ln34 = store i32 %v10_35, i12 %C_addr_36" [kernel.cpp:34]   --->   Operation 946 'store' 'store_ln34' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_51 : Operation 947 [1/1] (1.29ns)   --->   "%store_ln34 = store i32 %v10_36, i12 %C_addr_37" [kernel.cpp:34]   --->   Operation 947 'store' 'store_ln34' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_51 : Operation 948 [1/3] (7.29ns)   --->   "%v10_44 = fadd i32 %C_load_45, i32 %v8_44" [kernel.cpp:33]   --->   Operation 948 'fadd' 'v10_44' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 949 [2/3] (7.29ns)   --->   "%v10_45 = fadd i32 %C_load_46, i32 %v8_45" [kernel.cpp:33]   --->   Operation 949 'fadd' 'v10_45' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 950 [3/3] (7.29ns)   --->   "%v10_46 = fadd i32 %C_load_47, i32 %v8_46" [kernel.cpp:33]   --->   Operation 950 'fadd' 'v10_46' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 951 [1/2] (5.91ns)   --->   "%v8_47 = fmul i32 %v6, i32 %buf1_load_48" [kernel.cpp:31]   --->   Operation 951 'fmul' 'v8_47' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 952 [1/2] (1.29ns)   --->   "%buf1_load_49 = load i12 %buf1_addr_49" [kernel.cpp:30]   --->   Operation 952 'load' 'buf1_load_49' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_51 : Operation 953 [2/2] (5.91ns)   --->   "%v8_48 = fmul i32 %v6, i32 %buf1_load_49" [kernel.cpp:31]   --->   Operation 953 'fmul' 'v8_48' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 954 [2/2] (1.29ns)   --->   "%buf1_load_50 = load i12 %buf1_addr_50" [kernel.cpp:30]   --->   Operation 954 'load' 'buf1_load_50' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>

State 52 <SV = 51> <Delay = 7.29>
ST_52 : Operation 955 [1/1] (0.00ns)   --->   "%or_ln30_50 = or i13 %tmp_65, i13 51" [kernel.cpp:30]   --->   Operation 955 'or' 'or_ln30_50' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 956 [1/1] (0.00ns)   --->   "%tmp_116 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_50" [kernel.cpp:30]   --->   Operation 956 'bitconcatenate' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 957 [1/1] (0.00ns)   --->   "%buf1_addr_51 = getelementptr i32 %buf1, i64 0, i64 %tmp_116" [kernel.cpp:30]   --->   Operation 957 'getelementptr' 'buf1_addr_51' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 958 [1/1] (1.29ns)   --->   "%store_ln34 = store i32 %v10_37, i12 %C_addr_38" [kernel.cpp:34]   --->   Operation 958 'store' 'store_ln34' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_52 : Operation 959 [1/1] (1.29ns)   --->   "%store_ln34 = store i32 %v10_38, i12 %C_addr_39" [kernel.cpp:34]   --->   Operation 959 'store' 'store_ln34' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_52 : Operation 960 [1/3] (7.29ns)   --->   "%v10_45 = fadd i32 %C_load_46, i32 %v8_45" [kernel.cpp:33]   --->   Operation 960 'fadd' 'v10_45' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 961 [2/3] (7.29ns)   --->   "%v10_46 = fadd i32 %C_load_47, i32 %v8_46" [kernel.cpp:33]   --->   Operation 961 'fadd' 'v10_46' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 962 [3/3] (7.29ns)   --->   "%v10_47 = fadd i32 %C_load_48, i32 %v8_47" [kernel.cpp:33]   --->   Operation 962 'fadd' 'v10_47' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 963 [1/2] (5.91ns)   --->   "%v8_48 = fmul i32 %v6, i32 %buf1_load_49" [kernel.cpp:31]   --->   Operation 963 'fmul' 'v8_48' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 964 [1/2] (1.29ns)   --->   "%buf1_load_50 = load i12 %buf1_addr_50" [kernel.cpp:30]   --->   Operation 964 'load' 'buf1_load_50' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_52 : Operation 965 [2/2] (5.91ns)   --->   "%v8_49 = fmul i32 %v6, i32 %buf1_load_50" [kernel.cpp:31]   --->   Operation 965 'fmul' 'v8_49' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 966 [2/2] (1.29ns)   --->   "%buf1_load_51 = load i12 %buf1_addr_51" [kernel.cpp:30]   --->   Operation 966 'load' 'buf1_load_51' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>

State 53 <SV = 52> <Delay = 7.29>
ST_53 : Operation 967 [1/1] (0.00ns)   --->   "%or_ln30_51 = or i13 %tmp_65, i13 52" [kernel.cpp:30]   --->   Operation 967 'or' 'or_ln30_51' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 968 [1/1] (0.00ns)   --->   "%tmp_117 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_51" [kernel.cpp:30]   --->   Operation 968 'bitconcatenate' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 969 [1/1] (0.00ns)   --->   "%buf1_addr_52 = getelementptr i32 %buf1, i64 0, i64 %tmp_117" [kernel.cpp:30]   --->   Operation 969 'getelementptr' 'buf1_addr_52' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 970 [1/1] (1.29ns)   --->   "%store_ln34 = store i32 %v10_39, i12 %C_addr_40" [kernel.cpp:34]   --->   Operation 970 'store' 'store_ln34' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_53 : Operation 971 [1/1] (1.29ns)   --->   "%store_ln34 = store i32 %v10_40, i12 %C_addr_41" [kernel.cpp:34]   --->   Operation 971 'store' 'store_ln34' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_53 : Operation 972 [1/3] (7.29ns)   --->   "%v10_46 = fadd i32 %C_load_47, i32 %v8_46" [kernel.cpp:33]   --->   Operation 972 'fadd' 'v10_46' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 973 [2/3] (7.29ns)   --->   "%v10_47 = fadd i32 %C_load_48, i32 %v8_47" [kernel.cpp:33]   --->   Operation 973 'fadd' 'v10_47' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 974 [3/3] (7.29ns)   --->   "%v10_48 = fadd i32 %C_load_49, i32 %v8_48" [kernel.cpp:33]   --->   Operation 974 'fadd' 'v10_48' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 975 [1/2] (5.91ns)   --->   "%v8_49 = fmul i32 %v6, i32 %buf1_load_50" [kernel.cpp:31]   --->   Operation 975 'fmul' 'v8_49' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 976 [1/2] (1.29ns)   --->   "%buf1_load_51 = load i12 %buf1_addr_51" [kernel.cpp:30]   --->   Operation 976 'load' 'buf1_load_51' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_53 : Operation 977 [2/2] (5.91ns)   --->   "%v8_50 = fmul i32 %v6, i32 %buf1_load_51" [kernel.cpp:31]   --->   Operation 977 'fmul' 'v8_50' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 978 [2/2] (1.29ns)   --->   "%buf1_load_52 = load i12 %buf1_addr_52" [kernel.cpp:30]   --->   Operation 978 'load' 'buf1_load_52' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>

State 54 <SV = 53> <Delay = 7.29>
ST_54 : Operation 979 [1/1] (0.00ns)   --->   "%or_ln30_52 = or i13 %tmp_65, i13 53" [kernel.cpp:30]   --->   Operation 979 'or' 'or_ln30_52' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 980 [1/1] (0.00ns)   --->   "%tmp_118 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_52" [kernel.cpp:30]   --->   Operation 980 'bitconcatenate' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 981 [1/1] (0.00ns)   --->   "%buf1_addr_53 = getelementptr i32 %buf1, i64 0, i64 %tmp_118" [kernel.cpp:30]   --->   Operation 981 'getelementptr' 'buf1_addr_53' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 982 [1/1] (1.29ns)   --->   "%store_ln34 = store i32 %v10_41, i12 %C_addr_42" [kernel.cpp:34]   --->   Operation 982 'store' 'store_ln34' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_54 : Operation 983 [1/1] (1.29ns)   --->   "%store_ln34 = store i32 %v10_42, i12 %C_addr_43" [kernel.cpp:34]   --->   Operation 983 'store' 'store_ln34' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_54 : Operation 984 [1/3] (7.29ns)   --->   "%v10_47 = fadd i32 %C_load_48, i32 %v8_47" [kernel.cpp:33]   --->   Operation 984 'fadd' 'v10_47' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 985 [2/3] (7.29ns)   --->   "%v10_48 = fadd i32 %C_load_49, i32 %v8_48" [kernel.cpp:33]   --->   Operation 985 'fadd' 'v10_48' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 986 [3/3] (7.29ns)   --->   "%v10_49 = fadd i32 %C_load_50, i32 %v8_49" [kernel.cpp:33]   --->   Operation 986 'fadd' 'v10_49' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 987 [1/2] (5.91ns)   --->   "%v8_50 = fmul i32 %v6, i32 %buf1_load_51" [kernel.cpp:31]   --->   Operation 987 'fmul' 'v8_50' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 988 [1/2] (1.29ns)   --->   "%buf1_load_52 = load i12 %buf1_addr_52" [kernel.cpp:30]   --->   Operation 988 'load' 'buf1_load_52' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_54 : Operation 989 [2/2] (5.91ns)   --->   "%v8_51 = fmul i32 %v6, i32 %buf1_load_52" [kernel.cpp:31]   --->   Operation 989 'fmul' 'v8_51' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 990 [2/2] (1.29ns)   --->   "%buf1_load_53 = load i12 %buf1_addr_53" [kernel.cpp:30]   --->   Operation 990 'load' 'buf1_load_53' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>

State 55 <SV = 54> <Delay = 7.29>
ST_55 : Operation 991 [1/1] (0.00ns)   --->   "%or_ln30_53 = or i13 %tmp_65, i13 54" [kernel.cpp:30]   --->   Operation 991 'or' 'or_ln30_53' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 992 [1/1] (0.00ns)   --->   "%tmp_119 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_53" [kernel.cpp:30]   --->   Operation 992 'bitconcatenate' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 993 [1/1] (0.00ns)   --->   "%buf1_addr_54 = getelementptr i32 %buf1, i64 0, i64 %tmp_119" [kernel.cpp:30]   --->   Operation 993 'getelementptr' 'buf1_addr_54' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 994 [1/1] (1.29ns)   --->   "%store_ln34 = store i32 %v10_43, i12 %C_addr_44" [kernel.cpp:34]   --->   Operation 994 'store' 'store_ln34' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_55 : Operation 995 [1/1] (1.29ns)   --->   "%store_ln34 = store i32 %v10_44, i12 %C_addr_45" [kernel.cpp:34]   --->   Operation 995 'store' 'store_ln34' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_55 : Operation 996 [1/3] (7.29ns)   --->   "%v10_48 = fadd i32 %C_load_49, i32 %v8_48" [kernel.cpp:33]   --->   Operation 996 'fadd' 'v10_48' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 997 [2/3] (7.29ns)   --->   "%v10_49 = fadd i32 %C_load_50, i32 %v8_49" [kernel.cpp:33]   --->   Operation 997 'fadd' 'v10_49' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 998 [3/3] (7.29ns)   --->   "%v10_50 = fadd i32 %C_load_51, i32 %v8_50" [kernel.cpp:33]   --->   Operation 998 'fadd' 'v10_50' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 999 [1/2] (5.91ns)   --->   "%v8_51 = fmul i32 %v6, i32 %buf1_load_52" [kernel.cpp:31]   --->   Operation 999 'fmul' 'v8_51' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1000 [1/2] (1.29ns)   --->   "%buf1_load_53 = load i12 %buf1_addr_53" [kernel.cpp:30]   --->   Operation 1000 'load' 'buf1_load_53' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_55 : Operation 1001 [2/2] (5.91ns)   --->   "%v8_52 = fmul i32 %v6, i32 %buf1_load_53" [kernel.cpp:31]   --->   Operation 1001 'fmul' 'v8_52' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1002 [2/2] (1.29ns)   --->   "%buf1_load_54 = load i12 %buf1_addr_54" [kernel.cpp:30]   --->   Operation 1002 'load' 'buf1_load_54' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>

State 56 <SV = 55> <Delay = 7.29>
ST_56 : Operation 1003 [1/1] (0.00ns)   --->   "%or_ln30_54 = or i13 %tmp_65, i13 55" [kernel.cpp:30]   --->   Operation 1003 'or' 'or_ln30_54' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1004 [1/1] (0.00ns)   --->   "%tmp_120 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_54" [kernel.cpp:30]   --->   Operation 1004 'bitconcatenate' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1005 [1/1] (0.00ns)   --->   "%buf1_addr_55 = getelementptr i32 %buf1, i64 0, i64 %tmp_120" [kernel.cpp:30]   --->   Operation 1005 'getelementptr' 'buf1_addr_55' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1006 [1/1] (1.29ns)   --->   "%store_ln34 = store i32 %v10_45, i12 %C_addr_46" [kernel.cpp:34]   --->   Operation 1006 'store' 'store_ln34' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_56 : Operation 1007 [1/1] (1.29ns)   --->   "%store_ln34 = store i32 %v10_46, i12 %C_addr_47" [kernel.cpp:34]   --->   Operation 1007 'store' 'store_ln34' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_56 : Operation 1008 [1/3] (7.29ns)   --->   "%v10_49 = fadd i32 %C_load_50, i32 %v8_49" [kernel.cpp:33]   --->   Operation 1008 'fadd' 'v10_49' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1009 [2/3] (7.29ns)   --->   "%v10_50 = fadd i32 %C_load_51, i32 %v8_50" [kernel.cpp:33]   --->   Operation 1009 'fadd' 'v10_50' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1010 [3/3] (7.29ns)   --->   "%v10_51 = fadd i32 %C_load_52, i32 %v8_51" [kernel.cpp:33]   --->   Operation 1010 'fadd' 'v10_51' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1011 [1/2] (5.91ns)   --->   "%v8_52 = fmul i32 %v6, i32 %buf1_load_53" [kernel.cpp:31]   --->   Operation 1011 'fmul' 'v8_52' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1012 [1/2] (1.29ns)   --->   "%buf1_load_54 = load i12 %buf1_addr_54" [kernel.cpp:30]   --->   Operation 1012 'load' 'buf1_load_54' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_56 : Operation 1013 [2/2] (5.91ns)   --->   "%v8_53 = fmul i32 %v6, i32 %buf1_load_54" [kernel.cpp:31]   --->   Operation 1013 'fmul' 'v8_53' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1014 [2/2] (1.29ns)   --->   "%buf1_load_55 = load i12 %buf1_addr_55" [kernel.cpp:30]   --->   Operation 1014 'load' 'buf1_load_55' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>

State 57 <SV = 56> <Delay = 7.29>
ST_57 : Operation 1015 [1/1] (0.00ns)   --->   "%or_ln30_55 = or i13 %tmp_65, i13 56" [kernel.cpp:30]   --->   Operation 1015 'or' 'or_ln30_55' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1016 [1/1] (0.00ns)   --->   "%tmp_121 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_55" [kernel.cpp:30]   --->   Operation 1016 'bitconcatenate' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1017 [1/1] (0.00ns)   --->   "%buf1_addr_56 = getelementptr i32 %buf1, i64 0, i64 %tmp_121" [kernel.cpp:30]   --->   Operation 1017 'getelementptr' 'buf1_addr_56' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1018 [1/1] (1.29ns)   --->   "%store_ln34 = store i32 %v10_47, i12 %C_addr_48" [kernel.cpp:34]   --->   Operation 1018 'store' 'store_ln34' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_57 : Operation 1019 [1/1] (1.29ns)   --->   "%store_ln34 = store i32 %v10_48, i12 %C_addr_49" [kernel.cpp:34]   --->   Operation 1019 'store' 'store_ln34' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_57 : Operation 1020 [1/3] (7.29ns)   --->   "%v10_50 = fadd i32 %C_load_51, i32 %v8_50" [kernel.cpp:33]   --->   Operation 1020 'fadd' 'v10_50' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1021 [2/3] (7.29ns)   --->   "%v10_51 = fadd i32 %C_load_52, i32 %v8_51" [kernel.cpp:33]   --->   Operation 1021 'fadd' 'v10_51' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1022 [3/3] (7.29ns)   --->   "%v10_52 = fadd i32 %C_load_53, i32 %v8_52" [kernel.cpp:33]   --->   Operation 1022 'fadd' 'v10_52' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1023 [1/2] (5.91ns)   --->   "%v8_53 = fmul i32 %v6, i32 %buf1_load_54" [kernel.cpp:31]   --->   Operation 1023 'fmul' 'v8_53' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1024 [1/2] (1.29ns)   --->   "%buf1_load_55 = load i12 %buf1_addr_55" [kernel.cpp:30]   --->   Operation 1024 'load' 'buf1_load_55' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_57 : Operation 1025 [2/2] (5.91ns)   --->   "%v8_54 = fmul i32 %v6, i32 %buf1_load_55" [kernel.cpp:31]   --->   Operation 1025 'fmul' 'v8_54' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1026 [2/2] (1.29ns)   --->   "%buf1_load_56 = load i12 %buf1_addr_56" [kernel.cpp:30]   --->   Operation 1026 'load' 'buf1_load_56' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>

State 58 <SV = 57> <Delay = 7.29>
ST_58 : Operation 1027 [1/1] (0.00ns)   --->   "%or_ln30_56 = or i13 %tmp_65, i13 57" [kernel.cpp:30]   --->   Operation 1027 'or' 'or_ln30_56' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1028 [1/1] (0.00ns)   --->   "%tmp_122 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_56" [kernel.cpp:30]   --->   Operation 1028 'bitconcatenate' 'tmp_122' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1029 [1/1] (0.00ns)   --->   "%buf1_addr_57 = getelementptr i32 %buf1, i64 0, i64 %tmp_122" [kernel.cpp:30]   --->   Operation 1029 'getelementptr' 'buf1_addr_57' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1030 [1/1] (1.29ns)   --->   "%store_ln34 = store i32 %v10_49, i12 %C_addr_50" [kernel.cpp:34]   --->   Operation 1030 'store' 'store_ln34' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_58 : Operation 1031 [1/1] (1.29ns)   --->   "%store_ln34 = store i32 %v10_50, i12 %C_addr_51" [kernel.cpp:34]   --->   Operation 1031 'store' 'store_ln34' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_58 : Operation 1032 [1/3] (7.29ns)   --->   "%v10_51 = fadd i32 %C_load_52, i32 %v8_51" [kernel.cpp:33]   --->   Operation 1032 'fadd' 'v10_51' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1033 [2/3] (7.29ns)   --->   "%v10_52 = fadd i32 %C_load_53, i32 %v8_52" [kernel.cpp:33]   --->   Operation 1033 'fadd' 'v10_52' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1034 [3/3] (7.29ns)   --->   "%v10_53 = fadd i32 %C_load_54, i32 %v8_53" [kernel.cpp:33]   --->   Operation 1034 'fadd' 'v10_53' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1035 [1/2] (5.91ns)   --->   "%v8_54 = fmul i32 %v6, i32 %buf1_load_55" [kernel.cpp:31]   --->   Operation 1035 'fmul' 'v8_54' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1036 [1/2] (1.29ns)   --->   "%buf1_load_56 = load i12 %buf1_addr_56" [kernel.cpp:30]   --->   Operation 1036 'load' 'buf1_load_56' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_58 : Operation 1037 [2/2] (5.91ns)   --->   "%v8_55 = fmul i32 %v6, i32 %buf1_load_56" [kernel.cpp:31]   --->   Operation 1037 'fmul' 'v8_55' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1038 [2/2] (1.29ns)   --->   "%buf1_load_57 = load i12 %buf1_addr_57" [kernel.cpp:30]   --->   Operation 1038 'load' 'buf1_load_57' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>

State 59 <SV = 58> <Delay = 7.29>
ST_59 : Operation 1039 [1/1] (0.00ns)   --->   "%or_ln30_57 = or i13 %tmp_65, i13 58" [kernel.cpp:30]   --->   Operation 1039 'or' 'or_ln30_57' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1040 [1/1] (0.00ns)   --->   "%tmp_123 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_57" [kernel.cpp:30]   --->   Operation 1040 'bitconcatenate' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1041 [1/1] (0.00ns)   --->   "%buf1_addr_58 = getelementptr i32 %buf1, i64 0, i64 %tmp_123" [kernel.cpp:30]   --->   Operation 1041 'getelementptr' 'buf1_addr_58' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1042 [1/1] (1.29ns)   --->   "%store_ln34 = store i32 %v10_51, i12 %C_addr_52" [kernel.cpp:34]   --->   Operation 1042 'store' 'store_ln34' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_59 : Operation 1043 [1/3] (7.29ns)   --->   "%v10_52 = fadd i32 %C_load_53, i32 %v8_52" [kernel.cpp:33]   --->   Operation 1043 'fadd' 'v10_52' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1044 [2/3] (7.29ns)   --->   "%v10_53 = fadd i32 %C_load_54, i32 %v8_53" [kernel.cpp:33]   --->   Operation 1044 'fadd' 'v10_53' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1045 [3/3] (7.29ns)   --->   "%v10_54 = fadd i32 %C_load_55, i32 %v8_54" [kernel.cpp:33]   --->   Operation 1045 'fadd' 'v10_54' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1046 [1/2] (5.91ns)   --->   "%v8_55 = fmul i32 %v6, i32 %buf1_load_56" [kernel.cpp:31]   --->   Operation 1046 'fmul' 'v8_55' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1047 [1/2] (1.29ns)   --->   "%buf1_load_57 = load i12 %buf1_addr_57" [kernel.cpp:30]   --->   Operation 1047 'load' 'buf1_load_57' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_59 : Operation 1048 [2/2] (5.91ns)   --->   "%v8_56 = fmul i32 %v6, i32 %buf1_load_57" [kernel.cpp:31]   --->   Operation 1048 'fmul' 'v8_56' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1049 [2/2] (1.29ns)   --->   "%buf1_load_58 = load i12 %buf1_addr_58" [kernel.cpp:30]   --->   Operation 1049 'load' 'buf1_load_58' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>

State 60 <SV = 59> <Delay = 7.29>
ST_60 : Operation 1050 [1/1] (0.00ns)   --->   "%or_ln30_58 = or i13 %tmp_65, i13 59" [kernel.cpp:30]   --->   Operation 1050 'or' 'or_ln30_58' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1051 [1/1] (0.00ns)   --->   "%tmp_124 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_58" [kernel.cpp:30]   --->   Operation 1051 'bitconcatenate' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1052 [1/1] (0.00ns)   --->   "%buf1_addr_59 = getelementptr i32 %buf1, i64 0, i64 %tmp_124" [kernel.cpp:30]   --->   Operation 1052 'getelementptr' 'buf1_addr_59' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1053 [1/1] (1.29ns)   --->   "%store_ln34 = store i32 %v10_52, i12 %C_addr_53" [kernel.cpp:34]   --->   Operation 1053 'store' 'store_ln34' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_60 : Operation 1054 [1/3] (7.29ns)   --->   "%v10_53 = fadd i32 %C_load_54, i32 %v8_53" [kernel.cpp:33]   --->   Operation 1054 'fadd' 'v10_53' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1055 [2/3] (7.29ns)   --->   "%v10_54 = fadd i32 %C_load_55, i32 %v8_54" [kernel.cpp:33]   --->   Operation 1055 'fadd' 'v10_54' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1056 [3/3] (7.29ns)   --->   "%v10_55 = fadd i32 %C_load_56, i32 %v8_55" [kernel.cpp:33]   --->   Operation 1056 'fadd' 'v10_55' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1057 [1/2] (5.91ns)   --->   "%v8_56 = fmul i32 %v6, i32 %buf1_load_57" [kernel.cpp:31]   --->   Operation 1057 'fmul' 'v8_56' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1058 [1/2] (1.29ns)   --->   "%buf1_load_58 = load i12 %buf1_addr_58" [kernel.cpp:30]   --->   Operation 1058 'load' 'buf1_load_58' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_60 : Operation 1059 [2/2] (5.91ns)   --->   "%v8_57 = fmul i32 %v6, i32 %buf1_load_58" [kernel.cpp:31]   --->   Operation 1059 'fmul' 'v8_57' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1060 [2/2] (1.29ns)   --->   "%buf1_load_59 = load i12 %buf1_addr_59" [kernel.cpp:30]   --->   Operation 1060 'load' 'buf1_load_59' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>

State 61 <SV = 60> <Delay = 7.29>
ST_61 : Operation 1061 [1/1] (0.00ns)   --->   "%or_ln30_59 = or i13 %tmp_65, i13 60" [kernel.cpp:30]   --->   Operation 1061 'or' 'or_ln30_59' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1062 [1/1] (0.00ns)   --->   "%tmp_125 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_59" [kernel.cpp:30]   --->   Operation 1062 'bitconcatenate' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1063 [1/1] (0.00ns)   --->   "%buf1_addr_60 = getelementptr i32 %buf1, i64 0, i64 %tmp_125" [kernel.cpp:30]   --->   Operation 1063 'getelementptr' 'buf1_addr_60' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1064 [1/1] (1.29ns)   --->   "%store_ln34 = store i32 %v10_53, i12 %C_addr_54" [kernel.cpp:34]   --->   Operation 1064 'store' 'store_ln34' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_61 : Operation 1065 [1/3] (7.29ns)   --->   "%v10_54 = fadd i32 %C_load_55, i32 %v8_54" [kernel.cpp:33]   --->   Operation 1065 'fadd' 'v10_54' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1066 [2/3] (7.29ns)   --->   "%v10_55 = fadd i32 %C_load_56, i32 %v8_55" [kernel.cpp:33]   --->   Operation 1066 'fadd' 'v10_55' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1067 [3/3] (7.29ns)   --->   "%v10_56 = fadd i32 %C_load_57, i32 %v8_56" [kernel.cpp:33]   --->   Operation 1067 'fadd' 'v10_56' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1068 [1/2] (5.91ns)   --->   "%v8_57 = fmul i32 %v6, i32 %buf1_load_58" [kernel.cpp:31]   --->   Operation 1068 'fmul' 'v8_57' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1069 [1/2] (1.29ns)   --->   "%buf1_load_59 = load i12 %buf1_addr_59" [kernel.cpp:30]   --->   Operation 1069 'load' 'buf1_load_59' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_61 : Operation 1070 [2/2] (5.91ns)   --->   "%v8_58 = fmul i32 %v6, i32 %buf1_load_59" [kernel.cpp:31]   --->   Operation 1070 'fmul' 'v8_58' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1071 [2/2] (1.29ns)   --->   "%buf1_load_60 = load i12 %buf1_addr_60" [kernel.cpp:30]   --->   Operation 1071 'load' 'buf1_load_60' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>

State 62 <SV = 61> <Delay = 7.29>
ST_62 : Operation 1072 [1/1] (0.00ns)   --->   "%or_ln30_60 = or i13 %tmp_65, i13 61" [kernel.cpp:30]   --->   Operation 1072 'or' 'or_ln30_60' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1073 [1/1] (0.00ns)   --->   "%tmp_126 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_60" [kernel.cpp:30]   --->   Operation 1073 'bitconcatenate' 'tmp_126' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1074 [1/1] (0.00ns)   --->   "%buf1_addr_61 = getelementptr i32 %buf1, i64 0, i64 %tmp_126" [kernel.cpp:30]   --->   Operation 1074 'getelementptr' 'buf1_addr_61' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1075 [1/1] (1.29ns)   --->   "%store_ln34 = store i32 %v10_54, i12 %C_addr_55" [kernel.cpp:34]   --->   Operation 1075 'store' 'store_ln34' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_62 : Operation 1076 [1/3] (7.29ns)   --->   "%v10_55 = fadd i32 %C_load_56, i32 %v8_55" [kernel.cpp:33]   --->   Operation 1076 'fadd' 'v10_55' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1077 [2/3] (7.29ns)   --->   "%v10_56 = fadd i32 %C_load_57, i32 %v8_56" [kernel.cpp:33]   --->   Operation 1077 'fadd' 'v10_56' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1078 [3/3] (7.29ns)   --->   "%v10_57 = fadd i32 %C_load_58, i32 %v8_57" [kernel.cpp:33]   --->   Operation 1078 'fadd' 'v10_57' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1079 [1/2] (5.91ns)   --->   "%v8_58 = fmul i32 %v6, i32 %buf1_load_59" [kernel.cpp:31]   --->   Operation 1079 'fmul' 'v8_58' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1080 [1/2] (1.29ns)   --->   "%buf1_load_60 = load i12 %buf1_addr_60" [kernel.cpp:30]   --->   Operation 1080 'load' 'buf1_load_60' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_62 : Operation 1081 [2/2] (5.91ns)   --->   "%v8_59 = fmul i32 %v6, i32 %buf1_load_60" [kernel.cpp:31]   --->   Operation 1081 'fmul' 'v8_59' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1082 [2/2] (1.29ns)   --->   "%buf1_load_61 = load i12 %buf1_addr_61" [kernel.cpp:30]   --->   Operation 1082 'load' 'buf1_load_61' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>

State 63 <SV = 62> <Delay = 7.29>
ST_63 : Operation 1083 [1/1] (0.00ns)   --->   "%or_ln30_61 = or i13 %tmp_65, i13 62" [kernel.cpp:30]   --->   Operation 1083 'or' 'or_ln30_61' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1084 [1/1] (0.00ns)   --->   "%tmp_127 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_61" [kernel.cpp:30]   --->   Operation 1084 'bitconcatenate' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1085 [1/1] (0.00ns)   --->   "%buf1_addr_62 = getelementptr i32 %buf1, i64 0, i64 %tmp_127" [kernel.cpp:30]   --->   Operation 1085 'getelementptr' 'buf1_addr_62' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1086 [1/1] (1.29ns)   --->   "%store_ln34 = store i32 %v10_55, i12 %C_addr_56" [kernel.cpp:34]   --->   Operation 1086 'store' 'store_ln34' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_63 : Operation 1087 [1/3] (7.29ns)   --->   "%v10_56 = fadd i32 %C_load_57, i32 %v8_56" [kernel.cpp:33]   --->   Operation 1087 'fadd' 'v10_56' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1088 [2/3] (7.29ns)   --->   "%v10_57 = fadd i32 %C_load_58, i32 %v8_57" [kernel.cpp:33]   --->   Operation 1088 'fadd' 'v10_57' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1089 [3/3] (7.29ns)   --->   "%v10_58 = fadd i32 %C_load_59, i32 %v8_58" [kernel.cpp:33]   --->   Operation 1089 'fadd' 'v10_58' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1090 [1/2] (5.91ns)   --->   "%v8_59 = fmul i32 %v6, i32 %buf1_load_60" [kernel.cpp:31]   --->   Operation 1090 'fmul' 'v8_59' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1091 [1/2] (1.29ns)   --->   "%buf1_load_61 = load i12 %buf1_addr_61" [kernel.cpp:30]   --->   Operation 1091 'load' 'buf1_load_61' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_63 : Operation 1092 [2/2] (5.91ns)   --->   "%v8_60 = fmul i32 %v6, i32 %buf1_load_61" [kernel.cpp:31]   --->   Operation 1092 'fmul' 'v8_60' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1093 [2/2] (1.29ns)   --->   "%buf1_load_62 = load i12 %buf1_addr_62" [kernel.cpp:30]   --->   Operation 1093 'load' 'buf1_load_62' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>

State 64 <SV = 63> <Delay = 7.29>
ST_64 : Operation 1094 [1/1] (0.00ns)   --->   "%or_ln30_62 = or i13 %tmp_65, i13 63" [kernel.cpp:30]   --->   Operation 1094 'or' 'or_ln30_62' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1095 [1/1] (0.00ns)   --->   "%tmp_128 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_62" [kernel.cpp:30]   --->   Operation 1095 'bitconcatenate' 'tmp_128' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1096 [1/1] (0.00ns)   --->   "%buf1_addr_63 = getelementptr i32 %buf1, i64 0, i64 %tmp_128" [kernel.cpp:30]   --->   Operation 1096 'getelementptr' 'buf1_addr_63' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1097 [1/1] (1.29ns)   --->   "%store_ln34 = store i32 %v10_56, i12 %C_addr_57" [kernel.cpp:34]   --->   Operation 1097 'store' 'store_ln34' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_64 : Operation 1098 [1/3] (7.29ns)   --->   "%v10_57 = fadd i32 %C_load_58, i32 %v8_57" [kernel.cpp:33]   --->   Operation 1098 'fadd' 'v10_57' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1099 [2/3] (7.29ns)   --->   "%v10_58 = fadd i32 %C_load_59, i32 %v8_58" [kernel.cpp:33]   --->   Operation 1099 'fadd' 'v10_58' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1100 [3/3] (7.29ns)   --->   "%v10_59 = fadd i32 %C_load_60, i32 %v8_59" [kernel.cpp:33]   --->   Operation 1100 'fadd' 'v10_59' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1101 [1/2] (5.91ns)   --->   "%v8_60 = fmul i32 %v6, i32 %buf1_load_61" [kernel.cpp:31]   --->   Operation 1101 'fmul' 'v8_60' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1102 [1/2] (1.29ns)   --->   "%buf1_load_62 = load i12 %buf1_addr_62" [kernel.cpp:30]   --->   Operation 1102 'load' 'buf1_load_62' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_64 : Operation 1103 [2/2] (5.91ns)   --->   "%v8_61 = fmul i32 %v6, i32 %buf1_load_62" [kernel.cpp:31]   --->   Operation 1103 'fmul' 'v8_61' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1104 [2/2] (1.29ns)   --->   "%buf1_load_63 = load i12 %buf1_addr_63" [kernel.cpp:30]   --->   Operation 1104 'load' 'buf1_load_63' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>

State 65 <SV = 64> <Delay = 7.29>
ST_65 : Operation 1105 [1/1] (1.29ns)   --->   "%store_ln34 = store i32 %v10_57, i12 %C_addr_58" [kernel.cpp:34]   --->   Operation 1105 'store' 'store_ln34' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_65 : Operation 1106 [1/3] (7.29ns)   --->   "%v10_58 = fadd i32 %C_load_59, i32 %v8_58" [kernel.cpp:33]   --->   Operation 1106 'fadd' 'v10_58' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1107 [2/3] (7.29ns)   --->   "%v10_59 = fadd i32 %C_load_60, i32 %v8_59" [kernel.cpp:33]   --->   Operation 1107 'fadd' 'v10_59' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1108 [3/3] (7.29ns)   --->   "%v10_60 = fadd i32 %C_load_61, i32 %v8_60" [kernel.cpp:33]   --->   Operation 1108 'fadd' 'v10_60' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1109 [1/2] (5.91ns)   --->   "%v8_61 = fmul i32 %v6, i32 %buf1_load_62" [kernel.cpp:31]   --->   Operation 1109 'fmul' 'v8_61' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1110 [1/2] (1.29ns)   --->   "%buf1_load_63 = load i12 %buf1_addr_63" [kernel.cpp:30]   --->   Operation 1110 'load' 'buf1_load_63' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_65 : Operation 1111 [2/2] (5.91ns)   --->   "%v8_62 = fmul i32 %v6, i32 %buf1_load_63" [kernel.cpp:31]   --->   Operation 1111 'fmul' 'v8_62' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 7.29>
ST_66 : Operation 1112 [1/1] (1.29ns)   --->   "%store_ln34 = store i32 %v10_58, i12 %C_addr_59" [kernel.cpp:34]   --->   Operation 1112 'store' 'store_ln34' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_66 : Operation 1113 [1/3] (7.29ns)   --->   "%v10_59 = fadd i32 %C_load_60, i32 %v8_59" [kernel.cpp:33]   --->   Operation 1113 'fadd' 'v10_59' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1114 [2/3] (7.29ns)   --->   "%v10_60 = fadd i32 %C_load_61, i32 %v8_60" [kernel.cpp:33]   --->   Operation 1114 'fadd' 'v10_60' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1115 [3/3] (7.29ns)   --->   "%v10_61 = fadd i32 %C_load_62, i32 %v8_61" [kernel.cpp:33]   --->   Operation 1115 'fadd' 'v10_61' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1116 [1/2] (5.91ns)   --->   "%v8_62 = fmul i32 %v6, i32 %buf1_load_63" [kernel.cpp:31]   --->   Operation 1116 'fmul' 'v8_62' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 7.29>
ST_67 : Operation 1117 [1/1] (1.29ns)   --->   "%store_ln34 = store i32 %v10_59, i12 %C_addr_60" [kernel.cpp:34]   --->   Operation 1117 'store' 'store_ln34' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_67 : Operation 1118 [1/3] (7.29ns)   --->   "%v10_60 = fadd i32 %C_load_61, i32 %v8_60" [kernel.cpp:33]   --->   Operation 1118 'fadd' 'v10_60' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1119 [2/3] (7.29ns)   --->   "%v10_61 = fadd i32 %C_load_62, i32 %v8_61" [kernel.cpp:33]   --->   Operation 1119 'fadd' 'v10_61' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1120 [3/3] (7.29ns)   --->   "%v10_62 = fadd i32 %C_load_63, i32 %v8_62" [kernel.cpp:33]   --->   Operation 1120 'fadd' 'v10_62' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 7.29>
ST_68 : Operation 1121 [1/1] (1.29ns)   --->   "%store_ln34 = store i32 %v10_60, i12 %C_addr_61" [kernel.cpp:34]   --->   Operation 1121 'store' 'store_ln34' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_68 : Operation 1122 [1/3] (7.29ns)   --->   "%v10_61 = fadd i32 %C_load_62, i32 %v8_61" [kernel.cpp:33]   --->   Operation 1122 'fadd' 'v10_61' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1123 [2/3] (7.29ns)   --->   "%v10_62 = fadd i32 %C_load_63, i32 %v8_62" [kernel.cpp:33]   --->   Operation 1123 'fadd' 'v10_62' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 7.29>
ST_69 : Operation 1124 [1/1] (1.29ns)   --->   "%store_ln34 = store i32 %v10_61, i12 %C_addr_62" [kernel.cpp:34]   --->   Operation 1124 'store' 'store_ln34' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_69 : Operation 1125 [1/3] (7.29ns)   --->   "%v10_62 = fadd i32 %C_load_63, i32 %v8_62" [kernel.cpp:33]   --->   Operation 1125 'fadd' 'v10_62' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 1.29>
ST_70 : Operation 1126 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_S_i_j_k_0_i_l_k_str"   --->   Operation 1126 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1127 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 1127 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1128 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1128 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1129 [1/1] (0.00ns)   --->   "%specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [kernel.cpp:26]   --->   Operation 1129 'specloopname' 'specloopname_ln26' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1130 [1/1] (1.29ns)   --->   "%store_ln34 = store i32 %v10_62, i12 %C_addr_63" [kernel.cpp:34]   --->   Operation 1130 'store' 'store_ln34' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_70 : Operation 1131 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 1131 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.53ns
The critical path consists of the following:
	'alloca' operation ('i') [5]  (0 ns)
	'load' operation ('i_load', kernel.cpp:25) on local variable 'i' [19]  (0 ns)
	'add' operation ('add_ln25', kernel.cpp:25) [20]  (0.856 ns)
	'select' operation ('select_ln25_1', kernel.cpp:25) [25]  (0.378 ns)
	'add' operation ('empty_34', kernel.cpp:32) [222]  (0.996 ns)
	'getelementptr' operation ('buf0_addr', kernel.cpp:32) [224]  (0 ns)
	'load' operation ('v6', kernel.cpp:32) on array 'buf0' [418]  (1.3 ns)

 <State 2>: 7.21ns
The critical path consists of the following:
	'load' operation ('v6', kernel.cpp:32) on array 'buf0' [418]  (1.3 ns)
	'fmul' operation ('v8', kernel.cpp:31) [420]  (5.91 ns)

 <State 3>: 7.21ns
The critical path consists of the following:
	'load' operation ('buf1_load_1', kernel.cpp:30) on array 'buf1' [424]  (1.3 ns)
	'fmul' operation ('v8_1', kernel.cpp:31) [425]  (5.91 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v', kernel.cpp:33) [422]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v', kernel.cpp:33) [422]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v', kernel.cpp:33) [422]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v10_1', kernel.cpp:33) [427]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v10_2', kernel.cpp:33) [432]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v10_3', kernel.cpp:33) [437]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v10_4', kernel.cpp:33) [442]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v10_5', kernel.cpp:33) [447]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v10_6', kernel.cpp:33) [452]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v10_7', kernel.cpp:33) [457]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v10_8', kernel.cpp:33) [462]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v10_9', kernel.cpp:33) [467]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v10_s', kernel.cpp:33) [472]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v10_10', kernel.cpp:33) [477]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v10_11', kernel.cpp:33) [482]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v10_12', kernel.cpp:33) [487]  (7.3 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v10_13', kernel.cpp:33) [492]  (7.3 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v10_14', kernel.cpp:33) [497]  (7.3 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v10_15', kernel.cpp:33) [502]  (7.3 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v10_16', kernel.cpp:33) [507]  (7.3 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v10_17', kernel.cpp:33) [512]  (7.3 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v10_18', kernel.cpp:33) [517]  (7.3 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v10_19', kernel.cpp:33) [522]  (7.3 ns)

 <State 27>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v10_20', kernel.cpp:33) [527]  (7.3 ns)

 <State 28>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v10_21', kernel.cpp:33) [532]  (7.3 ns)

 <State 29>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v10_22', kernel.cpp:33) [537]  (7.3 ns)

 <State 30>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v10_23', kernel.cpp:33) [542]  (7.3 ns)

 <State 31>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v10_24', kernel.cpp:33) [547]  (7.3 ns)

 <State 32>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v10_25', kernel.cpp:33) [552]  (7.3 ns)

 <State 33>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v10_26', kernel.cpp:33) [557]  (7.3 ns)

 <State 34>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v10_27', kernel.cpp:33) [562]  (7.3 ns)

 <State 35>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v10_28', kernel.cpp:33) [567]  (7.3 ns)

 <State 36>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v10_29', kernel.cpp:33) [572]  (7.3 ns)

 <State 37>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v10_30', kernel.cpp:33) [577]  (7.3 ns)

 <State 38>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v10_31', kernel.cpp:33) [582]  (7.3 ns)

 <State 39>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v10_32', kernel.cpp:33) [587]  (7.3 ns)

 <State 40>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v10_33', kernel.cpp:33) [592]  (7.3 ns)

 <State 41>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v10_34', kernel.cpp:33) [597]  (7.3 ns)

 <State 42>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v10_35', kernel.cpp:33) [602]  (7.3 ns)

 <State 43>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v10_36', kernel.cpp:33) [607]  (7.3 ns)

 <State 44>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v10_37', kernel.cpp:33) [612]  (7.3 ns)

 <State 45>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v10_38', kernel.cpp:33) [617]  (7.3 ns)

 <State 46>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v10_39', kernel.cpp:33) [622]  (7.3 ns)

 <State 47>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v10_40', kernel.cpp:33) [627]  (7.3 ns)

 <State 48>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v10_41', kernel.cpp:33) [632]  (7.3 ns)

 <State 49>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v10_42', kernel.cpp:33) [637]  (7.3 ns)

 <State 50>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v10_43', kernel.cpp:33) [642]  (7.3 ns)

 <State 51>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v10_44', kernel.cpp:33) [647]  (7.3 ns)

 <State 52>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v10_45', kernel.cpp:33) [652]  (7.3 ns)

 <State 53>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v10_46', kernel.cpp:33) [657]  (7.3 ns)

 <State 54>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v10_47', kernel.cpp:33) [662]  (7.3 ns)

 <State 55>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v10_48', kernel.cpp:33) [667]  (7.3 ns)

 <State 56>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v10_49', kernel.cpp:33) [672]  (7.3 ns)

 <State 57>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v10_50', kernel.cpp:33) [677]  (7.3 ns)

 <State 58>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v10_51', kernel.cpp:33) [682]  (7.3 ns)

 <State 59>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v10_52', kernel.cpp:33) [687]  (7.3 ns)

 <State 60>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v10_53', kernel.cpp:33) [692]  (7.3 ns)

 <State 61>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v10_54', kernel.cpp:33) [697]  (7.3 ns)

 <State 62>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v10_55', kernel.cpp:33) [702]  (7.3 ns)

 <State 63>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v10_56', kernel.cpp:33) [707]  (7.3 ns)

 <State 64>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v10_57', kernel.cpp:33) [712]  (7.3 ns)

 <State 65>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v10_58', kernel.cpp:33) [717]  (7.3 ns)

 <State 66>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v10_59', kernel.cpp:33) [722]  (7.3 ns)

 <State 67>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v10_60', kernel.cpp:33) [727]  (7.3 ns)

 <State 68>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v10_61', kernel.cpp:33) [732]  (7.3 ns)

 <State 69>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v10_62', kernel.cpp:33) [737]  (7.3 ns)

 <State 70>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln34', kernel.cpp:34) of variable 'v10_62', kernel.cpp:33 on array 'C' [738]  (1.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
