

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_18_1'
================================================================
* Date:           Mon Aug 12 18:49:48 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        chaosNCG
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.815 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2022|     2022|  10.110 us|  10.110 us|  2022|  2022|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_18_1  |     2020|     2020|        22|          1|          1|  2000|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     38|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|    1270|    974|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|     204|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1474|   1098|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+------------------------+---------+----+-----+-----+-----+
    |          Instance         |         Module         | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------+------------------------+---------+----+-----+-----+-----+
    |urem_16ns_12ns_11_20_1_U1  |urem_16ns_12ns_11_20_1  |        0|   0|  635|  487|    0|
    |urem_16ns_12ns_16_20_1_U2  |urem_16ns_12ns_16_20_1  |        0|   0|  635|  487|    0|
    +---------------------------+------------------------+---------+----+-----+-----+-----+
    |Total                      |                        |        0|   0| 1270|  974|    0|
    +---------------------------+------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln18_fu_109_p2    |         +|   0|  0|  12|          11|           1|
    |icmp_ln18_fu_103_p2   |      icmp|   0|  0|  12|          11|           7|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    |xor_ln11_1_fu_156_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln11_2_fu_168_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln11_3_fu_208_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln11_4_fu_214_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln11_5_fu_220_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln11_fu_162_p2    |       xor|   0|  0|   2|           1|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  38|          29|          16|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1            |   9|          2|    1|          2|
    |ap_sig_allocacmp_conv11_i915_load  |   9|          2|   16|         32|
    |ap_sig_allocacmp_i_2               |   9|          2|   11|         22|
    |conv11_i915_fu_60                  |   9|          2|   16|         32|
    |i_fu_56                            |   9|          2|   11|         22|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  54|         12|   56|        112|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |conv11_i915_fu_60                  |  16|   0|   16|          0|
    |i_2_reg_290                        |  11|   0|   11|          0|
    |i_fu_56                            |  11|   0|   11|          0|
    |lshr_ln11_3_reg_299                |  15|   0|   15|          0|
    |or_ln11_1_reg_309                  |  16|   0|   16|          0|
    |urem_ln19_reg_319                  |  11|   0|   11|          0|
    |urem_ln20_reg_324                  |  16|   0|   16|          0|
    |xor_ln11_2_reg_304                 |   1|   0|    1|          0|
    |i_2_reg_290                        |  64|  32|   11|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 204|  32|  151|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+-------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_18_1|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_18_1|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_18_1|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_18_1|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_18_1|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_18_1|  return value|
|M_address0         |  out|   11|   ap_memory|                              M|         array|
|M_ce0              |  out|    1|   ap_memory|                              M|         array|
|M_we0              |  out|    1|   ap_memory|                              M|         array|
|M_d0               |  out|   11|   ap_memory|                              M|         array|
|buffer_r_address0  |  out|   11|   ap_memory|                       buffer_r|         array|
|buffer_r_ce0       |  out|    1|   ap_memory|                       buffer_r|         array|
|buffer_r_we0       |  out|    1|   ap_memory|                       buffer_r|         array|
|buffer_r_d0        |  out|   32|   ap_memory|                       buffer_r|         array|
+-------------------+-----+-----+------------+-------------------------------+--------------+

