library ( memory_generic ) {

type(bus8) {
base_type : array;
data_type : bit;
bit_width : 8;
bit_from : 7;
bit_to : 0;
downto : true;
}

type(bus9) {
base_type : array;
data_type : bit;
bit_width : 9;
bit_from : 8;
bit_to : 0;
downto : true;
}

type(bus10) {
base_type : array;
data_type : bit;
bit_width : 10;
bit_from : 9;
bit_to : 0;
downto : true;
}

type(bus14) {
base_type : array;
data_type : bit;
bit_width : 14;
bit_from : 13;
bit_to : 0;
downto : true;
}

type(bus16) {
base_type : array;
data_type : bit;
bit_width : 16;
bit_from : 15;
bit_to : 0;
downto : true;
}

type(bus44) {
base_type : array;
data_type : bit;
bit_width : 44;
bit_from : 43;
bit_to : 0;
downto : true;
}

type(bus46) {
base_type : array;
data_type : bit;
bit_width : 46;
bit_from : 45;
bit_to : 0;
downto : true;
}

type(bus64) {
base_type : array;
data_type : bit;
bit_width : 64;
bit_from : 63;
bit_to : 0;
downto : true;
}

type(bus128) {
base_type : array;
data_type : bit;
bit_width : 128;
bit_from : 127;
bit_to : 0;
downto : true;
}

type(bus256) {
base_type : array;
data_type : bit;
bit_width : 256;
bit_from : 255;
bit_to : 0;
downto : true;
}

cell (sram_46_256) {
area : 5000.000;
interface_timing : TRUE;
memory() {
type : ram;
address_width : 8;
word_width : 46;
}
bus (ADDR) {
bus_type : "bus8";
direction : input;
capacitance : 1.46;
timing () {
timing_type : setup_falling;
intrinsic_rise : 3.20;
intrinsic_fall : 3.20;
related_pin : "CLK";
}
timing () {
timing_type : hold_rising;
intrinsic_rise : 1.85;
intrinsic_fall : 1.85;
related_pin : "CLK";
}
}
bus (DI) {
bus_type: "bus46";
direction : input;
capacitance : 1.46;
fanout_load : 1.46;
memory_write() {
address : ADDR;
clocked_on : "EN";
}
timing () {
timing_type : setup_rising;
intrinsic_rise : 1.50;
intrinsic_fall : 1.50;
related_pin : "WEN";
}
timing () {
timing_type : hold_rising;
intrinsic_rise : 0.65;
intrinsic_fall : 0.65;
related_pin : "WEN";
}
timing () {
timing_type : setup_rising;
intrinsic_rise : 1.50;
intrinsic_fall : 1.50;
related_pin : "CSN";
}
timing () {
timing_type : hold_rising;
intrinsic_rise : 0.65;
intrinsic_fall : 0.65;
related_pin : "CSN";
}
}
pin (CLK) {
direction : input;
capacitance : 1.13;
clock : true;
}
pin (WEN) {
direction : input;
capacitance : 1.13;
clock : true;
}
pin (CSN) {
direction : input;
capacitance : 1.13;
clock : true;
}
pin (EN) {
direction : internal;
capacitance : 1.13;
clock : true;
state_function : "!CSN * !WEN * CLK";
}
bus (QO){
bus_type : "bus46";
direction : output;
memory_read() {
address : ADDR;
}
timing () {
timing_sense : non_unate;
intrinsic_rise : 5.25;
rise_resistance : 0.020;
intrinsic_fall : 5.50;
fall_resistance : 0.017;
related_bus_pins : "ADDR";
}
}
}

cell (sram_64_512) {
area : 5000.000;
interface_timing : TRUE;
memory() {
type : ram;
address_width : 9;
word_width : 64;
}
bus (ADDR) {
bus_type : "bus9";
direction : input;
capacitance : 1.46;
timing () {
timing_type : setup_falling;
intrinsic_rise : 3.20;
intrinsic_fall : 3.20;
related_pin : "CLK";
}
timing () {
timing_type : hold_rising;
intrinsic_rise : 1.85;
intrinsic_fall : 1.85;
related_pin : "CLK";
}
}
bus (DI) {
bus_type: "bus64";
direction : input;
capacitance : 1.46;
fanout_load : 1.46;
memory_write() {
address : ADDR;
clocked_on : "EN";
}
timing () {
timing_type : setup_rising;
intrinsic_rise : 1.50;
intrinsic_fall : 1.50;
related_pin : "WEN";
}
timing () {
timing_type : hold_rising;
intrinsic_rise : 0.65;
intrinsic_fall : 0.65;
related_pin : "WEN";
}
timing () {
timing_type : setup_rising;
intrinsic_rise : 1.50;
intrinsic_fall : 1.50;
related_pin : "CSN";
}
timing () {
timing_type : hold_rising;
intrinsic_rise : 0.65;
intrinsic_fall : 0.65;
related_pin : "CSN";
}
}
pin (CLK) {
direction : input;
capacitance : 1.13;
clock : true;
}
pin (WEN) {
direction : input;
capacitance : 1.13;
clock : true;
}
pin (CSN) {
direction : input;
capacitance : 1.13;
clock : true;
}
pin (EN) {
direction : internal;
capacitance : 1.13;
clock : true;
state_function : "!CSN * !WEN * CLK";
}
bus (QO){
bus_type : "bus64";
direction : output;
memory_read() {
address : ADDR;
}
timing () {
timing_sense : non_unate;
intrinsic_rise : 5.25;
rise_resistance : 0.020;
intrinsic_fall : 5.50;
fall_resistance : 0.017;
related_bus_pins : "ADDR";
}
}
}

cell (sram_64_1024) {
area : 5000.000;
interface_timing : TRUE;
memory() {
type : ram;
address_width : 10;
word_width : 64;
}
bus (ADDR) {
bus_type : "bus10";
direction : input;
capacitance : 1.46;
timing () {
timing_type : setup_falling;
intrinsic_rise : 3.20;
intrinsic_fall : 3.20;
related_pin : "CLK";
}
timing () {
timing_type : hold_rising;
intrinsic_rise : 1.85;
intrinsic_fall : 1.85;
related_pin : "CLK";
}
}
bus (DI) {
bus_type: "bus64";
direction : input;
capacitance : 1.46;
fanout_load : 1.46;
memory_write() {
address : ADDR;
clocked_on : "EN";
}
timing () {
timing_type : setup_rising;
intrinsic_rise : 1.50;
intrinsic_fall : 1.50;
related_pin : "WEN";
}
timing () {
timing_type : hold_rising;
intrinsic_rise : 0.65;
intrinsic_fall : 0.65;
related_pin : "WEN";
}
timing () {
timing_type : setup_rising;
intrinsic_rise : 1.50;
intrinsic_fall : 1.50;
related_pin : "CSN";
}
timing () {
timing_type : hold_rising;
intrinsic_rise : 0.65;
intrinsic_fall : 0.65;
related_pin : "CSN";
}
}
pin (CLK) {
direction : input;
capacitance : 1.13;
clock : true;
}
pin (WEN) {
direction : input;
capacitance : 1.13;
clock : true;
}
pin (CSN) {
direction : input;
capacitance : 1.13;
clock : true;
}
pin (EN) {
direction : internal;
capacitance : 1.13;
clock : true;
state_function : "!CSN * !WEN * CLK";
}
bus (QO){
bus_type : "bus64";
direction : output;
memory_read() {
address : ADDR;
}
timing () {
timing_sense : non_unate;
intrinsic_rise : 5.25;
rise_resistance : 0.020;
intrinsic_fall : 5.50;
fall_resistance : 0.017;
related_bus_pins : "ADDR";
}
}
}

cell (sram_64_16384) {
area : 5000.000;
interface_timing : TRUE;
memory() {
type : ram;
address_width : 14;
word_width : 64;
}
bus (ADDR) {
bus_type : "bus14";
direction : input;
capacitance : 1.46;
timing () {
timing_type : setup_falling;
intrinsic_rise : 3.20;
intrinsic_fall : 3.20;
related_pin : "CLK";
}
timing () {
timing_type : hold_rising;
intrinsic_rise : 1.85;
intrinsic_fall : 1.85;
related_pin : "CLK";
}
}
bus (DI) {
bus_type: "bus64";
direction : input;
capacitance : 1.46;
fanout_load : 1.46;
memory_write() {
address : ADDR;
clocked_on : "EN";
}
timing () {
timing_type : setup_rising;
intrinsic_rise : 1.50;
intrinsic_fall : 1.50;
related_pin : "WEN";
}
timing () {
timing_type : hold_rising;
intrinsic_rise : 0.65;
intrinsic_fall : 0.65;
related_pin : "WEN";
}
timing () {
timing_type : setup_rising;
intrinsic_rise : 1.50;
intrinsic_fall : 1.50;
related_pin : "CSN";
}
timing () {
timing_type : hold_rising;
intrinsic_rise : 0.65;
intrinsic_fall : 0.65;
related_pin : "CSN";
}
}
pin (CLK) {
direction : input;
capacitance : 1.13;
clock : true;
}
pin (WEN) {
direction : input;
capacitance : 1.13;
clock : true;
}
pin (CSN) {
direction : input;
capacitance : 1.13;
clock : true;
}
pin (EN) {
direction : internal;
capacitance : 1.13;
clock : true;
state_function : "!CSN * !WEN * CLK";
}
bus (QO){
bus_type : "bus64";
direction : output;
memory_read() {
address : ADDR;
}
timing () {
timing_sense : non_unate;
intrinsic_rise : 5.25;
rise_resistance : 0.020;
intrinsic_fall : 5.50;
fall_resistance : 0.017;
related_bus_pins : "ADDR";
}
}
}
cell (sram_64_65536) {
area : 5000.000;
interface_timing : TRUE;
memory() {
type : ram;
address_width : 16;
word_width : 64;
}
bus (ADDR) {
bus_type : "bus16";
direction : input;
capacitance : 1.46;
timing () {
timing_type : setup_falling;
intrinsic_rise : 3.20;
intrinsic_fall : 3.20;
related_pin : "CLK";
}
timing () {
timing_type : hold_rising;
intrinsic_rise : 1.85;
intrinsic_fall : 1.85;
related_pin : "CLK";
}
}
bus (DI) {
bus_type: "bus64";
direction : input;
capacitance : 1.46;
fanout_load : 1.46;
memory_write() {
address : ADDR;
clocked_on : "EN";
}
timing () {
timing_type : setup_rising;
intrinsic_rise : 1.50;
intrinsic_fall : 1.50;
related_pin : "WEN";
}
timing () {
timing_type : hold_rising;
intrinsic_rise : 0.65;
intrinsic_fall : 0.65;
related_pin : "WEN";
}
timing () {
timing_type : setup_rising;
intrinsic_rise : 1.50;
intrinsic_fall : 1.50;
related_pin : "CSN";
}
timing () {
timing_type : hold_rising;
intrinsic_rise : 0.65;
intrinsic_fall : 0.65;
related_pin : "CSN";
}
}
pin (CLK) {
direction : input;
capacitance : 1.13;
clock : true;
}
pin (WEN) {
direction : input;
capacitance : 1.13;
clock : true;
}
pin (CSN) {
direction : input;
capacitance : 1.13;
clock : true;
}
pin (EN) {
direction : internal;
capacitance : 1.13;
clock : true;
state_function : "!CSN * !WEN * CLK";
}
bus (QO){
bus_type : "bus64";
direction : output;
memory_read() {
address : ADDR;
}
timing () {
timing_sense : non_unate;
intrinsic_rise : 5.25;
rise_resistance : 0.020;
intrinsic_fall : 5.50;
fall_resistance : 0.017;
related_bus_pins : "ADDR";
}
}
}

cell (sram_16_256) {
area : 5000.000;
interface_timing : TRUE;
memory() {
type : ram;
address_width : 8;
word_width : 16;
}
bus (ADDR) {
bus_type : "bus8";
direction : input;
capacitance : 1.46;
timing () {
timing_type : setup_falling;
intrinsic_rise : 3.20;
intrinsic_fall : 3.20;
related_pin : "CLK";
}
timing () {
timing_type : hold_rising;
intrinsic_rise : 1.85;
intrinsic_fall : 1.85;
related_pin : "CLK";
}
}
bus (DI) {
bus_type: "bus16";
direction : input;
capacitance : 1.46;
fanout_load : 1.46;
memory_write() {
address : ADDR;
clocked_on : "EN";
}
timing () {
timing_type : setup_rising;
intrinsic_rise : 1.50;
intrinsic_fall : 1.50;
related_pin : "WEN";
}
timing () {
timing_type : hold_rising;
intrinsic_rise : 0.65;
intrinsic_fall : 0.65;
related_pin : "WEN";
}
timing () {
timing_type : setup_rising;
intrinsic_rise : 1.50;
intrinsic_fall : 1.50;
related_pin : "CSN";
}
timing () {
timing_type : hold_rising;
intrinsic_rise : 0.65;
intrinsic_fall : 0.65;
related_pin : "CSN";
}
}
pin (CLK) {
direction : input;
capacitance : 1.13;
clock : true;
}
pin (WEN) {
direction : input;
capacitance : 1.13;
clock : true;
}
pin (CSN) {
direction : input;
capacitance : 1.13;
clock : true;
}
pin (EN) {
direction : internal;
capacitance : 1.13;
clock : true;
state_function : "!CSN * !WEN * CLK";
}
bus (QO){
bus_type : "bus16";
direction : output;
memory_read() {
address : ADDR;
}
timing () {
timing_sense : non_unate;
intrinsic_rise : 5.25;
rise_resistance : 0.020;
intrinsic_fall : 5.50;
fall_resistance : 0.017;
related_bus_pins : "ADDR";
}
}
}

cell (sram_44_256) {
area : 5000.000;
interface_timing : TRUE;
memory() {
type : ram;
address_width : 8;
word_width : 44;
}
bus (ADDR) {
bus_type : "bus8";
direction : input;
capacitance : 1.46;
timing () {
timing_type : setup_falling;
intrinsic_rise : 3.20;
intrinsic_fall : 3.20;
related_pin : "CLK";
}
timing () {
timing_type : hold_rising;
intrinsic_rise : 1.85;
intrinsic_fall : 1.85;
related_pin : "CLK";
}
}
bus (DI) {
bus_type: "bus44";
direction : input;
capacitance : 1.46;
fanout_load : 1.46;
memory_write() {
address : ADDR;
clocked_on : "EN";
}
timing () {
timing_type : setup_rising;
intrinsic_rise : 1.50;
intrinsic_fall : 1.50;
related_pin : "WEN";
}
timing () {
timing_type : hold_rising;
intrinsic_rise : 0.65;
intrinsic_fall : 0.65;
related_pin : "WEN";
}
timing () {
timing_type : setup_rising;
intrinsic_rise : 1.50;
intrinsic_fall : 1.50;
related_pin : "CSN";
}
timing () {
timing_type : hold_rising;
intrinsic_rise : 0.65;
intrinsic_fall : 0.65;
related_pin : "CSN";
}
}
pin (CLK) {
direction : input;
capacitance : 1.13;
clock : true;
}
pin (WEN) {
direction : input;
capacitance : 1.13;
clock : true;
}
pin (CSN) {
direction : input;
capacitance : 1.13;
clock : true;
}
pin (EN) {
direction : internal;
capacitance : 1.13;
clock : true;
state_function : "!CSN * !WEN * CLK";
}
bus (QO){
bus_type : "bus44";
direction : output;
memory_read() {
address : ADDR;
}
timing () {
timing_sense : non_unate;
intrinsic_rise : 5.25;
rise_resistance : 0.020;
intrinsic_fall : 5.50;
fall_resistance : 0.017;
related_bus_pins : "ADDR";
}
}
}


cell (sram_128_256) {
area : 5000.000;
interface_timing : TRUE;
memory() {
type : ram;
address_width : 8;
word_width : 128;
}
bus (ADDR) {
bus_type : "bus8";
direction : input;
capacitance : 1.46;
timing () {
timing_type : setup_falling;
intrinsic_rise : 3.20;
intrinsic_fall : 3.20;
related_pin : "CLK";
}
timing () {
timing_type : hold_rising;
intrinsic_rise : 1.85;
intrinsic_fall : 1.85;
related_pin : "CLK";
}
}
bus (DI) {
bus_type: "bus128";
direction : input;
capacitance : 1.46;
fanout_load : 1.46;
memory_write() {
address : ADDR;
clocked_on : "EN";
}
timing () {
timing_type : setup_rising;
intrinsic_rise : 1.50;
intrinsic_fall : 1.50;
related_pin : "WEN";
}
timing () {
timing_type : hold_rising;
intrinsic_rise : 0.65;
intrinsic_fall : 0.65;
related_pin : "WEN";
}
timing () {
timing_type : setup_rising;
intrinsic_rise : 1.50;
intrinsic_fall : 1.50;
related_pin : "CSN";
}
timing () {
timing_type : hold_rising;
intrinsic_rise : 0.65;
intrinsic_fall : 0.65;
related_pin : "CSN";
}
}
pin (CLK) {
direction : input;
capacitance : 1.13;
clock : true;
}
pin (WEN) {
direction : input;
capacitance : 1.13;
clock : true;
}
pin (CSN) {
direction : input;
capacitance : 1.13;
clock : true;
}
pin (EN) {
direction : internal;
capacitance : 1.13;
clock : true;
state_function : "!CSN * !WEN * CLK";
}
bus (QO){
bus_type : "bus128";
direction : output;
memory_read() {
address : ADDR;
}
timing () {
timing_sense : non_unate;
intrinsic_rise : 5.25;
rise_resistance : 0.020;
intrinsic_fall : 5.50;
fall_resistance : 0.017;
related_bus_pins : "ADDR";
}
}
}
}
