// Seed: 836726497
module module_0;
  assign id_1 = id_1 & id_1;
  module_2 modCall_1 (
      id_1,
      id_1
  );
endmodule
module module_1 (
    inout wor id_0,
    input supply1 id_1,
    output wor id_2,
    input tri1 id_3,
    output logic id_4,
    input tri1 id_5
);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  initial begin : LABEL_0
    id_4 <= 1;
    fork
      id_7;
      begin : LABEL_0
        id_4 <= 1;
        id_2 = id_7;
      end
    join
  end
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  assign id_1 = 1;
endmodule
