Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Jun  9 20:16:43 2021
| Host         : BCCTs-LAPTOP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7k160t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (11645)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (29459)
5. checking no_input_delay (22)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (11645)
----------------------------
 There are 661 register/latch pins with no clock driven by root clock pin: clock_dividor/clk_div_reg[0]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: clock_dividor/clk_div_reg[1]/Q (HIGH)

 There are 3630 register/latch pins with no clock driven by root clock pin: clock_dividor/clk_div_reg[24]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: core/IF_ID2/IMemData_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: core/IF_ID2/IMemData_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: core/IF_ID2/IMemData_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: core/IF_ID2/IMemData_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: core/IF_ID2/IMemData_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: core/IF_ID2/IMemData_reg[6]/Q (HIGH)

 There are 3630 register/latch pins with no clock driven by root clock pin: inputter/key_x_reg[0]/Q (HIGH)

 There are 3630 register/latch pins with no clock driven by root clock pin: inputter/sw_reg[0]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (29459)
----------------------------------------------------
 There are 29459 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (22)
-------------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.399        0.000                      0                  175        0.086        0.000                      0                  175        4.600        0.000                       0                   104  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.399        0.000                      0                  175        0.086        0.000                      0                  175        4.600        0.000                       0                   104  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.399ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.399ns  (required time - arrival time)
  Source:                 inputter/key_row_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputter/key_counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.213ns  (logic 0.309ns (13.961%)  route 1.904ns (86.039%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 14.318 - 10.000 ) 
    Source Clock Delay      (SCD):    4.696ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    inputter/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.681     4.696    inputter/clk_IBUF_BUFG
    SLICE_X105Y4         FDRE                                         r  inputter/key_row_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y4         FDRE (Prop_fdre_C_Q)         0.223     4.919 f  inputter/key_row_reg[4]/Q
                         net (fo=11, routed)          0.787     5.706    inputter/key_row_OBUF[4]
    SLICE_X107Y6         LUT5 (Prop_lut5_I3_O)        0.043     5.749 f  inputter/key_temp2[4]_i_4/O
                         net (fo=2, routed)           0.277     6.026    inputter/key_temp2[4]_i_4_n_0
    SLICE_X105Y6         LUT6 (Prop_lut6_I5_O)        0.043     6.069 r  inputter/key_temp2[4]_i_1/O
                         net (fo=26, routed)          0.840     6.909    inputter/key_temp2
    SLICE_X106Y10        FDRE                                         r  inputter/key_counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    inputter/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.543    14.318    inputter/clk_IBUF_BUFG
    SLICE_X106Y10        FDRE                                         r  inputter/key_counter_reg[20]/C
                         clock pessimism              0.330    14.648    
                         clock uncertainty           -0.035    14.613    
    SLICE_X106Y10        FDRE (Setup_fdre_C_R)       -0.304    14.309    inputter/key_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.309    
                         arrival time                          -6.909    
  -------------------------------------------------------------------
                         slack                                  7.399    

Slack (MET) :             7.475ns  (required time - arrival time)
  Source:                 inputter/key_row_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputter/key_counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.138ns  (logic 0.309ns (14.451%)  route 1.829ns (85.549%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.319ns = ( 14.319 - 10.000 ) 
    Source Clock Delay      (SCD):    4.696ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    inputter/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.681     4.696    inputter/clk_IBUF_BUFG
    SLICE_X105Y4         FDRE                                         r  inputter/key_row_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y4         FDRE (Prop_fdre_C_Q)         0.223     4.919 f  inputter/key_row_reg[4]/Q
                         net (fo=11, routed)          0.787     5.706    inputter/key_row_OBUF[4]
    SLICE_X107Y6         LUT5 (Prop_lut5_I3_O)        0.043     5.749 f  inputter/key_temp2[4]_i_4/O
                         net (fo=2, routed)           0.277     6.026    inputter/key_temp2[4]_i_4_n_0
    SLICE_X105Y6         LUT6 (Prop_lut6_I5_O)        0.043     6.069 r  inputter/key_temp2[4]_i_1/O
                         net (fo=26, routed)          0.765     6.835    inputter/key_temp2
    SLICE_X106Y9         FDRE                                         r  inputter/key_counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    inputter/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.544    14.319    inputter/clk_IBUF_BUFG
    SLICE_X106Y9         FDRE                                         r  inputter/key_counter_reg[16]/C
                         clock pessimism              0.330    14.649    
                         clock uncertainty           -0.035    14.614    
    SLICE_X106Y9         FDRE (Setup_fdre_C_R)       -0.304    14.310    inputter/key_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.310    
                         arrival time                          -6.835    
  -------------------------------------------------------------------
                         slack                                  7.475    

Slack (MET) :             7.475ns  (required time - arrival time)
  Source:                 inputter/key_row_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputter/key_counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.138ns  (logic 0.309ns (14.451%)  route 1.829ns (85.549%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.319ns = ( 14.319 - 10.000 ) 
    Source Clock Delay      (SCD):    4.696ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    inputter/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.681     4.696    inputter/clk_IBUF_BUFG
    SLICE_X105Y4         FDRE                                         r  inputter/key_row_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y4         FDRE (Prop_fdre_C_Q)         0.223     4.919 f  inputter/key_row_reg[4]/Q
                         net (fo=11, routed)          0.787     5.706    inputter/key_row_OBUF[4]
    SLICE_X107Y6         LUT5 (Prop_lut5_I3_O)        0.043     5.749 f  inputter/key_temp2[4]_i_4/O
                         net (fo=2, routed)           0.277     6.026    inputter/key_temp2[4]_i_4_n_0
    SLICE_X105Y6         LUT6 (Prop_lut6_I5_O)        0.043     6.069 r  inputter/key_temp2[4]_i_1/O
                         net (fo=26, routed)          0.765     6.835    inputter/key_temp2
    SLICE_X106Y9         FDRE                                         r  inputter/key_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    inputter/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.544    14.319    inputter/clk_IBUF_BUFG
    SLICE_X106Y9         FDRE                                         r  inputter/key_counter_reg[17]/C
                         clock pessimism              0.330    14.649    
                         clock uncertainty           -0.035    14.614    
    SLICE_X106Y9         FDRE (Setup_fdre_C_R)       -0.304    14.310    inputter/key_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.310    
                         arrival time                          -6.835    
  -------------------------------------------------------------------
                         slack                                  7.475    

Slack (MET) :             7.475ns  (required time - arrival time)
  Source:                 inputter/key_row_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputter/key_counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.138ns  (logic 0.309ns (14.451%)  route 1.829ns (85.549%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.319ns = ( 14.319 - 10.000 ) 
    Source Clock Delay      (SCD):    4.696ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    inputter/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.681     4.696    inputter/clk_IBUF_BUFG
    SLICE_X105Y4         FDRE                                         r  inputter/key_row_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y4         FDRE (Prop_fdre_C_Q)         0.223     4.919 f  inputter/key_row_reg[4]/Q
                         net (fo=11, routed)          0.787     5.706    inputter/key_row_OBUF[4]
    SLICE_X107Y6         LUT5 (Prop_lut5_I3_O)        0.043     5.749 f  inputter/key_temp2[4]_i_4/O
                         net (fo=2, routed)           0.277     6.026    inputter/key_temp2[4]_i_4_n_0
    SLICE_X105Y6         LUT6 (Prop_lut6_I5_O)        0.043     6.069 r  inputter/key_temp2[4]_i_1/O
                         net (fo=26, routed)          0.765     6.835    inputter/key_temp2
    SLICE_X106Y9         FDRE                                         r  inputter/key_counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    inputter/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.544    14.319    inputter/clk_IBUF_BUFG
    SLICE_X106Y9         FDRE                                         r  inputter/key_counter_reg[18]/C
                         clock pessimism              0.330    14.649    
                         clock uncertainty           -0.035    14.614    
    SLICE_X106Y9         FDRE (Setup_fdre_C_R)       -0.304    14.310    inputter/key_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.310    
                         arrival time                          -6.835    
  -------------------------------------------------------------------
                         slack                                  7.475    

Slack (MET) :             7.475ns  (required time - arrival time)
  Source:                 inputter/key_row_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputter/key_counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.138ns  (logic 0.309ns (14.451%)  route 1.829ns (85.549%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.319ns = ( 14.319 - 10.000 ) 
    Source Clock Delay      (SCD):    4.696ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    inputter/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.681     4.696    inputter/clk_IBUF_BUFG
    SLICE_X105Y4         FDRE                                         r  inputter/key_row_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y4         FDRE (Prop_fdre_C_Q)         0.223     4.919 f  inputter/key_row_reg[4]/Q
                         net (fo=11, routed)          0.787     5.706    inputter/key_row_OBUF[4]
    SLICE_X107Y6         LUT5 (Prop_lut5_I3_O)        0.043     5.749 f  inputter/key_temp2[4]_i_4/O
                         net (fo=2, routed)           0.277     6.026    inputter/key_temp2[4]_i_4_n_0
    SLICE_X105Y6         LUT6 (Prop_lut6_I5_O)        0.043     6.069 r  inputter/key_temp2[4]_i_1/O
                         net (fo=26, routed)          0.765     6.835    inputter/key_temp2
    SLICE_X106Y9         FDRE                                         r  inputter/key_counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    inputter/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.544    14.319    inputter/clk_IBUF_BUFG
    SLICE_X106Y9         FDRE                                         r  inputter/key_counter_reg[19]/C
                         clock pessimism              0.330    14.649    
                         clock uncertainty           -0.035    14.614    
    SLICE_X106Y9         FDRE (Setup_fdre_C_R)       -0.304    14.310    inputter/key_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.310    
                         arrival time                          -6.835    
  -------------------------------------------------------------------
                         slack                                  7.475    

Slack (MET) :             7.646ns  (required time - arrival time)
  Source:                 inputter/sw_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputter/sw_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.890ns  (logic 0.662ns (35.018%)  route 1.228ns (64.982%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.865ns = ( 13.865 - 10.000 ) 
    Source Clock Delay      (SCD):    4.234ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    inputter/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.219     4.234    inputter/clk_IBUF_BUFG
    SLICE_X65Y134        FDRE                                         r  inputter/sw_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y134        FDRE (Prop_fdre_C_Q)         0.204     4.438 r  inputter/sw_temp_reg[4]/Q
                         net (fo=1, routed)           0.388     4.826    inputter/sw_temp[4]
    SLICE_X64Y134        LUT6 (Prop_lut6_I1_O)        0.126     4.952 r  inputter/sw_counter[0]_i_15/O
                         net (fo=1, routed)           0.000     4.952    inputter/sw_counter[0]_i_15_n_0
    SLICE_X64Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.208 r  inputter/sw_counter_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.208    inputter/sw_counter_reg[0]_i_4_n_0
    SLICE_X64Y135        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     5.284 r  inputter/sw_counter_reg[0]_i_1/CO[1]
                         net (fo=21, routed)          0.840     6.125    inputter/sw_counter_reg[0]_i_1_n_2
    SLICE_X61Y139        FDRE                                         r  inputter/sw_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    inputter/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.090    13.865    inputter/clk_IBUF_BUFG
    SLICE_X61Y139        FDRE                                         r  inputter/sw_counter_reg[0]/C
                         clock pessimism              0.326    14.191    
                         clock uncertainty           -0.035    14.156    
    SLICE_X61Y139        FDRE (Setup_fdre_C_R)       -0.385    13.771    inputter/sw_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         13.771    
                         arrival time                          -6.125    
  -------------------------------------------------------------------
                         slack                                  7.646    

Slack (MET) :             7.646ns  (required time - arrival time)
  Source:                 inputter/sw_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputter/sw_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.890ns  (logic 0.662ns (35.018%)  route 1.228ns (64.982%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.865ns = ( 13.865 - 10.000 ) 
    Source Clock Delay      (SCD):    4.234ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    inputter/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.219     4.234    inputter/clk_IBUF_BUFG
    SLICE_X65Y134        FDRE                                         r  inputter/sw_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y134        FDRE (Prop_fdre_C_Q)         0.204     4.438 r  inputter/sw_temp_reg[4]/Q
                         net (fo=1, routed)           0.388     4.826    inputter/sw_temp[4]
    SLICE_X64Y134        LUT6 (Prop_lut6_I1_O)        0.126     4.952 r  inputter/sw_counter[0]_i_15/O
                         net (fo=1, routed)           0.000     4.952    inputter/sw_counter[0]_i_15_n_0
    SLICE_X64Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.208 r  inputter/sw_counter_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.208    inputter/sw_counter_reg[0]_i_4_n_0
    SLICE_X64Y135        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     5.284 r  inputter/sw_counter_reg[0]_i_1/CO[1]
                         net (fo=21, routed)          0.840     6.125    inputter/sw_counter_reg[0]_i_1_n_2
    SLICE_X61Y139        FDRE                                         r  inputter/sw_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    inputter/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.090    13.865    inputter/clk_IBUF_BUFG
    SLICE_X61Y139        FDRE                                         r  inputter/sw_counter_reg[1]/C
                         clock pessimism              0.326    14.191    
                         clock uncertainty           -0.035    14.156    
    SLICE_X61Y139        FDRE (Setup_fdre_C_R)       -0.385    13.771    inputter/sw_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         13.771    
                         arrival time                          -6.125    
  -------------------------------------------------------------------
                         slack                                  7.646    

Slack (MET) :             7.646ns  (required time - arrival time)
  Source:                 inputter/sw_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputter/sw_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.890ns  (logic 0.662ns (35.018%)  route 1.228ns (64.982%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.865ns = ( 13.865 - 10.000 ) 
    Source Clock Delay      (SCD):    4.234ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    inputter/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.219     4.234    inputter/clk_IBUF_BUFG
    SLICE_X65Y134        FDRE                                         r  inputter/sw_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y134        FDRE (Prop_fdre_C_Q)         0.204     4.438 r  inputter/sw_temp_reg[4]/Q
                         net (fo=1, routed)           0.388     4.826    inputter/sw_temp[4]
    SLICE_X64Y134        LUT6 (Prop_lut6_I1_O)        0.126     4.952 r  inputter/sw_counter[0]_i_15/O
                         net (fo=1, routed)           0.000     4.952    inputter/sw_counter[0]_i_15_n_0
    SLICE_X64Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.208 r  inputter/sw_counter_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.208    inputter/sw_counter_reg[0]_i_4_n_0
    SLICE_X64Y135        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     5.284 r  inputter/sw_counter_reg[0]_i_1/CO[1]
                         net (fo=21, routed)          0.840     6.125    inputter/sw_counter_reg[0]_i_1_n_2
    SLICE_X61Y139        FDRE                                         r  inputter/sw_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    inputter/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.090    13.865    inputter/clk_IBUF_BUFG
    SLICE_X61Y139        FDRE                                         r  inputter/sw_counter_reg[2]/C
                         clock pessimism              0.326    14.191    
                         clock uncertainty           -0.035    14.156    
    SLICE_X61Y139        FDRE (Setup_fdre_C_R)       -0.385    13.771    inputter/sw_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         13.771    
                         arrival time                          -6.125    
  -------------------------------------------------------------------
                         slack                                  7.646    

Slack (MET) :             7.646ns  (required time - arrival time)
  Source:                 inputter/sw_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputter/sw_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.890ns  (logic 0.662ns (35.018%)  route 1.228ns (64.982%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.865ns = ( 13.865 - 10.000 ) 
    Source Clock Delay      (SCD):    4.234ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    inputter/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.219     4.234    inputter/clk_IBUF_BUFG
    SLICE_X65Y134        FDRE                                         r  inputter/sw_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y134        FDRE (Prop_fdre_C_Q)         0.204     4.438 r  inputter/sw_temp_reg[4]/Q
                         net (fo=1, routed)           0.388     4.826    inputter/sw_temp[4]
    SLICE_X64Y134        LUT6 (Prop_lut6_I1_O)        0.126     4.952 r  inputter/sw_counter[0]_i_15/O
                         net (fo=1, routed)           0.000     4.952    inputter/sw_counter[0]_i_15_n_0
    SLICE_X64Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.208 r  inputter/sw_counter_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.208    inputter/sw_counter_reg[0]_i_4_n_0
    SLICE_X64Y135        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     5.284 r  inputter/sw_counter_reg[0]_i_1/CO[1]
                         net (fo=21, routed)          0.840     6.125    inputter/sw_counter_reg[0]_i_1_n_2
    SLICE_X61Y139        FDRE                                         r  inputter/sw_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    inputter/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.090    13.865    inputter/clk_IBUF_BUFG
    SLICE_X61Y139        FDRE                                         r  inputter/sw_counter_reg[3]/C
                         clock pessimism              0.326    14.191    
                         clock uncertainty           -0.035    14.156    
    SLICE_X61Y139        FDRE (Setup_fdre_C_R)       -0.385    13.771    inputter/sw_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         13.771    
                         arrival time                          -6.125    
  -------------------------------------------------------------------
                         slack                                  7.646    

Slack (MET) :             7.654ns  (required time - arrival time)
  Source:                 inputter/key_row_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputter/key_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.960ns  (logic 0.309ns (15.766%)  route 1.651ns (84.234%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.319ns = ( 14.319 - 10.000 ) 
    Source Clock Delay      (SCD):    4.696ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    inputter/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.681     4.696    inputter/clk_IBUF_BUFG
    SLICE_X105Y4         FDRE                                         r  inputter/key_row_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y4         FDRE (Prop_fdre_C_Q)         0.223     4.919 f  inputter/key_row_reg[4]/Q
                         net (fo=11, routed)          0.787     5.706    inputter/key_row_OBUF[4]
    SLICE_X107Y6         LUT5 (Prop_lut5_I3_O)        0.043     5.749 f  inputter/key_temp2[4]_i_4/O
                         net (fo=2, routed)           0.277     6.026    inputter/key_temp2[4]_i_4_n_0
    SLICE_X105Y6         LUT6 (Prop_lut6_I5_O)        0.043     6.069 r  inputter/key_temp2[4]_i_1/O
                         net (fo=26, routed)          0.587     6.656    inputter/key_temp2
    SLICE_X106Y8         FDRE                                         r  inputter/key_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    inputter/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.544    14.319    inputter/clk_IBUF_BUFG
    SLICE_X106Y8         FDRE                                         r  inputter/key_counter_reg[12]/C
                         clock pessimism              0.330    14.649    
                         clock uncertainty           -0.035    14.614    
    SLICE_X106Y8         FDRE (Setup_fdre_C_R)       -0.304    14.310    inputter/key_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.310    
                         arrival time                          -6.656    
  -------------------------------------------------------------------
                         slack                                  7.654    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 clock_dividor/clk_div_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_dividor/clk_div_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.253ns (72.831%)  route 0.094ns (27.169%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clock_dividor/clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.542     1.788    clock_dividor/clk_IBUF_BUFG
    SLICE_X55Y149        FDCE                                         r  clock_dividor/clk_div_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y149        FDCE (Prop_fdce_C_Q)         0.100     1.888 r  clock_dividor/clk_div_reg[19]/Q
                         net (fo=1, routed)           0.094     1.981    clock_dividor/clk_div_OBUF[19]
    SLICE_X55Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     2.093 r  clock_dividor/clk_div_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.094    clock_dividor/clk_div_reg[16]_i_1_n_0
    SLICE_X55Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.135 r  clock_dividor/clk_div_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.135    clock_dividor/clk_div_reg[20]_i_1_n_7
    SLICE_X55Y150        FDCE                                         r  clock_dividor/clk_div_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clock_dividor/clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.732     2.217    clock_dividor/clk_IBUF_BUFG
    SLICE_X55Y150        FDCE                                         r  clock_dividor/clk_div_reg[20]/C
                         clock pessimism             -0.239     1.978    
    SLICE_X55Y150        FDCE (Hold_fdce_C_D)         0.071     2.049    clock_dividor/clk_div_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 clock_dividor/clk_div_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_dividor/clk_div_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.264ns (73.665%)  route 0.094ns (26.335%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clock_dividor/clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.542     1.788    clock_dividor/clk_IBUF_BUFG
    SLICE_X55Y149        FDCE                                         r  clock_dividor/clk_div_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y149        FDCE (Prop_fdce_C_Q)         0.100     1.888 r  clock_dividor/clk_div_reg[19]/Q
                         net (fo=1, routed)           0.094     1.981    clock_dividor/clk_div_OBUF[19]
    SLICE_X55Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     2.093 r  clock_dividor/clk_div_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.094    clock_dividor/clk_div_reg[16]_i_1_n_0
    SLICE_X55Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     2.146 r  clock_dividor/clk_div_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.146    clock_dividor/clk_div_reg[20]_i_1_n_5
    SLICE_X55Y150        FDCE                                         r  clock_dividor/clk_div_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clock_dividor/clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.732     2.217    clock_dividor/clk_IBUF_BUFG
    SLICE_X55Y150        FDCE                                         r  clock_dividor/clk_div_reg[22]/C
                         clock pessimism             -0.239     1.978    
    SLICE_X55Y150        FDCE (Hold_fdce_C_D)         0.071     2.049    clock_dividor/clk_div_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 clock_dividor/clk_div_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_dividor/clk_div_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.272ns (74.240%)  route 0.094ns (25.760%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clock_dividor/clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.542     1.788    clock_dividor/clk_IBUF_BUFG
    SLICE_X55Y149        FDCE                                         r  clock_dividor/clk_div_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y149        FDCE (Prop_fdce_C_Q)         0.100     1.888 r  clock_dividor/clk_div_reg[19]/Q
                         net (fo=1, routed)           0.094     1.981    clock_dividor/clk_div_OBUF[19]
    SLICE_X55Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     2.093 r  clock_dividor/clk_div_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.094    clock_dividor/clk_div_reg[16]_i_1_n_0
    SLICE_X55Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     2.154 r  clock_dividor/clk_div_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.154    clock_dividor/clk_div_reg[20]_i_1_n_6
    SLICE_X55Y150        FDCE                                         r  clock_dividor/clk_div_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clock_dividor/clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.732     2.217    clock_dividor/clk_IBUF_BUFG
    SLICE_X55Y150        FDCE                                         r  clock_dividor/clk_div_reg[21]/C
                         clock pessimism             -0.239     1.978    
    SLICE_X55Y150        FDCE (Hold_fdce_C_D)         0.071     2.049    clock_dividor/clk_div_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 clock_dividor/clk_div_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_dividor/clk_div_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.277ns (74.587%)  route 0.094ns (25.413%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clock_dividor/clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.542     1.788    clock_dividor/clk_IBUF_BUFG
    SLICE_X55Y149        FDCE                                         r  clock_dividor/clk_div_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y149        FDCE (Prop_fdce_C_Q)         0.100     1.888 r  clock_dividor/clk_div_reg[19]/Q
                         net (fo=1, routed)           0.094     1.981    clock_dividor/clk_div_OBUF[19]
    SLICE_X55Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     2.093 r  clock_dividor/clk_div_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.094    clock_dividor/clk_div_reg[16]_i_1_n_0
    SLICE_X55Y150        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.065     2.159 r  clock_dividor/clk_div_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.159    clock_dividor/clk_div_reg[20]_i_1_n_4
    SLICE_X55Y150        FDCE                                         r  clock_dividor/clk_div_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clock_dividor/clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.732     2.217    clock_dividor/clk_IBUF_BUFG
    SLICE_X55Y150        FDCE                                         r  clock_dividor/clk_div_reg[23]/C
                         clock pessimism             -0.239     1.978    
    SLICE_X55Y150        FDCE (Hold_fdce_C_D)         0.071     2.049    clock_dividor/clk_div_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 clock_dividor/clk_div_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_dividor/clk_div_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.278ns (74.655%)  route 0.094ns (25.345%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clock_dividor/clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.542     1.788    clock_dividor/clk_IBUF_BUFG
    SLICE_X55Y149        FDCE                                         r  clock_dividor/clk_div_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y149        FDCE (Prop_fdce_C_Q)         0.100     1.888 r  clock_dividor/clk_div_reg[19]/Q
                         net (fo=1, routed)           0.094     1.981    clock_dividor/clk_div_OBUF[19]
    SLICE_X55Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     2.093 r  clock_dividor/clk_div_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.094    clock_dividor/clk_div_reg[16]_i_1_n_0
    SLICE_X55Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.119 r  clock_dividor/clk_div_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.119    clock_dividor/clk_div_reg[20]_i_1_n_0
    SLICE_X55Y151        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.160 r  clock_dividor/clk_div_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.160    clock_dividor/clk_div_reg[24]_i_1_n_7
    SLICE_X55Y151        FDCE                                         r  clock_dividor/clk_div_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clock_dividor/clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.732     2.217    clock_dividor/clk_IBUF_BUFG
    SLICE_X55Y151        FDCE                                         r  clock_dividor/clk_div_reg[24]/C
                         clock pessimism             -0.239     1.978    
    SLICE_X55Y151        FDCE (Hold_fdce_C_D)         0.071     2.049    clock_dividor/clk_div_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.160    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 clock_dividor/clk_div_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_dividor/clk_div_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.289ns (75.383%)  route 0.094ns (24.617%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clock_dividor/clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.542     1.788    clock_dividor/clk_IBUF_BUFG
    SLICE_X55Y149        FDCE                                         r  clock_dividor/clk_div_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y149        FDCE (Prop_fdce_C_Q)         0.100     1.888 r  clock_dividor/clk_div_reg[19]/Q
                         net (fo=1, routed)           0.094     1.981    clock_dividor/clk_div_OBUF[19]
    SLICE_X55Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     2.093 r  clock_dividor/clk_div_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.094    clock_dividor/clk_div_reg[16]_i_1_n_0
    SLICE_X55Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.119 r  clock_dividor/clk_div_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.119    clock_dividor/clk_div_reg[20]_i_1_n_0
    SLICE_X55Y151        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     2.171 r  clock_dividor/clk_div_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.171    clock_dividor/clk_div_reg[24]_i_1_n_5
    SLICE_X55Y151        FDCE                                         r  clock_dividor/clk_div_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clock_dividor/clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.732     2.217    clock_dividor/clk_IBUF_BUFG
    SLICE_X55Y151        FDCE                                         r  clock_dividor/clk_div_reg[26]/C
                         clock pessimism             -0.239     1.978    
    SLICE_X55Y151        FDCE (Hold_fdce_C_D)         0.071     2.049    clock_dividor/clk_div_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 clock_dividor/clk_div_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_dividor/clk_div_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.297ns (75.886%)  route 0.094ns (24.114%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clock_dividor/clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.542     1.788    clock_dividor/clk_IBUF_BUFG
    SLICE_X55Y149        FDCE                                         r  clock_dividor/clk_div_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y149        FDCE (Prop_fdce_C_Q)         0.100     1.888 r  clock_dividor/clk_div_reg[19]/Q
                         net (fo=1, routed)           0.094     1.981    clock_dividor/clk_div_OBUF[19]
    SLICE_X55Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     2.093 r  clock_dividor/clk_div_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.094    clock_dividor/clk_div_reg[16]_i_1_n_0
    SLICE_X55Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.119 r  clock_dividor/clk_div_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.119    clock_dividor/clk_div_reg[20]_i_1_n_0
    SLICE_X55Y151        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     2.179 r  clock_dividor/clk_div_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.179    clock_dividor/clk_div_reg[24]_i_1_n_6
    SLICE_X55Y151        FDCE                                         r  clock_dividor/clk_div_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clock_dividor/clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.732     2.217    clock_dividor/clk_IBUF_BUFG
    SLICE_X55Y151        FDCE                                         r  clock_dividor/clk_div_reg[25]/C
                         clock pessimism             -0.239     1.978    
    SLICE_X55Y151        FDCE (Hold_fdce_C_D)         0.071     2.049    clock_dividor/clk_div_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 clock_dividor/clk_div_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_dividor/clk_div_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.302ns (76.190%)  route 0.094ns (23.810%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clock_dividor/clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.542     1.788    clock_dividor/clk_IBUF_BUFG
    SLICE_X55Y149        FDCE                                         r  clock_dividor/clk_div_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y149        FDCE (Prop_fdce_C_Q)         0.100     1.888 r  clock_dividor/clk_div_reg[19]/Q
                         net (fo=1, routed)           0.094     1.981    clock_dividor/clk_div_OBUF[19]
    SLICE_X55Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     2.093 r  clock_dividor/clk_div_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.094    clock_dividor/clk_div_reg[16]_i_1_n_0
    SLICE_X55Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.119 r  clock_dividor/clk_div_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.119    clock_dividor/clk_div_reg[20]_i_1_n_0
    SLICE_X55Y151        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.065     2.184 r  clock_dividor/clk_div_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.184    clock_dividor/clk_div_reg[24]_i_1_n_4
    SLICE_X55Y151        FDCE                                         r  clock_dividor/clk_div_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clock_dividor/clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.732     2.217    clock_dividor/clk_IBUF_BUFG
    SLICE_X55Y151        FDCE                                         r  clock_dividor/clk_div_reg[27]/C
                         clock pessimism             -0.239     1.978    
    SLICE_X55Y151        FDCE (Hold_fdce_C_D)         0.071     2.049    clock_dividor/clk_div_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 inputter/key_temp2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputter/key_x_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.100ns (46.686%)  route 0.114ns (53.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.441ns
    Source Clock Delay      (SCD):    1.960ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    inputter/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.714     1.960    inputter/clk_IBUF_BUFG
    SLICE_X105Y5         FDRE                                         r  inputter/key_temp2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y5         FDRE (Prop_fdre_C_Q)         0.100     2.060 r  inputter/key_temp2_reg[0]/Q
                         net (fo=2, routed)           0.114     2.174    inputter/key_temp2_reg_n_0_[0]
    SLICE_X107Y6         FDRE                                         r  inputter/key_x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    inputter/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.956     2.441    inputter/clk_IBUF_BUFG
    SLICE_X107Y6         FDRE                                         r  inputter/key_x_reg[0]/C
                         clock pessimism             -0.447     1.994    
    SLICE_X107Y6         FDRE (Hold_fdre_C_D)         0.040     2.034    inputter/key_x_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.034    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 inputter/key_row_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputter/key_row_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.128ns (47.097%)  route 0.144ns (52.903%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.441ns
    Source Clock Delay      (SCD):    1.960ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    inputter/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.714     1.960    inputter/clk_IBUF_BUFG
    SLICE_X105Y4         FDRE                                         r  inputter/key_row_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y4         FDRE (Prop_fdre_C_Q)         0.100     2.060 r  inputter/key_row_reg[4]/Q
                         net (fo=11, routed)          0.144     2.204    inputter/key_row_OBUF[4]
    SLICE_X107Y5         LUT6 (Prop_lut6_I2_O)        0.028     2.232 r  inputter/key_row[0]_i_1/O
                         net (fo=1, routed)           0.000     2.232    inputter/p_0_out[0]
    SLICE_X107Y5         FDRE                                         r  inputter/key_row_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    inputter/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.956     2.441    inputter/clk_IBUF_BUFG
    SLICE_X107Y5         FDRE                                         r  inputter/key_row_reg[0]/C
                         clock pessimism             -0.447     1.994    
    SLICE_X107Y5         FDRE (Hold_fdre_C_D)         0.060     2.054    inputter/key_row_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.054    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.408         10.000      8.591      BUFGCTRL_X0Y4  clock_dividor/clk_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I   n/a            1.408         10.000      8.591      BUFGCTRL_X0Y3  inputter/clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X65Y134  inputter/sw_temp_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X65Y134  inputter/sw_temp_reg[5]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X65Y134  inputter/sw_temp_reg[8]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X65Y134  inputter/sw_temp_reg[9]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X104Y5   inputter/key_temp1_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X105Y5   inputter/key_temp2_reg[4]/C
Min Period        n/a     FDCE/C   n/a            0.700         10.000      9.300      SLICE_X55Y145  clock_dividor/clk_div_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.700         10.000      9.300      SLICE_X55Y147  clock_dividor/clk_div_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X104Y5   inputter/key_temp1_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X105Y5   inputter/key_temp2_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X65Y134  inputter/sw_temp_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X65Y134  inputter/sw_temp_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X65Y134  inputter/sw_temp_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X65Y134  inputter/sw_temp_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X65Y134  inputter/sw_temp_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X65Y134  inputter/sw_temp_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X65Y134  inputter/sw_temp_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X65Y134  inputter/sw_temp_reg[9]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X55Y145  clock_dividor/clk_div_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X55Y147  clock_dividor/clk_div_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X55Y147  clock_dividor/clk_div_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X55Y148  clock_dividor/clk_div_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X55Y148  clock_dividor/clk_div_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X55Y148  clock_dividor/clk_div_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X55Y148  clock_dividor/clk_div_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X55Y149  clock_dividor/clk_div_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X65Y135  inputter/sw_temp_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X65Y135  inputter/sw_temp_reg[14]/C



