\hypertarget{structhal__uart__config__t}{}\section{Referencia de la Estructura hal\+\_\+uart\+\_\+config\+\_\+t}
\label{structhal__uart__config__t}\index{hal\+\_\+uart\+\_\+config\+\_\+t@{hal\+\_\+uart\+\_\+config\+\_\+t}}
\subsection*{Campos de datos}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{structhal__uart__config__t_aaf92fb651f524eaea069b6d1a558c9de}\label{structhal__uart__config__t_aaf92fb651f524eaea069b6d1a558c9de}} 
hal\+\_\+uart\+\_\+datalen\+\_\+en {\bfseries data\+\_\+length}
\item 
\mbox{\Hypertarget{structhal__uart__config__t_a9bd5b1bb21fd5e35829f5f7b315da16c}\label{structhal__uart__config__t_a9bd5b1bb21fd5e35829f5f7b315da16c}} 
hal\+\_\+uart\+\_\+parity\+\_\+en {\bfseries parity}
\item 
\mbox{\Hypertarget{structhal__uart__config__t_aa7cf41280cd25fd044890b68d16e3b82}\label{structhal__uart__config__t_aa7cf41280cd25fd044890b68d16e3b82}} 
hal\+\_\+uart\+\_\+stop\+\_\+en {\bfseries stop\+\_\+bits}
\item 
\mbox{\Hypertarget{structhal__uart__config__t_a5d1f4a22d0e12b71de9f5cc1e69a2331}\label{structhal__uart__config__t_a5d1f4a22d0e12b71de9f5cc1e69a2331}} 
hal\+\_\+uart\+\_\+oversampling\+\_\+en {\bfseries oversampling}
\item 
\mbox{\Hypertarget{structhal__uart__config__t_ae5d2d1fd4567721b32d4cf865ebef8cd}\label{structhal__uart__config__t_ae5d2d1fd4567721b32d4cf865ebef8cd}} 
hal\+\_\+syscon\+\_\+peripheral\+\_\+clock\+\_\+sel\+\_\+en {\bfseries clock\+\_\+selection}
\item 
\mbox{\Hypertarget{structhal__uart__config__t_a3f9e84e994a84dbb22b493173e821412}\label{structhal__uart__config__t_a3f9e84e994a84dbb22b493173e821412}} 
uint32\+\_\+t {\bfseries baudrate}
\item 
\mbox{\Hypertarget{structhal__uart__config__t_ac4dc21cc540ea941924dcbcbcbdf2af9}\label{structhal__uart__config__t_ac4dc21cc540ea941924dcbcbcbdf2af9}} 
hal\+\_\+gpio\+\_\+portpin\+\_\+en {\bfseries tx\+\_\+portpin}
\item 
\mbox{\Hypertarget{structhal__uart__config__t_a631f18a2373a6460ce2cdebcededf8f8}\label{structhal__uart__config__t_a631f18a2373a6460ce2cdebcededf8f8}} 
hal\+\_\+gpio\+\_\+portpin\+\_\+en {\bfseries rx\+\_\+portpin}
\item 
\mbox{\Hypertarget{structhal__uart__config__t_a0099c0472a9d392786a8866b3352f5ab}\label{structhal__uart__config__t_a0099c0472a9d392786a8866b3352f5ab}} 
void($\ast$ {\bfseries rx\+\_\+ready\+\_\+callback} )(void)
\item 
\mbox{\Hypertarget{structhal__uart__config__t_ab750bde9677d9af0e3036393b3622889}\label{structhal__uart__config__t_ab750bde9677d9af0e3036393b3622889}} 
void($\ast$ {\bfseries tx\+\_\+ready\+\_\+callback} )(void)
\end{DoxyCompactItemize}


La documentaci√≥n para esta estructura fue generada a partir del siguiente fichero\+:\begin{DoxyCompactItemize}
\item 
includes/hal/\hyperlink{HAL__UART_8h}{H\+A\+L\+\_\+\+U\+A\+R\+T.\+h}\end{DoxyCompactItemize}
