-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

-- DATE "01/18/2022 11:04:49"

-- 
-- Device: Altera EP4CGX50DF27C6 Package FBGA672
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIV.CYCLONEIV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	my_cpu IS
    PORT (
	clock : IN std_logic;
	reset : IN std_logic;
	port_in_00 : IN std_logic_vector(7 DOWNTO 0);
	port_in_01 : IN std_logic_vector(7 DOWNTO 0);
	port_in_02 : IN std_logic_vector(7 DOWNTO 0);
	port_in_03 : IN std_logic_vector(7 DOWNTO 0);
	port_in_04 : IN std_logic_vector(7 DOWNTO 0);
	port_in_05 : IN std_logic_vector(7 DOWNTO 0);
	port_in_06 : IN std_logic_vector(7 DOWNTO 0);
	port_in_07 : IN std_logic_vector(7 DOWNTO 0);
	port_in_08 : IN std_logic_vector(7 DOWNTO 0);
	port_in_09 : IN std_logic_vector(7 DOWNTO 0);
	port_in_10 : IN std_logic_vector(7 DOWNTO 0);
	port_in_11 : IN std_logic_vector(7 DOWNTO 0);
	port_in_12 : IN std_logic_vector(7 DOWNTO 0);
	port_in_13 : IN std_logic_vector(7 DOWNTO 0);
	port_in_14 : IN std_logic_vector(7 DOWNTO 0);
	port_in_15 : IN std_logic_vector(7 DOWNTO 0);
	port_out_00 : OUT std_logic_vector(7 DOWNTO 0);
	port_out_01 : OUT std_logic_vector(7 DOWNTO 0);
	port_out_02 : OUT std_logic_vector(7 DOWNTO 0);
	port_out_03 : OUT std_logic_vector(7 DOWNTO 0);
	port_out_04 : OUT std_logic_vector(7 DOWNTO 0);
	port_out_05 : OUT std_logic_vector(7 DOWNTO 0);
	port_out_06 : OUT std_logic_vector(7 DOWNTO 0);
	port_out_07 : OUT std_logic_vector(7 DOWNTO 0);
	port_out_08 : OUT std_logic_vector(7 DOWNTO 0);
	port_out_09 : OUT std_logic_vector(7 DOWNTO 0);
	port_out_10 : OUT std_logic_vector(7 DOWNTO 0);
	port_out_11 : OUT std_logic_vector(7 DOWNTO 0);
	port_out_12 : OUT std_logic_vector(7 DOWNTO 0);
	port_out_13 : OUT std_logic_vector(7 DOWNTO 0);
	port_out_14 : OUT std_logic_vector(7 DOWNTO 0);
	port_out_15 : OUT std_logic_vector(7 DOWNTO 0)
	);
END my_cpu;

-- Design Ports Information
-- port_out_00[0]	=>  Location: PIN_L23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_00[1]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_00[2]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_00[3]	=>  Location: PIN_J26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_00[4]	=>  Location: PIN_L24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_00[5]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_00[6]	=>  Location: PIN_L21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_00[7]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_01[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_01[1]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_01[2]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_01[3]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_01[4]	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_01[5]	=>  Location: PIN_N22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_01[6]	=>  Location: PIN_M19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_01[7]	=>  Location: PIN_N23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_02[0]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_02[1]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_02[2]	=>  Location: PIN_M26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_02[3]	=>  Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_02[4]	=>  Location: PIN_N24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_02[5]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_02[6]	=>  Location: PIN_L19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_02[7]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_03[0]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_03[1]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_03[2]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_03[3]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_03[4]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_03[5]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_03[6]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_03[7]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_04[0]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_04[1]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_04[2]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_04[3]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_04[4]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_04[5]	=>  Location: PIN_B2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_04[6]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_04[7]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_05[0]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_05[1]	=>  Location: PIN_K20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_05[2]	=>  Location: PIN_K23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_05[3]	=>  Location: PIN_G26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_05[4]	=>  Location: PIN_E20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_05[5]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_05[6]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_05[7]	=>  Location: PIN_H25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_06[0]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_06[1]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_06[2]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_06[3]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_06[4]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_06[5]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_06[6]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_06[7]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_07[0]	=>  Location: PIN_K26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_07[1]	=>  Location: PIN_H26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_07[2]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_07[3]	=>  Location: PIN_J25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_07[4]	=>  Location: PIN_F26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_07[5]	=>  Location: PIN_K24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_07[6]	=>  Location: PIN_J23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_07[7]	=>  Location: PIN_J24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_08[0]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_08[1]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_08[2]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_08[3]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_08[4]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_08[5]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_08[6]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_08[7]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_09[0]	=>  Location: PIN_G24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_09[1]	=>  Location: PIN_F23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_09[2]	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_09[3]	=>  Location: PIN_E23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_09[4]	=>  Location: PIN_G25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_09[5]	=>  Location: PIN_D26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_09[6]	=>  Location: PIN_H23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_09[7]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_10[0]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_10[1]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_10[2]	=>  Location: PIN_A25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_10[3]	=>  Location: PIN_C25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_10[4]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_10[5]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_10[6]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_10[7]	=>  Location: PIN_A24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_11[0]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_11[1]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_11[2]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_11[3]	=>  Location: PIN_D3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_11[4]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_11[5]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_11[6]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_11[7]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_12[0]	=>  Location: PIN_C26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_12[1]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_12[2]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_12[3]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_12[4]	=>  Location: PIN_B26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_12[5]	=>  Location: PIN_B25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_12[6]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_12[7]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_13[0]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_13[1]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_13[2]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_13[3]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_13[4]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_13[5]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_13[6]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_13[7]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_14[0]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_14[1]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_14[2]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_14[3]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_14[4]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_14[5]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_14[6]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_14[7]	=>  Location: PIN_A2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_15[0]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_15[1]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_15[2]	=>  Location: PIN_H24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_15[3]	=>  Location: PIN_B23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_15[4]	=>  Location: PIN_D23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_15[5]	=>  Location: PIN_D25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_15[6]	=>  Location: PIN_F24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_15[7]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clock	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reset	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_05[0]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_09[0]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_01[0]	=>  Location: PIN_P24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_13[0]	=>  Location: PIN_P23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_10[0]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_06[0]	=>  Location: PIN_AE6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_02[0]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_14[0]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_04[0]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_08[0]	=>  Location: PIN_AD9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_00[0]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_12[0]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_11[0]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_07[0]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_03[0]	=>  Location: PIN_AE5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_15[0]	=>  Location: PIN_AF12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_10[2]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_09[2]	=>  Location: PIN_V24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_08[2]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_11[2]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_05[2]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_06[2]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_04[2]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_07[2]	=>  Location: PIN_AD23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_01[2]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_02[2]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_00[2]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_03[2]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_14[2]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_13[2]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_12[2]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_15[2]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_06[1]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_10[1]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_02[1]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_14[1]	=>  Location: PIN_U26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_09[1]	=>  Location: PIN_U25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_05[1]	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_01[1]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_13[1]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_08[1]	=>  Location: PIN_R23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_04[1]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_00[1]	=>  Location: PIN_R19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_12[1]	=>  Location: PIN_V26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_07[1]	=>  Location: PIN_R20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_11[1]	=>  Location: PIN_T23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_03[1]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_15[1]	=>  Location: PIN_T24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_06[7]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_05[7]	=>  Location: PIN_U19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_04[7]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_07[7]	=>  Location: PIN_AC21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_09[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_10[7]	=>  Location: PIN_AF22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_08[7]	=>  Location: PIN_AD20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_11[7]	=>  Location: PIN_AE25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_02[7]	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_01[7]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_00[7]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_03[7]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_13[7]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_14[7]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_12[7]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_15[7]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_05[3]	=>  Location: PIN_AC13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_09[3]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_01[3]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_13[3]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_10[3]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_06[3]	=>  Location: PIN_AC10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_02[3]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_14[3]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_04[3]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_08[3]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_00[3]	=>  Location: PIN_AD16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_12[3]	=>  Location: PIN_AD6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_11[3]	=>  Location: PIN_AE10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_07[3]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_03[3]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_15[3]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_10[6]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_09[6]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_08[6]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_11[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_05[6]	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_06[6]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_04[6]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_07[6]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_01[6]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_02[6]	=>  Location: PIN_AD13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_00[6]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_03[6]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_14[6]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_13[6]	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_12[6]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_15[6]	=>  Location: PIN_AC19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_06[5]	=>  Location: PIN_P20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_10[5]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_02[5]	=>  Location: PIN_P19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_14[5]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_09[5]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_05[5]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_01[5]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_13[5]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_08[5]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_04[5]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_00[5]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_12[5]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_07[5]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_11[5]	=>  Location: PIN_AC16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_03[5]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_15[5]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_06[4]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_05[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_04[4]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_07[4]	=>  Location: PIN_W23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_09[4]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_10[4]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_08[4]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_11[4]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_02[4]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_01[4]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_00[4]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_03[4]	=>  Location: PIN_AD22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_13[4]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_14[4]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_12[4]	=>  Location: PIN_AC20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_15[4]	=>  Location: PIN_AC23,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF my_cpu IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clock : std_logic;
SIGNAL ww_reset : std_logic;
SIGNAL ww_port_in_00 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_in_01 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_in_02 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_in_03 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_in_04 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_in_05 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_in_06 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_in_07 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_in_08 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_in_09 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_in_10 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_in_11 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_in_12 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_in_13 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_in_14 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_in_15 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_out_00 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_out_01 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_out_02 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_out_03 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_out_04 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_out_05 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_out_06 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_out_07 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_out_08 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_out_09 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_out_10 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_out_11 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_out_12 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_out_13 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_out_14 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_out_15 : std_logic_vector(7 DOWNTO 0);
SIGNAL \memory_unit|rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \memory_unit|rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \cpu_u|control_unit_module|Selector1~2clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clock~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \reset~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \memory_unit|rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add2~6_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add1~0_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|PC[0]~9\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add3~4_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add2~15_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add1~2_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add1~4_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add2~32\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add2~33_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add1~6_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add1~8_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|PC[1]~12_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|PC[1]~13\ : std_logic;
SIGNAL \cpu_u|data_path_u|PC[2]~14_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|PC[2]~15\ : std_logic;
SIGNAL \cpu_u|data_path_u|PC[3]~16_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|PC[3]~17\ : std_logic;
SIGNAL \cpu_u|data_path_u|PC[4]~18_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|PC[4]~19\ : std_logic;
SIGNAL \cpu_u|data_path_u|PC[5]~20_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|PC[5]~21\ : std_logic;
SIGNAL \cpu_u|data_path_u|PC[6]~22_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|PC[6]~23\ : std_logic;
SIGNAL \cpu_u|data_path_u|PC[7]~24_combout\ : std_logic;
SIGNAL \cpu_u|control_unit_module|Selector16~2_combout\ : std_logic;
SIGNAL \cpu_u|control_unit_module|Selector17~0_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS1[4]~8_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS1[7]~14_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~464_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~224_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~208_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~800_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~480_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~801_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~344_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~104_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~88_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~802_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~360_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~803_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~336_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~96_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~80_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~804_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~352_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~805_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~806_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~472_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~232_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~216_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~807_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~488_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~808_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~809_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~432_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~184_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~176_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~810_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~440_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~811_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~304_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~56_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~48_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~814_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~312_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~815_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~160_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~416_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~280_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~40_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~24_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~822_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~296_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~823_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~272_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~32_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~16_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~824_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~288_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~825_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~826_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~496_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~248_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~240_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~831_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~504_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~832_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~384_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~120_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~112_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~835_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~264_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~696_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~704_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~688_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~842_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~712_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~843_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~760_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~608_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~600_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~592_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~852_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~616_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~853_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~544_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~632_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~640_q\ : std_logic;
SIGNAL \cpu_u|control_unit_module|current_state.S_BRANCH_4~q\ : std_logic;
SIGNAL \cpu_u|control_unit_module|current_state.S_LOAD_AND_STORE_4~q\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[7]~11_combout\ : std_logic;
SIGNAL \cpu_u|control_unit_module|Equal10~0_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[2]~25_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[2]~26_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~314_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~442_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~194_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~178_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~306_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~50_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~867_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~434_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~868_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~330_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~458_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~226_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~346_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~106_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~338_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~250_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~386_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~138_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~370_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~122_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~266_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~706_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~690_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~905_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~674_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~666_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~762_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~602_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~618_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~570_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~578_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~546_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~634_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~642_q\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add2~17_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[1]~32_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[1]~33_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~353_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~217_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~209_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~337_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~361_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~433_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~185_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~177_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~936_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~441_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~937_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~305_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~57_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~49_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~940_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~313_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~941_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~161_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~25_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~17_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~409_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~169_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~153_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~953_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~425_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~954_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~257_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~241_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~957_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~377_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~137_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~505_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~705_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~689_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~968_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~729_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~673_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~761_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~769_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~609_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~601_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~593_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~978_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~617_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~979_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~569_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~577_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~561_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~980_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~585_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~981_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~545_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~537_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~529_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~982_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~553_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~983_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~984_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~633_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~641_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~625_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~985_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~649_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~986_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~987_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[7]~46_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[7]~47_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[7]~48_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[7]~49_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[7]~50_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[7]~51_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[7]~52_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[7]~53_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[7]~54_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[7]~55_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~439_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~191_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~183_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~989_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~447_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~990_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~327_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~79_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~71_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~991_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~335_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~992_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~311_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~63_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~55_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~993_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~319_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~994_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~995_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~455_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~207_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~199_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~996_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~463_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~997_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~998_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~487_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~351_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~111_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~95_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1001_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~367_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1002_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~343_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~103_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~87_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1003_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~359_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1004_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1005_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~423_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~287_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~47_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~31_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1011_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~303_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1012_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~279_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~39_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~415_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~175_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~159_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1016_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~431_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1017_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~511_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~391_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~143_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~127_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~119_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1024_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~519_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~271_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~263_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1027_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~527_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1028_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~703_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~711_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~695_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1031_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~719_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1032_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~735_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~671_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~767_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~615_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~607_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~599_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1041_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~623_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1042_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~551_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~639_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~647_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~355_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~107_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~99_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1053_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~363_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1054_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~339_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~331_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~307_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~203_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~419_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~283_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~275_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~171_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~299_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~43_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1078_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~427_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1079_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~379_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~123_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1082_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~259_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~243_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~267_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~395_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~699_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~707_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~691_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1093_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~715_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1094_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~739_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~731_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~723_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1095_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~747_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1096_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~675_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~667_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~659_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1097_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~683_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1098_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1099_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~763_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~771_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~755_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1100_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~779_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1101_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1102_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~611_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~603_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~595_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1103_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~619_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1104_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~571_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~547_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~539_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~531_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1107_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~555_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1108_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~635_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~643_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~78_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~318_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~110_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~358_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~486_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~230_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1131_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~422_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~158_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~286_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~30_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1136_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~414_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1137_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~150_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~278_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~22_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1138_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~406_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1139_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1140_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~174_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~302_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~510_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~262_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~390_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~246_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~374_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~270_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~398_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~142_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1152_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~526_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1153_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~702_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~710_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~694_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1156_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~718_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1157_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~766_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~606_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~622_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~574_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~582_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~550_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~542_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~638_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~646_q\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[5]~90_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[5]~91_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[5]~92_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[5]~93_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[5]~94_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[5]~95_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[5]~96_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[5]~97_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[5]~98_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[5]~99_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~469_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~213_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1176_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~349_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~237_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~477_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~221_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1183_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~493_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1184_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~197_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~325_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~69_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1186_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~453_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1187_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~189_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~317_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~61_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1188_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~445_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1189_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~181_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~309_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~53_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1190_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~437_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1191_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1192_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~205_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~333_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~77_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1193_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~461_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1194_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1195_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~157_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~405_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~149_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1196_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~413_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1197_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~45_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~293_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~37_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1198_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~301_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1199_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~29_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~277_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~21_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1200_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~285_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1201_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1202_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~173_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~421_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~165_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1203_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~429_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1204_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1205_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1206_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~501_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~517_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~261_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1214_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~709_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~717_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~733_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~677_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~765_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~613_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~605_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~597_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1228_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~621_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1229_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~573_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~581_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~541_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~533_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1232_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~637_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~645_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~308_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~204_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~356_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~100_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1248_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~348_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~364_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~404_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~164_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~148_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1258_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~420_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1259_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~20_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~172_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~516_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~380_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~508_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~268_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~252_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1276_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~524_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1277_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~700_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~708_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~692_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1280_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~716_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1281_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~740_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~732_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~724_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1282_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~748_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1283_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~676_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~668_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~660_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1284_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~684_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1285_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1286_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~764_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~772_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~756_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1287_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~780_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1288_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1289_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~612_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~604_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~596_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1290_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~620_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1291_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~572_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~580_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~564_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1292_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~588_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1293_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~548_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~540_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~532_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1294_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~556_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1295_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1296_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~636_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~644_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~628_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1297_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~652_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1298_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1299_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add2~50_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add2~51_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1384_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1397_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1402_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1404_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1413_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1414_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add2~53_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add2~54_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add2~57_combout\ : std_logic;
SIGNAL \cpu_u|control_unit_module|ALU_Sel[0]~22_combout\ : std_logic;
SIGNAL \cpu_u|control_unit_module|current_state.S_DECODE_3~q\ : std_logic;
SIGNAL \cpu_u|control_unit_module|Selector13~0_combout\ : std_logic;
SIGNAL \cpu_u|control_unit_module|Selector13~1_combout\ : std_logic;
SIGNAL \cpu_u|control_unit_module|Selector1~1_combout\ : std_logic;
SIGNAL \cpu_u|control_unit_module|Selector8~0_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1424_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add2~59_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1425_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1426_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1427_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1428_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1429_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1430_combout\ : std_logic;
SIGNAL \cpu_u|control_unit_module|next_state.S_BRANCH_4_663~combout\ : std_logic;
SIGNAL \cpu_u|control_unit_module|next_state.S_LOAD_AND_STORE_4_798~combout\ : std_logic;
SIGNAL \cpu_u|control_unit_module|next_state.S_DECODE_3_825~combout\ : std_logic;
SIGNAL \port_in_05[0]~input_o\ : std_logic;
SIGNAL \port_in_09[0]~input_o\ : std_logic;
SIGNAL \port_in_02[0]~input_o\ : std_logic;
SIGNAL \port_in_14[0]~input_o\ : std_logic;
SIGNAL \port_in_08[0]~input_o\ : std_logic;
SIGNAL \port_in_12[0]~input_o\ : std_logic;
SIGNAL \port_in_11[0]~input_o\ : std_logic;
SIGNAL \port_in_03[0]~input_o\ : std_logic;
SIGNAL \port_in_10[2]~input_o\ : std_logic;
SIGNAL \port_in_09[2]~input_o\ : std_logic;
SIGNAL \port_in_06[2]~input_o\ : std_logic;
SIGNAL \port_in_07[2]~input_o\ : std_logic;
SIGNAL \port_in_01[2]~input_o\ : std_logic;
SIGNAL \port_in_00[2]~input_o\ : std_logic;
SIGNAL \port_in_14[2]~input_o\ : std_logic;
SIGNAL \port_in_13[2]~input_o\ : std_logic;
SIGNAL \port_in_12[2]~input_o\ : std_logic;
SIGNAL \port_in_15[2]~input_o\ : std_logic;
SIGNAL \port_in_06[1]~input_o\ : std_logic;
SIGNAL \port_in_10[1]~input_o\ : std_logic;
SIGNAL \port_in_02[1]~input_o\ : std_logic;
SIGNAL \port_in_14[1]~input_o\ : std_logic;
SIGNAL \port_in_09[1]~input_o\ : std_logic;
SIGNAL \port_in_01[1]~input_o\ : std_logic;
SIGNAL \port_in_00[1]~input_o\ : std_logic;
SIGNAL \port_in_12[1]~input_o\ : std_logic;
SIGNAL \port_in_03[1]~input_o\ : std_logic;
SIGNAL \port_in_15[1]~input_o\ : std_logic;
SIGNAL \port_in_06[7]~input_o\ : std_logic;
SIGNAL \port_in_05[7]~input_o\ : std_logic;
SIGNAL \port_in_04[7]~input_o\ : std_logic;
SIGNAL \port_in_07[7]~input_o\ : std_logic;
SIGNAL \port_in_09[7]~input_o\ : std_logic;
SIGNAL \port_in_10[7]~input_o\ : std_logic;
SIGNAL \port_in_08[7]~input_o\ : std_logic;
SIGNAL \port_in_11[7]~input_o\ : std_logic;
SIGNAL \port_in_02[7]~input_o\ : std_logic;
SIGNAL \port_in_01[7]~input_o\ : std_logic;
SIGNAL \port_in_00[7]~input_o\ : std_logic;
SIGNAL \port_in_03[7]~input_o\ : std_logic;
SIGNAL \port_in_13[7]~input_o\ : std_logic;
SIGNAL \port_in_14[7]~input_o\ : std_logic;
SIGNAL \port_in_12[7]~input_o\ : std_logic;
SIGNAL \port_in_15[7]~input_o\ : std_logic;
SIGNAL \port_in_05[3]~input_o\ : std_logic;
SIGNAL \port_in_01[3]~input_o\ : std_logic;
SIGNAL \port_in_02[3]~input_o\ : std_logic;
SIGNAL \port_in_14[3]~input_o\ : std_logic;
SIGNAL \port_in_04[3]~input_o\ : std_logic;
SIGNAL \port_in_00[3]~input_o\ : std_logic;
SIGNAL \port_in_11[3]~input_o\ : std_logic;
SIGNAL \port_in_03[3]~input_o\ : std_logic;
SIGNAL \port_in_10[6]~input_o\ : std_logic;
SIGNAL \port_in_08[6]~input_o\ : std_logic;
SIGNAL \port_in_06[6]~input_o\ : std_logic;
SIGNAL \port_in_07[6]~input_o\ : std_logic;
SIGNAL \port_in_01[6]~input_o\ : std_logic;
SIGNAL \port_in_00[6]~input_o\ : std_logic;
SIGNAL \port_in_13[6]~input_o\ : std_logic;
SIGNAL \port_in_15[6]~input_o\ : std_logic;
SIGNAL \port_in_06[5]~input_o\ : std_logic;
SIGNAL \port_in_10[5]~input_o\ : std_logic;
SIGNAL \port_in_02[5]~input_o\ : std_logic;
SIGNAL \port_in_14[5]~input_o\ : std_logic;
SIGNAL \port_in_09[5]~input_o\ : std_logic;
SIGNAL \port_in_05[5]~input_o\ : std_logic;
SIGNAL \port_in_01[5]~input_o\ : std_logic;
SIGNAL \port_in_13[5]~input_o\ : std_logic;
SIGNAL \port_in_08[5]~input_o\ : std_logic;
SIGNAL \port_in_04[5]~input_o\ : std_logic;
SIGNAL \port_in_00[5]~input_o\ : std_logic;
SIGNAL \port_in_12[5]~input_o\ : std_logic;
SIGNAL \port_in_07[5]~input_o\ : std_logic;
SIGNAL \port_in_11[5]~input_o\ : std_logic;
SIGNAL \port_in_03[5]~input_o\ : std_logic;
SIGNAL \port_in_15[5]~input_o\ : std_logic;
SIGNAL \port_in_05[4]~input_o\ : std_logic;
SIGNAL \port_in_07[4]~input_o\ : std_logic;
SIGNAL \port_in_08[4]~input_o\ : std_logic;
SIGNAL \port_in_11[4]~input_o\ : std_logic;
SIGNAL \port_in_02[4]~input_o\ : std_logic;
SIGNAL \port_in_00[4]~input_o\ : std_logic;
SIGNAL \port_in_13[4]~input_o\ : std_logic;
SIGNAL \port_in_14[4]~input_o\ : std_logic;
SIGNAL \cpu_u|data_path_u|PC[5]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~544feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~104feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~280feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~704feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~712feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~632feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~640feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~416feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~760feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~608feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~224feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~480feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~232feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~336feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~488feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~264feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~304feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~440feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~56feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~248feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~504feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~384feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~185feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~305feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~161feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~729feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~537feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~705feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~409feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~361feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~169feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~257feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~137feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~769feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~761feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~377feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~217feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~505feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~601feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~569feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~337feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~306feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~314feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~458feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~346feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~194feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~330feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~338feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~442feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~226feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~370feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~106feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~122feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~250feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~138feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~386feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~266feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~642feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~602feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~546feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~706feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~666feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~578feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~331feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~107feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~667feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~675feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~547feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~379feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~339feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~307feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~243feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~355feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~419feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~763feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~779feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~259feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~267feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~755feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~635feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~643feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~731feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~539feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~603feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~571feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~595feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~707feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~715feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~395feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~283feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~299feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~203feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~740feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~732feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~540feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~772feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~380feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~604feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~572feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~308feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~676feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~548feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~356feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~508feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~268feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~716feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~668feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~580feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~644feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~364feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~420feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~764feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~708feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~164feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~172feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~348feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~204feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~541feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~733feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~709feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~717feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~405feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~677feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~421feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~765feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~613feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~605feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~573feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~581feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~637feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~645feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~173feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~293feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~469feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~213feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~349feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~517feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~413feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~45feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~493feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~477feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~501feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~181feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~453feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~325feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~333feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~189feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~309feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~317feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~205feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~110feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~158feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~582feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~622feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~542feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~574feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~710feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~718feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~694feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~638feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~646feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~174feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~486feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~510feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~422feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~766feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~550feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~318feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~398feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~278feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~78feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~270feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~286feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~302feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~351feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~415feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~551feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~639feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~647feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~111feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~735feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~719feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~711feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~671feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~607feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~447feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~63feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~287feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~303feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~175feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~511feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~271feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~487feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~143feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~391feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~423feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~767feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~127feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~327feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~39feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~47feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~615feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~103feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~343feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~311feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~191feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~207feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~279feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~79feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~463feeder_combout\ : std_logic;
SIGNAL \port_out_00[0]~output_o\ : std_logic;
SIGNAL \port_out_00[1]~output_o\ : std_logic;
SIGNAL \port_out_00[2]~output_o\ : std_logic;
SIGNAL \port_out_00[3]~output_o\ : std_logic;
SIGNAL \port_out_00[4]~output_o\ : std_logic;
SIGNAL \port_out_00[5]~output_o\ : std_logic;
SIGNAL \port_out_00[6]~output_o\ : std_logic;
SIGNAL \port_out_00[7]~output_o\ : std_logic;
SIGNAL \port_out_01[0]~output_o\ : std_logic;
SIGNAL \port_out_01[1]~output_o\ : std_logic;
SIGNAL \port_out_01[2]~output_o\ : std_logic;
SIGNAL \port_out_01[3]~output_o\ : std_logic;
SIGNAL \port_out_01[4]~output_o\ : std_logic;
SIGNAL \port_out_01[5]~output_o\ : std_logic;
SIGNAL \port_out_01[6]~output_o\ : std_logic;
SIGNAL \port_out_01[7]~output_o\ : std_logic;
SIGNAL \port_out_02[0]~output_o\ : std_logic;
SIGNAL \port_out_02[1]~output_o\ : std_logic;
SIGNAL \port_out_02[2]~output_o\ : std_logic;
SIGNAL \port_out_02[3]~output_o\ : std_logic;
SIGNAL \port_out_02[4]~output_o\ : std_logic;
SIGNAL \port_out_02[5]~output_o\ : std_logic;
SIGNAL \port_out_02[6]~output_o\ : std_logic;
SIGNAL \port_out_02[7]~output_o\ : std_logic;
SIGNAL \port_out_03[0]~output_o\ : std_logic;
SIGNAL \port_out_03[1]~output_o\ : std_logic;
SIGNAL \port_out_03[2]~output_o\ : std_logic;
SIGNAL \port_out_03[3]~output_o\ : std_logic;
SIGNAL \port_out_03[4]~output_o\ : std_logic;
SIGNAL \port_out_03[5]~output_o\ : std_logic;
SIGNAL \port_out_03[6]~output_o\ : std_logic;
SIGNAL \port_out_03[7]~output_o\ : std_logic;
SIGNAL \port_out_04[0]~output_o\ : std_logic;
SIGNAL \port_out_04[1]~output_o\ : std_logic;
SIGNAL \port_out_04[2]~output_o\ : std_logic;
SIGNAL \port_out_04[3]~output_o\ : std_logic;
SIGNAL \port_out_04[4]~output_o\ : std_logic;
SIGNAL \port_out_04[5]~output_o\ : std_logic;
SIGNAL \port_out_04[6]~output_o\ : std_logic;
SIGNAL \port_out_04[7]~output_o\ : std_logic;
SIGNAL \port_out_05[0]~output_o\ : std_logic;
SIGNAL \port_out_05[1]~output_o\ : std_logic;
SIGNAL \port_out_05[2]~output_o\ : std_logic;
SIGNAL \port_out_05[3]~output_o\ : std_logic;
SIGNAL \port_out_05[4]~output_o\ : std_logic;
SIGNAL \port_out_05[5]~output_o\ : std_logic;
SIGNAL \port_out_05[6]~output_o\ : std_logic;
SIGNAL \port_out_05[7]~output_o\ : std_logic;
SIGNAL \port_out_06[0]~output_o\ : std_logic;
SIGNAL \port_out_06[1]~output_o\ : std_logic;
SIGNAL \port_out_06[2]~output_o\ : std_logic;
SIGNAL \port_out_06[3]~output_o\ : std_logic;
SIGNAL \port_out_06[4]~output_o\ : std_logic;
SIGNAL \port_out_06[5]~output_o\ : std_logic;
SIGNAL \port_out_06[6]~output_o\ : std_logic;
SIGNAL \port_out_06[7]~output_o\ : std_logic;
SIGNAL \port_out_07[0]~output_o\ : std_logic;
SIGNAL \port_out_07[1]~output_o\ : std_logic;
SIGNAL \port_out_07[2]~output_o\ : std_logic;
SIGNAL \port_out_07[3]~output_o\ : std_logic;
SIGNAL \port_out_07[4]~output_o\ : std_logic;
SIGNAL \port_out_07[5]~output_o\ : std_logic;
SIGNAL \port_out_07[6]~output_o\ : std_logic;
SIGNAL \port_out_07[7]~output_o\ : std_logic;
SIGNAL \port_out_08[0]~output_o\ : std_logic;
SIGNAL \port_out_08[1]~output_o\ : std_logic;
SIGNAL \port_out_08[2]~output_o\ : std_logic;
SIGNAL \port_out_08[3]~output_o\ : std_logic;
SIGNAL \port_out_08[4]~output_o\ : std_logic;
SIGNAL \port_out_08[5]~output_o\ : std_logic;
SIGNAL \port_out_08[6]~output_o\ : std_logic;
SIGNAL \port_out_08[7]~output_o\ : std_logic;
SIGNAL \port_out_09[0]~output_o\ : std_logic;
SIGNAL \port_out_09[1]~output_o\ : std_logic;
SIGNAL \port_out_09[2]~output_o\ : std_logic;
SIGNAL \port_out_09[3]~output_o\ : std_logic;
SIGNAL \port_out_09[4]~output_o\ : std_logic;
SIGNAL \port_out_09[5]~output_o\ : std_logic;
SIGNAL \port_out_09[6]~output_o\ : std_logic;
SIGNAL \port_out_09[7]~output_o\ : std_logic;
SIGNAL \port_out_10[0]~output_o\ : std_logic;
SIGNAL \port_out_10[1]~output_o\ : std_logic;
SIGNAL \port_out_10[2]~output_o\ : std_logic;
SIGNAL \port_out_10[3]~output_o\ : std_logic;
SIGNAL \port_out_10[4]~output_o\ : std_logic;
SIGNAL \port_out_10[5]~output_o\ : std_logic;
SIGNAL \port_out_10[6]~output_o\ : std_logic;
SIGNAL \port_out_10[7]~output_o\ : std_logic;
SIGNAL \port_out_11[0]~output_o\ : std_logic;
SIGNAL \port_out_11[1]~output_o\ : std_logic;
SIGNAL \port_out_11[2]~output_o\ : std_logic;
SIGNAL \port_out_11[3]~output_o\ : std_logic;
SIGNAL \port_out_11[4]~output_o\ : std_logic;
SIGNAL \port_out_11[5]~output_o\ : std_logic;
SIGNAL \port_out_11[6]~output_o\ : std_logic;
SIGNAL \port_out_11[7]~output_o\ : std_logic;
SIGNAL \port_out_12[0]~output_o\ : std_logic;
SIGNAL \port_out_12[1]~output_o\ : std_logic;
SIGNAL \port_out_12[2]~output_o\ : std_logic;
SIGNAL \port_out_12[3]~output_o\ : std_logic;
SIGNAL \port_out_12[4]~output_o\ : std_logic;
SIGNAL \port_out_12[5]~output_o\ : std_logic;
SIGNAL \port_out_12[6]~output_o\ : std_logic;
SIGNAL \port_out_12[7]~output_o\ : std_logic;
SIGNAL \port_out_13[0]~output_o\ : std_logic;
SIGNAL \port_out_13[1]~output_o\ : std_logic;
SIGNAL \port_out_13[2]~output_o\ : std_logic;
SIGNAL \port_out_13[3]~output_o\ : std_logic;
SIGNAL \port_out_13[4]~output_o\ : std_logic;
SIGNAL \port_out_13[5]~output_o\ : std_logic;
SIGNAL \port_out_13[6]~output_o\ : std_logic;
SIGNAL \port_out_13[7]~output_o\ : std_logic;
SIGNAL \port_out_14[0]~output_o\ : std_logic;
SIGNAL \port_out_14[1]~output_o\ : std_logic;
SIGNAL \port_out_14[2]~output_o\ : std_logic;
SIGNAL \port_out_14[3]~output_o\ : std_logic;
SIGNAL \port_out_14[4]~output_o\ : std_logic;
SIGNAL \port_out_14[5]~output_o\ : std_logic;
SIGNAL \port_out_14[6]~output_o\ : std_logic;
SIGNAL \port_out_14[7]~output_o\ : std_logic;
SIGNAL \port_out_15[0]~output_o\ : std_logic;
SIGNAL \port_out_15[1]~output_o\ : std_logic;
SIGNAL \port_out_15[2]~output_o\ : std_logic;
SIGNAL \port_out_15[3]~output_o\ : std_logic;
SIGNAL \port_out_15[4]~output_o\ : std_logic;
SIGNAL \port_out_15[5]~output_o\ : std_logic;
SIGNAL \port_out_15[6]~output_o\ : std_logic;
SIGNAL \port_out_15[7]~output_o\ : std_logic;
SIGNAL \clock~input_o\ : std_logic;
SIGNAL \clock~inputclkctrl_outclk\ : std_logic;
SIGNAL \cpu_u|data_path_u|PC[0]~8_combout\ : std_logic;
SIGNAL \reset~input_o\ : std_logic;
SIGNAL \reset~inputclkctrl_outclk\ : std_logic;
SIGNAL \cpu_u|control_unit_module|BRANCH_OP~0_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add1~1\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add1~3\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add1~5\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add1~7\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add1~9\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add1~11\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add1~13\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add1~14_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|IR_Reg[5]~feeder_combout\ : std_logic;
SIGNAL \cpu_u|control_unit_module|Equal0~0_combout\ : std_logic;
SIGNAL \cpu_u|control_unit_module|Selector17~1_combout\ : std_logic;
SIGNAL \cpu_u|control_unit_module|ALU_Sel[2]~19_combout\ : std_logic;
SIGNAL \cpu_u|control_unit_module|ALU_Sel[2]~20_combout\ : std_logic;
SIGNAL \cpu_u|control_unit_module|LessThan4~0_combout\ : std_logic;
SIGNAL \cpu_u|control_unit_module|Equal12~0_combout\ : std_logic;
SIGNAL \cpu_u|control_unit_module|Selector17~2_combout\ : std_logic;
SIGNAL \cpu_u|control_unit_module|Selector16~3_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS1[2]~4_combout\ : std_logic;
SIGNAL \cpu_u|control_unit_module|Selector16~5_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS1[2]~5_combout\ : std_logic;
SIGNAL \cpu_u|control_unit_module|Equal4~1_combout\ : std_logic;
SIGNAL \cpu_u|control_unit_module|Selector1~0_combout\ : std_logic;
SIGNAL \cpu_u|control_unit_module|Selector20~0_combout\ : std_logic;
SIGNAL \memory_unit|rom_address[0]~0_combout\ : std_logic;
SIGNAL \memory_unit|rom_address[1]~1_combout\ : std_logic;
SIGNAL \memory_unit|rom_address[2]~2_combout\ : std_logic;
SIGNAL \memory_unit|rom_address[3]~3_combout\ : std_logic;
SIGNAL \memory_unit|rom_address[4]~4_combout\ : std_logic;
SIGNAL \memory_unit|rom_address[5]~5_combout\ : std_logic;
SIGNAL \memory_unit|rom_address[6]~6_combout\ : std_logic;
SIGNAL \memory_unit|rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \cpu_u|control_unit_module|Selector18~1_combout\ : std_logic;
SIGNAL \cpu_u|control_unit_module|next_state.S_LOAD_AND_STORE_5_771~combout\ : std_logic;
SIGNAL \cpu_u|control_unit_module|current_state.S_LOAD_AND_STORE_5~q\ : std_logic;
SIGNAL \cpu_u|control_unit_module|next_state.S_LOAD_AND_STORE_6_744~combout\ : std_logic;
SIGNAL \cpu_u|control_unit_module|current_state.S_LOAD_AND_STORE_6~q\ : std_logic;
SIGNAL \cpu_u|control_unit_module|Equal0~1_combout\ : std_logic;
SIGNAL \cpu_u|control_unit_module|LOAD_STORE_OP~0_combout\ : std_logic;
SIGNAL \cpu_u|control_unit_module|Selector18~0_combout\ : std_logic;
SIGNAL \cpu_u|control_unit_module|Selector18~3_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[2]~28_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[2]~29_combout\ : std_logic;
SIGNAL \port_in_11[2]~input_o\ : std_logic;
SIGNAL \port_in_08[2]~input_o\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[2]~18_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[2]~19_combout\ : std_logic;
SIGNAL \port_in_03[2]~input_o\ : std_logic;
SIGNAL \port_in_02[2]~input_o\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[2]~22_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[2]~23_combout\ : std_logic;
SIGNAL \port_in_05[2]~input_o\ : std_logic;
SIGNAL \port_in_04[2]~input_o\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[2]~20_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[2]~21_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[2]~24_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[2]~27_combout\ : std_logic;
SIGNAL \memory_unit|Equal0~0_combout\ : std_logic;
SIGNAL \memory_unit|ram_address[3]~4_combout\ : std_logic;
SIGNAL \memory_unit|ram_address[0]~3_combout\ : std_logic;
SIGNAL \memory_unit|ram_address[5]~0_combout\ : std_logic;
SIGNAL \memory_unit|ram_address[1]~1_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1387_combout\ : std_logic;
SIGNAL \memory_unit|ram_address[4]~2_combout\ : std_logic;
SIGNAL \cpu_u|control_unit_module|write~0_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1332_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1408_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~586_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1385_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1407_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~562_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~917_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~918_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1350_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1412_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~554_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~538feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1381_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1410_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~538_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1411_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~530_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~919_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~920_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~921_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1383_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1401_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~610_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1311_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1403_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~594_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~915_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~916_combout\ : std_logic;
SIGNAL \memory_unit|ram_address[2]~5_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1368_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1416_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~650_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1415_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~626_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~922_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~923_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~924_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1327_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1382_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~698_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~714feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1388_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~714_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~906_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1345_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1396_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~682_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1395_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~658_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~909_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~910_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~738feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1302_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1389_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~738_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1392_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~746_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~730feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1390_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~730_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1391_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~722_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~907_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~908_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~911_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1363_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1400_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~778_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~770feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1398_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~770_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1399_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~754_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~912_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~913_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~914_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1418_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~410feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1310_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1359_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~410_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1301_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1346_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~402_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1306_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1348_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~146_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~154feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1315_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1361_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~154_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~883_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~884_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~418feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1349_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~418_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1317_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1362_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~426_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~170feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1313_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1360_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~170_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1304_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1347_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~162_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~890_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~891_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~274feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1355_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~274_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1351_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~282_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~26feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1353_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~26_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1357_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~18_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~887_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~888_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1308_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1358_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~290_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1354_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~298_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~42feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1352_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~42_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1356_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~34_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~885_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~886_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~889_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~892_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~482feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1309_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~482_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1303_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~466_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1307_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~210_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~873_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~874_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~474feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1323_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~474_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1326_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~490_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~234feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1324_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~234_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1325_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~218_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~880_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~881_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1318_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~362_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1316_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~90_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~875_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~876_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1322_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~354_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~98feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1320_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~98_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1321_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~82_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~877_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~878_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~879_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~882_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~893_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~506feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1367_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~506_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1364_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~498_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1366_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~242_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~894_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~895_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~514feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1377_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~514_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1380_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~522_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1379_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~258_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~901_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~902_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1376_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~378_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1375_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~114_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~898_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~899_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1372_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~394_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1371_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~130_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~896_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~897_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~900_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~903_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1329_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~186_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1338_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~58_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~863_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~864_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1342_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~202_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1334_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~74_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~870_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~871_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1341_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~450_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~322feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1333_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~322_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1335_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~66_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~865_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~866_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~869_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~872_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~904_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~925_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[2]~30_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Mux8~1_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add2~18_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add0~1\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add0~3\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add0~4_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add2~19_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add2~20_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[2]~31_combout\ : std_logic;
SIGNAL \cpu_u|control_unit_module|Equal8~0_combout\ : std_logic;
SIGNAL \cpu_u|control_unit_module|Equal6~1_combout\ : std_logic;
SIGNAL \cpu_u|control_unit_module|ALU_Sel[0]~21_combout\ : std_logic;
SIGNAL \cpu_u|control_unit_module|ALU_Sel[2]~23_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Mux9~2_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Mux9~3_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add2~9_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|A_Reg[5]~feeder_combout\ : std_logic;
SIGNAL \cpu_u|control_unit_module|Selector17~3_combout\ : std_logic;
SIGNAL \cpu_u|control_unit_module|Selector22~0_combout\ : std_logic;
SIGNAL \cpu_u|control_unit_module|Selector22~1_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS1[5]~10_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS1[5]~11_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~629_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1235_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~653_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1236_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~589_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~565_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1230_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1231_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~557_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~549feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1409_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~549_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1233_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1234_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1237_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~701_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1386_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~693_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1218_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1219_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~741feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~741_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~749_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~725_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1220_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1221_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~661_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~669feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1394_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~669_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1222_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~685_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1223_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1224_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~781_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~773feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~773_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~757_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1225_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1226_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1227_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1423_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1314_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~109_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~365_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~93_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1178_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1179_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~101_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~357_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~341feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1319_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~341_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~85_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1180_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1181_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1182_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1305_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~229_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~485feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~485_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1177_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1185_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~269feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1378_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~269_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~525_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1215_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~509feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~509_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1365_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~253_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~245_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1207_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1208_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~373feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1373_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~373_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~117_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1211_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~381_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~125feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1374_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~125_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1212_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~141feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1370_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~141_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~397_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~389feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1369_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~389_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~133_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1209_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1210_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1213_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1216_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1217_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[5]~100_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[7]~10_combout\ : std_logic;
SIGNAL \memory_unit|rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[5]~101_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[5]~102_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[7]~13_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[5]~103_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[5]~104_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Mux3~0_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add1~10_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS1[4]~9_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add0~5\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add0~7\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add0~9\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add0~10_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Mux3~1_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add2~28\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add2~29_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS1[3]~6_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS1[3]~7_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|B_Reg[0]~feeder_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add3~1\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add3~3\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add3~5\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add3~7\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add3~9\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add3~10_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Mux8~0_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add2~44_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[5]~105_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add2~30\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add2~31_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS1[6]~12_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS1[6]~13_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add3~11\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add3~12_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add2~43_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add1~12_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Mux2~0_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add0~11\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add0~12_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Mux2~1_combout\ : std_logic;
SIGNAL \cpu_u|control_unit_module|process_1~0_combout\ : std_logic;
SIGNAL \cpu_u|control_unit_module|Selector19~1_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|Equal2~2_combout\ : std_logic;
SIGNAL \memory_unit|rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[6]~86_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[6]~87_combout\ : std_logic;
SIGNAL \port_in_11[6]~input_o\ : std_logic;
SIGNAL \port_in_09[6]~input_o\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[6]~76_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[6]~77_combout\ : std_logic;
SIGNAL \port_in_14[6]~input_o\ : std_logic;
SIGNAL \port_in_12[6]~input_o\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[6]~83_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[6]~84_combout\ : std_logic;
SIGNAL \port_in_03[6]~input_o\ : std_logic;
SIGNAL \port_in_02[6]~input_o\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[6]~80_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[6]~81_combout\ : std_logic;
SIGNAL \port_in_05[6]~input_o\ : std_logic;
SIGNAL \port_in_04[6]~input_o\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[6]~78_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[6]~79_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[6]~82_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[6]~85_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~590_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~566_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1168_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1169_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~558_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~534_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1170_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1171_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1172_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~654_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~630_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1173_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1174_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~614_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~598_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1166_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1167_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1175_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~782_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~774feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~774_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~758_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1163_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1164_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~678feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1393_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~678_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~686_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~670feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~670_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~662_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1160_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1161_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~742feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~742_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~750_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~734feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~734_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~726_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1158_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1159_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1162_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1165_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1422_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~494_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~238feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~238_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1132_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~102_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1126_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~366_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1127_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~94feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~94_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1312_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~350_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~342feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~342_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~86_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1128_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1129_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1130_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~478feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~478_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~222_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~470_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~214_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1124_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1125_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1133_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~430_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~46_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1141_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1142_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~166_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~294feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~294_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~38_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1134_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1135_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1143_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1144_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~462feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1344_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~462_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~206_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~190_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~446feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1331_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~446_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1121_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1122_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~454feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~454_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1343_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~198_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~438feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1328_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~438_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1330_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~182_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1114_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1115_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~310feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1337_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~310_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1339_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~54_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1118_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~326_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~70feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~70_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1119_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1336_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~334_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~62_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1116_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1117_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1120_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1123_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~254_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~382feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~382_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~126_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1145_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1146_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~502_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~118_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1149_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1150_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~518_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~134_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1147_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1148_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1151_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1154_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1155_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[6]~88_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[6]~120_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[6]~121_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[6]~89_combout\ : std_logic;
SIGNAL \cpu_u|control_unit_module|Equal6~0_combout\ : std_logic;
SIGNAL \cpu_u|control_unit_module|DATA_MAN_OP~2_combout\ : std_logic;
SIGNAL \cpu_u|control_unit_module|Selector12~0_combout\ : std_logic;
SIGNAL \cpu_u|control_unit_module|next_state.S_DATA_MAN_4_690~combout\ : std_logic;
SIGNAL \cpu_u|control_unit_module|current_state.S_DATA_MAN_4~q\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Mux8~2_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Mux8~3_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Mux1~0_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add0~13\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add0~14_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Mux1~1_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS1[7]~15_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~559_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~543feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~543_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~535_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1045_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1046_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~575feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1405_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~575_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~591_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~583feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1406_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~583_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~567_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1043_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1044_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1047_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~655_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~631_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1048_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1049_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1050_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~783_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~775feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~775_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~759_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1038_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1039_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~743_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~751_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~727_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1033_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1034_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~679feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~679_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~687_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~663_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1035_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1036_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1037_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1040_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1420_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~255feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~255_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~247_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1020_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~503_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1021_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~383_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~375_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1025_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~399_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~135_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1022_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1023_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1026_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1029_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~479feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~479_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~495_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~239feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~239_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~223_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1006_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1007_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~215_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~231feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~231_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~999_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~471_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1000_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1008_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~407_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~151_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~167feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~167_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1009_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1010_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~295_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~23_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1013_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1014_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1015_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1018_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1019_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1030_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[7]~56_combout\ : std_logic;
SIGNAL \memory_unit|rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[7]~57_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[7]~58_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[7]~59_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[7]~60_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add3~13\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add3~14_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add2~35_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[7]~61_combout\ : std_logic;
SIGNAL \cpu_u|control_unit_module|PC_Load~0_combout\ : std_logic;
SIGNAL \cpu_u|control_unit_module|Selector19~0_combout\ : std_logic;
SIGNAL \cpu_u|control_unit_module|Selector19~2_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[7]~12_combout\ : std_logic;
SIGNAL \memory_unit|rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[1]~42_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS1[1]~2_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS1[1]~3_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[1]~43_combout\ : std_logic;
SIGNAL \port_in_07[1]~input_o\ : std_logic;
SIGNAL \port_in_11[1]~input_o\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[1]~39_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[1]~40_combout\ : std_logic;
SIGNAL \port_in_13[1]~input_o\ : std_logic;
SIGNAL \port_in_05[1]~input_o\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[1]~34_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[1]~35_combout\ : std_logic;
SIGNAL \port_in_08[1]~input_o\ : std_logic;
SIGNAL \port_in_04[1]~input_o\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[1]~36_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[1]~37_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[1]~38_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[1]~41_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~657_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~665feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~665_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~972_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~681_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~973_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~721_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~970_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~745_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~737feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~737_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~971_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~974_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~713feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~713_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~697_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~969_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~777_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~753_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~975_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~976_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~977_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1419_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~145_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~946_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~401_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~417_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~947_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~289feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~289_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~273feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~273_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~33_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~950_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~951_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~281feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~281_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~297_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~41_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~948_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~949_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~952_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~955_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~457feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~457_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~449feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~449_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~201feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~201_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~193_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~943_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~944_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~329feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~329_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~321feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~321_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~73feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~73_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~65_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~938_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~939_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~942_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~945_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~956_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~489feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~489_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~105_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~933_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~233feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~233_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~934_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~481feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~481_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~225_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~97_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~926_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~927_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~473_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~345feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~345_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~89_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~928_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~929_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~465_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~81_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~930_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~931_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~932_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~935_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~513feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~513_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~497_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~958_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~521_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~265feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~265_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~249_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~964_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~965_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~393_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~121_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~959_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~960_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~369feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~369_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~385feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~385_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~129feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~129_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~113_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~961_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~962_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~963_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~966_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~967_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~988_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[1]~44_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add2~7\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add2~13_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add3~2_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add2~21_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add0~2_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add2~22_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add2~23_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add2~24_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[1]~45_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add2~14\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add2~16\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add2~26\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add2~27_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add2~47_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add2~48_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add2~58_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add2~45_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add0~8_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add2~46_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add3~8_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add2~49_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add2~52_combout\ : std_logic;
SIGNAL \port_in_06[4]~input_o\ : std_logic;
SIGNAL \port_in_04[4]~input_o\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[4]~106_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[4]~107_combout\ : std_logic;
SIGNAL \port_in_15[4]~input_o\ : std_logic;
SIGNAL \port_in_12[4]~input_o\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[4]~113_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[4]~114_combout\ : std_logic;
SIGNAL \port_in_09[4]~input_o\ : std_logic;
SIGNAL \port_in_10[4]~input_o\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[4]~108_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[4]~109_combout\ : std_logic;
SIGNAL \port_in_03[4]~input_o\ : std_logic;
SIGNAL \port_in_01[4]~input_o\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[4]~110_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[4]~111_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[4]~112_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[4]~115_combout\ : std_logic;
SIGNAL \memory_unit|rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[4]~116_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[4]~117_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~444feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~444_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~436_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~188feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~188_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~180_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1238_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1239_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~460feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~460_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~452feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~452_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~196_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1245_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1246_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1340_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~316_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~60feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~60_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~52_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1242_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1243_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~324_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~332_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~76feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~76_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~68_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1240_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1241_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1244_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1247_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~500_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~244_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1269_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~260_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1270_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~132_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~388_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~372feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~372_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~116_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1273_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1274_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~140feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~140_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~396_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~124_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1271_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1272_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1275_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1278_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~412feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~412_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~428_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~156_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1265_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1266_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~276feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~276_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~292_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~36_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1262_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1263_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~284feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~284_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~300_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~28_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~44feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~44_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1260_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1261_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1264_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1267_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~484feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~484_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~228_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1249_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~236feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~236_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~492_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~108_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1255_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1256_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~212feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~212_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~468_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~340feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~340_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~84_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1252_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1253_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~220feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~220_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~476_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~92_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1250_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1251_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1254_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1257_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1268_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1279_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1300_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[4]~118_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[4]~119_combout\ : std_logic;
SIGNAL \cpu_u|control_unit_module|Equal4~0_combout\ : std_logic;
SIGNAL \cpu_u|control_unit_module|Equal5~0_combout\ : std_logic;
SIGNAL \cpu_u|control_unit_module|Selector11~0_combout\ : std_logic;
SIGNAL \cpu_u|control_unit_module|Selector11~1_combout\ : std_logic;
SIGNAL \cpu_u|control_unit_module|next_state.S_LOAD_AND_STORE_7_717~combout\ : std_logic;
SIGNAL \cpu_u|control_unit_module|current_state.S_LOAD_AND_STORE_7~q\ : std_logic;
SIGNAL \cpu_u|control_unit_module|Selector1~2_combout\ : std_logic;
SIGNAL \cpu_u|control_unit_module|Selector1~2clkctrl_outclk\ : std_logic;
SIGNAL \cpu_u|control_unit_module|next_state.S_BRANCH_5_636~combout\ : std_logic;
SIGNAL \cpu_u|control_unit_module|current_state.S_BRANCH_5~q\ : std_logic;
SIGNAL \cpu_u|control_unit_module|next_state.S_BRANCH_6_609~combout\ : std_logic;
SIGNAL \cpu_u|control_unit_module|current_state.S_BRANCH_6~q\ : std_logic;
SIGNAL \cpu_u|control_unit_module|Selector18~2_combout\ : std_logic;
SIGNAL \cpu_u|control_unit_module|Equal2~0_combout\ : std_logic;
SIGNAL \cpu_u|control_unit_module|Equal2~1_combout\ : std_logic;
SIGNAL \cpu_u|control_unit_module|Selector4~0_combout\ : std_logic;
SIGNAL \cpu_u|control_unit_module|Selector4~1_combout\ : std_logic;
SIGNAL \cpu_u|control_unit_module|next_state.S_FETCH_0_906~combout\ : std_logic;
SIGNAL \cpu_u|control_unit_module|current_state.S_FETCH_0~0_combout\ : std_logic;
SIGNAL \cpu_u|control_unit_module|current_state.S_FETCH_0~q\ : std_logic;
SIGNAL \cpu_u|control_unit_module|next_state.S_FETCH_1_879~combout\ : std_logic;
SIGNAL \cpu_u|control_unit_module|current_state.S_FETCH_1~q\ : std_logic;
SIGNAL \cpu_u|control_unit_module|next_state.S_FETCH_2_852~combout\ : std_logic;
SIGNAL \cpu_u|control_unit_module|current_state.S_FETCH_2~q\ : std_logic;
SIGNAL \cpu_u|control_unit_module|Selector16~6_combout\ : std_logic;
SIGNAL \cpu_u|control_unit_module|Selector16~4_combout\ : std_logic;
SIGNAL \cpu_u|control_unit_module|Selector23~0_combout\ : std_logic;
SIGNAL \cpu_u|control_unit_module|Selector23~1_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add2~25_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add2~36_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add2~40_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add2~41_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add2~37_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add0~6_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add2~38_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add3~6_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add2~39_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add2~42_combout\ : std_logic;
SIGNAL \memory_unit|rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[3]~72_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[3]~73_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~587_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~579feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~579_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~563_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1105_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1106_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1109_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~651_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~627_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1110_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1111_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1112_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1421_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~491feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~491_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~483_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~235feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~235_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~227_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1058_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1059_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~475_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~467_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~219feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~219_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~211_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1051_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1052_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~347_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~83_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~91feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~91_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1055_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1056_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1057_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1060_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~443feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~443_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~459_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~187_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1068_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1069_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~451feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~451_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~435_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~195feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~195_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~179_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1061_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1062_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~315feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~315_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~59_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~75feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~75_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1063_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1064_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~323_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~67feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~67_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~51_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1065_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1066_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1067_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1070_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~163_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~291feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~291_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~35_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1071_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1072_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~147_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~403_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~19_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1075_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1076_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~155feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~155_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~411_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~27_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1073_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1074_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1077_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1080_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1081_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~507feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~507_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~251_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1083_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~523_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~139_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1089_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1090_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~515_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~387feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~387_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~131_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1084_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1085_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~499_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~371feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~371_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~115_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1086_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1087_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1088_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1091_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1092_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1113_combout\ : std_logic;
SIGNAL \port_in_15[3]~input_o\ : std_logic;
SIGNAL \port_in_07[3]~input_o\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[3]~69_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[3]~70_combout\ : std_logic;
SIGNAL \port_in_13[3]~input_o\ : std_logic;
SIGNAL \port_in_09[3]~input_o\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[3]~62_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[3]~63_combout\ : std_logic;
SIGNAL \port_in_12[3]~input_o\ : std_logic;
SIGNAL \port_in_08[3]~input_o\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[3]~66_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[3]~67_combout\ : std_logic;
SIGNAL \port_in_10[3]~input_o\ : std_logic;
SIGNAL \port_in_06[3]~input_o\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[3]~64_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[3]~65_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[3]~68_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[3]~71_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[3]~74_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[3]~75_combout\ : std_logic;
SIGNAL \cpu_u|control_unit_module|ALU_Sel[2]~9_combout\ : std_logic;
SIGNAL \cpu_u|control_unit_module|ALU_Sel[2]~6_combout\ : std_logic;
SIGNAL \cpu_u|control_unit_module|ALU_Sel[2]~24_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add3~0_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add2~8_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add2~10_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add0~0_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add2~11_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add2~12_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[0]~14_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[0]~15_combout\ : std_logic;
SIGNAL \port_in_15[0]~input_o\ : std_logic;
SIGNAL \port_in_07[0]~input_o\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[0]~7_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[0]~8_combout\ : std_logic;
SIGNAL \port_in_13[0]~input_o\ : std_logic;
SIGNAL \port_in_01[0]~input_o\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[0]~0_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[0]~1_combout\ : std_logic;
SIGNAL \port_in_04[0]~input_o\ : std_logic;
SIGNAL \port_in_00[0]~input_o\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[0]~4_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[0]~5_combout\ : std_logic;
SIGNAL \port_in_10[0]~input_o\ : std_logic;
SIGNAL \port_in_06[0]~input_o\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[0]~2_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[0]~3_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[0]~6_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[0]~9_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~776_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~768feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~768_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~752_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~849_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~850_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~672feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~672_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~680_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~656_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~664_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~846_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~847_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~736_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~744_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~728_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~720_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~844_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~845_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~848_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~851_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~552_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~536feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~536_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~528_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~856_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~857_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~568feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~568_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~584_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~576feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~576_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~560_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~854_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~855_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~858_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~648_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~624_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~859_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~860_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~861_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~1417_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~448feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~448_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~456_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~200feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~200_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~192_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~817_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~818_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~320feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~320_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~328_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~72feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~72_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~64_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~812_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~813_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~816_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~819_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~400_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~144_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~820_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~821_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~408feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~408_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~424_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~168feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~168_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~152_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~827_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~828_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~829_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~830_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~512feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~512_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~520_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~256_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~838_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~839_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~376_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~368feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~368_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~836_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~392_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~136feeder_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~136_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~128_q\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~833_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~834_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~837_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~840_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~841_combout\ : std_logic;
SIGNAL \memory_unit|rw_96x8_sync_u|RAM~862_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[0]~16_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS2[0]~17_combout\ : std_logic;
SIGNAL \cpu_u|control_unit_module|Equal5~1_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add2~55_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add2~56_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Equal0~0_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Equal0~1_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Equal0~2_combout\ : std_logic;
SIGNAL \cpu_u|control_unit_module|PC_Load~1_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Mux9~5_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Mux9~4_combout\ : std_logic;
SIGNAL \cpu_u|control_unit_module|PC_Load~2_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add3~15\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add3~16_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add0~15\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Add0~16_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|ALU_unit|Mux10~0_combout\ : std_logic;
SIGNAL \cpu_u|control_unit_module|PC_Load~3_combout\ : std_logic;
SIGNAL \cpu_u|control_unit_module|PC_Load~4_combout\ : std_logic;
SIGNAL \cpu_u|control_unit_module|PC_Load~5_combout\ : std_logic;
SIGNAL \cpu_u|control_unit_module|PC_Load~6_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|PC[2]~10_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|PC[2]~11_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS1[0]~0_combout\ : std_logic;
SIGNAL \cpu_u|data_path_u|BUS1[0]~1_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[0][0]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|output_port_addr[0]~0_combout\ : std_logic;
SIGNAL \memory_unit|output_port_addr[1]~1_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|Decoder0~0_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|Decoder0~1_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[0][0]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[0][1]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[0][2]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[0][3]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[0][4]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[0][4]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[0][5]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[0][6]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[0][7]~q\ : std_logic;
SIGNAL \memory_unit|output_port_addr[2]~2_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|Decoder0~2_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|Decoder0~3_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[1][0]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[1][1]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[1][1]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[1][2]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[1][2]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[1][3]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[1][3]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[1][4]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[1][4]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[1][5]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[1][5]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[1][6]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[1][6]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[1][7]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[1][7]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|Decoder0~4_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|Decoder0~5_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[2][0]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[2][1]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[2][1]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[2][2]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[2][2]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[2][3]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[2][3]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[2][4]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[2][4]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[2][5]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[2][5]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[2][6]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[2][6]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[2][7]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[2][7]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|Decoder0~6_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|Decoder0~7_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[3][0]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[3][1]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[3][1]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[3][2]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[3][2]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[3][3]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[3][3]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[3][4]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[3][4]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[3][5]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[3][5]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[3][6]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[3][6]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[3][7]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[3][7]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[4][0]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|output_port_addr[3]~3_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|Decoder0~8_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|Decoder0~9_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[4][0]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[4][1]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[4][2]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[4][2]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[4][3]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[4][3]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[4][4]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[4][4]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[4][5]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[4][5]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[4][6]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[4][6]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[4][7]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[4][7]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[5][0]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|Decoder0~10_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|Decoder0~11_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[5][0]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[5][1]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[5][1]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[5][2]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[5][2]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[5][3]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[5][3]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[5][4]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[5][4]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[5][5]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[5][5]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[5][6]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[5][7]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[5][7]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[6][0]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|Decoder0~12_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|Decoder0~13_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[6][0]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[6][1]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[6][1]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[6][2]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[6][2]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[6][3]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[6][4]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[6][4]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[6][5]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[6][5]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[6][6]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[6][6]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[6][7]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[6][7]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[7][0]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|Decoder0~14_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|Decoder0~15_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[7][0]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[7][1]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[7][1]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[7][2]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[7][2]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[7][3]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[7][3]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[7][4]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[7][4]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[7][5]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[7][6]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[7][6]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[7][7]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[7][7]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|Decoder0~16_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[8][0]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[8][1]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[8][1]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[8][2]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[8][2]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[8][3]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[8][3]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[8][4]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[8][4]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[8][5]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[8][5]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[8][6]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[8][6]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[8][7]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[8][7]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[9][0]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|Decoder0~17_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[9][0]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[9][1]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[9][1]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[9][2]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[9][3]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[9][3]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[9][4]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[9][4]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[9][5]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[9][5]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[9][6]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[9][6]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[9][7]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[9][7]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[10][0]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|Decoder0~18_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[10][0]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[10][1]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[10][1]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[10][2]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[10][2]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[10][3]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[10][3]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[10][4]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[10][4]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[10][5]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[10][5]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[10][6]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[10][6]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[10][7]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[11][0]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|Decoder0~19_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[11][0]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[11][1]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[11][2]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[11][2]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[11][3]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[11][3]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[11][4]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[11][4]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[11][5]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[11][5]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[11][6]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[11][6]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[11][7]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[11][7]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|Decoder0~20_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[12][0]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[12][1]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[12][1]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[12][2]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[12][2]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[12][3]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[12][3]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[12][4]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[12][4]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[12][5]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[12][5]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[12][6]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[12][6]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[12][7]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[12][7]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[13][0]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|Decoder0~21_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[13][0]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[13][1]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[13][1]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[13][2]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[13][2]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[13][3]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[13][3]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[13][4]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[13][4]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[13][5]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[13][6]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[13][6]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[13][7]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[13][7]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|Decoder0~22_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[14][0]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[14][1]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[14][1]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[14][2]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[14][2]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[14][3]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[14][3]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[14][4]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[14][4]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[14][5]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[14][5]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[14][6]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[14][6]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[14][7]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[14][7]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[15][0]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|Decoder0~23_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[15][0]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[15][1]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[15][1]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[15][2]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[15][2]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[15][3]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[15][3]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[15][4]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[15][5]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[15][5]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[15][6]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[15][6]~q\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[15][7]~feeder_combout\ : std_logic;
SIGNAL \memory_unit|Output_Ports_u|RAM[15][7]~q\ : std_logic;
SIGNAL \cpu_u|data_path_u|IR_Reg\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \cpu_u|data_path_u|A_Reg\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \cpu_u|data_path_u|MAR\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \cpu_u|data_path_u|PC\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \cpu_u|data_path_u|CCR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \cpu_u|data_path_u|B_Reg\ : std_logic_vector(7 DOWNTO 0);

BEGIN

ww_clock <= clock;
ww_reset <= reset;
ww_port_in_00 <= port_in_00;
ww_port_in_01 <= port_in_01;
ww_port_in_02 <= port_in_02;
ww_port_in_03 <= port_in_03;
ww_port_in_04 <= port_in_04;
ww_port_in_05 <= port_in_05;
ww_port_in_06 <= port_in_06;
ww_port_in_07 <= port_in_07;
ww_port_in_08 <= port_in_08;
ww_port_in_09 <= port_in_09;
ww_port_in_10 <= port_in_10;
ww_port_in_11 <= port_in_11;
ww_port_in_12 <= port_in_12;
ww_port_in_13 <= port_in_13;
ww_port_in_14 <= port_in_14;
ww_port_in_15 <= port_in_15;
port_out_00 <= ww_port_out_00;
port_out_01 <= ww_port_out_01;
port_out_02 <= ww_port_out_02;
port_out_03 <= ww_port_out_03;
port_out_04 <= ww_port_out_04;
port_out_05 <= ww_port_out_05;
port_out_06 <= ww_port_out_06;
port_out_07 <= ww_port_out_07;
port_out_08 <= ww_port_out_08;
port_out_09 <= ww_port_out_09;
port_out_10 <= ww_port_out_10;
port_out_11 <= ww_port_out_11;
port_out_12 <= ww_port_out_12;
port_out_13 <= ww_port_out_13;
port_out_14 <= ww_port_out_14;
port_out_15 <= ww_port_out_15;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\memory_unit|rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\memory_unit|rom_address[6]~6_combout\ & \memory_unit|rom_address[5]~5_combout\ & \memory_unit|rom_address[4]~4_combout\ & \memory_unit|rom_address[3]~3_combout\ & 
\memory_unit|rom_address[2]~2_combout\ & \memory_unit|rom_address[1]~1_combout\ & \memory_unit|rom_address[0]~0_combout\);

\memory_unit|rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a0~portadataout\ <= \memory_unit|rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\memory_unit|rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a1\ <= \memory_unit|rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\memory_unit|rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a2\ <= \memory_unit|rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\memory_unit|rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a3\ <= \memory_unit|rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\memory_unit|rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a4\ <= \memory_unit|rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\memory_unit|rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a5\ <= \memory_unit|rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\memory_unit|rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a6\ <= \memory_unit|rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\memory_unit|rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a7\ <= \memory_unit|rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);

\cpu_u|control_unit_module|Selector1~2clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \cpu_u|control_unit_module|Selector1~2_combout\);

\clock~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clock~input_o\);

\reset~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \reset~input_o\);

-- Location: FF_X54_Y48_N11
\cpu_u|data_path_u|PC[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \cpu_u|data_path_u|PC[1]~12_combout\,
	asdata => \cpu_u|data_path_u|BUS2[1]~45_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => \cpu_u|control_unit_module|PC_Load~6_combout\,
	ena => \cpu_u|data_path_u|PC[2]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu_u|data_path_u|PC\(1));

-- Location: FF_X54_Y48_N13
\cpu_u|data_path_u|PC[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \cpu_u|data_path_u|PC[2]~14_combout\,
	asdata => \cpu_u|data_path_u|BUS2[2]~31_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => \cpu_u|control_unit_module|PC_Load~6_combout\,
	ena => \cpu_u|data_path_u|PC[2]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu_u|data_path_u|PC\(2));

-- Location: FF_X54_Y48_N15
\cpu_u|data_path_u|PC[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \cpu_u|data_path_u|PC[3]~16_combout\,
	asdata => \cpu_u|data_path_u|BUS2[3]~75_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => \cpu_u|control_unit_module|PC_Load~6_combout\,
	ena => \cpu_u|data_path_u|PC[2]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu_u|data_path_u|PC\(3));

-- Location: FF_X54_Y48_N17
\cpu_u|data_path_u|PC[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \cpu_u|data_path_u|PC[4]~18_combout\,
	asdata => \cpu_u|data_path_u|BUS2[4]~119_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => \cpu_u|control_unit_module|PC_Load~6_combout\,
	ena => \cpu_u|data_path_u|PC[2]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu_u|data_path_u|PC\(4));

-- Location: FF_X50_Y49_N17
\cpu_u|data_path_u|PC[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \cpu_u|data_path_u|PC[5]~feeder_combout\,
	asdata => \cpu_u|data_path_u|BUS2[5]~105_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => \cpu_u|control_unit_module|PC_Load~6_combout\,
	ena => \cpu_u|data_path_u|PC[2]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu_u|data_path_u|PC\(5));

-- Location: FF_X54_Y48_N21
\cpu_u|data_path_u|PC[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \cpu_u|data_path_u|PC[6]~22_combout\,
	asdata => \cpu_u|data_path_u|BUS2[6]~89_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => \cpu_u|control_unit_module|PC_Load~6_combout\,
	ena => \cpu_u|data_path_u|PC[2]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu_u|data_path_u|PC\(6));

-- Location: FF_X54_Y48_N23
\cpu_u|data_path_u|PC[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \cpu_u|data_path_u|PC[7]~24_combout\,
	asdata => \cpu_u|data_path_u|BUS2[7]~61_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => \cpu_u|control_unit_module|PC_Load~6_combout\,
	ena => \cpu_u|data_path_u|PC[2]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu_u|data_path_u|PC\(7));

-- Location: M9K_X60_Y47_N0
\memory_unit|rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a0\ : cycloneiv_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"0000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000280000000270012400480011C00460011400440010C00420020C0097002080096002040089001100088002000087002A80086",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/my_cpu.ram0_rom_128x8_sync_5712ff2d.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memory:memory_unit|rom_128x8_sync:rom_128x8_sync_u|altsyncram:ROM_rtl_0|altsyncram_fg71:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 128,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 7,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	portaaddr => \memory_unit|rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory_unit|rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X53_Y48_N10
\cpu_u|data_path_u|ALU_unit|Add2~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Add2~6_combout\ = \cpu_u|data_path_u|B_Reg\(0) $ (VCC)
-- \cpu_u|data_path_u|ALU_unit|Add2~7\ = CARRY(\cpu_u|data_path_u|B_Reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_u|data_path_u|B_Reg\(0),
	datad => VCC,
	combout => \cpu_u|data_path_u|ALU_unit|Add2~6_combout\,
	cout => \cpu_u|data_path_u|ALU_unit|Add2~7\);

-- Location: LCCOMB_X52_Y50_N10
\cpu_u|data_path_u|ALU_unit|Add1~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Add1~0_combout\ = \cpu_u|data_path_u|B_Reg\(0) $ (VCC)
-- \cpu_u|data_path_u|ALU_unit|Add1~1\ = CARRY(\cpu_u|data_path_u|B_Reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|B_Reg\(0),
	datad => VCC,
	combout => \cpu_u|data_path_u|ALU_unit|Add1~0_combout\,
	cout => \cpu_u|data_path_u|ALU_unit|Add1~1\);

-- Location: LCCOMB_X54_Y48_N8
\cpu_u|data_path_u|PC[0]~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|PC[0]~8_combout\ = \cpu_u|data_path_u|PC\(0) $ (VCC)
-- \cpu_u|data_path_u|PC[0]~9\ = CARRY(\cpu_u|data_path_u|PC\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_u|data_path_u|PC\(0),
	datad => VCC,
	combout => \cpu_u|data_path_u|PC[0]~8_combout\,
	cout => \cpu_u|data_path_u|PC[0]~9\);

-- Location: LCCOMB_X54_Y50_N12
\cpu_u|data_path_u|ALU_unit|Add3~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Add3~4_combout\ = ((\cpu_u|data_path_u|BUS1[2]~5_combout\ $ (\cpu_u|data_path_u|B_Reg\(2) $ (!\cpu_u|data_path_u|ALU_unit|Add3~3\)))) # (GND)
-- \cpu_u|data_path_u|ALU_unit|Add3~5\ = CARRY((\cpu_u|data_path_u|BUS1[2]~5_combout\ & ((\cpu_u|data_path_u|B_Reg\(2)) # (!\cpu_u|data_path_u|ALU_unit|Add3~3\))) # (!\cpu_u|data_path_u|BUS1[2]~5_combout\ & (\cpu_u|data_path_u|B_Reg\(2) & 
-- !\cpu_u|data_path_u|ALU_unit|Add3~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	datab => \cpu_u|data_path_u|B_Reg\(2),
	datad => VCC,
	cin => \cpu_u|data_path_u|ALU_unit|Add3~3\,
	combout => \cpu_u|data_path_u|ALU_unit|Add3~4_combout\,
	cout => \cpu_u|data_path_u|ALU_unit|Add3~5\);

-- Location: LCCOMB_X53_Y48_N14
\cpu_u|data_path_u|ALU_unit|Add2~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Add2~15_combout\ = (\cpu_u|data_path_u|B_Reg\(2) & ((GND) # (!\cpu_u|data_path_u|ALU_unit|Add2~14\))) # (!\cpu_u|data_path_u|B_Reg\(2) & (\cpu_u|data_path_u|ALU_unit|Add2~14\ $ (GND)))
-- \cpu_u|data_path_u|ALU_unit|Add2~16\ = CARRY((\cpu_u|data_path_u|B_Reg\(2)) # (!\cpu_u|data_path_u|ALU_unit|Add2~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|B_Reg\(2),
	datad => VCC,
	cin => \cpu_u|data_path_u|ALU_unit|Add2~14\,
	combout => \cpu_u|data_path_u|ALU_unit|Add2~15_combout\,
	cout => \cpu_u|data_path_u|ALU_unit|Add2~16\);

-- Location: LCCOMB_X52_Y50_N12
\cpu_u|data_path_u|ALU_unit|Add1~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Add1~2_combout\ = (\cpu_u|data_path_u|B_Reg\(1) & (!\cpu_u|data_path_u|ALU_unit|Add1~1\)) # (!\cpu_u|data_path_u|B_Reg\(1) & ((\cpu_u|data_path_u|ALU_unit|Add1~1\) # (GND)))
-- \cpu_u|data_path_u|ALU_unit|Add1~3\ = CARRY((!\cpu_u|data_path_u|ALU_unit|Add1~1\) # (!\cpu_u|data_path_u|B_Reg\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|B_Reg\(1),
	datad => VCC,
	cin => \cpu_u|data_path_u|ALU_unit|Add1~1\,
	combout => \cpu_u|data_path_u|ALU_unit|Add1~2_combout\,
	cout => \cpu_u|data_path_u|ALU_unit|Add1~3\);

-- Location: LCCOMB_X52_Y50_N14
\cpu_u|data_path_u|ALU_unit|Add1~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Add1~4_combout\ = (\cpu_u|data_path_u|B_Reg\(2) & (\cpu_u|data_path_u|ALU_unit|Add1~3\ $ (GND))) # (!\cpu_u|data_path_u|B_Reg\(2) & (!\cpu_u|data_path_u|ALU_unit|Add1~3\ & VCC))
-- \cpu_u|data_path_u|ALU_unit|Add1~5\ = CARRY((\cpu_u|data_path_u|B_Reg\(2) & !\cpu_u|data_path_u|ALU_unit|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|B_Reg\(2),
	datad => VCC,
	cin => \cpu_u|data_path_u|ALU_unit|Add1~3\,
	combout => \cpu_u|data_path_u|ALU_unit|Add1~4_combout\,
	cout => \cpu_u|data_path_u|ALU_unit|Add1~5\);

-- Location: LCCOMB_X53_Y48_N22
\cpu_u|data_path_u|ALU_unit|Add2~31\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Add2~31_combout\ = (\cpu_u|data_path_u|B_Reg\(6) & ((GND) # (!\cpu_u|data_path_u|ALU_unit|Add2~30\))) # (!\cpu_u|data_path_u|B_Reg\(6) & (\cpu_u|data_path_u|ALU_unit|Add2~30\ $ (GND)))
-- \cpu_u|data_path_u|ALU_unit|Add2~32\ = CARRY((\cpu_u|data_path_u|B_Reg\(6)) # (!\cpu_u|data_path_u|ALU_unit|Add2~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu_u|data_path_u|B_Reg\(6),
	datad => VCC,
	cin => \cpu_u|data_path_u|ALU_unit|Add2~30\,
	combout => \cpu_u|data_path_u|ALU_unit|Add2~31_combout\,
	cout => \cpu_u|data_path_u|ALU_unit|Add2~32\);

-- Location: LCCOMB_X53_Y48_N24
\cpu_u|data_path_u|ALU_unit|Add2~33\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Add2~33_combout\ = \cpu_u|data_path_u|ALU_unit|Add2~32\ $ (!\cpu_u|data_path_u|B_Reg\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|B_Reg\(7),
	cin => \cpu_u|data_path_u|ALU_unit|Add2~32\,
	combout => \cpu_u|data_path_u|ALU_unit|Add2~33_combout\);

-- Location: LCCOMB_X52_Y50_N16
\cpu_u|data_path_u|ALU_unit|Add1~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Add1~6_combout\ = (\cpu_u|data_path_u|B_Reg\(3) & (!\cpu_u|data_path_u|ALU_unit|Add1~5\)) # (!\cpu_u|data_path_u|B_Reg\(3) & ((\cpu_u|data_path_u|ALU_unit|Add1~5\) # (GND)))
-- \cpu_u|data_path_u|ALU_unit|Add1~7\ = CARRY((!\cpu_u|data_path_u|ALU_unit|Add1~5\) # (!\cpu_u|data_path_u|B_Reg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu_u|data_path_u|B_Reg\(3),
	datad => VCC,
	cin => \cpu_u|data_path_u|ALU_unit|Add1~5\,
	combout => \cpu_u|data_path_u|ALU_unit|Add1~6_combout\,
	cout => \cpu_u|data_path_u|ALU_unit|Add1~7\);

-- Location: LCCOMB_X52_Y50_N18
\cpu_u|data_path_u|ALU_unit|Add1~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Add1~8_combout\ = (\cpu_u|data_path_u|B_Reg\(4) & (\cpu_u|data_path_u|ALU_unit|Add1~7\ $ (GND))) # (!\cpu_u|data_path_u|B_Reg\(4) & (!\cpu_u|data_path_u|ALU_unit|Add1~7\ & VCC))
-- \cpu_u|data_path_u|ALU_unit|Add1~9\ = CARRY((\cpu_u|data_path_u|B_Reg\(4) & !\cpu_u|data_path_u|ALU_unit|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|B_Reg\(4),
	datad => VCC,
	cin => \cpu_u|data_path_u|ALU_unit|Add1~7\,
	combout => \cpu_u|data_path_u|ALU_unit|Add1~8_combout\,
	cout => \cpu_u|data_path_u|ALU_unit|Add1~9\);

-- Location: LCCOMB_X54_Y48_N10
\cpu_u|data_path_u|PC[1]~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|PC[1]~12_combout\ = (\cpu_u|data_path_u|PC\(1) & (!\cpu_u|data_path_u|PC[0]~9\)) # (!\cpu_u|data_path_u|PC\(1) & ((\cpu_u|data_path_u|PC[0]~9\) # (GND)))
-- \cpu_u|data_path_u|PC[1]~13\ = CARRY((!\cpu_u|data_path_u|PC[0]~9\) # (!\cpu_u|data_path_u|PC\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|PC\(1),
	datad => VCC,
	cin => \cpu_u|data_path_u|PC[0]~9\,
	combout => \cpu_u|data_path_u|PC[1]~12_combout\,
	cout => \cpu_u|data_path_u|PC[1]~13\);

-- Location: LCCOMB_X54_Y48_N12
\cpu_u|data_path_u|PC[2]~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|PC[2]~14_combout\ = (\cpu_u|data_path_u|PC\(2) & (\cpu_u|data_path_u|PC[1]~13\ $ (GND))) # (!\cpu_u|data_path_u|PC\(2) & (!\cpu_u|data_path_u|PC[1]~13\ & VCC))
-- \cpu_u|data_path_u|PC[2]~15\ = CARRY((\cpu_u|data_path_u|PC\(2) & !\cpu_u|data_path_u|PC[1]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|PC\(2),
	datad => VCC,
	cin => \cpu_u|data_path_u|PC[1]~13\,
	combout => \cpu_u|data_path_u|PC[2]~14_combout\,
	cout => \cpu_u|data_path_u|PC[2]~15\);

-- Location: LCCOMB_X54_Y48_N14
\cpu_u|data_path_u|PC[3]~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|PC[3]~16_combout\ = (\cpu_u|data_path_u|PC\(3) & (!\cpu_u|data_path_u|PC[2]~15\)) # (!\cpu_u|data_path_u|PC\(3) & ((\cpu_u|data_path_u|PC[2]~15\) # (GND)))
-- \cpu_u|data_path_u|PC[3]~17\ = CARRY((!\cpu_u|data_path_u|PC[2]~15\) # (!\cpu_u|data_path_u|PC\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu_u|data_path_u|PC\(3),
	datad => VCC,
	cin => \cpu_u|data_path_u|PC[2]~15\,
	combout => \cpu_u|data_path_u|PC[3]~16_combout\,
	cout => \cpu_u|data_path_u|PC[3]~17\);

-- Location: LCCOMB_X54_Y48_N16
\cpu_u|data_path_u|PC[4]~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|PC[4]~18_combout\ = (\cpu_u|data_path_u|PC\(4) & (\cpu_u|data_path_u|PC[3]~17\ $ (GND))) # (!\cpu_u|data_path_u|PC\(4) & (!\cpu_u|data_path_u|PC[3]~17\ & VCC))
-- \cpu_u|data_path_u|PC[4]~19\ = CARRY((\cpu_u|data_path_u|PC\(4) & !\cpu_u|data_path_u|PC[3]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu_u|data_path_u|PC\(4),
	datad => VCC,
	cin => \cpu_u|data_path_u|PC[3]~17\,
	combout => \cpu_u|data_path_u|PC[4]~18_combout\,
	cout => \cpu_u|data_path_u|PC[4]~19\);

-- Location: LCCOMB_X54_Y48_N18
\cpu_u|data_path_u|PC[5]~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|PC[5]~20_combout\ = (\cpu_u|data_path_u|PC\(5) & (!\cpu_u|data_path_u|PC[4]~19\)) # (!\cpu_u|data_path_u|PC\(5) & ((\cpu_u|data_path_u|PC[4]~19\) # (GND)))
-- \cpu_u|data_path_u|PC[5]~21\ = CARRY((!\cpu_u|data_path_u|PC[4]~19\) # (!\cpu_u|data_path_u|PC\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu_u|data_path_u|PC\(5),
	datad => VCC,
	cin => \cpu_u|data_path_u|PC[4]~19\,
	combout => \cpu_u|data_path_u|PC[5]~20_combout\,
	cout => \cpu_u|data_path_u|PC[5]~21\);

-- Location: LCCOMB_X54_Y48_N20
\cpu_u|data_path_u|PC[6]~22\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|PC[6]~22_combout\ = (\cpu_u|data_path_u|PC\(6) & (\cpu_u|data_path_u|PC[5]~21\ $ (GND))) # (!\cpu_u|data_path_u|PC\(6) & (!\cpu_u|data_path_u|PC[5]~21\ & VCC))
-- \cpu_u|data_path_u|PC[6]~23\ = CARRY((\cpu_u|data_path_u|PC\(6) & !\cpu_u|data_path_u|PC[5]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu_u|data_path_u|PC\(6),
	datad => VCC,
	cin => \cpu_u|data_path_u|PC[5]~21\,
	combout => \cpu_u|data_path_u|PC[6]~22_combout\,
	cout => \cpu_u|data_path_u|PC[6]~23\);

-- Location: LCCOMB_X54_Y48_N22
\cpu_u|data_path_u|PC[7]~24\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|PC[7]~24_combout\ = \cpu_u|data_path_u|PC[6]~23\ $ (\cpu_u|data_path_u|PC\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|PC\(7),
	cin => \cpu_u|data_path_u|PC[6]~23\,
	combout => \cpu_u|data_path_u|PC[7]~24_combout\);

-- Location: LCCOMB_X54_Y49_N26
\cpu_u|control_unit_module|Selector16~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|control_unit_module|Selector16~2_combout\ = (\cpu_u|data_path_u|IR_Reg\(4) & (\cpu_u|control_unit_module|current_state.S_LOAD_AND_STORE_7~q\ & \cpu_u|data_path_u|IR_Reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|IR_Reg\(4),
	datac => \cpu_u|control_unit_module|current_state.S_LOAD_AND_STORE_7~q\,
	datad => \cpu_u|data_path_u|IR_Reg\(0),
	combout => \cpu_u|control_unit_module|Selector16~2_combout\);

-- Location: FF_X53_Y48_N31
\cpu_u|data_path_u|A_Reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS2[0]~17_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu_u|control_unit_module|Selector22~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu_u|data_path_u|A_Reg\(0));

-- Location: LCCOMB_X54_Y49_N14
\cpu_u|control_unit_module|Selector17~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|control_unit_module|Selector17~0_combout\ = (\cpu_u|data_path_u|IR_Reg\(4) & (\cpu_u|control_unit_module|current_state.S_LOAD_AND_STORE_7~q\ & !\cpu_u|data_path_u|IR_Reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|IR_Reg\(4),
	datac => \cpu_u|control_unit_module|current_state.S_LOAD_AND_STORE_7~q\,
	datad => \cpu_u|data_path_u|IR_Reg\(0),
	combout => \cpu_u|control_unit_module|Selector17~0_combout\);

-- Location: FF_X55_Y48_N11
\cpu_u|data_path_u|A_Reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS2[2]~31_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu_u|control_unit_module|Selector22~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu_u|data_path_u|A_Reg\(2));

-- Location: FF_X53_Y48_N27
\cpu_u|data_path_u|A_Reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS2[3]~75_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu_u|control_unit_module|Selector22~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu_u|data_path_u|A_Reg\(3));

-- Location: LCCOMB_X53_Y49_N0
\cpu_u|data_path_u|BUS1[4]~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS1[4]~8_combout\ = (\cpu_u|control_unit_module|Selector16~3_combout\ & (((\cpu_u|data_path_u|B_Reg\(4))))) # (!\cpu_u|control_unit_module|Selector16~3_combout\ & ((\cpu_u|control_unit_module|Selector16~4_combout\ & 
-- ((\cpu_u|data_path_u|B_Reg\(4)))) # (!\cpu_u|control_unit_module|Selector16~4_combout\ & (\cpu_u|data_path_u|PC\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|PC\(4),
	datab => \cpu_u|control_unit_module|Selector16~3_combout\,
	datac => \cpu_u|data_path_u|B_Reg\(4),
	datad => \cpu_u|control_unit_module|Selector16~4_combout\,
	combout => \cpu_u|data_path_u|BUS1[4]~8_combout\);

-- Location: FF_X55_Y48_N17
\cpu_u|data_path_u|A_Reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS2[6]~89_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu_u|control_unit_module|Selector22~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu_u|data_path_u|A_Reg\(6));

-- Location: LCCOMB_X53_Y48_N2
\cpu_u|data_path_u|BUS1[7]~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS1[7]~14_combout\ = (\cpu_u|control_unit_module|Selector16~4_combout\ & (((\cpu_u|data_path_u|B_Reg\(7))))) # (!\cpu_u|control_unit_module|Selector16~4_combout\ & ((\cpu_u|control_unit_module|Selector16~3_combout\ & 
-- ((\cpu_u|data_path_u|B_Reg\(7)))) # (!\cpu_u|control_unit_module|Selector16~3_combout\ & (\cpu_u|data_path_u|PC\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|PC\(7),
	datab => \cpu_u|control_unit_module|Selector16~4_combout\,
	datac => \cpu_u|data_path_u|B_Reg\(7),
	datad => \cpu_u|control_unit_module|Selector16~3_combout\,
	combout => \cpu_u|data_path_u|BUS1[7]~14_combout\);

-- Location: FF_X58_Y52_N25
\memory_unit|rw_96x8_sync_u|RAM~464\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1303_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~464_q\);

-- Location: FF_X59_Y52_N25
\memory_unit|rw_96x8_sync_u|RAM~224\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~224feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1305_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~224_q\);

-- Location: FF_X58_Y52_N27
\memory_unit|rw_96x8_sync_u|RAM~208\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1307_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~208_q\);

-- Location: LCCOMB_X58_Y52_N26
\memory_unit|rw_96x8_sync_u|RAM~800\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~800_combout\ = (\memory_unit|ram_address[5]~0_combout\ & (\memory_unit|ram_address[1]~1_combout\)) # (!\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|ram_address[1]~1_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~224_q\))) # (!\memory_unit|ram_address[1]~1_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~208_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[5]~0_combout\,
	datab => \memory_unit|ram_address[1]~1_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~208_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~224_q\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~800_combout\);

-- Location: FF_X59_Y52_N15
\memory_unit|rw_96x8_sync_u|RAM~480\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~480feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1309_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~480_q\);

-- Location: LCCOMB_X58_Y52_N24
\memory_unit|rw_96x8_sync_u|RAM~801\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~801_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~800_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~480_q\) # ((!\memory_unit|ram_address[5]~0_combout\)))) # (!\memory_unit|rw_96x8_sync_u|RAM~800_combout\ & 
-- (((\memory_unit|rw_96x8_sync_u|RAM~464_q\ & \memory_unit|ram_address[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~800_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~480_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~464_q\,
	datad => \memory_unit|ram_address[5]~0_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~801_combout\);

-- Location: FF_X58_Y50_N21
\memory_unit|rw_96x8_sync_u|RAM~344\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1312_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~344_q\);

-- Location: FF_X57_Y48_N17
\memory_unit|rw_96x8_sync_u|RAM~104\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~104feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1314_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~104_q\);

-- Location: FF_X57_Y50_N29
\memory_unit|rw_96x8_sync_u|RAM~88\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1316_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~88_q\);

-- Location: LCCOMB_X57_Y50_N28
\memory_unit|rw_96x8_sync_u|RAM~802\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~802_combout\ = (\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~104_q\) # ((\memory_unit|ram_address[5]~0_combout\)))) # (!\memory_unit|ram_address[1]~1_combout\ & 
-- (((\memory_unit|rw_96x8_sync_u|RAM~88_q\ & !\memory_unit|ram_address[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~104_q\,
	datab => \memory_unit|ram_address[1]~1_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~88_q\,
	datad => \memory_unit|ram_address[5]~0_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~802_combout\);

-- Location: FF_X58_Y49_N25
\memory_unit|rw_96x8_sync_u|RAM~360\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1318_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~360_q\);

-- Location: LCCOMB_X58_Y49_N24
\memory_unit|rw_96x8_sync_u|RAM~803\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~803_combout\ = (\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~802_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~360_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~802_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~344_q\)))) # (!\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~802_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~344_q\,
	datab => \memory_unit|ram_address[5]~0_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~360_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~802_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~803_combout\);

-- Location: FF_X59_Y53_N25
\memory_unit|rw_96x8_sync_u|RAM~336\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~336feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1319_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~336_q\);

-- Location: FF_X58_Y49_N19
\memory_unit|rw_96x8_sync_u|RAM~96\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1320_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~96_q\);

-- Location: FF_X59_Y49_N17
\memory_unit|rw_96x8_sync_u|RAM~80\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1321_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~80_q\);

-- Location: LCCOMB_X59_Y49_N16
\memory_unit|rw_96x8_sync_u|RAM~804\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~804_combout\ = (\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|ram_address[1]~1_combout\)))) # (!\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|ram_address[1]~1_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~96_q\)) # (!\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~80_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[5]~0_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~96_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~80_q\,
	datad => \memory_unit|ram_address[1]~1_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~804_combout\);

-- Location: FF_X59_Y49_N11
\memory_unit|rw_96x8_sync_u|RAM~352\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1322_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~352_q\);

-- Location: LCCOMB_X59_Y49_N10
\memory_unit|rw_96x8_sync_u|RAM~805\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~805_combout\ = (\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~804_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~352_q\)) # (!\memory_unit|rw_96x8_sync_u|RAM~804_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~336_q\))))) # (!\memory_unit|ram_address[5]~0_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~804_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[5]~0_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~804_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~352_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~336_q\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~805_combout\);

-- Location: LCCOMB_X58_Y49_N8
\memory_unit|rw_96x8_sync_u|RAM~806\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~806_combout\ = (\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|ram_address[4]~2_combout\) # ((\memory_unit|rw_96x8_sync_u|RAM~803_combout\)))) # (!\memory_unit|ram_address[0]~3_combout\ & 
-- (!\memory_unit|ram_address[4]~2_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~805_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[0]~3_combout\,
	datab => \memory_unit|ram_address[4]~2_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~805_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~803_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~806_combout\);

-- Location: FF_X62_Y50_N1
\memory_unit|rw_96x8_sync_u|RAM~472\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1323_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~472_q\);

-- Location: FF_X59_Y51_N13
\memory_unit|rw_96x8_sync_u|RAM~232\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~232feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1324_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~232_q\);

-- Location: FF_X61_Y50_N21
\memory_unit|rw_96x8_sync_u|RAM~216\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1325_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~216_q\);

-- Location: LCCOMB_X61_Y50_N20
\memory_unit|rw_96x8_sync_u|RAM~807\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~807_combout\ = (\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~232_q\) # ((\memory_unit|ram_address[5]~0_combout\)))) # (!\memory_unit|ram_address[1]~1_combout\ & 
-- (((\memory_unit|rw_96x8_sync_u|RAM~216_q\ & !\memory_unit|ram_address[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~232_q\,
	datab => \memory_unit|ram_address[1]~1_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~216_q\,
	datad => \memory_unit|ram_address[5]~0_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~807_combout\);

-- Location: FF_X62_Y51_N21
\memory_unit|rw_96x8_sync_u|RAM~488\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~488feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1326_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~488_q\);

-- Location: LCCOMB_X62_Y50_N0
\memory_unit|rw_96x8_sync_u|RAM~808\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~808_combout\ = (\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~807_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~488_q\)) # (!\memory_unit|rw_96x8_sync_u|RAM~807_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~472_q\))))) # (!\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~807_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[5]~0_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~488_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~472_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~807_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~808_combout\);

-- Location: LCCOMB_X53_Y51_N12
\memory_unit|rw_96x8_sync_u|RAM~809\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~809_combout\ = (\memory_unit|ram_address[4]~2_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~806_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~808_combout\))) # (!\memory_unit|rw_96x8_sync_u|RAM~806_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~801_combout\)))) # (!\memory_unit|ram_address[4]~2_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~806_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~801_combout\,
	datab => \memory_unit|ram_address[4]~2_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~806_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~808_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~809_combout\);

-- Location: FF_X55_Y52_N29
\memory_unit|rw_96x8_sync_u|RAM~432\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1328_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~432_q\);

-- Location: FF_X54_Y52_N25
\memory_unit|rw_96x8_sync_u|RAM~184\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1329_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~184_q\);

-- Location: FF_X55_Y52_N11
\memory_unit|rw_96x8_sync_u|RAM~176\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1330_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~176_q\);

-- Location: LCCOMB_X55_Y52_N10
\memory_unit|rw_96x8_sync_u|RAM~810\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~810_combout\ = (\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|ram_address[0]~3_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~184_q\)) # (!\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~176_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[5]~0_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~184_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~176_q\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~810_combout\);

-- Location: FF_X57_Y52_N25
\memory_unit|rw_96x8_sync_u|RAM~440\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~440feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1331_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~440_q\);

-- Location: LCCOMB_X55_Y52_N28
\memory_unit|rw_96x8_sync_u|RAM~811\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~811_combout\ = (\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~810_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~440_q\)) # (!\memory_unit|rw_96x8_sync_u|RAM~810_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~432_q\))))) # (!\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~810_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[5]~0_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~440_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~432_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~810_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~811_combout\);

-- Location: FF_X53_Y52_N1
\memory_unit|rw_96x8_sync_u|RAM~304\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~304feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1337_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~304_q\);

-- Location: FF_X57_Y52_N3
\memory_unit|rw_96x8_sync_u|RAM~56\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~56feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1338_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~56_q\);

-- Location: FF_X56_Y48_N9
\memory_unit|rw_96x8_sync_u|RAM~48\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1339_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~48_q\);

-- Location: LCCOMB_X56_Y48_N8
\memory_unit|rw_96x8_sync_u|RAM~814\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~814_combout\ = (\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|ram_address[0]~3_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~56_q\)) # (!\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~48_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~56_q\,
	datab => \memory_unit|ram_address[5]~0_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~48_q\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~814_combout\);

-- Location: FF_X53_Y52_N31
\memory_unit|rw_96x8_sync_u|RAM~312\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1340_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~312_q\);

-- Location: LCCOMB_X53_Y52_N30
\memory_unit|rw_96x8_sync_u|RAM~815\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~815_combout\ = (\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~814_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~312_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~814_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~304_q\)))) # (!\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~814_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[5]~0_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~304_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~312_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~814_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~815_combout\);

-- Location: FF_X56_Y50_N5
\memory_unit|rw_96x8_sync_u|RAM~160\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~160_q\);

-- Location: FF_X61_Y47_N17
\memory_unit|rw_96x8_sync_u|RAM~416\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~416feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~416_q\);

-- Location: FF_X58_Y51_N1
\memory_unit|rw_96x8_sync_u|RAM~280\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~280feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~280_q\);

-- Location: FF_X57_Y51_N3
\memory_unit|rw_96x8_sync_u|RAM~40\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~40_q\);

-- Location: FF_X57_Y51_N21
\memory_unit|rw_96x8_sync_u|RAM~24\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~24_q\);

-- Location: LCCOMB_X58_Y51_N2
\memory_unit|rw_96x8_sync_u|RAM~822\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~822_combout\ = (\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|ram_address[1]~1_combout\)))) # (!\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|ram_address[1]~1_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~40_q\)) # (!\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~24_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~40_q\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~24_q\,
	datac => \memory_unit|ram_address[5]~0_combout\,
	datad => \memory_unit|ram_address[1]~1_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~822_combout\);

-- Location: FF_X58_Y51_N13
\memory_unit|rw_96x8_sync_u|RAM~296\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~296_q\);

-- Location: LCCOMB_X58_Y51_N12
\memory_unit|rw_96x8_sync_u|RAM~823\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~823_combout\ = (\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~822_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~296_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~822_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~280_q\)))) # (!\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~822_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[5]~0_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~280_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~296_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~822_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~823_combout\);

-- Location: FF_X55_Y51_N23
\memory_unit|rw_96x8_sync_u|RAM~272\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~272_q\);

-- Location: FF_X54_Y51_N7
\memory_unit|rw_96x8_sync_u|RAM~32\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~32_q\);

-- Location: FF_X53_Y51_N15
\memory_unit|rw_96x8_sync_u|RAM~16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~1425_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~16_q\);

-- Location: LCCOMB_X54_Y51_N6
\memory_unit|rw_96x8_sync_u|RAM~824\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~824_combout\ = (\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|ram_address[1]~1_combout\)))) # (!\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|ram_address[1]~1_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~32_q\))) # (!\memory_unit|ram_address[1]~1_combout\ & (!\memory_unit|rw_96x8_sync_u|RAM~16_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~16_q\,
	datab => \memory_unit|ram_address[5]~0_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~32_q\,
	datad => \memory_unit|ram_address[1]~1_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~824_combout\);

-- Location: FF_X53_Y51_N21
\memory_unit|rw_96x8_sync_u|RAM~288\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~288_q\);

-- Location: LCCOMB_X53_Y51_N20
\memory_unit|rw_96x8_sync_u|RAM~825\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~825_combout\ = (\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~824_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~288_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~824_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~272_q\)))) # (!\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~824_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~272_q\,
	datab => \memory_unit|ram_address[5]~0_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~288_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~824_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~825_combout\);

-- Location: LCCOMB_X53_Y51_N30
\memory_unit|rw_96x8_sync_u|RAM~826\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~826_combout\ = (\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|ram_address[4]~2_combout\) # ((\memory_unit|rw_96x8_sync_u|RAM~823_combout\)))) # (!\memory_unit|ram_address[0]~3_combout\ & 
-- (!\memory_unit|ram_address[4]~2_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~825_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[0]~3_combout\,
	datab => \memory_unit|ram_address[4]~2_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~823_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~825_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~826_combout\);

-- Location: FF_X63_Y48_N1
\memory_unit|rw_96x8_sync_u|RAM~496\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1364_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~496_q\);

-- Location: FF_X63_Y50_N9
\memory_unit|rw_96x8_sync_u|RAM~248\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~248feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~248_q\);

-- Location: FF_X63_Y48_N27
\memory_unit|rw_96x8_sync_u|RAM~240\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1366_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~240_q\);

-- Location: LCCOMB_X63_Y48_N26
\memory_unit|rw_96x8_sync_u|RAM~831\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~831_combout\ = (\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|ram_address[0]~3_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~248_q\)) # (!\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~240_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[5]~0_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~248_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~240_q\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~831_combout\);

-- Location: FF_X63_Y50_N27
\memory_unit|rw_96x8_sync_u|RAM~504\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~504feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~504_q\);

-- Location: LCCOMB_X63_Y48_N0
\memory_unit|rw_96x8_sync_u|RAM~832\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~832_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~831_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~504_q\) # ((!\memory_unit|ram_address[5]~0_combout\)))) # (!\memory_unit|rw_96x8_sync_u|RAM~831_combout\ & 
-- (((\memory_unit|rw_96x8_sync_u|RAM~496_q\ & \memory_unit|ram_address[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~831_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~504_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~496_q\,
	datad => \memory_unit|ram_address[5]~0_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~832_combout\);

-- Location: FF_X61_Y52_N21
\memory_unit|rw_96x8_sync_u|RAM~384\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~384feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~384_q\);

-- Location: FF_X62_Y50_N23
\memory_unit|rw_96x8_sync_u|RAM~120\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~120_q\);

-- Location: FF_X62_Y48_N31
\memory_unit|rw_96x8_sync_u|RAM~112\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~112_q\);

-- Location: LCCOMB_X62_Y48_N30
\memory_unit|rw_96x8_sync_u|RAM~835\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~835_combout\ = (\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|ram_address[0]~3_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~120_q\)) # (!\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~112_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~120_q\,
	datab => \memory_unit|ram_address[5]~0_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~112_q\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~835_combout\);

-- Location: FF_X63_Y49_N21
\memory_unit|rw_96x8_sync_u|RAM~264\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~264feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~264_q\);

-- Location: FF_X57_Y44_N5
\memory_unit|rw_96x8_sync_u|RAM~696\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~696_q\);

-- Location: FF_X56_Y44_N17
\memory_unit|rw_96x8_sync_u|RAM~704\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~704feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~704_q\);

-- Location: FF_X57_Y44_N3
\memory_unit|rw_96x8_sync_u|RAM~688\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~688_q\);

-- Location: LCCOMB_X57_Y44_N2
\memory_unit|rw_96x8_sync_u|RAM~842\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~842_combout\ = (\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~704_q\) # ((\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|ram_address[1]~1_combout\ & 
-- (((\memory_unit|rw_96x8_sync_u|RAM~688_q\ & !\memory_unit|ram_address[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~704_q\,
	datab => \memory_unit|ram_address[1]~1_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~688_q\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~842_combout\);

-- Location: FF_X58_Y44_N5
\memory_unit|rw_96x8_sync_u|RAM~712\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~712feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~712_q\);

-- Location: LCCOMB_X57_Y44_N4
\memory_unit|rw_96x8_sync_u|RAM~843\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~843_combout\ = (\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~842_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~712_q\)) # (!\memory_unit|rw_96x8_sync_u|RAM~842_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~696_q\))))) # (!\memory_unit|ram_address[0]~3_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~842_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~712_q\,
	datab => \memory_unit|ram_address[0]~3_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~696_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~842_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~843_combout\);

-- Location: FF_X61_Y47_N31
\memory_unit|rw_96x8_sync_u|RAM~760\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~760feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~760_q\);

-- Location: FF_X57_Y45_N17
\memory_unit|rw_96x8_sync_u|RAM~608\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~608feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~608_q\);

-- Location: FF_X55_Y45_N17
\memory_unit|rw_96x8_sync_u|RAM~600\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1402_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~600_q\);

-- Location: FF_X56_Y45_N29
\memory_unit|rw_96x8_sync_u|RAM~592\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~592_q\);

-- Location: LCCOMB_X56_Y45_N28
\memory_unit|rw_96x8_sync_u|RAM~852\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~852_combout\ = (\memory_unit|ram_address[1]~1_combout\ & (((\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|ram_address[0]~3_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~600_q\)) # (!\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~592_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~600_q\,
	datab => \memory_unit|ram_address[1]~1_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~592_q\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~852_combout\);

-- Location: FF_X56_Y45_N31
\memory_unit|rw_96x8_sync_u|RAM~616\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1404_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~616_q\);

-- Location: LCCOMB_X56_Y45_N30
\memory_unit|rw_96x8_sync_u|RAM~853\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~853_combout\ = (\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~852_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~616_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~852_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~608_q\)))) # (!\memory_unit|ram_address[1]~1_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~852_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[1]~1_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~608_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~616_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~852_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~853_combout\);

-- Location: FF_X59_Y46_N31
\memory_unit|rw_96x8_sync_u|RAM~544\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~544feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1409_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~544_q\);

-- Location: FF_X62_Y45_N21
\memory_unit|rw_96x8_sync_u|RAM~632\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~632feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1413_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~632_q\);

-- Location: FF_X62_Y45_N3
\memory_unit|rw_96x8_sync_u|RAM~640\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~640feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1414_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~640_q\);

-- Location: FF_X54_Y47_N11
\cpu_u|control_unit_module|current_state.S_BRANCH_4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \cpu_u|control_unit_module|next_state.S_BRANCH_4_663~combout\,
	clrn => \reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu_u|control_unit_module|current_state.S_BRANCH_4~q\);

-- Location: FF_X56_Y47_N21
\cpu_u|control_unit_module|current_state.S_LOAD_AND_STORE_4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \cpu_u|control_unit_module|next_state.S_LOAD_AND_STORE_4_798~combout\,
	clrn => \reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu_u|control_unit_module|current_state.S_LOAD_AND_STORE_4~q\);

-- Location: LCCOMB_X58_Y48_N30
\cpu_u|data_path_u|BUS2[7]~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[7]~11_combout\ = (!\cpu_u|data_path_u|MAR\(6)) # (!\cpu_u|data_path_u|MAR\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|MAR\(5),
	datad => \cpu_u|data_path_u|MAR\(6),
	combout => \cpu_u|data_path_u|BUS2[7]~11_combout\);

-- Location: LCCOMB_X54_Y51_N12
\cpu_u|control_unit_module|Equal10~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|control_unit_module|Equal10~0_combout\ = (\cpu_u|data_path_u|IR_Reg\(2) & (\cpu_u|data_path_u|IR_Reg\(1) & (!\cpu_u|data_path_u|IR_Reg\(3) & \cpu_u|control_unit_module|Equal6~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|IR_Reg\(2),
	datab => \cpu_u|data_path_u|IR_Reg\(1),
	datac => \cpu_u|data_path_u|IR_Reg\(3),
	datad => \cpu_u|control_unit_module|Equal6~0_combout\,
	combout => \cpu_u|control_unit_module|Equal10~0_combout\);

-- Location: LCCOMB_X58_Y12_N20
\cpu_u|data_path_u|BUS2[2]~25\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[2]~25_combout\ = (\cpu_u|data_path_u|MAR\(0) & ((\port_in_13[2]~input_o\) # ((\cpu_u|data_path_u|MAR\(1))))) # (!\cpu_u|data_path_u|MAR\(0) & (((\port_in_12[2]~input_o\ & !\cpu_u|data_path_u|MAR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_13[2]~input_o\,
	datab => \port_in_12[2]~input_o\,
	datac => \cpu_u|data_path_u|MAR\(0),
	datad => \cpu_u|data_path_u|MAR\(1),
	combout => \cpu_u|data_path_u|BUS2[2]~25_combout\);

-- Location: LCCOMB_X58_Y12_N26
\cpu_u|data_path_u|BUS2[2]~26\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[2]~26_combout\ = (\cpu_u|data_path_u|MAR\(1) & ((\cpu_u|data_path_u|BUS2[2]~25_combout\ & ((\port_in_15[2]~input_o\))) # (!\cpu_u|data_path_u|BUS2[2]~25_combout\ & (\port_in_14[2]~input_o\)))) # (!\cpu_u|data_path_u|MAR\(1) & 
-- (((\cpu_u|data_path_u|BUS2[2]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|MAR\(1),
	datab => \port_in_14[2]~input_o\,
	datac => \port_in_15[2]~input_o\,
	datad => \cpu_u|data_path_u|BUS2[2]~25_combout\,
	combout => \cpu_u|data_path_u|BUS2[2]~26_combout\);

-- Location: FF_X53_Y52_N13
\memory_unit|rw_96x8_sync_u|RAM~314\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~314feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1340_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~314_q\);

-- Location: FF_X57_Y52_N23
\memory_unit|rw_96x8_sync_u|RAM~442\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~442feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1331_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~442_q\);

-- Location: FF_X56_Y52_N23
\memory_unit|rw_96x8_sync_u|RAM~194\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~194feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~194_q\);

-- Location: FF_X55_Y52_N13
\memory_unit|rw_96x8_sync_u|RAM~178\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1330_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~178_q\);

-- Location: FF_X53_Y52_N7
\memory_unit|rw_96x8_sync_u|RAM~306\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~306feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1337_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~306_q\);

-- Location: FF_X56_Y48_N7
\memory_unit|rw_96x8_sync_u|RAM~50\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1339_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~50_q\);

-- Location: LCCOMB_X56_Y48_N6
\memory_unit|rw_96x8_sync_u|RAM~867\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~867_combout\ = (\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~306_q\) # ((\memory_unit|ram_address[4]~2_combout\)))) # (!\memory_unit|ram_address[5]~0_combout\ & 
-- (((\memory_unit|rw_96x8_sync_u|RAM~50_q\ & !\memory_unit|ram_address[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~306_q\,
	datab => \memory_unit|ram_address[5]~0_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~50_q\,
	datad => \memory_unit|ram_address[4]~2_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~867_combout\);

-- Location: FF_X56_Y48_N25
\memory_unit|rw_96x8_sync_u|RAM~434\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1328_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~434_q\);

-- Location: LCCOMB_X56_Y48_N24
\memory_unit|rw_96x8_sync_u|RAM~868\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~868_combout\ = (\memory_unit|ram_address[4]~2_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~867_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~434_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~867_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~178_q\)))) # (!\memory_unit|ram_address[4]~2_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~867_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~178_q\,
	datab => \memory_unit|ram_address[4]~2_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~434_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~867_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~868_combout\);

-- Location: FF_X56_Y53_N7
\memory_unit|rw_96x8_sync_u|RAM~330\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~330feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1336_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~330_q\);

-- Location: FF_X54_Y53_N7
\memory_unit|rw_96x8_sync_u|RAM~458\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~458feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1344_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~458_q\);

-- Location: FF_X59_Y52_N13
\memory_unit|rw_96x8_sync_u|RAM~226\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~226feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1305_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~226_q\);

-- Location: FF_X58_Y50_N31
\memory_unit|rw_96x8_sync_u|RAM~346\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~346feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1312_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~346_q\);

-- Location: FF_X59_Y47_N5
\memory_unit|rw_96x8_sync_u|RAM~106\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~106feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1314_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~106_q\);

-- Location: FF_X59_Y53_N19
\memory_unit|rw_96x8_sync_u|RAM~338\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~338feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1319_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~338_q\);

-- Location: FF_X63_Y50_N25
\memory_unit|rw_96x8_sync_u|RAM~250\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~250feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~250_q\);

-- Location: FF_X61_Y52_N1
\memory_unit|rw_96x8_sync_u|RAM~386\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~386feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~386_q\);

-- Location: FF_X62_Y52_N7
\memory_unit|rw_96x8_sync_u|RAM~138\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~138feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1370_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~138_q\);

-- Location: FF_X62_Y48_N21
\memory_unit|rw_96x8_sync_u|RAM~370\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~370feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~370_q\);

-- Location: FF_X62_Y50_N19
\memory_unit|rw_96x8_sync_u|RAM~122\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~122feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~122_q\);

-- Location: FF_X63_Y49_N3
\memory_unit|rw_96x8_sync_u|RAM~266\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~266feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~266_q\);

-- Location: FF_X56_Y44_N15
\memory_unit|rw_96x8_sync_u|RAM~706\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~706feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~706_q\);

-- Location: FF_X57_Y44_N27
\memory_unit|rw_96x8_sync_u|RAM~690\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~690_q\);

-- Location: LCCOMB_X57_Y44_N26
\memory_unit|rw_96x8_sync_u|RAM~905\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~905_combout\ = (\memory_unit|ram_address[0]~3_combout\ & (((\memory_unit|ram_address[1]~1_combout\)))) # (!\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|ram_address[1]~1_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~706_q\)) # (!\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~690_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~706_q\,
	datab => \memory_unit|ram_address[0]~3_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~690_q\,
	datad => \memory_unit|ram_address[1]~1_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~905_combout\);

-- Location: FF_X59_Y46_N1
\memory_unit|rw_96x8_sync_u|RAM~674\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~674_q\);

-- Location: FF_X59_Y45_N9
\memory_unit|rw_96x8_sync_u|RAM~666\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~666feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1394_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~666_q\);

-- Location: FF_X61_Y47_N19
\memory_unit|rw_96x8_sync_u|RAM~762\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~762_q\);

-- Location: FF_X55_Y45_N25
\memory_unit|rw_96x8_sync_u|RAM~602\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~602feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1402_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~602_q\);

-- Location: FF_X56_Y45_N11
\memory_unit|rw_96x8_sync_u|RAM~618\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1404_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~618_q\);

-- Location: FF_X55_Y45_N27
\memory_unit|rw_96x8_sync_u|RAM~570\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1405_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~570_q\);

-- Location: FF_X59_Y45_N15
\memory_unit|rw_96x8_sync_u|RAM~578\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~578feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1406_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~578_q\);

-- Location: FF_X59_Y46_N3
\memory_unit|rw_96x8_sync_u|RAM~546\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~546feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1409_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~546_q\);

-- Location: FF_X62_Y45_N13
\memory_unit|rw_96x8_sync_u|RAM~634\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1413_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~634_q\);

-- Location: FF_X62_Y45_N7
\memory_unit|rw_96x8_sync_u|RAM~642\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~642feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1414_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~642_q\);

-- Location: LCCOMB_X55_Y48_N12
\cpu_u|data_path_u|ALU_unit|Add2~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Add2~17_combout\ = (\cpu_u|control_unit_module|ALU_Sel[2]~24_combout\ & ((\cpu_u|data_path_u|ALU_unit|Add2~15_combout\) # ((\cpu_u|data_path_u|ALU_unit|Mux8~0_combout\ & \cpu_u|data_path_u|ALU_unit|Add3~4_combout\)))) # 
-- (!\cpu_u|control_unit_module|ALU_Sel[2]~24_combout\ & (\cpu_u|data_path_u|ALU_unit|Mux8~0_combout\ & (\cpu_u|data_path_u|ALU_unit|Add3~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|control_unit_module|ALU_Sel[2]~24_combout\,
	datab => \cpu_u|data_path_u|ALU_unit|Mux8~0_combout\,
	datac => \cpu_u|data_path_u|ALU_unit|Add3~4_combout\,
	datad => \cpu_u|data_path_u|ALU_unit|Add2~15_combout\,
	combout => \cpu_u|data_path_u|ALU_unit|Add2~17_combout\);

-- Location: LCCOMB_X77_Y24_N28
\cpu_u|data_path_u|BUS2[1]~32\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[1]~32_combout\ = (\cpu_u|data_path_u|MAR\(3) & (((\cpu_u|data_path_u|MAR\(2)) # (\port_in_10[1]~input_o\)))) # (!\cpu_u|data_path_u|MAR\(3) & (\port_in_02[1]~input_o\ & (!\cpu_u|data_path_u|MAR\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_02[1]~input_o\,
	datab => \cpu_u|data_path_u|MAR\(3),
	datac => \cpu_u|data_path_u|MAR\(2),
	datad => \port_in_10[1]~input_o\,
	combout => \cpu_u|data_path_u|BUS2[1]~32_combout\);

-- Location: LCCOMB_X77_Y24_N26
\cpu_u|data_path_u|BUS2[1]~33\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[1]~33_combout\ = (\cpu_u|data_path_u|MAR\(2) & ((\cpu_u|data_path_u|BUS2[1]~32_combout\ & (\port_in_14[1]~input_o\)) # (!\cpu_u|data_path_u|BUS2[1]~32_combout\ & ((\port_in_06[1]~input_o\))))) # (!\cpu_u|data_path_u|MAR\(2) & 
-- (((\cpu_u|data_path_u|BUS2[1]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_14[1]~input_o\,
	datab => \port_in_06[1]~input_o\,
	datac => \cpu_u|data_path_u|MAR\(2),
	datad => \cpu_u|data_path_u|BUS2[1]~32_combout\,
	combout => \cpu_u|data_path_u|BUS2[1]~33_combout\);

-- Location: FF_X59_Y49_N9
\memory_unit|rw_96x8_sync_u|RAM~353\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1322_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~353_q\);

-- Location: FF_X61_Y50_N15
\memory_unit|rw_96x8_sync_u|RAM~217\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~217feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1325_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~217_q\);

-- Location: FF_X58_Y52_N21
\memory_unit|rw_96x8_sync_u|RAM~209\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1307_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~209_q\);

-- Location: FF_X59_Y53_N5
\memory_unit|rw_96x8_sync_u|RAM~337\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~337feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1319_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~337_q\);

-- Location: FF_X57_Y50_N21
\memory_unit|rw_96x8_sync_u|RAM~361\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~361feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1318_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~361_q\);

-- Location: FF_X56_Y48_N23
\memory_unit|rw_96x8_sync_u|RAM~433\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1328_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~433_q\);

-- Location: FF_X54_Y52_N29
\memory_unit|rw_96x8_sync_u|RAM~185\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~185feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1329_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~185_q\);

-- Location: FF_X55_Y52_N15
\memory_unit|rw_96x8_sync_u|RAM~177\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1330_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~177_q\);

-- Location: LCCOMB_X55_Y52_N14
\memory_unit|rw_96x8_sync_u|RAM~936\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~936_combout\ = (\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|ram_address[0]~3_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~185_q\)) # (!\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~177_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[5]~0_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~185_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~177_q\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~936_combout\);

-- Location: FF_X57_Y52_N17
\memory_unit|rw_96x8_sync_u|RAM~441\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1331_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~441_q\);

-- Location: LCCOMB_X56_Y48_N22
\memory_unit|rw_96x8_sync_u|RAM~937\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~937_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~936_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~441_q\)) # (!\memory_unit|ram_address[5]~0_combout\))) # (!\memory_unit|rw_96x8_sync_u|RAM~936_combout\ & 
-- (\memory_unit|ram_address[5]~0_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~433_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~936_combout\,
	datab => \memory_unit|ram_address[5]~0_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~433_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~441_q\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~937_combout\);

-- Location: FF_X53_Y52_N9
\memory_unit|rw_96x8_sync_u|RAM~305\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~305feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1337_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~305_q\);

-- Location: FF_X57_Y52_N19
\memory_unit|rw_96x8_sync_u|RAM~57\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1338_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~57_q\);

-- Location: FF_X57_Y49_N1
\memory_unit|rw_96x8_sync_u|RAM~49\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1339_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~49_q\);

-- Location: LCCOMB_X57_Y49_N0
\memory_unit|rw_96x8_sync_u|RAM~940\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~940_combout\ = (\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|ram_address[0]~3_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~57_q\)) # (!\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~49_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[5]~0_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~57_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~49_q\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~940_combout\);

-- Location: FF_X57_Y49_N23
\memory_unit|rw_96x8_sync_u|RAM~313\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1340_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~313_q\);

-- Location: LCCOMB_X57_Y49_N22
\memory_unit|rw_96x8_sync_u|RAM~941\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~941_combout\ = (\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~940_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~313_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~940_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~305_q\)))) # (!\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~940_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~305_q\,
	datab => \memory_unit|ram_address[5]~0_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~313_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~940_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~941_combout\);

-- Location: FF_X56_Y50_N9
\memory_unit|rw_96x8_sync_u|RAM~161\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~161feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~161_q\);

-- Location: FF_X57_Y51_N7
\memory_unit|rw_96x8_sync_u|RAM~25\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~1426_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~25_q\);

-- Location: FF_X59_Y47_N27
\memory_unit|rw_96x8_sync_u|RAM~17\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~1427_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~17_q\);

-- Location: FF_X56_Y49_N25
\memory_unit|rw_96x8_sync_u|RAM~409\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~409feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~409_q\);

-- Location: FF_X59_Y50_N31
\memory_unit|rw_96x8_sync_u|RAM~169\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~169feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~169_q\);

-- Location: FF_X59_Y50_N17
\memory_unit|rw_96x8_sync_u|RAM~153\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~153_q\);

-- Location: LCCOMB_X59_Y50_N16
\memory_unit|rw_96x8_sync_u|RAM~953\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~953_combout\ = (\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|ram_address[1]~1_combout\)))) # (!\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|ram_address[1]~1_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~169_q\)) # (!\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~153_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~169_q\,
	datab => \memory_unit|ram_address[5]~0_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~153_q\,
	datad => \memory_unit|ram_address[1]~1_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~953_combout\);

-- Location: FF_X56_Y50_N15
\memory_unit|rw_96x8_sync_u|RAM~425\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1362_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~425_q\);

-- Location: LCCOMB_X56_Y50_N14
\memory_unit|rw_96x8_sync_u|RAM~954\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~954_combout\ = (\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~953_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~425_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~953_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~409_q\)))) # (!\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~953_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[5]~0_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~409_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~425_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~953_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~954_combout\);

-- Location: FF_X62_Y49_N7
\memory_unit|rw_96x8_sync_u|RAM~257\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~257feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~257_q\);

-- Location: FF_X63_Y48_N23
\memory_unit|rw_96x8_sync_u|RAM~241\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1366_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~241_q\);

-- Location: LCCOMB_X63_Y48_N22
\memory_unit|rw_96x8_sync_u|RAM~957\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~957_combout\ = (\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~257_q\) # ((\memory_unit|ram_address[5]~0_combout\)))) # (!\memory_unit|ram_address[1]~1_combout\ & 
-- (((\memory_unit|rw_96x8_sync_u|RAM~241_q\ & !\memory_unit|ram_address[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[1]~1_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~257_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~241_q\,
	datad => \memory_unit|ram_address[5]~0_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~957_combout\);

-- Location: FF_X61_Y48_N31
\memory_unit|rw_96x8_sync_u|RAM~377\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~377feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~377_q\);

-- Location: FF_X62_Y52_N29
\memory_unit|rw_96x8_sync_u|RAM~137\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~137feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1370_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~137_q\);

-- Location: FF_X63_Y50_N29
\memory_unit|rw_96x8_sync_u|RAM~505\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~505feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~505_q\);

-- Location: FF_X56_Y44_N21
\memory_unit|rw_96x8_sync_u|RAM~705\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~705feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~705_q\);

-- Location: FF_X57_Y44_N11
\memory_unit|rw_96x8_sync_u|RAM~689\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~689_q\);

-- Location: LCCOMB_X57_Y44_N10
\memory_unit|rw_96x8_sync_u|RAM~968\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~968_combout\ = (\memory_unit|ram_address[0]~3_combout\ & (((\memory_unit|ram_address[1]~1_combout\)))) # (!\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|ram_address[1]~1_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~705_q\)) # (!\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~689_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~705_q\,
	datab => \memory_unit|ram_address[0]~3_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~689_q\,
	datad => \memory_unit|ram_address[1]~1_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~968_combout\);

-- Location: FF_X54_Y46_N27
\memory_unit|rw_96x8_sync_u|RAM~729\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~729feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~729_q\);

-- Location: FF_X59_Y46_N9
\memory_unit|rw_96x8_sync_u|RAM~673\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~673_q\);

-- Location: FF_X61_Y47_N27
\memory_unit|rw_96x8_sync_u|RAM~761\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~761feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~761_q\);

-- Location: FF_X62_Y46_N7
\memory_unit|rw_96x8_sync_u|RAM~769\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~769feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1398_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~769_q\);

-- Location: FF_X57_Y45_N1
\memory_unit|rw_96x8_sync_u|RAM~609\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~609_q\);

-- Location: FF_X55_Y45_N9
\memory_unit|rw_96x8_sync_u|RAM~601\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~601feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1402_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~601_q\);

-- Location: FF_X56_Y45_N5
\memory_unit|rw_96x8_sync_u|RAM~593\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~593_q\);

-- Location: LCCOMB_X56_Y45_N4
\memory_unit|rw_96x8_sync_u|RAM~978\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~978_combout\ = (\memory_unit|ram_address[1]~1_combout\ & (((\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|ram_address[0]~3_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~601_q\)) # (!\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~593_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~601_q\,
	datab => \memory_unit|ram_address[1]~1_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~593_q\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~978_combout\);

-- Location: FF_X56_Y45_N27
\memory_unit|rw_96x8_sync_u|RAM~617\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1404_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~617_q\);

-- Location: LCCOMB_X57_Y45_N0
\memory_unit|rw_96x8_sync_u|RAM~979\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~979_combout\ = (\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~978_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~617_q\)) # (!\memory_unit|rw_96x8_sync_u|RAM~978_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~609_q\))))) # (!\memory_unit|ram_address[1]~1_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~978_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~617_q\,
	datab => \memory_unit|ram_address[1]~1_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~609_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~978_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~979_combout\);

-- Location: FF_X55_Y45_N19
\memory_unit|rw_96x8_sync_u|RAM~569\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~569feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1405_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~569_q\);

-- Location: FF_X59_Y45_N11
\memory_unit|rw_96x8_sync_u|RAM~577\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1406_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~577_q\);

-- Location: FF_X58_Y45_N9
\memory_unit|rw_96x8_sync_u|RAM~561\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1407_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~561_q\);

-- Location: LCCOMB_X58_Y45_N8
\memory_unit|rw_96x8_sync_u|RAM~980\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~980_combout\ = (\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~577_q\) # ((\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|ram_address[1]~1_combout\ & 
-- (((\memory_unit|rw_96x8_sync_u|RAM~561_q\ & !\memory_unit|ram_address[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[1]~1_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~577_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~561_q\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~980_combout\);

-- Location: FF_X58_Y45_N3
\memory_unit|rw_96x8_sync_u|RAM~585\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1408_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~585_q\);

-- Location: LCCOMB_X58_Y45_N2
\memory_unit|rw_96x8_sync_u|RAM~981\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~981_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~980_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~585_q\) # (!\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|rw_96x8_sync_u|RAM~980_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~569_q\ & ((\memory_unit|ram_address[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~569_q\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~980_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~585_q\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~981_combout\);

-- Location: FF_X59_Y46_N11
\memory_unit|rw_96x8_sync_u|RAM~545\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1409_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~545_q\);

-- Location: FF_X54_Y45_N13
\memory_unit|rw_96x8_sync_u|RAM~537\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~537feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1410_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~537_q\);

-- Location: FF_X57_Y46_N29
\memory_unit|rw_96x8_sync_u|RAM~529\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1411_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~529_q\);

-- Location: LCCOMB_X57_Y46_N28
\memory_unit|rw_96x8_sync_u|RAM~982\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~982_combout\ = (\memory_unit|ram_address[1]~1_combout\ & (((\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|ram_address[0]~3_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~537_q\)) # (!\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~529_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~537_q\,
	datab => \memory_unit|ram_address[1]~1_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~529_q\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~982_combout\);

-- Location: FF_X57_Y46_N3
\memory_unit|rw_96x8_sync_u|RAM~553\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1412_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~553_q\);

-- Location: LCCOMB_X57_Y46_N2
\memory_unit|rw_96x8_sync_u|RAM~983\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~983_combout\ = (\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~982_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~553_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~982_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~545_q\)))) # (!\memory_unit|ram_address[1]~1_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~982_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~545_q\,
	datab => \memory_unit|ram_address[1]~1_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~553_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~982_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~983_combout\);

-- Location: LCCOMB_X57_Y46_N8
\memory_unit|rw_96x8_sync_u|RAM~984\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~984_combout\ = (\memory_unit|ram_address[2]~5_combout\ & ((\memory_unit|ram_address[3]~4_combout\) # ((\memory_unit|rw_96x8_sync_u|RAM~981_combout\)))) # (!\memory_unit|ram_address[2]~5_combout\ & 
-- (!\memory_unit|ram_address[3]~4_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~983_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[2]~5_combout\,
	datab => \memory_unit|ram_address[3]~4_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~983_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~981_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~984_combout\);

-- Location: FF_X62_Y45_N25
\memory_unit|rw_96x8_sync_u|RAM~633\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1413_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~633_q\);

-- Location: FF_X62_Y45_N11
\memory_unit|rw_96x8_sync_u|RAM~641\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1414_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~641_q\);

-- Location: FF_X61_Y45_N13
\memory_unit|rw_96x8_sync_u|RAM~625\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1415_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~625_q\);

-- Location: LCCOMB_X61_Y45_N12
\memory_unit|rw_96x8_sync_u|RAM~985\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~985_combout\ = (\memory_unit|ram_address[0]~3_combout\ & (((\memory_unit|ram_address[1]~1_combout\)))) # (!\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|ram_address[1]~1_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~641_q\)) # (!\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~625_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~641_q\,
	datab => \memory_unit|ram_address[0]~3_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~625_q\,
	datad => \memory_unit|ram_address[1]~1_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~985_combout\);

-- Location: FF_X61_Y45_N27
\memory_unit|rw_96x8_sync_u|RAM~649\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1416_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~649_q\);

-- Location: LCCOMB_X61_Y45_N26
\memory_unit|rw_96x8_sync_u|RAM~986\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~986_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~985_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~649_q\) # (!\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|rw_96x8_sync_u|RAM~985_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~633_q\ & ((\memory_unit|ram_address[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~985_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~633_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~649_q\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~986_combout\);

-- Location: LCCOMB_X57_Y46_N22
\memory_unit|rw_96x8_sync_u|RAM~987\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~987_combout\ = (\memory_unit|ram_address[3]~4_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~984_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~986_combout\)) # (!\memory_unit|rw_96x8_sync_u|RAM~984_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~979_combout\))))) # (!\memory_unit|ram_address[3]~4_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~984_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~986_combout\,
	datab => \memory_unit|ram_address[3]~4_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~984_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~979_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~987_combout\);

-- Location: LCCOMB_X58_Y12_N30
\cpu_u|data_path_u|BUS2[7]~46\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[7]~46_combout\ = (\cpu_u|data_path_u|MAR\(0) & (((\port_in_05[7]~input_o\) # (\cpu_u|data_path_u|MAR\(1))))) # (!\cpu_u|data_path_u|MAR\(0) & (\port_in_04[7]~input_o\ & ((!\cpu_u|data_path_u|MAR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_04[7]~input_o\,
	datab => \port_in_05[7]~input_o\,
	datac => \cpu_u|data_path_u|MAR\(0),
	datad => \cpu_u|data_path_u|MAR\(1),
	combout => \cpu_u|data_path_u|BUS2[7]~46_combout\);

-- Location: LCCOMB_X58_Y12_N24
\cpu_u|data_path_u|BUS2[7]~47\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[7]~47_combout\ = (\cpu_u|data_path_u|BUS2[7]~46_combout\ & (((\port_in_07[7]~input_o\) # (!\cpu_u|data_path_u|MAR\(1))))) # (!\cpu_u|data_path_u|BUS2[7]~46_combout\ & (\port_in_06[7]~input_o\ & ((\cpu_u|data_path_u|MAR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_06[7]~input_o\,
	datab => \port_in_07[7]~input_o\,
	datac => \cpu_u|data_path_u|BUS2[7]~46_combout\,
	datad => \cpu_u|data_path_u|MAR\(1),
	combout => \cpu_u|data_path_u|BUS2[7]~47_combout\);

-- Location: LCCOMB_X58_Y12_N10
\cpu_u|data_path_u|BUS2[7]~48\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[7]~48_combout\ = (\cpu_u|data_path_u|MAR\(0) & (((\cpu_u|data_path_u|MAR\(1))))) # (!\cpu_u|data_path_u|MAR\(0) & ((\cpu_u|data_path_u|MAR\(1) & ((\port_in_10[7]~input_o\))) # (!\cpu_u|data_path_u|MAR\(1) & 
-- (\port_in_08[7]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_08[7]~input_o\,
	datab => \port_in_10[7]~input_o\,
	datac => \cpu_u|data_path_u|MAR\(0),
	datad => \cpu_u|data_path_u|MAR\(1),
	combout => \cpu_u|data_path_u|BUS2[7]~48_combout\);

-- Location: LCCOMB_X58_Y12_N28
\cpu_u|data_path_u|BUS2[7]~49\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[7]~49_combout\ = (\cpu_u|data_path_u|MAR\(0) & ((\cpu_u|data_path_u|BUS2[7]~48_combout\ & (\port_in_11[7]~input_o\)) # (!\cpu_u|data_path_u|BUS2[7]~48_combout\ & ((\port_in_09[7]~input_o\))))) # (!\cpu_u|data_path_u|MAR\(0) & 
-- (((\cpu_u|data_path_u|BUS2[7]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_11[7]~input_o\,
	datab => \port_in_09[7]~input_o\,
	datac => \cpu_u|data_path_u|MAR\(0),
	datad => \cpu_u|data_path_u|BUS2[7]~48_combout\,
	combout => \cpu_u|data_path_u|BUS2[7]~49_combout\);

-- Location: LCCOMB_X58_Y12_N2
\cpu_u|data_path_u|BUS2[7]~50\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[7]~50_combout\ = (\cpu_u|data_path_u|MAR\(0) & (((\port_in_01[7]~input_o\) # (\cpu_u|data_path_u|MAR\(1))))) # (!\cpu_u|data_path_u|MAR\(0) & (\port_in_00[7]~input_o\ & ((!\cpu_u|data_path_u|MAR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_00[7]~input_o\,
	datab => \port_in_01[7]~input_o\,
	datac => \cpu_u|data_path_u|MAR\(0),
	datad => \cpu_u|data_path_u|MAR\(1),
	combout => \cpu_u|data_path_u|BUS2[7]~50_combout\);

-- Location: LCCOMB_X58_Y12_N8
\cpu_u|data_path_u|BUS2[7]~51\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[7]~51_combout\ = (\cpu_u|data_path_u|MAR\(1) & ((\cpu_u|data_path_u|BUS2[7]~50_combout\ & ((\port_in_03[7]~input_o\))) # (!\cpu_u|data_path_u|BUS2[7]~50_combout\ & (\port_in_02[7]~input_o\)))) # (!\cpu_u|data_path_u|MAR\(1) & 
-- (((\cpu_u|data_path_u|BUS2[7]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_02[7]~input_o\,
	datab => \port_in_03[7]~input_o\,
	datac => \cpu_u|data_path_u|MAR\(1),
	datad => \cpu_u|data_path_u|BUS2[7]~50_combout\,
	combout => \cpu_u|data_path_u|BUS2[7]~51_combout\);

-- Location: LCCOMB_X58_Y12_N6
\cpu_u|data_path_u|BUS2[7]~52\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[7]~52_combout\ = (\cpu_u|data_path_u|MAR\(2) & (\cpu_u|data_path_u|MAR\(3))) # (!\cpu_u|data_path_u|MAR\(2) & ((\cpu_u|data_path_u|MAR\(3) & ((\cpu_u|data_path_u|BUS2[7]~49_combout\))) # (!\cpu_u|data_path_u|MAR\(3) & 
-- (\cpu_u|data_path_u|BUS2[7]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|MAR\(2),
	datab => \cpu_u|data_path_u|MAR\(3),
	datac => \cpu_u|data_path_u|BUS2[7]~51_combout\,
	datad => \cpu_u|data_path_u|BUS2[7]~49_combout\,
	combout => \cpu_u|data_path_u|BUS2[7]~52_combout\);

-- Location: LCCOMB_X58_Y12_N0
\cpu_u|data_path_u|BUS2[7]~53\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[7]~53_combout\ = (\cpu_u|data_path_u|MAR\(0) & (((\cpu_u|data_path_u|MAR\(1))))) # (!\cpu_u|data_path_u|MAR\(0) & ((\cpu_u|data_path_u|MAR\(1) & ((\port_in_14[7]~input_o\))) # (!\cpu_u|data_path_u|MAR\(1) & 
-- (\port_in_12[7]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_12[7]~input_o\,
	datab => \port_in_14[7]~input_o\,
	datac => \cpu_u|data_path_u|MAR\(0),
	datad => \cpu_u|data_path_u|MAR\(1),
	combout => \cpu_u|data_path_u|BUS2[7]~53_combout\);

-- Location: LCCOMB_X58_Y12_N22
\cpu_u|data_path_u|BUS2[7]~54\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[7]~54_combout\ = (\cpu_u|data_path_u|MAR\(0) & ((\cpu_u|data_path_u|BUS2[7]~53_combout\ & (\port_in_15[7]~input_o\)) # (!\cpu_u|data_path_u|BUS2[7]~53_combout\ & ((\port_in_13[7]~input_o\))))) # (!\cpu_u|data_path_u|MAR\(0) & 
-- (((\cpu_u|data_path_u|BUS2[7]~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_15[7]~input_o\,
	datab => \port_in_13[7]~input_o\,
	datac => \cpu_u|data_path_u|MAR\(0),
	datad => \cpu_u|data_path_u|BUS2[7]~53_combout\,
	combout => \cpu_u|data_path_u|BUS2[7]~54_combout\);

-- Location: LCCOMB_X58_Y12_N16
\cpu_u|data_path_u|BUS2[7]~55\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[7]~55_combout\ = (\cpu_u|data_path_u|MAR\(2) & ((\cpu_u|data_path_u|BUS2[7]~52_combout\ & ((\cpu_u|data_path_u|BUS2[7]~54_combout\))) # (!\cpu_u|data_path_u|BUS2[7]~52_combout\ & (\cpu_u|data_path_u|BUS2[7]~47_combout\)))) # 
-- (!\cpu_u|data_path_u|MAR\(2) & (((\cpu_u|data_path_u|BUS2[7]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|MAR\(2),
	datab => \cpu_u|data_path_u|BUS2[7]~47_combout\,
	datac => \cpu_u|data_path_u|BUS2[7]~54_combout\,
	datad => \cpu_u|data_path_u|BUS2[7]~52_combout\,
	combout => \cpu_u|data_path_u|BUS2[7]~55_combout\);

-- Location: FF_X55_Y52_N9
\memory_unit|rw_96x8_sync_u|RAM~439\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1328_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~439_q\);

-- Location: FF_X54_Y52_N19
\memory_unit|rw_96x8_sync_u|RAM~191\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~191feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1329_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~191_q\);

-- Location: FF_X55_Y52_N3
\memory_unit|rw_96x8_sync_u|RAM~183\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1330_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~183_q\);

-- Location: LCCOMB_X55_Y52_N2
\memory_unit|rw_96x8_sync_u|RAM~989\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~989_combout\ = (\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|ram_address[0]~3_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~191_q\)) # (!\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~183_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[5]~0_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~191_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~183_q\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~989_combout\);

-- Location: FF_X57_Y52_N9
\memory_unit|rw_96x8_sync_u|RAM~447\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~447feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1331_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~447_q\);

-- Location: LCCOMB_X55_Y52_N8
\memory_unit|rw_96x8_sync_u|RAM~990\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~990_combout\ = (\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~989_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~447_q\)) # (!\memory_unit|rw_96x8_sync_u|RAM~989_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~439_q\))))) # (!\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~989_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[5]~0_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~447_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~439_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~989_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~990_combout\);

-- Location: FF_X56_Y53_N3
\memory_unit|rw_96x8_sync_u|RAM~327\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~327feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1333_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~327_q\);

-- Location: FF_X55_Y53_N1
\memory_unit|rw_96x8_sync_u|RAM~79\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~79feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1334_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~79_q\);

-- Location: FF_X57_Y53_N25
\memory_unit|rw_96x8_sync_u|RAM~71\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1335_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~71_q\);

-- Location: LCCOMB_X57_Y53_N24
\memory_unit|rw_96x8_sync_u|RAM~991\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~991_combout\ = (\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|ram_address[0]~3_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~79_q\)) # (!\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~71_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[5]~0_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~79_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~71_q\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~991_combout\);

-- Location: FF_X56_Y53_N5
\memory_unit|rw_96x8_sync_u|RAM~335\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1336_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~335_q\);

-- Location: LCCOMB_X56_Y53_N4
\memory_unit|rw_96x8_sync_u|RAM~992\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~992_combout\ = (\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~991_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~335_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~991_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~327_q\)))) # (!\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~991_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[5]~0_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~327_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~335_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~991_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~992_combout\);

-- Location: FF_X53_Y52_N15
\memory_unit|rw_96x8_sync_u|RAM~311\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~311feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1337_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~311_q\);

-- Location: FF_X57_Y52_N11
\memory_unit|rw_96x8_sync_u|RAM~63\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~63feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1338_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~63_q\);

-- Location: FF_X57_Y49_N17
\memory_unit|rw_96x8_sync_u|RAM~55\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1339_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~55_q\);

-- Location: LCCOMB_X57_Y49_N16
\memory_unit|rw_96x8_sync_u|RAM~993\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~993_combout\ = (\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|ram_address[0]~3_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~63_q\)) # (!\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~55_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~63_q\,
	datab => \memory_unit|ram_address[5]~0_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~55_q\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~993_combout\);

-- Location: FF_X57_Y49_N15
\memory_unit|rw_96x8_sync_u|RAM~319\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1340_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~319_q\);

-- Location: LCCOMB_X57_Y49_N14
\memory_unit|rw_96x8_sync_u|RAM~994\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~994_combout\ = (\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~993_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~319_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~993_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~311_q\)))) # (!\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~993_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~311_q\,
	datab => \memory_unit|ram_address[5]~0_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~319_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~993_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~994_combout\);

-- Location: LCCOMB_X57_Y49_N28
\memory_unit|rw_96x8_sync_u|RAM~995\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~995_combout\ = (\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|ram_address[4]~2_combout\) # ((\memory_unit|rw_96x8_sync_u|RAM~992_combout\)))) # (!\memory_unit|ram_address[1]~1_combout\ & 
-- (!\memory_unit|ram_address[4]~2_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~994_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[1]~1_combout\,
	datab => \memory_unit|ram_address[4]~2_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~994_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~992_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~995_combout\);

-- Location: FF_X56_Y52_N9
\memory_unit|rw_96x8_sync_u|RAM~455\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1341_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~455_q\);

-- Location: FF_X54_Y52_N13
\memory_unit|rw_96x8_sync_u|RAM~207\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~207feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1342_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~207_q\);

-- Location: FF_X56_Y52_N11
\memory_unit|rw_96x8_sync_u|RAM~199\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~199_q\);

-- Location: LCCOMB_X56_Y52_N10
\memory_unit|rw_96x8_sync_u|RAM~996\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~996_combout\ = (\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|ram_address[0]~3_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~207_q\)) # (!\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~199_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~207_q\,
	datab => \memory_unit|ram_address[5]~0_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~199_q\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~996_combout\);

-- Location: FF_X55_Y53_N31
\memory_unit|rw_96x8_sync_u|RAM~463\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~463feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1344_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~463_q\);

-- Location: LCCOMB_X56_Y52_N8
\memory_unit|rw_96x8_sync_u|RAM~997\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~997_combout\ = (\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~996_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~463_q\)) # (!\memory_unit|rw_96x8_sync_u|RAM~996_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~455_q\))))) # (!\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~996_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~463_q\,
	datab => \memory_unit|ram_address[5]~0_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~455_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~996_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~997_combout\);

-- Location: LCCOMB_X57_Y49_N30
\memory_unit|rw_96x8_sync_u|RAM~998\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~998_combout\ = (\memory_unit|ram_address[4]~2_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~995_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~997_combout\))) # (!\memory_unit|rw_96x8_sync_u|RAM~995_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~990_combout\)))) # (!\memory_unit|ram_address[4]~2_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~995_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~990_combout\,
	datab => \memory_unit|ram_address[4]~2_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~997_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~995_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~998_combout\);

-- Location: FF_X59_Y52_N3
\memory_unit|rw_96x8_sync_u|RAM~487\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~487feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1309_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~487_q\);

-- Location: FF_X58_Y50_N15
\memory_unit|rw_96x8_sync_u|RAM~351\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~351feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1312_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~351_q\);

-- Location: FF_X59_Y47_N25
\memory_unit|rw_96x8_sync_u|RAM~111\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~111feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1314_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~111_q\);

-- Location: FF_X57_Y50_N19
\memory_unit|rw_96x8_sync_u|RAM~95\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1316_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~95_q\);

-- Location: LCCOMB_X57_Y50_N18
\memory_unit|rw_96x8_sync_u|RAM~1001\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1001_combout\ = (\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~111_q\) # ((\memory_unit|ram_address[5]~0_combout\)))) # (!\memory_unit|ram_address[1]~1_combout\ & 
-- (((\memory_unit|rw_96x8_sync_u|RAM~95_q\ & !\memory_unit|ram_address[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~111_q\,
	datab => \memory_unit|ram_address[1]~1_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~95_q\,
	datad => \memory_unit|ram_address[5]~0_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1001_combout\);

-- Location: FF_X57_Y50_N1
\memory_unit|rw_96x8_sync_u|RAM~367\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1318_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~367_q\);

-- Location: LCCOMB_X57_Y50_N0
\memory_unit|rw_96x8_sync_u|RAM~1002\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1002_combout\ = (\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1001_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~367_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1001_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~351_q\)))) # (!\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1001_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[5]~0_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~351_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~367_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1001_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1002_combout\);

-- Location: FF_X59_Y53_N27
\memory_unit|rw_96x8_sync_u|RAM~343\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~343feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1319_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~343_q\);

-- Location: FF_X58_Y49_N31
\memory_unit|rw_96x8_sync_u|RAM~103\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~103feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1320_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~103_q\);

-- Location: FF_X59_Y49_N13
\memory_unit|rw_96x8_sync_u|RAM~87\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1321_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~87_q\);

-- Location: LCCOMB_X59_Y49_N12
\memory_unit|rw_96x8_sync_u|RAM~1003\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1003_combout\ = (\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|ram_address[1]~1_combout\)))) # (!\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|ram_address[1]~1_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~103_q\)) # (!\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~87_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[5]~0_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~103_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~87_q\,
	datad => \memory_unit|ram_address[1]~1_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1003_combout\);

-- Location: FF_X59_Y49_N23
\memory_unit|rw_96x8_sync_u|RAM~359\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1322_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~359_q\);

-- Location: LCCOMB_X59_Y49_N22
\memory_unit|rw_96x8_sync_u|RAM~1004\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1004_combout\ = (\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1003_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~359_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1003_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~343_q\)))) # (!\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1003_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[5]~0_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~343_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~359_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1003_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1004_combout\);

-- Location: LCCOMB_X58_Y48_N2
\memory_unit|rw_96x8_sync_u|RAM~1005\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1005_combout\ = (\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1002_combout\) # ((\memory_unit|ram_address[4]~2_combout\)))) # (!\memory_unit|ram_address[0]~3_combout\ & 
-- (((!\memory_unit|ram_address[4]~2_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1004_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~1002_combout\,
	datab => \memory_unit|ram_address[0]~3_combout\,
	datac => \memory_unit|ram_address[4]~2_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1004_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1005_combout\);

-- Location: FF_X61_Y47_N9
\memory_unit|rw_96x8_sync_u|RAM~423\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~423feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~423_q\);

-- Location: FF_X58_Y51_N27
\memory_unit|rw_96x8_sync_u|RAM~287\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~287feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~287_q\);

-- Location: FF_X57_Y51_N13
\memory_unit|rw_96x8_sync_u|RAM~47\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~47feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~47_q\);

-- Location: FF_X57_Y51_N31
\memory_unit|rw_96x8_sync_u|RAM~31\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~31_q\);

-- Location: LCCOMB_X57_Y51_N30
\memory_unit|rw_96x8_sync_u|RAM~1011\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1011_combout\ = (\memory_unit|ram_address[5]~0_combout\ & (\memory_unit|ram_address[1]~1_combout\)) # (!\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|ram_address[1]~1_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~47_q\))) # (!\memory_unit|ram_address[1]~1_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~31_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[5]~0_combout\,
	datab => \memory_unit|ram_address[1]~1_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~31_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~47_q\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1011_combout\);

-- Location: FF_X58_Y51_N9
\memory_unit|rw_96x8_sync_u|RAM~303\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~303feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~303_q\);

-- Location: LCCOMB_X57_Y51_N4
\memory_unit|rw_96x8_sync_u|RAM~1012\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1012_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1011_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~303_q\) # (!\memory_unit|ram_address[5]~0_combout\)))) # (!\memory_unit|rw_96x8_sync_u|RAM~1011_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~287_q\ & ((\memory_unit|ram_address[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~1011_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~287_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~303_q\,
	datad => \memory_unit|ram_address[5]~0_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1012_combout\);

-- Location: FF_X55_Y51_N25
\memory_unit|rw_96x8_sync_u|RAM~279\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~279feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~279_q\);

-- Location: FF_X56_Y51_N5
\memory_unit|rw_96x8_sync_u|RAM~39\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~39feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~39_q\);

-- Location: FF_X56_Y49_N19
\memory_unit|rw_96x8_sync_u|RAM~415\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~415feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~415_q\);

-- Location: FF_X59_Y50_N11
\memory_unit|rw_96x8_sync_u|RAM~175\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~175feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~175_q\);

-- Location: FF_X59_Y50_N13
\memory_unit|rw_96x8_sync_u|RAM~159\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~159_q\);

-- Location: LCCOMB_X59_Y50_N12
\memory_unit|rw_96x8_sync_u|RAM~1016\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1016_combout\ = (\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|ram_address[1]~1_combout\)))) # (!\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|ram_address[1]~1_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~175_q\)) # (!\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~159_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~175_q\,
	datab => \memory_unit|ram_address[5]~0_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~159_q\,
	datad => \memory_unit|ram_address[1]~1_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1016_combout\);

-- Location: FF_X56_Y50_N7
\memory_unit|rw_96x8_sync_u|RAM~431\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1362_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~431_q\);

-- Location: LCCOMB_X56_Y50_N6
\memory_unit|rw_96x8_sync_u|RAM~1017\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1017_combout\ = (\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1016_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~431_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1016_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~415_q\)))) # (!\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1016_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[5]~0_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~415_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~431_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1016_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1017_combout\);

-- Location: FF_X63_Y50_N21
\memory_unit|rw_96x8_sync_u|RAM~511\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~511feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~511_q\);

-- Location: FF_X61_Y52_N29
\memory_unit|rw_96x8_sync_u|RAM~391\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~391feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~391_q\);

-- Location: FF_X62_Y52_N5
\memory_unit|rw_96x8_sync_u|RAM~143\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~143feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1370_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~143_q\);

-- Location: FF_X62_Y50_N31
\memory_unit|rw_96x8_sync_u|RAM~127\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~127feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~127_q\);

-- Location: FF_X62_Y48_N3
\memory_unit|rw_96x8_sync_u|RAM~119\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~119_q\);

-- Location: LCCOMB_X62_Y48_N2
\memory_unit|rw_96x8_sync_u|RAM~1024\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1024_combout\ = (\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|ram_address[0]~3_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~127_q\)) # (!\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~119_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~127_q\,
	datab => \memory_unit|ram_address[5]~0_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~119_q\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1024_combout\);

-- Location: FF_X62_Y49_N3
\memory_unit|rw_96x8_sync_u|RAM~519\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~519_q\);

-- Location: FF_X63_Y49_N9
\memory_unit|rw_96x8_sync_u|RAM~271\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~271feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~271_q\);

-- Location: FF_X62_Y49_N5
\memory_unit|rw_96x8_sync_u|RAM~263\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~263_q\);

-- Location: LCCOMB_X62_Y49_N4
\memory_unit|rw_96x8_sync_u|RAM~1027\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1027_combout\ = (\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|ram_address[0]~3_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~271_q\)) # (!\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~263_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~271_q\,
	datab => \memory_unit|ram_address[5]~0_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~263_q\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1027_combout\);

-- Location: FF_X61_Y49_N31
\memory_unit|rw_96x8_sync_u|RAM~527\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~527_q\);

-- Location: LCCOMB_X61_Y49_N30
\memory_unit|rw_96x8_sync_u|RAM~1028\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1028_combout\ = (\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1027_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~527_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1027_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~519_q\)))) # (!\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1027_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[5]~0_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~519_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~527_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1027_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1028_combout\);

-- Location: FF_X57_Y44_N29
\memory_unit|rw_96x8_sync_u|RAM~703\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~703_q\);

-- Location: FF_X56_Y44_N23
\memory_unit|rw_96x8_sync_u|RAM~711\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~711feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~711_q\);

-- Location: FF_X57_Y44_N15
\memory_unit|rw_96x8_sync_u|RAM~695\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~695_q\);

-- Location: LCCOMB_X57_Y44_N14
\memory_unit|rw_96x8_sync_u|RAM~1031\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1031_combout\ = (\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~711_q\) # ((\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|ram_address[1]~1_combout\ & 
-- (((\memory_unit|rw_96x8_sync_u|RAM~695_q\ & !\memory_unit|ram_address[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~711_q\,
	datab => \memory_unit|ram_address[1]~1_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~695_q\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1031_combout\);

-- Location: FF_X58_Y44_N31
\memory_unit|rw_96x8_sync_u|RAM~719\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~719feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~719_q\);

-- Location: LCCOMB_X57_Y44_N28
\memory_unit|rw_96x8_sync_u|RAM~1032\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1032_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1031_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~719_q\) # ((!\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|rw_96x8_sync_u|RAM~1031_combout\ & 
-- (((\memory_unit|rw_96x8_sync_u|RAM~703_q\ & \memory_unit|ram_address[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~719_q\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~1031_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~703_q\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1032_combout\);

-- Location: FF_X54_Y46_N3
\memory_unit|rw_96x8_sync_u|RAM~735\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~735feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~735_q\);

-- Location: FF_X59_Y45_N5
\memory_unit|rw_96x8_sync_u|RAM~671\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~671feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1394_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~671_q\);

-- Location: FF_X61_Y47_N11
\memory_unit|rw_96x8_sync_u|RAM~767\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~767feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~767_q\);

-- Location: FF_X57_Y45_N23
\memory_unit|rw_96x8_sync_u|RAM~615\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~615feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~615_q\);

-- Location: FF_X55_Y45_N1
\memory_unit|rw_96x8_sync_u|RAM~607\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~607feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1402_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~607_q\);

-- Location: FF_X56_Y45_N1
\memory_unit|rw_96x8_sync_u|RAM~599\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~599_q\);

-- Location: LCCOMB_X56_Y45_N0
\memory_unit|rw_96x8_sync_u|RAM~1041\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1041_combout\ = (\memory_unit|ram_address[1]~1_combout\ & (((\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|ram_address[0]~3_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~607_q\)) # (!\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~599_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~607_q\,
	datab => \memory_unit|ram_address[1]~1_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~599_q\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1041_combout\);

-- Location: FF_X56_Y45_N19
\memory_unit|rw_96x8_sync_u|RAM~623\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1404_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~623_q\);

-- Location: LCCOMB_X56_Y45_N18
\memory_unit|rw_96x8_sync_u|RAM~1042\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1042_combout\ = (\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1041_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~623_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1041_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~615_q\)))) # (!\memory_unit|ram_address[1]~1_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1041_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~615_q\,
	datab => \memory_unit|ram_address[1]~1_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~623_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1041_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1042_combout\);

-- Location: FF_X53_Y46_N21
\memory_unit|rw_96x8_sync_u|RAM~551\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~551feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1409_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~551_q\);

-- Location: FF_X62_Y45_N5
\memory_unit|rw_96x8_sync_u|RAM~639\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~639feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1413_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~639_q\);

-- Location: FF_X62_Y45_N31
\memory_unit|rw_96x8_sync_u|RAM~647\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~647feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1414_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~647_q\);

-- Location: FF_X62_Y47_N25
\memory_unit|rw_96x8_sync_u|RAM~355\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~355feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1322_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~355_q\);

-- Location: FF_X59_Y47_N11
\memory_unit|rw_96x8_sync_u|RAM~107\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~107feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1314_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~107_q\);

-- Location: FF_X58_Y49_N1
\memory_unit|rw_96x8_sync_u|RAM~99\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1320_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~99_q\);

-- Location: LCCOMB_X58_Y49_N0
\memory_unit|rw_96x8_sync_u|RAM~1053\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1053_combout\ = (\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|ram_address[0]~3_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~107_q\)) # (!\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~99_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~107_q\,
	datab => \memory_unit|ram_address[5]~0_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~99_q\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1053_combout\);

-- Location: FF_X57_Y50_N7
\memory_unit|rw_96x8_sync_u|RAM~363\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1318_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~363_q\);

-- Location: LCCOMB_X57_Y50_N6
\memory_unit|rw_96x8_sync_u|RAM~1054\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1054_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1053_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~363_q\) # (!\memory_unit|ram_address[5]~0_combout\)))) # (!\memory_unit|rw_96x8_sync_u|RAM~1053_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~355_q\ & ((\memory_unit|ram_address[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~355_q\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~1053_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~363_q\,
	datad => \memory_unit|ram_address[5]~0_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1054_combout\);

-- Location: FF_X59_Y53_N29
\memory_unit|rw_96x8_sync_u|RAM~339\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~339feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1319_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~339_q\);

-- Location: FF_X56_Y53_N11
\memory_unit|rw_96x8_sync_u|RAM~331\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~331feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1336_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~331_q\);

-- Location: FF_X61_Y53_N25
\memory_unit|rw_96x8_sync_u|RAM~307\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~307feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1337_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~307_q\);

-- Location: FF_X54_Y52_N7
\memory_unit|rw_96x8_sync_u|RAM~203\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~203feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1342_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~203_q\);

-- Location: FF_X61_Y47_N1
\memory_unit|rw_96x8_sync_u|RAM~419\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~419feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~419_q\);

-- Location: FF_X58_Y51_N31
\memory_unit|rw_96x8_sync_u|RAM~283\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~283feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~283_q\);

-- Location: FF_X55_Y49_N11
\memory_unit|rw_96x8_sync_u|RAM~275\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~275_q\);

-- Location: FF_X59_Y50_N3
\memory_unit|rw_96x8_sync_u|RAM~171\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~171_q\);

-- Location: FF_X58_Y51_N5
\memory_unit|rw_96x8_sync_u|RAM~299\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~299feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~299_q\);

-- Location: FF_X57_Y51_N1
\memory_unit|rw_96x8_sync_u|RAM~43\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~43_q\);

-- Location: LCCOMB_X57_Y51_N0
\memory_unit|rw_96x8_sync_u|RAM~1078\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1078_combout\ = (\memory_unit|ram_address[4]~2_combout\ & (((\memory_unit|ram_address[5]~0_combout\)))) # (!\memory_unit|ram_address[4]~2_combout\ & ((\memory_unit|ram_address[5]~0_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~299_q\)) # (!\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~43_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~299_q\,
	datab => \memory_unit|ram_address[4]~2_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~43_q\,
	datad => \memory_unit|ram_address[5]~0_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1078_combout\);

-- Location: FF_X56_Y50_N3
\memory_unit|rw_96x8_sync_u|RAM~427\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1362_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~427_q\);

-- Location: LCCOMB_X56_Y50_N2
\memory_unit|rw_96x8_sync_u|RAM~1079\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1079_combout\ = (\memory_unit|ram_address[4]~2_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1078_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~427_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1078_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~171_q\)))) # (!\memory_unit|ram_address[4]~2_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1078_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~171_q\,
	datab => \memory_unit|ram_address[4]~2_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~427_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1078_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1079_combout\);

-- Location: FF_X62_Y46_N27
\memory_unit|rw_96x8_sync_u|RAM~379\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~379feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~379_q\);

-- Location: FF_X62_Y50_N15
\memory_unit|rw_96x8_sync_u|RAM~123\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~123_q\);

-- Location: LCCOMB_X62_Y50_N14
\memory_unit|rw_96x8_sync_u|RAM~1082\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1082_combout\ = (\memory_unit|ram_address[4]~2_combout\ & (((\memory_unit|ram_address[5]~0_combout\)))) # (!\memory_unit|ram_address[4]~2_combout\ & ((\memory_unit|ram_address[5]~0_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~379_q\)) # (!\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~123_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~379_q\,
	datab => \memory_unit|ram_address[4]~2_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~123_q\,
	datad => \memory_unit|ram_address[5]~0_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1082_combout\);

-- Location: FF_X62_Y49_N11
\memory_unit|rw_96x8_sync_u|RAM~259\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~259feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~259_q\);

-- Location: FF_X63_Y48_N5
\memory_unit|rw_96x8_sync_u|RAM~243\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~243feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1366_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~243_q\);

-- Location: FF_X63_Y49_N27
\memory_unit|rw_96x8_sync_u|RAM~267\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~267feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~267_q\);

-- Location: FF_X62_Y52_N31
\memory_unit|rw_96x8_sync_u|RAM~395\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~395feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1372_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~395_q\);

-- Location: FF_X57_Y44_N17
\memory_unit|rw_96x8_sync_u|RAM~699\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~699_q\);

-- Location: FF_X56_Y44_N1
\memory_unit|rw_96x8_sync_u|RAM~707\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~707feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~707_q\);

-- Location: FF_X57_Y44_N7
\memory_unit|rw_96x8_sync_u|RAM~691\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~691_q\);

-- Location: LCCOMB_X57_Y44_N6
\memory_unit|rw_96x8_sync_u|RAM~1093\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1093_combout\ = (\memory_unit|ram_address[0]~3_combout\ & (((\memory_unit|ram_address[1]~1_combout\)))) # (!\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|ram_address[1]~1_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~707_q\)) # (!\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~691_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~707_q\,
	datab => \memory_unit|ram_address[0]~3_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~691_q\,
	datad => \memory_unit|ram_address[1]~1_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1093_combout\);

-- Location: FF_X58_Y44_N1
\memory_unit|rw_96x8_sync_u|RAM~715\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~715feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~715_q\);

-- Location: LCCOMB_X57_Y44_N16
\memory_unit|rw_96x8_sync_u|RAM~1094\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1094_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1093_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~715_q\) # ((!\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|rw_96x8_sync_u|RAM~1093_combout\ & 
-- (((\memory_unit|rw_96x8_sync_u|RAM~699_q\ & \memory_unit|ram_address[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~1093_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~715_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~699_q\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1094_combout\);

-- Location: FF_X54_Y46_N13
\memory_unit|rw_96x8_sync_u|RAM~739\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~739_q\);

-- Location: FF_X54_Y46_N19
\memory_unit|rw_96x8_sync_u|RAM~731\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~731feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~731_q\);

-- Location: FF_X55_Y46_N29
\memory_unit|rw_96x8_sync_u|RAM~723\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1391_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~723_q\);

-- Location: LCCOMB_X55_Y46_N28
\memory_unit|rw_96x8_sync_u|RAM~1095\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1095_combout\ = (\memory_unit|ram_address[1]~1_combout\ & (((\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|ram_address[0]~3_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~731_q\)) # (!\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~723_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[1]~1_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~731_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~723_q\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1095_combout\);

-- Location: FF_X55_Y46_N31
\memory_unit|rw_96x8_sync_u|RAM~747\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~747_q\);

-- Location: LCCOMB_X55_Y46_N30
\memory_unit|rw_96x8_sync_u|RAM~1096\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1096_combout\ = (\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1095_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~747_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1095_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~739_q\)))) # (!\memory_unit|ram_address[1]~1_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1095_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[1]~1_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~739_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~747_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1095_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1096_combout\);

-- Location: FF_X59_Y46_N15
\memory_unit|rw_96x8_sync_u|RAM~675\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~675feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~675_q\);

-- Location: FF_X59_Y45_N13
\memory_unit|rw_96x8_sync_u|RAM~667\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~667feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1394_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~667_q\);

-- Location: FF_X58_Y46_N17
\memory_unit|rw_96x8_sync_u|RAM~659\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1395_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~659_q\);

-- Location: LCCOMB_X58_Y46_N16
\memory_unit|rw_96x8_sync_u|RAM~1097\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1097_combout\ = (\memory_unit|ram_address[1]~1_combout\ & (((\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|ram_address[0]~3_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~667_q\)) # (!\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~659_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[1]~1_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~667_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~659_q\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1097_combout\);

-- Location: FF_X58_Y46_N3
\memory_unit|rw_96x8_sync_u|RAM~683\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1396_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~683_q\);

-- Location: LCCOMB_X58_Y46_N2
\memory_unit|rw_96x8_sync_u|RAM~1098\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1098_combout\ = (\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1097_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~683_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1097_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~675_q\)))) # (!\memory_unit|ram_address[1]~1_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1097_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[1]~1_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~675_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~683_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1097_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1098_combout\);

-- Location: LCCOMB_X57_Y46_N12
\memory_unit|rw_96x8_sync_u|RAM~1099\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1099_combout\ = (\memory_unit|ram_address[2]~5_combout\ & (\memory_unit|ram_address[3]~4_combout\)) # (!\memory_unit|ram_address[2]~5_combout\ & ((\memory_unit|ram_address[3]~4_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~1096_combout\))) # (!\memory_unit|ram_address[3]~4_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~1098_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[2]~5_combout\,
	datab => \memory_unit|ram_address[3]~4_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~1098_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1096_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1099_combout\);

-- Location: FF_X61_Y47_N3
\memory_unit|rw_96x8_sync_u|RAM~763\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~763feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~763_q\);

-- Location: FF_X62_Y46_N1
\memory_unit|rw_96x8_sync_u|RAM~771\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1398_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~771_q\);

-- Location: FF_X63_Y46_N21
\memory_unit|rw_96x8_sync_u|RAM~755\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~755feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1399_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~755_q\);

-- Location: LCCOMB_X62_Y46_N0
\memory_unit|rw_96x8_sync_u|RAM~1100\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1100_combout\ = (\memory_unit|ram_address[0]~3_combout\ & (((\memory_unit|ram_address[1]~1_combout\)))) # (!\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|ram_address[1]~1_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~771_q\))) # (!\memory_unit|ram_address[1]~1_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~755_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~755_q\,
	datab => \memory_unit|ram_address[0]~3_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~771_q\,
	datad => \memory_unit|ram_address[1]~1_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1100_combout\);

-- Location: FF_X61_Y46_N21
\memory_unit|rw_96x8_sync_u|RAM~779\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~779feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1400_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~779_q\);

-- Location: LCCOMB_X62_Y46_N10
\memory_unit|rw_96x8_sync_u|RAM~1101\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1101_combout\ = (\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1100_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~779_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1100_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~763_q\)))) # (!\memory_unit|ram_address[0]~3_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~763_q\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~779_q\,
	datac => \memory_unit|ram_address[0]~3_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1100_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1101_combout\);

-- Location: LCCOMB_X57_Y46_N6
\memory_unit|rw_96x8_sync_u|RAM~1102\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1102_combout\ = (\memory_unit|ram_address[2]~5_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1099_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1101_combout\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1099_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~1094_combout\)))) # (!\memory_unit|ram_address[2]~5_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1099_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~1094_combout\,
	datab => \memory_unit|ram_address[2]~5_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~1101_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1099_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1102_combout\);

-- Location: FF_X57_Y45_N29
\memory_unit|rw_96x8_sync_u|RAM~611\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~611_q\);

-- Location: FF_X55_Y45_N5
\memory_unit|rw_96x8_sync_u|RAM~603\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~603feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1402_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~603_q\);

-- Location: FF_X56_Y45_N17
\memory_unit|rw_96x8_sync_u|RAM~595\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~595feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~595_q\);

-- Location: LCCOMB_X57_Y45_N10
\memory_unit|rw_96x8_sync_u|RAM~1103\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1103_combout\ = (\memory_unit|ram_address[1]~1_combout\ & (((\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|ram_address[0]~3_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~603_q\))) # (!\memory_unit|ram_address[0]~3_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~595_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~595_q\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~603_q\,
	datac => \memory_unit|ram_address[1]~1_combout\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1103_combout\);

-- Location: FF_X56_Y45_N15
\memory_unit|rw_96x8_sync_u|RAM~619\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1404_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~619_q\);

-- Location: LCCOMB_X57_Y45_N28
\memory_unit|rw_96x8_sync_u|RAM~1104\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1104_combout\ = (\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1103_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~619_q\)) # (!\memory_unit|rw_96x8_sync_u|RAM~1103_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~611_q\))))) # (!\memory_unit|ram_address[1]~1_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1103_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~619_q\,
	datab => \memory_unit|ram_address[1]~1_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~611_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1103_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1104_combout\);

-- Location: FF_X55_Y45_N7
\memory_unit|rw_96x8_sync_u|RAM~571\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~571feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1405_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~571_q\);

-- Location: FF_X59_Y46_N13
\memory_unit|rw_96x8_sync_u|RAM~547\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~547feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1409_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~547_q\);

-- Location: FF_X54_Y45_N31
\memory_unit|rw_96x8_sync_u|RAM~539\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~539feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1410_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~539_q\);

-- Location: FF_X57_Y46_N17
\memory_unit|rw_96x8_sync_u|RAM~531\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1411_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~531_q\);

-- Location: LCCOMB_X57_Y46_N16
\memory_unit|rw_96x8_sync_u|RAM~1107\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1107_combout\ = (\memory_unit|ram_address[1]~1_combout\ & (((\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|ram_address[0]~3_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~539_q\)) # (!\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~531_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~539_q\,
	datab => \memory_unit|ram_address[1]~1_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~531_q\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1107_combout\);

-- Location: FF_X57_Y46_N27
\memory_unit|rw_96x8_sync_u|RAM~555\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1412_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~555_q\);

-- Location: LCCOMB_X57_Y46_N26
\memory_unit|rw_96x8_sync_u|RAM~1108\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1108_combout\ = (\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1107_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~555_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1107_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~547_q\)))) # (!\memory_unit|ram_address[1]~1_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~547_q\,
	datab => \memory_unit|ram_address[1]~1_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~555_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1107_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1108_combout\);

-- Location: FF_X62_Y45_N1
\memory_unit|rw_96x8_sync_u|RAM~635\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~635feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1413_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~635_q\);

-- Location: FF_X62_Y45_N19
\memory_unit|rw_96x8_sync_u|RAM~643\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~643feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1414_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~643_q\);

-- Location: FF_X55_Y53_N15
\memory_unit|rw_96x8_sync_u|RAM~78\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~78feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1334_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~78_q\);

-- Location: FF_X53_Y52_N25
\memory_unit|rw_96x8_sync_u|RAM~318\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~318feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1340_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~318_q\);

-- Location: FF_X57_Y48_N9
\memory_unit|rw_96x8_sync_u|RAM~110\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~110feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1314_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~110_q\);

-- Location: FF_X59_Y49_N31
\memory_unit|rw_96x8_sync_u|RAM~358\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1322_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~358_q\);

-- Location: FF_X59_Y52_N9
\memory_unit|rw_96x8_sync_u|RAM~486\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~486feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1309_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~486_q\);

-- Location: FF_X59_Y52_N31
\memory_unit|rw_96x8_sync_u|RAM~230\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1305_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~230_q\);

-- Location: LCCOMB_X59_Y52_N30
\memory_unit|rw_96x8_sync_u|RAM~1131\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1131_combout\ = (\memory_unit|ram_address[0]~3_combout\ & (((\memory_unit|ram_address[5]~0_combout\)))) # (!\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|ram_address[5]~0_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~486_q\)) # (!\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~230_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[0]~3_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~486_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~230_q\,
	datad => \memory_unit|ram_address[5]~0_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1131_combout\);

-- Location: FF_X61_Y47_N21
\memory_unit|rw_96x8_sync_u|RAM~422\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~422feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~422_q\);

-- Location: FF_X56_Y49_N21
\memory_unit|rw_96x8_sync_u|RAM~158\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~158feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~158_q\);

-- Location: FF_X58_Y51_N19
\memory_unit|rw_96x8_sync_u|RAM~286\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~286feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~286_q\);

-- Location: FF_X57_Y51_N15
\memory_unit|rw_96x8_sync_u|RAM~30\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~30_q\);

-- Location: LCCOMB_X57_Y51_N14
\memory_unit|rw_96x8_sync_u|RAM~1136\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1136_combout\ = (\memory_unit|ram_address[4]~2_combout\ & (((\memory_unit|ram_address[5]~0_combout\)))) # (!\memory_unit|ram_address[4]~2_combout\ & ((\memory_unit|ram_address[5]~0_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~286_q\)) # (!\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~30_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~286_q\,
	datab => \memory_unit|ram_address[4]~2_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~30_q\,
	datad => \memory_unit|ram_address[5]~0_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1136_combout\);

-- Location: FF_X56_Y49_N31
\memory_unit|rw_96x8_sync_u|RAM~414\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~414_q\);

-- Location: LCCOMB_X56_Y49_N30
\memory_unit|rw_96x8_sync_u|RAM~1137\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1137_combout\ = (\memory_unit|ram_address[4]~2_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1136_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~414_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1136_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~158_q\)))) # (!\memory_unit|ram_address[4]~2_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1136_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[4]~2_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~158_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~414_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1136_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1137_combout\);

-- Location: FF_X58_Y47_N19
\memory_unit|rw_96x8_sync_u|RAM~150\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1348_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~150_q\);

-- Location: FF_X55_Y51_N15
\memory_unit|rw_96x8_sync_u|RAM~278\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~278feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~278_q\);

-- Location: FF_X59_Y48_N29
\memory_unit|rw_96x8_sync_u|RAM~22\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~22_q\);

-- Location: LCCOMB_X59_Y48_N28
\memory_unit|rw_96x8_sync_u|RAM~1138\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1138_combout\ = (\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|ram_address[4]~2_combout\) # ((\memory_unit|rw_96x8_sync_u|RAM~278_q\)))) # (!\memory_unit|ram_address[5]~0_combout\ & 
-- (!\memory_unit|ram_address[4]~2_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~22_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[5]~0_combout\,
	datab => \memory_unit|ram_address[4]~2_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~22_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~278_q\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1138_combout\);

-- Location: FF_X59_Y48_N11
\memory_unit|rw_96x8_sync_u|RAM~406\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1346_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~406_q\);

-- Location: LCCOMB_X59_Y48_N10
\memory_unit|rw_96x8_sync_u|RAM~1139\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1139_combout\ = (\memory_unit|ram_address[4]~2_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1138_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~406_q\)) # (!\memory_unit|rw_96x8_sync_u|RAM~1138_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~150_q\))))) # (!\memory_unit|ram_address[4]~2_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~1138_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[4]~2_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~1138_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~406_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~150_q\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1139_combout\);

-- Location: LCCOMB_X59_Y48_N12
\memory_unit|rw_96x8_sync_u|RAM~1140\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1140_combout\ = (\memory_unit|ram_address[0]~3_combout\ & (((\memory_unit|ram_address[1]~1_combout\) # (\memory_unit|rw_96x8_sync_u|RAM~1137_combout\)))) # (!\memory_unit|ram_address[0]~3_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~1139_combout\ & (!\memory_unit|ram_address[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~1139_combout\,
	datab => \memory_unit|ram_address[0]~3_combout\,
	datac => \memory_unit|ram_address[1]~1_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1137_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1140_combout\);

-- Location: FF_X59_Y50_N19
\memory_unit|rw_96x8_sync_u|RAM~174\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~174feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~174_q\);

-- Location: FF_X58_Y51_N21
\memory_unit|rw_96x8_sync_u|RAM~302\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~302feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~302_q\);

-- Location: FF_X63_Y50_N13
\memory_unit|rw_96x8_sync_u|RAM~510\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~510feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~510_q\);

-- Location: FF_X62_Y49_N27
\memory_unit|rw_96x8_sync_u|RAM~262\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~262_q\);

-- Location: FF_X61_Y52_N13
\memory_unit|rw_96x8_sync_u|RAM~390\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~390_q\);

-- Location: FF_X63_Y48_N13
\memory_unit|rw_96x8_sync_u|RAM~246\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1366_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~246_q\);

-- Location: FF_X62_Y48_N9
\memory_unit|rw_96x8_sync_u|RAM~374\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~374_q\);

-- Location: FF_X63_Y49_N11
\memory_unit|rw_96x8_sync_u|RAM~270\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~270feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~270_q\);

-- Location: FF_X62_Y52_N3
\memory_unit|rw_96x8_sync_u|RAM~398\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~398feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1372_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~398_q\);

-- Location: FF_X62_Y52_N9
\memory_unit|rw_96x8_sync_u|RAM~142\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1370_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~142_q\);

-- Location: LCCOMB_X62_Y52_N8
\memory_unit|rw_96x8_sync_u|RAM~1152\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1152_combout\ = (\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~398_q\) # ((\memory_unit|ram_address[4]~2_combout\)))) # (!\memory_unit|ram_address[5]~0_combout\ & 
-- (((\memory_unit|rw_96x8_sync_u|RAM~142_q\ & !\memory_unit|ram_address[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[5]~0_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~398_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~142_q\,
	datad => \memory_unit|ram_address[4]~2_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1152_combout\);

-- Location: FF_X63_Y49_N13
\memory_unit|rw_96x8_sync_u|RAM~526\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~526_q\);

-- Location: LCCOMB_X63_Y49_N12
\memory_unit|rw_96x8_sync_u|RAM~1153\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1153_combout\ = (\memory_unit|ram_address[4]~2_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1152_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~526_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1152_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~270_q\)))) # (!\memory_unit|ram_address[4]~2_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1152_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~270_q\,
	datab => \memory_unit|ram_address[4]~2_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~526_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1152_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1153_combout\);

-- Location: FF_X57_Y44_N21
\memory_unit|rw_96x8_sync_u|RAM~702\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~702_q\);

-- Location: FF_X56_Y44_N3
\memory_unit|rw_96x8_sync_u|RAM~710\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~710feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~710_q\);

-- Location: FF_X58_Y44_N23
\memory_unit|rw_96x8_sync_u|RAM~694\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~694feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~694_q\);

-- Location: LCCOMB_X57_Y44_N30
\memory_unit|rw_96x8_sync_u|RAM~1156\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1156_combout\ = (\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~710_q\) # ((\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|ram_address[1]~1_combout\ & 
-- (((\memory_unit|rw_96x8_sync_u|RAM~694_q\ & !\memory_unit|ram_address[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~710_q\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~694_q\,
	datac => \memory_unit|ram_address[1]~1_combout\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1156_combout\);

-- Location: FF_X58_Y44_N25
\memory_unit|rw_96x8_sync_u|RAM~718\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~718feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~718_q\);

-- Location: LCCOMB_X57_Y44_N20
\memory_unit|rw_96x8_sync_u|RAM~1157\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1157_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1156_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~718_q\) # ((!\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|rw_96x8_sync_u|RAM~1156_combout\ & 
-- (((\memory_unit|rw_96x8_sync_u|RAM~702_q\ & \memory_unit|ram_address[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~1156_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~718_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~702_q\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1157_combout\);

-- Location: FF_X61_Y47_N7
\memory_unit|rw_96x8_sync_u|RAM~766\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~766feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~766_q\);

-- Location: FF_X55_Y45_N13
\memory_unit|rw_96x8_sync_u|RAM~606\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1402_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~606_q\);

-- Location: FF_X56_Y45_N7
\memory_unit|rw_96x8_sync_u|RAM~622\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~622feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1404_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~622_q\);

-- Location: FF_X55_Y45_N15
\memory_unit|rw_96x8_sync_u|RAM~574\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~574feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1405_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~574_q\);

-- Location: FF_X59_Y45_N7
\memory_unit|rw_96x8_sync_u|RAM~582\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~582feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1406_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~582_q\);

-- Location: FF_X59_Y46_N17
\memory_unit|rw_96x8_sync_u|RAM~550\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~550feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1409_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~550_q\);

-- Location: FF_X54_Y45_N1
\memory_unit|rw_96x8_sync_u|RAM~542\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~542feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1410_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~542_q\);

-- Location: FF_X62_Y45_N29
\memory_unit|rw_96x8_sync_u|RAM~638\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~638feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1413_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~638_q\);

-- Location: FF_X62_Y45_N15
\memory_unit|rw_96x8_sync_u|RAM~646\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~646feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1414_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~646_q\);

-- Location: LCCOMB_X53_Y30_N4
\cpu_u|data_path_u|BUS2[5]~90\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[5]~90_combout\ = (\cpu_u|data_path_u|MAR\(3) & ((\port_in_10[5]~input_o\) # ((\cpu_u|data_path_u|MAR\(2))))) # (!\cpu_u|data_path_u|MAR\(3) & (((\port_in_02[5]~input_o\ & !\cpu_u|data_path_u|MAR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_10[5]~input_o\,
	datab => \port_in_02[5]~input_o\,
	datac => \cpu_u|data_path_u|MAR\(3),
	datad => \cpu_u|data_path_u|MAR\(2),
	combout => \cpu_u|data_path_u|BUS2[5]~90_combout\);

-- Location: LCCOMB_X53_Y30_N10
\cpu_u|data_path_u|BUS2[5]~91\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[5]~91_combout\ = (\cpu_u|data_path_u|BUS2[5]~90_combout\ & ((\port_in_14[5]~input_o\) # ((!\cpu_u|data_path_u|MAR\(2))))) # (!\cpu_u|data_path_u|BUS2[5]~90_combout\ & (((\port_in_06[5]~input_o\ & \cpu_u|data_path_u|MAR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_14[5]~input_o\,
	datab => \port_in_06[5]~input_o\,
	datac => \cpu_u|data_path_u|BUS2[5]~90_combout\,
	datad => \cpu_u|data_path_u|MAR\(2),
	combout => \cpu_u|data_path_u|BUS2[5]~91_combout\);

-- Location: LCCOMB_X49_Y30_N28
\cpu_u|data_path_u|BUS2[5]~92\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[5]~92_combout\ = (\cpu_u|data_path_u|MAR\(2) & ((\port_in_05[5]~input_o\) # ((\cpu_u|data_path_u|MAR\(3))))) # (!\cpu_u|data_path_u|MAR\(2) & (((\port_in_01[5]~input_o\ & !\cpu_u|data_path_u|MAR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_05[5]~input_o\,
	datab => \port_in_01[5]~input_o\,
	datac => \cpu_u|data_path_u|MAR\(2),
	datad => \cpu_u|data_path_u|MAR\(3),
	combout => \cpu_u|data_path_u|BUS2[5]~92_combout\);

-- Location: LCCOMB_X49_Y30_N10
\cpu_u|data_path_u|BUS2[5]~93\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[5]~93_combout\ = (\cpu_u|data_path_u|MAR\(3) & ((\cpu_u|data_path_u|BUS2[5]~92_combout\ & ((\port_in_13[5]~input_o\))) # (!\cpu_u|data_path_u|BUS2[5]~92_combout\ & (\port_in_09[5]~input_o\)))) # (!\cpu_u|data_path_u|MAR\(3) & 
-- (((\cpu_u|data_path_u|BUS2[5]~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_09[5]~input_o\,
	datab => \port_in_13[5]~input_o\,
	datac => \cpu_u|data_path_u|MAR\(3),
	datad => \cpu_u|data_path_u|BUS2[5]~92_combout\,
	combout => \cpu_u|data_path_u|BUS2[5]~93_combout\);

-- Location: LCCOMB_X49_Y30_N12
\cpu_u|data_path_u|BUS2[5]~94\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[5]~94_combout\ = (\cpu_u|data_path_u|MAR\(2) & (((\port_in_04[5]~input_o\) # (\cpu_u|data_path_u|MAR\(3))))) # (!\cpu_u|data_path_u|MAR\(2) & (\port_in_00[5]~input_o\ & ((!\cpu_u|data_path_u|MAR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_00[5]~input_o\,
	datab => \port_in_04[5]~input_o\,
	datac => \cpu_u|data_path_u|MAR\(2),
	datad => \cpu_u|data_path_u|MAR\(3),
	combout => \cpu_u|data_path_u|BUS2[5]~94_combout\);

-- Location: LCCOMB_X49_Y30_N14
\cpu_u|data_path_u|BUS2[5]~95\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[5]~95_combout\ = (\cpu_u|data_path_u|MAR\(3) & ((\cpu_u|data_path_u|BUS2[5]~94_combout\ & (\port_in_12[5]~input_o\)) # (!\cpu_u|data_path_u|BUS2[5]~94_combout\ & ((\port_in_08[5]~input_o\))))) # (!\cpu_u|data_path_u|MAR\(3) & 
-- (((\cpu_u|data_path_u|BUS2[5]~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_12[5]~input_o\,
	datab => \port_in_08[5]~input_o\,
	datac => \cpu_u|data_path_u|MAR\(3),
	datad => \cpu_u|data_path_u|BUS2[5]~94_combout\,
	combout => \cpu_u|data_path_u|BUS2[5]~95_combout\);

-- Location: LCCOMB_X49_Y30_N20
\cpu_u|data_path_u|BUS2[5]~96\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[5]~96_combout\ = (\cpu_u|data_path_u|MAR\(1) & (\cpu_u|data_path_u|MAR\(0))) # (!\cpu_u|data_path_u|MAR\(1) & ((\cpu_u|data_path_u|MAR\(0) & ((\cpu_u|data_path_u|BUS2[5]~93_combout\))) # (!\cpu_u|data_path_u|MAR\(0) & 
-- (\cpu_u|data_path_u|BUS2[5]~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|MAR\(1),
	datab => \cpu_u|data_path_u|MAR\(0),
	datac => \cpu_u|data_path_u|BUS2[5]~95_combout\,
	datad => \cpu_u|data_path_u|BUS2[5]~93_combout\,
	combout => \cpu_u|data_path_u|BUS2[5]~96_combout\);

-- Location: LCCOMB_X49_Y30_N2
\cpu_u|data_path_u|BUS2[5]~97\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[5]~97_combout\ = (\cpu_u|data_path_u|MAR\(2) & (((\cpu_u|data_path_u|MAR\(3))))) # (!\cpu_u|data_path_u|MAR\(2) & ((\cpu_u|data_path_u|MAR\(3) & ((\port_in_11[5]~input_o\))) # (!\cpu_u|data_path_u|MAR\(3) & 
-- (\port_in_03[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_03[5]~input_o\,
	datab => \port_in_11[5]~input_o\,
	datac => \cpu_u|data_path_u|MAR\(2),
	datad => \cpu_u|data_path_u|MAR\(3),
	combout => \cpu_u|data_path_u|BUS2[5]~97_combout\);

-- Location: LCCOMB_X49_Y30_N0
\cpu_u|data_path_u|BUS2[5]~98\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[5]~98_combout\ = (\cpu_u|data_path_u|MAR\(2) & ((\cpu_u|data_path_u|BUS2[5]~97_combout\ & (\port_in_15[5]~input_o\)) # (!\cpu_u|data_path_u|BUS2[5]~97_combout\ & ((\port_in_07[5]~input_o\))))) # (!\cpu_u|data_path_u|MAR\(2) & 
-- (((\cpu_u|data_path_u|BUS2[5]~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_15[5]~input_o\,
	datab => \port_in_07[5]~input_o\,
	datac => \cpu_u|data_path_u|MAR\(2),
	datad => \cpu_u|data_path_u|BUS2[5]~97_combout\,
	combout => \cpu_u|data_path_u|BUS2[5]~98_combout\);

-- Location: LCCOMB_X49_Y30_N6
\cpu_u|data_path_u|BUS2[5]~99\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[5]~99_combout\ = (\cpu_u|data_path_u|MAR\(1) & ((\cpu_u|data_path_u|BUS2[5]~96_combout\ & (\cpu_u|data_path_u|BUS2[5]~98_combout\)) # (!\cpu_u|data_path_u|BUS2[5]~96_combout\ & ((\cpu_u|data_path_u|BUS2[5]~91_combout\))))) # 
-- (!\cpu_u|data_path_u|MAR\(1) & (((\cpu_u|data_path_u|BUS2[5]~96_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|MAR\(1),
	datab => \cpu_u|data_path_u|BUS2[5]~98_combout\,
	datac => \cpu_u|data_path_u|BUS2[5]~91_combout\,
	datad => \cpu_u|data_path_u|BUS2[5]~96_combout\,
	combout => \cpu_u|data_path_u|BUS2[5]~99_combout\);

-- Location: FF_X58_Y52_N13
\memory_unit|rw_96x8_sync_u|RAM~469\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~469feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1303_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~469_q\);

-- Location: FF_X58_Y52_N7
\memory_unit|rw_96x8_sync_u|RAM~213\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~213feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1307_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~213_q\);

-- Location: LCCOMB_X59_Y52_N22
\memory_unit|rw_96x8_sync_u|RAM~1176\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1176_combout\ = (\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|ram_address[1]~1_combout\) # (\memory_unit|rw_96x8_sync_u|RAM~469_q\)))) # (!\memory_unit|ram_address[5]~0_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~213_q\ & (!\memory_unit|ram_address[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[5]~0_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~213_q\,
	datac => \memory_unit|ram_address[1]~1_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~469_q\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1176_combout\);

-- Location: FF_X58_Y50_N27
\memory_unit|rw_96x8_sync_u|RAM~349\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~349feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1312_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~349_q\);

-- Location: FF_X59_Y51_N9
\memory_unit|rw_96x8_sync_u|RAM~237\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1324_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~237_q\);

-- Location: FF_X62_Y50_N9
\memory_unit|rw_96x8_sync_u|RAM~477\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~477feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1323_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~477_q\);

-- Location: FF_X62_Y51_N27
\memory_unit|rw_96x8_sync_u|RAM~221\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1325_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~221_q\);

-- Location: LCCOMB_X62_Y51_N26
\memory_unit|rw_96x8_sync_u|RAM~1183\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1183_combout\ = (\memory_unit|ram_address[1]~1_combout\ & (((\memory_unit|ram_address[5]~0_combout\)))) # (!\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|ram_address[5]~0_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~477_q\)) # (!\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~221_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[1]~1_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~477_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~221_q\,
	datad => \memory_unit|ram_address[5]~0_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1183_combout\);

-- Location: FF_X59_Y51_N19
\memory_unit|rw_96x8_sync_u|RAM~493\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~493feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1326_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~493_q\);

-- Location: LCCOMB_X59_Y51_N8
\memory_unit|rw_96x8_sync_u|RAM~1184\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1184_combout\ = (\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1183_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~493_q\)) # (!\memory_unit|rw_96x8_sync_u|RAM~1183_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~237_q\))))) # (!\memory_unit|ram_address[1]~1_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1183_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~493_q\,
	datab => \memory_unit|ram_address[1]~1_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~237_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1183_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1184_combout\);

-- Location: FF_X57_Y53_N5
\memory_unit|rw_96x8_sync_u|RAM~197\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~197_q\);

-- Location: FF_X56_Y53_N9
\memory_unit|rw_96x8_sync_u|RAM~325\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~325feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1333_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~325_q\);

-- Location: FF_X57_Y53_N27
\memory_unit|rw_96x8_sync_u|RAM~69\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1335_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~69_q\);

-- Location: LCCOMB_X57_Y53_N26
\memory_unit|rw_96x8_sync_u|RAM~1186\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1186_combout\ = (\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~325_q\) # ((\memory_unit|ram_address[4]~2_combout\)))) # (!\memory_unit|ram_address[5]~0_combout\ & 
-- (((\memory_unit|rw_96x8_sync_u|RAM~69_q\ & !\memory_unit|ram_address[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~325_q\,
	datab => \memory_unit|ram_address[5]~0_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~69_q\,
	datad => \memory_unit|ram_address[4]~2_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1186_combout\);

-- Location: FF_X56_Y52_N17
\memory_unit|rw_96x8_sync_u|RAM~453\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~453feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1341_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~453_q\);

-- Location: LCCOMB_X57_Y53_N4
\memory_unit|rw_96x8_sync_u|RAM~1187\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1187_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1186_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~453_q\) # ((!\memory_unit|ram_address[4]~2_combout\)))) # (!\memory_unit|rw_96x8_sync_u|RAM~1186_combout\ & 
-- (((\memory_unit|rw_96x8_sync_u|RAM~197_q\ & \memory_unit|ram_address[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~1186_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~453_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~197_q\,
	datad => \memory_unit|ram_address[4]~2_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1187_combout\);

-- Location: FF_X54_Y52_N11
\memory_unit|rw_96x8_sync_u|RAM~189\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~189feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1329_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~189_q\);

-- Location: FF_X53_Y52_N17
\memory_unit|rw_96x8_sync_u|RAM~317\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~317feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1340_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~317_q\);

-- Location: FF_X57_Y52_N29
\memory_unit|rw_96x8_sync_u|RAM~61\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1338_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~61_q\);

-- Location: LCCOMB_X57_Y52_N28
\memory_unit|rw_96x8_sync_u|RAM~1188\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1188_combout\ = (\memory_unit|ram_address[4]~2_combout\ & (((\memory_unit|ram_address[5]~0_combout\)))) # (!\memory_unit|ram_address[4]~2_combout\ & ((\memory_unit|ram_address[5]~0_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~317_q\)) # (!\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~61_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~317_q\,
	datab => \memory_unit|ram_address[4]~2_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~61_q\,
	datad => \memory_unit|ram_address[5]~0_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1188_combout\);

-- Location: FF_X57_Y52_N27
\memory_unit|rw_96x8_sync_u|RAM~445\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1331_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~445_q\);

-- Location: LCCOMB_X57_Y52_N26
\memory_unit|rw_96x8_sync_u|RAM~1189\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1189_combout\ = (\memory_unit|ram_address[4]~2_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1188_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~445_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1188_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~189_q\)))) # (!\memory_unit|ram_address[4]~2_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1188_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~189_q\,
	datab => \memory_unit|ram_address[4]~2_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~445_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1188_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1189_combout\);

-- Location: FF_X55_Y52_N5
\memory_unit|rw_96x8_sync_u|RAM~181\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~181feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1330_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~181_q\);

-- Location: FF_X53_Y52_N11
\memory_unit|rw_96x8_sync_u|RAM~309\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~309feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1337_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~309_q\);

-- Location: FF_X56_Y48_N31
\memory_unit|rw_96x8_sync_u|RAM~53\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1339_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~53_q\);

-- Location: LCCOMB_X56_Y48_N30
\memory_unit|rw_96x8_sync_u|RAM~1190\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1190_combout\ = (\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~309_q\) # ((\memory_unit|ram_address[4]~2_combout\)))) # (!\memory_unit|ram_address[5]~0_combout\ & 
-- (((\memory_unit|rw_96x8_sync_u|RAM~53_q\ & !\memory_unit|ram_address[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~309_q\,
	datab => \memory_unit|ram_address[5]~0_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~53_q\,
	datad => \memory_unit|ram_address[4]~2_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1190_combout\);

-- Location: FF_X56_Y48_N1
\memory_unit|rw_96x8_sync_u|RAM~437\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1328_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~437_q\);

-- Location: LCCOMB_X56_Y48_N0
\memory_unit|rw_96x8_sync_u|RAM~1191\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1191_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1190_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~437_q\) # (!\memory_unit|ram_address[4]~2_combout\)))) # (!\memory_unit|rw_96x8_sync_u|RAM~1190_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~181_q\ & ((\memory_unit|ram_address[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~1190_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~181_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~437_q\,
	datad => \memory_unit|ram_address[4]~2_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1191_combout\);

-- Location: LCCOMB_X52_Y49_N14
\memory_unit|rw_96x8_sync_u|RAM~1192\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1192_combout\ = (\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|ram_address[1]~1_combout\) # ((\memory_unit|rw_96x8_sync_u|RAM~1189_combout\)))) # (!\memory_unit|ram_address[0]~3_combout\ & 
-- (!\memory_unit|ram_address[1]~1_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~1191_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[0]~3_combout\,
	datab => \memory_unit|ram_address[1]~1_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~1191_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1189_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1192_combout\);

-- Location: FF_X54_Y53_N9
\memory_unit|rw_96x8_sync_u|RAM~205\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~205feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1342_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~205_q\);

-- Location: FF_X56_Y53_N31
\memory_unit|rw_96x8_sync_u|RAM~333\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~333feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1336_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~333_q\);

-- Location: FF_X55_Y53_N3
\memory_unit|rw_96x8_sync_u|RAM~77\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1334_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~77_q\);

-- Location: LCCOMB_X55_Y53_N2
\memory_unit|rw_96x8_sync_u|RAM~1193\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1193_combout\ = (\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~333_q\) # ((\memory_unit|ram_address[4]~2_combout\)))) # (!\memory_unit|ram_address[5]~0_combout\ & 
-- (((\memory_unit|rw_96x8_sync_u|RAM~77_q\ & !\memory_unit|ram_address[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~333_q\,
	datab => \memory_unit|ram_address[5]~0_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~77_q\,
	datad => \memory_unit|ram_address[4]~2_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1193_combout\);

-- Location: FF_X55_Y53_N17
\memory_unit|rw_96x8_sync_u|RAM~461\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1344_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~461_q\);

-- Location: LCCOMB_X55_Y53_N16
\memory_unit|rw_96x8_sync_u|RAM~1194\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1194_combout\ = (\memory_unit|ram_address[4]~2_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1193_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~461_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1193_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~205_q\)))) # (!\memory_unit|ram_address[4]~2_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1193_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~205_q\,
	datab => \memory_unit|ram_address[4]~2_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~461_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1193_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1194_combout\);

-- Location: LCCOMB_X52_Y49_N24
\memory_unit|rw_96x8_sync_u|RAM~1195\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1195_combout\ = (\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1192_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1194_combout\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1192_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~1187_combout\)))) # (!\memory_unit|ram_address[1]~1_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1192_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[1]~1_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~1187_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~1192_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1194_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1195_combout\);

-- Location: FF_X56_Y49_N13
\memory_unit|rw_96x8_sync_u|RAM~157\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~157_q\);

-- Location: FF_X58_Y47_N21
\memory_unit|rw_96x8_sync_u|RAM~405\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~405feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1346_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~405_q\);

-- Location: FF_X58_Y47_N31
\memory_unit|rw_96x8_sync_u|RAM~149\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1348_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~149_q\);

-- Location: LCCOMB_X58_Y47_N30
\memory_unit|rw_96x8_sync_u|RAM~1196\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1196_combout\ = (\memory_unit|ram_address[0]~3_combout\ & (((\memory_unit|ram_address[5]~0_combout\)))) # (!\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|ram_address[5]~0_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~405_q\)) # (!\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~149_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~405_q\,
	datab => \memory_unit|ram_address[0]~3_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~149_q\,
	datad => \memory_unit|ram_address[5]~0_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1196_combout\);

-- Location: FF_X56_Y49_N15
\memory_unit|rw_96x8_sync_u|RAM~413\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~413feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~413_q\);

-- Location: LCCOMB_X56_Y49_N12
\memory_unit|rw_96x8_sync_u|RAM~1197\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1197_combout\ = (\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1196_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~413_q\)) # (!\memory_unit|rw_96x8_sync_u|RAM~1196_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~157_q\))))) # (!\memory_unit|ram_address[0]~3_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1196_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[0]~3_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~413_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~157_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1196_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1197_combout\);

-- Location: FF_X57_Y51_N27
\memory_unit|rw_96x8_sync_u|RAM~45\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~45feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~45_q\);

-- Location: FF_X55_Y51_N21
\memory_unit|rw_96x8_sync_u|RAM~293\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~293feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~293_q\);

-- Location: FF_X56_Y51_N11
\memory_unit|rw_96x8_sync_u|RAM~37\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~37_q\);

-- Location: LCCOMB_X56_Y51_N10
\memory_unit|rw_96x8_sync_u|RAM~1198\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1198_combout\ = (\memory_unit|ram_address[0]~3_combout\ & (((\memory_unit|ram_address[5]~0_combout\)))) # (!\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|ram_address[5]~0_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~293_q\)) # (!\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~37_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[0]~3_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~293_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~37_q\,
	datad => \memory_unit|ram_address[5]~0_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1198_combout\);

-- Location: FF_X56_Y51_N29
\memory_unit|rw_96x8_sync_u|RAM~301\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~301_q\);

-- Location: LCCOMB_X56_Y51_N28
\memory_unit|rw_96x8_sync_u|RAM~1199\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1199_combout\ = (\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1198_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~301_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1198_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~45_q\)))) # (!\memory_unit|ram_address[0]~3_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1198_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[0]~3_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~45_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~301_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1198_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1199_combout\);

-- Location: FF_X57_Y47_N13
\memory_unit|rw_96x8_sync_u|RAM~29\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~1428_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~29_q\);

-- Location: FF_X58_Y48_N9
\memory_unit|rw_96x8_sync_u|RAM~277\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~277_q\);

-- Location: FF_X59_Y47_N1
\memory_unit|rw_96x8_sync_u|RAM~21\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~1429_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~21_q\);

-- Location: LCCOMB_X58_Y48_N8
\memory_unit|rw_96x8_sync_u|RAM~1200\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1200_combout\ = (\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~277_q\) # (\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|ram_address[5]~0_combout\ & 
-- (!\memory_unit|rw_96x8_sync_u|RAM~21_q\ & ((!\memory_unit|ram_address[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~21_q\,
	datab => \memory_unit|ram_address[5]~0_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~277_q\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1200_combout\);

-- Location: FF_X57_Y47_N31
\memory_unit|rw_96x8_sync_u|RAM~285\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~285_q\);

-- Location: LCCOMB_X57_Y47_N30
\memory_unit|rw_96x8_sync_u|RAM~1201\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1201_combout\ = (\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1200_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~285_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1200_combout\ & 
-- (!\memory_unit|rw_96x8_sync_u|RAM~29_q\)))) # (!\memory_unit|ram_address[0]~3_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1200_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~29_q\,
	datab => \memory_unit|ram_address[0]~3_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~285_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1200_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1201_combout\);

-- Location: LCCOMB_X52_Y49_N6
\memory_unit|rw_96x8_sync_u|RAM~1202\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1202_combout\ = (\memory_unit|ram_address[4]~2_combout\ & (\memory_unit|ram_address[1]~1_combout\)) # (!\memory_unit|ram_address[4]~2_combout\ & ((\memory_unit|ram_address[1]~1_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~1199_combout\)) # (!\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1201_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[4]~2_combout\,
	datab => \memory_unit|ram_address[1]~1_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~1199_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1201_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1202_combout\);

-- Location: FF_X59_Y50_N29
\memory_unit|rw_96x8_sync_u|RAM~173\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~173feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~173_q\);

-- Location: FF_X61_Y47_N5
\memory_unit|rw_96x8_sync_u|RAM~421\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~421feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~421_q\);

-- Location: FF_X56_Y50_N13
\memory_unit|rw_96x8_sync_u|RAM~165\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~165_q\);

-- Location: LCCOMB_X56_Y50_N12
\memory_unit|rw_96x8_sync_u|RAM~1203\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1203_combout\ = (\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~421_q\) # ((\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|ram_address[5]~0_combout\ & 
-- (((\memory_unit|rw_96x8_sync_u|RAM~165_q\ & !\memory_unit|ram_address[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[5]~0_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~421_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~165_q\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1203_combout\);

-- Location: FF_X56_Y50_N31
\memory_unit|rw_96x8_sync_u|RAM~429\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1362_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~429_q\);

-- Location: LCCOMB_X56_Y50_N30
\memory_unit|rw_96x8_sync_u|RAM~1204\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1204_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1203_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~429_q\) # (!\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|rw_96x8_sync_u|RAM~1203_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~173_q\ & ((\memory_unit|ram_address[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~1203_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~173_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~429_q\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1204_combout\);

-- Location: LCCOMB_X52_Y49_N8
\memory_unit|rw_96x8_sync_u|RAM~1205\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1205_combout\ = (\memory_unit|ram_address[4]~2_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1202_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~1204_combout\)) # (!\memory_unit|rw_96x8_sync_u|RAM~1202_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~1197_combout\))))) # (!\memory_unit|ram_address[4]~2_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1202_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[4]~2_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~1204_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~1197_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1202_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1205_combout\);

-- Location: LCCOMB_X52_Y49_N10
\memory_unit|rw_96x8_sync_u|RAM~1206\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1206_combout\ = (\memory_unit|ram_address[3]~4_combout\ & (\memory_unit|ram_address[2]~5_combout\)) # (!\memory_unit|ram_address[3]~4_combout\ & ((\memory_unit|ram_address[2]~5_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~1195_combout\))) # (!\memory_unit|ram_address[2]~5_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~1205_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[3]~4_combout\,
	datab => \memory_unit|ram_address[2]~5_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~1205_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1195_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1206_combout\);

-- Location: FF_X63_Y48_N25
\memory_unit|rw_96x8_sync_u|RAM~501\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~501feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1364_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~501_q\);

-- Location: FF_X62_Y49_N15
\memory_unit|rw_96x8_sync_u|RAM~517\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~517feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~517_q\);

-- Location: FF_X62_Y49_N17
\memory_unit|rw_96x8_sync_u|RAM~261\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~261_q\);

-- Location: LCCOMB_X62_Y49_N16
\memory_unit|rw_96x8_sync_u|RAM~1214\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1214_combout\ = (\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~517_q\) # ((\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|ram_address[5]~0_combout\ & 
-- (((\memory_unit|rw_96x8_sync_u|RAM~261_q\ & !\memory_unit|ram_address[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[5]~0_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~517_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~261_q\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1214_combout\);

-- Location: FF_X56_Y44_N9
\memory_unit|rw_96x8_sync_u|RAM~709\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~709feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~709_q\);

-- Location: FF_X58_Y44_N7
\memory_unit|rw_96x8_sync_u|RAM~717\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~717feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~717_q\);

-- Location: FF_X54_Y46_N11
\memory_unit|rw_96x8_sync_u|RAM~733\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~733feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~733_q\);

-- Location: FF_X59_Y46_N7
\memory_unit|rw_96x8_sync_u|RAM~677\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~677feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~677_q\);

-- Location: FF_X61_Y47_N15
\memory_unit|rw_96x8_sync_u|RAM~765\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~765feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~765_q\);

-- Location: FF_X57_Y45_N19
\memory_unit|rw_96x8_sync_u|RAM~613\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~613feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~613_q\);

-- Location: FF_X55_Y45_N21
\memory_unit|rw_96x8_sync_u|RAM~605\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~605feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1402_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~605_q\);

-- Location: FF_X56_Y45_N13
\memory_unit|rw_96x8_sync_u|RAM~597\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~597_q\);

-- Location: LCCOMB_X56_Y45_N12
\memory_unit|rw_96x8_sync_u|RAM~1228\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1228_combout\ = (\memory_unit|ram_address[1]~1_combout\ & (((\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|ram_address[0]~3_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~605_q\)) # (!\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~597_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[1]~1_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~605_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~597_q\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1228_combout\);

-- Location: FF_X56_Y45_N3
\memory_unit|rw_96x8_sync_u|RAM~621\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1404_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~621_q\);

-- Location: LCCOMB_X56_Y45_N2
\memory_unit|rw_96x8_sync_u|RAM~1229\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1229_combout\ = (\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1228_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~621_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1228_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~613_q\)))) # (!\memory_unit|ram_address[1]~1_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1228_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[1]~1_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~613_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~621_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1228_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1229_combout\);

-- Location: FF_X55_Y45_N31
\memory_unit|rw_96x8_sync_u|RAM~573\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~573feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1405_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~573_q\);

-- Location: FF_X59_Y45_N3
\memory_unit|rw_96x8_sync_u|RAM~581\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~581feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1406_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~581_q\);

-- Location: FF_X54_Y45_N7
\memory_unit|rw_96x8_sync_u|RAM~541\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~541feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1410_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~541_q\);

-- Location: FF_X53_Y45_N23
\memory_unit|rw_96x8_sync_u|RAM~533\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1411_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~533_q\);

-- Location: LCCOMB_X53_Y45_N22
\memory_unit|rw_96x8_sync_u|RAM~1232\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1232_combout\ = (\memory_unit|ram_address[1]~1_combout\ & (((\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|ram_address[0]~3_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~541_q\)) # (!\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~533_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~541_q\,
	datab => \memory_unit|ram_address[1]~1_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~533_q\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1232_combout\);

-- Location: FF_X62_Y45_N17
\memory_unit|rw_96x8_sync_u|RAM~637\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~637feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1413_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~637_q\);

-- Location: FF_X62_Y45_N27
\memory_unit|rw_96x8_sync_u|RAM~645\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~645feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1414_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~645_q\);

-- Location: FF_X53_Y52_N5
\memory_unit|rw_96x8_sync_u|RAM~308\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~308feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1337_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~308_q\);

-- Location: FF_X54_Y53_N19
\memory_unit|rw_96x8_sync_u|RAM~204\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~204feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1342_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~204_q\);

-- Location: FF_X61_Y49_N13
\memory_unit|rw_96x8_sync_u|RAM~356\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~356feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1322_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~356_q\);

-- Location: FF_X58_Y49_N21
\memory_unit|rw_96x8_sync_u|RAM~100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1320_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~100_q\);

-- Location: LCCOMB_X58_Y49_N20
\memory_unit|rw_96x8_sync_u|RAM~1248\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1248_combout\ = (\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~356_q\) # ((\memory_unit|ram_address[4]~2_combout\)))) # (!\memory_unit|ram_address[5]~0_combout\ & 
-- (((\memory_unit|rw_96x8_sync_u|RAM~100_q\ & !\memory_unit|ram_address[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~356_q\,
	datab => \memory_unit|ram_address[5]~0_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~100_q\,
	datad => \memory_unit|ram_address[4]~2_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1248_combout\);

-- Location: FF_X58_Y50_N11
\memory_unit|rw_96x8_sync_u|RAM~348\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~348feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1312_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~348_q\);

-- Location: FF_X57_Y48_N7
\memory_unit|rw_96x8_sync_u|RAM~364\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~364feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1318_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~364_q\);

-- Location: FF_X58_Y47_N5
\memory_unit|rw_96x8_sync_u|RAM~404\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1346_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~404_q\);

-- Location: FF_X56_Y50_N21
\memory_unit|rw_96x8_sync_u|RAM~164\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~164feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~164_q\);

-- Location: FF_X58_Y47_N23
\memory_unit|rw_96x8_sync_u|RAM~148\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1348_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~148_q\);

-- Location: LCCOMB_X58_Y47_N22
\memory_unit|rw_96x8_sync_u|RAM~1258\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1258_combout\ = (\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|ram_address[1]~1_combout\)))) # (!\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|ram_address[1]~1_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~164_q\)) # (!\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~148_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~164_q\,
	datab => \memory_unit|ram_address[5]~0_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~148_q\,
	datad => \memory_unit|ram_address[1]~1_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1258_combout\);

-- Location: FF_X61_Y47_N25
\memory_unit|rw_96x8_sync_u|RAM~420\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~420feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~420_q\);

-- Location: LCCOMB_X58_Y47_N4
\memory_unit|rw_96x8_sync_u|RAM~1259\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1259_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1258_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~420_q\)) # (!\memory_unit|ram_address[5]~0_combout\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1258_combout\ & 
-- (\memory_unit|ram_address[5]~0_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~404_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~1258_combout\,
	datab => \memory_unit|ram_address[5]~0_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~404_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~420_q\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1259_combout\);

-- Location: FF_X59_Y47_N7
\memory_unit|rw_96x8_sync_u|RAM~20\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~1430_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~20_q\);

-- Location: FF_X59_Y50_N23
\memory_unit|rw_96x8_sync_u|RAM~172\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~172feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~172_q\);

-- Location: FF_X62_Y49_N9
\memory_unit|rw_96x8_sync_u|RAM~516\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~516_q\);

-- Location: FF_X62_Y46_N3
\memory_unit|rw_96x8_sync_u|RAM~380\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~380feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~380_q\);

-- Location: FF_X63_Y50_N7
\memory_unit|rw_96x8_sync_u|RAM~508\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~508feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~508_q\);

-- Location: FF_X63_Y49_N19
\memory_unit|rw_96x8_sync_u|RAM~268\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~268feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~268_q\);

-- Location: FF_X64_Y49_N7
\memory_unit|rw_96x8_sync_u|RAM~252\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~252_q\);

-- Location: LCCOMB_X64_Y49_N6
\memory_unit|rw_96x8_sync_u|RAM~1276\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1276_combout\ = (\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|ram_address[1]~1_combout\)))) # (!\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|ram_address[1]~1_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~268_q\)) # (!\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~252_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[5]~0_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~268_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~252_q\,
	datad => \memory_unit|ram_address[1]~1_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1276_combout\);

-- Location: FF_X63_Y49_N5
\memory_unit|rw_96x8_sync_u|RAM~524\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~524_q\);

-- Location: LCCOMB_X63_Y49_N4
\memory_unit|rw_96x8_sync_u|RAM~1277\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1277_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1276_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~524_q\) # (!\memory_unit|ram_address[5]~0_combout\)))) # (!\memory_unit|rw_96x8_sync_u|RAM~1276_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~508_q\ & ((\memory_unit|ram_address[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~1276_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~508_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~524_q\,
	datad => \memory_unit|ram_address[5]~0_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1277_combout\);

-- Location: FF_X57_Y44_N9
\memory_unit|rw_96x8_sync_u|RAM~700\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~700_q\);

-- Location: FF_X56_Y44_N11
\memory_unit|rw_96x8_sync_u|RAM~708\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~708feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~708_q\);

-- Location: FF_X57_Y44_N23
\memory_unit|rw_96x8_sync_u|RAM~692\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~692_q\);

-- Location: LCCOMB_X57_Y44_N22
\memory_unit|rw_96x8_sync_u|RAM~1280\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1280_combout\ = (\memory_unit|ram_address[0]~3_combout\ & (((\memory_unit|ram_address[1]~1_combout\)))) # (!\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|ram_address[1]~1_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~708_q\)) # (!\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~692_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~708_q\,
	datab => \memory_unit|ram_address[0]~3_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~692_q\,
	datad => \memory_unit|ram_address[1]~1_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1280_combout\);

-- Location: FF_X58_Y44_N17
\memory_unit|rw_96x8_sync_u|RAM~716\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~716feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~716_q\);

-- Location: LCCOMB_X57_Y44_N8
\memory_unit|rw_96x8_sync_u|RAM~1281\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1281_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1280_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~716_q\)) # (!\memory_unit|ram_address[0]~3_combout\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1280_combout\ & 
-- (\memory_unit|ram_address[0]~3_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~700_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~1280_combout\,
	datab => \memory_unit|ram_address[0]~3_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~700_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~716_q\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1281_combout\);

-- Location: FF_X54_Y46_N1
\memory_unit|rw_96x8_sync_u|RAM~740\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~740feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~740_q\);

-- Location: FF_X54_Y46_N7
\memory_unit|rw_96x8_sync_u|RAM~732\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~732feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~732_q\);

-- Location: FF_X55_Y46_N13
\memory_unit|rw_96x8_sync_u|RAM~724\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1391_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~724_q\);

-- Location: LCCOMB_X55_Y46_N12
\memory_unit|rw_96x8_sync_u|RAM~1282\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1282_combout\ = (\memory_unit|ram_address[1]~1_combout\ & (((\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|ram_address[0]~3_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~732_q\)) # (!\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~724_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[1]~1_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~732_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~724_q\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1282_combout\);

-- Location: FF_X55_Y46_N3
\memory_unit|rw_96x8_sync_u|RAM~748\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~748_q\);

-- Location: LCCOMB_X55_Y46_N2
\memory_unit|rw_96x8_sync_u|RAM~1283\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1283_combout\ = (\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1282_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~748_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1282_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~740_q\)))) # (!\memory_unit|ram_address[1]~1_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1282_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~740_q\,
	datab => \memory_unit|ram_address[1]~1_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~748_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1282_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1283_combout\);

-- Location: FF_X59_Y46_N19
\memory_unit|rw_96x8_sync_u|RAM~676\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~676feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~676_q\);

-- Location: FF_X59_Y45_N29
\memory_unit|rw_96x8_sync_u|RAM~668\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~668feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1394_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~668_q\);

-- Location: FF_X58_Y46_N29
\memory_unit|rw_96x8_sync_u|RAM~660\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1395_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~660_q\);

-- Location: LCCOMB_X58_Y46_N28
\memory_unit|rw_96x8_sync_u|RAM~1284\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1284_combout\ = (\memory_unit|ram_address[1]~1_combout\ & (((\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|ram_address[0]~3_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~668_q\)) # (!\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~660_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[1]~1_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~668_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~660_q\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1284_combout\);

-- Location: FF_X58_Y46_N23
\memory_unit|rw_96x8_sync_u|RAM~684\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1396_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~684_q\);

-- Location: LCCOMB_X58_Y46_N22
\memory_unit|rw_96x8_sync_u|RAM~1285\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1285_combout\ = (\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1284_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~684_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1284_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~676_q\)))) # (!\memory_unit|ram_address[1]~1_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1284_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[1]~1_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~676_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~684_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1284_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1285_combout\);

-- Location: LCCOMB_X58_Y46_N8
\memory_unit|rw_96x8_sync_u|RAM~1286\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1286_combout\ = (\memory_unit|ram_address[3]~4_combout\ & ((\memory_unit|ram_address[2]~5_combout\) # ((\memory_unit|rw_96x8_sync_u|RAM~1283_combout\)))) # (!\memory_unit|ram_address[3]~4_combout\ & 
-- (!\memory_unit|ram_address[2]~5_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~1285_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[3]~4_combout\,
	datab => \memory_unit|ram_address[2]~5_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~1285_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1283_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1286_combout\);

-- Location: FF_X61_Y47_N23
\memory_unit|rw_96x8_sync_u|RAM~764\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~764feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~764_q\);

-- Location: FF_X62_Y46_N9
\memory_unit|rw_96x8_sync_u|RAM~772\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~772feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1398_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~772_q\);

-- Location: FF_X61_Y46_N7
\memory_unit|rw_96x8_sync_u|RAM~756\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1399_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~756_q\);

-- Location: LCCOMB_X61_Y46_N6
\memory_unit|rw_96x8_sync_u|RAM~1287\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1287_combout\ = (\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~772_q\) # ((\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|ram_address[1]~1_combout\ & 
-- (((\memory_unit|rw_96x8_sync_u|RAM~756_q\ & !\memory_unit|ram_address[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[1]~1_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~772_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~756_q\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1287_combout\);

-- Location: FF_X61_Y46_N29
\memory_unit|rw_96x8_sync_u|RAM~780\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1400_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~780_q\);

-- Location: LCCOMB_X61_Y46_N28
\memory_unit|rw_96x8_sync_u|RAM~1288\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1288_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1287_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~780_q\)) # (!\memory_unit|ram_address[0]~3_combout\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1287_combout\ & 
-- (\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~764_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~1287_combout\,
	datab => \memory_unit|ram_address[0]~3_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~780_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~764_q\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1288_combout\);

-- Location: LCCOMB_X58_Y46_N6
\memory_unit|rw_96x8_sync_u|RAM~1289\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1289_combout\ = (\memory_unit|ram_address[2]~5_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1286_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~1288_combout\)) # (!\memory_unit|rw_96x8_sync_u|RAM~1286_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~1281_combout\))))) # (!\memory_unit|ram_address[2]~5_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1286_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~1288_combout\,
	datab => \memory_unit|ram_address[2]~5_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~1286_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1281_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1289_combout\);

-- Location: FF_X57_Y45_N13
\memory_unit|rw_96x8_sync_u|RAM~612\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~612_q\);

-- Location: FF_X55_Y45_N29
\memory_unit|rw_96x8_sync_u|RAM~604\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~604feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1402_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~604_q\);

-- Location: FF_X56_Y45_N25
\memory_unit|rw_96x8_sync_u|RAM~596\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~596_q\);

-- Location: LCCOMB_X56_Y45_N24
\memory_unit|rw_96x8_sync_u|RAM~1290\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1290_combout\ = (\memory_unit|ram_address[1]~1_combout\ & (((\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|ram_address[0]~3_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~604_q\)) # (!\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~596_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~604_q\,
	datab => \memory_unit|ram_address[1]~1_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~596_q\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1290_combout\);

-- Location: FF_X56_Y45_N23
\memory_unit|rw_96x8_sync_u|RAM~620\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1404_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~620_q\);

-- Location: LCCOMB_X57_Y45_N12
\memory_unit|rw_96x8_sync_u|RAM~1291\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1291_combout\ = (\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1290_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~620_q\)) # (!\memory_unit|rw_96x8_sync_u|RAM~1290_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~612_q\))))) # (!\memory_unit|ram_address[1]~1_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1290_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[1]~1_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~620_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~612_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1290_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1291_combout\);

-- Location: FF_X55_Y45_N3
\memory_unit|rw_96x8_sync_u|RAM~572\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~572feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1405_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~572_q\);

-- Location: FF_X59_Y45_N23
\memory_unit|rw_96x8_sync_u|RAM~580\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~580feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1406_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~580_q\);

-- Location: FF_X58_Y45_N5
\memory_unit|rw_96x8_sync_u|RAM~564\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1407_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~564_q\);

-- Location: LCCOMB_X58_Y45_N4
\memory_unit|rw_96x8_sync_u|RAM~1292\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1292_combout\ = (\memory_unit|ram_address[0]~3_combout\ & (\memory_unit|ram_address[1]~1_combout\)) # (!\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|ram_address[1]~1_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~580_q\))) # (!\memory_unit|ram_address[1]~1_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~564_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[0]~3_combout\,
	datab => \memory_unit|ram_address[1]~1_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~564_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~580_q\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1292_combout\);

-- Location: FF_X58_Y45_N31
\memory_unit|rw_96x8_sync_u|RAM~588\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1408_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~588_q\);

-- Location: LCCOMB_X58_Y45_N30
\memory_unit|rw_96x8_sync_u|RAM~1293\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1293_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1292_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~588_q\) # (!\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|rw_96x8_sync_u|RAM~1292_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~572_q\ & ((\memory_unit|ram_address[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~572_q\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~1292_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~588_q\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1293_combout\);

-- Location: FF_X59_Y46_N21
\memory_unit|rw_96x8_sync_u|RAM~548\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~548feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1409_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~548_q\);

-- Location: FF_X54_Y45_N25
\memory_unit|rw_96x8_sync_u|RAM~540\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~540feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1410_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~540_q\);

-- Location: FF_X54_Y45_N11
\memory_unit|rw_96x8_sync_u|RAM~532\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1411_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~532_q\);

-- Location: LCCOMB_X54_Y45_N10
\memory_unit|rw_96x8_sync_u|RAM~1294\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1294_combout\ = (\memory_unit|ram_address[1]~1_combout\ & (((\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|ram_address[0]~3_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~540_q\)) # (!\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~532_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[1]~1_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~540_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~532_q\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1294_combout\);

-- Location: FF_X57_Y45_N3
\memory_unit|rw_96x8_sync_u|RAM~556\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1412_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~556_q\);

-- Location: LCCOMB_X57_Y45_N2
\memory_unit|rw_96x8_sync_u|RAM~1295\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1295_combout\ = (\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1294_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~556_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1294_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~548_q\)))) # (!\memory_unit|ram_address[1]~1_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1294_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~548_q\,
	datab => \memory_unit|ram_address[1]~1_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~556_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1294_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1295_combout\);

-- Location: LCCOMB_X57_Y45_N20
\memory_unit|rw_96x8_sync_u|RAM~1296\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1296_combout\ = (\memory_unit|ram_address[3]~4_combout\ & (((\memory_unit|ram_address[2]~5_combout\)))) # (!\memory_unit|ram_address[3]~4_combout\ & ((\memory_unit|ram_address[2]~5_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~1293_combout\)) # (!\memory_unit|ram_address[2]~5_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1295_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~1293_combout\,
	datab => \memory_unit|ram_address[3]~4_combout\,
	datac => \memory_unit|ram_address[2]~5_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1295_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1296_combout\);

-- Location: FF_X62_Y45_N9
\memory_unit|rw_96x8_sync_u|RAM~636\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1413_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~636_q\);

-- Location: FF_X62_Y45_N23
\memory_unit|rw_96x8_sync_u|RAM~644\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~644feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1414_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~644_q\);

-- Location: FF_X61_Y45_N9
\memory_unit|rw_96x8_sync_u|RAM~628\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1415_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~628_q\);

-- Location: LCCOMB_X61_Y45_N8
\memory_unit|rw_96x8_sync_u|RAM~1297\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1297_combout\ = (\memory_unit|ram_address[0]~3_combout\ & (((\memory_unit|ram_address[1]~1_combout\)))) # (!\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|ram_address[1]~1_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~644_q\)) # (!\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~628_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~644_q\,
	datab => \memory_unit|ram_address[0]~3_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~628_q\,
	datad => \memory_unit|ram_address[1]~1_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1297_combout\);

-- Location: FF_X61_Y45_N11
\memory_unit|rw_96x8_sync_u|RAM~652\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1416_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~652_q\);

-- Location: LCCOMB_X62_Y45_N8
\memory_unit|rw_96x8_sync_u|RAM~1298\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1298_combout\ = (\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1297_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~652_q\)) # (!\memory_unit|rw_96x8_sync_u|RAM~1297_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~636_q\))))) # (!\memory_unit|ram_address[0]~3_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1297_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~652_q\,
	datab => \memory_unit|ram_address[0]~3_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~636_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1297_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1298_combout\);

-- Location: LCCOMB_X57_Y45_N26
\memory_unit|rw_96x8_sync_u|RAM~1299\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1299_combout\ = (\memory_unit|ram_address[3]~4_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1296_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1298_combout\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1296_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~1291_combout\)))) # (!\memory_unit|ram_address[3]~4_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1296_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~1291_combout\,
	datab => \memory_unit|ram_address[3]~4_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~1298_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1296_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1299_combout\);

-- Location: LCCOMB_X53_Y49_N26
\cpu_u|data_path_u|ALU_unit|Add2~50\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Add2~50_combout\ = (\cpu_u|data_path_u|ALU_unit|Add2~27_combout\ & ((\cpu_u|control_unit_module|ALU_Sel[2]~24_combout\) # ((\cpu_u|data_path_u|ALU_unit|Add1~8_combout\ & !\cpu_u|data_path_u|ALU_unit|Mux8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|ALU_unit|Add1~8_combout\,
	datab => \cpu_u|data_path_u|ALU_unit|Add2~27_combout\,
	datac => \cpu_u|control_unit_module|ALU_Sel[2]~24_combout\,
	datad => \cpu_u|data_path_u|ALU_unit|Mux8~1_combout\,
	combout => \cpu_u|data_path_u|ALU_unit|Add2~50_combout\);

-- Location: LCCOMB_X53_Y49_N16
\cpu_u|data_path_u|ALU_unit|Add2~51\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Add2~51_combout\ = (\cpu_u|data_path_u|ALU_unit|Add2~48_combout\ & ((\cpu_u|data_path_u|ALU_unit|Add2~50_combout\) # ((\cpu_u|data_path_u|ALU_unit|Add2~9_combout\)))) # (!\cpu_u|data_path_u|ALU_unit|Add2~48_combout\ & 
-- (((\cpu_u|data_path_u|ALU_unit|Add2~9_combout\ & !\cpu_u|data_path_u|ALU_unit|Mux8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|ALU_unit|Add2~50_combout\,
	datab => \cpu_u|data_path_u|ALU_unit|Add2~48_combout\,
	datac => \cpu_u|data_path_u|ALU_unit|Add2~9_combout\,
	datad => \cpu_u|data_path_u|ALU_unit|Mux8~1_combout\,
	combout => \cpu_u|data_path_u|ALU_unit|Add2~51_combout\);

-- Location: LCCOMB_X56_Y44_N4
\memory_unit|rw_96x8_sync_u|RAM~1384\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1384_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1383_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1327_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \memory_unit|rw_96x8_sync_u|RAM~1383_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1327_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1384_combout\);

-- Location: LCCOMB_X61_Y47_N28
\memory_unit|rw_96x8_sync_u|RAM~1397\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1397_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1363_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1381_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~1363_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1381_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1397_combout\);

-- Location: LCCOMB_X55_Y45_N16
\memory_unit|rw_96x8_sync_u|RAM~1402\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1402_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1381_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1311_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory_unit|rw_96x8_sync_u|RAM~1381_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1311_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1402_combout\);

-- Location: LCCOMB_X56_Y45_N22
\memory_unit|rw_96x8_sync_u|RAM~1404\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1404_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1387_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1311_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~1387_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1311_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1404_combout\);

-- Location: LCCOMB_X62_Y45_N10
\memory_unit|rw_96x8_sync_u|RAM~1413\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1413_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1381_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1368_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~1381_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1368_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1413_combout\);

-- Location: LCCOMB_X62_Y45_N24
\memory_unit|rw_96x8_sync_u|RAM~1414\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1414_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1383_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1368_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~1383_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1368_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1414_combout\);

-- Location: LCCOMB_X55_Y50_N8
\cpu_u|data_path_u|ALU_unit|Add2~53\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Add2~53_combout\ = (\cpu_u|data_path_u|ALU_unit|Mux8~3_combout\ & (!\cpu_u|data_path_u|ALU_unit|Add2~59_combout\ & ((!\cpu_u|data_path_u|BUS1[7]~15_combout\) # (!\cpu_u|data_path_u|ALU_unit|Mux8~1_combout\)))) # 
-- (!\cpu_u|data_path_u|ALU_unit|Mux8~3_combout\ & (\cpu_u|data_path_u|ALU_unit|Mux8~1_combout\ & ((!\cpu_u|data_path_u|BUS1[7]~15_combout\) # (!\cpu_u|data_path_u|ALU_unit|Add2~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|ALU_unit|Add2~59_combout\,
	datab => \cpu_u|data_path_u|ALU_unit|Mux8~3_combout\,
	datac => \cpu_u|data_path_u|ALU_unit|Mux8~1_combout\,
	datad => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	combout => \cpu_u|data_path_u|ALU_unit|Add2~53_combout\);

-- Location: LCCOMB_X55_Y50_N6
\cpu_u|data_path_u|ALU_unit|Add2~54\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Add2~54_combout\ = (\cpu_u|data_path_u|ALU_unit|Add2~33_combout\ & ((\cpu_u|control_unit_module|ALU_Sel[2]~24_combout\) # ((!\cpu_u|data_path_u|ALU_unit|Add2~53_combout\ & \cpu_u|data_path_u|ALU_unit|Add2~9_combout\)))) # 
-- (!\cpu_u|data_path_u|ALU_unit|Add2~33_combout\ & (((!\cpu_u|data_path_u|ALU_unit|Add2~53_combout\ & \cpu_u|data_path_u|ALU_unit|Add2~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|ALU_unit|Add2~33_combout\,
	datab => \cpu_u|control_unit_module|ALU_Sel[2]~24_combout\,
	datac => \cpu_u|data_path_u|ALU_unit|Add2~53_combout\,
	datad => \cpu_u|data_path_u|ALU_unit|Add2~9_combout\,
	combout => \cpu_u|data_path_u|ALU_unit|Add2~54_combout\);

-- Location: LCCOMB_X53_Y49_N12
\cpu_u|data_path_u|ALU_unit|Add2~57\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Add2~57_combout\ = (\cpu_u|data_path_u|ALU_unit|Add2~43_combout\) # ((\cpu_u|data_path_u|ALU_unit|Add2~9_combout\ & \cpu_u|data_path_u|ALU_unit|Mux2~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|ALU_unit|Add2~9_combout\,
	datac => \cpu_u|data_path_u|ALU_unit|Mux2~1_combout\,
	datad => \cpu_u|data_path_u|ALU_unit|Add2~43_combout\,
	combout => \cpu_u|data_path_u|ALU_unit|Add2~57_combout\);

-- Location: LCCOMB_X55_Y50_N22
\cpu_u|control_unit_module|ALU_Sel[0]~22\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|control_unit_module|ALU_Sel[0]~22_combout\ = (\cpu_u|control_unit_module|ALU_Sel[2]~24_combout\) # ((!\cpu_u|control_unit_module|ALU_Sel[0]~21_combout\ & \cpu_u|control_unit_module|ALU_Sel[2]~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|control_unit_module|ALU_Sel[0]~21_combout\,
	datab => \cpu_u|control_unit_module|ALU_Sel[2]~24_combout\,
	datad => \cpu_u|control_unit_module|ALU_Sel[2]~23_combout\,
	combout => \cpu_u|control_unit_module|ALU_Sel[0]~22_combout\);

-- Location: FF_X55_Y49_N19
\cpu_u|control_unit_module|current_state.S_DECODE_3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \cpu_u|control_unit_module|next_state.S_DECODE_3_825~combout\,
	clrn => \reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu_u|control_unit_module|current_state.S_DECODE_3~q\);

-- Location: LCCOMB_X54_Y47_N22
\cpu_u|control_unit_module|Selector13~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|control_unit_module|Selector13~0_combout\ = (\cpu_u|control_unit_module|DATA_MAN_OP~2_combout\ & \cpu_u|control_unit_module|current_state.S_DECODE_3~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|control_unit_module|DATA_MAN_OP~2_combout\,
	datad => \cpu_u|control_unit_module|current_state.S_DECODE_3~q\,
	combout => \cpu_u|control_unit_module|Selector13~0_combout\);

-- Location: LCCOMB_X54_Y47_N4
\cpu_u|control_unit_module|Selector13~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|control_unit_module|Selector13~1_combout\ = (!\cpu_u|control_unit_module|Equal5~0_combout\ & (!\cpu_u|control_unit_module|Equal4~1_combout\ & (\cpu_u|control_unit_module|Selector13~0_combout\ & !\cpu_u|control_unit_module|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|control_unit_module|Equal5~0_combout\,
	datab => \cpu_u|control_unit_module|Equal4~1_combout\,
	datac => \cpu_u|control_unit_module|Selector13~0_combout\,
	datad => \cpu_u|control_unit_module|Equal0~1_combout\,
	combout => \cpu_u|control_unit_module|Selector13~1_combout\);

-- Location: LCCOMB_X54_Y47_N6
\cpu_u|control_unit_module|Selector1~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|control_unit_module|Selector1~1_combout\ = ((!\cpu_u|control_unit_module|BRANCH_OP~0_combout\ & \cpu_u|control_unit_module|PC_Load~0_combout\)) # (!\cpu_u|control_unit_module|Selector13~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|control_unit_module|BRANCH_OP~0_combout\,
	datac => \cpu_u|control_unit_module|Selector13~1_combout\,
	datad => \cpu_u|control_unit_module|PC_Load~0_combout\,
	combout => \cpu_u|control_unit_module|Selector1~1_combout\);

-- Location: LCCOMB_X55_Y49_N14
\cpu_u|control_unit_module|Selector8~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|control_unit_module|Selector8~0_combout\ = (\cpu_u|control_unit_module|current_state.S_DECODE_3~q\ & ((\cpu_u|control_unit_module|Equal5~0_combout\) # ((\cpu_u|control_unit_module|Equal4~1_combout\) # 
-- (\cpu_u|control_unit_module|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|control_unit_module|current_state.S_DECODE_3~q\,
	datab => \cpu_u|control_unit_module|Equal5~0_combout\,
	datac => \cpu_u|control_unit_module|Equal4~1_combout\,
	datad => \cpu_u|control_unit_module|Equal0~1_combout\,
	combout => \cpu_u|control_unit_module|Selector8~0_combout\);

-- Location: LCCOMB_X58_Y46_N26
\memory_unit|rw_96x8_sync_u|RAM~1424\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1424_combout\ = (\cpu_u|data_path_u|MAR\(4) & ((\cpu_u|data_path_u|MAR\(7) & ((\memory_unit|rw_96x8_sync_u|RAM~1289_combout\))) # (!\cpu_u|data_path_u|MAR\(7) & (\memory_unit|rw_96x8_sync_u|RAM~1299_combout\)))) # 
-- (!\cpu_u|data_path_u|MAR\(4) & (((\memory_unit|rw_96x8_sync_u|RAM~1299_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|MAR\(4),
	datab => \cpu_u|data_path_u|MAR\(7),
	datac => \memory_unit|rw_96x8_sync_u|RAM~1299_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1289_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1424_combout\);

-- Location: LCCOMB_X55_Y50_N12
\cpu_u|data_path_u|ALU_unit|Add2~59\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Add2~59_combout\ = (\cpu_u|control_unit_module|current_state.S_DATA_MAN_4~q\ & ((\cpu_u|control_unit_module|Equal8~0_combout\ & (\cpu_u|data_path_u|B_Reg\(7))) # (!\cpu_u|control_unit_module|Equal8~0_combout\ & 
-- ((\cpu_u|data_path_u|ALU_unit|Add1~14_combout\))))) # (!\cpu_u|control_unit_module|current_state.S_DATA_MAN_4~q\ & (((\cpu_u|data_path_u|ALU_unit|Add1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|B_Reg\(7),
	datab => \cpu_u|control_unit_module|current_state.S_DATA_MAN_4~q\,
	datac => \cpu_u|control_unit_module|Equal8~0_combout\,
	datad => \cpu_u|data_path_u|ALU_unit|Add1~14_combout\,
	combout => \cpu_u|data_path_u|ALU_unit|Add2~59_combout\);

-- Location: LCCOMB_X53_Y51_N14
\memory_unit|rw_96x8_sync_u|RAM~1425\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1425_combout\ = !\cpu_u|data_path_u|BUS1[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1425_combout\);

-- Location: LCCOMB_X57_Y51_N6
\memory_unit|rw_96x8_sync_u|RAM~1426\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1426_combout\ = !\cpu_u|data_path_u|BUS1[1]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1426_combout\);

-- Location: LCCOMB_X59_Y47_N26
\memory_unit|rw_96x8_sync_u|RAM~1427\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1427_combout\ = !\cpu_u|data_path_u|BUS1[1]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1427_combout\);

-- Location: LCCOMB_X57_Y47_N12
\memory_unit|rw_96x8_sync_u|RAM~1428\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1428_combout\ = !\cpu_u|data_path_u|BUS1[5]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1428_combout\);

-- Location: LCCOMB_X59_Y47_N0
\memory_unit|rw_96x8_sync_u|RAM~1429\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1429_combout\ = !\cpu_u|data_path_u|BUS1[5]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1429_combout\);

-- Location: LCCOMB_X59_Y47_N6
\memory_unit|rw_96x8_sync_u|RAM~1430\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1430_combout\ = !\cpu_u|data_path_u|BUS1[4]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1430_combout\);

-- Location: LCCOMB_X54_Y47_N10
\cpu_u|control_unit_module|next_state.S_BRANCH_4_663\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|control_unit_module|next_state.S_BRANCH_4_663~combout\ = (GLOBAL(\cpu_u|control_unit_module|Selector1~2clkctrl_outclk\) & ((\cpu_u|control_unit_module|Selector13~1_combout\))) # (!GLOBAL(\cpu_u|control_unit_module|Selector1~2clkctrl_outclk\) & 
-- (\cpu_u|control_unit_module|next_state.S_BRANCH_4_663~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|control_unit_module|next_state.S_BRANCH_4_663~combout\,
	datac => \cpu_u|control_unit_module|Selector13~1_combout\,
	datad => \cpu_u|control_unit_module|Selector1~2clkctrl_outclk\,
	combout => \cpu_u|control_unit_module|next_state.S_BRANCH_4_663~combout\);

-- Location: LCCOMB_X56_Y47_N20
\cpu_u|control_unit_module|next_state.S_LOAD_AND_STORE_4_798\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|control_unit_module|next_state.S_LOAD_AND_STORE_4_798~combout\ = (GLOBAL(\cpu_u|control_unit_module|Selector1~2clkctrl_outclk\) & ((\cpu_u|control_unit_module|Selector8~0_combout\))) # (!GLOBAL(\cpu_u|control_unit_module|Selector1~2clkctrl_outclk\) 
-- & (\cpu_u|control_unit_module|next_state.S_LOAD_AND_STORE_4_798~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_u|control_unit_module|next_state.S_LOAD_AND_STORE_4_798~combout\,
	datac => \cpu_u|control_unit_module|Selector8~0_combout\,
	datad => \cpu_u|control_unit_module|Selector1~2clkctrl_outclk\,
	combout => \cpu_u|control_unit_module|next_state.S_LOAD_AND_STORE_4_798~combout\);

-- Location: LCCOMB_X55_Y49_N18
\cpu_u|control_unit_module|next_state.S_DECODE_3_825\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|control_unit_module|next_state.S_DECODE_3_825~combout\ = (GLOBAL(\cpu_u|control_unit_module|Selector1~2clkctrl_outclk\) & (\cpu_u|control_unit_module|current_state.S_FETCH_2~q\)) # (!GLOBAL(\cpu_u|control_unit_module|Selector1~2clkctrl_outclk\) & 
-- ((\cpu_u|control_unit_module|next_state.S_DECODE_3_825~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|control_unit_module|current_state.S_FETCH_2~q\,
	datab => \cpu_u|control_unit_module|next_state.S_DECODE_3_825~combout\,
	datad => \cpu_u|control_unit_module|Selector1~2clkctrl_outclk\,
	combout => \cpu_u|control_unit_module|next_state.S_DECODE_3_825~combout\);

-- Location: IOIBUF_X81_Y34_N8
\port_in_05[0]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_05(0),
	o => \port_in_05[0]~input_o\);

-- Location: IOIBUF_X81_Y34_N1
\port_in_09[0]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_09(0),
	o => \port_in_09[0]~input_o\);

-- Location: IOIBUF_X33_Y0_N8
\port_in_02[0]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_02(0),
	o => \port_in_02[0]~input_o\);

-- Location: IOIBUF_X15_Y0_N15
\port_in_14[0]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_14(0),
	o => \port_in_14[0]~input_o\);

-- Location: IOIBUF_X15_Y0_N1
\port_in_08[0]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_08(0),
	o => \port_in_08[0]~input_o\);

-- Location: IOIBUF_X33_Y0_N15
\port_in_12[0]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_12(0),
	o => \port_in_12[0]~input_o\);

-- Location: IOIBUF_X17_Y67_N22
\port_in_11[0]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_11(0),
	o => \port_in_11[0]~input_o\);

-- Location: IOIBUF_X17_Y0_N22
\port_in_03[0]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_03(0),
	o => \port_in_03[0]~input_o\);

-- Location: IOIBUF_X81_Y2_N1
\port_in_10[2]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_10(2),
	o => \port_in_10[2]~input_o\);

-- Location: IOIBUF_X81_Y7_N8
\port_in_09[2]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_09(2),
	o => \port_in_09[2]~input_o\);

-- Location: IOIBUF_X61_Y0_N1
\port_in_06[2]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_06(2),
	o => \port_in_06[2]~input_o\);

-- Location: IOIBUF_X68_Y0_N15
\port_in_07[2]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_07(2),
	o => \port_in_07[2]~input_o\);

-- Location: IOIBUF_X81_Y8_N1
\port_in_01[2]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_01(2),
	o => \port_in_01[2]~input_o\);

-- Location: IOIBUF_X81_Y5_N1
\port_in_00[2]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_00(2),
	o => \port_in_00[2]~input_o\);

-- Location: IOIBUF_X81_Y11_N15
\port_in_14[2]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_14(2),
	o => \port_in_14[2]~input_o\);

-- Location: IOIBUF_X81_Y11_N8
\port_in_13[2]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_13(2),
	o => \port_in_13[2]~input_o\);

-- Location: IOIBUF_X81_Y6_N15
\port_in_12[2]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_12(2),
	o => \port_in_12[2]~input_o\);

-- Location: IOIBUF_X58_Y0_N8
\port_in_15[2]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_15(2),
	o => \port_in_15[2]~input_o\);

-- Location: IOIBUF_X81_Y6_N8
\port_in_06[1]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_06(1),
	o => \port_in_06[1]~input_o\);

-- Location: IOIBUF_X81_Y25_N22
\port_in_10[1]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_10(1),
	o => \port_in_10[1]~input_o\);

-- Location: IOIBUF_X81_Y6_N1
\port_in_02[1]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_02(1),
	o => \port_in_02[1]~input_o\);

-- Location: IOIBUF_X81_Y17_N1
\port_in_14[1]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_14(1),
	o => \port_in_14[1]~input_o\);

-- Location: IOIBUF_X81_Y19_N8
\port_in_09[1]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_09(1),
	o => \port_in_09[1]~input_o\);

-- Location: IOIBUF_X81_Y16_N8
\port_in_01[1]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_01(1),
	o => \port_in_01[1]~input_o\);

-- Location: IOIBUF_X81_Y21_N8
\port_in_00[1]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_00(1),
	o => \port_in_00[1]~input_o\);

-- Location: IOIBUF_X81_Y14_N1
\port_in_12[1]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_12(1),
	o => \port_in_12[1]~input_o\);

-- Location: IOIBUF_X81_Y14_N8
\port_in_03[1]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_03(1),
	o => \port_in_03[1]~input_o\);

-- Location: IOIBUF_X81_Y20_N8
\port_in_15[1]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_15(1),
	o => \port_in_15[1]~input_o\);

-- Location: IOIBUF_X81_Y10_N1
\port_in_06[7]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_06(7),
	o => \port_in_06[7]~input_o\);

-- Location: IOIBUF_X81_Y12_N1
\port_in_05[7]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_05(7),
	o => \port_in_05[7]~input_o\);

-- Location: IOIBUF_X58_Y0_N15
\port_in_04[7]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_04(7),
	o => \port_in_04[7]~input_o\);

-- Location: IOIBUF_X65_Y0_N8
\port_in_07[7]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_07(7),
	o => \port_in_07[7]~input_o\);

-- Location: IOIBUF_X81_Y9_N8
\port_in_09[7]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_09(7),
	o => \port_in_09[7]~input_o\);

-- Location: IOIBUF_X58_Y0_N22
\port_in_10[7]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_10(7),
	o => \port_in_10[7]~input_o\);

-- Location: IOIBUF_X56_Y0_N15
\port_in_08[7]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_08(7),
	o => \port_in_08[7]~input_o\);

-- Location: IOIBUF_X81_Y4_N8
\port_in_11[7]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_11(7),
	o => \port_in_11[7]~input_o\);

-- Location: IOIBUF_X56_Y0_N8
\port_in_02[7]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_02(7),
	o => \port_in_02[7]~input_o\);

-- Location: IOIBUF_X81_Y10_N8
\port_in_01[7]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_01(7),
	o => \port_in_01[7]~input_o\);

-- Location: IOIBUF_X81_Y7_N15
\port_in_00[7]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_00(7),
	o => \port_in_00[7]~input_o\);

-- Location: IOIBUF_X81_Y11_N22
\port_in_03[7]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_03(7),
	o => \port_in_03[7]~input_o\);

-- Location: IOIBUF_X81_Y12_N8
\port_in_13[7]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_13(7),
	o => \port_in_13[7]~input_o\);

-- Location: IOIBUF_X81_Y10_N15
\port_in_14[7]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_14(7),
	o => \port_in_14[7]~input_o\);

-- Location: IOIBUF_X81_Y14_N15
\port_in_12[7]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_12(7),
	o => \port_in_12[7]~input_o\);

-- Location: IOIBUF_X81_Y11_N1
\port_in_15[7]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_15(7),
	o => \port_in_15[7]~input_o\);

-- Location: IOIBUF_X31_Y0_N15
\port_in_05[3]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_05(3),
	o => \port_in_05[3]~input_o\);

-- Location: IOIBUF_X44_Y0_N22
\port_in_01[3]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_01(3),
	o => \port_in_01[3]~input_o\);

-- Location: IOIBUF_X40_Y0_N15
\port_in_02[3]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_02(3),
	o => \port_in_02[3]~input_o\);

-- Location: IOIBUF_X40_Y0_N1
\port_in_14[3]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_14(3),
	o => \port_in_14[3]~input_o\);

-- Location: IOIBUF_X42_Y0_N8
\port_in_04[3]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_04(3),
	o => \port_in_04[3]~input_o\);

-- Location: IOIBUF_X44_Y0_N8
\port_in_00[3]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_00(3),
	o => \port_in_00[3]~input_o\);

-- Location: IOIBUF_X33_Y0_N22
\port_in_11[3]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_11(3),
	o => \port_in_11[3]~input_o\);

-- Location: IOIBUF_X49_Y0_N22
\port_in_03[3]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_03(3),
	o => \port_in_03[3]~input_o\);

-- Location: IOIBUF_X31_Y0_N1
\port_in_10[6]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_10(6),
	o => \port_in_10[6]~input_o\);

-- Location: IOIBUF_X54_Y0_N22
\port_in_08[6]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_08(6),
	o => \port_in_08[6]~input_o\);

-- Location: IOIBUF_X42_Y67_N22
\port_in_06[6]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_06(6),
	o => \port_in_06[6]~input_o\);

-- Location: IOIBUF_X52_Y0_N15
\port_in_07[6]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_07(6),
	o => \port_in_07[6]~input_o\);

-- Location: IOIBUF_X81_Y7_N1
\port_in_01[6]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_01(6),
	o => \port_in_01[6]~input_o\);

-- Location: IOIBUF_X29_Y0_N15
\port_in_00[6]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_00(6),
	o => \port_in_00[6]~input_o\);

-- Location: IOIBUF_X26_Y0_N8
\port_in_13[6]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_13(6),
	o => \port_in_13[6]~input_o\);

-- Location: IOIBUF_X52_Y0_N1
\port_in_15[6]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_15(6),
	o => \port_in_15[6]~input_o\);

-- Location: IOIBUF_X81_Y25_N8
\port_in_06[5]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_06(5),
	o => \port_in_06[5]~input_o\);

-- Location: IOIBUF_X81_Y39_N1
\port_in_10[5]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_10(5),
	o => \port_in_10[5]~input_o\);

-- Location: IOIBUF_X81_Y25_N1
\port_in_02[5]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_02(5),
	o => \port_in_02[5]~input_o\);

-- Location: IOIBUF_X54_Y0_N1
\port_in_14[5]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_14(5),
	o => \port_in_14[5]~input_o\);

-- Location: IOIBUF_X44_Y0_N1
\port_in_09[5]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_09(5),
	o => \port_in_09[5]~input_o\);

-- Location: IOIBUF_X49_Y0_N1
\port_in_05[5]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_05(5),
	o => \port_in_05[5]~input_o\);

-- Location: IOIBUF_X49_Y0_N15
\port_in_01[5]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_01(5),
	o => \port_in_01[5]~input_o\);

-- Location: IOIBUF_X19_Y0_N1
\port_in_13[5]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_13(5),
	o => \port_in_13[5]~input_o\);

-- Location: IOIBUF_X31_Y0_N22
\port_in_08[5]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_08(5),
	o => \port_in_08[5]~input_o\);

-- Location: IOIBUF_X22_Y0_N1
\port_in_04[5]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_04(5),
	o => \port_in_04[5]~input_o\);

-- Location: IOIBUF_X26_Y0_N1
\port_in_00[5]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_00(5),
	o => \port_in_00[5]~input_o\);

-- Location: IOIBUF_X81_Y25_N15
\port_in_12[5]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_12(5),
	o => \port_in_12[5]~input_o\);

-- Location: IOIBUF_X22_Y0_N8
\port_in_07[5]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_07(5),
	o => \port_in_07[5]~input_o\);

-- Location: IOIBUF_X44_Y0_N15
\port_in_11[5]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_11(5),
	o => \port_in_11[5]~input_o\);

-- Location: IOIBUF_X19_Y0_N15
\port_in_03[5]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_03(5),
	o => \port_in_03[5]~input_o\);

-- Location: IOIBUF_X49_Y0_N8
\port_in_15[5]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_15(5),
	o => \port_in_15[5]~input_o\);

-- Location: IOIBUF_X68_Y0_N8
\port_in_05[4]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_05(4),
	o => \port_in_05[4]~input_o\);

-- Location: IOIBUF_X81_Y3_N8
\port_in_07[4]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_07(4),
	o => \port_in_07[4]~input_o\);

-- Location: IOIBUF_X68_Y0_N1
\port_in_08[4]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_08(4),
	o => \port_in_08[4]~input_o\);

-- Location: IOIBUF_X65_Y0_N1
\port_in_11[4]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_11(4),
	o => \port_in_11[4]~input_o\);

-- Location: IOIBUF_X81_Y4_N15
\port_in_02[4]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_02(4),
	o => \port_in_02[4]~input_o\);

-- Location: IOIBUF_X81_Y8_N8
\port_in_00[4]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_00(4),
	o => \port_in_00[4]~input_o\);

-- Location: IOIBUF_X63_Y0_N1
\port_in_13[4]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_13(4),
	o => \port_in_13[4]~input_o\);

-- Location: IOIBUF_X81_Y2_N8
\port_in_14[4]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_14(4),
	o => \port_in_14[4]~input_o\);

-- Location: LCCOMB_X50_Y49_N16
\cpu_u|data_path_u|PC[5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|PC[5]~feeder_combout\ = \cpu_u|data_path_u|PC[5]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|PC[5]~20_combout\,
	combout => \cpu_u|data_path_u|PC[5]~feeder_combout\);

-- Location: LCCOMB_X59_Y46_N30
\memory_unit|rw_96x8_sync_u|RAM~544feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~544feeder_combout\ = \cpu_u|data_path_u|BUS1[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~544feeder_combout\);

-- Location: LCCOMB_X57_Y48_N16
\memory_unit|rw_96x8_sync_u|RAM~104feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~104feeder_combout\ = \cpu_u|data_path_u|BUS1[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~104feeder_combout\);

-- Location: LCCOMB_X58_Y51_N0
\memory_unit|rw_96x8_sync_u|RAM~280feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~280feeder_combout\ = \cpu_u|data_path_u|BUS1[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~280feeder_combout\);

-- Location: LCCOMB_X56_Y44_N16
\memory_unit|rw_96x8_sync_u|RAM~704feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~704feeder_combout\ = \cpu_u|data_path_u|BUS1[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~704feeder_combout\);

-- Location: LCCOMB_X58_Y44_N4
\memory_unit|rw_96x8_sync_u|RAM~712feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~712feeder_combout\ = \cpu_u|data_path_u|BUS1[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~712feeder_combout\);

-- Location: LCCOMB_X62_Y45_N20
\memory_unit|rw_96x8_sync_u|RAM~632feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~632feeder_combout\ = \cpu_u|data_path_u|BUS1[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~632feeder_combout\);

-- Location: LCCOMB_X62_Y45_N2
\memory_unit|rw_96x8_sync_u|RAM~640feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~640feeder_combout\ = \cpu_u|data_path_u|BUS1[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~640feeder_combout\);

-- Location: LCCOMB_X61_Y47_N16
\memory_unit|rw_96x8_sync_u|RAM~416feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~416feeder_combout\ = \cpu_u|data_path_u|BUS1[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~416feeder_combout\);

-- Location: LCCOMB_X61_Y47_N30
\memory_unit|rw_96x8_sync_u|RAM~760feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~760feeder_combout\ = \cpu_u|data_path_u|BUS1[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~760feeder_combout\);

-- Location: LCCOMB_X57_Y45_N16
\memory_unit|rw_96x8_sync_u|RAM~608feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~608feeder_combout\ = \cpu_u|data_path_u|BUS1[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~608feeder_combout\);

-- Location: LCCOMB_X59_Y52_N24
\memory_unit|rw_96x8_sync_u|RAM~224feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~224feeder_combout\ = \cpu_u|data_path_u|BUS1[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~224feeder_combout\);

-- Location: LCCOMB_X59_Y52_N14
\memory_unit|rw_96x8_sync_u|RAM~480feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~480feeder_combout\ = \cpu_u|data_path_u|BUS1[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~480feeder_combout\);

-- Location: LCCOMB_X59_Y51_N12
\memory_unit|rw_96x8_sync_u|RAM~232feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~232feeder_combout\ = \cpu_u|data_path_u|BUS1[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~232feeder_combout\);

-- Location: LCCOMB_X59_Y53_N24
\memory_unit|rw_96x8_sync_u|RAM~336feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~336feeder_combout\ = \cpu_u|data_path_u|BUS1[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~336feeder_combout\);

-- Location: LCCOMB_X62_Y51_N20
\memory_unit|rw_96x8_sync_u|RAM~488feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~488feeder_combout\ = \cpu_u|data_path_u|BUS1[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~488feeder_combout\);

-- Location: LCCOMB_X63_Y49_N20
\memory_unit|rw_96x8_sync_u|RAM~264feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~264feeder_combout\ = \cpu_u|data_path_u|BUS1[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~264feeder_combout\);

-- Location: LCCOMB_X53_Y52_N0
\memory_unit|rw_96x8_sync_u|RAM~304feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~304feeder_combout\ = \cpu_u|data_path_u|BUS1[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~304feeder_combout\);

-- Location: LCCOMB_X57_Y52_N24
\memory_unit|rw_96x8_sync_u|RAM~440feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~440feeder_combout\ = \cpu_u|data_path_u|BUS1[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~440feeder_combout\);

-- Location: LCCOMB_X57_Y52_N2
\memory_unit|rw_96x8_sync_u|RAM~56feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~56feeder_combout\ = \cpu_u|data_path_u|BUS1[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~56feeder_combout\);

-- Location: LCCOMB_X63_Y50_N8
\memory_unit|rw_96x8_sync_u|RAM~248feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~248feeder_combout\ = \cpu_u|data_path_u|BUS1[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~248feeder_combout\);

-- Location: LCCOMB_X63_Y50_N26
\memory_unit|rw_96x8_sync_u|RAM~504feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~504feeder_combout\ = \cpu_u|data_path_u|BUS1[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~504feeder_combout\);

-- Location: LCCOMB_X61_Y52_N20
\memory_unit|rw_96x8_sync_u|RAM~384feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~384feeder_combout\ = \cpu_u|data_path_u|BUS1[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~384feeder_combout\);

-- Location: LCCOMB_X54_Y52_N28
\memory_unit|rw_96x8_sync_u|RAM~185feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~185feeder_combout\ = \cpu_u|data_path_u|BUS1[1]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~185feeder_combout\);

-- Location: LCCOMB_X53_Y52_N8
\memory_unit|rw_96x8_sync_u|RAM~305feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~305feeder_combout\ = \cpu_u|data_path_u|BUS1[1]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~305feeder_combout\);

-- Location: LCCOMB_X56_Y50_N8
\memory_unit|rw_96x8_sync_u|RAM~161feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~161feeder_combout\ = \cpu_u|data_path_u|BUS1[1]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~161feeder_combout\);

-- Location: LCCOMB_X54_Y46_N26
\memory_unit|rw_96x8_sync_u|RAM~729feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~729feeder_combout\ = \cpu_u|data_path_u|BUS1[1]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~729feeder_combout\);

-- Location: LCCOMB_X54_Y45_N12
\memory_unit|rw_96x8_sync_u|RAM~537feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~537feeder_combout\ = \cpu_u|data_path_u|BUS1[1]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~537feeder_combout\);

-- Location: LCCOMB_X56_Y44_N20
\memory_unit|rw_96x8_sync_u|RAM~705feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~705feeder_combout\ = \cpu_u|data_path_u|BUS1[1]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~705feeder_combout\);

-- Location: LCCOMB_X56_Y49_N24
\memory_unit|rw_96x8_sync_u|RAM~409feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~409feeder_combout\ = \cpu_u|data_path_u|BUS1[1]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~409feeder_combout\);

-- Location: LCCOMB_X57_Y50_N20
\memory_unit|rw_96x8_sync_u|RAM~361feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~361feeder_combout\ = \cpu_u|data_path_u|BUS1[1]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~361feeder_combout\);

-- Location: LCCOMB_X59_Y50_N30
\memory_unit|rw_96x8_sync_u|RAM~169feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~169feeder_combout\ = \cpu_u|data_path_u|BUS1[1]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~169feeder_combout\);

-- Location: LCCOMB_X62_Y49_N6
\memory_unit|rw_96x8_sync_u|RAM~257feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~257feeder_combout\ = \cpu_u|data_path_u|BUS1[1]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~257feeder_combout\);

-- Location: LCCOMB_X62_Y52_N28
\memory_unit|rw_96x8_sync_u|RAM~137feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~137feeder_combout\ = \cpu_u|data_path_u|BUS1[1]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~137feeder_combout\);

-- Location: LCCOMB_X62_Y46_N6
\memory_unit|rw_96x8_sync_u|RAM~769feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~769feeder_combout\ = \cpu_u|data_path_u|BUS1[1]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~769feeder_combout\);

-- Location: LCCOMB_X61_Y47_N26
\memory_unit|rw_96x8_sync_u|RAM~761feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~761feeder_combout\ = \cpu_u|data_path_u|BUS1[1]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~761feeder_combout\);

-- Location: LCCOMB_X61_Y48_N30
\memory_unit|rw_96x8_sync_u|RAM~377feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~377feeder_combout\ = \cpu_u|data_path_u|BUS1[1]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~377feeder_combout\);

-- Location: LCCOMB_X61_Y50_N14
\memory_unit|rw_96x8_sync_u|RAM~217feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~217feeder_combout\ = \cpu_u|data_path_u|BUS1[1]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~217feeder_combout\);

-- Location: LCCOMB_X63_Y50_N28
\memory_unit|rw_96x8_sync_u|RAM~505feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~505feeder_combout\ = \cpu_u|data_path_u|BUS1[1]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~505feeder_combout\);

-- Location: LCCOMB_X55_Y45_N8
\memory_unit|rw_96x8_sync_u|RAM~601feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~601feeder_combout\ = \cpu_u|data_path_u|BUS1[1]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~601feeder_combout\);

-- Location: LCCOMB_X55_Y45_N18
\memory_unit|rw_96x8_sync_u|RAM~569feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~569feeder_combout\ = \cpu_u|data_path_u|BUS1[1]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~569feeder_combout\);

-- Location: LCCOMB_X59_Y53_N4
\memory_unit|rw_96x8_sync_u|RAM~337feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~337feeder_combout\ = \cpu_u|data_path_u|BUS1[1]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~337feeder_combout\);

-- Location: LCCOMB_X53_Y52_N6
\memory_unit|rw_96x8_sync_u|RAM~306feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~306feeder_combout\ = \cpu_u|data_path_u|BUS1[2]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~306feeder_combout\);

-- Location: LCCOMB_X53_Y52_N12
\memory_unit|rw_96x8_sync_u|RAM~314feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~314feeder_combout\ = \cpu_u|data_path_u|BUS1[2]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~314feeder_combout\);

-- Location: LCCOMB_X54_Y53_N6
\memory_unit|rw_96x8_sync_u|RAM~458feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~458feeder_combout\ = \cpu_u|data_path_u|BUS1[2]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~458feeder_combout\);

-- Location: LCCOMB_X58_Y50_N30
\memory_unit|rw_96x8_sync_u|RAM~346feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~346feeder_combout\ = \cpu_u|data_path_u|BUS1[2]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~346feeder_combout\);

-- Location: LCCOMB_X56_Y52_N22
\memory_unit|rw_96x8_sync_u|RAM~194feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~194feeder_combout\ = \cpu_u|data_path_u|BUS1[2]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~194feeder_combout\);

-- Location: LCCOMB_X56_Y53_N6
\memory_unit|rw_96x8_sync_u|RAM~330feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~330feeder_combout\ = \cpu_u|data_path_u|BUS1[2]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~330feeder_combout\);

-- Location: LCCOMB_X59_Y53_N18
\memory_unit|rw_96x8_sync_u|RAM~338feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~338feeder_combout\ = \cpu_u|data_path_u|BUS1[2]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~338feeder_combout\);

-- Location: LCCOMB_X57_Y52_N22
\memory_unit|rw_96x8_sync_u|RAM~442feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~442feeder_combout\ = \cpu_u|data_path_u|BUS1[2]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~442feeder_combout\);

-- Location: LCCOMB_X59_Y52_N12
\memory_unit|rw_96x8_sync_u|RAM~226feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~226feeder_combout\ = \cpu_u|data_path_u|BUS1[2]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~226feeder_combout\);

-- Location: LCCOMB_X62_Y48_N20
\memory_unit|rw_96x8_sync_u|RAM~370feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~370feeder_combout\ = \cpu_u|data_path_u|BUS1[2]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~370feeder_combout\);

-- Location: LCCOMB_X59_Y47_N4
\memory_unit|rw_96x8_sync_u|RAM~106feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~106feeder_combout\ = \cpu_u|data_path_u|BUS1[2]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~106feeder_combout\);

-- Location: LCCOMB_X62_Y50_N18
\memory_unit|rw_96x8_sync_u|RAM~122feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~122feeder_combout\ = \cpu_u|data_path_u|BUS1[2]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~122feeder_combout\);

-- Location: LCCOMB_X63_Y50_N24
\memory_unit|rw_96x8_sync_u|RAM~250feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~250feeder_combout\ = \cpu_u|data_path_u|BUS1[2]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~250feeder_combout\);

-- Location: LCCOMB_X62_Y52_N6
\memory_unit|rw_96x8_sync_u|RAM~138feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~138feeder_combout\ = \cpu_u|data_path_u|BUS1[2]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~138feeder_combout\);

-- Location: LCCOMB_X61_Y52_N0
\memory_unit|rw_96x8_sync_u|RAM~386feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~386feeder_combout\ = \cpu_u|data_path_u|BUS1[2]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~386feeder_combout\);

-- Location: LCCOMB_X63_Y49_N2
\memory_unit|rw_96x8_sync_u|RAM~266feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~266feeder_combout\ = \cpu_u|data_path_u|BUS1[2]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~266feeder_combout\);

-- Location: LCCOMB_X62_Y45_N6
\memory_unit|rw_96x8_sync_u|RAM~642feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~642feeder_combout\ = \cpu_u|data_path_u|BUS1[2]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~642feeder_combout\);

-- Location: LCCOMB_X55_Y45_N24
\memory_unit|rw_96x8_sync_u|RAM~602feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~602feeder_combout\ = \cpu_u|data_path_u|BUS1[2]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~602feeder_combout\);

-- Location: LCCOMB_X59_Y46_N2
\memory_unit|rw_96x8_sync_u|RAM~546feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~546feeder_combout\ = \cpu_u|data_path_u|BUS1[2]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~546feeder_combout\);

-- Location: LCCOMB_X56_Y44_N14
\memory_unit|rw_96x8_sync_u|RAM~706feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~706feeder_combout\ = \cpu_u|data_path_u|BUS1[2]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~706feeder_combout\);

-- Location: LCCOMB_X59_Y45_N8
\memory_unit|rw_96x8_sync_u|RAM~666feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~666feeder_combout\ = \cpu_u|data_path_u|BUS1[2]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~666feeder_combout\);

-- Location: LCCOMB_X59_Y45_N14
\memory_unit|rw_96x8_sync_u|RAM~578feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~578feeder_combout\ = \cpu_u|data_path_u|BUS1[2]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~578feeder_combout\);

-- Location: LCCOMB_X56_Y53_N10
\memory_unit|rw_96x8_sync_u|RAM~331feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~331feeder_combout\ = \cpu_u|data_path_u|BUS1[3]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~331feeder_combout\);

-- Location: LCCOMB_X59_Y47_N10
\memory_unit|rw_96x8_sync_u|RAM~107feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~107feeder_combout\ = \cpu_u|data_path_u|BUS1[3]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~107feeder_combout\);

-- Location: LCCOMB_X59_Y45_N12
\memory_unit|rw_96x8_sync_u|RAM~667feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~667feeder_combout\ = \cpu_u|data_path_u|BUS1[3]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~667feeder_combout\);

-- Location: LCCOMB_X59_Y46_N14
\memory_unit|rw_96x8_sync_u|RAM~675feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~675feeder_combout\ = \cpu_u|data_path_u|BUS1[3]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~675feeder_combout\);

-- Location: LCCOMB_X59_Y46_N12
\memory_unit|rw_96x8_sync_u|RAM~547feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~547feeder_combout\ = \cpu_u|data_path_u|BUS1[3]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~547feeder_combout\);

-- Location: LCCOMB_X62_Y46_N26
\memory_unit|rw_96x8_sync_u|RAM~379feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~379feeder_combout\ = \cpu_u|data_path_u|BUS1[3]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~379feeder_combout\);

-- Location: LCCOMB_X59_Y53_N28
\memory_unit|rw_96x8_sync_u|RAM~339feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~339feeder_combout\ = \cpu_u|data_path_u|BUS1[3]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~339feeder_combout\);

-- Location: LCCOMB_X61_Y53_N24
\memory_unit|rw_96x8_sync_u|RAM~307feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~307feeder_combout\ = \cpu_u|data_path_u|BUS1[3]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~307feeder_combout\);

-- Location: LCCOMB_X63_Y48_N4
\memory_unit|rw_96x8_sync_u|RAM~243feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~243feeder_combout\ = \cpu_u|data_path_u|BUS1[3]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~243feeder_combout\);

-- Location: LCCOMB_X62_Y47_N24
\memory_unit|rw_96x8_sync_u|RAM~355feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~355feeder_combout\ = \cpu_u|data_path_u|BUS1[3]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~355feeder_combout\);

-- Location: LCCOMB_X61_Y47_N0
\memory_unit|rw_96x8_sync_u|RAM~419feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~419feeder_combout\ = \cpu_u|data_path_u|BUS1[3]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~419feeder_combout\);

-- Location: LCCOMB_X61_Y47_N2
\memory_unit|rw_96x8_sync_u|RAM~763feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~763feeder_combout\ = \cpu_u|data_path_u|BUS1[3]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~763feeder_combout\);

-- Location: LCCOMB_X61_Y46_N20
\memory_unit|rw_96x8_sync_u|RAM~779feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~779feeder_combout\ = \cpu_u|data_path_u|BUS1[3]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~779feeder_combout\);

-- Location: LCCOMB_X62_Y49_N10
\memory_unit|rw_96x8_sync_u|RAM~259feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~259feeder_combout\ = \cpu_u|data_path_u|BUS1[3]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~259feeder_combout\);

-- Location: LCCOMB_X63_Y49_N26
\memory_unit|rw_96x8_sync_u|RAM~267feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~267feeder_combout\ = \cpu_u|data_path_u|BUS1[3]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~267feeder_combout\);

-- Location: LCCOMB_X63_Y46_N20
\memory_unit|rw_96x8_sync_u|RAM~755feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~755feeder_combout\ = \cpu_u|data_path_u|BUS1[3]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~755feeder_combout\);

-- Location: LCCOMB_X62_Y45_N0
\memory_unit|rw_96x8_sync_u|RAM~635feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~635feeder_combout\ = \cpu_u|data_path_u|BUS1[3]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~635feeder_combout\);

-- Location: LCCOMB_X62_Y45_N18
\memory_unit|rw_96x8_sync_u|RAM~643feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~643feeder_combout\ = \cpu_u|data_path_u|BUS1[3]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~643feeder_combout\);

-- Location: LCCOMB_X54_Y46_N18
\memory_unit|rw_96x8_sync_u|RAM~731feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~731feeder_combout\ = \cpu_u|data_path_u|BUS1[3]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~731feeder_combout\);

-- Location: LCCOMB_X54_Y45_N30
\memory_unit|rw_96x8_sync_u|RAM~539feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~539feeder_combout\ = \cpu_u|data_path_u|BUS1[3]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~539feeder_combout\);

-- Location: LCCOMB_X55_Y45_N4
\memory_unit|rw_96x8_sync_u|RAM~603feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~603feeder_combout\ = \cpu_u|data_path_u|BUS1[3]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~603feeder_combout\);

-- Location: LCCOMB_X55_Y45_N6
\memory_unit|rw_96x8_sync_u|RAM~571feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~571feeder_combout\ = \cpu_u|data_path_u|BUS1[3]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~571feeder_combout\);

-- Location: LCCOMB_X56_Y45_N16
\memory_unit|rw_96x8_sync_u|RAM~595feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~595feeder_combout\ = \cpu_u|data_path_u|BUS1[3]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~595feeder_combout\);

-- Location: LCCOMB_X56_Y44_N0
\memory_unit|rw_96x8_sync_u|RAM~707feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~707feeder_combout\ = \cpu_u|data_path_u|BUS1[3]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~707feeder_combout\);

-- Location: LCCOMB_X58_Y44_N0
\memory_unit|rw_96x8_sync_u|RAM~715feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~715feeder_combout\ = \cpu_u|data_path_u|BUS1[3]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~715feeder_combout\);

-- Location: LCCOMB_X62_Y52_N30
\memory_unit|rw_96x8_sync_u|RAM~395feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~395feeder_combout\ = \cpu_u|data_path_u|BUS1[3]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~395feeder_combout\);

-- Location: LCCOMB_X58_Y51_N30
\memory_unit|rw_96x8_sync_u|RAM~283feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~283feeder_combout\ = \cpu_u|data_path_u|BUS1[3]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~283feeder_combout\);

-- Location: LCCOMB_X58_Y51_N4
\memory_unit|rw_96x8_sync_u|RAM~299feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~299feeder_combout\ = \cpu_u|data_path_u|BUS1[3]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~299feeder_combout\);

-- Location: LCCOMB_X54_Y52_N6
\memory_unit|rw_96x8_sync_u|RAM~203feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~203feeder_combout\ = \cpu_u|data_path_u|BUS1[3]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~203feeder_combout\);

-- Location: LCCOMB_X54_Y46_N0
\memory_unit|rw_96x8_sync_u|RAM~740feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~740feeder_combout\ = \cpu_u|data_path_u|BUS1[4]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~740feeder_combout\);

-- Location: LCCOMB_X54_Y46_N6
\memory_unit|rw_96x8_sync_u|RAM~732feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~732feeder_combout\ = \cpu_u|data_path_u|BUS1[4]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~732feeder_combout\);

-- Location: LCCOMB_X54_Y45_N24
\memory_unit|rw_96x8_sync_u|RAM~540feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~540feeder_combout\ = \cpu_u|data_path_u|BUS1[4]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~540feeder_combout\);

-- Location: LCCOMB_X62_Y46_N8
\memory_unit|rw_96x8_sync_u|RAM~772feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~772feeder_combout\ = \cpu_u|data_path_u|BUS1[4]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~772feeder_combout\);

-- Location: LCCOMB_X62_Y46_N2
\memory_unit|rw_96x8_sync_u|RAM~380feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~380feeder_combout\ = \cpu_u|data_path_u|BUS1[4]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~380feeder_combout\);

-- Location: LCCOMB_X55_Y45_N28
\memory_unit|rw_96x8_sync_u|RAM~604feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~604feeder_combout\ = \cpu_u|data_path_u|BUS1[4]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~604feeder_combout\);

-- Location: LCCOMB_X55_Y45_N2
\memory_unit|rw_96x8_sync_u|RAM~572feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~572feeder_combout\ = \cpu_u|data_path_u|BUS1[4]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~572feeder_combout\);

-- Location: LCCOMB_X53_Y52_N4
\memory_unit|rw_96x8_sync_u|RAM~308feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~308feeder_combout\ = \cpu_u|data_path_u|BUS1[4]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~308feeder_combout\);

-- Location: LCCOMB_X59_Y46_N18
\memory_unit|rw_96x8_sync_u|RAM~676feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~676feeder_combout\ = \cpu_u|data_path_u|BUS1[4]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~676feeder_combout\);

-- Location: LCCOMB_X59_Y46_N20
\memory_unit|rw_96x8_sync_u|RAM~548feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~548feeder_combout\ = \cpu_u|data_path_u|BUS1[4]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~548feeder_combout\);

-- Location: LCCOMB_X61_Y49_N12
\memory_unit|rw_96x8_sync_u|RAM~356feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~356feeder_combout\ = \cpu_u|data_path_u|BUS1[4]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~356feeder_combout\);

-- Location: LCCOMB_X63_Y50_N6
\memory_unit|rw_96x8_sync_u|RAM~508feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~508feeder_combout\ = \cpu_u|data_path_u|BUS1[4]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~508feeder_combout\);

-- Location: LCCOMB_X63_Y49_N18
\memory_unit|rw_96x8_sync_u|RAM~268feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~268feeder_combout\ = \cpu_u|data_path_u|BUS1[4]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~268feeder_combout\);

-- Location: LCCOMB_X58_Y44_N16
\memory_unit|rw_96x8_sync_u|RAM~716feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~716feeder_combout\ = \cpu_u|data_path_u|BUS1[4]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~716feeder_combout\);

-- Location: LCCOMB_X59_Y45_N28
\memory_unit|rw_96x8_sync_u|RAM~668feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~668feeder_combout\ = \cpu_u|data_path_u|BUS1[4]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~668feeder_combout\);

-- Location: LCCOMB_X59_Y45_N22
\memory_unit|rw_96x8_sync_u|RAM~580feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~580feeder_combout\ = \cpu_u|data_path_u|BUS1[4]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~580feeder_combout\);

-- Location: LCCOMB_X62_Y45_N22
\memory_unit|rw_96x8_sync_u|RAM~644feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~644feeder_combout\ = \cpu_u|data_path_u|BUS1[4]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~644feeder_combout\);

-- Location: LCCOMB_X57_Y48_N6
\memory_unit|rw_96x8_sync_u|RAM~364feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~364feeder_combout\ = \cpu_u|data_path_u|BUS1[4]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~364feeder_combout\);

-- Location: LCCOMB_X61_Y47_N24
\memory_unit|rw_96x8_sync_u|RAM~420feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~420feeder_combout\ = \cpu_u|data_path_u|BUS1[4]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~420feeder_combout\);

-- Location: LCCOMB_X61_Y47_N22
\memory_unit|rw_96x8_sync_u|RAM~764feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~764feeder_combout\ = \cpu_u|data_path_u|BUS1[4]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~764feeder_combout\);

-- Location: LCCOMB_X56_Y44_N10
\memory_unit|rw_96x8_sync_u|RAM~708feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~708feeder_combout\ = \cpu_u|data_path_u|BUS1[4]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~708feeder_combout\);

-- Location: LCCOMB_X56_Y50_N20
\memory_unit|rw_96x8_sync_u|RAM~164feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~164feeder_combout\ = \cpu_u|data_path_u|BUS1[4]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~164feeder_combout\);

-- Location: LCCOMB_X59_Y50_N22
\memory_unit|rw_96x8_sync_u|RAM~172feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~172feeder_combout\ = \cpu_u|data_path_u|BUS1[4]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~172feeder_combout\);

-- Location: LCCOMB_X58_Y50_N10
\memory_unit|rw_96x8_sync_u|RAM~348feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~348feeder_combout\ = \cpu_u|data_path_u|BUS1[4]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~348feeder_combout\);

-- Location: LCCOMB_X54_Y53_N18
\memory_unit|rw_96x8_sync_u|RAM~204feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~204feeder_combout\ = \cpu_u|data_path_u|BUS1[4]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~204feeder_combout\);

-- Location: LCCOMB_X54_Y45_N6
\memory_unit|rw_96x8_sync_u|RAM~541feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~541feeder_combout\ = \cpu_u|data_path_u|BUS1[5]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~541feeder_combout\);

-- Location: LCCOMB_X54_Y46_N10
\memory_unit|rw_96x8_sync_u|RAM~733feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~733feeder_combout\ = \cpu_u|data_path_u|BUS1[5]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~733feeder_combout\);

-- Location: LCCOMB_X56_Y44_N8
\memory_unit|rw_96x8_sync_u|RAM~709feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~709feeder_combout\ = \cpu_u|data_path_u|BUS1[5]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~709feeder_combout\);

-- Location: LCCOMB_X58_Y44_N6
\memory_unit|rw_96x8_sync_u|RAM~717feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~717feeder_combout\ = \cpu_u|data_path_u|BUS1[5]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~717feeder_combout\);

-- Location: LCCOMB_X58_Y47_N20
\memory_unit|rw_96x8_sync_u|RAM~405feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~405feeder_combout\ = \cpu_u|data_path_u|BUS1[5]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~405feeder_combout\);

-- Location: LCCOMB_X59_Y46_N6
\memory_unit|rw_96x8_sync_u|RAM~677feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~677feeder_combout\ = \cpu_u|data_path_u|BUS1[5]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~677feeder_combout\);

-- Location: LCCOMB_X61_Y47_N4
\memory_unit|rw_96x8_sync_u|RAM~421feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~421feeder_combout\ = \cpu_u|data_path_u|BUS1[5]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~421feeder_combout\);

-- Location: LCCOMB_X61_Y47_N14
\memory_unit|rw_96x8_sync_u|RAM~765feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~765feeder_combout\ = \cpu_u|data_path_u|BUS1[5]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~765feeder_combout\);

-- Location: LCCOMB_X57_Y45_N18
\memory_unit|rw_96x8_sync_u|RAM~613feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~613feeder_combout\ = \cpu_u|data_path_u|BUS1[5]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~613feeder_combout\);

-- Location: LCCOMB_X55_Y45_N20
\memory_unit|rw_96x8_sync_u|RAM~605feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~605feeder_combout\ = \cpu_u|data_path_u|BUS1[5]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~605feeder_combout\);

-- Location: LCCOMB_X55_Y45_N30
\memory_unit|rw_96x8_sync_u|RAM~573feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~573feeder_combout\ = \cpu_u|data_path_u|BUS1[5]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~573feeder_combout\);

-- Location: LCCOMB_X59_Y45_N2
\memory_unit|rw_96x8_sync_u|RAM~581feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~581feeder_combout\ = \cpu_u|data_path_u|BUS1[5]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~581feeder_combout\);

-- Location: LCCOMB_X62_Y45_N16
\memory_unit|rw_96x8_sync_u|RAM~637feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~637feeder_combout\ = \cpu_u|data_path_u|BUS1[5]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~637feeder_combout\);

-- Location: LCCOMB_X62_Y45_N26
\memory_unit|rw_96x8_sync_u|RAM~645feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~645feeder_combout\ = \cpu_u|data_path_u|BUS1[5]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~645feeder_combout\);

-- Location: LCCOMB_X59_Y50_N28
\memory_unit|rw_96x8_sync_u|RAM~173feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~173feeder_combout\ = \cpu_u|data_path_u|BUS1[5]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~173feeder_combout\);

-- Location: LCCOMB_X55_Y51_N20
\memory_unit|rw_96x8_sync_u|RAM~293feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~293feeder_combout\ = \cpu_u|data_path_u|BUS1[5]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~293feeder_combout\);

-- Location: LCCOMB_X58_Y52_N12
\memory_unit|rw_96x8_sync_u|RAM~469feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~469feeder_combout\ = \cpu_u|data_path_u|BUS1[5]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~469feeder_combout\);

-- Location: LCCOMB_X58_Y52_N6
\memory_unit|rw_96x8_sync_u|RAM~213feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~213feeder_combout\ = \cpu_u|data_path_u|BUS1[5]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~213feeder_combout\);

-- Location: LCCOMB_X58_Y50_N26
\memory_unit|rw_96x8_sync_u|RAM~349feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~349feeder_combout\ = \cpu_u|data_path_u|BUS1[5]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~349feeder_combout\);

-- Location: LCCOMB_X62_Y49_N14
\memory_unit|rw_96x8_sync_u|RAM~517feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~517feeder_combout\ = \cpu_u|data_path_u|BUS1[5]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~517feeder_combout\);

-- Location: LCCOMB_X56_Y49_N14
\memory_unit|rw_96x8_sync_u|RAM~413feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~413feeder_combout\ = \cpu_u|data_path_u|BUS1[5]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~413feeder_combout\);

-- Location: LCCOMB_X57_Y51_N26
\memory_unit|rw_96x8_sync_u|RAM~45feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~45feeder_combout\ = \cpu_u|data_path_u|BUS1[5]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~45feeder_combout\);

-- Location: LCCOMB_X59_Y51_N18
\memory_unit|rw_96x8_sync_u|RAM~493feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~493feeder_combout\ = \cpu_u|data_path_u|BUS1[5]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~493feeder_combout\);

-- Location: LCCOMB_X62_Y50_N8
\memory_unit|rw_96x8_sync_u|RAM~477feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~477feeder_combout\ = \cpu_u|data_path_u|BUS1[5]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~477feeder_combout\);

-- Location: LCCOMB_X63_Y48_N24
\memory_unit|rw_96x8_sync_u|RAM~501feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~501feeder_combout\ = \cpu_u|data_path_u|BUS1[5]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~501feeder_combout\);

-- Location: LCCOMB_X55_Y52_N4
\memory_unit|rw_96x8_sync_u|RAM~181feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~181feeder_combout\ = \cpu_u|data_path_u|BUS1[5]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~181feeder_combout\);

-- Location: LCCOMB_X56_Y52_N16
\memory_unit|rw_96x8_sync_u|RAM~453feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~453feeder_combout\ = \cpu_u|data_path_u|BUS1[5]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~453feeder_combout\);

-- Location: LCCOMB_X56_Y53_N8
\memory_unit|rw_96x8_sync_u|RAM~325feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~325feeder_combout\ = \cpu_u|data_path_u|BUS1[5]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~325feeder_combout\);

-- Location: LCCOMB_X56_Y53_N30
\memory_unit|rw_96x8_sync_u|RAM~333feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~333feeder_combout\ = \cpu_u|data_path_u|BUS1[5]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~333feeder_combout\);

-- Location: LCCOMB_X54_Y52_N10
\memory_unit|rw_96x8_sync_u|RAM~189feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~189feeder_combout\ = \cpu_u|data_path_u|BUS1[5]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~189feeder_combout\);

-- Location: LCCOMB_X53_Y52_N10
\memory_unit|rw_96x8_sync_u|RAM~309feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~309feeder_combout\ = \cpu_u|data_path_u|BUS1[5]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~309feeder_combout\);

-- Location: LCCOMB_X53_Y52_N16
\memory_unit|rw_96x8_sync_u|RAM~317feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~317feeder_combout\ = \cpu_u|data_path_u|BUS1[5]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~317feeder_combout\);

-- Location: LCCOMB_X54_Y53_N8
\memory_unit|rw_96x8_sync_u|RAM~205feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~205feeder_combout\ = \cpu_u|data_path_u|BUS1[5]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~205feeder_combout\);

-- Location: LCCOMB_X57_Y48_N8
\memory_unit|rw_96x8_sync_u|RAM~110feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~110feeder_combout\ = \cpu_u|data_path_u|BUS1[6]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~110feeder_combout\);

-- Location: LCCOMB_X56_Y49_N20
\memory_unit|rw_96x8_sync_u|RAM~158feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~158feeder_combout\ = \cpu_u|data_path_u|BUS1[6]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~158feeder_combout\);

-- Location: LCCOMB_X59_Y45_N6
\memory_unit|rw_96x8_sync_u|RAM~582feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~582feeder_combout\ = \cpu_u|data_path_u|BUS1[6]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~582feeder_combout\);

-- Location: LCCOMB_X56_Y45_N6
\memory_unit|rw_96x8_sync_u|RAM~622feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~622feeder_combout\ = \cpu_u|data_path_u|BUS1[6]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~622feeder_combout\);

-- Location: LCCOMB_X54_Y45_N0
\memory_unit|rw_96x8_sync_u|RAM~542feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~542feeder_combout\ = \cpu_u|data_path_u|BUS1[6]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~542feeder_combout\);

-- Location: LCCOMB_X55_Y45_N14
\memory_unit|rw_96x8_sync_u|RAM~574feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~574feeder_combout\ = \cpu_u|data_path_u|BUS1[6]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~574feeder_combout\);

-- Location: LCCOMB_X56_Y44_N2
\memory_unit|rw_96x8_sync_u|RAM~710feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~710feeder_combout\ = \cpu_u|data_path_u|BUS1[6]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~710feeder_combout\);

-- Location: LCCOMB_X58_Y44_N24
\memory_unit|rw_96x8_sync_u|RAM~718feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~718feeder_combout\ = \cpu_u|data_path_u|BUS1[6]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~718feeder_combout\);

-- Location: LCCOMB_X58_Y44_N22
\memory_unit|rw_96x8_sync_u|RAM~694feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~694feeder_combout\ = \cpu_u|data_path_u|BUS1[6]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~694feeder_combout\);

-- Location: LCCOMB_X62_Y45_N28
\memory_unit|rw_96x8_sync_u|RAM~638feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~638feeder_combout\ = \cpu_u|data_path_u|BUS1[6]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~638feeder_combout\);

-- Location: LCCOMB_X62_Y45_N14
\memory_unit|rw_96x8_sync_u|RAM~646feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~646feeder_combout\ = \cpu_u|data_path_u|BUS1[6]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~646feeder_combout\);

-- Location: LCCOMB_X59_Y50_N18
\memory_unit|rw_96x8_sync_u|RAM~174feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~174feeder_combout\ = \cpu_u|data_path_u|BUS1[6]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~174feeder_combout\);

-- Location: LCCOMB_X59_Y52_N8
\memory_unit|rw_96x8_sync_u|RAM~486feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~486feeder_combout\ = \cpu_u|data_path_u|BUS1[6]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~486feeder_combout\);

-- Location: LCCOMB_X63_Y50_N12
\memory_unit|rw_96x8_sync_u|RAM~510feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~510feeder_combout\ = \cpu_u|data_path_u|BUS1[6]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~510feeder_combout\);

-- Location: LCCOMB_X61_Y47_N20
\memory_unit|rw_96x8_sync_u|RAM~422feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~422feeder_combout\ = \cpu_u|data_path_u|BUS1[6]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~422feeder_combout\);

-- Location: LCCOMB_X61_Y47_N6
\memory_unit|rw_96x8_sync_u|RAM~766feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~766feeder_combout\ = \cpu_u|data_path_u|BUS1[6]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~766feeder_combout\);

-- Location: LCCOMB_X59_Y46_N16
\memory_unit|rw_96x8_sync_u|RAM~550feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~550feeder_combout\ = \cpu_u|data_path_u|BUS1[6]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~550feeder_combout\);

-- Location: LCCOMB_X53_Y52_N24
\memory_unit|rw_96x8_sync_u|RAM~318feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~318feeder_combout\ = \cpu_u|data_path_u|BUS1[6]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~318feeder_combout\);

-- Location: LCCOMB_X62_Y52_N2
\memory_unit|rw_96x8_sync_u|RAM~398feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~398feeder_combout\ = \cpu_u|data_path_u|BUS1[6]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~398feeder_combout\);

-- Location: LCCOMB_X55_Y51_N14
\memory_unit|rw_96x8_sync_u|RAM~278feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~278feeder_combout\ = \cpu_u|data_path_u|BUS1[6]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~278feeder_combout\);

-- Location: LCCOMB_X55_Y53_N14
\memory_unit|rw_96x8_sync_u|RAM~78feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~78feeder_combout\ = \cpu_u|data_path_u|BUS1[6]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~78feeder_combout\);

-- Location: LCCOMB_X63_Y49_N10
\memory_unit|rw_96x8_sync_u|RAM~270feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~270feeder_combout\ = \cpu_u|data_path_u|BUS1[6]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~270feeder_combout\);

-- Location: LCCOMB_X58_Y51_N18
\memory_unit|rw_96x8_sync_u|RAM~286feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~286feeder_combout\ = \cpu_u|data_path_u|BUS1[6]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~286feeder_combout\);

-- Location: LCCOMB_X58_Y51_N20
\memory_unit|rw_96x8_sync_u|RAM~302feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~302feeder_combout\ = \cpu_u|data_path_u|BUS1[6]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~302feeder_combout\);

-- Location: LCCOMB_X58_Y50_N14
\memory_unit|rw_96x8_sync_u|RAM~351feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~351feeder_combout\ = \cpu_u|data_path_u|BUS1[7]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~351feeder_combout\);

-- Location: LCCOMB_X56_Y49_N18
\memory_unit|rw_96x8_sync_u|RAM~415feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~415feeder_combout\ = \cpu_u|data_path_u|BUS1[7]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~415feeder_combout\);

-- Location: LCCOMB_X53_Y46_N20
\memory_unit|rw_96x8_sync_u|RAM~551feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~551feeder_combout\ = \cpu_u|data_path_u|BUS1[7]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~551feeder_combout\);

-- Location: LCCOMB_X62_Y45_N4
\memory_unit|rw_96x8_sync_u|RAM~639feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~639feeder_combout\ = \cpu_u|data_path_u|BUS1[7]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~639feeder_combout\);

-- Location: LCCOMB_X62_Y45_N30
\memory_unit|rw_96x8_sync_u|RAM~647feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~647feeder_combout\ = \cpu_u|data_path_u|BUS1[7]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~647feeder_combout\);

-- Location: LCCOMB_X59_Y47_N24
\memory_unit|rw_96x8_sync_u|RAM~111feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~111feeder_combout\ = \cpu_u|data_path_u|BUS1[7]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~111feeder_combout\);

-- Location: LCCOMB_X54_Y46_N2
\memory_unit|rw_96x8_sync_u|RAM~735feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~735feeder_combout\ = \cpu_u|data_path_u|BUS1[7]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~735feeder_combout\);

-- Location: LCCOMB_X58_Y44_N30
\memory_unit|rw_96x8_sync_u|RAM~719feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~719feeder_combout\ = \cpu_u|data_path_u|BUS1[7]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~719feeder_combout\);

-- Location: LCCOMB_X56_Y44_N22
\memory_unit|rw_96x8_sync_u|RAM~711feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~711feeder_combout\ = \cpu_u|data_path_u|BUS1[7]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~711feeder_combout\);

-- Location: LCCOMB_X59_Y45_N4
\memory_unit|rw_96x8_sync_u|RAM~671feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~671feeder_combout\ = \cpu_u|data_path_u|BUS1[7]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~671feeder_combout\);

-- Location: LCCOMB_X55_Y45_N0
\memory_unit|rw_96x8_sync_u|RAM~607feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~607feeder_combout\ = \cpu_u|data_path_u|BUS1[7]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~607feeder_combout\);

-- Location: LCCOMB_X57_Y52_N8
\memory_unit|rw_96x8_sync_u|RAM~447feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~447feeder_combout\ = \cpu_u|data_path_u|BUS1[7]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~447feeder_combout\);

-- Location: LCCOMB_X57_Y52_N10
\memory_unit|rw_96x8_sync_u|RAM~63feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~63feeder_combout\ = \cpu_u|data_path_u|BUS1[7]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~63feeder_combout\);

-- Location: LCCOMB_X58_Y51_N26
\memory_unit|rw_96x8_sync_u|RAM~287feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~287feeder_combout\ = \cpu_u|data_path_u|BUS1[7]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~287feeder_combout\);

-- Location: LCCOMB_X58_Y51_N8
\memory_unit|rw_96x8_sync_u|RAM~303feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~303feeder_combout\ = \cpu_u|data_path_u|BUS1[7]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~303feeder_combout\);

-- Location: LCCOMB_X59_Y50_N10
\memory_unit|rw_96x8_sync_u|RAM~175feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~175feeder_combout\ = \cpu_u|data_path_u|BUS1[7]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~175feeder_combout\);

-- Location: LCCOMB_X63_Y50_N20
\memory_unit|rw_96x8_sync_u|RAM~511feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~511feeder_combout\ = \cpu_u|data_path_u|BUS1[7]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~511feeder_combout\);

-- Location: LCCOMB_X63_Y49_N8
\memory_unit|rw_96x8_sync_u|RAM~271feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~271feeder_combout\ = \cpu_u|data_path_u|BUS1[7]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~271feeder_combout\);

-- Location: LCCOMB_X59_Y52_N2
\memory_unit|rw_96x8_sync_u|RAM~487feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~487feeder_combout\ = \cpu_u|data_path_u|BUS1[7]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~487feeder_combout\);

-- Location: LCCOMB_X62_Y52_N4
\memory_unit|rw_96x8_sync_u|RAM~143feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~143feeder_combout\ = \cpu_u|data_path_u|BUS1[7]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~143feeder_combout\);

-- Location: LCCOMB_X61_Y52_N28
\memory_unit|rw_96x8_sync_u|RAM~391feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~391feeder_combout\ = \cpu_u|data_path_u|BUS1[7]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~391feeder_combout\);

-- Location: LCCOMB_X61_Y47_N8
\memory_unit|rw_96x8_sync_u|RAM~423feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~423feeder_combout\ = \cpu_u|data_path_u|BUS1[7]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~423feeder_combout\);

-- Location: LCCOMB_X61_Y47_N10
\memory_unit|rw_96x8_sync_u|RAM~767feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~767feeder_combout\ = \cpu_u|data_path_u|BUS1[7]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~767feeder_combout\);

-- Location: LCCOMB_X62_Y50_N30
\memory_unit|rw_96x8_sync_u|RAM~127feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~127feeder_combout\ = \cpu_u|data_path_u|BUS1[7]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~127feeder_combout\);

-- Location: LCCOMB_X56_Y53_N2
\memory_unit|rw_96x8_sync_u|RAM~327feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~327feeder_combout\ = \cpu_u|data_path_u|BUS1[7]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~327feeder_combout\);

-- Location: LCCOMB_X56_Y51_N4
\memory_unit|rw_96x8_sync_u|RAM~39feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~39feeder_combout\ = \cpu_u|data_path_u|BUS1[7]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~39feeder_combout\);

-- Location: LCCOMB_X57_Y51_N12
\memory_unit|rw_96x8_sync_u|RAM~47feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~47feeder_combout\ = \cpu_u|data_path_u|BUS1[7]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~47feeder_combout\);

-- Location: LCCOMB_X57_Y45_N22
\memory_unit|rw_96x8_sync_u|RAM~615feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~615feeder_combout\ = \cpu_u|data_path_u|BUS1[7]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~615feeder_combout\);

-- Location: LCCOMB_X58_Y49_N30
\memory_unit|rw_96x8_sync_u|RAM~103feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~103feeder_combout\ = \cpu_u|data_path_u|BUS1[7]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~103feeder_combout\);

-- Location: LCCOMB_X59_Y53_N26
\memory_unit|rw_96x8_sync_u|RAM~343feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~343feeder_combout\ = \cpu_u|data_path_u|BUS1[7]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~343feeder_combout\);

-- Location: LCCOMB_X53_Y52_N14
\memory_unit|rw_96x8_sync_u|RAM~311feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~311feeder_combout\ = \cpu_u|data_path_u|BUS1[7]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~311feeder_combout\);

-- Location: LCCOMB_X54_Y52_N18
\memory_unit|rw_96x8_sync_u|RAM~191feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~191feeder_combout\ = \cpu_u|data_path_u|BUS1[7]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~191feeder_combout\);

-- Location: LCCOMB_X54_Y52_N12
\memory_unit|rw_96x8_sync_u|RAM~207feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~207feeder_combout\ = \cpu_u|data_path_u|BUS1[7]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~207feeder_combout\);

-- Location: LCCOMB_X55_Y51_N24
\memory_unit|rw_96x8_sync_u|RAM~279feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~279feeder_combout\ = \cpu_u|data_path_u|BUS1[7]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~279feeder_combout\);

-- Location: LCCOMB_X55_Y53_N0
\memory_unit|rw_96x8_sync_u|RAM~79feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~79feeder_combout\ = \cpu_u|data_path_u|BUS1[7]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~79feeder_combout\);

-- Location: LCCOMB_X55_Y53_N30
\memory_unit|rw_96x8_sync_u|RAM~463feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~463feeder_combout\ = \cpu_u|data_path_u|BUS1[7]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~463feeder_combout\);

-- Location: IOOBUF_X81_Y49_N9
\port_out_00[0]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[0][0]~q\,
	devoe => ww_devoe,
	o => \port_out_00[0]~output_o\);

-- Location: IOOBUF_X54_Y67_N23
\port_out_00[1]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[0][1]~q\,
	devoe => ww_devoe,
	o => \port_out_00[1]~output_o\);

-- Location: IOOBUF_X29_Y67_N16
\port_out_00[2]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[0][2]~q\,
	devoe => ww_devoe,
	o => \port_out_00[2]~output_o\);

-- Location: IOOBUF_X81_Y50_N9
\port_out_00[3]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[0][3]~q\,
	devoe => ww_devoe,
	o => \port_out_00[3]~output_o\);

-- Location: IOOBUF_X81_Y49_N16
\port_out_00[4]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[0][4]~q\,
	devoe => ww_devoe,
	o => \port_out_00[4]~output_o\);

-- Location: IOOBUF_X26_Y67_N23
\port_out_00[5]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[0][5]~q\,
	devoe => ww_devoe,
	o => \port_out_00[5]~output_o\);

-- Location: IOOBUF_X81_Y50_N2
\port_out_00[6]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[0][6]~q\,
	devoe => ww_devoe,
	o => \port_out_00[6]~output_o\);

-- Location: IOOBUF_X81_Y46_N2
\port_out_00[7]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[0][7]~q\,
	devoe => ww_devoe,
	o => \port_out_00[7]~output_o\);

-- Location: IOOBUF_X81_Y42_N9
\port_out_01[0]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[1][0]~q\,
	devoe => ww_devoe,
	o => \port_out_01[0]~output_o\);

-- Location: IOOBUF_X65_Y67_N2
\port_out_01[1]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[1][1]~q\,
	devoe => ww_devoe,
	o => \port_out_01[1]~output_o\);

-- Location: IOOBUF_X81_Y47_N9
\port_out_01[2]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[1][2]~q\,
	devoe => ww_devoe,
	o => \port_out_01[2]~output_o\);

-- Location: IOOBUF_X81_Y41_N2
\port_out_01[3]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[1][3]~q\,
	devoe => ww_devoe,
	o => \port_out_01[3]~output_o\);

-- Location: IOOBUF_X81_Y19_N2
\port_out_01[4]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[1][4]~q\,
	devoe => ww_devoe,
	o => \port_out_01[4]~output_o\);

-- Location: IOOBUF_X81_Y41_N9
\port_out_01[5]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[1][5]~q\,
	devoe => ww_devoe,
	o => \port_out_01[5]~output_o\);

-- Location: IOOBUF_X81_Y44_N9
\port_out_01[6]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[1][6]~q\,
	devoe => ww_devoe,
	o => \port_out_01[6]~output_o\);

-- Location: IOOBUF_X81_Y41_N16
\port_out_01[7]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[1][7]~q\,
	devoe => ww_devoe,
	o => \port_out_01[7]~output_o\);

-- Location: IOOBUF_X81_Y39_N9
\port_out_02[0]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[2][0]~q\,
	devoe => ww_devoe,
	o => \port_out_02[0]~output_o\);

-- Location: IOOBUF_X81_Y23_N9
\port_out_02[1]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[2][1]~q\,
	devoe => ww_devoe,
	o => \port_out_02[1]~output_o\);

-- Location: IOOBUF_X81_Y44_N2
\port_out_02[2]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[2][2]~q\,
	devoe => ww_devoe,
	o => \port_out_02[2]~output_o\);

-- Location: IOOBUF_X81_Y46_N16
\port_out_02[3]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[2][3]~q\,
	devoe => ww_devoe,
	o => \port_out_02[3]~output_o\);

-- Location: IOOBUF_X81_Y42_N2
\port_out_02[4]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[2][4]~q\,
	devoe => ww_devoe,
	o => \port_out_02[4]~output_o\);

-- Location: IOOBUF_X81_Y46_N9
\port_out_02[5]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[2][5]~q\,
	devoe => ww_devoe,
	o => \port_out_02[5]~output_o\);

-- Location: IOOBUF_X81_Y43_N2
\port_out_02[6]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[2][6]~q\,
	devoe => ww_devoe,
	o => \port_out_02[6]~output_o\);

-- Location: IOOBUF_X81_Y47_N2
\port_out_02[7]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[2][7]~q\,
	devoe => ww_devoe,
	o => \port_out_02[7]~output_o\);

-- Location: IOOBUF_X49_Y67_N9
\port_out_03[0]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[3][0]~q\,
	devoe => ww_devoe,
	o => \port_out_03[0]~output_o\);

-- Location: IOOBUF_X52_Y67_N9
\port_out_03[1]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[3][1]~q\,
	devoe => ww_devoe,
	o => \port_out_03[1]~output_o\);

-- Location: IOOBUF_X19_Y67_N23
\port_out_03[2]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[3][2]~q\,
	devoe => ww_devoe,
	o => \port_out_03[2]~output_o\);

-- Location: IOOBUF_X24_Y67_N9
\port_out_03[3]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[3][3]~q\,
	devoe => ww_devoe,
	o => \port_out_03[3]~output_o\);

-- Location: IOOBUF_X24_Y67_N2
\port_out_03[4]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[3][4]~q\,
	devoe => ww_devoe,
	o => \port_out_03[4]~output_o\);

-- Location: IOOBUF_X49_Y67_N16
\port_out_03[5]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[3][5]~q\,
	devoe => ww_devoe,
	o => \port_out_03[5]~output_o\);

-- Location: IOOBUF_X52_Y67_N2
\port_out_03[6]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[3][6]~q\,
	devoe => ww_devoe,
	o => \port_out_03[6]~output_o\);

-- Location: IOOBUF_X42_Y67_N16
\port_out_03[7]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[3][7]~q\,
	devoe => ww_devoe,
	o => \port_out_03[7]~output_o\);

-- Location: IOOBUF_X22_Y67_N2
\port_out_04[0]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[4][0]~q\,
	devoe => ww_devoe,
	o => \port_out_04[0]~output_o\);

-- Location: IOOBUF_X13_Y67_N9
\port_out_04[1]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[4][1]~q\,
	devoe => ww_devoe,
	o => \port_out_04[1]~output_o\);

-- Location: IOOBUF_X47_Y67_N9
\port_out_04[2]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[4][2]~q\,
	devoe => ww_devoe,
	o => \port_out_04[2]~output_o\);

-- Location: IOOBUF_X15_Y67_N9
\port_out_04[3]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[4][3]~q\,
	devoe => ww_devoe,
	o => \port_out_04[3]~output_o\);

-- Location: IOOBUF_X26_Y67_N2
\port_out_04[4]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[4][4]~q\,
	devoe => ww_devoe,
	o => \port_out_04[4]~output_o\);

-- Location: IOOBUF_X15_Y67_N16
\port_out_04[5]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[4][5]~q\,
	devoe => ww_devoe,
	o => \port_out_04[5]~output_o\);

-- Location: IOOBUF_X15_Y67_N23
\port_out_04[6]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[4][6]~q\,
	devoe => ww_devoe,
	o => \port_out_04[6]~output_o\);

-- Location: IOOBUF_X33_Y67_N23
\port_out_04[7]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[4][7]~q\,
	devoe => ww_devoe,
	o => \port_out_04[7]~output_o\);

-- Location: IOOBUF_X65_Y67_N9
\port_out_05[0]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[5][0]~q\,
	devoe => ww_devoe,
	o => \port_out_05[0]~output_o\);

-- Location: IOOBUF_X81_Y52_N16
\port_out_05[1]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[5][1]~q\,
	devoe => ww_devoe,
	o => \port_out_05[1]~output_o\);

-- Location: IOOBUF_X81_Y58_N9
\port_out_05[2]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[5][2]~q\,
	devoe => ww_devoe,
	o => \port_out_05[2]~output_o\);

-- Location: IOOBUF_X81_Y56_N9
\port_out_05[3]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[5][3]~q\,
	devoe => ww_devoe,
	o => \port_out_05[3]~output_o\);

-- Location: IOOBUF_X63_Y67_N9
\port_out_05[4]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[5][4]~q\,
	devoe => ww_devoe,
	o => \port_out_05[4]~output_o\);

-- Location: IOOBUF_X81_Y54_N9
\port_out_05[5]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[5][5]~q\,
	devoe => ww_devoe,
	o => \port_out_05[5]~output_o\);

-- Location: IOOBUF_X65_Y67_N16
\port_out_05[6]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[5][6]~q\,
	devoe => ww_devoe,
	o => \port_out_05[6]~output_o\);

-- Location: IOOBUF_X81_Y53_N2
\port_out_05[7]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[5][7]~q\,
	devoe => ww_devoe,
	o => \port_out_05[7]~output_o\);

-- Location: IOOBUF_X31_Y67_N9
\port_out_06[0]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[6][0]~q\,
	devoe => ww_devoe,
	o => \port_out_06[0]~output_o\);

-- Location: IOOBUF_X15_Y67_N2
\port_out_06[1]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[6][1]~q\,
	devoe => ww_devoe,
	o => \port_out_06[1]~output_o\);

-- Location: IOOBUF_X40_Y67_N2
\port_out_06[2]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[6][2]~q\,
	devoe => ww_devoe,
	o => \port_out_06[2]~output_o\);

-- Location: IOOBUF_X33_Y67_N16
\port_out_06[3]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[6][3]~q\,
	devoe => ww_devoe,
	o => \port_out_06[3]~output_o\);

-- Location: IOOBUF_X26_Y67_N9
\port_out_06[4]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[6][4]~q\,
	devoe => ww_devoe,
	o => \port_out_06[4]~output_o\);

-- Location: IOOBUF_X52_Y67_N16
\port_out_06[5]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[6][5]~q\,
	devoe => ww_devoe,
	o => \port_out_06[5]~output_o\);

-- Location: IOOBUF_X19_Y67_N9
\port_out_06[6]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[6][6]~q\,
	devoe => ww_devoe,
	o => \port_out_06[6]~output_o\);

-- Location: IOOBUF_X19_Y67_N2
\port_out_06[7]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[6][7]~q\,
	devoe => ww_devoe,
	o => \port_out_06[7]~output_o\);

-- Location: IOOBUF_X81_Y49_N2
\port_out_07[0]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[7][0]~q\,
	devoe => ww_devoe,
	o => \port_out_07[0]~output_o\);

-- Location: IOOBUF_X81_Y53_N9
\port_out_07[1]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[7][1]~q\,
	devoe => ww_devoe,
	o => \port_out_07[1]~output_o\);

-- Location: IOOBUF_X81_Y54_N2
\port_out_07[2]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[7][2]~q\,
	devoe => ww_devoe,
	o => \port_out_07[2]~output_o\);

-- Location: IOOBUF_X81_Y52_N9
\port_out_07[3]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[7][3]~q\,
	devoe => ww_devoe,
	o => \port_out_07[3]~output_o\);

-- Location: IOOBUF_X81_Y55_N2
\port_out_07[4]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[7][4]~q\,
	devoe => ww_devoe,
	o => \port_out_07[4]~output_o\);

-- Location: IOOBUF_X81_Y52_N2
\port_out_07[5]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[7][5]~q\,
	devoe => ww_devoe,
	o => \port_out_07[5]~output_o\);

-- Location: IOOBUF_X81_Y56_N2
\port_out_07[6]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[7][6]~q\,
	devoe => ww_devoe,
	o => \port_out_07[6]~output_o\);

-- Location: IOOBUF_X81_Y55_N9
\port_out_07[7]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[7][7]~q\,
	devoe => ww_devoe,
	o => \port_out_07[7]~output_o\);

-- Location: IOOBUF_X44_Y67_N9
\port_out_08[0]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[8][0]~q\,
	devoe => ww_devoe,
	o => \port_out_08[0]~output_o\);

-- Location: IOOBUF_X24_Y67_N16
\port_out_08[1]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[8][1]~q\,
	devoe => ww_devoe,
	o => \port_out_08[1]~output_o\);

-- Location: IOOBUF_X22_Y67_N9
\port_out_08[2]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[8][2]~q\,
	devoe => ww_devoe,
	o => \port_out_08[2]~output_o\);

-- Location: IOOBUF_X31_Y67_N2
\port_out_08[3]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[8][3]~q\,
	devoe => ww_devoe,
	o => \port_out_08[3]~output_o\);

-- Location: IOOBUF_X44_Y67_N16
\port_out_08[4]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[8][4]~q\,
	devoe => ww_devoe,
	o => \port_out_08[4]~output_o\);

-- Location: IOOBUF_X47_Y0_N9
\port_out_08[5]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[8][5]~q\,
	devoe => ww_devoe,
	o => \port_out_08[5]~output_o\);

-- Location: IOOBUF_X24_Y67_N23
\port_out_08[6]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[8][6]~q\,
	devoe => ww_devoe,
	o => \port_out_08[6]~output_o\);

-- Location: IOOBUF_X47_Y67_N2
\port_out_08[7]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[8][7]~q\,
	devoe => ww_devoe,
	o => \port_out_08[7]~output_o\);

-- Location: IOOBUF_X81_Y62_N9
\port_out_09[0]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[9][0]~q\,
	devoe => ww_devoe,
	o => \port_out_09[0]~output_o\);

-- Location: IOOBUF_X81_Y62_N2
\port_out_09[1]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[9][1]~q\,
	devoe => ww_devoe,
	o => \port_out_09[1]~output_o\);

-- Location: IOOBUF_X68_Y67_N2
\port_out_09[2]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[9][2]~q\,
	devoe => ww_devoe,
	o => \port_out_09[2]~output_o\);

-- Location: IOOBUF_X70_Y67_N2
\port_out_09[3]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[9][3]~q\,
	devoe => ww_devoe,
	o => \port_out_09[3]~output_o\);

-- Location: IOOBUF_X81_Y61_N16
\port_out_09[4]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[9][4]~q\,
	devoe => ww_devoe,
	o => \port_out_09[4]~output_o\);

-- Location: IOOBUF_X81_Y59_N9
\port_out_09[5]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[9][5]~q\,
	devoe => ww_devoe,
	o => \port_out_09[5]~output_o\);

-- Location: IOOBUF_X81_Y61_N2
\port_out_09[6]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[9][6]~q\,
	devoe => ww_devoe,
	o => \port_out_09[6]~output_o\);

-- Location: IOOBUF_X81_Y63_N16
\port_out_09[7]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[9][7]~q\,
	devoe => ww_devoe,
	o => \port_out_09[7]~output_o\);

-- Location: IOOBUF_X58_Y67_N9
\port_out_10[0]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[10][0]~q\,
	devoe => ww_devoe,
	o => \port_out_10[0]~output_o\);

-- Location: IOOBUF_X56_Y67_N2
\port_out_10[1]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[10][1]~q\,
	devoe => ww_devoe,
	o => \port_out_10[1]~output_o\);

-- Location: IOOBUF_X61_Y67_N2
\port_out_10[2]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[10][2]~q\,
	devoe => ww_devoe,
	o => \port_out_10[2]~output_o\);

-- Location: IOOBUF_X81_Y64_N16
\port_out_10[3]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[10][3]~q\,
	devoe => ww_devoe,
	o => \port_out_10[3]~output_o\);

-- Location: IOOBUF_X70_Y67_N23
\port_out_10[4]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[10][4]~q\,
	devoe => ww_devoe,
	o => \port_out_10[4]~output_o\);

-- Location: IOOBUF_X56_Y67_N9
\port_out_10[5]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[10][5]~q\,
	devoe => ww_devoe,
	o => \port_out_10[5]~output_o\);

-- Location: IOOBUF_X61_Y67_N9
\port_out_10[6]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[10][6]~q\,
	devoe => ww_devoe,
	o => \port_out_10[6]~output_o\);

-- Location: IOOBUF_X63_Y67_N16
\port_out_10[7]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[10][7]~q\,
	devoe => ww_devoe,
	o => \port_out_10[7]~output_o\);

-- Location: IOOBUF_X44_Y67_N2
\port_out_11[0]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[11][0]~q\,
	devoe => ww_devoe,
	o => \port_out_11[0]~output_o\);

-- Location: IOOBUF_X33_Y67_N9
\port_out_11[1]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[11][1]~q\,
	devoe => ww_devoe,
	o => \port_out_11[1]~output_o\);

-- Location: IOOBUF_X49_Y67_N2
\port_out_11[2]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[11][2]~q\,
	devoe => ww_devoe,
	o => \port_out_11[2]~output_o\);

-- Location: IOOBUF_X13_Y67_N2
\port_out_11[3]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[11][3]~q\,
	devoe => ww_devoe,
	o => \port_out_11[3]~output_o\);

-- Location: IOOBUF_X33_Y67_N2
\port_out_11[4]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[11][4]~q\,
	devoe => ww_devoe,
	o => \port_out_11[4]~output_o\);

-- Location: IOOBUF_X49_Y67_N23
\port_out_11[5]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[11][5]~q\,
	devoe => ww_devoe,
	o => \port_out_11[5]~output_o\);

-- Location: IOOBUF_X29_Y67_N23
\port_out_11[6]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[11][6]~q\,
	devoe => ww_devoe,
	o => \port_out_11[6]~output_o\);

-- Location: IOOBUF_X29_Y67_N2
\port_out_11[7]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[11][7]~q\,
	devoe => ww_devoe,
	o => \port_out_11[7]~output_o\);

-- Location: IOOBUF_X81_Y64_N23
\port_out_12[0]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[12][0]~q\,
	devoe => ww_devoe,
	o => \port_out_12[0]~output_o\);

-- Location: IOOBUF_X58_Y67_N16
\port_out_12[1]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[12][1]~q\,
	devoe => ww_devoe,
	o => \port_out_12[1]~output_o\);

-- Location: IOOBUF_X56_Y67_N16
\port_out_12[2]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[12][2]~q\,
	devoe => ww_devoe,
	o => \port_out_12[2]~output_o\);

-- Location: IOOBUF_X58_Y67_N23
\port_out_12[3]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[12][3]~q\,
	devoe => ww_devoe,
	o => \port_out_12[3]~output_o\);

-- Location: IOOBUF_X81_Y64_N9
\port_out_12[4]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[12][4]~q\,
	devoe => ww_devoe,
	o => \port_out_12[4]~output_o\);

-- Location: IOOBUF_X81_Y64_N2
\port_out_12[5]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[12][5]~q\,
	devoe => ww_devoe,
	o => \port_out_12[5]~output_o\);

-- Location: IOOBUF_X58_Y67_N2
\port_out_12[6]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[12][6]~q\,
	devoe => ww_devoe,
	o => \port_out_12[6]~output_o\);

-- Location: IOOBUF_X70_Y67_N16
\port_out_12[7]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[12][7]~q\,
	devoe => ww_devoe,
	o => \port_out_12[7]~output_o\);

-- Location: IOOBUF_X31_Y67_N16
\port_out_13[0]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[13][0]~q\,
	devoe => ww_devoe,
	o => \port_out_13[0]~output_o\);

-- Location: IOOBUF_X56_Y67_N23
\port_out_13[1]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[13][1]~q\,
	devoe => ww_devoe,
	o => \port_out_13[1]~output_o\);

-- Location: IOOBUF_X54_Y67_N16
\port_out_13[2]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[13][2]~q\,
	devoe => ww_devoe,
	o => \port_out_13[2]~output_o\);

-- Location: IOOBUF_X54_Y67_N9
\port_out_13[3]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[13][3]~q\,
	devoe => ww_devoe,
	o => \port_out_13[3]~output_o\);

-- Location: IOOBUF_X29_Y67_N9
\port_out_13[4]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[13][4]~q\,
	devoe => ww_devoe,
	o => \port_out_13[4]~output_o\);

-- Location: IOOBUF_X26_Y67_N16
\port_out_13[5]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[13][5]~q\,
	devoe => ww_devoe,
	o => \port_out_13[5]~output_o\);

-- Location: IOOBUF_X31_Y67_N23
\port_out_13[6]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[13][6]~q\,
	devoe => ww_devoe,
	o => \port_out_13[6]~output_o\);

-- Location: IOOBUF_X54_Y67_N2
\port_out_13[7]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[13][7]~q\,
	devoe => ww_devoe,
	o => \port_out_13[7]~output_o\);

-- Location: IOOBUF_X42_Y67_N2
\port_out_14[0]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[14][0]~q\,
	devoe => ww_devoe,
	o => \port_out_14[0]~output_o\);

-- Location: IOOBUF_X17_Y67_N16
\port_out_14[1]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[14][1]~q\,
	devoe => ww_devoe,
	o => \port_out_14[1]~output_o\);

-- Location: IOOBUF_X17_Y67_N2
\port_out_14[2]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[14][2]~q\,
	devoe => ww_devoe,
	o => \port_out_14[2]~output_o\);

-- Location: IOOBUF_X17_Y67_N9
\port_out_14[3]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[14][3]~q\,
	devoe => ww_devoe,
	o => \port_out_14[3]~output_o\);

-- Location: IOOBUF_X44_Y67_N23
\port_out_14[4]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[14][4]~q\,
	devoe => ww_devoe,
	o => \port_out_14[4]~output_o\);

-- Location: IOOBUF_X42_Y67_N9
\port_out_14[5]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[14][5]~q\,
	devoe => ww_devoe,
	o => \port_out_14[5]~output_o\);

-- Location: IOOBUF_X52_Y67_N23
\port_out_14[6]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[14][6]~q\,
	devoe => ww_devoe,
	o => \port_out_14[6]~output_o\);

-- Location: IOOBUF_X19_Y67_N16
\port_out_14[7]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[14][7]~q\,
	devoe => ww_devoe,
	o => \port_out_14[7]~output_o\);

-- Location: IOOBUF_X81_Y62_N16
\port_out_15[0]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[15][0]~q\,
	devoe => ww_devoe,
	o => \port_out_15[0]~output_o\);

-- Location: IOOBUF_X81_Y59_N16
\port_out_15[1]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[15][1]~q\,
	devoe => ww_devoe,
	o => \port_out_15[1]~output_o\);

-- Location: IOOBUF_X81_Y61_N9
\port_out_15[2]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[15][2]~q\,
	devoe => ww_devoe,
	o => \port_out_15[2]~output_o\);

-- Location: IOOBUF_X63_Y67_N2
\port_out_15[3]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[15][3]~q\,
	devoe => ww_devoe,
	o => \port_out_15[3]~output_o\);

-- Location: IOOBUF_X70_Y67_N9
\port_out_15[4]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[15][4]~q\,
	devoe => ww_devoe,
	o => \port_out_15[4]~output_o\);

-- Location: IOOBUF_X81_Y59_N2
\port_out_15[5]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[15][5]~q\,
	devoe => ww_devoe,
	o => \port_out_15[5]~output_o\);

-- Location: IOOBUF_X81_Y63_N9
\port_out_15[6]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[15][6]~q\,
	devoe => ww_devoe,
	o => \port_out_15[6]~output_o\);

-- Location: IOOBUF_X81_Y65_N2
\port_out_15[7]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_unit|Output_Ports_u|RAM[15][7]~q\,
	devoe => ww_devoe,
	o => \port_out_15[7]~output_o\);

-- Location: IOIBUF_X38_Y0_N15
\clock~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clock,
	o => \clock~input_o\);

-- Location: CLKCTRL_G29
\clock~inputclkctrl\ : cycloneiv_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clock~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clock~inputclkctrl_outclk\);

-- Location: IOIBUF_X38_Y0_N22
\reset~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reset,
	o => \reset~input_o\);

-- Location: CLKCTRL_G28
\reset~inputclkctrl\ : cycloneiv_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \reset~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \reset~inputclkctrl_outclk\);

-- Location: FF_X53_Y49_N1
\cpu_u|data_path_u|B_Reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS2[4]~119_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu_u|control_unit_module|Selector23~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu_u|data_path_u|B_Reg\(4));

-- Location: FF_X55_Y48_N21
\cpu_u|data_path_u|IR_Reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \cpu_u|data_path_u|BUS2[1]~45_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu_u|control_unit_module|current_state.S_FETCH_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu_u|data_path_u|IR_Reg\(1));

-- Location: LCCOMB_X54_Y47_N12
\cpu_u|control_unit_module|BRANCH_OP~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|control_unit_module|BRANCH_OP~0_combout\ = (\cpu_u|data_path_u|IR_Reg\(3) & ((\cpu_u|data_path_u|IR_Reg\(2)) # ((\cpu_u|data_path_u|IR_Reg\(0)) # (\cpu_u|data_path_u|IR_Reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|IR_Reg\(2),
	datab => \cpu_u|data_path_u|IR_Reg\(0),
	datac => \cpu_u|data_path_u|IR_Reg\(1),
	datad => \cpu_u|data_path_u|IR_Reg\(3),
	combout => \cpu_u|control_unit_module|BRANCH_OP~0_combout\);

-- Location: FF_X53_Y48_N3
\cpu_u|data_path_u|B_Reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS2[7]~61_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu_u|control_unit_module|Selector23~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu_u|data_path_u|B_Reg\(7));

-- Location: LCCOMB_X52_Y50_N20
\cpu_u|data_path_u|ALU_unit|Add1~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Add1~10_combout\ = (\cpu_u|data_path_u|B_Reg\(5) & (!\cpu_u|data_path_u|ALU_unit|Add1~9\)) # (!\cpu_u|data_path_u|B_Reg\(5) & ((\cpu_u|data_path_u|ALU_unit|Add1~9\) # (GND)))
-- \cpu_u|data_path_u|ALU_unit|Add1~11\ = CARRY((!\cpu_u|data_path_u|ALU_unit|Add1~9\) # (!\cpu_u|data_path_u|B_Reg\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|B_Reg\(5),
	datad => VCC,
	cin => \cpu_u|data_path_u|ALU_unit|Add1~9\,
	combout => \cpu_u|data_path_u|ALU_unit|Add1~10_combout\,
	cout => \cpu_u|data_path_u|ALU_unit|Add1~11\);

-- Location: LCCOMB_X52_Y50_N22
\cpu_u|data_path_u|ALU_unit|Add1~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Add1~12_combout\ = (\cpu_u|data_path_u|B_Reg\(6) & (\cpu_u|data_path_u|ALU_unit|Add1~11\ $ (GND))) # (!\cpu_u|data_path_u|B_Reg\(6) & (!\cpu_u|data_path_u|ALU_unit|Add1~11\ & VCC))
-- \cpu_u|data_path_u|ALU_unit|Add1~13\ = CARRY((\cpu_u|data_path_u|B_Reg\(6) & !\cpu_u|data_path_u|ALU_unit|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|B_Reg\(6),
	datad => VCC,
	cin => \cpu_u|data_path_u|ALU_unit|Add1~11\,
	combout => \cpu_u|data_path_u|ALU_unit|Add1~12_combout\,
	cout => \cpu_u|data_path_u|ALU_unit|Add1~13\);

-- Location: LCCOMB_X52_Y50_N24
\cpu_u|data_path_u|ALU_unit|Add1~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Add1~14_combout\ = \cpu_u|data_path_u|ALU_unit|Add1~13\ $ (\cpu_u|data_path_u|B_Reg\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|B_Reg\(7),
	cin => \cpu_u|data_path_u|ALU_unit|Add1~13\,
	combout => \cpu_u|data_path_u|ALU_unit|Add1~14_combout\);

-- Location: FF_X53_Y48_N1
\cpu_u|data_path_u|B_Reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS2[6]~89_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu_u|control_unit_module|Selector23~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu_u|data_path_u|B_Reg\(6));

-- Location: LCCOMB_X52_Y49_N4
\cpu_u|data_path_u|IR_Reg[5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|IR_Reg[5]~feeder_combout\ = \cpu_u|data_path_u|BUS2[5]~105_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS2[5]~105_combout\,
	combout => \cpu_u|data_path_u|IR_Reg[5]~feeder_combout\);

-- Location: FF_X52_Y49_N5
\cpu_u|data_path_u|IR_Reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \cpu_u|data_path_u|IR_Reg[5]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \cpu_u|control_unit_module|current_state.S_FETCH_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu_u|data_path_u|IR_Reg\(5));

-- Location: LCCOMB_X55_Y49_N6
\cpu_u|control_unit_module|Equal0~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|control_unit_module|Equal0~0_combout\ = (!\cpu_u|data_path_u|IR_Reg\(3) & (\cpu_u|data_path_u|IR_Reg\(7) & (!\cpu_u|data_path_u|IR_Reg\(5) & !\cpu_u|data_path_u|IR_Reg\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|IR_Reg\(3),
	datab => \cpu_u|data_path_u|IR_Reg\(7),
	datac => \cpu_u|data_path_u|IR_Reg\(5),
	datad => \cpu_u|data_path_u|IR_Reg\(6),
	combout => \cpu_u|control_unit_module|Equal0~0_combout\);

-- Location: LCCOMB_X55_Y47_N8
\cpu_u|control_unit_module|Selector17~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|control_unit_module|Selector17~1_combout\ = (\cpu_u|control_unit_module|Selector17~0_combout\ & (\cpu_u|data_path_u|IR_Reg\(2) & (\cpu_u|data_path_u|IR_Reg\(1) & \cpu_u|control_unit_module|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|control_unit_module|Selector17~0_combout\,
	datab => \cpu_u|data_path_u|IR_Reg\(2),
	datac => \cpu_u|data_path_u|IR_Reg\(1),
	datad => \cpu_u|control_unit_module|Equal0~0_combout\,
	combout => \cpu_u|control_unit_module|Selector17~1_combout\);

-- Location: LCCOMB_X55_Y47_N4
\cpu_u|control_unit_module|ALU_Sel[2]~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|control_unit_module|ALU_Sel[2]~19_combout\ = (\cpu_u|data_path_u|IR_Reg\(1) & (\cpu_u|data_path_u|IR_Reg\(0) & \cpu_u|data_path_u|IR_Reg\(2))) # (!\cpu_u|data_path_u|IR_Reg\(1) & ((!\cpu_u|data_path_u|IR_Reg\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_u|data_path_u|IR_Reg\(1),
	datac => \cpu_u|data_path_u|IR_Reg\(0),
	datad => \cpu_u|data_path_u|IR_Reg\(2),
	combout => \cpu_u|control_unit_module|ALU_Sel[2]~19_combout\);

-- Location: LCCOMB_X55_Y47_N30
\cpu_u|control_unit_module|ALU_Sel[2]~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|control_unit_module|ALU_Sel[2]~20_combout\ = (\cpu_u|data_path_u|IR_Reg\(3)) # ((\cpu_u|control_unit_module|ALU_Sel[2]~19_combout\) # (!\cpu_u|control_unit_module|Equal6~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_u|data_path_u|IR_Reg\(3),
	datac => \cpu_u|control_unit_module|ALU_Sel[2]~19_combout\,
	datad => \cpu_u|control_unit_module|Equal6~0_combout\,
	combout => \cpu_u|control_unit_module|ALU_Sel[2]~20_combout\);

-- Location: LCCOMB_X55_Y49_N10
\cpu_u|control_unit_module|LessThan4~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|control_unit_module|LessThan4~0_combout\ = (!\cpu_u|data_path_u|IR_Reg\(2) & !\cpu_u|data_path_u|IR_Reg\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_u|data_path_u|IR_Reg\(2),
	datad => \cpu_u|data_path_u|IR_Reg\(1),
	combout => \cpu_u|control_unit_module|LessThan4~0_combout\);

-- Location: LCCOMB_X55_Y47_N10
\cpu_u|control_unit_module|Equal12~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|control_unit_module|Equal12~0_combout\ = (!\cpu_u|data_path_u|IR_Reg\(0) & (\cpu_u|data_path_u|IR_Reg\(3) & (\cpu_u|control_unit_module|LessThan4~0_combout\ & \cpu_u|control_unit_module|Equal6~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|IR_Reg\(0),
	datab => \cpu_u|data_path_u|IR_Reg\(3),
	datac => \cpu_u|control_unit_module|LessThan4~0_combout\,
	datad => \cpu_u|control_unit_module|Equal6~0_combout\,
	combout => \cpu_u|control_unit_module|Equal12~0_combout\);

-- Location: LCCOMB_X55_Y47_N12
\cpu_u|control_unit_module|Selector17~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|control_unit_module|Selector17~2_combout\ = (\cpu_u|control_unit_module|Selector17~1_combout\) # ((\cpu_u|control_unit_module|current_state.S_DATA_MAN_4~q\ & ((\cpu_u|control_unit_module|Equal12~0_combout\) # 
-- (!\cpu_u|control_unit_module|ALU_Sel[2]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|control_unit_module|current_state.S_DATA_MAN_4~q\,
	datab => \cpu_u|control_unit_module|Selector17~1_combout\,
	datac => \cpu_u|control_unit_module|ALU_Sel[2]~20_combout\,
	datad => \cpu_u|control_unit_module|Equal12~0_combout\,
	combout => \cpu_u|control_unit_module|Selector17~2_combout\);

-- Location: LCCOMB_X54_Y49_N18
\cpu_u|control_unit_module|Selector16~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|control_unit_module|Selector16~3_combout\ = (\cpu_u|control_unit_module|Selector16~2_combout\ & (\cpu_u|data_path_u|IR_Reg\(2) & (\cpu_u|data_path_u|IR_Reg\(1) & \cpu_u|control_unit_module|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|control_unit_module|Selector16~2_combout\,
	datab => \cpu_u|data_path_u|IR_Reg\(2),
	datac => \cpu_u|data_path_u|IR_Reg\(1),
	datad => \cpu_u|control_unit_module|Equal0~0_combout\,
	combout => \cpu_u|control_unit_module|Selector16~3_combout\);

-- Location: FF_X53_Y48_N7
\cpu_u|data_path_u|B_Reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS2[2]~31_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu_u|control_unit_module|Selector23~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu_u|data_path_u|B_Reg\(2));

-- Location: LCCOMB_X53_Y48_N6
\cpu_u|data_path_u|BUS1[2]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS1[2]~4_combout\ = (\cpu_u|control_unit_module|Selector16~3_combout\ & (((\cpu_u|data_path_u|B_Reg\(2))))) # (!\cpu_u|control_unit_module|Selector16~3_combout\ & ((\cpu_u|control_unit_module|Selector16~4_combout\ & 
-- ((\cpu_u|data_path_u|B_Reg\(2)))) # (!\cpu_u|control_unit_module|Selector16~4_combout\ & (\cpu_u|data_path_u|PC\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|PC\(2),
	datab => \cpu_u|control_unit_module|Selector16~3_combout\,
	datac => \cpu_u|data_path_u|B_Reg\(2),
	datad => \cpu_u|control_unit_module|Selector16~4_combout\,
	combout => \cpu_u|data_path_u|BUS1[2]~4_combout\);

-- Location: LCCOMB_X53_Y47_N22
\cpu_u|control_unit_module|Selector16~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|control_unit_module|Selector16~5_combout\ = (\cpu_u|control_unit_module|Selector16~4_combout\) # (\cpu_u|control_unit_module|Selector16~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|control_unit_module|Selector16~4_combout\,
	datad => \cpu_u|control_unit_module|Selector16~3_combout\,
	combout => \cpu_u|control_unit_module|Selector16~5_combout\);

-- Location: LCCOMB_X53_Y50_N0
\cpu_u|data_path_u|BUS1[2]~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS1[2]~5_combout\ = (\cpu_u|control_unit_module|Selector17~2_combout\ & (\cpu_u|data_path_u|A_Reg\(2) & ((!\cpu_u|control_unit_module|Selector16~5_combout\)))) # (!\cpu_u|control_unit_module|Selector17~2_combout\ & 
-- (((\cpu_u|data_path_u|BUS1[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|A_Reg\(2),
	datab => \cpu_u|control_unit_module|Selector17~2_combout\,
	datac => \cpu_u|data_path_u|BUS1[2]~4_combout\,
	datad => \cpu_u|control_unit_module|Selector16~5_combout\,
	combout => \cpu_u|data_path_u|BUS1[2]~5_combout\);

-- Location: LCCOMB_X55_Y49_N8
\cpu_u|control_unit_module|Equal4~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|control_unit_module|Equal4~1_combout\ = (\cpu_u|control_unit_module|LessThan4~0_combout\ & (\cpu_u|data_path_u|IR_Reg\(0) & (\cpu_u|data_path_u|IR_Reg\(3) & \cpu_u|control_unit_module|Equal4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|control_unit_module|LessThan4~0_combout\,
	datab => \cpu_u|data_path_u|IR_Reg\(0),
	datac => \cpu_u|data_path_u|IR_Reg\(3),
	datad => \cpu_u|control_unit_module|Equal4~0_combout\,
	combout => \cpu_u|control_unit_module|Equal4~1_combout\);

-- Location: LCCOMB_X54_Y47_N24
\cpu_u|control_unit_module|Selector1~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|control_unit_module|Selector1~0_combout\ = (!\cpu_u|control_unit_module|Equal4~1_combout\ & (((!\cpu_u|data_path_u|IR_Reg\(0) & !\cpu_u|data_path_u|IR_Reg\(4))) # (!\cpu_u|control_unit_module|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|control_unit_module|Equal0~1_combout\,
	datab => \cpu_u|data_path_u|IR_Reg\(0),
	datac => \cpu_u|data_path_u|IR_Reg\(4),
	datad => \cpu_u|control_unit_module|Equal4~1_combout\,
	combout => \cpu_u|control_unit_module|Selector1~0_combout\);

-- Location: LCCOMB_X54_Y49_N24
\cpu_u|control_unit_module|Selector20~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|control_unit_module|Selector20~0_combout\ = ((\cpu_u|control_unit_module|current_state.S_LOAD_AND_STORE_6~q\ & !\cpu_u|control_unit_module|Selector1~0_combout\)) # (!\cpu_u|control_unit_module|Selector19~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|control_unit_module|current_state.S_LOAD_AND_STORE_6~q\,
	datac => \cpu_u|control_unit_module|Selector19~2_combout\,
	datad => \cpu_u|control_unit_module|Selector1~0_combout\,
	combout => \cpu_u|control_unit_module|Selector20~0_combout\);

-- Location: FF_X58_Y48_N13
\cpu_u|data_path_u|MAR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS2[0]~17_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu_u|control_unit_module|Selector20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu_u|data_path_u|MAR\(0));

-- Location: FF_X58_Y48_N31
\cpu_u|data_path_u|MAR[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS2[7]~61_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu_u|control_unit_module|Selector20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu_u|data_path_u|MAR\(7));

-- Location: LCCOMB_X59_Y47_N14
\memory_unit|rom_address[0]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rom_address[0]~0_combout\ = (\cpu_u|data_path_u|MAR\(0) & !\cpu_u|data_path_u|MAR\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_u|data_path_u|MAR\(0),
	datad => \cpu_u|data_path_u|MAR\(7),
	combout => \memory_unit|rom_address[0]~0_combout\);

-- Location: FF_X58_Y48_N19
\cpu_u|data_path_u|MAR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS2[1]~45_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu_u|control_unit_module|Selector20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu_u|data_path_u|MAR\(1));

-- Location: LCCOMB_X58_Y48_N6
\memory_unit|rom_address[1]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rom_address[1]~1_combout\ = (!\cpu_u|data_path_u|MAR\(7) & \cpu_u|data_path_u|MAR\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|MAR\(7),
	datab => \cpu_u|data_path_u|MAR\(1),
	combout => \memory_unit|rom_address[1]~1_combout\);

-- Location: LCCOMB_X59_Y47_N18
\memory_unit|rom_address[2]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rom_address[2]~2_combout\ = (\cpu_u|data_path_u|MAR\(2) & !\cpu_u|data_path_u|MAR\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|MAR\(2),
	datad => \cpu_u|data_path_u|MAR\(7),
	combout => \memory_unit|rom_address[2]~2_combout\);

-- Location: FF_X58_Y48_N27
\cpu_u|data_path_u|MAR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS2[3]~75_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu_u|control_unit_module|Selector20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu_u|data_path_u|MAR\(3));

-- Location: LCCOMB_X59_Y47_N28
\memory_unit|rom_address[3]~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rom_address[3]~3_combout\ = (\cpu_u|data_path_u|MAR\(3) & !\cpu_u|data_path_u|MAR\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|MAR\(3),
	datad => \cpu_u|data_path_u|MAR\(7),
	combout => \memory_unit|rom_address[3]~3_combout\);

-- Location: FF_X58_Y48_N25
\cpu_u|data_path_u|MAR[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS2[4]~119_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu_u|control_unit_module|Selector20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu_u|data_path_u|MAR\(4));

-- Location: LCCOMB_X59_Y47_N30
\memory_unit|rom_address[4]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rom_address[4]~4_combout\ = (\cpu_u|data_path_u|MAR\(4) & !\cpu_u|data_path_u|MAR\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|MAR\(4),
	datad => \cpu_u|data_path_u|MAR\(7),
	combout => \memory_unit|rom_address[4]~4_combout\);

-- Location: FF_X58_Y48_N7
\cpu_u|data_path_u|MAR[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS2[5]~105_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu_u|control_unit_module|Selector20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu_u|data_path_u|MAR\(5));

-- Location: LCCOMB_X59_Y47_N12
\memory_unit|rom_address[5]~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rom_address[5]~5_combout\ = (\cpu_u|data_path_u|MAR\(5) & !\cpu_u|data_path_u|MAR\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_u|data_path_u|MAR\(5),
	datad => \cpu_u|data_path_u|MAR\(7),
	combout => \memory_unit|rom_address[5]~5_combout\);

-- Location: FF_X58_Y48_N29
\cpu_u|data_path_u|MAR[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS2[6]~89_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu_u|control_unit_module|Selector20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu_u|data_path_u|MAR\(6));

-- Location: LCCOMB_X59_Y47_N2
\memory_unit|rom_address[6]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rom_address[6]~6_combout\ = (!\cpu_u|data_path_u|MAR\(7) & \cpu_u|data_path_u|MAR\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|MAR\(7),
	datad => \cpu_u|data_path_u|MAR\(6),
	combout => \memory_unit|rom_address[6]~6_combout\);

-- Location: LCCOMB_X55_Y47_N16
\cpu_u|control_unit_module|Selector18~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|control_unit_module|Selector18~1_combout\ = (\cpu_u|control_unit_module|current_state.S_FETCH_2~q\) # ((!\cpu_u|control_unit_module|BRANCH_OP~0_combout\ & (\cpu_u|control_unit_module|current_state.S_BRANCH_6~q\ & 
-- \cpu_u|control_unit_module|PC_Load~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|control_unit_module|BRANCH_OP~0_combout\,
	datab => \cpu_u|control_unit_module|current_state.S_BRANCH_6~q\,
	datac => \cpu_u|control_unit_module|PC_Load~0_combout\,
	datad => \cpu_u|control_unit_module|current_state.S_FETCH_2~q\,
	combout => \cpu_u|control_unit_module|Selector18~1_combout\);

-- Location: LCCOMB_X56_Y47_N26
\cpu_u|control_unit_module|next_state.S_LOAD_AND_STORE_5_771\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|control_unit_module|next_state.S_LOAD_AND_STORE_5_771~combout\ = (GLOBAL(\cpu_u|control_unit_module|Selector1~2clkctrl_outclk\) & (\cpu_u|control_unit_module|current_state.S_LOAD_AND_STORE_4~q\)) # 
-- (!GLOBAL(\cpu_u|control_unit_module|Selector1~2clkctrl_outclk\) & ((\cpu_u|control_unit_module|next_state.S_LOAD_AND_STORE_5_771~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|control_unit_module|current_state.S_LOAD_AND_STORE_4~q\,
	datac => \cpu_u|control_unit_module|next_state.S_LOAD_AND_STORE_5_771~combout\,
	datad => \cpu_u|control_unit_module|Selector1~2clkctrl_outclk\,
	combout => \cpu_u|control_unit_module|next_state.S_LOAD_AND_STORE_5_771~combout\);

-- Location: FF_X56_Y47_N27
\cpu_u|control_unit_module|current_state.S_LOAD_AND_STORE_5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \cpu_u|control_unit_module|next_state.S_LOAD_AND_STORE_5_771~combout\,
	clrn => \reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu_u|control_unit_module|current_state.S_LOAD_AND_STORE_5~q\);

-- Location: LCCOMB_X54_Y47_N28
\cpu_u|control_unit_module|next_state.S_LOAD_AND_STORE_6_744\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|control_unit_module|next_state.S_LOAD_AND_STORE_6_744~combout\ = (GLOBAL(\cpu_u|control_unit_module|Selector1~2clkctrl_outclk\) & ((\cpu_u|control_unit_module|current_state.S_LOAD_AND_STORE_5~q\))) # 
-- (!GLOBAL(\cpu_u|control_unit_module|Selector1~2clkctrl_outclk\) & (\cpu_u|control_unit_module|next_state.S_LOAD_AND_STORE_6_744~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|control_unit_module|next_state.S_LOAD_AND_STORE_6_744~combout\,
	datac => \cpu_u|control_unit_module|current_state.S_LOAD_AND_STORE_5~q\,
	datad => \cpu_u|control_unit_module|Selector1~2clkctrl_outclk\,
	combout => \cpu_u|control_unit_module|next_state.S_LOAD_AND_STORE_6_744~combout\);

-- Location: FF_X54_Y47_N29
\cpu_u|control_unit_module|current_state.S_LOAD_AND_STORE_6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \cpu_u|control_unit_module|next_state.S_LOAD_AND_STORE_6_744~combout\,
	clrn => \reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu_u|control_unit_module|current_state.S_LOAD_AND_STORE_6~q\);

-- Location: LCCOMB_X55_Y49_N16
\cpu_u|control_unit_module|Equal0~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|control_unit_module|Equal0~1_combout\ = (\cpu_u|data_path_u|IR_Reg\(1) & (\cpu_u|data_path_u|IR_Reg\(2) & \cpu_u|control_unit_module|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|IR_Reg\(1),
	datab => \cpu_u|data_path_u|IR_Reg\(2),
	datad => \cpu_u|control_unit_module|Equal0~0_combout\,
	combout => \cpu_u|control_unit_module|Equal0~1_combout\);

-- Location: LCCOMB_X54_Y47_N26
\cpu_u|control_unit_module|LOAD_STORE_OP~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|control_unit_module|LOAD_STORE_OP~0_combout\ = (!\cpu_u|control_unit_module|Equal5~0_combout\ & ((\cpu_u|data_path_u|IR_Reg\(4)) # ((\cpu_u|data_path_u|IR_Reg\(0)) # (!\cpu_u|control_unit_module|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|IR_Reg\(4),
	datab => \cpu_u|data_path_u|IR_Reg\(0),
	datac => \cpu_u|control_unit_module|Equal5~0_combout\,
	datad => \cpu_u|control_unit_module|Equal0~1_combout\,
	combout => \cpu_u|control_unit_module|LOAD_STORE_OP~0_combout\);

-- Location: LCCOMB_X54_Y47_N16
\cpu_u|control_unit_module|Selector18~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|control_unit_module|Selector18~0_combout\ = (\cpu_u|control_unit_module|current_state.S_LOAD_AND_STORE_6~q\ & ((!\cpu_u|control_unit_module|Selector1~0_combout\) # (!\cpu_u|control_unit_module|LOAD_STORE_OP~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_u|control_unit_module|current_state.S_LOAD_AND_STORE_6~q\,
	datac => \cpu_u|control_unit_module|LOAD_STORE_OP~0_combout\,
	datad => \cpu_u|control_unit_module|Selector1~0_combout\,
	combout => \cpu_u|control_unit_module|Selector18~0_combout\);

-- Location: LCCOMB_X56_Y47_N28
\cpu_u|control_unit_module|Selector18~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|control_unit_module|Selector18~3_combout\ = (\cpu_u|control_unit_module|Selector18~1_combout\) # ((\cpu_u|control_unit_module|Selector18~0_combout\) # ((!\cpu_u|control_unit_module|Selector18~2_combout\ & 
-- \cpu_u|control_unit_module|current_state.S_LOAD_AND_STORE_7~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|control_unit_module|Selector18~2_combout\,
	datab => \cpu_u|control_unit_module|current_state.S_LOAD_AND_STORE_7~q\,
	datac => \cpu_u|control_unit_module|Selector18~1_combout\,
	datad => \cpu_u|control_unit_module|Selector18~0_combout\,
	combout => \cpu_u|control_unit_module|Selector18~3_combout\);

-- Location: LCCOMB_X55_Y48_N20
\cpu_u|data_path_u|BUS2[2]~28\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[2]~28_combout\ = (\cpu_u|control_unit_module|Selector19~2_combout\ & (\memory_unit|rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a2\ & \cpu_u|control_unit_module|Selector18~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|control_unit_module|Selector19~2_combout\,
	datab => \memory_unit|rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a2\,
	datad => \cpu_u|control_unit_module|Selector18~3_combout\,
	combout => \cpu_u|data_path_u|BUS2[2]~28_combout\);

-- Location: LCCOMB_X55_Y48_N24
\cpu_u|data_path_u|BUS2[2]~29\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[2]~29_combout\ = (\cpu_u|data_path_u|BUS2[7]~10_combout\ & (\cpu_u|data_path_u|BUS2[7]~12_combout\)) # (!\cpu_u|data_path_u|BUS2[7]~10_combout\ & ((\cpu_u|data_path_u|BUS2[7]~12_combout\ & (\cpu_u|data_path_u|BUS1[2]~5_combout\)) # 
-- (!\cpu_u|data_path_u|BUS2[7]~12_combout\ & ((\cpu_u|data_path_u|BUS2[2]~28_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|BUS2[7]~10_combout\,
	datab => \cpu_u|data_path_u|BUS2[7]~12_combout\,
	datac => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	datad => \cpu_u|data_path_u|BUS2[2]~28_combout\,
	combout => \cpu_u|data_path_u|BUS2[2]~29_combout\);

-- Location: IOIBUF_X81_Y9_N1
\port_in_11[2]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_11(2),
	o => \port_in_11[2]~input_o\);

-- Location: IOIBUF_X58_Y0_N1
\port_in_08[2]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_08(2),
	o => \port_in_08[2]~input_o\);

-- Location: LCCOMB_X58_Y12_N4
\cpu_u|data_path_u|BUS2[2]~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[2]~18_combout\ = (\cpu_u|data_path_u|MAR\(0) & ((\port_in_09[2]~input_o\) # ((\cpu_u|data_path_u|MAR\(1))))) # (!\cpu_u|data_path_u|MAR\(0) & (((\port_in_08[2]~input_o\ & !\cpu_u|data_path_u|MAR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_09[2]~input_o\,
	datab => \port_in_08[2]~input_o\,
	datac => \cpu_u|data_path_u|MAR\(0),
	datad => \cpu_u|data_path_u|MAR\(1),
	combout => \cpu_u|data_path_u|BUS2[2]~18_combout\);

-- Location: LCCOMB_X58_Y12_N14
\cpu_u|data_path_u|BUS2[2]~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[2]~19_combout\ = (\cpu_u|data_path_u|BUS2[2]~18_combout\ & (((\port_in_11[2]~input_o\) # (!\cpu_u|data_path_u|MAR\(1))))) # (!\cpu_u|data_path_u|BUS2[2]~18_combout\ & (\port_in_10[2]~input_o\ & ((\cpu_u|data_path_u|MAR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_10[2]~input_o\,
	datab => \port_in_11[2]~input_o\,
	datac => \cpu_u|data_path_u|BUS2[2]~18_combout\,
	datad => \cpu_u|data_path_u|MAR\(1),
	combout => \cpu_u|data_path_u|BUS2[2]~19_combout\);

-- Location: FF_X58_Y48_N21
\cpu_u|data_path_u|MAR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS2[2]~31_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu_u|control_unit_module|Selector20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu_u|data_path_u|MAR\(2));

-- Location: IOIBUF_X56_Y0_N1
\port_in_03[2]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_03(2),
	o => \port_in_03[2]~input_o\);

-- Location: IOIBUF_X81_Y2_N22
\port_in_02[2]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_02(2),
	o => \port_in_02[2]~input_o\);

-- Location: LCCOMB_X59_Y8_N28
\cpu_u|data_path_u|BUS2[2]~22\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[2]~22_combout\ = (\cpu_u|data_path_u|MAR\(0) & (((\cpu_u|data_path_u|MAR\(1))))) # (!\cpu_u|data_path_u|MAR\(0) & ((\cpu_u|data_path_u|MAR\(1) & ((\port_in_02[2]~input_o\))) # (!\cpu_u|data_path_u|MAR\(1) & 
-- (\port_in_00[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_00[2]~input_o\,
	datab => \port_in_02[2]~input_o\,
	datac => \cpu_u|data_path_u|MAR\(0),
	datad => \cpu_u|data_path_u|MAR\(1),
	combout => \cpu_u|data_path_u|BUS2[2]~22_combout\);

-- Location: LCCOMB_X59_Y8_N26
\cpu_u|data_path_u|BUS2[2]~23\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[2]~23_combout\ = (\cpu_u|data_path_u|MAR\(0) & ((\cpu_u|data_path_u|BUS2[2]~22_combout\ & ((\port_in_03[2]~input_o\))) # (!\cpu_u|data_path_u|BUS2[2]~22_combout\ & (\port_in_01[2]~input_o\)))) # (!\cpu_u|data_path_u|MAR\(0) & 
-- (((\cpu_u|data_path_u|BUS2[2]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_01[2]~input_o\,
	datab => \port_in_03[2]~input_o\,
	datac => \cpu_u|data_path_u|MAR\(0),
	datad => \cpu_u|data_path_u|BUS2[2]~22_combout\,
	combout => \cpu_u|data_path_u|BUS2[2]~23_combout\);

-- Location: IOIBUF_X70_Y0_N1
\port_in_05[2]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_05(2),
	o => \port_in_05[2]~input_o\);

-- Location: IOIBUF_X70_Y0_N8
\port_in_04[2]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_04(2),
	o => \port_in_04[2]~input_o\);

-- Location: LCCOMB_X59_Y8_N20
\cpu_u|data_path_u|BUS2[2]~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[2]~20_combout\ = (\cpu_u|data_path_u|MAR\(0) & (((\cpu_u|data_path_u|MAR\(1))))) # (!\cpu_u|data_path_u|MAR\(0) & ((\cpu_u|data_path_u|MAR\(1) & (\port_in_06[2]~input_o\)) # (!\cpu_u|data_path_u|MAR\(1) & 
-- ((\port_in_04[2]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_06[2]~input_o\,
	datab => \port_in_04[2]~input_o\,
	datac => \cpu_u|data_path_u|MAR\(0),
	datad => \cpu_u|data_path_u|MAR\(1),
	combout => \cpu_u|data_path_u|BUS2[2]~20_combout\);

-- Location: LCCOMB_X59_Y8_N10
\cpu_u|data_path_u|BUS2[2]~21\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[2]~21_combout\ = (\cpu_u|data_path_u|MAR\(0) & ((\cpu_u|data_path_u|BUS2[2]~20_combout\ & (\port_in_07[2]~input_o\)) # (!\cpu_u|data_path_u|BUS2[2]~20_combout\ & ((\port_in_05[2]~input_o\))))) # (!\cpu_u|data_path_u|MAR\(0) & 
-- (((\cpu_u|data_path_u|BUS2[2]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_07[2]~input_o\,
	datab => \port_in_05[2]~input_o\,
	datac => \cpu_u|data_path_u|MAR\(0),
	datad => \cpu_u|data_path_u|BUS2[2]~20_combout\,
	combout => \cpu_u|data_path_u|BUS2[2]~21_combout\);

-- Location: LCCOMB_X59_Y8_N16
\cpu_u|data_path_u|BUS2[2]~24\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[2]~24_combout\ = (\cpu_u|data_path_u|MAR\(3) & (\cpu_u|data_path_u|MAR\(2))) # (!\cpu_u|data_path_u|MAR\(3) & ((\cpu_u|data_path_u|MAR\(2) & ((\cpu_u|data_path_u|BUS2[2]~21_combout\))) # (!\cpu_u|data_path_u|MAR\(2) & 
-- (\cpu_u|data_path_u|BUS2[2]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|MAR\(3),
	datab => \cpu_u|data_path_u|MAR\(2),
	datac => \cpu_u|data_path_u|BUS2[2]~23_combout\,
	datad => \cpu_u|data_path_u|BUS2[2]~21_combout\,
	combout => \cpu_u|data_path_u|BUS2[2]~24_combout\);

-- Location: LCCOMB_X58_Y12_N12
\cpu_u|data_path_u|BUS2[2]~27\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[2]~27_combout\ = (\cpu_u|data_path_u|MAR\(3) & ((\cpu_u|data_path_u|BUS2[2]~24_combout\ & (\cpu_u|data_path_u|BUS2[2]~26_combout\)) # (!\cpu_u|data_path_u|BUS2[2]~24_combout\ & ((\cpu_u|data_path_u|BUS2[2]~19_combout\))))) # 
-- (!\cpu_u|data_path_u|MAR\(3) & (((\cpu_u|data_path_u|BUS2[2]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|BUS2[2]~26_combout\,
	datab => \cpu_u|data_path_u|MAR\(3),
	datac => \cpu_u|data_path_u|BUS2[2]~19_combout\,
	datad => \cpu_u|data_path_u|BUS2[2]~24_combout\,
	combout => \cpu_u|data_path_u|BUS2[2]~27_combout\);

-- Location: LCCOMB_X58_Y48_N12
\memory_unit|Equal0~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Equal0~0_combout\ = (\cpu_u|data_path_u|MAR\(7) & \cpu_u|data_path_u|MAR\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|MAR\(7),
	datad => \cpu_u|data_path_u|MAR\(6),
	combout => \memory_unit|Equal0~0_combout\);

-- Location: LCCOMB_X58_Y48_N14
\memory_unit|ram_address[3]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|ram_address[3]~4_combout\ = (\cpu_u|data_path_u|MAR\(7) & \cpu_u|data_path_u|MAR\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|MAR\(7),
	datad => \cpu_u|data_path_u|MAR\(3),
	combout => \memory_unit|ram_address[3]~4_combout\);

-- Location: LCCOMB_X58_Y48_N28
\memory_unit|ram_address[0]~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|ram_address[0]~3_combout\ = (\cpu_u|data_path_u|MAR\(7) & \cpu_u|data_path_u|MAR\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|MAR\(7),
	datad => \cpu_u|data_path_u|MAR\(0),
	combout => \memory_unit|ram_address[0]~3_combout\);

-- Location: LCCOMB_X58_Y48_N0
\memory_unit|ram_address[5]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|ram_address[5]~0_combout\ = (\cpu_u|data_path_u|MAR\(7) & \cpu_u|data_path_u|MAR\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|MAR\(7),
	datad => \cpu_u|data_path_u|MAR\(5),
	combout => \memory_unit|ram_address[5]~0_combout\);

-- Location: LCCOMB_X58_Y48_N10
\memory_unit|ram_address[1]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|ram_address[1]~1_combout\ = (\cpu_u|data_path_u|MAR\(7) & \cpu_u|data_path_u|MAR\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|MAR\(7),
	datad => \cpu_u|data_path_u|MAR\(1),
	combout => \memory_unit|ram_address[1]~1_combout\);

-- Location: LCCOMB_X59_Y47_N20
\memory_unit|rw_96x8_sync_u|RAM~1387\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1387_combout\ = (\memory_unit|Equal0~0_combout\ & (!\memory_unit|ram_address[5]~0_combout\ & (\memory_unit|ram_address[0]~3_combout\ & \memory_unit|ram_address[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|Equal0~0_combout\,
	datab => \memory_unit|ram_address[5]~0_combout\,
	datac => \memory_unit|ram_address[0]~3_combout\,
	datad => \memory_unit|ram_address[1]~1_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1387_combout\);

-- Location: LCCOMB_X58_Y48_N16
\memory_unit|ram_address[4]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|ram_address[4]~2_combout\ = (\cpu_u|data_path_u|MAR\(7) & \cpu_u|data_path_u|MAR\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|MAR\(7),
	datad => \cpu_u|data_path_u|MAR\(4),
	combout => \memory_unit|ram_address[4]~2_combout\);

-- Location: LCCOMB_X54_Y51_N20
\cpu_u|control_unit_module|write~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|control_unit_module|write~0_combout\ = (\cpu_u|control_unit_module|Equal0~1_combout\ & (\cpu_u|control_unit_module|current_state.S_LOAD_AND_STORE_7~q\ & \cpu_u|data_path_u|IR_Reg\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|control_unit_module|Equal0~1_combout\,
	datab => \cpu_u|control_unit_module|current_state.S_LOAD_AND_STORE_7~q\,
	datad => \cpu_u|data_path_u|IR_Reg\(4),
	combout => \cpu_u|control_unit_module|write~0_combout\);

-- Location: LCCOMB_X54_Y51_N30
\memory_unit|rw_96x8_sync_u|RAM~1332\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1332_combout\ = (\memory_unit|ram_address[2]~5_combout\ & (!\memory_unit|ram_address[3]~4_combout\ & (!\memory_unit|ram_address[4]~2_combout\ & \cpu_u|control_unit_module|write~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[2]~5_combout\,
	datab => \memory_unit|ram_address[3]~4_combout\,
	datac => \memory_unit|ram_address[4]~2_combout\,
	datad => \cpu_u|control_unit_module|write~0_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1332_combout\);

-- Location: LCCOMB_X55_Y45_N12
\memory_unit|rw_96x8_sync_u|RAM~1408\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1408_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1387_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1332_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory_unit|rw_96x8_sync_u|RAM~1387_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1332_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1408_combout\);

-- Location: FF_X58_Y45_N7
\memory_unit|rw_96x8_sync_u|RAM~586\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1408_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~586_q\);

-- Location: LCCOMB_X59_Y48_N26
\memory_unit|rw_96x8_sync_u|RAM~1385\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1385_combout\ = (!\memory_unit|ram_address[1]~1_combout\ & (!\memory_unit|ram_address[0]~3_combout\ & (!\memory_unit|ram_address[5]~0_combout\ & \memory_unit|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[1]~1_combout\,
	datab => \memory_unit|ram_address[0]~3_combout\,
	datac => \memory_unit|ram_address[5]~0_combout\,
	datad => \memory_unit|Equal0~0_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1385_combout\);

-- Location: LCCOMB_X57_Y45_N6
\memory_unit|rw_96x8_sync_u|RAM~1407\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1407_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1385_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1332_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory_unit|rw_96x8_sync_u|RAM~1385_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1332_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1407_combout\);

-- Location: FF_X58_Y45_N21
\memory_unit|rw_96x8_sync_u|RAM~562\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1407_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~562_q\);

-- Location: LCCOMB_X58_Y45_N20
\memory_unit|rw_96x8_sync_u|RAM~917\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~917_combout\ = (\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~578_q\) # ((\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|ram_address[1]~1_combout\ & 
-- (((\memory_unit|rw_96x8_sync_u|RAM~562_q\ & !\memory_unit|ram_address[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~578_q\,
	datab => \memory_unit|ram_address[1]~1_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~562_q\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~917_combout\);

-- Location: LCCOMB_X58_Y45_N6
\memory_unit|rw_96x8_sync_u|RAM~918\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~918_combout\ = (\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~917_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~586_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~917_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~570_q\)))) # (!\memory_unit|ram_address[0]~3_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~917_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~570_q\,
	datab => \memory_unit|ram_address[0]~3_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~586_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~917_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~918_combout\);

-- Location: LCCOMB_X55_Y51_N26
\memory_unit|rw_96x8_sync_u|RAM~1350\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1350_combout\ = (!\memory_unit|ram_address[2]~5_combout\ & (!\memory_unit|ram_address[3]~4_combout\ & (\cpu_u|control_unit_module|write~0_combout\ & !\memory_unit|ram_address[4]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[2]~5_combout\,
	datab => \memory_unit|ram_address[3]~4_combout\,
	datac => \cpu_u|control_unit_module|write~0_combout\,
	datad => \memory_unit|ram_address[4]~2_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1350_combout\);

-- Location: LCCOMB_X56_Y45_N14
\memory_unit|rw_96x8_sync_u|RAM~1412\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1412_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1387_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1350_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~1387_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1350_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1412_combout\);

-- Location: FF_X53_Y45_N7
\memory_unit|rw_96x8_sync_u|RAM~554\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1412_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~554_q\);

-- Location: LCCOMB_X54_Y45_N8
\memory_unit|rw_96x8_sync_u|RAM~538feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~538feeder_combout\ = \cpu_u|data_path_u|BUS1[2]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~538feeder_combout\);

-- Location: LCCOMB_X56_Y48_N14
\memory_unit|rw_96x8_sync_u|RAM~1381\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1381_combout\ = (\memory_unit|Equal0~0_combout\ & (!\memory_unit|ram_address[1]~1_combout\ & (!\memory_unit|ram_address[5]~0_combout\ & \memory_unit|ram_address[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|Equal0~0_combout\,
	datab => \memory_unit|ram_address[1]~1_combout\,
	datac => \memory_unit|ram_address[5]~0_combout\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1381_combout\);

-- Location: LCCOMB_X54_Y45_N16
\memory_unit|rw_96x8_sync_u|RAM~1410\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1410_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1350_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1381_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \memory_unit|rw_96x8_sync_u|RAM~1350_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1381_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1410_combout\);

-- Location: FF_X54_Y45_N9
\memory_unit|rw_96x8_sync_u|RAM~538\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~538feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1410_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~538_q\);

-- Location: LCCOMB_X56_Y45_N10
\memory_unit|rw_96x8_sync_u|RAM~1411\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1411_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1385_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1350_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~1385_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1350_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1411_combout\);

-- Location: FF_X54_Y45_N27
\memory_unit|rw_96x8_sync_u|RAM~530\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1411_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~530_q\);

-- Location: LCCOMB_X54_Y45_N26
\memory_unit|rw_96x8_sync_u|RAM~919\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~919_combout\ = (\memory_unit|ram_address[1]~1_combout\ & (((\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|ram_address[0]~3_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~538_q\)) # (!\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~530_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[1]~1_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~538_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~530_q\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~919_combout\);

-- Location: LCCOMB_X53_Y45_N6
\memory_unit|rw_96x8_sync_u|RAM~920\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~920_combout\ = (\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~919_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~554_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~919_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~546_q\)))) # (!\memory_unit|ram_address[1]~1_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~919_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~546_q\,
	datab => \memory_unit|ram_address[1]~1_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~554_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~919_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~920_combout\);

-- Location: LCCOMB_X53_Y45_N28
\memory_unit|rw_96x8_sync_u|RAM~921\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~921_combout\ = (\memory_unit|ram_address[2]~5_combout\ & ((\memory_unit|ram_address[3]~4_combout\) # ((\memory_unit|rw_96x8_sync_u|RAM~918_combout\)))) # (!\memory_unit|ram_address[2]~5_combout\ & 
-- (!\memory_unit|ram_address[3]~4_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~920_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[2]~5_combout\,
	datab => \memory_unit|ram_address[3]~4_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~918_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~920_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~921_combout\);

-- Location: LCCOMB_X57_Y47_N4
\memory_unit|rw_96x8_sync_u|RAM~1383\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1383_combout\ = (\memory_unit|ram_address[1]~1_combout\ & (!\memory_unit|ram_address[0]~3_combout\ & (!\memory_unit|ram_address[5]~0_combout\ & \memory_unit|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[1]~1_combout\,
	datab => \memory_unit|ram_address[0]~3_combout\,
	datac => \memory_unit|ram_address[5]~0_combout\,
	datad => \memory_unit|Equal0~0_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1383_combout\);

-- Location: LCCOMB_X57_Y45_N8
\memory_unit|rw_96x8_sync_u|RAM~1401\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1401_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1311_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1383_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~1311_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~1383_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1401_combout\);

-- Location: FF_X57_Y45_N15
\memory_unit|rw_96x8_sync_u|RAM~610\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~610_q\);

-- Location: LCCOMB_X54_Y51_N26
\memory_unit|rw_96x8_sync_u|RAM~1311\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1311_combout\ = (!\memory_unit|ram_address[2]~5_combout\ & (\memory_unit|ram_address[3]~4_combout\ & (!\memory_unit|ram_address[4]~2_combout\ & \cpu_u|control_unit_module|write~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[2]~5_combout\,
	datab => \memory_unit|ram_address[3]~4_combout\,
	datac => \memory_unit|ram_address[4]~2_combout\,
	datad => \cpu_u|control_unit_module|write~0_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1311_combout\);

-- Location: LCCOMB_X56_Y45_N26
\memory_unit|rw_96x8_sync_u|RAM~1403\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1403_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1385_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1311_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~1385_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1311_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1403_combout\);

-- Location: FF_X56_Y45_N9
\memory_unit|rw_96x8_sync_u|RAM~594\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~594_q\);

-- Location: LCCOMB_X56_Y45_N8
\memory_unit|rw_96x8_sync_u|RAM~915\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~915_combout\ = (\memory_unit|ram_address[1]~1_combout\ & (((\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|ram_address[0]~3_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~602_q\)) # (!\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~594_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~602_q\,
	datab => \memory_unit|ram_address[1]~1_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~594_q\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~915_combout\);

-- Location: LCCOMB_X57_Y45_N14
\memory_unit|rw_96x8_sync_u|RAM~916\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~916_combout\ = (\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~915_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~618_q\)) # (!\memory_unit|rw_96x8_sync_u|RAM~915_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~610_q\))))) # (!\memory_unit|ram_address[1]~1_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~915_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~618_q\,
	datab => \memory_unit|ram_address[1]~1_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~610_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~915_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~916_combout\);

-- Location: LCCOMB_X58_Y48_N4
\memory_unit|ram_address[2]~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|ram_address[2]~5_combout\ = (\cpu_u|data_path_u|MAR\(7) & \cpu_u|data_path_u|MAR\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|MAR\(7),
	datad => \cpu_u|data_path_u|MAR\(2),
	combout => \memory_unit|ram_address[2]~5_combout\);

-- Location: LCCOMB_X61_Y51_N20
\memory_unit|rw_96x8_sync_u|RAM~1368\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1368_combout\ = (!\memory_unit|ram_address[4]~2_combout\ & (\memory_unit|ram_address[2]~5_combout\ & (\cpu_u|control_unit_module|write~0_combout\ & \memory_unit|ram_address[3]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[4]~2_combout\,
	datab => \memory_unit|ram_address[2]~5_combout\,
	datac => \cpu_u|control_unit_module|write~0_combout\,
	datad => \memory_unit|ram_address[3]~4_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1368_combout\);

-- Location: LCCOMB_X61_Y45_N10
\memory_unit|rw_96x8_sync_u|RAM~1416\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1416_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1387_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1368_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~1387_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1368_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1416_combout\);

-- Location: FF_X61_Y45_N15
\memory_unit|rw_96x8_sync_u|RAM~650\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1416_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~650_q\);

-- Location: LCCOMB_X62_Y45_N12
\memory_unit|rw_96x8_sync_u|RAM~1415\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1415_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1385_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1368_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory_unit|rw_96x8_sync_u|RAM~1385_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1368_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1415_combout\);

-- Location: FF_X61_Y45_N21
\memory_unit|rw_96x8_sync_u|RAM~626\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1415_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~626_q\);

-- Location: LCCOMB_X61_Y45_N20
\memory_unit|rw_96x8_sync_u|RAM~922\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~922_combout\ = (\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~642_q\) # ((\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|ram_address[1]~1_combout\ & 
-- (((\memory_unit|rw_96x8_sync_u|RAM~626_q\ & !\memory_unit|ram_address[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~642_q\,
	datab => \memory_unit|ram_address[1]~1_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~626_q\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~922_combout\);

-- Location: LCCOMB_X61_Y45_N14
\memory_unit|rw_96x8_sync_u|RAM~923\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~923_combout\ = (\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~922_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~650_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~922_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~634_q\)))) # (!\memory_unit|ram_address[0]~3_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~922_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~634_q\,
	datab => \memory_unit|ram_address[0]~3_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~650_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~922_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~923_combout\);

-- Location: LCCOMB_X53_Y45_N30
\memory_unit|rw_96x8_sync_u|RAM~924\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~924_combout\ = (\memory_unit|ram_address[3]~4_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~921_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~923_combout\))) # (!\memory_unit|rw_96x8_sync_u|RAM~921_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~916_combout\)))) # (!\memory_unit|ram_address[3]~4_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~921_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[3]~4_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~921_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~916_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~923_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~924_combout\);

-- Location: LCCOMB_X54_Y51_N28
\memory_unit|rw_96x8_sync_u|RAM~1327\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1327_combout\ = (\memory_unit|ram_address[2]~5_combout\ & (!\memory_unit|ram_address[3]~4_combout\ & (\memory_unit|ram_address[4]~2_combout\ & \cpu_u|control_unit_module|write~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[2]~5_combout\,
	datab => \memory_unit|ram_address[3]~4_combout\,
	datac => \memory_unit|ram_address[4]~2_combout\,
	datad => \cpu_u|control_unit_module|write~0_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1327_combout\);

-- Location: LCCOMB_X58_Y44_N10
\memory_unit|rw_96x8_sync_u|RAM~1382\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1382_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1381_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1327_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory_unit|rw_96x8_sync_u|RAM~1381_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~1327_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1382_combout\);

-- Location: FF_X57_Y44_N1
\memory_unit|rw_96x8_sync_u|RAM~698\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~698_q\);

-- Location: LCCOMB_X58_Y44_N2
\memory_unit|rw_96x8_sync_u|RAM~714feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~714feeder_combout\ = \cpu_u|data_path_u|BUS1[2]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~714feeder_combout\);

-- Location: LCCOMB_X58_Y44_N18
\memory_unit|rw_96x8_sync_u|RAM~1388\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1388_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1327_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1387_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \memory_unit|rw_96x8_sync_u|RAM~1327_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1387_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1388_combout\);

-- Location: FF_X58_Y44_N3
\memory_unit|rw_96x8_sync_u|RAM~714\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~714feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~714_q\);

-- Location: LCCOMB_X57_Y44_N0
\memory_unit|rw_96x8_sync_u|RAM~906\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~906_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~905_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~714_q\)) # (!\memory_unit|ram_address[0]~3_combout\))) # (!\memory_unit|rw_96x8_sync_u|RAM~905_combout\ & 
-- (\memory_unit|ram_address[0]~3_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~698_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~905_combout\,
	datab => \memory_unit|ram_address[0]~3_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~698_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~714_q\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~906_combout\);

-- Location: LCCOMB_X57_Y50_N12
\memory_unit|rw_96x8_sync_u|RAM~1345\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1345_combout\ = (\memory_unit|ram_address[4]~2_combout\ & (!\memory_unit|ram_address[2]~5_combout\ & (!\memory_unit|ram_address[3]~4_combout\ & \cpu_u|control_unit_module|write~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[4]~2_combout\,
	datab => \memory_unit|ram_address[2]~5_combout\,
	datac => \memory_unit|ram_address[3]~4_combout\,
	datad => \cpu_u|control_unit_module|write~0_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1345_combout\);

-- Location: LCCOMB_X59_Y46_N22
\memory_unit|rw_96x8_sync_u|RAM~1396\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1396_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1387_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1345_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~1387_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1345_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1396_combout\);

-- Location: FF_X56_Y46_N27
\memory_unit|rw_96x8_sync_u|RAM~682\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1396_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~682_q\);

-- Location: LCCOMB_X59_Y46_N8
\memory_unit|rw_96x8_sync_u|RAM~1395\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1395_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1385_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1345_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~1385_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1345_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1395_combout\);

-- Location: FF_X56_Y46_N13
\memory_unit|rw_96x8_sync_u|RAM~658\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1395_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~658_q\);

-- Location: LCCOMB_X56_Y46_N12
\memory_unit|rw_96x8_sync_u|RAM~909\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~909_combout\ = (\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~666_q\) # ((\memory_unit|ram_address[1]~1_combout\)))) # (!\memory_unit|ram_address[0]~3_combout\ & 
-- (((\memory_unit|rw_96x8_sync_u|RAM~658_q\ & !\memory_unit|ram_address[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~666_q\,
	datab => \memory_unit|ram_address[0]~3_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~658_q\,
	datad => \memory_unit|ram_address[1]~1_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~909_combout\);

-- Location: LCCOMB_X56_Y46_N26
\memory_unit|rw_96x8_sync_u|RAM~910\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~910_combout\ = (\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~909_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~682_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~909_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~674_q\)))) # (!\memory_unit|ram_address[1]~1_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~909_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~674_q\,
	datab => \memory_unit|ram_address[1]~1_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~682_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~909_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~910_combout\);

-- Location: LCCOMB_X54_Y46_N4
\memory_unit|rw_96x8_sync_u|RAM~738feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~738feeder_combout\ = \cpu_u|data_path_u|BUS1[2]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~738feeder_combout\);

-- Location: LCCOMB_X54_Y51_N8
\memory_unit|rw_96x8_sync_u|RAM~1302\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1302_combout\ = (!\memory_unit|ram_address[2]~5_combout\ & (\memory_unit|ram_address[3]~4_combout\ & (\memory_unit|ram_address[4]~2_combout\ & \cpu_u|control_unit_module|write~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[2]~5_combout\,
	datab => \memory_unit|ram_address[3]~4_combout\,
	datac => \memory_unit|ram_address[4]~2_combout\,
	datad => \cpu_u|control_unit_module|write~0_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1302_combout\);

-- Location: LCCOMB_X54_Y46_N24
\memory_unit|rw_96x8_sync_u|RAM~1389\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1389_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1383_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1302_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory_unit|rw_96x8_sync_u|RAM~1383_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1302_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1389_combout\);

-- Location: FF_X54_Y46_N5
\memory_unit|rw_96x8_sync_u|RAM~738\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~738feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~738_q\);

-- Location: LCCOMB_X54_Y46_N12
\memory_unit|rw_96x8_sync_u|RAM~1392\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1392_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1387_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1302_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~1387_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1302_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1392_combout\);

-- Location: FF_X55_Y46_N23
\memory_unit|rw_96x8_sync_u|RAM~746\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~746_q\);

-- Location: LCCOMB_X54_Y46_N30
\memory_unit|rw_96x8_sync_u|RAM~730feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~730feeder_combout\ = \cpu_u|data_path_u|BUS1[2]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~730feeder_combout\);

-- Location: LCCOMB_X54_Y46_N14
\memory_unit|rw_96x8_sync_u|RAM~1390\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1390_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1381_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1302_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~1381_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1302_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1390_combout\);

-- Location: FF_X54_Y46_N31
\memory_unit|rw_96x8_sync_u|RAM~730\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~730feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~730_q\);

-- Location: LCCOMB_X54_Y46_N16
\memory_unit|rw_96x8_sync_u|RAM~1391\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1391_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1385_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1302_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory_unit|rw_96x8_sync_u|RAM~1385_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1302_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1391_combout\);

-- Location: FF_X55_Y46_N9
\memory_unit|rw_96x8_sync_u|RAM~722\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1391_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~722_q\);

-- Location: LCCOMB_X55_Y46_N8
\memory_unit|rw_96x8_sync_u|RAM~907\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~907_combout\ = (\memory_unit|ram_address[1]~1_combout\ & (((\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|ram_address[0]~3_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~730_q\)) # (!\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~722_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[1]~1_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~730_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~722_q\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~907_combout\);

-- Location: LCCOMB_X55_Y46_N22
\memory_unit|rw_96x8_sync_u|RAM~908\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~908_combout\ = (\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~907_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~746_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~907_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~738_q\)))) # (!\memory_unit|ram_address[1]~1_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~907_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[1]~1_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~738_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~746_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~907_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~908_combout\);

-- Location: LCCOMB_X56_Y46_N4
\memory_unit|rw_96x8_sync_u|RAM~911\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~911_combout\ = (\memory_unit|ram_address[2]~5_combout\ & (\memory_unit|ram_address[3]~4_combout\)) # (!\memory_unit|ram_address[2]~5_combout\ & ((\memory_unit|ram_address[3]~4_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~908_combout\))) # (!\memory_unit|ram_address[3]~4_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~910_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[2]~5_combout\,
	datab => \memory_unit|ram_address[3]~4_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~910_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~908_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~911_combout\);

-- Location: LCCOMB_X61_Y51_N18
\memory_unit|rw_96x8_sync_u|RAM~1363\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1363_combout\ = (\memory_unit|ram_address[4]~2_combout\ & (\memory_unit|ram_address[2]~5_combout\ & (\cpu_u|control_unit_module|write~0_combout\ & \memory_unit|ram_address[3]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[4]~2_combout\,
	datab => \memory_unit|ram_address[2]~5_combout\,
	datac => \cpu_u|control_unit_module|write~0_combout\,
	datad => \memory_unit|ram_address[3]~4_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1363_combout\);

-- Location: LCCOMB_X61_Y46_N30
\memory_unit|rw_96x8_sync_u|RAM~1400\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1400_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1387_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1363_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \memory_unit|rw_96x8_sync_u|RAM~1387_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1363_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1400_combout\);

-- Location: FF_X61_Y46_N9
\memory_unit|rw_96x8_sync_u|RAM~778\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1400_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~778_q\);

-- Location: LCCOMB_X63_Y46_N0
\memory_unit|rw_96x8_sync_u|RAM~770feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~770feeder_combout\ = \cpu_u|data_path_u|BUS1[2]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~770feeder_combout\);

-- Location: LCCOMB_X62_Y46_N16
\memory_unit|rw_96x8_sync_u|RAM~1398\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1398_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1363_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1383_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \memory_unit|rw_96x8_sync_u|RAM~1363_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1383_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1398_combout\);

-- Location: FF_X63_Y46_N1
\memory_unit|rw_96x8_sync_u|RAM~770\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~770feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1398_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~770_q\);

-- Location: LCCOMB_X61_Y46_N8
\memory_unit|rw_96x8_sync_u|RAM~1399\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1399_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1385_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1363_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~1385_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1363_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1399_combout\);

-- Location: FF_X63_Y46_N15
\memory_unit|rw_96x8_sync_u|RAM~754\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1399_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~754_q\);

-- Location: LCCOMB_X63_Y46_N14
\memory_unit|rw_96x8_sync_u|RAM~912\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~912_combout\ = (\memory_unit|ram_address[0]~3_combout\ & (((\memory_unit|ram_address[1]~1_combout\)))) # (!\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|ram_address[1]~1_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~770_q\)) # (!\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~754_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[0]~3_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~770_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~754_q\,
	datad => \memory_unit|ram_address[1]~1_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~912_combout\);

-- Location: LCCOMB_X61_Y46_N26
\memory_unit|rw_96x8_sync_u|RAM~913\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~913_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~912_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~778_q\) # (!\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|rw_96x8_sync_u|RAM~912_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~762_q\ & ((\memory_unit|ram_address[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~762_q\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~778_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~912_combout\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~913_combout\);

-- Location: LCCOMB_X56_Y46_N6
\memory_unit|rw_96x8_sync_u|RAM~914\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~914_combout\ = (\memory_unit|ram_address[2]~5_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~911_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~913_combout\))) # (!\memory_unit|rw_96x8_sync_u|RAM~911_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~906_combout\)))) # (!\memory_unit|ram_address[2]~5_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~911_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[2]~5_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~906_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~911_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~913_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~914_combout\);

-- Location: LCCOMB_X56_Y47_N22
\memory_unit|rw_96x8_sync_u|RAM~1418\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1418_combout\ = (\cpu_u|data_path_u|MAR\(4) & ((\cpu_u|data_path_u|MAR\(7) & ((\memory_unit|rw_96x8_sync_u|RAM~914_combout\))) # (!\cpu_u|data_path_u|MAR\(7) & (\memory_unit|rw_96x8_sync_u|RAM~924_combout\)))) # 
-- (!\cpu_u|data_path_u|MAR\(4) & (((\memory_unit|rw_96x8_sync_u|RAM~924_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|MAR\(4),
	datab => \cpu_u|data_path_u|MAR\(7),
	datac => \memory_unit|rw_96x8_sync_u|RAM~924_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~914_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1418_combout\);

-- Location: LCCOMB_X56_Y49_N10
\memory_unit|rw_96x8_sync_u|RAM~410feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~410feeder_combout\ = \cpu_u|data_path_u|BUS1[2]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~410feeder_combout\);

-- Location: LCCOMB_X56_Y48_N18
\memory_unit|rw_96x8_sync_u|RAM~1310\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1310_combout\ = (!\memory_unit|Equal0~0_combout\ & (!\memory_unit|ram_address[1]~1_combout\ & (\memory_unit|ram_address[5]~0_combout\ & \memory_unit|ram_address[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|Equal0~0_combout\,
	datab => \memory_unit|ram_address[1]~1_combout\,
	datac => \memory_unit|ram_address[5]~0_combout\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1310_combout\);

-- Location: LCCOMB_X56_Y49_N4
\memory_unit|rw_96x8_sync_u|RAM~1359\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1359_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1345_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1310_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \memory_unit|rw_96x8_sync_u|RAM~1345_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1310_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1359_combout\);

-- Location: FF_X56_Y49_N11
\memory_unit|rw_96x8_sync_u|RAM~410\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~410feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~410_q\);

-- Location: LCCOMB_X61_Y51_N0
\memory_unit|rw_96x8_sync_u|RAM~1301\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1301_combout\ = (!\memory_unit|Equal0~0_combout\ & (\memory_unit|ram_address[5]~0_combout\ & (!\memory_unit|ram_address[1]~1_combout\ & !\memory_unit|ram_address[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|Equal0~0_combout\,
	datab => \memory_unit|ram_address[5]~0_combout\,
	datac => \memory_unit|ram_address[1]~1_combout\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1301_combout\);

-- Location: LCCOMB_X58_Y47_N18
\memory_unit|rw_96x8_sync_u|RAM~1346\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1346_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1345_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1301_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory_unit|rw_96x8_sync_u|RAM~1345_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1301_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1346_combout\);

-- Location: FF_X58_Y47_N17
\memory_unit|rw_96x8_sync_u|RAM~402\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1346_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~402_q\);

-- Location: LCCOMB_X57_Y49_N4
\memory_unit|rw_96x8_sync_u|RAM~1306\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1306_combout\ = (!\memory_unit|ram_address[1]~1_combout\ & (!\memory_unit|Equal0~0_combout\ & (!\memory_unit|ram_address[0]~3_combout\ & !\memory_unit|ram_address[5]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[1]~1_combout\,
	datab => \memory_unit|Equal0~0_combout\,
	datac => \memory_unit|ram_address[0]~3_combout\,
	datad => \memory_unit|ram_address[5]~0_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1306_combout\);

-- Location: LCCOMB_X58_Y47_N24
\memory_unit|rw_96x8_sync_u|RAM~1348\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1348_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1345_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1306_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory_unit|rw_96x8_sync_u|RAM~1345_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1306_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1348_combout\);

-- Location: FF_X58_Y47_N7
\memory_unit|rw_96x8_sync_u|RAM~146\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1348_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~146_q\);

-- Location: LCCOMB_X56_Y49_N28
\memory_unit|rw_96x8_sync_u|RAM~154feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~154feeder_combout\ = \cpu_u|data_path_u|BUS1[2]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~154feeder_combout\);

-- Location: LCCOMB_X62_Y51_N22
\memory_unit|rw_96x8_sync_u|RAM~1315\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1315_combout\ = (!\memory_unit|ram_address[5]~0_combout\ & (\memory_unit|ram_address[0]~3_combout\ & (!\memory_unit|ram_address[1]~1_combout\ & !\memory_unit|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[5]~0_combout\,
	datab => \memory_unit|ram_address[0]~3_combout\,
	datac => \memory_unit|ram_address[1]~1_combout\,
	datad => \memory_unit|Equal0~0_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1315_combout\);

-- Location: LCCOMB_X56_Y49_N2
\memory_unit|rw_96x8_sync_u|RAM~1361\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1361_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1315_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1345_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory_unit|rw_96x8_sync_u|RAM~1315_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~1345_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1361_combout\);

-- Location: FF_X56_Y49_N29
\memory_unit|rw_96x8_sync_u|RAM~154\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~154feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~154_q\);

-- Location: LCCOMB_X58_Y47_N6
\memory_unit|rw_96x8_sync_u|RAM~883\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~883_combout\ = (\memory_unit|ram_address[5]~0_combout\ & (\memory_unit|ram_address[0]~3_combout\)) # (!\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|ram_address[0]~3_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~154_q\))) # (!\memory_unit|ram_address[0]~3_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~146_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[5]~0_combout\,
	datab => \memory_unit|ram_address[0]~3_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~146_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~154_q\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~883_combout\);

-- Location: LCCOMB_X58_Y47_N16
\memory_unit|rw_96x8_sync_u|RAM~884\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~884_combout\ = (\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~883_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~410_q\)) # (!\memory_unit|rw_96x8_sync_u|RAM~883_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~402_q\))))) # (!\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~883_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[5]~0_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~410_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~402_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~883_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~884_combout\);

-- Location: LCCOMB_X61_Y47_N12
\memory_unit|rw_96x8_sync_u|RAM~418feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~418feeder_combout\ = \cpu_u|data_path_u|BUS1[2]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~418feeder_combout\);

-- Location: LCCOMB_X61_Y47_N18
\memory_unit|rw_96x8_sync_u|RAM~1349\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1349_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1308_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1345_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~1308_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1345_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1349_combout\);

-- Location: FF_X61_Y47_N13
\memory_unit|rw_96x8_sync_u|RAM~418\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~418feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~418_q\);

-- Location: LCCOMB_X58_Y49_N26
\memory_unit|rw_96x8_sync_u|RAM~1317\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1317_combout\ = (\memory_unit|ram_address[0]~3_combout\ & (\memory_unit|ram_address[5]~0_combout\ & (!\memory_unit|Equal0~0_combout\ & \memory_unit|ram_address[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[0]~3_combout\,
	datab => \memory_unit|ram_address[5]~0_combout\,
	datac => \memory_unit|Equal0~0_combout\,
	datad => \memory_unit|ram_address[1]~1_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1317_combout\);

-- Location: LCCOMB_X56_Y50_N22
\memory_unit|rw_96x8_sync_u|RAM~1362\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1362_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1345_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1317_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \memory_unit|rw_96x8_sync_u|RAM~1345_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1317_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1362_combout\);

-- Location: FF_X56_Y50_N11
\memory_unit|rw_96x8_sync_u|RAM~426\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1362_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~426_q\);

-- Location: LCCOMB_X59_Y50_N6
\memory_unit|rw_96x8_sync_u|RAM~170feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~170feeder_combout\ = \cpu_u|data_path_u|BUS1[2]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~170feeder_combout\);

-- Location: LCCOMB_X58_Y48_N22
\memory_unit|rw_96x8_sync_u|RAM~1313\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1313_combout\ = (!\memory_unit|Equal0~0_combout\ & (!\memory_unit|ram_address[5]~0_combout\ & (\memory_unit|ram_address[1]~1_combout\ & \memory_unit|ram_address[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|Equal0~0_combout\,
	datab => \memory_unit|ram_address[5]~0_combout\,
	datac => \memory_unit|ram_address[1]~1_combout\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1313_combout\);

-- Location: LCCOMB_X59_Y50_N2
\memory_unit|rw_96x8_sync_u|RAM~1360\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1360_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1313_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1345_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory_unit|rw_96x8_sync_u|RAM~1313_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1345_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1360_combout\);

-- Location: FF_X59_Y50_N7
\memory_unit|rw_96x8_sync_u|RAM~170\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~170feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~170_q\);

-- Location: LCCOMB_X59_Y50_N26
\memory_unit|rw_96x8_sync_u|RAM~1304\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1304_combout\ = (!\memory_unit|ram_address[0]~3_combout\ & (!\memory_unit|ram_address[5]~0_combout\ & (!\memory_unit|Equal0~0_combout\ & \memory_unit|ram_address[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[0]~3_combout\,
	datab => \memory_unit|ram_address[5]~0_combout\,
	datac => \memory_unit|Equal0~0_combout\,
	datad => \memory_unit|ram_address[1]~1_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1304_combout\);

-- Location: LCCOMB_X56_Y50_N4
\memory_unit|rw_96x8_sync_u|RAM~1347\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1347_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1345_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1304_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory_unit|rw_96x8_sync_u|RAM~1345_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1304_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1347_combout\);

-- Location: FF_X56_Y50_N29
\memory_unit|rw_96x8_sync_u|RAM~162\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~162_q\);

-- Location: LCCOMB_X56_Y50_N28
\memory_unit|rw_96x8_sync_u|RAM~890\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~890_combout\ = (\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|ram_address[0]~3_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~170_q\)) # (!\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~162_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[5]~0_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~170_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~162_q\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~890_combout\);

-- Location: LCCOMB_X56_Y50_N10
\memory_unit|rw_96x8_sync_u|RAM~891\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~891_combout\ = (\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~890_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~426_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~890_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~418_q\)))) # (!\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~890_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[5]~0_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~418_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~426_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~890_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~891_combout\);

-- Location: LCCOMB_X55_Y51_N30
\memory_unit|rw_96x8_sync_u|RAM~274feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~274feeder_combout\ = \cpu_u|data_path_u|BUS1[2]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~274feeder_combout\);

-- Location: LCCOMB_X55_Y51_N22
\memory_unit|rw_96x8_sync_u|RAM~1355\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1355_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1350_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1301_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~1350_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1301_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1355_combout\);

-- Location: FF_X55_Y51_N31
\memory_unit|rw_96x8_sync_u|RAM~274\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~274feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~274_q\);

-- Location: LCCOMB_X58_Y51_N22
\memory_unit|rw_96x8_sync_u|RAM~1351\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1351_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1310_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1350_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \memory_unit|rw_96x8_sync_u|RAM~1310_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1350_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1351_combout\);

-- Location: FF_X57_Y47_N15
\memory_unit|rw_96x8_sync_u|RAM~282\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~282_q\);

-- Location: LCCOMB_X57_Y47_N16
\memory_unit|rw_96x8_sync_u|RAM~26feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~26feeder_combout\ = \cpu_u|data_path_u|BUS1[2]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~26feeder_combout\);

-- Location: LCCOMB_X57_Y51_N20
\memory_unit|rw_96x8_sync_u|RAM~1353\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1353_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1350_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1315_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~1350_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1315_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1353_combout\);

-- Location: FF_X57_Y47_N17
\memory_unit|rw_96x8_sync_u|RAM~26\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~26feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~26_q\);

-- Location: LCCOMB_X58_Y51_N10
\memory_unit|rw_96x8_sync_u|RAM~1357\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1357_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1306_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1350_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~1306_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1350_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1357_combout\);

-- Location: FF_X59_Y47_N23
\memory_unit|rw_96x8_sync_u|RAM~18\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~18_q\);

-- Location: LCCOMB_X59_Y47_N22
\memory_unit|rw_96x8_sync_u|RAM~887\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~887_combout\ = (\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~26_q\) # ((\memory_unit|ram_address[5]~0_combout\)))) # (!\memory_unit|ram_address[0]~3_combout\ & 
-- (((\memory_unit|rw_96x8_sync_u|RAM~18_q\ & !\memory_unit|ram_address[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[0]~3_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~26_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~18_q\,
	datad => \memory_unit|ram_address[5]~0_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~887_combout\);

-- Location: LCCOMB_X57_Y47_N14
\memory_unit|rw_96x8_sync_u|RAM~888\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~888_combout\ = (\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~887_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~282_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~887_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~274_q\)))) # (!\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~887_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[5]~0_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~274_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~282_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~887_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~888_combout\);

-- Location: LCCOMB_X62_Y51_N4
\memory_unit|rw_96x8_sync_u|RAM~1308\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1308_combout\ = (\memory_unit|ram_address[1]~1_combout\ & (!\memory_unit|ram_address[0]~3_combout\ & (!\memory_unit|Equal0~0_combout\ & \memory_unit|ram_address[5]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[1]~1_combout\,
	datab => \memory_unit|ram_address[0]~3_combout\,
	datac => \memory_unit|Equal0~0_combout\,
	datad => \memory_unit|ram_address[5]~0_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1308_combout\);

-- Location: LCCOMB_X55_Y51_N4
\memory_unit|rw_96x8_sync_u|RAM~1358\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1358_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1350_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1308_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~1350_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1308_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1358_combout\);

-- Location: FF_X55_Y51_N5
\memory_unit|rw_96x8_sync_u|RAM~290\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~290_q\);

-- Location: LCCOMB_X58_Y51_N28
\memory_unit|rw_96x8_sync_u|RAM~1354\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1354_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1317_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1350_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \memory_unit|rw_96x8_sync_u|RAM~1317_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1350_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1354_combout\);

-- Location: FF_X56_Y51_N7
\memory_unit|rw_96x8_sync_u|RAM~298\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~298_q\);

-- Location: LCCOMB_X57_Y51_N22
\memory_unit|rw_96x8_sync_u|RAM~42feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~42feeder_combout\ = \cpu_u|data_path_u|BUS1[2]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~42feeder_combout\);

-- Location: LCCOMB_X57_Y51_N2
\memory_unit|rw_96x8_sync_u|RAM~1352\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1352_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1313_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1350_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory_unit|rw_96x8_sync_u|RAM~1313_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1350_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1352_combout\);

-- Location: FF_X57_Y51_N23
\memory_unit|rw_96x8_sync_u|RAM~42\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~42feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~42_q\);

-- Location: LCCOMB_X56_Y51_N16
\memory_unit|rw_96x8_sync_u|RAM~1356\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1356_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1304_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1350_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~1304_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1350_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1356_combout\);

-- Location: FF_X56_Y51_N13
\memory_unit|rw_96x8_sync_u|RAM~34\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~34_q\);

-- Location: LCCOMB_X56_Y51_N12
\memory_unit|rw_96x8_sync_u|RAM~885\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~885_combout\ = (\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~42_q\) # ((\memory_unit|ram_address[5]~0_combout\)))) # (!\memory_unit|ram_address[0]~3_combout\ & 
-- (((\memory_unit|rw_96x8_sync_u|RAM~34_q\ & !\memory_unit|ram_address[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[0]~3_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~42_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~34_q\,
	datad => \memory_unit|ram_address[5]~0_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~885_combout\);

-- Location: LCCOMB_X56_Y51_N6
\memory_unit|rw_96x8_sync_u|RAM~886\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~886_combout\ = (\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~885_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~298_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~885_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~290_q\)))) # (!\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~885_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[5]~0_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~290_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~298_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~885_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~886_combout\);

-- Location: LCCOMB_X57_Y47_N20
\memory_unit|rw_96x8_sync_u|RAM~889\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~889_combout\ = (\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|ram_address[4]~2_combout\) # ((\memory_unit|rw_96x8_sync_u|RAM~886_combout\)))) # (!\memory_unit|ram_address[1]~1_combout\ & 
-- (!\memory_unit|ram_address[4]~2_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~888_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[1]~1_combout\,
	datab => \memory_unit|ram_address[4]~2_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~888_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~886_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~889_combout\);

-- Location: LCCOMB_X57_Y47_N26
\memory_unit|rw_96x8_sync_u|RAM~892\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~892_combout\ = (\memory_unit|ram_address[4]~2_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~889_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~891_combout\))) # (!\memory_unit|rw_96x8_sync_u|RAM~889_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~884_combout\)))) # (!\memory_unit|ram_address[4]~2_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~889_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[4]~2_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~884_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~891_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~889_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~892_combout\);

-- Location: LCCOMB_X59_Y52_N18
\memory_unit|rw_96x8_sync_u|RAM~482feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~482feeder_combout\ = \cpu_u|data_path_u|BUS1[2]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~482feeder_combout\);

-- Location: LCCOMB_X59_Y52_N10
\memory_unit|rw_96x8_sync_u|RAM~1309\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1309_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1308_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1302_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~1308_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1302_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1309_combout\);

-- Location: FF_X59_Y52_N19
\memory_unit|rw_96x8_sync_u|RAM~482\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~482feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1309_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~482_q\);

-- Location: LCCOMB_X58_Y52_N20
\memory_unit|rw_96x8_sync_u|RAM~1303\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1303_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1301_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1302_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory_unit|rw_96x8_sync_u|RAM~1301_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1302_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1303_combout\);

-- Location: FF_X58_Y52_N5
\memory_unit|rw_96x8_sync_u|RAM~466\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1303_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~466_q\);

-- Location: LCCOMB_X58_Y52_N8
\memory_unit|rw_96x8_sync_u|RAM~1307\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1307_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1306_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1302_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory_unit|rw_96x8_sync_u|RAM~1306_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1302_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1307_combout\);

-- Location: FF_X58_Y52_N19
\memory_unit|rw_96x8_sync_u|RAM~210\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1307_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~210_q\);

-- Location: LCCOMB_X58_Y52_N18
\memory_unit|rw_96x8_sync_u|RAM~873\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~873_combout\ = (\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~226_q\) # ((\memory_unit|ram_address[5]~0_combout\)))) # (!\memory_unit|ram_address[1]~1_combout\ & 
-- (((\memory_unit|rw_96x8_sync_u|RAM~210_q\ & !\memory_unit|ram_address[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~226_q\,
	datab => \memory_unit|ram_address[1]~1_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~210_q\,
	datad => \memory_unit|ram_address[5]~0_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~873_combout\);

-- Location: LCCOMB_X58_Y52_N4
\memory_unit|rw_96x8_sync_u|RAM~874\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~874_combout\ = (\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~873_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~482_q\)) # (!\memory_unit|rw_96x8_sync_u|RAM~873_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~466_q\))))) # (!\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~873_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[5]~0_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~482_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~466_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~873_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~874_combout\);

-- Location: LCCOMB_X62_Y50_N28
\memory_unit|rw_96x8_sync_u|RAM~474feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~474feeder_combout\ = \cpu_u|data_path_u|BUS1[2]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~474feeder_combout\);

-- Location: LCCOMB_X62_Y50_N12
\memory_unit|rw_96x8_sync_u|RAM~1323\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1323_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1302_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1310_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~1302_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1310_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1323_combout\);

-- Location: FF_X62_Y50_N29
\memory_unit|rw_96x8_sync_u|RAM~474\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~474feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1323_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~474_q\);

-- Location: LCCOMB_X59_Y51_N26
\memory_unit|rw_96x8_sync_u|RAM~1326\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1326_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1317_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1302_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory_unit|rw_96x8_sync_u|RAM~1317_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1302_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1326_combout\);

-- Location: FF_X62_Y51_N13
\memory_unit|rw_96x8_sync_u|RAM~490\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1326_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~490_q\);

-- Location: LCCOMB_X59_Y51_N22
\memory_unit|rw_96x8_sync_u|RAM~234feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~234feeder_combout\ = \cpu_u|data_path_u|BUS1[2]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~234feeder_combout\);

-- Location: LCCOMB_X59_Y51_N24
\memory_unit|rw_96x8_sync_u|RAM~1324\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1324_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1302_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1313_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~1302_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1313_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1324_combout\);

-- Location: FF_X59_Y51_N23
\memory_unit|rw_96x8_sync_u|RAM~234\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~234feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1324_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~234_q\);

-- Location: LCCOMB_X61_Y50_N28
\memory_unit|rw_96x8_sync_u|RAM~1325\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1325_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1302_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1315_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \memory_unit|rw_96x8_sync_u|RAM~1302_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1315_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1325_combout\);

-- Location: FF_X62_Y51_N19
\memory_unit|rw_96x8_sync_u|RAM~218\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1325_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~218_q\);

-- Location: LCCOMB_X62_Y51_N18
\memory_unit|rw_96x8_sync_u|RAM~880\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~880_combout\ = (\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~234_q\) # ((\memory_unit|ram_address[5]~0_combout\)))) # (!\memory_unit|ram_address[1]~1_combout\ & 
-- (((\memory_unit|rw_96x8_sync_u|RAM~218_q\ & !\memory_unit|ram_address[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[1]~1_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~234_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~218_q\,
	datad => \memory_unit|ram_address[5]~0_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~880_combout\);

-- Location: LCCOMB_X62_Y51_N12
\memory_unit|rw_96x8_sync_u|RAM~881\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~881_combout\ = (\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~880_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~490_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~880_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~474_q\)))) # (!\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~880_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[5]~0_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~474_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~490_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~880_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~881_combout\);

-- Location: LCCOMB_X58_Y49_N6
\memory_unit|rw_96x8_sync_u|RAM~1318\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1318_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1317_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1311_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory_unit|rw_96x8_sync_u|RAM~1317_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1311_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1318_combout\);

-- Location: FF_X57_Y50_N23
\memory_unit|rw_96x8_sync_u|RAM~362\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1318_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~362_q\);

-- Location: LCCOMB_X58_Y50_N6
\memory_unit|rw_96x8_sync_u|RAM~1316\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1316_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1315_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1311_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~1315_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1311_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1316_combout\);

-- Location: FF_X58_Y50_N5
\memory_unit|rw_96x8_sync_u|RAM~90\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1316_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~90_q\);

-- Location: LCCOMB_X58_Y50_N4
\memory_unit|rw_96x8_sync_u|RAM~875\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~875_combout\ = (\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~106_q\) # ((\memory_unit|ram_address[5]~0_combout\)))) # (!\memory_unit|ram_address[1]~1_combout\ & 
-- (((\memory_unit|rw_96x8_sync_u|RAM~90_q\ & !\memory_unit|ram_address[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~106_q\,
	datab => \memory_unit|ram_address[1]~1_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~90_q\,
	datad => \memory_unit|ram_address[5]~0_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~875_combout\);

-- Location: LCCOMB_X57_Y50_N22
\memory_unit|rw_96x8_sync_u|RAM~876\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~876_combout\ = (\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~875_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~362_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~875_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~346_q\)))) # (!\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~875_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~346_q\,
	datab => \memory_unit|ram_address[5]~0_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~362_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~875_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~876_combout\);

-- Location: LCCOMB_X59_Y49_N30
\memory_unit|rw_96x8_sync_u|RAM~1322\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1322_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1308_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1311_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~1308_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~1311_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1322_combout\);

-- Location: FF_X59_Y49_N19
\memory_unit|rw_96x8_sync_u|RAM~354\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1322_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~354_q\);

-- Location: LCCOMB_X58_Y49_N22
\memory_unit|rw_96x8_sync_u|RAM~98feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~98feeder_combout\ = \cpu_u|data_path_u|BUS1[2]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~98feeder_combout\);

-- Location: LCCOMB_X58_Y49_N18
\memory_unit|rw_96x8_sync_u|RAM~1320\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1320_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1304_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1311_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory_unit|rw_96x8_sync_u|RAM~1304_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1311_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1320_combout\);

-- Location: FF_X58_Y49_N23
\memory_unit|rw_96x8_sync_u|RAM~98\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~98feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1320_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~98_q\);

-- Location: LCCOMB_X59_Y49_N8
\memory_unit|rw_96x8_sync_u|RAM~1321\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1321_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1306_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1311_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~1306_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~1311_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1321_combout\);

-- Location: FF_X59_Y49_N29
\memory_unit|rw_96x8_sync_u|RAM~82\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1321_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~82_q\);

-- Location: LCCOMB_X59_Y49_N28
\memory_unit|rw_96x8_sync_u|RAM~877\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~877_combout\ = (\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|ram_address[1]~1_combout\)))) # (!\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|ram_address[1]~1_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~98_q\)) # (!\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~82_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[5]~0_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~98_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~82_q\,
	datad => \memory_unit|ram_address[1]~1_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~877_combout\);

-- Location: LCCOMB_X59_Y49_N18
\memory_unit|rw_96x8_sync_u|RAM~878\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~878_combout\ = (\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~877_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~354_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~877_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~338_q\)))) # (!\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~877_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~338_q\,
	datab => \memory_unit|ram_address[5]~0_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~354_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~877_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~878_combout\);

-- Location: LCCOMB_X57_Y47_N24
\memory_unit|rw_96x8_sync_u|RAM~879\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~879_combout\ = (\memory_unit|ram_address[4]~2_combout\ & (\memory_unit|ram_address[0]~3_combout\)) # (!\memory_unit|ram_address[4]~2_combout\ & ((\memory_unit|ram_address[0]~3_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~876_combout\)) # (!\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~878_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[4]~2_combout\,
	datab => \memory_unit|ram_address[0]~3_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~876_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~878_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~879_combout\);

-- Location: LCCOMB_X57_Y47_N6
\memory_unit|rw_96x8_sync_u|RAM~882\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~882_combout\ = (\memory_unit|ram_address[4]~2_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~879_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~881_combout\))) # (!\memory_unit|rw_96x8_sync_u|RAM~879_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~874_combout\)))) # (!\memory_unit|ram_address[4]~2_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~879_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[4]~2_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~874_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~881_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~879_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~882_combout\);

-- Location: LCCOMB_X57_Y47_N8
\memory_unit|rw_96x8_sync_u|RAM~893\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~893_combout\ = (\memory_unit|ram_address[2]~5_combout\ & (\memory_unit|ram_address[3]~4_combout\)) # (!\memory_unit|ram_address[2]~5_combout\ & ((\memory_unit|ram_address[3]~4_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~882_combout\))) # (!\memory_unit|ram_address[3]~4_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~892_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[2]~5_combout\,
	datab => \memory_unit|ram_address[3]~4_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~892_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~882_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~893_combout\);

-- Location: LCCOMB_X63_Y50_N14
\memory_unit|rw_96x8_sync_u|RAM~506feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~506feeder_combout\ = \cpu_u|data_path_u|BUS1[2]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~506feeder_combout\);

-- Location: LCCOMB_X63_Y50_N10
\memory_unit|rw_96x8_sync_u|RAM~1367\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1367_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1310_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1363_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \memory_unit|rw_96x8_sync_u|RAM~1310_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1363_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1367_combout\);

-- Location: FF_X63_Y50_N15
\memory_unit|rw_96x8_sync_u|RAM~506\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~506feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~506_q\);

-- Location: LCCOMB_X63_Y48_N20
\memory_unit|rw_96x8_sync_u|RAM~1364\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1364_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1301_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1363_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~1301_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1363_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1364_combout\);

-- Location: FF_X63_Y48_N17
\memory_unit|rw_96x8_sync_u|RAM~498\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1364_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~498_q\);

-- Location: LCCOMB_X63_Y48_N12
\memory_unit|rw_96x8_sync_u|RAM~1366\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1366_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1306_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1363_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory_unit|rw_96x8_sync_u|RAM~1306_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1363_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1366_combout\);

-- Location: FF_X63_Y48_N3
\memory_unit|rw_96x8_sync_u|RAM~242\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1366_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~242_q\);

-- Location: LCCOMB_X63_Y48_N2
\memory_unit|rw_96x8_sync_u|RAM~894\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~894_combout\ = (\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|ram_address[0]~3_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~250_q\)) # (!\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~242_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~250_q\,
	datab => \memory_unit|ram_address[5]~0_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~242_q\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~894_combout\);

-- Location: LCCOMB_X63_Y48_N16
\memory_unit|rw_96x8_sync_u|RAM~895\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~895_combout\ = (\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~894_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~506_q\)) # (!\memory_unit|rw_96x8_sync_u|RAM~894_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~498_q\))))) # (!\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~894_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[5]~0_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~506_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~498_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~894_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~895_combout\);

-- Location: LCCOMB_X62_Y49_N18
\memory_unit|rw_96x8_sync_u|RAM~514feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~514feeder_combout\ = \cpu_u|data_path_u|BUS1[2]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~514feeder_combout\);

-- Location: LCCOMB_X62_Y49_N26
\memory_unit|rw_96x8_sync_u|RAM~1377\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1377_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1363_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1308_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory_unit|rw_96x8_sync_u|RAM~1363_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1308_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1377_combout\);

-- Location: FF_X62_Y49_N19
\memory_unit|rw_96x8_sync_u|RAM~514\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~514feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~514_q\);

-- Location: LCCOMB_X62_Y49_N2
\memory_unit|rw_96x8_sync_u|RAM~1380\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1380_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1363_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1317_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory_unit|rw_96x8_sync_u|RAM~1363_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1317_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1380_combout\);

-- Location: FF_X61_Y49_N29
\memory_unit|rw_96x8_sync_u|RAM~522\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~522_q\);

-- Location: LCCOMB_X62_Y49_N8
\memory_unit|rw_96x8_sync_u|RAM~1379\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1379_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1304_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1363_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~1304_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~1363_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1379_combout\);

-- Location: FF_X62_Y49_N29
\memory_unit|rw_96x8_sync_u|RAM~258\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~258_q\);

-- Location: LCCOMB_X62_Y49_N28
\memory_unit|rw_96x8_sync_u|RAM~901\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~901_combout\ = (\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|ram_address[0]~3_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~266_q\)) # (!\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~258_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~266_q\,
	datab => \memory_unit|ram_address[5]~0_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~258_q\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~901_combout\);

-- Location: LCCOMB_X61_Y49_N28
\memory_unit|rw_96x8_sync_u|RAM~902\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~902_combout\ = (\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~901_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~522_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~901_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~514_q\)))) # (!\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~901_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[5]~0_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~514_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~522_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~901_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~902_combout\);

-- Location: LCCOMB_X62_Y46_N14
\memory_unit|rw_96x8_sync_u|RAM~1376\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1376_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1310_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1368_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \memory_unit|rw_96x8_sync_u|RAM~1310_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1368_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1376_combout\);

-- Location: FF_X61_Y48_N5
\memory_unit|rw_96x8_sync_u|RAM~378\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~378_q\);

-- Location: LCCOMB_X62_Y48_N12
\memory_unit|rw_96x8_sync_u|RAM~1375\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1375_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1306_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1368_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory_unit|rw_96x8_sync_u|RAM~1306_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1368_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1375_combout\);

-- Location: FF_X62_Y48_N27
\memory_unit|rw_96x8_sync_u|RAM~114\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~114_q\);

-- Location: LCCOMB_X62_Y48_N26
\memory_unit|rw_96x8_sync_u|RAM~898\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~898_combout\ = (\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|ram_address[0]~3_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~122_q\)) # (!\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~114_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~122_q\,
	datab => \memory_unit|ram_address[5]~0_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~114_q\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~898_combout\);

-- Location: LCCOMB_X61_Y48_N4
\memory_unit|rw_96x8_sync_u|RAM~899\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~899_combout\ = (\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~898_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~378_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~898_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~370_q\)))) # (!\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~898_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~370_q\,
	datab => \memory_unit|ram_address[5]~0_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~378_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~898_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~899_combout\);

-- Location: LCCOMB_X61_Y48_N14
\memory_unit|rw_96x8_sync_u|RAM~1372\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1372_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1317_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1368_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~1317_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1368_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1372_combout\);

-- Location: FF_X61_Y48_N3
\memory_unit|rw_96x8_sync_u|RAM~394\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1372_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~394_q\);

-- Location: LCCOMB_X61_Y52_N12
\memory_unit|rw_96x8_sync_u|RAM~1371\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1371_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1304_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1368_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~1304_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~1368_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1371_combout\);

-- Location: FF_X61_Y52_N19
\memory_unit|rw_96x8_sync_u|RAM~130\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~130_q\);

-- Location: LCCOMB_X61_Y52_N18
\memory_unit|rw_96x8_sync_u|RAM~896\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~896_combout\ = (\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|ram_address[0]~3_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~138_q\)) # (!\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~130_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~138_q\,
	datab => \memory_unit|ram_address[5]~0_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~130_q\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~896_combout\);

-- Location: LCCOMB_X61_Y48_N2
\memory_unit|rw_96x8_sync_u|RAM~897\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~897_combout\ = (\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~896_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~394_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~896_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~386_q\)))) # (!\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~896_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~386_q\,
	datab => \memory_unit|ram_address[5]~0_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~394_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~896_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~897_combout\);

-- Location: LCCOMB_X61_Y48_N18
\memory_unit|rw_96x8_sync_u|RAM~900\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~900_combout\ = (\memory_unit|ram_address[4]~2_combout\ & (\memory_unit|ram_address[1]~1_combout\)) # (!\memory_unit|ram_address[4]~2_combout\ & ((\memory_unit|ram_address[1]~1_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~897_combout\))) # (!\memory_unit|ram_address[1]~1_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~899_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[4]~2_combout\,
	datab => \memory_unit|ram_address[1]~1_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~899_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~897_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~900_combout\);

-- Location: LCCOMB_X61_Y48_N20
\memory_unit|rw_96x8_sync_u|RAM~903\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~903_combout\ = (\memory_unit|ram_address[4]~2_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~900_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~902_combout\))) # (!\memory_unit|rw_96x8_sync_u|RAM~900_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~895_combout\)))) # (!\memory_unit|ram_address[4]~2_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~900_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[4]~2_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~895_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~902_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~900_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~903_combout\);

-- Location: LCCOMB_X54_Y52_N24
\memory_unit|rw_96x8_sync_u|RAM~1329\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1329_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1327_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1315_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~1327_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1315_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1329_combout\);

-- Location: FF_X54_Y52_N31
\memory_unit|rw_96x8_sync_u|RAM~186\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1329_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~186_q\);

-- Location: LCCOMB_X57_Y52_N16
\memory_unit|rw_96x8_sync_u|RAM~1338\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1338_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1315_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1332_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory_unit|rw_96x8_sync_u|RAM~1315_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1332_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1338_combout\);

-- Location: FF_X57_Y52_N13
\memory_unit|rw_96x8_sync_u|RAM~58\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1338_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~58_q\);

-- Location: LCCOMB_X57_Y52_N12
\memory_unit|rw_96x8_sync_u|RAM~863\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~863_combout\ = (\memory_unit|ram_address[4]~2_combout\ & (((\memory_unit|ram_address[5]~0_combout\)))) # (!\memory_unit|ram_address[4]~2_combout\ & ((\memory_unit|ram_address[5]~0_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~314_q\)) # (!\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~58_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~314_q\,
	datab => \memory_unit|ram_address[4]~2_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~58_q\,
	datad => \memory_unit|ram_address[5]~0_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~863_combout\);

-- Location: LCCOMB_X54_Y52_N30
\memory_unit|rw_96x8_sync_u|RAM~864\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~864_combout\ = (\memory_unit|ram_address[4]~2_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~863_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~442_q\)) # (!\memory_unit|rw_96x8_sync_u|RAM~863_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~186_q\))))) # (!\memory_unit|ram_address[4]~2_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~863_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~442_q\,
	datab => \memory_unit|ram_address[4]~2_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~186_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~863_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~864_combout\);

-- Location: LCCOMB_X54_Y53_N12
\memory_unit|rw_96x8_sync_u|RAM~1342\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1342_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1313_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1327_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \memory_unit|rw_96x8_sync_u|RAM~1313_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1327_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1342_combout\);

-- Location: FF_X54_Y53_N1
\memory_unit|rw_96x8_sync_u|RAM~202\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1342_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~202_q\);

-- Location: LCCOMB_X55_Y53_N10
\memory_unit|rw_96x8_sync_u|RAM~1334\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1334_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1313_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1332_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~1313_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~1332_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1334_combout\);

-- Location: FF_X55_Y53_N7
\memory_unit|rw_96x8_sync_u|RAM~74\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1334_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~74_q\);

-- Location: LCCOMB_X55_Y53_N6
\memory_unit|rw_96x8_sync_u|RAM~870\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~870_combout\ = (\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~330_q\) # ((\memory_unit|ram_address[4]~2_combout\)))) # (!\memory_unit|ram_address[5]~0_combout\ & 
-- (((\memory_unit|rw_96x8_sync_u|RAM~74_q\ & !\memory_unit|ram_address[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~330_q\,
	datab => \memory_unit|ram_address[5]~0_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~74_q\,
	datad => \memory_unit|ram_address[4]~2_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~870_combout\);

-- Location: LCCOMB_X54_Y53_N0
\memory_unit|rw_96x8_sync_u|RAM~871\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~871_combout\ = (\memory_unit|ram_address[4]~2_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~870_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~458_q\)) # (!\memory_unit|rw_96x8_sync_u|RAM~870_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~202_q\))))) # (!\memory_unit|ram_address[4]~2_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~870_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~458_q\,
	datab => \memory_unit|ram_address[4]~2_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~202_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~870_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~871_combout\);

-- Location: LCCOMB_X56_Y52_N4
\memory_unit|rw_96x8_sync_u|RAM~1341\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1341_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1327_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1308_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~1327_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1308_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1341_combout\);

-- Location: FF_X56_Y52_N21
\memory_unit|rw_96x8_sync_u|RAM~450\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1341_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~450_q\);

-- Location: LCCOMB_X56_Y53_N24
\memory_unit|rw_96x8_sync_u|RAM~322feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~322feeder_combout\ = \cpu_u|data_path_u|BUS1[2]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~322feeder_combout\);

-- Location: LCCOMB_X56_Y53_N20
\memory_unit|rw_96x8_sync_u|RAM~1333\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1333_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1308_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1332_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory_unit|rw_96x8_sync_u|RAM~1308_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1332_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1333_combout\);

-- Location: FF_X56_Y53_N25
\memory_unit|rw_96x8_sync_u|RAM~322\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~322feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1333_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~322_q\);

-- Location: LCCOMB_X57_Y53_N22
\memory_unit|rw_96x8_sync_u|RAM~1335\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1335_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1332_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1304_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \memory_unit|rw_96x8_sync_u|RAM~1332_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1304_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1335_combout\);

-- Location: FF_X57_Y53_N21
\memory_unit|rw_96x8_sync_u|RAM~66\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1335_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~66_q\);

-- Location: LCCOMB_X57_Y53_N20
\memory_unit|rw_96x8_sync_u|RAM~865\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~865_combout\ = (\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~322_q\) # ((\memory_unit|ram_address[4]~2_combout\)))) # (!\memory_unit|ram_address[5]~0_combout\ & 
-- (((\memory_unit|rw_96x8_sync_u|RAM~66_q\ & !\memory_unit|ram_address[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[5]~0_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~322_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~66_q\,
	datad => \memory_unit|ram_address[4]~2_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~865_combout\);

-- Location: LCCOMB_X56_Y52_N20
\memory_unit|rw_96x8_sync_u|RAM~866\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~866_combout\ = (\memory_unit|ram_address[4]~2_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~865_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~450_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~865_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~194_q\)))) # (!\memory_unit|ram_address[4]~2_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~865_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~194_q\,
	datab => \memory_unit|ram_address[4]~2_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~450_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~865_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~866_combout\);

-- Location: LCCOMB_X57_Y47_N28
\memory_unit|rw_96x8_sync_u|RAM~869\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~869_combout\ = (\memory_unit|ram_address[0]~3_combout\ & (((\memory_unit|ram_address[1]~1_combout\)))) # (!\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|ram_address[1]~1_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~866_combout\))) # (!\memory_unit|ram_address[1]~1_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~868_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~868_combout\,
	datab => \memory_unit|ram_address[0]~3_combout\,
	datac => \memory_unit|ram_address[1]~1_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~866_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~869_combout\);

-- Location: LCCOMB_X57_Y47_N10
\memory_unit|rw_96x8_sync_u|RAM~872\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~872_combout\ = (\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~869_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~871_combout\))) # (!\memory_unit|rw_96x8_sync_u|RAM~869_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~864_combout\)))) # (!\memory_unit|ram_address[0]~3_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~869_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[0]~3_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~864_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~871_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~869_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~872_combout\);

-- Location: LCCOMB_X57_Y47_N22
\memory_unit|rw_96x8_sync_u|RAM~904\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~904_combout\ = (\memory_unit|ram_address[2]~5_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~893_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~903_combout\)) # (!\memory_unit|rw_96x8_sync_u|RAM~893_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~872_combout\))))) # (!\memory_unit|ram_address[2]~5_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~893_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[2]~5_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~893_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~903_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~872_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~904_combout\);

-- Location: LCCOMB_X56_Y47_N2
\memory_unit|rw_96x8_sync_u|RAM~925\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~925_combout\ = (\memory_unit|Equal0~0_combout\ & (!\memory_unit|ram_address[5]~0_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~1418_combout\))) # (!\memory_unit|Equal0~0_combout\ & 
-- (((\memory_unit|rw_96x8_sync_u|RAM~904_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[5]~0_combout\,
	datab => \memory_unit|Equal0~0_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~1418_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~904_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~925_combout\);

-- Location: LCCOMB_X55_Y48_N22
\cpu_u|data_path_u|BUS2[2]~30\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[2]~30_combout\ = (\cpu_u|data_path_u|BUS2[7]~13_combout\ & ((\cpu_u|data_path_u|BUS2[2]~29_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~925_combout\))) # (!\cpu_u|data_path_u|BUS2[2]~29_combout\ & 
-- (\cpu_u|data_path_u|BUS2[2]~27_combout\)))) # (!\cpu_u|data_path_u|BUS2[7]~13_combout\ & (\cpu_u|data_path_u|BUS2[2]~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|BUS2[7]~13_combout\,
	datab => \cpu_u|data_path_u|BUS2[2]~29_combout\,
	datac => \cpu_u|data_path_u|BUS2[2]~27_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~925_combout\,
	combout => \cpu_u|data_path_u|BUS2[2]~30_combout\);

-- Location: LCCOMB_X53_Y49_N10
\cpu_u|data_path_u|ALU_unit|Mux8~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Mux8~1_combout\ = (\cpu_u|control_unit_module|current_state.S_DATA_MAN_4~q\ & \cpu_u|control_unit_module|Equal8~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|control_unit_module|current_state.S_DATA_MAN_4~q\,
	datad => \cpu_u|control_unit_module|Equal8~0_combout\,
	combout => \cpu_u|data_path_u|ALU_unit|Mux8~1_combout\);

-- Location: LCCOMB_X53_Y50_N4
\cpu_u|data_path_u|ALU_unit|Add2~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Add2~18_combout\ = (\cpu_u|data_path_u|B_Reg\(2) & ((\cpu_u|data_path_u|ALU_unit|Mux8~3_combout\) # ((\cpu_u|data_path_u|BUS1[2]~5_combout\ & \cpu_u|data_path_u|ALU_unit|Mux8~1_combout\)))) # (!\cpu_u|data_path_u|B_Reg\(2) & 
-- (\cpu_u|data_path_u|ALU_unit|Mux8~3_combout\ & ((\cpu_u|data_path_u|BUS1[2]~5_combout\) # (!\cpu_u|data_path_u|ALU_unit|Mux8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|B_Reg\(2),
	datab => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	datac => \cpu_u|data_path_u|ALU_unit|Mux8~3_combout\,
	datad => \cpu_u|data_path_u|ALU_unit|Mux8~1_combout\,
	combout => \cpu_u|data_path_u|ALU_unit|Add2~18_combout\);

-- Location: LCCOMB_X53_Y50_N6
\cpu_u|data_path_u|ALU_unit|Add0~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Add0~0_combout\ = (\cpu_u|data_path_u|B_Reg\(0) & (\cpu_u|data_path_u|BUS1[0]~1_combout\ $ (VCC))) # (!\cpu_u|data_path_u|B_Reg\(0) & ((\cpu_u|data_path_u|BUS1[0]~1_combout\) # (GND)))
-- \cpu_u|data_path_u|ALU_unit|Add0~1\ = CARRY((\cpu_u|data_path_u|BUS1[0]~1_combout\) # (!\cpu_u|data_path_u|B_Reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|B_Reg\(0),
	datab => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	datad => VCC,
	combout => \cpu_u|data_path_u|ALU_unit|Add0~0_combout\,
	cout => \cpu_u|data_path_u|ALU_unit|Add0~1\);

-- Location: LCCOMB_X53_Y50_N8
\cpu_u|data_path_u|ALU_unit|Add0~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Add0~2_combout\ = (\cpu_u|data_path_u|BUS1[1]~3_combout\ & ((\cpu_u|data_path_u|B_Reg\(1) & (!\cpu_u|data_path_u|ALU_unit|Add0~1\)) # (!\cpu_u|data_path_u|B_Reg\(1) & (\cpu_u|data_path_u|ALU_unit|Add0~1\ & VCC)))) # 
-- (!\cpu_u|data_path_u|BUS1[1]~3_combout\ & ((\cpu_u|data_path_u|B_Reg\(1) & ((\cpu_u|data_path_u|ALU_unit|Add0~1\) # (GND))) # (!\cpu_u|data_path_u|B_Reg\(1) & (!\cpu_u|data_path_u|ALU_unit|Add0~1\))))
-- \cpu_u|data_path_u|ALU_unit|Add0~3\ = CARRY((\cpu_u|data_path_u|BUS1[1]~3_combout\ & (\cpu_u|data_path_u|B_Reg\(1) & !\cpu_u|data_path_u|ALU_unit|Add0~1\)) # (!\cpu_u|data_path_u|BUS1[1]~3_combout\ & ((\cpu_u|data_path_u|B_Reg\(1)) # 
-- (!\cpu_u|data_path_u|ALU_unit|Add0~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	datab => \cpu_u|data_path_u|B_Reg\(1),
	datad => VCC,
	cin => \cpu_u|data_path_u|ALU_unit|Add0~1\,
	combout => \cpu_u|data_path_u|ALU_unit|Add0~2_combout\,
	cout => \cpu_u|data_path_u|ALU_unit|Add0~3\);

-- Location: LCCOMB_X53_Y50_N10
\cpu_u|data_path_u|ALU_unit|Add0~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Add0~4_combout\ = ((\cpu_u|data_path_u|B_Reg\(2) $ (\cpu_u|data_path_u|BUS1[2]~5_combout\ $ (\cpu_u|data_path_u|ALU_unit|Add0~3\)))) # (GND)
-- \cpu_u|data_path_u|ALU_unit|Add0~5\ = CARRY((\cpu_u|data_path_u|B_Reg\(2) & (\cpu_u|data_path_u|BUS1[2]~5_combout\ & !\cpu_u|data_path_u|ALU_unit|Add0~3\)) # (!\cpu_u|data_path_u|B_Reg\(2) & ((\cpu_u|data_path_u|BUS1[2]~5_combout\) # 
-- (!\cpu_u|data_path_u|ALU_unit|Add0~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|B_Reg\(2),
	datab => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	datad => VCC,
	cin => \cpu_u|data_path_u|ALU_unit|Add0~3\,
	combout => \cpu_u|data_path_u|ALU_unit|Add0~4_combout\,
	cout => \cpu_u|data_path_u|ALU_unit|Add0~5\);

-- Location: LCCOMB_X53_Y50_N28
\cpu_u|data_path_u|ALU_unit|Add2~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Add2~19_combout\ = (\cpu_u|data_path_u|ALU_unit|Mux8~1_combout\ & (((\cpu_u|data_path_u|ALU_unit|Add2~18_combout\)))) # (!\cpu_u|data_path_u|ALU_unit|Mux8~1_combout\ & ((\cpu_u|data_path_u|ALU_unit|Add2~18_combout\ & 
-- (\cpu_u|data_path_u|ALU_unit|Add1~4_combout\)) # (!\cpu_u|data_path_u|ALU_unit|Add2~18_combout\ & ((\cpu_u|data_path_u|ALU_unit|Add0~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|ALU_unit|Add1~4_combout\,
	datab => \cpu_u|data_path_u|ALU_unit|Mux8~1_combout\,
	datac => \cpu_u|data_path_u|ALU_unit|Add2~18_combout\,
	datad => \cpu_u|data_path_u|ALU_unit|Add0~4_combout\,
	combout => \cpu_u|data_path_u|ALU_unit|Add2~19_combout\);

-- Location: LCCOMB_X55_Y48_N10
\cpu_u|data_path_u|ALU_unit|Add2~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Add2~20_combout\ = (\cpu_u|data_path_u|ALU_unit|Add2~17_combout\) # ((\cpu_u|data_path_u|ALU_unit|Add2~9_combout\ & \cpu_u|data_path_u|ALU_unit|Add2~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|ALU_unit|Add2~17_combout\,
	datab => \cpu_u|data_path_u|ALU_unit|Add2~9_combout\,
	datad => \cpu_u|data_path_u|ALU_unit|Add2~19_combout\,
	combout => \cpu_u|data_path_u|ALU_unit|Add2~20_combout\);

-- Location: LCCOMB_X55_Y48_N26
\cpu_u|data_path_u|BUS2[2]~31\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[2]~31_combout\ = (\cpu_u|data_path_u|Equal2~2_combout\ & (\cpu_u|data_path_u|BUS2[2]~30_combout\)) # (!\cpu_u|data_path_u|Equal2~2_combout\ & ((\cpu_u|data_path_u|ALU_unit|Add2~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|Equal2~2_combout\,
	datac => \cpu_u|data_path_u|BUS2[2]~30_combout\,
	datad => \cpu_u|data_path_u|ALU_unit|Add2~20_combout\,
	combout => \cpu_u|data_path_u|BUS2[2]~31_combout\);

-- Location: FF_X55_Y48_N1
\cpu_u|data_path_u|IR_Reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \cpu_u|data_path_u|BUS2[2]~31_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu_u|control_unit_module|current_state.S_FETCH_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu_u|data_path_u|IR_Reg\(2));

-- Location: LCCOMB_X54_Y51_N14
\cpu_u|control_unit_module|Equal8~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|control_unit_module|Equal8~0_combout\ = (!\cpu_u|data_path_u|IR_Reg\(1) & (\cpu_u|data_path_u|IR_Reg\(2) & (!\cpu_u|data_path_u|IR_Reg\(3) & \cpu_u|control_unit_module|Equal6~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|IR_Reg\(1),
	datab => \cpu_u|data_path_u|IR_Reg\(2),
	datac => \cpu_u|data_path_u|IR_Reg\(3),
	datad => \cpu_u|control_unit_module|Equal6~0_combout\,
	combout => \cpu_u|control_unit_module|Equal8~0_combout\);

-- Location: LCCOMB_X54_Y51_N0
\cpu_u|control_unit_module|Equal6~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|control_unit_module|Equal6~1_combout\ = (\cpu_u|data_path_u|IR_Reg\(1) & (!\cpu_u|data_path_u|IR_Reg\(2) & (!\cpu_u|data_path_u|IR_Reg\(3) & \cpu_u|control_unit_module|Equal6~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|IR_Reg\(1),
	datab => \cpu_u|data_path_u|IR_Reg\(2),
	datac => \cpu_u|data_path_u|IR_Reg\(3),
	datad => \cpu_u|control_unit_module|Equal6~0_combout\,
	combout => \cpu_u|control_unit_module|Equal6~1_combout\);

-- Location: LCCOMB_X54_Y51_N2
\cpu_u|control_unit_module|ALU_Sel[0]~21\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|control_unit_module|ALU_Sel[0]~21_combout\ = ((!\cpu_u|control_unit_module|Equal8~0_combout\ & !\cpu_u|control_unit_module|Equal6~1_combout\)) # (!\cpu_u|data_path_u|IR_Reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|IR_Reg\(0),
	datac => \cpu_u|control_unit_module|Equal8~0_combout\,
	datad => \cpu_u|control_unit_module|Equal6~1_combout\,
	combout => \cpu_u|control_unit_module|ALU_Sel[0]~21_combout\);

-- Location: LCCOMB_X54_Y51_N24
\cpu_u|control_unit_module|ALU_Sel[2]~23\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|control_unit_module|ALU_Sel[2]~23_combout\ = (\cpu_u|control_unit_module|current_state.S_DATA_MAN_4~q\ & ((\cpu_u|control_unit_module|Equal10~0_combout\) # ((\cpu_u|control_unit_module|Equal8~0_combout\) # 
-- (\cpu_u|control_unit_module|Equal6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|control_unit_module|Equal10~0_combout\,
	datab => \cpu_u|control_unit_module|current_state.S_DATA_MAN_4~q\,
	datac => \cpu_u|control_unit_module|Equal8~0_combout\,
	datad => \cpu_u|control_unit_module|Equal6~1_combout\,
	combout => \cpu_u|control_unit_module|ALU_Sel[2]~23_combout\);

-- Location: LCCOMB_X55_Y50_N24
\cpu_u|data_path_u|ALU_unit|Mux9~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Mux9~2_combout\ = (\cpu_u|control_unit_module|Equal8~0_combout\ & (\cpu_u|control_unit_module|current_state.S_DATA_MAN_4~q\)) # (!\cpu_u|control_unit_module|Equal8~0_combout\ & ((\cpu_u|control_unit_module|Equal6~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_u|control_unit_module|current_state.S_DATA_MAN_4~q\,
	datac => \cpu_u|control_unit_module|Equal8~0_combout\,
	datad => \cpu_u|control_unit_module|Equal6~1_combout\,
	combout => \cpu_u|data_path_u|ALU_unit|Mux9~2_combout\);

-- Location: LCCOMB_X55_Y50_N2
\cpu_u|data_path_u|ALU_unit|Mux9~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Mux9~3_combout\ = (!\cpu_u|control_unit_module|ALU_Sel[2]~24_combout\ & ((\cpu_u|control_unit_module|Equal8~0_combout\ & ((!\cpu_u|data_path_u|ALU_unit|Mux9~2_combout\))) # (!\cpu_u|control_unit_module|Equal8~0_combout\ & 
-- ((\cpu_u|data_path_u|ALU_unit|Mux9~2_combout\) # (!\cpu_u|control_unit_module|ALU_Sel[2]~23_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|control_unit_module|Equal8~0_combout\,
	datab => \cpu_u|control_unit_module|ALU_Sel[2]~24_combout\,
	datac => \cpu_u|control_unit_module|ALU_Sel[2]~23_combout\,
	datad => \cpu_u|data_path_u|ALU_unit|Mux9~2_combout\,
	combout => \cpu_u|data_path_u|ALU_unit|Mux9~3_combout\);

-- Location: LCCOMB_X55_Y50_N0
\cpu_u|data_path_u|ALU_unit|Add2~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Add2~9_combout\ = (!\cpu_u|control_unit_module|ALU_Sel[2]~24_combout\ & (((\cpu_u|control_unit_module|ALU_Sel[2]~23_combout\ & !\cpu_u|control_unit_module|ALU_Sel[0]~21_combout\)) # 
-- (!\cpu_u|data_path_u|ALU_unit|Mux9~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|control_unit_module|ALU_Sel[2]~23_combout\,
	datab => \cpu_u|control_unit_module|ALU_Sel[2]~24_combout\,
	datac => \cpu_u|control_unit_module|ALU_Sel[0]~21_combout\,
	datad => \cpu_u|data_path_u|ALU_unit|Mux9~3_combout\,
	combout => \cpu_u|data_path_u|ALU_unit|Add2~9_combout\);

-- Location: LCCOMB_X50_Y49_N10
\cpu_u|data_path_u|A_Reg[5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|A_Reg[5]~feeder_combout\ = \cpu_u|data_path_u|BUS2[5]~105_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS2[5]~105_combout\,
	combout => \cpu_u|data_path_u|A_Reg[5]~feeder_combout\);

-- Location: LCCOMB_X54_Y47_N18
\cpu_u|control_unit_module|Selector17~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|control_unit_module|Selector17~3_combout\ = (\cpu_u|control_unit_module|current_state.S_DATA_MAN_4~q\ & ((\cpu_u|control_unit_module|Equal12~0_combout\) # (!\cpu_u|control_unit_module|ALU_Sel[2]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|control_unit_module|Equal12~0_combout\,
	datab => \cpu_u|control_unit_module|current_state.S_DATA_MAN_4~q\,
	datad => \cpu_u|control_unit_module|ALU_Sel[2]~20_combout\,
	combout => \cpu_u|control_unit_module|Selector17~3_combout\);

-- Location: LCCOMB_X54_Y49_N6
\cpu_u|control_unit_module|Selector22~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|control_unit_module|Selector22~0_combout\ = (\cpu_u|control_unit_module|current_state.S_LOAD_AND_STORE_7~q\ & (\cpu_u|control_unit_module|Equal0~1_combout\ & (!\cpu_u|data_path_u|IR_Reg\(4) & \cpu_u|data_path_u|IR_Reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|control_unit_module|current_state.S_LOAD_AND_STORE_7~q\,
	datab => \cpu_u|control_unit_module|Equal0~1_combout\,
	datac => \cpu_u|data_path_u|IR_Reg\(4),
	datad => \cpu_u|data_path_u|IR_Reg\(0),
	combout => \cpu_u|control_unit_module|Selector22~0_combout\);

-- Location: LCCOMB_X53_Y49_N30
\cpu_u|control_unit_module|Selector22~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|control_unit_module|Selector22~1_combout\ = (\cpu_u|control_unit_module|Selector17~3_combout\) # ((\cpu_u|control_unit_module|Selector22~0_combout\) # ((\cpu_u|control_unit_module|Equal2~1_combout\ & 
-- \cpu_u|control_unit_module|current_state.S_LOAD_AND_STORE_6~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|control_unit_module|Equal2~1_combout\,
	datab => \cpu_u|control_unit_module|current_state.S_LOAD_AND_STORE_6~q\,
	datac => \cpu_u|control_unit_module|Selector17~3_combout\,
	datad => \cpu_u|control_unit_module|Selector22~0_combout\,
	combout => \cpu_u|control_unit_module|Selector22~1_combout\);

-- Location: FF_X50_Y49_N11
\cpu_u|data_path_u|A_Reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \cpu_u|data_path_u|A_Reg[5]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \cpu_u|control_unit_module|Selector22~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu_u|data_path_u|A_Reg\(5));

-- Location: LCCOMB_X53_Y47_N30
\cpu_u|data_path_u|BUS1[5]~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS1[5]~10_combout\ = (\cpu_u|control_unit_module|Selector16~4_combout\ & (((\cpu_u|data_path_u|B_Reg\(5))))) # (!\cpu_u|control_unit_module|Selector16~4_combout\ & ((\cpu_u|control_unit_module|Selector16~3_combout\ & 
-- ((\cpu_u|data_path_u|B_Reg\(5)))) # (!\cpu_u|control_unit_module|Selector16~3_combout\ & (\cpu_u|data_path_u|PC\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|PC\(5),
	datab => \cpu_u|control_unit_module|Selector16~4_combout\,
	datac => \cpu_u|data_path_u|B_Reg\(5),
	datad => \cpu_u|control_unit_module|Selector16~3_combout\,
	combout => \cpu_u|data_path_u|BUS1[5]~10_combout\);

-- Location: LCCOMB_X53_Y47_N10
\cpu_u|data_path_u|BUS1[5]~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS1[5]~11_combout\ = (\cpu_u|control_unit_module|Selector17~2_combout\ & (!\cpu_u|control_unit_module|Selector16~5_combout\ & (\cpu_u|data_path_u|A_Reg\(5)))) # (!\cpu_u|control_unit_module|Selector17~2_combout\ & 
-- (((\cpu_u|data_path_u|BUS1[5]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|control_unit_module|Selector16~5_combout\,
	datab => \cpu_u|data_path_u|A_Reg\(5),
	datac => \cpu_u|data_path_u|BUS1[5]~10_combout\,
	datad => \cpu_u|control_unit_module|Selector17~2_combout\,
	combout => \cpu_u|data_path_u|BUS1[5]~11_combout\);

-- Location: FF_X61_Y45_N5
\memory_unit|rw_96x8_sync_u|RAM~629\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1415_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~629_q\);

-- Location: LCCOMB_X61_Y45_N4
\memory_unit|rw_96x8_sync_u|RAM~1235\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1235_combout\ = (\memory_unit|ram_address[0]~3_combout\ & (((\memory_unit|ram_address[1]~1_combout\)))) # (!\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|ram_address[1]~1_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~645_q\)) # (!\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~629_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~645_q\,
	datab => \memory_unit|ram_address[0]~3_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~629_q\,
	datad => \memory_unit|ram_address[1]~1_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1235_combout\);

-- Location: FF_X61_Y45_N23
\memory_unit|rw_96x8_sync_u|RAM~653\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1416_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~653_q\);

-- Location: LCCOMB_X61_Y45_N22
\memory_unit|rw_96x8_sync_u|RAM~1236\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1236_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1235_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~653_q\) # (!\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|rw_96x8_sync_u|RAM~1235_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~637_q\ & ((\memory_unit|ram_address[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~637_q\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~1235_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~653_q\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1236_combout\);

-- Location: FF_X58_Y45_N15
\memory_unit|rw_96x8_sync_u|RAM~589\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1408_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~589_q\);

-- Location: FF_X58_Y45_N1
\memory_unit|rw_96x8_sync_u|RAM~565\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1407_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~565_q\);

-- Location: LCCOMB_X58_Y45_N0
\memory_unit|rw_96x8_sync_u|RAM~1230\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1230_combout\ = (\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~581_q\) # ((\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|ram_address[1]~1_combout\ & 
-- (((\memory_unit|rw_96x8_sync_u|RAM~565_q\ & !\memory_unit|ram_address[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~581_q\,
	datab => \memory_unit|ram_address[1]~1_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~565_q\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1230_combout\);

-- Location: LCCOMB_X58_Y45_N14
\memory_unit|rw_96x8_sync_u|RAM~1231\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1231_combout\ = (\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1230_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~589_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1230_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~573_q\)))) # (!\memory_unit|ram_address[0]~3_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1230_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~573_q\,
	datab => \memory_unit|ram_address[0]~3_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~589_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1230_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1231_combout\);

-- Location: FF_X53_Y45_N13
\memory_unit|rw_96x8_sync_u|RAM~557\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1412_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~557_q\);

-- Location: LCCOMB_X59_Y46_N24
\memory_unit|rw_96x8_sync_u|RAM~549feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~549feeder_combout\ = \cpu_u|data_path_u|BUS1[5]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~549feeder_combout\);

-- Location: LCCOMB_X59_Y46_N0
\memory_unit|rw_96x8_sync_u|RAM~1409\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1409_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1383_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1350_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~1383_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1350_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1409_combout\);

-- Location: FF_X59_Y46_N25
\memory_unit|rw_96x8_sync_u|RAM~549\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~549feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1409_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~549_q\);

-- Location: LCCOMB_X53_Y45_N12
\memory_unit|rw_96x8_sync_u|RAM~1233\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1233_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1232_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~557_q\)) # (!\memory_unit|ram_address[1]~1_combout\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1232_combout\ & 
-- (\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~549_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~1232_combout\,
	datab => \memory_unit|ram_address[1]~1_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~557_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~549_q\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1233_combout\);

-- Location: LCCOMB_X53_Y45_N2
\memory_unit|rw_96x8_sync_u|RAM~1234\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1234_combout\ = (\memory_unit|ram_address[2]~5_combout\ & ((\memory_unit|ram_address[3]~4_combout\) # ((\memory_unit|rw_96x8_sync_u|RAM~1231_combout\)))) # (!\memory_unit|ram_address[2]~5_combout\ & 
-- (!\memory_unit|ram_address[3]~4_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1233_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[2]~5_combout\,
	datab => \memory_unit|ram_address[3]~4_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~1231_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1233_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1234_combout\);

-- Location: LCCOMB_X53_Y45_N20
\memory_unit|rw_96x8_sync_u|RAM~1237\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1237_combout\ = (\memory_unit|ram_address[3]~4_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1234_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1236_combout\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1234_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~1229_combout\)))) # (!\memory_unit|ram_address[3]~4_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1234_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~1229_combout\,
	datab => \memory_unit|ram_address[3]~4_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~1236_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1234_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1237_combout\);

-- Location: FF_X57_Y44_N13
\memory_unit|rw_96x8_sync_u|RAM~701\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~701_q\);

-- Location: LCCOMB_X58_Y44_N28
\memory_unit|rw_96x8_sync_u|RAM~1386\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1386_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1327_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1385_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \memory_unit|rw_96x8_sync_u|RAM~1327_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1385_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1386_combout\);

-- Location: FF_X57_Y44_N19
\memory_unit|rw_96x8_sync_u|RAM~693\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~693_q\);

-- Location: LCCOMB_X57_Y44_N18
\memory_unit|rw_96x8_sync_u|RAM~1218\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1218_combout\ = (\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~709_q\) # ((\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|ram_address[1]~1_combout\ & 
-- (((\memory_unit|rw_96x8_sync_u|RAM~693_q\ & !\memory_unit|ram_address[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~709_q\,
	datab => \memory_unit|ram_address[1]~1_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~693_q\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1218_combout\);

-- Location: LCCOMB_X57_Y44_N12
\memory_unit|rw_96x8_sync_u|RAM~1219\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1219_combout\ = (\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1218_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~717_q\)) # (!\memory_unit|rw_96x8_sync_u|RAM~1218_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~701_q\))))) # (!\memory_unit|ram_address[0]~3_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1218_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~717_q\,
	datab => \memory_unit|ram_address[0]~3_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~701_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1218_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1219_combout\);

-- Location: LCCOMB_X54_Y46_N28
\memory_unit|rw_96x8_sync_u|RAM~741feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~741feeder_combout\ = \cpu_u|data_path_u|BUS1[5]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~741feeder_combout\);

-- Location: FF_X54_Y46_N29
\memory_unit|rw_96x8_sync_u|RAM~741\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~741feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~741_q\);

-- Location: FF_X55_Y46_N27
\memory_unit|rw_96x8_sync_u|RAM~749\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~749_q\);

-- Location: FF_X55_Y46_N21
\memory_unit|rw_96x8_sync_u|RAM~725\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1391_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~725_q\);

-- Location: LCCOMB_X55_Y46_N20
\memory_unit|rw_96x8_sync_u|RAM~1220\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1220_combout\ = (\memory_unit|ram_address[1]~1_combout\ & (((\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|ram_address[0]~3_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~733_q\)) # (!\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~725_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~733_q\,
	datab => \memory_unit|ram_address[1]~1_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~725_q\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1220_combout\);

-- Location: LCCOMB_X55_Y46_N26
\memory_unit|rw_96x8_sync_u|RAM~1221\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1221_combout\ = (\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1220_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~749_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1220_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~741_q\)))) # (!\memory_unit|ram_address[1]~1_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1220_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[1]~1_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~741_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~749_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1220_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1221_combout\);

-- Location: FF_X56_Y46_N1
\memory_unit|rw_96x8_sync_u|RAM~661\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1395_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~661_q\);

-- Location: LCCOMB_X59_Y45_N16
\memory_unit|rw_96x8_sync_u|RAM~669feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~669feeder_combout\ = \cpu_u|data_path_u|BUS1[5]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~669feeder_combout\);

-- Location: LCCOMB_X59_Y45_N10
\memory_unit|rw_96x8_sync_u|RAM~1394\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1394_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1381_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1345_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~1381_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~1345_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1394_combout\);

-- Location: FF_X59_Y45_N17
\memory_unit|rw_96x8_sync_u|RAM~669\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~669feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1394_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~669_q\);

-- Location: LCCOMB_X56_Y46_N0
\memory_unit|rw_96x8_sync_u|RAM~1222\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1222_combout\ = (\memory_unit|ram_address[1]~1_combout\ & (\memory_unit|ram_address[0]~3_combout\)) # (!\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|ram_address[0]~3_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~669_q\))) # (!\memory_unit|ram_address[0]~3_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~661_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[1]~1_combout\,
	datab => \memory_unit|ram_address[0]~3_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~661_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~669_q\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1222_combout\);

-- Location: FF_X56_Y46_N19
\memory_unit|rw_96x8_sync_u|RAM~685\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1396_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~685_q\);

-- Location: LCCOMB_X56_Y46_N18
\memory_unit|rw_96x8_sync_u|RAM~1223\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1223_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1222_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~685_q\) # (!\memory_unit|ram_address[1]~1_combout\)))) # (!\memory_unit|rw_96x8_sync_u|RAM~1222_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~677_q\ & ((\memory_unit|ram_address[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~677_q\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~1222_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~685_q\,
	datad => \memory_unit|ram_address[1]~1_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1223_combout\);

-- Location: LCCOMB_X56_Y46_N8
\memory_unit|rw_96x8_sync_u|RAM~1224\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1224_combout\ = (\memory_unit|ram_address[2]~5_combout\ & (\memory_unit|ram_address[3]~4_combout\)) # (!\memory_unit|ram_address[2]~5_combout\ & ((\memory_unit|ram_address[3]~4_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~1221_combout\)) # (!\memory_unit|ram_address[3]~4_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1223_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[2]~5_combout\,
	datab => \memory_unit|ram_address[3]~4_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~1221_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1223_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1224_combout\);

-- Location: FF_X61_Y46_N5
\memory_unit|rw_96x8_sync_u|RAM~781\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1400_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~781_q\);

-- Location: LCCOMB_X62_Y46_N24
\memory_unit|rw_96x8_sync_u|RAM~773feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~773feeder_combout\ = \cpu_u|data_path_u|BUS1[5]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~773feeder_combout\);

-- Location: FF_X62_Y46_N25
\memory_unit|rw_96x8_sync_u|RAM~773\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~773feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1398_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~773_q\);

-- Location: FF_X61_Y46_N3
\memory_unit|rw_96x8_sync_u|RAM~757\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1399_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~757_q\);

-- Location: LCCOMB_X61_Y46_N2
\memory_unit|rw_96x8_sync_u|RAM~1225\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1225_combout\ = (\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~773_q\) # ((\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|ram_address[1]~1_combout\ & 
-- (((\memory_unit|rw_96x8_sync_u|RAM~757_q\ & !\memory_unit|ram_address[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[1]~1_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~773_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~757_q\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1225_combout\);

-- Location: LCCOMB_X61_Y46_N4
\memory_unit|rw_96x8_sync_u|RAM~1226\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1226_combout\ = (\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1225_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~781_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1225_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~765_q\)))) # (!\memory_unit|ram_address[0]~3_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1225_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~765_q\,
	datab => \memory_unit|ram_address[0]~3_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~781_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1225_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1226_combout\);

-- Location: LCCOMB_X56_Y46_N10
\memory_unit|rw_96x8_sync_u|RAM~1227\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1227_combout\ = (\memory_unit|ram_address[2]~5_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1224_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1226_combout\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1224_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~1219_combout\)))) # (!\memory_unit|ram_address[2]~5_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1224_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[2]~5_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~1219_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~1224_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1226_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1227_combout\);

-- Location: LCCOMB_X52_Y49_N22
\memory_unit|rw_96x8_sync_u|RAM~1423\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1423_combout\ = (\cpu_u|data_path_u|MAR\(4) & ((\cpu_u|data_path_u|MAR\(7) & ((\memory_unit|rw_96x8_sync_u|RAM~1227_combout\))) # (!\cpu_u|data_path_u|MAR\(7) & (\memory_unit|rw_96x8_sync_u|RAM~1237_combout\)))) # 
-- (!\cpu_u|data_path_u|MAR\(4) & (\memory_unit|rw_96x8_sync_u|RAM~1237_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|MAR\(4),
	datab => \memory_unit|rw_96x8_sync_u|RAM~1237_combout\,
	datac => \cpu_u|data_path_u|MAR\(7),
	datad => \memory_unit|rw_96x8_sync_u|RAM~1227_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1423_combout\);

-- Location: LCCOMB_X57_Y48_N2
\memory_unit|rw_96x8_sync_u|RAM~1314\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1314_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1313_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1311_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory_unit|rw_96x8_sync_u|RAM~1313_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1311_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1314_combout\);

-- Location: FF_X59_Y47_N19
\memory_unit|rw_96x8_sync_u|RAM~109\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1314_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~109_q\);

-- Location: FF_X58_Y49_N17
\memory_unit|rw_96x8_sync_u|RAM~365\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1318_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~365_q\);

-- Location: FF_X58_Y50_N13
\memory_unit|rw_96x8_sync_u|RAM~93\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1316_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~93_q\);

-- Location: LCCOMB_X58_Y50_N12
\memory_unit|rw_96x8_sync_u|RAM~1178\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1178_combout\ = (\memory_unit|ram_address[1]~1_combout\ & (((\memory_unit|ram_address[5]~0_combout\)))) # (!\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|ram_address[5]~0_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~349_q\)) # (!\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~93_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~349_q\,
	datab => \memory_unit|ram_address[1]~1_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~93_q\,
	datad => \memory_unit|ram_address[5]~0_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1178_combout\);

-- Location: LCCOMB_X58_Y49_N16
\memory_unit|rw_96x8_sync_u|RAM~1179\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1179_combout\ = (\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1178_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~365_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1178_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~109_q\)))) # (!\memory_unit|ram_address[1]~1_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1178_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[1]~1_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~109_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~365_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1178_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1179_combout\);

-- Location: FF_X58_Y49_N7
\memory_unit|rw_96x8_sync_u|RAM~101\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1320_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~101_q\);

-- Location: FF_X59_Y49_N1
\memory_unit|rw_96x8_sync_u|RAM~357\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1322_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~357_q\);

-- Location: LCCOMB_X59_Y53_N14
\memory_unit|rw_96x8_sync_u|RAM~341feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~341feeder_combout\ = \cpu_u|data_path_u|BUS1[5]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~341feeder_combout\);

-- Location: LCCOMB_X59_Y53_N10
\memory_unit|rw_96x8_sync_u|RAM~1319\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1319_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1311_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1301_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory_unit|rw_96x8_sync_u|RAM~1311_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~1301_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1319_combout\);

-- Location: FF_X59_Y53_N15
\memory_unit|rw_96x8_sync_u|RAM~341\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~341feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1319_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~341_q\);

-- Location: FF_X59_Y49_N3
\memory_unit|rw_96x8_sync_u|RAM~85\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1321_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~85_q\);

-- Location: LCCOMB_X59_Y49_N2
\memory_unit|rw_96x8_sync_u|RAM~1180\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1180_combout\ = (\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~341_q\) # ((\memory_unit|ram_address[1]~1_combout\)))) # (!\memory_unit|ram_address[5]~0_combout\ & 
-- (((\memory_unit|rw_96x8_sync_u|RAM~85_q\ & !\memory_unit|ram_address[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[5]~0_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~341_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~85_q\,
	datad => \memory_unit|ram_address[1]~1_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1180_combout\);

-- Location: LCCOMB_X59_Y49_N0
\memory_unit|rw_96x8_sync_u|RAM~1181\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1181_combout\ = (\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1180_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~357_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1180_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~101_q\)))) # (!\memory_unit|ram_address[1]~1_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1180_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[1]~1_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~101_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~357_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1180_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1181_combout\);

-- Location: LCCOMB_X59_Y49_N14
\memory_unit|rw_96x8_sync_u|RAM~1182\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1182_combout\ = (\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|ram_address[4]~2_combout\) # ((\memory_unit|rw_96x8_sync_u|RAM~1179_combout\)))) # (!\memory_unit|ram_address[0]~3_combout\ & 
-- (!\memory_unit|ram_address[4]~2_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1181_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[0]~3_combout\,
	datab => \memory_unit|ram_address[4]~2_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~1179_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1181_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1182_combout\);

-- Location: LCCOMB_X58_Y53_N20
\memory_unit|rw_96x8_sync_u|RAM~1305\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1305_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1304_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1302_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \memory_unit|rw_96x8_sync_u|RAM~1304_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1302_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1305_combout\);

-- Location: FF_X59_Y52_N17
\memory_unit|rw_96x8_sync_u|RAM~229\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1305_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~229_q\);

-- Location: LCCOMB_X59_Y52_N0
\memory_unit|rw_96x8_sync_u|RAM~485feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~485feeder_combout\ = \cpu_u|data_path_u|BUS1[5]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~485feeder_combout\);

-- Location: FF_X59_Y52_N1
\memory_unit|rw_96x8_sync_u|RAM~485\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~485feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1309_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~485_q\);

-- Location: LCCOMB_X59_Y52_N16
\memory_unit|rw_96x8_sync_u|RAM~1177\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1177_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1176_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~485_q\)) # (!\memory_unit|ram_address[1]~1_combout\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1176_combout\ & 
-- (\memory_unit|ram_address[1]~1_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~229_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~1176_combout\,
	datab => \memory_unit|ram_address[1]~1_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~229_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~485_q\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1177_combout\);

-- Location: LCCOMB_X59_Y49_N20
\memory_unit|rw_96x8_sync_u|RAM~1185\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1185_combout\ = (\memory_unit|ram_address[4]~2_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1182_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~1184_combout\)) # (!\memory_unit|rw_96x8_sync_u|RAM~1182_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~1177_combout\))))) # (!\memory_unit|ram_address[4]~2_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1182_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~1184_combout\,
	datab => \memory_unit|ram_address[4]~2_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~1182_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1177_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1185_combout\);

-- Location: LCCOMB_X63_Y49_N14
\memory_unit|rw_96x8_sync_u|RAM~269feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~269feeder_combout\ = \cpu_u|data_path_u|BUS1[5]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~269feeder_combout\);

-- Location: LCCOMB_X63_Y49_N30
\memory_unit|rw_96x8_sync_u|RAM~1378\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1378_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1363_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1313_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \memory_unit|rw_96x8_sync_u|RAM~1363_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1313_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1378_combout\);

-- Location: FF_X63_Y49_N15
\memory_unit|rw_96x8_sync_u|RAM~269\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~269feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~269_q\);

-- Location: FF_X63_Y49_N25
\memory_unit|rw_96x8_sync_u|RAM~525\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~525_q\);

-- Location: LCCOMB_X63_Y49_N24
\memory_unit|rw_96x8_sync_u|RAM~1215\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1215_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1214_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~525_q\) # (!\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|rw_96x8_sync_u|RAM~1214_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~269_q\ & ((\memory_unit|ram_address[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~1214_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~269_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~525_q\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1215_combout\);

-- Location: LCCOMB_X63_Y50_N4
\memory_unit|rw_96x8_sync_u|RAM~509feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~509feeder_combout\ = \cpu_u|data_path_u|BUS1[5]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~509feeder_combout\);

-- Location: FF_X63_Y50_N5
\memory_unit|rw_96x8_sync_u|RAM~509\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~509feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~509_q\);

-- Location: LCCOMB_X63_Y50_N16
\memory_unit|rw_96x8_sync_u|RAM~1365\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1365_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1315_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1363_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory_unit|rw_96x8_sync_u|RAM~1315_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1363_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1365_combout\);

-- Location: FF_X63_Y50_N31
\memory_unit|rw_96x8_sync_u|RAM~253\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~253_q\);

-- Location: FF_X63_Y48_N31
\memory_unit|rw_96x8_sync_u|RAM~245\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1366_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~245_q\);

-- Location: LCCOMB_X63_Y48_N30
\memory_unit|rw_96x8_sync_u|RAM~1207\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1207_combout\ = (\memory_unit|ram_address[0]~3_combout\ & (((\memory_unit|ram_address[5]~0_combout\)))) # (!\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|ram_address[5]~0_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~501_q\)) # (!\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~245_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~501_q\,
	datab => \memory_unit|ram_address[0]~3_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~245_q\,
	datad => \memory_unit|ram_address[5]~0_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1207_combout\);

-- Location: LCCOMB_X63_Y50_N30
\memory_unit|rw_96x8_sync_u|RAM~1208\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1208_combout\ = (\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1207_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~509_q\)) # (!\memory_unit|rw_96x8_sync_u|RAM~1207_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~253_q\))))) # (!\memory_unit|ram_address[0]~3_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1207_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[0]~3_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~509_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~253_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1207_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1208_combout\);

-- Location: LCCOMB_X62_Y48_N24
\memory_unit|rw_96x8_sync_u|RAM~373feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~373feeder_combout\ = \cpu_u|data_path_u|BUS1[5]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~373feeder_combout\);

-- Location: LCCOMB_X62_Y48_N8
\memory_unit|rw_96x8_sync_u|RAM~1373\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1373_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1301_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1368_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~1301_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1368_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1373_combout\);

-- Location: FF_X62_Y48_N25
\memory_unit|rw_96x8_sync_u|RAM~373\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~373feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~373_q\);

-- Location: FF_X62_Y48_N19
\memory_unit|rw_96x8_sync_u|RAM~117\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~117_q\);

-- Location: LCCOMB_X62_Y48_N18
\memory_unit|rw_96x8_sync_u|RAM~1211\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1211_combout\ = (\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~373_q\) # ((\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|ram_address[5]~0_combout\ & 
-- (((\memory_unit|rw_96x8_sync_u|RAM~117_q\ & !\memory_unit|ram_address[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[5]~0_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~373_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~117_q\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1211_combout\);

-- Location: FF_X61_Y48_N27
\memory_unit|rw_96x8_sync_u|RAM~381\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~381_q\);

-- Location: LCCOMB_X62_Y50_N26
\memory_unit|rw_96x8_sync_u|RAM~125feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~125feeder_combout\ = \cpu_u|data_path_u|BUS1[5]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~125feeder_combout\);

-- Location: LCCOMB_X62_Y50_N22
\memory_unit|rw_96x8_sync_u|RAM~1374\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1374_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1368_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1315_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory_unit|rw_96x8_sync_u|RAM~1368_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1315_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1374_combout\);

-- Location: FF_X62_Y50_N27
\memory_unit|rw_96x8_sync_u|RAM~125\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~125feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~125_q\);

-- Location: LCCOMB_X61_Y48_N26
\memory_unit|rw_96x8_sync_u|RAM~1212\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1212_combout\ = (\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1211_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~381_q\)) # (!\memory_unit|rw_96x8_sync_u|RAM~1211_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~125_q\))))) # (!\memory_unit|ram_address[0]~3_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~1211_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[0]~3_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~1211_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~381_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~125_q\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1212_combout\);

-- Location: LCCOMB_X62_Y52_N10
\memory_unit|rw_96x8_sync_u|RAM~141feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~141feeder_combout\ = \cpu_u|data_path_u|BUS1[5]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~141feeder_combout\);

-- Location: LCCOMB_X62_Y52_N14
\memory_unit|rw_96x8_sync_u|RAM~1370\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1370_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1313_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1368_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \memory_unit|rw_96x8_sync_u|RAM~1313_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1368_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1370_combout\);

-- Location: FF_X62_Y52_N11
\memory_unit|rw_96x8_sync_u|RAM~141\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~141feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1370_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~141_q\);

-- Location: FF_X61_Y48_N29
\memory_unit|rw_96x8_sync_u|RAM~397\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1372_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~397_q\);

-- Location: LCCOMB_X61_Y52_N24
\memory_unit|rw_96x8_sync_u|RAM~389feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~389feeder_combout\ = \cpu_u|data_path_u|BUS1[5]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~389feeder_combout\);

-- Location: LCCOMB_X61_Y52_N4
\memory_unit|rw_96x8_sync_u|RAM~1369\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1369_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1368_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1308_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory_unit|rw_96x8_sync_u|RAM~1368_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1308_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1369_combout\);

-- Location: FF_X61_Y52_N25
\memory_unit|rw_96x8_sync_u|RAM~389\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~389feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~389_q\);

-- Location: FF_X61_Y52_N31
\memory_unit|rw_96x8_sync_u|RAM~133\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~133_q\);

-- Location: LCCOMB_X61_Y52_N30
\memory_unit|rw_96x8_sync_u|RAM~1209\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1209_combout\ = (\memory_unit|ram_address[0]~3_combout\ & (((\memory_unit|ram_address[5]~0_combout\)))) # (!\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|ram_address[5]~0_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~389_q\)) # (!\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~133_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[0]~3_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~389_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~133_q\,
	datad => \memory_unit|ram_address[5]~0_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1209_combout\);

-- Location: LCCOMB_X61_Y48_N28
\memory_unit|rw_96x8_sync_u|RAM~1210\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1210_combout\ = (\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1209_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~397_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1209_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~141_q\)))) # (!\memory_unit|ram_address[0]~3_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1209_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[0]~3_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~141_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~397_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1209_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1210_combout\);

-- Location: LCCOMB_X61_Y48_N0
\memory_unit|rw_96x8_sync_u|RAM~1213\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1213_combout\ = (\memory_unit|ram_address[4]~2_combout\ & (\memory_unit|ram_address[1]~1_combout\)) # (!\memory_unit|ram_address[4]~2_combout\ & ((\memory_unit|ram_address[1]~1_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~1210_combout\))) # (!\memory_unit|ram_address[1]~1_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~1212_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[4]~2_combout\,
	datab => \memory_unit|ram_address[1]~1_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~1212_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1210_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1213_combout\);

-- Location: LCCOMB_X52_Y49_N28
\memory_unit|rw_96x8_sync_u|RAM~1216\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1216_combout\ = (\memory_unit|ram_address[4]~2_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1213_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~1215_combout\)) # (!\memory_unit|rw_96x8_sync_u|RAM~1213_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~1208_combout\))))) # (!\memory_unit|ram_address[4]~2_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1213_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[4]~2_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~1215_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~1208_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1213_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1216_combout\);

-- Location: LCCOMB_X52_Y49_N12
\memory_unit|rw_96x8_sync_u|RAM~1217\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1217_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1206_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1216_combout\)) # (!\memory_unit|ram_address[3]~4_combout\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1206_combout\ & 
-- (\memory_unit|ram_address[3]~4_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~1185_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~1206_combout\,
	datab => \memory_unit|ram_address[3]~4_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~1185_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1216_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1217_combout\);

-- Location: LCCOMB_X52_Y49_N18
\cpu_u|data_path_u|BUS2[5]~100\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[5]~100_combout\ = (\memory_unit|Equal0~0_combout\ & (!\memory_unit|ram_address[5]~0_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~1423_combout\))) # (!\memory_unit|Equal0~0_combout\ & 
-- (((\memory_unit|rw_96x8_sync_u|RAM~1217_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|Equal0~0_combout\,
	datab => \memory_unit|ram_address[5]~0_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~1423_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1217_combout\,
	combout => \cpu_u|data_path_u|BUS2[5]~100_combout\);

-- Location: LCCOMB_X56_Y47_N24
\cpu_u|data_path_u|BUS2[7]~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[7]~10_combout\ = (\cpu_u|control_unit_module|Selector19~2_combout\ & (\cpu_u|data_path_u|MAR\(7) & \cpu_u|control_unit_module|Selector18~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_u|control_unit_module|Selector19~2_combout\,
	datac => \cpu_u|data_path_u|MAR\(7),
	datad => \cpu_u|control_unit_module|Selector18~3_combout\,
	combout => \cpu_u|data_path_u|BUS2[7]~10_combout\);

-- Location: LCCOMB_X53_Y47_N20
\cpu_u|data_path_u|BUS2[5]~101\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[5]~101_combout\ = (\cpu_u|control_unit_module|Selector19~2_combout\ & (\cpu_u|control_unit_module|Selector18~3_combout\ & \memory_unit|rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_u|control_unit_module|Selector19~2_combout\,
	datac => \cpu_u|control_unit_module|Selector18~3_combout\,
	datad => \memory_unit|rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a5\,
	combout => \cpu_u|data_path_u|BUS2[5]~101_combout\);

-- Location: LCCOMB_X53_Y47_N14
\cpu_u|data_path_u|BUS2[5]~102\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[5]~102_combout\ = (\cpu_u|data_path_u|BUS2[7]~12_combout\ & ((\cpu_u|data_path_u|BUS1[5]~11_combout\) # ((\cpu_u|data_path_u|BUS2[7]~10_combout\)))) # (!\cpu_u|data_path_u|BUS2[7]~12_combout\ & 
-- (((!\cpu_u|data_path_u|BUS2[7]~10_combout\ & \cpu_u|data_path_u|BUS2[5]~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	datab => \cpu_u|data_path_u|BUS2[7]~12_combout\,
	datac => \cpu_u|data_path_u|BUS2[7]~10_combout\,
	datad => \cpu_u|data_path_u|BUS2[5]~101_combout\,
	combout => \cpu_u|data_path_u|BUS2[5]~102_combout\);

-- Location: LCCOMB_X56_Y47_N8
\cpu_u|data_path_u|BUS2[7]~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[7]~13_combout\ = (\cpu_u|data_path_u|BUS2[7]~10_combout\ & ((\cpu_u|data_path_u|BUS2[7]~12_combout\) # (\cpu_u|data_path_u|MAR\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|BUS2[7]~12_combout\,
	datab => \cpu_u|data_path_u|MAR\(4),
	datad => \cpu_u|data_path_u|BUS2[7]~10_combout\,
	combout => \cpu_u|data_path_u|BUS2[7]~13_combout\);

-- Location: LCCOMB_X52_Y49_N16
\cpu_u|data_path_u|BUS2[5]~103\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[5]~103_combout\ = (\cpu_u|data_path_u|BUS2[5]~102_combout\ & (((\cpu_u|data_path_u|BUS2[5]~100_combout\) # (!\cpu_u|data_path_u|BUS2[7]~13_combout\)))) # (!\cpu_u|data_path_u|BUS2[5]~102_combout\ & 
-- (\cpu_u|data_path_u|BUS2[5]~99_combout\ & ((\cpu_u|data_path_u|BUS2[7]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|BUS2[5]~99_combout\,
	datab => \cpu_u|data_path_u|BUS2[5]~100_combout\,
	datac => \cpu_u|data_path_u|BUS2[5]~102_combout\,
	datad => \cpu_u|data_path_u|BUS2[7]~13_combout\,
	combout => \cpu_u|data_path_u|BUS2[5]~103_combout\);

-- Location: LCCOMB_X52_Y49_N20
\cpu_u|data_path_u|BUS2[5]~104\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[5]~104_combout\ = (\cpu_u|data_path_u|Equal2~2_combout\ & ((\cpu_u|data_path_u|BUS2[5]~103_combout\))) # (!\cpu_u|data_path_u|Equal2~2_combout\ & (\cpu_u|data_path_u|ALU_unit|Add2~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|Equal2~2_combout\,
	datab => \cpu_u|data_path_u|ALU_unit|Add2~9_combout\,
	datad => \cpu_u|data_path_u|BUS2[5]~103_combout\,
	combout => \cpu_u|data_path_u|BUS2[5]~104_combout\);

-- Location: LCCOMB_X53_Y49_N28
\cpu_u|data_path_u|ALU_unit|Mux3~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Mux3~0_combout\ = (\cpu_u|data_path_u|BUS1[5]~11_combout\ & ((\cpu_u|data_path_u|ALU_unit|Mux8~3_combout\) # ((\cpu_u|data_path_u|B_Reg\(5) & \cpu_u|data_path_u|ALU_unit|Mux8~1_combout\)))) # 
-- (!\cpu_u|data_path_u|BUS1[5]~11_combout\ & (\cpu_u|data_path_u|ALU_unit|Mux8~3_combout\ & ((\cpu_u|data_path_u|B_Reg\(5)) # (!\cpu_u|data_path_u|ALU_unit|Mux8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	datab => \cpu_u|data_path_u|ALU_unit|Mux8~3_combout\,
	datac => \cpu_u|data_path_u|B_Reg\(5),
	datad => \cpu_u|data_path_u|ALU_unit|Mux8~1_combout\,
	combout => \cpu_u|data_path_u|ALU_unit|Mux3~0_combout\);

-- Location: FF_X54_Y50_N29
\cpu_u|data_path_u|A_Reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS2[4]~119_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu_u|control_unit_module|Selector22~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu_u|data_path_u|A_Reg\(4));

-- Location: LCCOMB_X54_Y50_N28
\cpu_u|data_path_u|BUS1[4]~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS1[4]~9_combout\ = (\cpu_u|control_unit_module|Selector17~2_combout\ & (((\cpu_u|data_path_u|A_Reg\(4) & !\cpu_u|control_unit_module|Selector16~5_combout\)))) # (!\cpu_u|control_unit_module|Selector17~2_combout\ & 
-- (\cpu_u|data_path_u|BUS1[4]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|BUS1[4]~8_combout\,
	datab => \cpu_u|control_unit_module|Selector17~2_combout\,
	datac => \cpu_u|data_path_u|A_Reg\(4),
	datad => \cpu_u|control_unit_module|Selector16~5_combout\,
	combout => \cpu_u|data_path_u|BUS1[4]~9_combout\);

-- Location: LCCOMB_X53_Y50_N12
\cpu_u|data_path_u|ALU_unit|Add0~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Add0~6_combout\ = (\cpu_u|data_path_u|BUS1[3]~7_combout\ & ((\cpu_u|data_path_u|B_Reg\(3) & (!\cpu_u|data_path_u|ALU_unit|Add0~5\)) # (!\cpu_u|data_path_u|B_Reg\(3) & (\cpu_u|data_path_u|ALU_unit|Add0~5\ & VCC)))) # 
-- (!\cpu_u|data_path_u|BUS1[3]~7_combout\ & ((\cpu_u|data_path_u|B_Reg\(3) & ((\cpu_u|data_path_u|ALU_unit|Add0~5\) # (GND))) # (!\cpu_u|data_path_u|B_Reg\(3) & (!\cpu_u|data_path_u|ALU_unit|Add0~5\))))
-- \cpu_u|data_path_u|ALU_unit|Add0~7\ = CARRY((\cpu_u|data_path_u|BUS1[3]~7_combout\ & (\cpu_u|data_path_u|B_Reg\(3) & !\cpu_u|data_path_u|ALU_unit|Add0~5\)) # (!\cpu_u|data_path_u|BUS1[3]~7_combout\ & ((\cpu_u|data_path_u|B_Reg\(3)) # 
-- (!\cpu_u|data_path_u|ALU_unit|Add0~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	datab => \cpu_u|data_path_u|B_Reg\(3),
	datad => VCC,
	cin => \cpu_u|data_path_u|ALU_unit|Add0~5\,
	combout => \cpu_u|data_path_u|ALU_unit|Add0~6_combout\,
	cout => \cpu_u|data_path_u|ALU_unit|Add0~7\);

-- Location: LCCOMB_X53_Y50_N14
\cpu_u|data_path_u|ALU_unit|Add0~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Add0~8_combout\ = ((\cpu_u|data_path_u|B_Reg\(4) $ (\cpu_u|data_path_u|BUS1[4]~9_combout\ $ (\cpu_u|data_path_u|ALU_unit|Add0~7\)))) # (GND)
-- \cpu_u|data_path_u|ALU_unit|Add0~9\ = CARRY((\cpu_u|data_path_u|B_Reg\(4) & (\cpu_u|data_path_u|BUS1[4]~9_combout\ & !\cpu_u|data_path_u|ALU_unit|Add0~7\)) # (!\cpu_u|data_path_u|B_Reg\(4) & ((\cpu_u|data_path_u|BUS1[4]~9_combout\) # 
-- (!\cpu_u|data_path_u|ALU_unit|Add0~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|B_Reg\(4),
	datab => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	datad => VCC,
	cin => \cpu_u|data_path_u|ALU_unit|Add0~7\,
	combout => \cpu_u|data_path_u|ALU_unit|Add0~8_combout\,
	cout => \cpu_u|data_path_u|ALU_unit|Add0~9\);

-- Location: LCCOMB_X53_Y50_N16
\cpu_u|data_path_u|ALU_unit|Add0~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Add0~10_combout\ = (\cpu_u|data_path_u|B_Reg\(5) & ((\cpu_u|data_path_u|BUS1[5]~11_combout\ & (!\cpu_u|data_path_u|ALU_unit|Add0~9\)) # (!\cpu_u|data_path_u|BUS1[5]~11_combout\ & ((\cpu_u|data_path_u|ALU_unit|Add0~9\) # 
-- (GND))))) # (!\cpu_u|data_path_u|B_Reg\(5) & ((\cpu_u|data_path_u|BUS1[5]~11_combout\ & (\cpu_u|data_path_u|ALU_unit|Add0~9\ & VCC)) # (!\cpu_u|data_path_u|BUS1[5]~11_combout\ & (!\cpu_u|data_path_u|ALU_unit|Add0~9\))))
-- \cpu_u|data_path_u|ALU_unit|Add0~11\ = CARRY((\cpu_u|data_path_u|B_Reg\(5) & ((!\cpu_u|data_path_u|ALU_unit|Add0~9\) # (!\cpu_u|data_path_u|BUS1[5]~11_combout\))) # (!\cpu_u|data_path_u|B_Reg\(5) & (!\cpu_u|data_path_u|BUS1[5]~11_combout\ & 
-- !\cpu_u|data_path_u|ALU_unit|Add0~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|B_Reg\(5),
	datab => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	datad => VCC,
	cin => \cpu_u|data_path_u|ALU_unit|Add0~9\,
	combout => \cpu_u|data_path_u|ALU_unit|Add0~10_combout\,
	cout => \cpu_u|data_path_u|ALU_unit|Add0~11\);

-- Location: LCCOMB_X53_Y49_N14
\cpu_u|data_path_u|ALU_unit|Mux3~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Mux3~1_combout\ = (\cpu_u|data_path_u|ALU_unit|Mux8~1_combout\ & (\cpu_u|data_path_u|ALU_unit|Mux3~0_combout\)) # (!\cpu_u|data_path_u|ALU_unit|Mux8~1_combout\ & ((\cpu_u|data_path_u|ALU_unit|Mux3~0_combout\ & 
-- (\cpu_u|data_path_u|ALU_unit|Add1~10_combout\)) # (!\cpu_u|data_path_u|ALU_unit|Mux3~0_combout\ & ((\cpu_u|data_path_u|ALU_unit|Add0~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|ALU_unit|Mux8~1_combout\,
	datab => \cpu_u|data_path_u|ALU_unit|Mux3~0_combout\,
	datac => \cpu_u|data_path_u|ALU_unit|Add1~10_combout\,
	datad => \cpu_u|data_path_u|ALU_unit|Add0~10_combout\,
	combout => \cpu_u|data_path_u|ALU_unit|Mux3~1_combout\);

-- Location: LCCOMB_X53_Y48_N18
\cpu_u|data_path_u|ALU_unit|Add2~27\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Add2~27_combout\ = (\cpu_u|data_path_u|B_Reg\(4) & ((GND) # (!\cpu_u|data_path_u|ALU_unit|Add2~26\))) # (!\cpu_u|data_path_u|B_Reg\(4) & (\cpu_u|data_path_u|ALU_unit|Add2~26\ $ (GND)))
-- \cpu_u|data_path_u|ALU_unit|Add2~28\ = CARRY((\cpu_u|data_path_u|B_Reg\(4)) # (!\cpu_u|data_path_u|ALU_unit|Add2~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu_u|data_path_u|B_Reg\(4),
	datad => VCC,
	cin => \cpu_u|data_path_u|ALU_unit|Add2~26\,
	combout => \cpu_u|data_path_u|ALU_unit|Add2~27_combout\,
	cout => \cpu_u|data_path_u|ALU_unit|Add2~28\);

-- Location: LCCOMB_X53_Y48_N20
\cpu_u|data_path_u|ALU_unit|Add2~29\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Add2~29_combout\ = (\cpu_u|data_path_u|B_Reg\(5) & (\cpu_u|data_path_u|ALU_unit|Add2~28\ & VCC)) # (!\cpu_u|data_path_u|B_Reg\(5) & (!\cpu_u|data_path_u|ALU_unit|Add2~28\))
-- \cpu_u|data_path_u|ALU_unit|Add2~30\ = CARRY((!\cpu_u|data_path_u|B_Reg\(5) & !\cpu_u|data_path_u|ALU_unit|Add2~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu_u|data_path_u|B_Reg\(5),
	datad => VCC,
	cin => \cpu_u|data_path_u|ALU_unit|Add2~28\,
	combout => \cpu_u|data_path_u|ALU_unit|Add2~29_combout\,
	cout => \cpu_u|data_path_u|ALU_unit|Add2~30\);

-- Location: LCCOMB_X53_Y48_N8
\cpu_u|data_path_u|BUS1[3]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS1[3]~6_combout\ = (\cpu_u|control_unit_module|Selector16~3_combout\ & (((\cpu_u|data_path_u|B_Reg\(3))))) # (!\cpu_u|control_unit_module|Selector16~3_combout\ & ((\cpu_u|control_unit_module|Selector16~4_combout\ & 
-- ((\cpu_u|data_path_u|B_Reg\(3)))) # (!\cpu_u|control_unit_module|Selector16~4_combout\ & (\cpu_u|data_path_u|PC\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|PC\(3),
	datab => \cpu_u|control_unit_module|Selector16~3_combout\,
	datac => \cpu_u|data_path_u|B_Reg\(3),
	datad => \cpu_u|control_unit_module|Selector16~4_combout\,
	combout => \cpu_u|data_path_u|BUS1[3]~6_combout\);

-- Location: LCCOMB_X54_Y50_N2
\cpu_u|data_path_u|BUS1[3]~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS1[3]~7_combout\ = (\cpu_u|control_unit_module|Selector17~2_combout\ & (\cpu_u|data_path_u|A_Reg\(3) & (!\cpu_u|control_unit_module|Selector16~5_combout\))) # (!\cpu_u|control_unit_module|Selector17~2_combout\ & 
-- (((\cpu_u|data_path_u|BUS1[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|A_Reg\(3),
	datab => \cpu_u|control_unit_module|Selector16~5_combout\,
	datac => \cpu_u|control_unit_module|Selector17~2_combout\,
	datad => \cpu_u|data_path_u|BUS1[3]~6_combout\,
	combout => \cpu_u|data_path_u|BUS1[3]~7_combout\);

-- Location: LCCOMB_X53_Y48_N4
\cpu_u|data_path_u|B_Reg[0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|B_Reg[0]~feeder_combout\ = \cpu_u|data_path_u|BUS2[0]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS2[0]~17_combout\,
	combout => \cpu_u|data_path_u|B_Reg[0]~feeder_combout\);

-- Location: FF_X53_Y48_N5
\cpu_u|data_path_u|B_Reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \cpu_u|data_path_u|B_Reg[0]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \cpu_u|control_unit_module|Selector23~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu_u|data_path_u|B_Reg\(0));

-- Location: LCCOMB_X54_Y50_N8
\cpu_u|data_path_u|ALU_unit|Add3~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Add3~0_combout\ = (\cpu_u|data_path_u|BUS1[0]~1_combout\ & (\cpu_u|data_path_u|B_Reg\(0) $ (VCC))) # (!\cpu_u|data_path_u|BUS1[0]~1_combout\ & (\cpu_u|data_path_u|B_Reg\(0) & VCC))
-- \cpu_u|data_path_u|ALU_unit|Add3~1\ = CARRY((\cpu_u|data_path_u|BUS1[0]~1_combout\ & \cpu_u|data_path_u|B_Reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	datab => \cpu_u|data_path_u|B_Reg\(0),
	datad => VCC,
	combout => \cpu_u|data_path_u|ALU_unit|Add3~0_combout\,
	cout => \cpu_u|data_path_u|ALU_unit|Add3~1\);

-- Location: LCCOMB_X54_Y50_N10
\cpu_u|data_path_u|ALU_unit|Add3~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Add3~2_combout\ = (\cpu_u|data_path_u|BUS1[1]~3_combout\ & ((\cpu_u|data_path_u|B_Reg\(1) & (\cpu_u|data_path_u|ALU_unit|Add3~1\ & VCC)) # (!\cpu_u|data_path_u|B_Reg\(1) & (!\cpu_u|data_path_u|ALU_unit|Add3~1\)))) # 
-- (!\cpu_u|data_path_u|BUS1[1]~3_combout\ & ((\cpu_u|data_path_u|B_Reg\(1) & (!\cpu_u|data_path_u|ALU_unit|Add3~1\)) # (!\cpu_u|data_path_u|B_Reg\(1) & ((\cpu_u|data_path_u|ALU_unit|Add3~1\) # (GND)))))
-- \cpu_u|data_path_u|ALU_unit|Add3~3\ = CARRY((\cpu_u|data_path_u|BUS1[1]~3_combout\ & (!\cpu_u|data_path_u|B_Reg\(1) & !\cpu_u|data_path_u|ALU_unit|Add3~1\)) # (!\cpu_u|data_path_u|BUS1[1]~3_combout\ & ((!\cpu_u|data_path_u|ALU_unit|Add3~1\) # 
-- (!\cpu_u|data_path_u|B_Reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	datab => \cpu_u|data_path_u|B_Reg\(1),
	datad => VCC,
	cin => \cpu_u|data_path_u|ALU_unit|Add3~1\,
	combout => \cpu_u|data_path_u|ALU_unit|Add3~2_combout\,
	cout => \cpu_u|data_path_u|ALU_unit|Add3~3\);

-- Location: LCCOMB_X54_Y50_N14
\cpu_u|data_path_u|ALU_unit|Add3~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Add3~6_combout\ = (\cpu_u|data_path_u|B_Reg\(3) & ((\cpu_u|data_path_u|BUS1[3]~7_combout\ & (\cpu_u|data_path_u|ALU_unit|Add3~5\ & VCC)) # (!\cpu_u|data_path_u|BUS1[3]~7_combout\ & (!\cpu_u|data_path_u|ALU_unit|Add3~5\)))) # 
-- (!\cpu_u|data_path_u|B_Reg\(3) & ((\cpu_u|data_path_u|BUS1[3]~7_combout\ & (!\cpu_u|data_path_u|ALU_unit|Add3~5\)) # (!\cpu_u|data_path_u|BUS1[3]~7_combout\ & ((\cpu_u|data_path_u|ALU_unit|Add3~5\) # (GND)))))
-- \cpu_u|data_path_u|ALU_unit|Add3~7\ = CARRY((\cpu_u|data_path_u|B_Reg\(3) & (!\cpu_u|data_path_u|BUS1[3]~7_combout\ & !\cpu_u|data_path_u|ALU_unit|Add3~5\)) # (!\cpu_u|data_path_u|B_Reg\(3) & ((!\cpu_u|data_path_u|ALU_unit|Add3~5\) # 
-- (!\cpu_u|data_path_u|BUS1[3]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|B_Reg\(3),
	datab => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	datad => VCC,
	cin => \cpu_u|data_path_u|ALU_unit|Add3~5\,
	combout => \cpu_u|data_path_u|ALU_unit|Add3~6_combout\,
	cout => \cpu_u|data_path_u|ALU_unit|Add3~7\);

-- Location: LCCOMB_X54_Y50_N16
\cpu_u|data_path_u|ALU_unit|Add3~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Add3~8_combout\ = ((\cpu_u|data_path_u|B_Reg\(4) $ (\cpu_u|data_path_u|BUS1[4]~9_combout\ $ (!\cpu_u|data_path_u|ALU_unit|Add3~7\)))) # (GND)
-- \cpu_u|data_path_u|ALU_unit|Add3~9\ = CARRY((\cpu_u|data_path_u|B_Reg\(4) & ((\cpu_u|data_path_u|BUS1[4]~9_combout\) # (!\cpu_u|data_path_u|ALU_unit|Add3~7\))) # (!\cpu_u|data_path_u|B_Reg\(4) & (\cpu_u|data_path_u|BUS1[4]~9_combout\ & 
-- !\cpu_u|data_path_u|ALU_unit|Add3~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|B_Reg\(4),
	datab => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	datad => VCC,
	cin => \cpu_u|data_path_u|ALU_unit|Add3~7\,
	combout => \cpu_u|data_path_u|ALU_unit|Add3~8_combout\,
	cout => \cpu_u|data_path_u|ALU_unit|Add3~9\);

-- Location: LCCOMB_X54_Y50_N18
\cpu_u|data_path_u|ALU_unit|Add3~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Add3~10_combout\ = (\cpu_u|data_path_u|B_Reg\(5) & ((\cpu_u|data_path_u|BUS1[5]~11_combout\ & (\cpu_u|data_path_u|ALU_unit|Add3~9\ & VCC)) # (!\cpu_u|data_path_u|BUS1[5]~11_combout\ & (!\cpu_u|data_path_u|ALU_unit|Add3~9\)))) # 
-- (!\cpu_u|data_path_u|B_Reg\(5) & ((\cpu_u|data_path_u|BUS1[5]~11_combout\ & (!\cpu_u|data_path_u|ALU_unit|Add3~9\)) # (!\cpu_u|data_path_u|BUS1[5]~11_combout\ & ((\cpu_u|data_path_u|ALU_unit|Add3~9\) # (GND)))))
-- \cpu_u|data_path_u|ALU_unit|Add3~11\ = CARRY((\cpu_u|data_path_u|B_Reg\(5) & (!\cpu_u|data_path_u|BUS1[5]~11_combout\ & !\cpu_u|data_path_u|ALU_unit|Add3~9\)) # (!\cpu_u|data_path_u|B_Reg\(5) & ((!\cpu_u|data_path_u|ALU_unit|Add3~9\) # 
-- (!\cpu_u|data_path_u|BUS1[5]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|B_Reg\(5),
	datab => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	datad => VCC,
	cin => \cpu_u|data_path_u|ALU_unit|Add3~9\,
	combout => \cpu_u|data_path_u|ALU_unit|Add3~10_combout\,
	cout => \cpu_u|data_path_u|ALU_unit|Add3~11\);

-- Location: LCCOMB_X55_Y50_N4
\cpu_u|data_path_u|ALU_unit|Mux8~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Mux8~0_combout\ = (!\cpu_u|control_unit_module|ALU_Sel[2]~24_combout\ & (\cpu_u|data_path_u|ALU_unit|Mux9~3_combout\ & ((\cpu_u|control_unit_module|ALU_Sel[0]~21_combout\) # 
-- (!\cpu_u|control_unit_module|ALU_Sel[2]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|control_unit_module|ALU_Sel[2]~23_combout\,
	datab => \cpu_u|control_unit_module|ALU_Sel[2]~24_combout\,
	datac => \cpu_u|control_unit_module|ALU_Sel[0]~21_combout\,
	datad => \cpu_u|data_path_u|ALU_unit|Mux9~3_combout\,
	combout => \cpu_u|data_path_u|ALU_unit|Mux8~0_combout\);

-- Location: LCCOMB_X53_Y49_N6
\cpu_u|data_path_u|ALU_unit|Add2~44\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Add2~44_combout\ = (\cpu_u|control_unit_module|ALU_Sel[2]~24_combout\ & ((\cpu_u|data_path_u|ALU_unit|Add2~29_combout\) # ((\cpu_u|data_path_u|ALU_unit|Add3~10_combout\ & \cpu_u|data_path_u|ALU_unit|Mux8~0_combout\)))) # 
-- (!\cpu_u|control_unit_module|ALU_Sel[2]~24_combout\ & (((\cpu_u|data_path_u|ALU_unit|Add3~10_combout\ & \cpu_u|data_path_u|ALU_unit|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|control_unit_module|ALU_Sel[2]~24_combout\,
	datab => \cpu_u|data_path_u|ALU_unit|Add2~29_combout\,
	datac => \cpu_u|data_path_u|ALU_unit|Add3~10_combout\,
	datad => \cpu_u|data_path_u|ALU_unit|Mux8~0_combout\,
	combout => \cpu_u|data_path_u|ALU_unit|Add2~44_combout\);

-- Location: LCCOMB_X52_Y49_N30
\cpu_u|data_path_u|BUS2[5]~105\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[5]~105_combout\ = (\cpu_u|data_path_u|Equal2~2_combout\ & (\cpu_u|data_path_u|BUS2[5]~104_combout\)) # (!\cpu_u|data_path_u|Equal2~2_combout\ & ((\cpu_u|data_path_u|ALU_unit|Add2~44_combout\) # 
-- ((\cpu_u|data_path_u|BUS2[5]~104_combout\ & \cpu_u|data_path_u|ALU_unit|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|Equal2~2_combout\,
	datab => \cpu_u|data_path_u|BUS2[5]~104_combout\,
	datac => \cpu_u|data_path_u|ALU_unit|Mux3~1_combout\,
	datad => \cpu_u|data_path_u|ALU_unit|Add2~44_combout\,
	combout => \cpu_u|data_path_u|BUS2[5]~105_combout\);

-- Location: FF_X53_Y47_N31
\cpu_u|data_path_u|B_Reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS2[5]~105_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu_u|control_unit_module|Selector23~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu_u|data_path_u|B_Reg\(5));

-- Location: LCCOMB_X53_Y48_N0
\cpu_u|data_path_u|BUS1[6]~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS1[6]~12_combout\ = (\cpu_u|control_unit_module|Selector16~3_combout\ & (((\cpu_u|data_path_u|B_Reg\(6))))) # (!\cpu_u|control_unit_module|Selector16~3_combout\ & ((\cpu_u|control_unit_module|Selector16~4_combout\ & 
-- ((\cpu_u|data_path_u|B_Reg\(6)))) # (!\cpu_u|control_unit_module|Selector16~4_combout\ & (\cpu_u|data_path_u|PC\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|PC\(6),
	datab => \cpu_u|control_unit_module|Selector16~3_combout\,
	datac => \cpu_u|data_path_u|B_Reg\(6),
	datad => \cpu_u|control_unit_module|Selector16~4_combout\,
	combout => \cpu_u|data_path_u|BUS1[6]~12_combout\);

-- Location: LCCOMB_X54_Y50_N4
\cpu_u|data_path_u|BUS1[6]~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS1[6]~13_combout\ = (\cpu_u|control_unit_module|Selector17~2_combout\ & (\cpu_u|data_path_u|A_Reg\(6) & ((!\cpu_u|control_unit_module|Selector16~5_combout\)))) # (!\cpu_u|control_unit_module|Selector17~2_combout\ & 
-- (((\cpu_u|data_path_u|BUS1[6]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|A_Reg\(6),
	datab => \cpu_u|control_unit_module|Selector17~2_combout\,
	datac => \cpu_u|data_path_u|BUS1[6]~12_combout\,
	datad => \cpu_u|control_unit_module|Selector16~5_combout\,
	combout => \cpu_u|data_path_u|BUS1[6]~13_combout\);

-- Location: LCCOMB_X54_Y50_N20
\cpu_u|data_path_u|ALU_unit|Add3~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Add3~12_combout\ = ((\cpu_u|data_path_u|B_Reg\(6) $ (\cpu_u|data_path_u|BUS1[6]~13_combout\ $ (!\cpu_u|data_path_u|ALU_unit|Add3~11\)))) # (GND)
-- \cpu_u|data_path_u|ALU_unit|Add3~13\ = CARRY((\cpu_u|data_path_u|B_Reg\(6) & ((\cpu_u|data_path_u|BUS1[6]~13_combout\) # (!\cpu_u|data_path_u|ALU_unit|Add3~11\))) # (!\cpu_u|data_path_u|B_Reg\(6) & (\cpu_u|data_path_u|BUS1[6]~13_combout\ & 
-- !\cpu_u|data_path_u|ALU_unit|Add3~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|B_Reg\(6),
	datab => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	datad => VCC,
	cin => \cpu_u|data_path_u|ALU_unit|Add3~11\,
	combout => \cpu_u|data_path_u|ALU_unit|Add3~12_combout\,
	cout => \cpu_u|data_path_u|ALU_unit|Add3~13\);

-- Location: LCCOMB_X55_Y48_N28
\cpu_u|data_path_u|ALU_unit|Add2~43\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Add2~43_combout\ = (\cpu_u|control_unit_module|ALU_Sel[2]~24_combout\ & ((\cpu_u|data_path_u|ALU_unit|Add2~31_combout\) # ((\cpu_u|data_path_u|ALU_unit|Mux8~0_combout\ & \cpu_u|data_path_u|ALU_unit|Add3~12_combout\)))) # 
-- (!\cpu_u|control_unit_module|ALU_Sel[2]~24_combout\ & (((\cpu_u|data_path_u|ALU_unit|Mux8~0_combout\ & \cpu_u|data_path_u|ALU_unit|Add3~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|control_unit_module|ALU_Sel[2]~24_combout\,
	datab => \cpu_u|data_path_u|ALU_unit|Add2~31_combout\,
	datac => \cpu_u|data_path_u|ALU_unit|Mux8~0_combout\,
	datad => \cpu_u|data_path_u|ALU_unit|Add3~12_combout\,
	combout => \cpu_u|data_path_u|ALU_unit|Add2~43_combout\);

-- Location: LCCOMB_X52_Y50_N26
\cpu_u|data_path_u|ALU_unit|Mux2~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Mux2~0_combout\ = (\cpu_u|data_path_u|B_Reg\(6) & ((\cpu_u|data_path_u|ALU_unit|Mux8~3_combout\) # ((\cpu_u|data_path_u|ALU_unit|Mux8~1_combout\ & \cpu_u|data_path_u|BUS1[6]~13_combout\)))) # (!\cpu_u|data_path_u|B_Reg\(6) & 
-- (\cpu_u|data_path_u|ALU_unit|Mux8~3_combout\ & ((\cpu_u|data_path_u|BUS1[6]~13_combout\) # (!\cpu_u|data_path_u|ALU_unit|Mux8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|B_Reg\(6),
	datab => \cpu_u|data_path_u|ALU_unit|Mux8~3_combout\,
	datac => \cpu_u|data_path_u|ALU_unit|Mux8~1_combout\,
	datad => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	combout => \cpu_u|data_path_u|ALU_unit|Mux2~0_combout\);

-- Location: LCCOMB_X53_Y50_N18
\cpu_u|data_path_u|ALU_unit|Add0~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Add0~12_combout\ = ((\cpu_u|data_path_u|B_Reg\(6) $ (\cpu_u|data_path_u|BUS1[6]~13_combout\ $ (\cpu_u|data_path_u|ALU_unit|Add0~11\)))) # (GND)
-- \cpu_u|data_path_u|ALU_unit|Add0~13\ = CARRY((\cpu_u|data_path_u|B_Reg\(6) & (\cpu_u|data_path_u|BUS1[6]~13_combout\ & !\cpu_u|data_path_u|ALU_unit|Add0~11\)) # (!\cpu_u|data_path_u|B_Reg\(6) & ((\cpu_u|data_path_u|BUS1[6]~13_combout\) # 
-- (!\cpu_u|data_path_u|ALU_unit|Add0~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|B_Reg\(6),
	datab => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	datad => VCC,
	cin => \cpu_u|data_path_u|ALU_unit|Add0~11\,
	combout => \cpu_u|data_path_u|ALU_unit|Add0~12_combout\,
	cout => \cpu_u|data_path_u|ALU_unit|Add0~13\);

-- Location: LCCOMB_X53_Y50_N30
\cpu_u|data_path_u|ALU_unit|Mux2~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Mux2~1_combout\ = (\cpu_u|data_path_u|ALU_unit|Mux8~1_combout\ & (((\cpu_u|data_path_u|ALU_unit|Mux2~0_combout\)))) # (!\cpu_u|data_path_u|ALU_unit|Mux8~1_combout\ & ((\cpu_u|data_path_u|ALU_unit|Mux2~0_combout\ & 
-- (\cpu_u|data_path_u|ALU_unit|Add1~12_combout\)) # (!\cpu_u|data_path_u|ALU_unit|Mux2~0_combout\ & ((\cpu_u|data_path_u|ALU_unit|Add0~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|ALU_unit|Mux8~1_combout\,
	datab => \cpu_u|data_path_u|ALU_unit|Add1~12_combout\,
	datac => \cpu_u|data_path_u|ALU_unit|Mux2~0_combout\,
	datad => \cpu_u|data_path_u|ALU_unit|Add0~12_combout\,
	combout => \cpu_u|data_path_u|ALU_unit|Mux2~1_combout\);

-- Location: LCCOMB_X56_Y47_N10
\cpu_u|control_unit_module|process_1~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|control_unit_module|process_1~0_combout\ = ((\cpu_u|data_path_u|IR_Reg\(1) & ((\cpu_u|data_path_u|IR_Reg\(3)) # (!\cpu_u|data_path_u|IR_Reg\(2)))) # (!\cpu_u|data_path_u|IR_Reg\(1) & ((\cpu_u|data_path_u|IR_Reg\(2)) # 
-- (!\cpu_u|data_path_u|IR_Reg\(3))))) # (!\cpu_u|control_unit_module|Equal4~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|IR_Reg\(1),
	datab => \cpu_u|data_path_u|IR_Reg\(2),
	datac => \cpu_u|data_path_u|IR_Reg\(3),
	datad => \cpu_u|control_unit_module|Equal4~0_combout\,
	combout => \cpu_u|control_unit_module|process_1~0_combout\);

-- Location: LCCOMB_X56_Y47_N0
\cpu_u|control_unit_module|Selector19~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|control_unit_module|Selector19~1_combout\ = ((\cpu_u|data_path_u|IR_Reg\(4) & \cpu_u|control_unit_module|Equal0~1_combout\)) # (!\cpu_u|control_unit_module|process_1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_u|data_path_u|IR_Reg\(4),
	datac => \cpu_u|control_unit_module|Equal0~1_combout\,
	datad => \cpu_u|control_unit_module|process_1~0_combout\,
	combout => \cpu_u|control_unit_module|Selector19~1_combout\);

-- Location: LCCOMB_X56_Y47_N16
\cpu_u|data_path_u|Equal2~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|Equal2~2_combout\ = (\cpu_u|control_unit_module|Selector18~3_combout\) # (((\cpu_u|control_unit_module|current_state.S_LOAD_AND_STORE_4~q\ & \cpu_u|control_unit_module|Selector19~1_combout\)) # 
-- (!\cpu_u|control_unit_module|Selector19~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|control_unit_module|current_state.S_LOAD_AND_STORE_4~q\,
	datab => \cpu_u|control_unit_module|Selector18~3_combout\,
	datac => \cpu_u|control_unit_module|Selector19~0_combout\,
	datad => \cpu_u|control_unit_module|Selector19~1_combout\,
	combout => \cpu_u|data_path_u|Equal2~2_combout\);

-- Location: LCCOMB_X55_Y47_N0
\cpu_u|data_path_u|BUS2[6]~86\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[6]~86_combout\ = (\cpu_u|control_unit_module|Selector19~2_combout\ & (\memory_unit|rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a6\ & \cpu_u|control_unit_module|Selector18~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_u|control_unit_module|Selector19~2_combout\,
	datac => \memory_unit|rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a6\,
	datad => \cpu_u|control_unit_module|Selector18~3_combout\,
	combout => \cpu_u|data_path_u|BUS2[6]~86_combout\);

-- Location: LCCOMB_X55_Y47_N22
\cpu_u|data_path_u|BUS2[6]~87\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[6]~87_combout\ = (\cpu_u|data_path_u|BUS2[7]~12_combout\ & ((\cpu_u|data_path_u|BUS2[7]~10_combout\) # ((\cpu_u|data_path_u|BUS1[6]~13_combout\)))) # (!\cpu_u|data_path_u|BUS2[7]~12_combout\ & 
-- (!\cpu_u|data_path_u|BUS2[7]~10_combout\ & ((\cpu_u|data_path_u|BUS2[6]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|BUS2[7]~12_combout\,
	datab => \cpu_u|data_path_u|BUS2[7]~10_combout\,
	datac => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	datad => \cpu_u|data_path_u|BUS2[6]~86_combout\,
	combout => \cpu_u|data_path_u|BUS2[6]~87_combout\);

-- Location: IOIBUF_X29_Y0_N8
\port_in_11[6]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_11(6),
	o => \port_in_11[6]~input_o\);

-- Location: IOIBUF_X47_Y0_N1
\port_in_09[6]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_09(6),
	o => \port_in_09[6]~input_o\);

-- Location: LCCOMB_X53_Y12_N28
\cpu_u|data_path_u|BUS2[6]~76\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[6]~76_combout\ = (\cpu_u|data_path_u|MAR\(0) & (((\port_in_09[6]~input_o\) # (\cpu_u|data_path_u|MAR\(1))))) # (!\cpu_u|data_path_u|MAR\(0) & (\port_in_08[6]~input_o\ & ((!\cpu_u|data_path_u|MAR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_08[6]~input_o\,
	datab => \port_in_09[6]~input_o\,
	datac => \cpu_u|data_path_u|MAR\(0),
	datad => \cpu_u|data_path_u|MAR\(1),
	combout => \cpu_u|data_path_u|BUS2[6]~76_combout\);

-- Location: LCCOMB_X53_Y12_N2
\cpu_u|data_path_u|BUS2[6]~77\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[6]~77_combout\ = (\cpu_u|data_path_u|MAR\(1) & ((\cpu_u|data_path_u|BUS2[6]~76_combout\ & ((\port_in_11[6]~input_o\))) # (!\cpu_u|data_path_u|BUS2[6]~76_combout\ & (\port_in_10[6]~input_o\)))) # (!\cpu_u|data_path_u|MAR\(1) & 
-- (((\cpu_u|data_path_u|BUS2[6]~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_10[6]~input_o\,
	datab => \port_in_11[6]~input_o\,
	datac => \cpu_u|data_path_u|MAR\(1),
	datad => \cpu_u|data_path_u|BUS2[6]~76_combout\,
	combout => \cpu_u|data_path_u|BUS2[6]~77_combout\);

-- Location: IOIBUF_X54_Y0_N15
\port_in_14[6]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_14(6),
	o => \port_in_14[6]~input_o\);

-- Location: IOIBUF_X56_Y0_N22
\port_in_12[6]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_12(6),
	o => \port_in_12[6]~input_o\);

-- Location: LCCOMB_X53_Y12_N22
\cpu_u|data_path_u|BUS2[6]~83\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[6]~83_combout\ = (\cpu_u|data_path_u|MAR\(0) & ((\port_in_13[6]~input_o\) # ((\cpu_u|data_path_u|MAR\(1))))) # (!\cpu_u|data_path_u|MAR\(0) & (((\port_in_12[6]~input_o\ & !\cpu_u|data_path_u|MAR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_13[6]~input_o\,
	datab => \port_in_12[6]~input_o\,
	datac => \cpu_u|data_path_u|MAR\(0),
	datad => \cpu_u|data_path_u|MAR\(1),
	combout => \cpu_u|data_path_u|BUS2[6]~83_combout\);

-- Location: LCCOMB_X53_Y12_N8
\cpu_u|data_path_u|BUS2[6]~84\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[6]~84_combout\ = (\cpu_u|data_path_u|BUS2[6]~83_combout\ & ((\port_in_15[6]~input_o\) # ((!\cpu_u|data_path_u|MAR\(1))))) # (!\cpu_u|data_path_u|BUS2[6]~83_combout\ & (((\port_in_14[6]~input_o\ & \cpu_u|data_path_u|MAR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_15[6]~input_o\,
	datab => \port_in_14[6]~input_o\,
	datac => \cpu_u|data_path_u|BUS2[6]~83_combout\,
	datad => \cpu_u|data_path_u|MAR\(1),
	combout => \cpu_u|data_path_u|BUS2[6]~84_combout\);

-- Location: IOIBUF_X52_Y0_N8
\port_in_03[6]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_03(6),
	o => \port_in_03[6]~input_o\);

-- Location: IOIBUF_X31_Y0_N8
\port_in_02[6]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_02(6),
	o => \port_in_02[6]~input_o\);

-- Location: LCCOMB_X53_Y12_N12
\cpu_u|data_path_u|BUS2[6]~80\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[6]~80_combout\ = (\cpu_u|data_path_u|MAR\(0) & (((\cpu_u|data_path_u|MAR\(1))))) # (!\cpu_u|data_path_u|MAR\(0) & ((\cpu_u|data_path_u|MAR\(1) & ((\port_in_02[6]~input_o\))) # (!\cpu_u|data_path_u|MAR\(1) & 
-- (\port_in_00[6]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_00[6]~input_o\,
	datab => \port_in_02[6]~input_o\,
	datac => \cpu_u|data_path_u|MAR\(0),
	datad => \cpu_u|data_path_u|MAR\(1),
	combout => \cpu_u|data_path_u|BUS2[6]~80_combout\);

-- Location: LCCOMB_X53_Y12_N14
\cpu_u|data_path_u|BUS2[6]~81\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[6]~81_combout\ = (\cpu_u|data_path_u|MAR\(0) & ((\cpu_u|data_path_u|BUS2[6]~80_combout\ & ((\port_in_03[6]~input_o\))) # (!\cpu_u|data_path_u|BUS2[6]~80_combout\ & (\port_in_01[6]~input_o\)))) # (!\cpu_u|data_path_u|MAR\(0) & 
-- (((\cpu_u|data_path_u|BUS2[6]~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_01[6]~input_o\,
	datab => \port_in_03[6]~input_o\,
	datac => \cpu_u|data_path_u|MAR\(0),
	datad => \cpu_u|data_path_u|BUS2[6]~80_combout\,
	combout => \cpu_u|data_path_u|BUS2[6]~81_combout\);

-- Location: IOIBUF_X29_Y0_N1
\port_in_05[6]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_05(6),
	o => \port_in_05[6]~input_o\);

-- Location: IOIBUF_X54_Y0_N8
\port_in_04[6]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_04(6),
	o => \port_in_04[6]~input_o\);

-- Location: LCCOMB_X53_Y12_N4
\cpu_u|data_path_u|BUS2[6]~78\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[6]~78_combout\ = (\cpu_u|data_path_u|MAR\(0) & (((\cpu_u|data_path_u|MAR\(1))))) # (!\cpu_u|data_path_u|MAR\(0) & ((\cpu_u|data_path_u|MAR\(1) & (\port_in_06[6]~input_o\)) # (!\cpu_u|data_path_u|MAR\(1) & 
-- ((\port_in_04[6]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_06[6]~input_o\,
	datab => \port_in_04[6]~input_o\,
	datac => \cpu_u|data_path_u|MAR\(0),
	datad => \cpu_u|data_path_u|MAR\(1),
	combout => \cpu_u|data_path_u|BUS2[6]~78_combout\);

-- Location: LCCOMB_X53_Y12_N10
\cpu_u|data_path_u|BUS2[6]~79\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[6]~79_combout\ = (\cpu_u|data_path_u|BUS2[6]~78_combout\ & ((\port_in_07[6]~input_o\) # ((!\cpu_u|data_path_u|MAR\(0))))) # (!\cpu_u|data_path_u|BUS2[6]~78_combout\ & (((\port_in_05[6]~input_o\ & \cpu_u|data_path_u|MAR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_07[6]~input_o\,
	datab => \port_in_05[6]~input_o\,
	datac => \cpu_u|data_path_u|BUS2[6]~78_combout\,
	datad => \cpu_u|data_path_u|MAR\(0),
	combout => \cpu_u|data_path_u|BUS2[6]~79_combout\);

-- Location: LCCOMB_X53_Y12_N24
\cpu_u|data_path_u|BUS2[6]~82\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[6]~82_combout\ = (\cpu_u|data_path_u|MAR\(3) & (\cpu_u|data_path_u|MAR\(2))) # (!\cpu_u|data_path_u|MAR\(3) & ((\cpu_u|data_path_u|MAR\(2) & ((\cpu_u|data_path_u|BUS2[6]~79_combout\))) # (!\cpu_u|data_path_u|MAR\(2) & 
-- (\cpu_u|data_path_u|BUS2[6]~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|MAR\(3),
	datab => \cpu_u|data_path_u|MAR\(2),
	datac => \cpu_u|data_path_u|BUS2[6]~81_combout\,
	datad => \cpu_u|data_path_u|BUS2[6]~79_combout\,
	combout => \cpu_u|data_path_u|BUS2[6]~82_combout\);

-- Location: LCCOMB_X53_Y12_N6
\cpu_u|data_path_u|BUS2[6]~85\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[6]~85_combout\ = (\cpu_u|data_path_u|MAR\(3) & ((\cpu_u|data_path_u|BUS2[6]~82_combout\ & ((\cpu_u|data_path_u|BUS2[6]~84_combout\))) # (!\cpu_u|data_path_u|BUS2[6]~82_combout\ & (\cpu_u|data_path_u|BUS2[6]~77_combout\)))) # 
-- (!\cpu_u|data_path_u|MAR\(3) & (((\cpu_u|data_path_u|BUS2[6]~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|MAR\(3),
	datab => \cpu_u|data_path_u|BUS2[6]~77_combout\,
	datac => \cpu_u|data_path_u|BUS2[6]~84_combout\,
	datad => \cpu_u|data_path_u|BUS2[6]~82_combout\,
	combout => \cpu_u|data_path_u|BUS2[6]~85_combout\);

-- Location: FF_X58_Y45_N23
\memory_unit|rw_96x8_sync_u|RAM~590\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1408_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~590_q\);

-- Location: FF_X58_Y45_N25
\memory_unit|rw_96x8_sync_u|RAM~566\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1407_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~566_q\);

-- Location: LCCOMB_X58_Y45_N24
\memory_unit|rw_96x8_sync_u|RAM~1168\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1168_combout\ = (\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~582_q\) # ((\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|ram_address[1]~1_combout\ & 
-- (((\memory_unit|rw_96x8_sync_u|RAM~566_q\ & !\memory_unit|ram_address[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~582_q\,
	datab => \memory_unit|ram_address[1]~1_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~566_q\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1168_combout\);

-- Location: LCCOMB_X58_Y45_N22
\memory_unit|rw_96x8_sync_u|RAM~1169\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1169_combout\ = (\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1168_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~590_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1168_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~574_q\)))) # (!\memory_unit|ram_address[0]~3_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1168_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~574_q\,
	datab => \memory_unit|ram_address[0]~3_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~590_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1168_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1169_combout\);

-- Location: FF_X57_Y46_N15
\memory_unit|rw_96x8_sync_u|RAM~558\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1412_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~558_q\);

-- Location: FF_X57_Y46_N25
\memory_unit|rw_96x8_sync_u|RAM~534\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1411_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~534_q\);

-- Location: LCCOMB_X57_Y46_N24
\memory_unit|rw_96x8_sync_u|RAM~1170\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1170_combout\ = (\memory_unit|ram_address[1]~1_combout\ & (((\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|ram_address[0]~3_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~542_q\)) # (!\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~534_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~542_q\,
	datab => \memory_unit|ram_address[1]~1_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~534_q\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1170_combout\);

-- Location: LCCOMB_X57_Y46_N14
\memory_unit|rw_96x8_sync_u|RAM~1171\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1171_combout\ = (\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1170_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~558_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1170_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~550_q\)))) # (!\memory_unit|ram_address[1]~1_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1170_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~550_q\,
	datab => \memory_unit|ram_address[1]~1_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~558_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1170_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1171_combout\);

-- Location: LCCOMB_X58_Y46_N4
\memory_unit|rw_96x8_sync_u|RAM~1172\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1172_combout\ = (\memory_unit|ram_address[3]~4_combout\ & (\memory_unit|ram_address[2]~5_combout\)) # (!\memory_unit|ram_address[3]~4_combout\ & ((\memory_unit|ram_address[2]~5_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~1169_combout\)) # (!\memory_unit|ram_address[2]~5_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1171_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[3]~4_combout\,
	datab => \memory_unit|ram_address[2]~5_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~1169_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1171_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1172_combout\);

-- Location: FF_X61_Y45_N31
\memory_unit|rw_96x8_sync_u|RAM~654\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1416_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~654_q\);

-- Location: FF_X61_Y45_N29
\memory_unit|rw_96x8_sync_u|RAM~630\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1415_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~630_q\);

-- Location: LCCOMB_X61_Y45_N28
\memory_unit|rw_96x8_sync_u|RAM~1173\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1173_combout\ = (\memory_unit|ram_address[0]~3_combout\ & (((\memory_unit|ram_address[1]~1_combout\)))) # (!\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|ram_address[1]~1_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~646_q\)) # (!\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~630_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~646_q\,
	datab => \memory_unit|ram_address[0]~3_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~630_q\,
	datad => \memory_unit|ram_address[1]~1_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1173_combout\);

-- Location: LCCOMB_X61_Y45_N30
\memory_unit|rw_96x8_sync_u|RAM~1174\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1174_combout\ = (\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1173_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~654_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1173_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~638_q\)))) # (!\memory_unit|ram_address[0]~3_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1173_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~638_q\,
	datab => \memory_unit|ram_address[0]~3_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~654_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1173_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1174_combout\);

-- Location: FF_X57_Y45_N5
\memory_unit|rw_96x8_sync_u|RAM~614\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~614_q\);

-- Location: FF_X56_Y45_N21
\memory_unit|rw_96x8_sync_u|RAM~598\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~598_q\);

-- Location: LCCOMB_X56_Y45_N20
\memory_unit|rw_96x8_sync_u|RAM~1166\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1166_combout\ = (\memory_unit|ram_address[1]~1_combout\ & (((\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|ram_address[0]~3_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~606_q\)) # (!\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~598_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~606_q\,
	datab => \memory_unit|ram_address[1]~1_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~598_q\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1166_combout\);

-- Location: LCCOMB_X57_Y45_N4
\memory_unit|rw_96x8_sync_u|RAM~1167\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1167_combout\ = (\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1166_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~622_q\)) # (!\memory_unit|rw_96x8_sync_u|RAM~1166_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~614_q\))))) # (!\memory_unit|ram_address[1]~1_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1166_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~622_q\,
	datab => \memory_unit|ram_address[1]~1_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~614_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1166_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1167_combout\);

-- Location: LCCOMB_X58_Y46_N30
\memory_unit|rw_96x8_sync_u|RAM~1175\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1175_combout\ = (\memory_unit|ram_address[3]~4_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1172_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~1174_combout\)) # (!\memory_unit|rw_96x8_sync_u|RAM~1172_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~1167_combout\))))) # (!\memory_unit|ram_address[3]~4_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~1172_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[3]~4_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~1172_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~1174_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1167_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1175_combout\);

-- Location: FF_X61_Y46_N17
\memory_unit|rw_96x8_sync_u|RAM~782\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1400_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~782_q\);

-- Location: LCCOMB_X62_Y46_N18
\memory_unit|rw_96x8_sync_u|RAM~774feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~774feeder_combout\ = \cpu_u|data_path_u|BUS1[6]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~774feeder_combout\);

-- Location: FF_X62_Y46_N19
\memory_unit|rw_96x8_sync_u|RAM~774\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~774feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1398_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~774_q\);

-- Location: FF_X61_Y46_N19
\memory_unit|rw_96x8_sync_u|RAM~758\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1399_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~758_q\);

-- Location: LCCOMB_X61_Y46_N18
\memory_unit|rw_96x8_sync_u|RAM~1163\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1163_combout\ = (\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~774_q\) # ((\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|ram_address[1]~1_combout\ & 
-- (((\memory_unit|rw_96x8_sync_u|RAM~758_q\ & !\memory_unit|ram_address[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[1]~1_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~774_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~758_q\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1163_combout\);

-- Location: LCCOMB_X61_Y46_N16
\memory_unit|rw_96x8_sync_u|RAM~1164\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1164_combout\ = (\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1163_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~782_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1163_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~766_q\)))) # (!\memory_unit|ram_address[0]~3_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1163_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~766_q\,
	datab => \memory_unit|ram_address[0]~3_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~782_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1163_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1164_combout\);

-- Location: LCCOMB_X59_Y46_N26
\memory_unit|rw_96x8_sync_u|RAM~678feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~678feeder_combout\ = \cpu_u|data_path_u|BUS1[6]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~678feeder_combout\);

-- Location: LCCOMB_X59_Y46_N10
\memory_unit|rw_96x8_sync_u|RAM~1393\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1393_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1383_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1345_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~1383_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1345_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1393_combout\);

-- Location: FF_X59_Y46_N27
\memory_unit|rw_96x8_sync_u|RAM~678\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~678feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~678_q\);

-- Location: FF_X58_Y46_N15
\memory_unit|rw_96x8_sync_u|RAM~686\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1396_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~686_q\);

-- Location: LCCOMB_X59_Y45_N24
\memory_unit|rw_96x8_sync_u|RAM~670feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~670feeder_combout\ = \cpu_u|data_path_u|BUS1[6]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~670feeder_combout\);

-- Location: FF_X59_Y45_N25
\memory_unit|rw_96x8_sync_u|RAM~670\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~670feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1394_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~670_q\);

-- Location: FF_X58_Y46_N25
\memory_unit|rw_96x8_sync_u|RAM~662\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1395_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~662_q\);

-- Location: LCCOMB_X58_Y46_N24
\memory_unit|rw_96x8_sync_u|RAM~1160\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1160_combout\ = (\memory_unit|ram_address[1]~1_combout\ & (((\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|ram_address[0]~3_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~670_q\)) # (!\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~662_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[1]~1_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~670_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~662_q\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1160_combout\);

-- Location: LCCOMB_X58_Y46_N14
\memory_unit|rw_96x8_sync_u|RAM~1161\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1161_combout\ = (\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1160_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~686_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1160_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~678_q\)))) # (!\memory_unit|ram_address[1]~1_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1160_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[1]~1_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~678_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~686_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1160_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1161_combout\);

-- Location: LCCOMB_X54_Y46_N20
\memory_unit|rw_96x8_sync_u|RAM~742feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~742feeder_combout\ = \cpu_u|data_path_u|BUS1[6]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~742feeder_combout\);

-- Location: FF_X54_Y46_N21
\memory_unit|rw_96x8_sync_u|RAM~742\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~742feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~742_q\);

-- Location: FF_X55_Y46_N15
\memory_unit|rw_96x8_sync_u|RAM~750\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~750_q\);

-- Location: LCCOMB_X54_Y46_N22
\memory_unit|rw_96x8_sync_u|RAM~734feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~734feeder_combout\ = \cpu_u|data_path_u|BUS1[6]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~734feeder_combout\);

-- Location: FF_X54_Y46_N23
\memory_unit|rw_96x8_sync_u|RAM~734\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~734feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~734_q\);

-- Location: FF_X55_Y46_N17
\memory_unit|rw_96x8_sync_u|RAM~726\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1391_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~726_q\);

-- Location: LCCOMB_X55_Y46_N16
\memory_unit|rw_96x8_sync_u|RAM~1158\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1158_combout\ = (\memory_unit|ram_address[1]~1_combout\ & (((\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|ram_address[0]~3_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~734_q\)) # (!\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~726_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[1]~1_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~734_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~726_q\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1158_combout\);

-- Location: LCCOMB_X55_Y46_N14
\memory_unit|rw_96x8_sync_u|RAM~1159\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1159_combout\ = (\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1158_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~750_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1158_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~742_q\)))) # (!\memory_unit|ram_address[1]~1_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1158_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[1]~1_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~742_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~750_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1158_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1159_combout\);

-- Location: LCCOMB_X58_Y46_N20
\memory_unit|rw_96x8_sync_u|RAM~1162\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1162_combout\ = (\memory_unit|ram_address[3]~4_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1159_combout\) # (\memory_unit|ram_address[2]~5_combout\)))) # (!\memory_unit|ram_address[3]~4_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~1161_combout\ & ((!\memory_unit|ram_address[2]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[3]~4_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~1161_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~1159_combout\,
	datad => \memory_unit|ram_address[2]~5_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1162_combout\);

-- Location: LCCOMB_X58_Y46_N10
\memory_unit|rw_96x8_sync_u|RAM~1165\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1165_combout\ = (\memory_unit|ram_address[2]~5_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1162_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1164_combout\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1162_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~1157_combout\)))) # (!\memory_unit|ram_address[2]~5_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1162_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~1157_combout\,
	datab => \memory_unit|ram_address[2]~5_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~1164_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1162_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1165_combout\);

-- Location: LCCOMB_X58_Y46_N12
\memory_unit|rw_96x8_sync_u|RAM~1422\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1422_combout\ = (\cpu_u|data_path_u|MAR\(4) & ((\cpu_u|data_path_u|MAR\(7) & ((\memory_unit|rw_96x8_sync_u|RAM~1165_combout\))) # (!\cpu_u|data_path_u|MAR\(7) & (\memory_unit|rw_96x8_sync_u|RAM~1175_combout\)))) # 
-- (!\cpu_u|data_path_u|MAR\(4) & (((\memory_unit|rw_96x8_sync_u|RAM~1175_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|MAR\(4),
	datab => \cpu_u|data_path_u|MAR\(7),
	datac => \memory_unit|rw_96x8_sync_u|RAM~1175_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1165_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1422_combout\);

-- Location: FF_X59_Y51_N3
\memory_unit|rw_96x8_sync_u|RAM~494\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1326_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~494_q\);

-- Location: LCCOMB_X59_Y51_N28
\memory_unit|rw_96x8_sync_u|RAM~238feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~238feeder_combout\ = \cpu_u|data_path_u|BUS1[6]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~238feeder_combout\);

-- Location: FF_X59_Y51_N29
\memory_unit|rw_96x8_sync_u|RAM~238\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~238feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1324_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~238_q\);

-- Location: LCCOMB_X59_Y51_N2
\memory_unit|rw_96x8_sync_u|RAM~1132\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1132_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1131_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~494_q\)) # (!\memory_unit|ram_address[0]~3_combout\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1131_combout\ & 
-- (\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~238_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~1131_combout\,
	datab => \memory_unit|ram_address[0]~3_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~494_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~238_q\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1132_combout\);

-- Location: FF_X58_Y49_N5
\memory_unit|rw_96x8_sync_u|RAM~102\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1320_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~102_q\);

-- Location: LCCOMB_X58_Y49_N4
\memory_unit|rw_96x8_sync_u|RAM~1126\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1126_combout\ = (\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~358_q\) # ((\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|ram_address[5]~0_combout\ & 
-- (((\memory_unit|rw_96x8_sync_u|RAM~102_q\ & !\memory_unit|ram_address[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~358_q\,
	datab => \memory_unit|ram_address[5]~0_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~102_q\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1126_combout\);

-- Location: FF_X58_Y49_N15
\memory_unit|rw_96x8_sync_u|RAM~366\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1318_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~366_q\);

-- Location: LCCOMB_X58_Y49_N14
\memory_unit|rw_96x8_sync_u|RAM~1127\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1127_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1126_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~366_q\) # (!\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|rw_96x8_sync_u|RAM~1126_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~110_q\ & ((\memory_unit|ram_address[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~110_q\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~1126_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~366_q\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1127_combout\);

-- Location: LCCOMB_X58_Y50_N2
\memory_unit|rw_96x8_sync_u|RAM~94feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~94feeder_combout\ = \cpu_u|data_path_u|BUS1[6]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~94feeder_combout\);

-- Location: FF_X58_Y50_N3
\memory_unit|rw_96x8_sync_u|RAM~94\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~94feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1316_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~94_q\);

-- Location: LCCOMB_X58_Y50_N20
\memory_unit|rw_96x8_sync_u|RAM~1312\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1312_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1311_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1310_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory_unit|rw_96x8_sync_u|RAM~1311_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1310_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1312_combout\);

-- Location: FF_X58_Y50_N29
\memory_unit|rw_96x8_sync_u|RAM~350\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1312_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~350_q\);

-- Location: LCCOMB_X59_Y53_N8
\memory_unit|rw_96x8_sync_u|RAM~342feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~342feeder_combout\ = \cpu_u|data_path_u|BUS1[6]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~342feeder_combout\);

-- Location: FF_X59_Y53_N9
\memory_unit|rw_96x8_sync_u|RAM~342\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~342feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1319_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~342_q\);

-- Location: FF_X59_Y49_N5
\memory_unit|rw_96x8_sync_u|RAM~86\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1321_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~86_q\);

-- Location: LCCOMB_X59_Y49_N4
\memory_unit|rw_96x8_sync_u|RAM~1128\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1128_combout\ = (\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~342_q\) # ((\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|ram_address[5]~0_combout\ & 
-- (((\memory_unit|rw_96x8_sync_u|RAM~86_q\ & !\memory_unit|ram_address[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[5]~0_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~342_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~86_q\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1128_combout\);

-- Location: LCCOMB_X58_Y50_N28
\memory_unit|rw_96x8_sync_u|RAM~1129\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1129_combout\ = (\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1128_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~350_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1128_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~94_q\)))) # (!\memory_unit|ram_address[0]~3_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1128_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[0]~3_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~94_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~350_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1128_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1129_combout\);

-- Location: LCCOMB_X59_Y48_N4
\memory_unit|rw_96x8_sync_u|RAM~1130\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1130_combout\ = (\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|ram_address[4]~2_combout\) # ((\memory_unit|rw_96x8_sync_u|RAM~1127_combout\)))) # (!\memory_unit|ram_address[1]~1_combout\ & 
-- (!\memory_unit|ram_address[4]~2_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1129_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[1]~1_combout\,
	datab => \memory_unit|ram_address[4]~2_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~1127_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1129_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1130_combout\);

-- Location: LCCOMB_X62_Y50_N16
\memory_unit|rw_96x8_sync_u|RAM~478feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~478feeder_combout\ = \cpu_u|data_path_u|BUS1[6]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~478feeder_combout\);

-- Location: FF_X62_Y50_N17
\memory_unit|rw_96x8_sync_u|RAM~478\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~478feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1323_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~478_q\);

-- Location: FF_X61_Y50_N3
\memory_unit|rw_96x8_sync_u|RAM~222\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1325_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~222_q\);

-- Location: FF_X58_Y52_N9
\memory_unit|rw_96x8_sync_u|RAM~470\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1303_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~470_q\);

-- Location: FF_X58_Y52_N15
\memory_unit|rw_96x8_sync_u|RAM~214\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1307_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~214_q\);

-- Location: LCCOMB_X58_Y52_N14
\memory_unit|rw_96x8_sync_u|RAM~1124\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1124_combout\ = (\memory_unit|ram_address[0]~3_combout\ & (((\memory_unit|ram_address[5]~0_combout\)))) # (!\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|ram_address[5]~0_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~470_q\)) # (!\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~214_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[0]~3_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~470_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~214_q\,
	datad => \memory_unit|ram_address[5]~0_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1124_combout\);

-- Location: LCCOMB_X61_Y50_N2
\memory_unit|rw_96x8_sync_u|RAM~1125\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1125_combout\ = (\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1124_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~478_q\)) # (!\memory_unit|rw_96x8_sync_u|RAM~1124_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~222_q\))))) # (!\memory_unit|ram_address[0]~3_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1124_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[0]~3_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~478_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~222_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1124_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1125_combout\);

-- Location: LCCOMB_X59_Y48_N30
\memory_unit|rw_96x8_sync_u|RAM~1133\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1133_combout\ = (\memory_unit|ram_address[4]~2_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1130_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~1132_combout\)) # (!\memory_unit|rw_96x8_sync_u|RAM~1130_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~1125_combout\))))) # (!\memory_unit|ram_address[4]~2_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1130_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[4]~2_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~1132_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~1130_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1125_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1133_combout\);

-- Location: FF_X56_Y50_N19
\memory_unit|rw_96x8_sync_u|RAM~430\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1362_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~430_q\);

-- Location: FF_X57_Y51_N9
\memory_unit|rw_96x8_sync_u|RAM~46\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~46_q\);

-- Location: LCCOMB_X57_Y51_N8
\memory_unit|rw_96x8_sync_u|RAM~1141\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1141_combout\ = (\memory_unit|ram_address[4]~2_combout\ & (((\memory_unit|ram_address[5]~0_combout\)))) # (!\memory_unit|ram_address[4]~2_combout\ & ((\memory_unit|ram_address[5]~0_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~302_q\)) # (!\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~46_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~302_q\,
	datab => \memory_unit|ram_address[4]~2_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~46_q\,
	datad => \memory_unit|ram_address[5]~0_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1141_combout\);

-- Location: LCCOMB_X56_Y50_N18
\memory_unit|rw_96x8_sync_u|RAM~1142\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1142_combout\ = (\memory_unit|ram_address[4]~2_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1141_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~430_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1141_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~174_q\)))) # (!\memory_unit|ram_address[4]~2_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1141_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~174_q\,
	datab => \memory_unit|ram_address[4]~2_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~430_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1141_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1142_combout\);

-- Location: FF_X56_Y50_N25
\memory_unit|rw_96x8_sync_u|RAM~166\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~166_q\);

-- Location: LCCOMB_X55_Y51_N28
\memory_unit|rw_96x8_sync_u|RAM~294feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~294feeder_combout\ = \cpu_u|data_path_u|BUS1[6]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~294feeder_combout\);

-- Location: FF_X55_Y51_N29
\memory_unit|rw_96x8_sync_u|RAM~294\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~294feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~294_q\);

-- Location: FF_X56_Y51_N21
\memory_unit|rw_96x8_sync_u|RAM~38\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~38_q\);

-- Location: LCCOMB_X56_Y51_N20
\memory_unit|rw_96x8_sync_u|RAM~1134\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1134_combout\ = (\memory_unit|ram_address[4]~2_combout\ & (((\memory_unit|ram_address[5]~0_combout\)))) # (!\memory_unit|ram_address[4]~2_combout\ & ((\memory_unit|ram_address[5]~0_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~294_q\)) # (!\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~38_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[4]~2_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~294_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~38_q\,
	datad => \memory_unit|ram_address[5]~0_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1134_combout\);

-- Location: LCCOMB_X56_Y50_N24
\memory_unit|rw_96x8_sync_u|RAM~1135\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1135_combout\ = (\memory_unit|ram_address[4]~2_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1134_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~422_q\)) # (!\memory_unit|rw_96x8_sync_u|RAM~1134_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~166_q\))))) # (!\memory_unit|ram_address[4]~2_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1134_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~422_q\,
	datab => \memory_unit|ram_address[4]~2_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~166_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1134_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1135_combout\);

-- Location: LCCOMB_X59_Y48_N18
\memory_unit|rw_96x8_sync_u|RAM~1143\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1143_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1140_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1142_combout\)) # (!\memory_unit|ram_address[1]~1_combout\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1140_combout\ & 
-- (\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1135_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~1140_combout\,
	datab => \memory_unit|ram_address[1]~1_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~1142_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1135_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1143_combout\);

-- Location: LCCOMB_X59_Y48_N16
\memory_unit|rw_96x8_sync_u|RAM~1144\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1144_combout\ = (\memory_unit|ram_address[2]~5_combout\ & (\memory_unit|ram_address[3]~4_combout\)) # (!\memory_unit|ram_address[2]~5_combout\ & ((\memory_unit|ram_address[3]~4_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~1133_combout\)) # (!\memory_unit|ram_address[3]~4_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1143_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[2]~5_combout\,
	datab => \memory_unit|ram_address[3]~4_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~1133_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1143_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1144_combout\);

-- Location: LCCOMB_X55_Y53_N20
\memory_unit|rw_96x8_sync_u|RAM~462feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~462feeder_combout\ = \cpu_u|data_path_u|BUS1[6]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~462feeder_combout\);

-- Location: LCCOMB_X55_Y53_N4
\memory_unit|rw_96x8_sync_u|RAM~1344\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1344_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1327_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1317_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \memory_unit|rw_96x8_sync_u|RAM~1327_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1317_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1344_combout\);

-- Location: FF_X55_Y53_N21
\memory_unit|rw_96x8_sync_u|RAM~462\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~462feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1344_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~462_q\);

-- Location: FF_X54_Y52_N3
\memory_unit|rw_96x8_sync_u|RAM~206\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1342_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~206_q\);

-- Location: FF_X54_Y52_N17
\memory_unit|rw_96x8_sync_u|RAM~190\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1329_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~190_q\);

-- Location: LCCOMB_X57_Y52_N30
\memory_unit|rw_96x8_sync_u|RAM~446feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~446feeder_combout\ = \cpu_u|data_path_u|BUS1[6]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~446feeder_combout\);

-- Location: LCCOMB_X57_Y52_N18
\memory_unit|rw_96x8_sync_u|RAM~1331\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1331_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1327_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1310_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory_unit|rw_96x8_sync_u|RAM~1327_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1310_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1331_combout\);

-- Location: FF_X57_Y52_N31
\memory_unit|rw_96x8_sync_u|RAM~446\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~446feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1331_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~446_q\);

-- Location: LCCOMB_X54_Y52_N16
\memory_unit|rw_96x8_sync_u|RAM~1121\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1121_combout\ = (\memory_unit|ram_address[1]~1_combout\ & (\memory_unit|ram_address[5]~0_combout\)) # (!\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|ram_address[5]~0_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~446_q\))) # (!\memory_unit|ram_address[5]~0_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~190_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[1]~1_combout\,
	datab => \memory_unit|ram_address[5]~0_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~190_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~446_q\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1121_combout\);

-- Location: LCCOMB_X54_Y52_N2
\memory_unit|rw_96x8_sync_u|RAM~1122\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1122_combout\ = (\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1121_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~462_q\)) # (!\memory_unit|rw_96x8_sync_u|RAM~1121_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~206_q\))))) # (!\memory_unit|ram_address[1]~1_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[1]~1_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~462_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~206_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1121_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1122_combout\);

-- Location: LCCOMB_X56_Y52_N14
\memory_unit|rw_96x8_sync_u|RAM~454feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~454feeder_combout\ = \cpu_u|data_path_u|BUS1[6]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~454feeder_combout\);

-- Location: FF_X56_Y52_N15
\memory_unit|rw_96x8_sync_u|RAM~454\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~454feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1341_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~454_q\);

-- Location: LCCOMB_X56_Y52_N30
\memory_unit|rw_96x8_sync_u|RAM~1343\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1343_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1327_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1304_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~1327_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~1304_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1343_combout\);

-- Location: FF_X56_Y52_N13
\memory_unit|rw_96x8_sync_u|RAM~198\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~198_q\);

-- Location: LCCOMB_X55_Y52_N16
\memory_unit|rw_96x8_sync_u|RAM~438feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~438feeder_combout\ = \cpu_u|data_path_u|BUS1[6]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~438feeder_combout\);

-- Location: LCCOMB_X55_Y52_N18
\memory_unit|rw_96x8_sync_u|RAM~1328\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1328_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1301_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1327_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \memory_unit|rw_96x8_sync_u|RAM~1301_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1327_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1328_combout\);

-- Location: FF_X55_Y52_N17
\memory_unit|rw_96x8_sync_u|RAM~438\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~438feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1328_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~438_q\);

-- Location: LCCOMB_X55_Y52_N12
\memory_unit|rw_96x8_sync_u|RAM~1330\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1330_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1327_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1306_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~1327_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1306_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1330_combout\);

-- Location: FF_X55_Y52_N31
\memory_unit|rw_96x8_sync_u|RAM~182\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1330_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~182_q\);

-- Location: LCCOMB_X55_Y52_N30
\memory_unit|rw_96x8_sync_u|RAM~1114\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1114_combout\ = (\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~438_q\) # ((\memory_unit|ram_address[1]~1_combout\)))) # (!\memory_unit|ram_address[5]~0_combout\ & 
-- (((\memory_unit|rw_96x8_sync_u|RAM~182_q\ & !\memory_unit|ram_address[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[5]~0_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~438_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~182_q\,
	datad => \memory_unit|ram_address[1]~1_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1114_combout\);

-- Location: LCCOMB_X56_Y52_N12
\memory_unit|rw_96x8_sync_u|RAM~1115\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1115_combout\ = (\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1114_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~454_q\)) # (!\memory_unit|rw_96x8_sync_u|RAM~1114_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~198_q\))))) # (!\memory_unit|ram_address[1]~1_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1114_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[1]~1_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~454_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~198_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1114_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1115_combout\);

-- Location: LCCOMB_X53_Y52_N26
\memory_unit|rw_96x8_sync_u|RAM~310feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~310feeder_combout\ = \cpu_u|data_path_u|BUS1[6]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~310feeder_combout\);

-- Location: LCCOMB_X53_Y52_N22
\memory_unit|rw_96x8_sync_u|RAM~1337\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1337_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1332_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1301_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~1332_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1301_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1337_combout\);

-- Location: FF_X53_Y52_N27
\memory_unit|rw_96x8_sync_u|RAM~310\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~310feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1337_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~310_q\);

-- Location: LCCOMB_X56_Y48_N12
\memory_unit|rw_96x8_sync_u|RAM~1339\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1339_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1332_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1306_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \memory_unit|rw_96x8_sync_u|RAM~1332_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1306_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1339_combout\);

-- Location: FF_X57_Y49_N19
\memory_unit|rw_96x8_sync_u|RAM~54\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1339_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~54_q\);

-- Location: LCCOMB_X57_Y49_N18
\memory_unit|rw_96x8_sync_u|RAM~1118\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1118_combout\ = (\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~310_q\) # ((\memory_unit|ram_address[1]~1_combout\)))) # (!\memory_unit|ram_address[5]~0_combout\ & 
-- (((\memory_unit|rw_96x8_sync_u|RAM~54_q\ & !\memory_unit|ram_address[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[5]~0_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~310_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~54_q\,
	datad => \memory_unit|ram_address[1]~1_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1118_combout\);

-- Location: FF_X56_Y53_N27
\memory_unit|rw_96x8_sync_u|RAM~326\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1333_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~326_q\);

-- Location: LCCOMB_X57_Y53_N14
\memory_unit|rw_96x8_sync_u|RAM~70feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~70feeder_combout\ = \cpu_u|data_path_u|BUS1[6]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~70feeder_combout\);

-- Location: FF_X57_Y53_N15
\memory_unit|rw_96x8_sync_u|RAM~70\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~70feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1335_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~70_q\);

-- Location: LCCOMB_X58_Y49_N10
\memory_unit|rw_96x8_sync_u|RAM~1119\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1119_combout\ = (\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1118_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~326_q\)) # (!\memory_unit|rw_96x8_sync_u|RAM~1118_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~70_q\))))) # (!\memory_unit|ram_address[1]~1_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~1118_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[1]~1_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~1118_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~326_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~70_q\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1119_combout\);

-- Location: LCCOMB_X56_Y53_N26
\memory_unit|rw_96x8_sync_u|RAM~1336\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1336_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1317_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1332_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~1317_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1332_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1336_combout\);

-- Location: FF_X56_Y53_N13
\memory_unit|rw_96x8_sync_u|RAM~334\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1336_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~334_q\);

-- Location: FF_X57_Y52_N21
\memory_unit|rw_96x8_sync_u|RAM~62\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1338_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~62_q\);

-- Location: LCCOMB_X57_Y52_N20
\memory_unit|rw_96x8_sync_u|RAM~1116\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1116_combout\ = (\memory_unit|ram_address[1]~1_combout\ & (((\memory_unit|ram_address[5]~0_combout\)))) # (!\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|ram_address[5]~0_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~318_q\)) # (!\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~62_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~318_q\,
	datab => \memory_unit|ram_address[1]~1_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~62_q\,
	datad => \memory_unit|ram_address[5]~0_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1116_combout\);

-- Location: LCCOMB_X56_Y53_N12
\memory_unit|rw_96x8_sync_u|RAM~1117\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1117_combout\ = (\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1116_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~334_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1116_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~78_q\)))) # (!\memory_unit|ram_address[1]~1_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1116_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~78_q\,
	datab => \memory_unit|ram_address[1]~1_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~334_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1116_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1117_combout\);

-- Location: LCCOMB_X59_Y48_N0
\memory_unit|rw_96x8_sync_u|RAM~1120\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1120_combout\ = (\memory_unit|ram_address[4]~2_combout\ & (\memory_unit|ram_address[0]~3_combout\)) # (!\memory_unit|ram_address[4]~2_combout\ & ((\memory_unit|ram_address[0]~3_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~1117_combout\))) # (!\memory_unit|ram_address[0]~3_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~1119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[4]~2_combout\,
	datab => \memory_unit|ram_address[0]~3_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~1119_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1117_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1120_combout\);

-- Location: LCCOMB_X59_Y48_N14
\memory_unit|rw_96x8_sync_u|RAM~1123\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1123_combout\ = (\memory_unit|ram_address[4]~2_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1120_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~1122_combout\)) # (!\memory_unit|rw_96x8_sync_u|RAM~1120_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~1115_combout\))))) # (!\memory_unit|ram_address[4]~2_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[4]~2_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~1122_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~1115_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1120_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1123_combout\);

-- Location: FF_X63_Y50_N23
\memory_unit|rw_96x8_sync_u|RAM~254\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~254_q\);

-- Location: LCCOMB_X62_Y46_N20
\memory_unit|rw_96x8_sync_u|RAM~382feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~382feeder_combout\ = \cpu_u|data_path_u|BUS1[6]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~382feeder_combout\);

-- Location: FF_X62_Y46_N21
\memory_unit|rw_96x8_sync_u|RAM~382\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~382feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~382_q\);

-- Location: FF_X62_Y50_N11
\memory_unit|rw_96x8_sync_u|RAM~126\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~126_q\);

-- Location: LCCOMB_X62_Y50_N10
\memory_unit|rw_96x8_sync_u|RAM~1145\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1145_combout\ = (\memory_unit|ram_address[4]~2_combout\ & (((\memory_unit|ram_address[5]~0_combout\)))) # (!\memory_unit|ram_address[4]~2_combout\ & ((\memory_unit|ram_address[5]~0_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~382_q\)) # (!\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~126_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[4]~2_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~382_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~126_q\,
	datad => \memory_unit|ram_address[5]~0_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1145_combout\);

-- Location: LCCOMB_X63_Y50_N22
\memory_unit|rw_96x8_sync_u|RAM~1146\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1146_combout\ = (\memory_unit|ram_address[4]~2_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1145_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~510_q\)) # (!\memory_unit|rw_96x8_sync_u|RAM~1145_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~254_q\))))) # (!\memory_unit|ram_address[4]~2_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1145_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~510_q\,
	datab => \memory_unit|ram_address[4]~2_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~254_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1145_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1146_combout\);

-- Location: FF_X63_Y48_N7
\memory_unit|rw_96x8_sync_u|RAM~502\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1364_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~502_q\);

-- Location: FF_X62_Y48_N15
\memory_unit|rw_96x8_sync_u|RAM~118\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~118_q\);

-- Location: LCCOMB_X62_Y48_N14
\memory_unit|rw_96x8_sync_u|RAM~1149\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1149_combout\ = (\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~374_q\) # ((\memory_unit|ram_address[4]~2_combout\)))) # (!\memory_unit|ram_address[5]~0_combout\ & 
-- (((\memory_unit|rw_96x8_sync_u|RAM~118_q\ & !\memory_unit|ram_address[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~374_q\,
	datab => \memory_unit|ram_address[5]~0_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~118_q\,
	datad => \memory_unit|ram_address[4]~2_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1149_combout\);

-- Location: LCCOMB_X63_Y48_N6
\memory_unit|rw_96x8_sync_u|RAM~1150\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1150_combout\ = (\memory_unit|ram_address[4]~2_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1149_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~502_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1149_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~246_q\)))) # (!\memory_unit|ram_address[4]~2_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1149_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~246_q\,
	datab => \memory_unit|ram_address[4]~2_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~502_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1149_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1150_combout\);

-- Location: FF_X62_Y49_N13
\memory_unit|rw_96x8_sync_u|RAM~518\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~518_q\);

-- Location: FF_X61_Y52_N15
\memory_unit|rw_96x8_sync_u|RAM~134\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~134_q\);

-- Location: LCCOMB_X61_Y52_N14
\memory_unit|rw_96x8_sync_u|RAM~1147\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1147_combout\ = (\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~390_q\) # ((\memory_unit|ram_address[4]~2_combout\)))) # (!\memory_unit|ram_address[5]~0_combout\ & 
-- (((\memory_unit|rw_96x8_sync_u|RAM~134_q\ & !\memory_unit|ram_address[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~390_q\,
	datab => \memory_unit|ram_address[5]~0_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~134_q\,
	datad => \memory_unit|ram_address[4]~2_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1147_combout\);

-- Location: LCCOMB_X62_Y49_N12
\memory_unit|rw_96x8_sync_u|RAM~1148\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1148_combout\ = (\memory_unit|ram_address[4]~2_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1147_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~518_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1147_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~262_q\)))) # (!\memory_unit|ram_address[4]~2_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1147_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~262_q\,
	datab => \memory_unit|ram_address[4]~2_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~518_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1147_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1148_combout\);

-- Location: LCCOMB_X59_Y48_N6
\memory_unit|rw_96x8_sync_u|RAM~1151\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1151_combout\ = (\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|ram_address[0]~3_combout\) # ((\memory_unit|rw_96x8_sync_u|RAM~1148_combout\)))) # (!\memory_unit|ram_address[1]~1_combout\ & 
-- (!\memory_unit|ram_address[0]~3_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~1150_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[1]~1_combout\,
	datab => \memory_unit|ram_address[0]~3_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~1150_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1148_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1151_combout\);

-- Location: LCCOMB_X59_Y48_N20
\memory_unit|rw_96x8_sync_u|RAM~1154\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1154_combout\ = (\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1151_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~1153_combout\)) # (!\memory_unit|rw_96x8_sync_u|RAM~1151_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~1146_combout\))))) # (!\memory_unit|ram_address[0]~3_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1151_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~1153_combout\,
	datab => \memory_unit|ram_address[0]~3_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~1146_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1151_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1154_combout\);

-- Location: LCCOMB_X59_Y48_N2
\memory_unit|rw_96x8_sync_u|RAM~1155\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1155_combout\ = (\memory_unit|ram_address[2]~5_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1144_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1154_combout\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1144_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~1123_combout\)))) # (!\memory_unit|ram_address[2]~5_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~1144_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[2]~5_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~1144_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~1123_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1154_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1155_combout\);

-- Location: LCCOMB_X59_Y48_N8
\cpu_u|data_path_u|BUS2[6]~88\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[6]~88_combout\ = (\memory_unit|Equal0~0_combout\ & (!\memory_unit|ram_address[5]~0_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~1422_combout\))) # (!\memory_unit|Equal0~0_combout\ & 
-- (((\memory_unit|rw_96x8_sync_u|RAM~1155_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[5]~0_combout\,
	datab => \memory_unit|Equal0~0_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~1422_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1155_combout\,
	combout => \cpu_u|data_path_u|BUS2[6]~88_combout\);

-- Location: LCCOMB_X55_Y48_N6
\cpu_u|data_path_u|BUS2[6]~120\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[6]~120_combout\ = (\cpu_u|data_path_u|BUS2[7]~13_combout\ & ((\cpu_u|data_path_u|BUS2[6]~87_combout\ & ((\cpu_u|data_path_u|BUS2[6]~88_combout\))) # (!\cpu_u|data_path_u|BUS2[6]~87_combout\ & 
-- (\cpu_u|data_path_u|BUS2[6]~85_combout\)))) # (!\cpu_u|data_path_u|BUS2[7]~13_combout\ & (\cpu_u|data_path_u|BUS2[6]~87_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|BUS2[7]~13_combout\,
	datab => \cpu_u|data_path_u|BUS2[6]~87_combout\,
	datac => \cpu_u|data_path_u|BUS2[6]~85_combout\,
	datad => \cpu_u|data_path_u|BUS2[6]~88_combout\,
	combout => \cpu_u|data_path_u|BUS2[6]~120_combout\);

-- Location: LCCOMB_X55_Y48_N16
\cpu_u|data_path_u|BUS2[6]~121\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[6]~121_combout\ = (\cpu_u|data_path_u|Equal2~2_combout\ & ((\cpu_u|data_path_u|BUS2[6]~120_combout\))) # (!\cpu_u|data_path_u|Equal2~2_combout\ & (\cpu_u|data_path_u|ALU_unit|Add2~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|ALU_unit|Add2~9_combout\,
	datab => \cpu_u|data_path_u|Equal2~2_combout\,
	datad => \cpu_u|data_path_u|BUS2[6]~120_combout\,
	combout => \cpu_u|data_path_u|BUS2[6]~121_combout\);

-- Location: LCCOMB_X55_Y48_N8
\cpu_u|data_path_u|BUS2[6]~89\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[6]~89_combout\ = (\cpu_u|data_path_u|Equal2~2_combout\ & (((\cpu_u|data_path_u|BUS2[6]~121_combout\)))) # (!\cpu_u|data_path_u|Equal2~2_combout\ & ((\cpu_u|data_path_u|ALU_unit|Add2~43_combout\) # 
-- ((\cpu_u|data_path_u|ALU_unit|Mux2~1_combout\ & \cpu_u|data_path_u|BUS2[6]~121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|Equal2~2_combout\,
	datab => \cpu_u|data_path_u|ALU_unit|Add2~43_combout\,
	datac => \cpu_u|data_path_u|ALU_unit|Mux2~1_combout\,
	datad => \cpu_u|data_path_u|BUS2[6]~121_combout\,
	combout => \cpu_u|data_path_u|BUS2[6]~89_combout\);

-- Location: FF_X55_Y48_N15
\cpu_u|data_path_u|IR_Reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \cpu_u|data_path_u|BUS2[6]~89_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu_u|control_unit_module|current_state.S_FETCH_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu_u|data_path_u|IR_Reg\(6));

-- Location: LCCOMB_X54_Y47_N20
\cpu_u|control_unit_module|Equal6~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|control_unit_module|Equal6~0_combout\ = (!\cpu_u|data_path_u|IR_Reg\(4) & (\cpu_u|data_path_u|IR_Reg\(6) & (!\cpu_u|data_path_u|IR_Reg\(5) & !\cpu_u|data_path_u|IR_Reg\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|IR_Reg\(4),
	datab => \cpu_u|data_path_u|IR_Reg\(6),
	datac => \cpu_u|data_path_u|IR_Reg\(5),
	datad => \cpu_u|data_path_u|IR_Reg\(7),
	combout => \cpu_u|control_unit_module|Equal6~0_combout\);

-- Location: LCCOMB_X54_Y47_N14
\cpu_u|control_unit_module|DATA_MAN_OP~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|control_unit_module|DATA_MAN_OP~2_combout\ = (\cpu_u|data_path_u|IR_Reg\(3) $ (((!\cpu_u|data_path_u|IR_Reg\(1) & !\cpu_u|data_path_u|IR_Reg\(2))))) # (!\cpu_u|control_unit_module|Equal6~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|IR_Reg\(1),
	datab => \cpu_u|control_unit_module|Equal6~0_combout\,
	datac => \cpu_u|data_path_u|IR_Reg\(2),
	datad => \cpu_u|data_path_u|IR_Reg\(3),
	combout => \cpu_u|control_unit_module|DATA_MAN_OP~2_combout\);

-- Location: LCCOMB_X54_Y47_N2
\cpu_u|control_unit_module|Selector12~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|control_unit_module|Selector12~0_combout\ = (\cpu_u|control_unit_module|current_state.S_DECODE_3~q\ & (!\cpu_u|control_unit_module|DATA_MAN_OP~2_combout\ & (\cpu_u|control_unit_module|LOAD_STORE_OP~0_combout\ & 
-- \cpu_u|control_unit_module|Selector1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|control_unit_module|current_state.S_DECODE_3~q\,
	datab => \cpu_u|control_unit_module|DATA_MAN_OP~2_combout\,
	datac => \cpu_u|control_unit_module|LOAD_STORE_OP~0_combout\,
	datad => \cpu_u|control_unit_module|Selector1~0_combout\,
	combout => \cpu_u|control_unit_module|Selector12~0_combout\);

-- Location: LCCOMB_X54_Y47_N8
\cpu_u|control_unit_module|next_state.S_DATA_MAN_4_690\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|control_unit_module|next_state.S_DATA_MAN_4_690~combout\ = (GLOBAL(\cpu_u|control_unit_module|Selector1~2clkctrl_outclk\) & ((\cpu_u|control_unit_module|Selector12~0_combout\))) # (!GLOBAL(\cpu_u|control_unit_module|Selector1~2clkctrl_outclk\) & 
-- (\cpu_u|control_unit_module|next_state.S_DATA_MAN_4_690~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|control_unit_module|next_state.S_DATA_MAN_4_690~combout\,
	datac => \cpu_u|control_unit_module|Selector1~2clkctrl_outclk\,
	datad => \cpu_u|control_unit_module|Selector12~0_combout\,
	combout => \cpu_u|control_unit_module|next_state.S_DATA_MAN_4_690~combout\);

-- Location: FF_X54_Y47_N9
\cpu_u|control_unit_module|current_state.S_DATA_MAN_4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \cpu_u|control_unit_module|next_state.S_DATA_MAN_4_690~combout\,
	clrn => \reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu_u|control_unit_module|current_state.S_DATA_MAN_4~q\);

-- Location: LCCOMB_X54_Y51_N4
\cpu_u|data_path_u|ALU_unit|Mux8~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Mux8~2_combout\ = (\cpu_u|control_unit_module|Equal8~0_combout\ & (\cpu_u|data_path_u|IR_Reg\(0) & (\cpu_u|control_unit_module|current_state.S_DATA_MAN_4~q\))) # (!\cpu_u|control_unit_module|Equal8~0_combout\ & 
-- (((!\cpu_u|control_unit_module|Equal6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|IR_Reg\(0),
	datab => \cpu_u|control_unit_module|current_state.S_DATA_MAN_4~q\,
	datac => \cpu_u|control_unit_module|Equal8~0_combout\,
	datad => \cpu_u|control_unit_module|Equal6~1_combout\,
	combout => \cpu_u|data_path_u|ALU_unit|Mux8~2_combout\);

-- Location: LCCOMB_X54_Y51_N10
\cpu_u|data_path_u|ALU_unit|Mux8~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Mux8~3_combout\ = (\cpu_u|control_unit_module|ALU_Sel[2]~24_combout\) # ((\cpu_u|data_path_u|ALU_unit|Mux8~2_combout\ & \cpu_u|control_unit_module|ALU_Sel[2]~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_u|control_unit_module|ALU_Sel[2]~24_combout\,
	datac => \cpu_u|data_path_u|ALU_unit|Mux8~2_combout\,
	datad => \cpu_u|control_unit_module|ALU_Sel[2]~23_combout\,
	combout => \cpu_u|data_path_u|ALU_unit|Mux8~3_combout\);

-- Location: LCCOMB_X54_Y50_N30
\cpu_u|data_path_u|ALU_unit|Mux1~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Mux1~0_combout\ = (\cpu_u|data_path_u|BUS1[7]~15_combout\ & ((\cpu_u|data_path_u|ALU_unit|Mux8~3_combout\) # ((\cpu_u|data_path_u|B_Reg\(7) & \cpu_u|data_path_u|ALU_unit|Mux8~1_combout\)))) # 
-- (!\cpu_u|data_path_u|BUS1[7]~15_combout\ & (\cpu_u|data_path_u|ALU_unit|Mux8~3_combout\ & ((\cpu_u|data_path_u|B_Reg\(7)) # (!\cpu_u|data_path_u|ALU_unit|Mux8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	datab => \cpu_u|data_path_u|ALU_unit|Mux8~3_combout\,
	datac => \cpu_u|data_path_u|B_Reg\(7),
	datad => \cpu_u|data_path_u|ALU_unit|Mux8~1_combout\,
	combout => \cpu_u|data_path_u|ALU_unit|Mux1~0_combout\);

-- Location: LCCOMB_X53_Y50_N20
\cpu_u|data_path_u|ALU_unit|Add0~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Add0~14_combout\ = (\cpu_u|data_path_u|BUS1[7]~15_combout\ & ((\cpu_u|data_path_u|B_Reg\(7) & (!\cpu_u|data_path_u|ALU_unit|Add0~13\)) # (!\cpu_u|data_path_u|B_Reg\(7) & (\cpu_u|data_path_u|ALU_unit|Add0~13\ & VCC)))) # 
-- (!\cpu_u|data_path_u|BUS1[7]~15_combout\ & ((\cpu_u|data_path_u|B_Reg\(7) & ((\cpu_u|data_path_u|ALU_unit|Add0~13\) # (GND))) # (!\cpu_u|data_path_u|B_Reg\(7) & (!\cpu_u|data_path_u|ALU_unit|Add0~13\))))
-- \cpu_u|data_path_u|ALU_unit|Add0~15\ = CARRY((\cpu_u|data_path_u|BUS1[7]~15_combout\ & (\cpu_u|data_path_u|B_Reg\(7) & !\cpu_u|data_path_u|ALU_unit|Add0~13\)) # (!\cpu_u|data_path_u|BUS1[7]~15_combout\ & ((\cpu_u|data_path_u|B_Reg\(7)) # 
-- (!\cpu_u|data_path_u|ALU_unit|Add0~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	datab => \cpu_u|data_path_u|B_Reg\(7),
	datad => VCC,
	cin => \cpu_u|data_path_u|ALU_unit|Add0~13\,
	combout => \cpu_u|data_path_u|ALU_unit|Add0~14_combout\,
	cout => \cpu_u|data_path_u|ALU_unit|Add0~15\);

-- Location: LCCOMB_X53_Y50_N2
\cpu_u|data_path_u|ALU_unit|Mux1~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Mux1~1_combout\ = (\cpu_u|data_path_u|ALU_unit|Mux8~1_combout\ & (((\cpu_u|data_path_u|ALU_unit|Mux1~0_combout\)))) # (!\cpu_u|data_path_u|ALU_unit|Mux8~1_combout\ & ((\cpu_u|data_path_u|ALU_unit|Mux1~0_combout\ & 
-- (\cpu_u|data_path_u|ALU_unit|Add1~14_combout\)) # (!\cpu_u|data_path_u|ALU_unit|Mux1~0_combout\ & ((\cpu_u|data_path_u|ALU_unit|Add0~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|ALU_unit|Mux8~1_combout\,
	datab => \cpu_u|data_path_u|ALU_unit|Add1~14_combout\,
	datac => \cpu_u|data_path_u|ALU_unit|Mux1~0_combout\,
	datad => \cpu_u|data_path_u|ALU_unit|Add0~14_combout\,
	combout => \cpu_u|data_path_u|ALU_unit|Mux1~1_combout\);

-- Location: FF_X53_Y48_N15
\cpu_u|data_path_u|A_Reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS2[7]~61_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu_u|control_unit_module|Selector22~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu_u|data_path_u|A_Reg\(7));

-- Location: LCCOMB_X53_Y50_N26
\cpu_u|data_path_u|BUS1[7]~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS1[7]~15_combout\ = (\cpu_u|control_unit_module|Selector17~2_combout\ & (((\cpu_u|data_path_u|A_Reg\(7) & !\cpu_u|control_unit_module|Selector16~5_combout\)))) # (!\cpu_u|control_unit_module|Selector17~2_combout\ & 
-- (\cpu_u|data_path_u|BUS1[7]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|BUS1[7]~14_combout\,
	datab => \cpu_u|data_path_u|A_Reg\(7),
	datac => \cpu_u|control_unit_module|Selector17~2_combout\,
	datad => \cpu_u|control_unit_module|Selector16~5_combout\,
	combout => \cpu_u|data_path_u|BUS1[7]~15_combout\);

-- Location: FF_X53_Y45_N5
\memory_unit|rw_96x8_sync_u|RAM~559\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1412_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~559_q\);

-- Location: LCCOMB_X54_Y45_N18
\memory_unit|rw_96x8_sync_u|RAM~543feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~543feeder_combout\ = \cpu_u|data_path_u|BUS1[7]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~543feeder_combout\);

-- Location: FF_X54_Y45_N19
\memory_unit|rw_96x8_sync_u|RAM~543\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~543feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1410_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~543_q\);

-- Location: FF_X54_Y45_N29
\memory_unit|rw_96x8_sync_u|RAM~535\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1411_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~535_q\);

-- Location: LCCOMB_X54_Y45_N28
\memory_unit|rw_96x8_sync_u|RAM~1045\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1045_combout\ = (\memory_unit|ram_address[1]~1_combout\ & (((\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|ram_address[0]~3_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~543_q\)) # (!\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~535_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[1]~1_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~543_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~535_q\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1045_combout\);

-- Location: LCCOMB_X53_Y45_N4
\memory_unit|rw_96x8_sync_u|RAM~1046\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1046_combout\ = (\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1045_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~559_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1045_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~551_q\)))) # (!\memory_unit|ram_address[1]~1_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1045_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~551_q\,
	datab => \memory_unit|ram_address[1]~1_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~559_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1045_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1046_combout\);

-- Location: LCCOMB_X55_Y45_N22
\memory_unit|rw_96x8_sync_u|RAM~575feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~575feeder_combout\ = \cpu_u|data_path_u|BUS1[7]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~575feeder_combout\);

-- Location: LCCOMB_X55_Y45_N26
\memory_unit|rw_96x8_sync_u|RAM~1405\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1405_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1381_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1332_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory_unit|rw_96x8_sync_u|RAM~1381_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1332_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1405_combout\);

-- Location: FF_X55_Y45_N23
\memory_unit|rw_96x8_sync_u|RAM~575\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~575feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1405_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~575_q\);

-- Location: FF_X58_Y45_N27
\memory_unit|rw_96x8_sync_u|RAM~591\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1408_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~591_q\);

-- Location: LCCOMB_X59_Y45_N26
\memory_unit|rw_96x8_sync_u|RAM~583feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~583feeder_combout\ = \cpu_u|data_path_u|BUS1[7]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~583feeder_combout\);

-- Location: LCCOMB_X59_Y45_N0
\memory_unit|rw_96x8_sync_u|RAM~1406\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1406_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1383_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1332_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~1383_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1332_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1406_combout\);

-- Location: FF_X59_Y45_N27
\memory_unit|rw_96x8_sync_u|RAM~583\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~583feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1406_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~583_q\);

-- Location: FF_X58_Y45_N29
\memory_unit|rw_96x8_sync_u|RAM~567\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1407_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~567_q\);

-- Location: LCCOMB_X58_Y45_N28
\memory_unit|rw_96x8_sync_u|RAM~1043\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1043_combout\ = (\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~583_q\) # ((\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|ram_address[1]~1_combout\ & 
-- (((\memory_unit|rw_96x8_sync_u|RAM~567_q\ & !\memory_unit|ram_address[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[1]~1_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~583_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~567_q\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1043_combout\);

-- Location: LCCOMB_X58_Y45_N26
\memory_unit|rw_96x8_sync_u|RAM~1044\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1044_combout\ = (\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1043_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~591_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1043_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~575_q\)))) # (!\memory_unit|ram_address[0]~3_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1043_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[0]~3_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~575_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~591_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1043_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1044_combout\);

-- Location: LCCOMB_X53_Y45_N26
\memory_unit|rw_96x8_sync_u|RAM~1047\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1047_combout\ = (\memory_unit|ram_address[2]~5_combout\ & ((\memory_unit|ram_address[3]~4_combout\) # ((\memory_unit|rw_96x8_sync_u|RAM~1044_combout\)))) # (!\memory_unit|ram_address[2]~5_combout\ & 
-- (!\memory_unit|ram_address[3]~4_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~1046_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[2]~5_combout\,
	datab => \memory_unit|ram_address[3]~4_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~1046_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1044_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1047_combout\);

-- Location: FF_X61_Y45_N3
\memory_unit|rw_96x8_sync_u|RAM~655\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1416_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~655_q\);

-- Location: FF_X61_Y45_N25
\memory_unit|rw_96x8_sync_u|RAM~631\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1415_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~631_q\);

-- Location: LCCOMB_X61_Y45_N24
\memory_unit|rw_96x8_sync_u|RAM~1048\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1048_combout\ = (\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~647_q\) # ((\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|ram_address[1]~1_combout\ & 
-- (((\memory_unit|rw_96x8_sync_u|RAM~631_q\ & !\memory_unit|ram_address[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~647_q\,
	datab => \memory_unit|ram_address[1]~1_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~631_q\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1048_combout\);

-- Location: LCCOMB_X61_Y45_N2
\memory_unit|rw_96x8_sync_u|RAM~1049\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1049_combout\ = (\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1048_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~655_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1048_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~639_q\)))) # (!\memory_unit|ram_address[0]~3_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1048_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~639_q\,
	datab => \memory_unit|ram_address[0]~3_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~655_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1048_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1049_combout\);

-- Location: LCCOMB_X53_Y45_N16
\memory_unit|rw_96x8_sync_u|RAM~1050\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1050_combout\ = (\memory_unit|ram_address[3]~4_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1047_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1049_combout\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1047_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~1042_combout\)))) # (!\memory_unit|ram_address[3]~4_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1047_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~1042_combout\,
	datab => \memory_unit|ram_address[3]~4_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~1047_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1049_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1050_combout\);

-- Location: FF_X61_Y46_N11
\memory_unit|rw_96x8_sync_u|RAM~783\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1400_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~783_q\);

-- Location: LCCOMB_X62_Y46_N28
\memory_unit|rw_96x8_sync_u|RAM~775feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~775feeder_combout\ = \cpu_u|data_path_u|BUS1[7]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~775feeder_combout\);

-- Location: FF_X62_Y46_N29
\memory_unit|rw_96x8_sync_u|RAM~775\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~775feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1398_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~775_q\);

-- Location: FF_X61_Y46_N25
\memory_unit|rw_96x8_sync_u|RAM~759\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1399_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~759_q\);

-- Location: LCCOMB_X61_Y46_N24
\memory_unit|rw_96x8_sync_u|RAM~1038\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1038_combout\ = (\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~775_q\) # ((\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|ram_address[1]~1_combout\ & 
-- (((\memory_unit|rw_96x8_sync_u|RAM~759_q\ & !\memory_unit|ram_address[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[1]~1_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~775_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~759_q\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1038_combout\);

-- Location: LCCOMB_X61_Y46_N10
\memory_unit|rw_96x8_sync_u|RAM~1039\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1039_combout\ = (\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1038_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~783_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1038_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~767_q\)))) # (!\memory_unit|ram_address[0]~3_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1038_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~767_q\,
	datab => \memory_unit|ram_address[0]~3_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~783_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1038_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1039_combout\);

-- Location: FF_X54_Y46_N17
\memory_unit|rw_96x8_sync_u|RAM~743\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~743_q\);

-- Location: FF_X55_Y46_N7
\memory_unit|rw_96x8_sync_u|RAM~751\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~751_q\);

-- Location: FF_X55_Y46_N1
\memory_unit|rw_96x8_sync_u|RAM~727\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1391_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~727_q\);

-- Location: LCCOMB_X55_Y46_N0
\memory_unit|rw_96x8_sync_u|RAM~1033\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1033_combout\ = (\memory_unit|ram_address[1]~1_combout\ & (((\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|ram_address[0]~3_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~735_q\)) # (!\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~727_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~735_q\,
	datab => \memory_unit|ram_address[1]~1_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~727_q\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1033_combout\);

-- Location: LCCOMB_X55_Y46_N6
\memory_unit|rw_96x8_sync_u|RAM~1034\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1034_combout\ = (\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1033_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~751_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1033_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~743_q\)))) # (!\memory_unit|ram_address[1]~1_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1033_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[1]~1_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~743_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~751_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1033_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1034_combout\);

-- Location: LCCOMB_X59_Y46_N28
\memory_unit|rw_96x8_sync_u|RAM~679feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~679feeder_combout\ = \cpu_u|data_path_u|BUS1[7]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~679feeder_combout\);

-- Location: FF_X59_Y46_N29
\memory_unit|rw_96x8_sync_u|RAM~679\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~679feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~679_q\);

-- Location: FF_X58_Y46_N19
\memory_unit|rw_96x8_sync_u|RAM~687\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1396_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~687_q\);

-- Location: FF_X58_Y46_N1
\memory_unit|rw_96x8_sync_u|RAM~663\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1395_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~663_q\);

-- Location: LCCOMB_X58_Y46_N0
\memory_unit|rw_96x8_sync_u|RAM~1035\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1035_combout\ = (\memory_unit|ram_address[1]~1_combout\ & (((\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|ram_address[0]~3_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~671_q\)) # (!\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~663_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~671_q\,
	datab => \memory_unit|ram_address[1]~1_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~663_q\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1035_combout\);

-- Location: LCCOMB_X58_Y46_N18
\memory_unit|rw_96x8_sync_u|RAM~1036\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1036_combout\ = (\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1035_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~687_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1035_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~679_q\)))) # (!\memory_unit|ram_address[1]~1_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1035_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[1]~1_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~679_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~687_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1035_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1036_combout\);

-- Location: LCCOMB_X57_Y46_N20
\memory_unit|rw_96x8_sync_u|RAM~1037\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1037_combout\ = (\memory_unit|ram_address[2]~5_combout\ & (\memory_unit|ram_address[3]~4_combout\)) # (!\memory_unit|ram_address[2]~5_combout\ & ((\memory_unit|ram_address[3]~4_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~1034_combout\)) # (!\memory_unit|ram_address[3]~4_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1036_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[2]~5_combout\,
	datab => \memory_unit|ram_address[3]~4_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~1034_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1036_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1037_combout\);

-- Location: LCCOMB_X57_Y46_N30
\memory_unit|rw_96x8_sync_u|RAM~1040\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1040_combout\ = (\memory_unit|ram_address[2]~5_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1037_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1039_combout\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1037_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~1032_combout\)))) # (!\memory_unit|ram_address[2]~5_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1037_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~1032_combout\,
	datab => \memory_unit|ram_address[2]~5_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~1039_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1037_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1040_combout\);

-- Location: LCCOMB_X57_Y48_N4
\memory_unit|rw_96x8_sync_u|RAM~1420\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1420_combout\ = (\cpu_u|data_path_u|MAR\(7) & ((\cpu_u|data_path_u|MAR\(4) & ((\memory_unit|rw_96x8_sync_u|RAM~1040_combout\))) # (!\cpu_u|data_path_u|MAR\(4) & (\memory_unit|rw_96x8_sync_u|RAM~1050_combout\)))) # 
-- (!\cpu_u|data_path_u|MAR\(7) & (((\memory_unit|rw_96x8_sync_u|RAM~1050_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|MAR\(7),
	datab => \cpu_u|data_path_u|MAR\(4),
	datac => \memory_unit|rw_96x8_sync_u|RAM~1050_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1040_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1420_combout\);

-- Location: LCCOMB_X63_Y50_N18
\memory_unit|rw_96x8_sync_u|RAM~255feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~255feeder_combout\ = \cpu_u|data_path_u|BUS1[7]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~255feeder_combout\);

-- Location: FF_X63_Y50_N19
\memory_unit|rw_96x8_sync_u|RAM~255\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~255feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~255_q\);

-- Location: FF_X63_Y48_N15
\memory_unit|rw_96x8_sync_u|RAM~247\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1366_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~247_q\);

-- Location: LCCOMB_X63_Y48_N14
\memory_unit|rw_96x8_sync_u|RAM~1020\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1020_combout\ = (\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|ram_address[0]~3_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~255_q\)) # (!\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~247_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[5]~0_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~255_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~247_q\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1020_combout\);

-- Location: FF_X63_Y48_N9
\memory_unit|rw_96x8_sync_u|RAM~503\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1364_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~503_q\);

-- Location: LCCOMB_X63_Y48_N8
\memory_unit|rw_96x8_sync_u|RAM~1021\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1021_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1020_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~511_q\) # ((!\memory_unit|ram_address[5]~0_combout\)))) # (!\memory_unit|rw_96x8_sync_u|RAM~1020_combout\ & 
-- (((\memory_unit|rw_96x8_sync_u|RAM~503_q\ & \memory_unit|ram_address[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~511_q\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~1020_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~503_q\,
	datad => \memory_unit|ram_address[5]~0_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1021_combout\);

-- Location: FF_X61_Y48_N9
\memory_unit|rw_96x8_sync_u|RAM~383\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~383_q\);

-- Location: FF_X62_Y48_N13
\memory_unit|rw_96x8_sync_u|RAM~375\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~375_q\);

-- Location: LCCOMB_X61_Y48_N8
\memory_unit|rw_96x8_sync_u|RAM~1025\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1025_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1024_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~383_q\)) # (!\memory_unit|ram_address[5]~0_combout\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1024_combout\ & 
-- (\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~375_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~1024_combout\,
	datab => \memory_unit|ram_address[5]~0_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~383_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~375_q\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1025_combout\);

-- Location: FF_X61_Y48_N7
\memory_unit|rw_96x8_sync_u|RAM~399\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1372_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~399_q\);

-- Location: FF_X61_Y52_N11
\memory_unit|rw_96x8_sync_u|RAM~135\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~135_q\);

-- Location: LCCOMB_X61_Y52_N10
\memory_unit|rw_96x8_sync_u|RAM~1022\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1022_combout\ = (\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|ram_address[0]~3_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~143_q\)) # (!\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~135_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~143_q\,
	datab => \memory_unit|ram_address[5]~0_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~135_q\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1022_combout\);

-- Location: LCCOMB_X61_Y48_N6
\memory_unit|rw_96x8_sync_u|RAM~1023\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1023_combout\ = (\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1022_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~399_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1022_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~391_q\)))) # (!\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1022_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~391_q\,
	datab => \memory_unit|ram_address[5]~0_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~399_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1022_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1023_combout\);

-- Location: LCCOMB_X61_Y48_N10
\memory_unit|rw_96x8_sync_u|RAM~1026\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1026_combout\ = (\memory_unit|ram_address[4]~2_combout\ & (((\memory_unit|ram_address[1]~1_combout\)))) # (!\memory_unit|ram_address[4]~2_combout\ & ((\memory_unit|ram_address[1]~1_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~1023_combout\))) # (!\memory_unit|ram_address[1]~1_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~1025_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[4]~2_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~1025_combout\,
	datac => \memory_unit|ram_address[1]~1_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1023_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1026_combout\);

-- Location: LCCOMB_X57_Y48_N26
\memory_unit|rw_96x8_sync_u|RAM~1029\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1029_combout\ = (\memory_unit|ram_address[4]~2_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1026_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~1028_combout\)) # (!\memory_unit|rw_96x8_sync_u|RAM~1026_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~1021_combout\))))) # (!\memory_unit|ram_address[4]~2_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1026_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~1028_combout\,
	datab => \memory_unit|ram_address[4]~2_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~1021_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1026_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1029_combout\);

-- Location: LCCOMB_X62_Y50_N4
\memory_unit|rw_96x8_sync_u|RAM~479feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~479feeder_combout\ = \cpu_u|data_path_u|BUS1[7]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~479feeder_combout\);

-- Location: FF_X62_Y50_N5
\memory_unit|rw_96x8_sync_u|RAM~479\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~479feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1323_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~479_q\);

-- Location: FF_X62_Y51_N17
\memory_unit|rw_96x8_sync_u|RAM~495\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1326_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~495_q\);

-- Location: LCCOMB_X63_Y51_N28
\memory_unit|rw_96x8_sync_u|RAM~239feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~239feeder_combout\ = \cpu_u|data_path_u|BUS1[7]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~239feeder_combout\);

-- Location: FF_X63_Y51_N29
\memory_unit|rw_96x8_sync_u|RAM~239\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~239feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1324_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~239_q\);

-- Location: FF_X62_Y51_N3
\memory_unit|rw_96x8_sync_u|RAM~223\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1325_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~223_q\);

-- Location: LCCOMB_X62_Y51_N2
\memory_unit|rw_96x8_sync_u|RAM~1006\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1006_combout\ = (\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~239_q\) # ((\memory_unit|ram_address[5]~0_combout\)))) # (!\memory_unit|ram_address[1]~1_combout\ & 
-- (((\memory_unit|rw_96x8_sync_u|RAM~223_q\ & !\memory_unit|ram_address[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[1]~1_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~239_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~223_q\,
	datad => \memory_unit|ram_address[5]~0_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1006_combout\);

-- Location: LCCOMB_X62_Y51_N16
\memory_unit|rw_96x8_sync_u|RAM~1007\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1007_combout\ = (\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1006_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~495_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1006_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~479_q\)))) # (!\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1006_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[5]~0_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~479_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~495_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1006_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1007_combout\);

-- Location: FF_X58_Y52_N3
\memory_unit|rw_96x8_sync_u|RAM~215\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1307_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~215_q\);

-- Location: LCCOMB_X59_Y52_N4
\memory_unit|rw_96x8_sync_u|RAM~231feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~231feeder_combout\ = \cpu_u|data_path_u|BUS1[7]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~231feeder_combout\);

-- Location: FF_X59_Y52_N5
\memory_unit|rw_96x8_sync_u|RAM~231\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~231feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1305_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~231_q\);

-- Location: LCCOMB_X58_Y52_N2
\memory_unit|rw_96x8_sync_u|RAM~999\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~999_combout\ = (\memory_unit|ram_address[5]~0_combout\ & (\memory_unit|ram_address[1]~1_combout\)) # (!\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|ram_address[1]~1_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~231_q\))) # (!\memory_unit|ram_address[1]~1_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~215_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[5]~0_combout\,
	datab => \memory_unit|ram_address[1]~1_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~215_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~231_q\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~999_combout\);

-- Location: FF_X58_Y52_N17
\memory_unit|rw_96x8_sync_u|RAM~471\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1303_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~471_q\);

-- Location: LCCOMB_X58_Y52_N16
\memory_unit|rw_96x8_sync_u|RAM~1000\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1000_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~999_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~487_q\) # ((!\memory_unit|ram_address[5]~0_combout\)))) # (!\memory_unit|rw_96x8_sync_u|RAM~999_combout\ & 
-- (((\memory_unit|rw_96x8_sync_u|RAM~471_q\ & \memory_unit|ram_address[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~487_q\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~999_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~471_q\,
	datad => \memory_unit|ram_address[5]~0_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1000_combout\);

-- Location: LCCOMB_X57_Y48_N14
\memory_unit|rw_96x8_sync_u|RAM~1008\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1008_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1005_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1007_combout\)) # (!\memory_unit|ram_address[4]~2_combout\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1005_combout\ & 
-- (\memory_unit|ram_address[4]~2_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1000_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~1005_combout\,
	datab => \memory_unit|ram_address[4]~2_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~1007_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1000_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1008_combout\);

-- Location: FF_X58_Y47_N13
\memory_unit|rw_96x8_sync_u|RAM~407\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1346_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~407_q\);

-- Location: FF_X58_Y47_N11
\memory_unit|rw_96x8_sync_u|RAM~151\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1348_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~151_q\);

-- Location: LCCOMB_X56_Y50_N16
\memory_unit|rw_96x8_sync_u|RAM~167feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~167feeder_combout\ = \cpu_u|data_path_u|BUS1[7]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~167feeder_combout\);

-- Location: FF_X56_Y50_N17
\memory_unit|rw_96x8_sync_u|RAM~167\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~167feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~167_q\);

-- Location: LCCOMB_X58_Y47_N10
\memory_unit|rw_96x8_sync_u|RAM~1009\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1009_combout\ = (\memory_unit|ram_address[5]~0_combout\ & (\memory_unit|ram_address[1]~1_combout\)) # (!\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|ram_address[1]~1_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~167_q\))) # (!\memory_unit|ram_address[1]~1_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~151_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[5]~0_combout\,
	datab => \memory_unit|ram_address[1]~1_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~151_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~167_q\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1009_combout\);

-- Location: LCCOMB_X58_Y47_N12
\memory_unit|rw_96x8_sync_u|RAM~1010\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1010_combout\ = (\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1009_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~423_q\)) # (!\memory_unit|rw_96x8_sync_u|RAM~1009_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~407_q\))))) # (!\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1009_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~423_q\,
	datab => \memory_unit|ram_address[5]~0_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~407_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1009_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1010_combout\);

-- Location: FF_X53_Y51_N9
\memory_unit|rw_96x8_sync_u|RAM~295\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~295_q\);

-- Location: FF_X53_Y51_N19
\memory_unit|rw_96x8_sync_u|RAM~23\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~23_q\);

-- Location: LCCOMB_X53_Y51_N18
\memory_unit|rw_96x8_sync_u|RAM~1013\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1013_combout\ = (\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~39_q\) # ((\memory_unit|ram_address[5]~0_combout\)))) # (!\memory_unit|ram_address[1]~1_combout\ & 
-- (((\memory_unit|rw_96x8_sync_u|RAM~23_q\ & !\memory_unit|ram_address[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~39_q\,
	datab => \memory_unit|ram_address[1]~1_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~23_q\,
	datad => \memory_unit|ram_address[5]~0_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1013_combout\);

-- Location: LCCOMB_X53_Y51_N8
\memory_unit|rw_96x8_sync_u|RAM~1014\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1014_combout\ = (\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1013_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~295_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1013_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~279_q\)))) # (!\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1013_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~279_q\,
	datab => \memory_unit|ram_address[5]~0_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~295_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1013_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1014_combout\);

-- Location: LCCOMB_X57_Y48_N28
\memory_unit|rw_96x8_sync_u|RAM~1015\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1015_combout\ = (\memory_unit|ram_address[4]~2_combout\ & (((\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|ram_address[4]~2_combout\ & ((\memory_unit|ram_address[0]~3_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~1012_combout\)) # (!\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1014_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~1012_combout\,
	datab => \memory_unit|ram_address[4]~2_combout\,
	datac => \memory_unit|ram_address[0]~3_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1014_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1015_combout\);

-- Location: LCCOMB_X57_Y48_N10
\memory_unit|rw_96x8_sync_u|RAM~1018\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1018_combout\ = (\memory_unit|ram_address[4]~2_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1015_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~1017_combout\)) # (!\memory_unit|rw_96x8_sync_u|RAM~1015_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~1010_combout\))))) # (!\memory_unit|ram_address[4]~2_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1015_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~1017_combout\,
	datab => \memory_unit|ram_address[4]~2_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~1010_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1015_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1018_combout\);

-- Location: LCCOMB_X57_Y48_N24
\memory_unit|rw_96x8_sync_u|RAM~1019\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1019_combout\ = (\memory_unit|ram_address[2]~5_combout\ & (\memory_unit|ram_address[3]~4_combout\)) # (!\memory_unit|ram_address[2]~5_combout\ & ((\memory_unit|ram_address[3]~4_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~1008_combout\)) # (!\memory_unit|ram_address[3]~4_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1018_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[2]~5_combout\,
	datab => \memory_unit|ram_address[3]~4_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~1008_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1018_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1019_combout\);

-- Location: LCCOMB_X57_Y48_N20
\memory_unit|rw_96x8_sync_u|RAM~1030\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1030_combout\ = (\memory_unit|ram_address[2]~5_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1019_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1029_combout\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1019_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~998_combout\)))) # (!\memory_unit|ram_address[2]~5_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1019_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~998_combout\,
	datab => \memory_unit|ram_address[2]~5_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~1029_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1019_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1030_combout\);

-- Location: LCCOMB_X57_Y48_N30
\cpu_u|data_path_u|BUS2[7]~56\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[7]~56_combout\ = (\memory_unit|Equal0~0_combout\ & (!\memory_unit|ram_address[5]~0_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~1420_combout\))) # (!\memory_unit|Equal0~0_combout\ & 
-- (((\memory_unit|rw_96x8_sync_u|RAM~1030_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|Equal0~0_combout\,
	datab => \memory_unit|ram_address[5]~0_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~1420_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1030_combout\,
	combout => \cpu_u|data_path_u|BUS2[7]~56_combout\);

-- Location: LCCOMB_X56_Y47_N12
\cpu_u|data_path_u|BUS2[7]~57\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[7]~57_combout\ = (\cpu_u|control_unit_module|Selector19~2_combout\ & (\memory_unit|rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a7\ & \cpu_u|control_unit_module|Selector18~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_u|control_unit_module|Selector19~2_combout\,
	datac => \memory_unit|rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a7\,
	datad => \cpu_u|control_unit_module|Selector18~3_combout\,
	combout => \cpu_u|data_path_u|BUS2[7]~57_combout\);

-- Location: LCCOMB_X56_Y47_N14
\cpu_u|data_path_u|BUS2[7]~58\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[7]~58_combout\ = (\cpu_u|data_path_u|BUS2[7]~12_combout\ & ((\cpu_u|data_path_u|BUS2[7]~10_combout\) # ((\cpu_u|data_path_u|BUS1[7]~15_combout\)))) # (!\cpu_u|data_path_u|BUS2[7]~12_combout\ & 
-- (!\cpu_u|data_path_u|BUS2[7]~10_combout\ & ((\cpu_u|data_path_u|BUS2[7]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|BUS2[7]~12_combout\,
	datab => \cpu_u|data_path_u|BUS2[7]~10_combout\,
	datac => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	datad => \cpu_u|data_path_u|BUS2[7]~57_combout\,
	combout => \cpu_u|data_path_u|BUS2[7]~58_combout\);

-- Location: LCCOMB_X57_Y48_N12
\cpu_u|data_path_u|BUS2[7]~59\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[7]~59_combout\ = (\cpu_u|data_path_u|BUS2[7]~13_combout\ & ((\cpu_u|data_path_u|BUS2[7]~58_combout\ & ((\cpu_u|data_path_u|BUS2[7]~56_combout\))) # (!\cpu_u|data_path_u|BUS2[7]~58_combout\ & 
-- (\cpu_u|data_path_u|BUS2[7]~55_combout\)))) # (!\cpu_u|data_path_u|BUS2[7]~13_combout\ & (((\cpu_u|data_path_u|BUS2[7]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|BUS2[7]~55_combout\,
	datab => \cpu_u|data_path_u|BUS2[7]~13_combout\,
	datac => \cpu_u|data_path_u|BUS2[7]~56_combout\,
	datad => \cpu_u|data_path_u|BUS2[7]~58_combout\,
	combout => \cpu_u|data_path_u|BUS2[7]~59_combout\);

-- Location: LCCOMB_X57_Y48_N22
\cpu_u|data_path_u|BUS2[7]~60\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[7]~60_combout\ = (\cpu_u|data_path_u|Equal2~2_combout\ & ((\cpu_u|data_path_u|BUS2[7]~59_combout\))) # (!\cpu_u|data_path_u|Equal2~2_combout\ & (\cpu_u|data_path_u|ALU_unit|Add2~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|Equal2~2_combout\,
	datac => \cpu_u|data_path_u|ALU_unit|Add2~9_combout\,
	datad => \cpu_u|data_path_u|BUS2[7]~59_combout\,
	combout => \cpu_u|data_path_u|BUS2[7]~60_combout\);

-- Location: LCCOMB_X54_Y50_N22
\cpu_u|data_path_u|ALU_unit|Add3~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Add3~14_combout\ = (\cpu_u|data_path_u|BUS1[7]~15_combout\ & ((\cpu_u|data_path_u|B_Reg\(7) & (\cpu_u|data_path_u|ALU_unit|Add3~13\ & VCC)) # (!\cpu_u|data_path_u|B_Reg\(7) & (!\cpu_u|data_path_u|ALU_unit|Add3~13\)))) # 
-- (!\cpu_u|data_path_u|BUS1[7]~15_combout\ & ((\cpu_u|data_path_u|B_Reg\(7) & (!\cpu_u|data_path_u|ALU_unit|Add3~13\)) # (!\cpu_u|data_path_u|B_Reg\(7) & ((\cpu_u|data_path_u|ALU_unit|Add3~13\) # (GND)))))
-- \cpu_u|data_path_u|ALU_unit|Add3~15\ = CARRY((\cpu_u|data_path_u|BUS1[7]~15_combout\ & (!\cpu_u|data_path_u|B_Reg\(7) & !\cpu_u|data_path_u|ALU_unit|Add3~13\)) # (!\cpu_u|data_path_u|BUS1[7]~15_combout\ & ((!\cpu_u|data_path_u|ALU_unit|Add3~13\) # 
-- (!\cpu_u|data_path_u|B_Reg\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	datab => \cpu_u|data_path_u|B_Reg\(7),
	datad => VCC,
	cin => \cpu_u|data_path_u|ALU_unit|Add3~13\,
	combout => \cpu_u|data_path_u|ALU_unit|Add3~14_combout\,
	cout => \cpu_u|data_path_u|ALU_unit|Add3~15\);

-- Location: LCCOMB_X55_Y50_N28
\cpu_u|data_path_u|ALU_unit|Add2~35\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Add2~35_combout\ = (\cpu_u|data_path_u|ALU_unit|Add2~33_combout\ & ((\cpu_u|control_unit_module|ALU_Sel[2]~24_combout\) # ((\cpu_u|data_path_u|ALU_unit|Mux8~0_combout\ & \cpu_u|data_path_u|ALU_unit|Add3~14_combout\)))) # 
-- (!\cpu_u|data_path_u|ALU_unit|Add2~33_combout\ & (((\cpu_u|data_path_u|ALU_unit|Mux8~0_combout\ & \cpu_u|data_path_u|ALU_unit|Add3~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|ALU_unit|Add2~33_combout\,
	datab => \cpu_u|control_unit_module|ALU_Sel[2]~24_combout\,
	datac => \cpu_u|data_path_u|ALU_unit|Mux8~0_combout\,
	datad => \cpu_u|data_path_u|ALU_unit|Add3~14_combout\,
	combout => \cpu_u|data_path_u|ALU_unit|Add2~35_combout\);

-- Location: LCCOMB_X54_Y48_N26
\cpu_u|data_path_u|BUS2[7]~61\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[7]~61_combout\ = (\cpu_u|data_path_u|Equal2~2_combout\ & (((\cpu_u|data_path_u|BUS2[7]~60_combout\)))) # (!\cpu_u|data_path_u|Equal2~2_combout\ & ((\cpu_u|data_path_u|ALU_unit|Add2~35_combout\) # 
-- ((\cpu_u|data_path_u|ALU_unit|Mux1~1_combout\ & \cpu_u|data_path_u|BUS2[7]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|Equal2~2_combout\,
	datab => \cpu_u|data_path_u|ALU_unit|Mux1~1_combout\,
	datac => \cpu_u|data_path_u|BUS2[7]~60_combout\,
	datad => \cpu_u|data_path_u|ALU_unit|Add2~35_combout\,
	combout => \cpu_u|data_path_u|BUS2[7]~61_combout\);

-- Location: FF_X54_Y48_N27
\cpu_u|data_path_u|IR_Reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \cpu_u|data_path_u|BUS2[7]~61_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \cpu_u|control_unit_module|current_state.S_FETCH_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu_u|data_path_u|IR_Reg\(7));

-- Location: LCCOMB_X54_Y49_N10
\cpu_u|control_unit_module|PC_Load~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|control_unit_module|PC_Load~0_combout\ = (!\cpu_u|data_path_u|IR_Reg\(4) & (!\cpu_u|data_path_u|IR_Reg\(7) & (!\cpu_u|data_path_u|IR_Reg\(6) & \cpu_u|data_path_u|IR_Reg\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|IR_Reg\(4),
	datab => \cpu_u|data_path_u|IR_Reg\(7),
	datac => \cpu_u|data_path_u|IR_Reg\(6),
	datad => \cpu_u|data_path_u|IR_Reg\(5),
	combout => \cpu_u|control_unit_module|PC_Load~0_combout\);

-- Location: LCCOMB_X56_Y47_N30
\cpu_u|control_unit_module|Selector19~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|control_unit_module|Selector19~0_combout\ = (\cpu_u|control_unit_module|current_state.S_FETCH_0~q\ & (((\cpu_u|control_unit_module|BRANCH_OP~0_combout\) # (!\cpu_u|control_unit_module|PC_Load~0_combout\)) # 
-- (!\cpu_u|control_unit_module|current_state.S_BRANCH_4~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|control_unit_module|current_state.S_BRANCH_4~q\,
	datab => \cpu_u|control_unit_module|current_state.S_FETCH_0~q\,
	datac => \cpu_u|control_unit_module|BRANCH_OP~0_combout\,
	datad => \cpu_u|control_unit_module|PC_Load~0_combout\,
	combout => \cpu_u|control_unit_module|Selector19~0_combout\);

-- Location: LCCOMB_X56_Y47_N18
\cpu_u|control_unit_module|Selector19~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|control_unit_module|Selector19~2_combout\ = (\cpu_u|control_unit_module|Selector19~0_combout\ & ((!\cpu_u|control_unit_module|Selector19~1_combout\) # (!\cpu_u|control_unit_module|current_state.S_LOAD_AND_STORE_4~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|control_unit_module|current_state.S_LOAD_AND_STORE_4~q\,
	datac => \cpu_u|control_unit_module|Selector19~0_combout\,
	datad => \cpu_u|control_unit_module|Selector19~1_combout\,
	combout => \cpu_u|control_unit_module|Selector19~2_combout\);

-- Location: LCCOMB_X56_Y47_N6
\cpu_u|data_path_u|BUS2[7]~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[7]~12_combout\ = (\cpu_u|control_unit_module|Selector19~2_combout\ & (\cpu_u|data_path_u|BUS2[7]~11_combout\ & (\cpu_u|data_path_u|MAR\(7) & \cpu_u|control_unit_module|Selector18~3_combout\))) # 
-- (!\cpu_u|control_unit_module|Selector19~2_combout\ & (((!\cpu_u|control_unit_module|Selector18~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|BUS2[7]~11_combout\,
	datab => \cpu_u|control_unit_module|Selector19~2_combout\,
	datac => \cpu_u|data_path_u|MAR\(7),
	datad => \cpu_u|control_unit_module|Selector18~3_combout\,
	combout => \cpu_u|data_path_u|BUS2[7]~12_combout\);

-- Location: LCCOMB_X55_Y48_N14
\cpu_u|data_path_u|BUS2[1]~42\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[1]~42_combout\ = (\cpu_u|control_unit_module|Selector19~2_combout\ & (\memory_unit|rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a1\ & \cpu_u|control_unit_module|Selector18~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|control_unit_module|Selector19~2_combout\,
	datab => \memory_unit|rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a1\,
	datad => \cpu_u|control_unit_module|Selector18~3_combout\,
	combout => \cpu_u|data_path_u|BUS2[1]~42_combout\);

-- Location: FF_X54_Y50_N7
\cpu_u|data_path_u|A_Reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS2[1]~45_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu_u|control_unit_module|Selector22~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu_u|data_path_u|A_Reg\(1));

-- Location: LCCOMB_X53_Y48_N28
\cpu_u|data_path_u|BUS1[1]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS1[1]~2_combout\ = (\cpu_u|control_unit_module|Selector16~3_combout\ & (((\cpu_u|data_path_u|B_Reg\(1))))) # (!\cpu_u|control_unit_module|Selector16~3_combout\ & ((\cpu_u|control_unit_module|Selector16~4_combout\ & 
-- ((\cpu_u|data_path_u|B_Reg\(1)))) # (!\cpu_u|control_unit_module|Selector16~4_combout\ & (\cpu_u|data_path_u|PC\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|PC\(1),
	datab => \cpu_u|control_unit_module|Selector16~3_combout\,
	datac => \cpu_u|data_path_u|B_Reg\(1),
	datad => \cpu_u|control_unit_module|Selector16~4_combout\,
	combout => \cpu_u|data_path_u|BUS1[1]~2_combout\);

-- Location: LCCOMB_X54_Y50_N6
\cpu_u|data_path_u|BUS1[1]~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS1[1]~3_combout\ = (\cpu_u|control_unit_module|Selector17~2_combout\ & (!\cpu_u|control_unit_module|Selector16~5_combout\ & (\cpu_u|data_path_u|A_Reg\(1)))) # (!\cpu_u|control_unit_module|Selector17~2_combout\ & 
-- (((\cpu_u|data_path_u|BUS1[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|control_unit_module|Selector17~2_combout\,
	datab => \cpu_u|control_unit_module|Selector16~5_combout\,
	datac => \cpu_u|data_path_u|A_Reg\(1),
	datad => \cpu_u|data_path_u|BUS1[1]~2_combout\,
	combout => \cpu_u|data_path_u|BUS1[1]~3_combout\);

-- Location: LCCOMB_X55_Y48_N2
\cpu_u|data_path_u|BUS2[1]~43\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[1]~43_combout\ = (\cpu_u|data_path_u|BUS2[7]~10_combout\ & (\cpu_u|data_path_u|BUS2[7]~12_combout\)) # (!\cpu_u|data_path_u|BUS2[7]~10_combout\ & ((\cpu_u|data_path_u|BUS2[7]~12_combout\ & ((\cpu_u|data_path_u|BUS1[1]~3_combout\))) 
-- # (!\cpu_u|data_path_u|BUS2[7]~12_combout\ & (\cpu_u|data_path_u|BUS2[1]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|BUS2[7]~10_combout\,
	datab => \cpu_u|data_path_u|BUS2[7]~12_combout\,
	datac => \cpu_u|data_path_u|BUS2[1]~42_combout\,
	datad => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	combout => \cpu_u|data_path_u|BUS2[1]~43_combout\);

-- Location: IOIBUF_X81_Y20_N1
\port_in_07[1]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_07(1),
	o => \port_in_07[1]~input_o\);

-- Location: IOIBUF_X81_Y16_N1
\port_in_11[1]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_11(1),
	o => \port_in_11[1]~input_o\);

-- Location: LCCOMB_X77_Y24_N2
\cpu_u|data_path_u|BUS2[1]~39\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[1]~39_combout\ = (\cpu_u|data_path_u|MAR\(3) & (((\cpu_u|data_path_u|MAR\(2)) # (\port_in_11[1]~input_o\)))) # (!\cpu_u|data_path_u|MAR\(3) & (\port_in_03[1]~input_o\ & (!\cpu_u|data_path_u|MAR\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_03[1]~input_o\,
	datab => \cpu_u|data_path_u|MAR\(3),
	datac => \cpu_u|data_path_u|MAR\(2),
	datad => \port_in_11[1]~input_o\,
	combout => \cpu_u|data_path_u|BUS2[1]~39_combout\);

-- Location: LCCOMB_X77_Y24_N4
\cpu_u|data_path_u|BUS2[1]~40\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[1]~40_combout\ = (\cpu_u|data_path_u|MAR\(2) & ((\cpu_u|data_path_u|BUS2[1]~39_combout\ & (\port_in_15[1]~input_o\)) # (!\cpu_u|data_path_u|BUS2[1]~39_combout\ & ((\port_in_07[1]~input_o\))))) # (!\cpu_u|data_path_u|MAR\(2) & 
-- (((\cpu_u|data_path_u|BUS2[1]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_15[1]~input_o\,
	datab => \port_in_07[1]~input_o\,
	datac => \cpu_u|data_path_u|MAR\(2),
	datad => \cpu_u|data_path_u|BUS2[1]~39_combout\,
	combout => \cpu_u|data_path_u|BUS2[1]~40_combout\);

-- Location: IOIBUF_X81_Y2_N15
\port_in_13[1]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_13(1),
	o => \port_in_13[1]~input_o\);

-- Location: IOIBUF_X81_Y21_N1
\port_in_05[1]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_05(1),
	o => \port_in_05[1]~input_o\);

-- Location: LCCOMB_X77_Y24_N12
\cpu_u|data_path_u|BUS2[1]~34\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[1]~34_combout\ = (\cpu_u|data_path_u|MAR\(2) & (((\port_in_05[1]~input_o\) # (\cpu_u|data_path_u|MAR\(3))))) # (!\cpu_u|data_path_u|MAR\(2) & (\port_in_01[1]~input_o\ & ((!\cpu_u|data_path_u|MAR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_01[1]~input_o\,
	datab => \port_in_05[1]~input_o\,
	datac => \cpu_u|data_path_u|MAR\(2),
	datad => \cpu_u|data_path_u|MAR\(3),
	combout => \cpu_u|data_path_u|BUS2[1]~34_combout\);

-- Location: LCCOMB_X77_Y24_N22
\cpu_u|data_path_u|BUS2[1]~35\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[1]~35_combout\ = (\cpu_u|data_path_u|MAR\(3) & ((\cpu_u|data_path_u|BUS2[1]~34_combout\ & ((\port_in_13[1]~input_o\))) # (!\cpu_u|data_path_u|BUS2[1]~34_combout\ & (\port_in_09[1]~input_o\)))) # (!\cpu_u|data_path_u|MAR\(3) & 
-- (((\cpu_u|data_path_u|BUS2[1]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_09[1]~input_o\,
	datab => \port_in_13[1]~input_o\,
	datac => \cpu_u|data_path_u|MAR\(3),
	datad => \cpu_u|data_path_u|BUS2[1]~34_combout\,
	combout => \cpu_u|data_path_u|BUS2[1]~35_combout\);

-- Location: IOIBUF_X81_Y23_N1
\port_in_08[1]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_08(1),
	o => \port_in_08[1]~input_o\);

-- Location: IOIBUF_X81_Y17_N8
\port_in_04[1]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_04(1),
	o => \port_in_04[1]~input_o\);

-- Location: LCCOMB_X77_Y24_N20
\cpu_u|data_path_u|BUS2[1]~36\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[1]~36_combout\ = (\cpu_u|data_path_u|MAR\(2) & (((\port_in_04[1]~input_o\) # (\cpu_u|data_path_u|MAR\(3))))) # (!\cpu_u|data_path_u|MAR\(2) & (\port_in_00[1]~input_o\ & ((!\cpu_u|data_path_u|MAR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_00[1]~input_o\,
	datab => \port_in_04[1]~input_o\,
	datac => \cpu_u|data_path_u|MAR\(2),
	datad => \cpu_u|data_path_u|MAR\(3),
	combout => \cpu_u|data_path_u|BUS2[1]~36_combout\);

-- Location: LCCOMB_X77_Y24_N6
\cpu_u|data_path_u|BUS2[1]~37\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[1]~37_combout\ = (\cpu_u|data_path_u|MAR\(3) & ((\cpu_u|data_path_u|BUS2[1]~36_combout\ & (\port_in_12[1]~input_o\)) # (!\cpu_u|data_path_u|BUS2[1]~36_combout\ & ((\port_in_08[1]~input_o\))))) # (!\cpu_u|data_path_u|MAR\(3) & 
-- (((\cpu_u|data_path_u|BUS2[1]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_12[1]~input_o\,
	datab => \port_in_08[1]~input_o\,
	datac => \cpu_u|data_path_u|MAR\(3),
	datad => \cpu_u|data_path_u|BUS2[1]~36_combout\,
	combout => \cpu_u|data_path_u|BUS2[1]~37_combout\);

-- Location: LCCOMB_X77_Y24_N24
\cpu_u|data_path_u|BUS2[1]~38\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[1]~38_combout\ = (\cpu_u|data_path_u|MAR\(1) & (\cpu_u|data_path_u|MAR\(0))) # (!\cpu_u|data_path_u|MAR\(1) & ((\cpu_u|data_path_u|MAR\(0) & (\cpu_u|data_path_u|BUS2[1]~35_combout\)) # (!\cpu_u|data_path_u|MAR\(0) & 
-- ((\cpu_u|data_path_u|BUS2[1]~37_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|MAR\(1),
	datab => \cpu_u|data_path_u|MAR\(0),
	datac => \cpu_u|data_path_u|BUS2[1]~35_combout\,
	datad => \cpu_u|data_path_u|BUS2[1]~37_combout\,
	combout => \cpu_u|data_path_u|BUS2[1]~38_combout\);

-- Location: LCCOMB_X77_Y24_N18
\cpu_u|data_path_u|BUS2[1]~41\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[1]~41_combout\ = (\cpu_u|data_path_u|MAR\(1) & ((\cpu_u|data_path_u|BUS2[1]~38_combout\ & ((\cpu_u|data_path_u|BUS2[1]~40_combout\))) # (!\cpu_u|data_path_u|BUS2[1]~38_combout\ & (\cpu_u|data_path_u|BUS2[1]~33_combout\)))) # 
-- (!\cpu_u|data_path_u|MAR\(1) & (((\cpu_u|data_path_u|BUS2[1]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|BUS2[1]~33_combout\,
	datab => \cpu_u|data_path_u|MAR\(1),
	datac => \cpu_u|data_path_u|BUS2[1]~40_combout\,
	datad => \cpu_u|data_path_u|BUS2[1]~38_combout\,
	combout => \cpu_u|data_path_u|BUS2[1]~41_combout\);

-- Location: FF_X56_Y46_N21
\memory_unit|rw_96x8_sync_u|RAM~657\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1395_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~657_q\);

-- Location: LCCOMB_X59_Y45_N20
\memory_unit|rw_96x8_sync_u|RAM~665feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~665feeder_combout\ = \cpu_u|data_path_u|BUS1[1]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~665feeder_combout\);

-- Location: FF_X59_Y45_N21
\memory_unit|rw_96x8_sync_u|RAM~665\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~665feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1394_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~665_q\);

-- Location: LCCOMB_X56_Y46_N20
\memory_unit|rw_96x8_sync_u|RAM~972\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~972_combout\ = (\memory_unit|ram_address[1]~1_combout\ & (\memory_unit|ram_address[0]~3_combout\)) # (!\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|ram_address[0]~3_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~665_q\))) # (!\memory_unit|ram_address[0]~3_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~657_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[1]~1_combout\,
	datab => \memory_unit|ram_address[0]~3_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~657_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~665_q\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~972_combout\);

-- Location: FF_X56_Y46_N15
\memory_unit|rw_96x8_sync_u|RAM~681\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1396_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~681_q\);

-- Location: LCCOMB_X56_Y46_N14
\memory_unit|rw_96x8_sync_u|RAM~973\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~973_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~972_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~681_q\) # (!\memory_unit|ram_address[1]~1_combout\)))) # (!\memory_unit|rw_96x8_sync_u|RAM~972_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~673_q\ & ((\memory_unit|ram_address[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~673_q\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~972_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~681_q\,
	datad => \memory_unit|ram_address[1]~1_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~973_combout\);

-- Location: FF_X55_Y46_N5
\memory_unit|rw_96x8_sync_u|RAM~721\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1391_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~721_q\);

-- Location: LCCOMB_X55_Y46_N4
\memory_unit|rw_96x8_sync_u|RAM~970\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~970_combout\ = (\memory_unit|ram_address[1]~1_combout\ & (((\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|ram_address[0]~3_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~729_q\)) # (!\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~721_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~729_q\,
	datab => \memory_unit|ram_address[1]~1_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~721_q\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~970_combout\);

-- Location: FF_X55_Y46_N11
\memory_unit|rw_96x8_sync_u|RAM~745\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~745_q\);

-- Location: LCCOMB_X54_Y46_N8
\memory_unit|rw_96x8_sync_u|RAM~737feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~737feeder_combout\ = \cpu_u|data_path_u|BUS1[1]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~737feeder_combout\);

-- Location: FF_X54_Y46_N9
\memory_unit|rw_96x8_sync_u|RAM~737\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~737feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~737_q\);

-- Location: LCCOMB_X55_Y46_N10
\memory_unit|rw_96x8_sync_u|RAM~971\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~971_combout\ = (\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~970_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~745_q\)) # (!\memory_unit|rw_96x8_sync_u|RAM~970_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~737_q\))))) # (!\memory_unit|ram_address[1]~1_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~970_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[1]~1_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~970_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~745_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~737_q\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~971_combout\);

-- Location: LCCOMB_X56_Y46_N24
\memory_unit|rw_96x8_sync_u|RAM~974\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~974_combout\ = (\memory_unit|ram_address[2]~5_combout\ & (\memory_unit|ram_address[3]~4_combout\)) # (!\memory_unit|ram_address[2]~5_combout\ & ((\memory_unit|ram_address[3]~4_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~971_combout\))) # (!\memory_unit|ram_address[3]~4_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~973_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[2]~5_combout\,
	datab => \memory_unit|ram_address[3]~4_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~973_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~971_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~974_combout\);

-- Location: LCCOMB_X58_Y44_N8
\memory_unit|rw_96x8_sync_u|RAM~713feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~713feeder_combout\ = \cpu_u|data_path_u|BUS1[1]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~713feeder_combout\);

-- Location: FF_X58_Y44_N9
\memory_unit|rw_96x8_sync_u|RAM~713\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~713feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~713_q\);

-- Location: FF_X57_Y44_N25
\memory_unit|rw_96x8_sync_u|RAM~697\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~697_q\);

-- Location: LCCOMB_X57_Y44_N24
\memory_unit|rw_96x8_sync_u|RAM~969\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~969_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~968_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~713_q\) # ((!\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|rw_96x8_sync_u|RAM~968_combout\ & 
-- (((\memory_unit|rw_96x8_sync_u|RAM~697_q\ & \memory_unit|ram_address[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~968_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~713_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~697_q\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~969_combout\);

-- Location: FF_X61_Y46_N23
\memory_unit|rw_96x8_sync_u|RAM~777\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1400_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~777_q\);

-- Location: FF_X61_Y46_N1
\memory_unit|rw_96x8_sync_u|RAM~753\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1399_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~753_q\);

-- Location: LCCOMB_X61_Y46_N0
\memory_unit|rw_96x8_sync_u|RAM~975\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~975_combout\ = (\memory_unit|ram_address[0]~3_combout\ & (((\memory_unit|ram_address[1]~1_combout\)))) # (!\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|ram_address[1]~1_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~769_q\)) # (!\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~753_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~769_q\,
	datab => \memory_unit|ram_address[0]~3_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~753_q\,
	datad => \memory_unit|ram_address[1]~1_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~975_combout\);

-- Location: LCCOMB_X61_Y46_N22
\memory_unit|rw_96x8_sync_u|RAM~976\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~976_combout\ = (\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~975_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~777_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~975_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~761_q\)))) # (!\memory_unit|ram_address[0]~3_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~975_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~761_q\,
	datab => \memory_unit|ram_address[0]~3_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~777_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~975_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~976_combout\);

-- Location: LCCOMB_X56_Y46_N2
\memory_unit|rw_96x8_sync_u|RAM~977\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~977_combout\ = (\memory_unit|ram_address[2]~5_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~974_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~976_combout\))) # (!\memory_unit|rw_96x8_sync_u|RAM~974_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~969_combout\)))) # (!\memory_unit|ram_address[2]~5_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~974_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[2]~5_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~974_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~969_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~976_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~977_combout\);

-- Location: LCCOMB_X57_Y46_N0
\memory_unit|rw_96x8_sync_u|RAM~1419\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1419_combout\ = (\cpu_u|data_path_u|MAR\(7) & ((\cpu_u|data_path_u|MAR\(4) & ((\memory_unit|rw_96x8_sync_u|RAM~977_combout\))) # (!\cpu_u|data_path_u|MAR\(4) & (\memory_unit|rw_96x8_sync_u|RAM~987_combout\)))) # 
-- (!\cpu_u|data_path_u|MAR\(7) & (\memory_unit|rw_96x8_sync_u|RAM~987_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~987_combout\,
	datab => \cpu_u|data_path_u|MAR\(7),
	datac => \cpu_u|data_path_u|MAR\(4),
	datad => \memory_unit|rw_96x8_sync_u|RAM~977_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1419_combout\);

-- Location: FF_X58_Y47_N15
\memory_unit|rw_96x8_sync_u|RAM~145\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1348_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~145_q\);

-- Location: LCCOMB_X58_Y47_N14
\memory_unit|rw_96x8_sync_u|RAM~946\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~946_combout\ = (\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|ram_address[1]~1_combout\)))) # (!\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|ram_address[1]~1_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~161_q\)) # (!\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~145_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~161_q\,
	datab => \memory_unit|ram_address[5]~0_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~145_q\,
	datad => \memory_unit|ram_address[1]~1_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~946_combout\);

-- Location: FF_X58_Y47_N9
\memory_unit|rw_96x8_sync_u|RAM~401\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1346_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~401_q\);

-- Location: FF_X61_Y47_N29
\memory_unit|rw_96x8_sync_u|RAM~417\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~417_q\);

-- Location: LCCOMB_X58_Y47_N8
\memory_unit|rw_96x8_sync_u|RAM~947\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~947_combout\ = (\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~946_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~417_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~946_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~401_q\)))) # (!\memory_unit|ram_address[5]~0_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~946_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[5]~0_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~946_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~401_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~417_q\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~947_combout\);

-- Location: LCCOMB_X55_Y51_N10
\memory_unit|rw_96x8_sync_u|RAM~289feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~289feeder_combout\ = \cpu_u|data_path_u|BUS1[1]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~289feeder_combout\);

-- Location: FF_X55_Y51_N11
\memory_unit|rw_96x8_sync_u|RAM~289\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~289feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~289_q\);

-- Location: LCCOMB_X55_Y51_N16
\memory_unit|rw_96x8_sync_u|RAM~273feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~273feeder_combout\ = \cpu_u|data_path_u|BUS1[1]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~273feeder_combout\);

-- Location: FF_X55_Y51_N17
\memory_unit|rw_96x8_sync_u|RAM~273\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~273feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~273_q\);

-- Location: FF_X56_Y51_N1
\memory_unit|rw_96x8_sync_u|RAM~33\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~33_q\);

-- Location: LCCOMB_X56_Y51_N0
\memory_unit|rw_96x8_sync_u|RAM~950\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~950_combout\ = (\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|ram_address[1]~1_combout\)))) # (!\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|ram_address[1]~1_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~33_q\))) # (!\memory_unit|ram_address[1]~1_combout\ & (!\memory_unit|rw_96x8_sync_u|RAM~17_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~17_q\,
	datab => \memory_unit|ram_address[5]~0_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~33_q\,
	datad => \memory_unit|ram_address[1]~1_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~950_combout\);

-- Location: LCCOMB_X56_Y51_N18
\memory_unit|rw_96x8_sync_u|RAM~951\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~951_combout\ = (\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~950_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~289_q\)) # (!\memory_unit|rw_96x8_sync_u|RAM~950_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~273_q\))))) # (!\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~950_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[5]~0_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~289_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~273_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~950_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~951_combout\);

-- Location: LCCOMB_X58_Y51_N14
\memory_unit|rw_96x8_sync_u|RAM~281feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~281feeder_combout\ = \cpu_u|data_path_u|BUS1[1]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~281feeder_combout\);

-- Location: FF_X58_Y51_N15
\memory_unit|rw_96x8_sync_u|RAM~281\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~281feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~281_q\);

-- Location: FF_X58_Y51_N25
\memory_unit|rw_96x8_sync_u|RAM~297\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~297_q\);

-- Location: FF_X57_Y51_N29
\memory_unit|rw_96x8_sync_u|RAM~41\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~41_q\);

-- Location: LCCOMB_X57_Y51_N28
\memory_unit|rw_96x8_sync_u|RAM~948\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~948_combout\ = (\memory_unit|ram_address[1]~1_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~41_q\) # (\memory_unit|ram_address[5]~0_combout\)))) # (!\memory_unit|ram_address[1]~1_combout\ & 
-- (!\memory_unit|rw_96x8_sync_u|RAM~25_q\ & ((!\memory_unit|ram_address[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~25_q\,
	datab => \memory_unit|ram_address[1]~1_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~41_q\,
	datad => \memory_unit|ram_address[5]~0_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~948_combout\);

-- Location: LCCOMB_X58_Y51_N24
\memory_unit|rw_96x8_sync_u|RAM~949\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~949_combout\ = (\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~948_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~297_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~948_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~281_q\)))) # (!\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~948_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[5]~0_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~281_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~297_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~948_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~949_combout\);

-- Location: LCCOMB_X56_Y48_N20
\memory_unit|rw_96x8_sync_u|RAM~952\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~952_combout\ = (\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|ram_address[4]~2_combout\) # ((\memory_unit|rw_96x8_sync_u|RAM~949_combout\)))) # (!\memory_unit|ram_address[0]~3_combout\ & 
-- (!\memory_unit|ram_address[4]~2_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~951_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[0]~3_combout\,
	datab => \memory_unit|ram_address[4]~2_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~951_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~949_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~952_combout\);

-- Location: LCCOMB_X56_Y48_N26
\memory_unit|rw_96x8_sync_u|RAM~955\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~955_combout\ = (\memory_unit|ram_address[4]~2_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~952_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~954_combout\)) # (!\memory_unit|rw_96x8_sync_u|RAM~952_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~947_combout\))))) # (!\memory_unit|ram_address[4]~2_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~952_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~954_combout\,
	datab => \memory_unit|ram_address[4]~2_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~947_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~952_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~955_combout\);

-- Location: LCCOMB_X55_Y53_N22
\memory_unit|rw_96x8_sync_u|RAM~457feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~457feeder_combout\ = \cpu_u|data_path_u|BUS1[1]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~457feeder_combout\);

-- Location: FF_X55_Y53_N23
\memory_unit|rw_96x8_sync_u|RAM~457\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~457feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1344_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~457_q\);

-- Location: LCCOMB_X56_Y52_N6
\memory_unit|rw_96x8_sync_u|RAM~449feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~449feeder_combout\ = \cpu_u|data_path_u|BUS1[1]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~449feeder_combout\);

-- Location: FF_X56_Y52_N7
\memory_unit|rw_96x8_sync_u|RAM~449\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~449feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1341_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~449_q\);

-- Location: LCCOMB_X54_Y53_N16
\memory_unit|rw_96x8_sync_u|RAM~201feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~201feeder_combout\ = \cpu_u|data_path_u|BUS1[1]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~201feeder_combout\);

-- Location: FF_X54_Y53_N17
\memory_unit|rw_96x8_sync_u|RAM~201\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~201feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1342_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~201_q\);

-- Location: FF_X57_Y53_N3
\memory_unit|rw_96x8_sync_u|RAM~193\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~193_q\);

-- Location: LCCOMB_X57_Y53_N2
\memory_unit|rw_96x8_sync_u|RAM~943\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~943_combout\ = (\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|ram_address[0]~3_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~201_q\)) # (!\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~193_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[5]~0_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~201_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~193_q\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~943_combout\);

-- Location: LCCOMB_X56_Y53_N28
\memory_unit|rw_96x8_sync_u|RAM~944\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~944_combout\ = (\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~943_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~457_q\)) # (!\memory_unit|rw_96x8_sync_u|RAM~943_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~449_q\))))) # (!\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~943_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[5]~0_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~457_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~449_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~943_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~944_combout\);

-- Location: LCCOMB_X56_Y53_N18
\memory_unit|rw_96x8_sync_u|RAM~329feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~329feeder_combout\ = \cpu_u|data_path_u|BUS1[1]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~329feeder_combout\);

-- Location: FF_X56_Y53_N19
\memory_unit|rw_96x8_sync_u|RAM~329\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~329feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1336_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~329_q\);

-- Location: LCCOMB_X56_Y53_N16
\memory_unit|rw_96x8_sync_u|RAM~321feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~321feeder_combout\ = \cpu_u|data_path_u|BUS1[1]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~321feeder_combout\);

-- Location: FF_X56_Y53_N17
\memory_unit|rw_96x8_sync_u|RAM~321\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~321feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1333_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~321_q\);

-- Location: LCCOMB_X55_Y53_N8
\memory_unit|rw_96x8_sync_u|RAM~73feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~73feeder_combout\ = \cpu_u|data_path_u|BUS1[1]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~73feeder_combout\);

-- Location: FF_X55_Y53_N9
\memory_unit|rw_96x8_sync_u|RAM~73\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~73feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1334_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~73_q\);

-- Location: FF_X57_Y53_N19
\memory_unit|rw_96x8_sync_u|RAM~65\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1335_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~65_q\);

-- Location: LCCOMB_X57_Y53_N18
\memory_unit|rw_96x8_sync_u|RAM~938\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~938_combout\ = (\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|ram_address[0]~3_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~73_q\)) # (!\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~65_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[5]~0_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~73_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~65_q\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~938_combout\);

-- Location: LCCOMB_X57_Y53_N8
\memory_unit|rw_96x8_sync_u|RAM~939\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~939_combout\ = (\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~938_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~329_q\)) # (!\memory_unit|rw_96x8_sync_u|RAM~938_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~321_q\))))) # (!\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~938_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[5]~0_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~329_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~321_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~938_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~939_combout\);

-- Location: LCCOMB_X56_Y48_N28
\memory_unit|rw_96x8_sync_u|RAM~942\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~942_combout\ = (\memory_unit|ram_address[4]~2_combout\ & (((\memory_unit|ram_address[1]~1_combout\)))) # (!\memory_unit|ram_address[4]~2_combout\ & ((\memory_unit|ram_address[1]~1_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~939_combout\))) # (!\memory_unit|ram_address[1]~1_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~941_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~941_combout\,
	datab => \memory_unit|ram_address[4]~2_combout\,
	datac => \memory_unit|ram_address[1]~1_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~939_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~942_combout\);

-- Location: LCCOMB_X56_Y48_N2
\memory_unit|rw_96x8_sync_u|RAM~945\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~945_combout\ = (\memory_unit|ram_address[4]~2_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~942_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~944_combout\))) # (!\memory_unit|rw_96x8_sync_u|RAM~942_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~937_combout\)))) # (!\memory_unit|ram_address[4]~2_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~942_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~937_combout\,
	datab => \memory_unit|ram_address[4]~2_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~944_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~942_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~945_combout\);

-- Location: LCCOMB_X56_Y48_N4
\memory_unit|rw_96x8_sync_u|RAM~956\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~956_combout\ = (\memory_unit|ram_address[3]~4_combout\ & (\memory_unit|ram_address[2]~5_combout\)) # (!\memory_unit|ram_address[3]~4_combout\ & ((\memory_unit|ram_address[2]~5_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~945_combout\))) # (!\memory_unit|ram_address[2]~5_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~955_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[3]~4_combout\,
	datab => \memory_unit|ram_address[2]~5_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~955_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~945_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~956_combout\);

-- Location: LCCOMB_X59_Y51_N14
\memory_unit|rw_96x8_sync_u|RAM~489feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~489feeder_combout\ = \cpu_u|data_path_u|BUS1[1]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~489feeder_combout\);

-- Location: FF_X59_Y51_N15
\memory_unit|rw_96x8_sync_u|RAM~489\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~489feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1326_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~489_q\);

-- Location: FF_X59_Y47_N9
\memory_unit|rw_96x8_sync_u|RAM~105\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1314_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~105_q\);

-- Location: LCCOMB_X59_Y47_N8
\memory_unit|rw_96x8_sync_u|RAM~933\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~933_combout\ = (\memory_unit|ram_address[4]~2_combout\ & (((\memory_unit|ram_address[5]~0_combout\)))) # (!\memory_unit|ram_address[4]~2_combout\ & ((\memory_unit|ram_address[5]~0_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~361_q\)) # (!\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~105_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~361_q\,
	datab => \memory_unit|ram_address[4]~2_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~105_q\,
	datad => \memory_unit|ram_address[5]~0_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~933_combout\);

-- Location: LCCOMB_X59_Y51_N16
\memory_unit|rw_96x8_sync_u|RAM~233feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~233feeder_combout\ = \cpu_u|data_path_u|BUS1[1]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~233feeder_combout\);

-- Location: FF_X59_Y51_N17
\memory_unit|rw_96x8_sync_u|RAM~233\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~233feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1324_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~233_q\);

-- Location: LCCOMB_X59_Y50_N14
\memory_unit|rw_96x8_sync_u|RAM~934\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~934_combout\ = (\memory_unit|ram_address[4]~2_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~933_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~489_q\)) # (!\memory_unit|rw_96x8_sync_u|RAM~933_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~233_q\))))) # (!\memory_unit|ram_address[4]~2_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~933_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[4]~2_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~489_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~933_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~233_q\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~934_combout\);

-- Location: LCCOMB_X59_Y52_N26
\memory_unit|rw_96x8_sync_u|RAM~481feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~481feeder_combout\ = \cpu_u|data_path_u|BUS1[1]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~481feeder_combout\);

-- Location: FF_X59_Y52_N27
\memory_unit|rw_96x8_sync_u|RAM~481\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~481feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1309_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~481_q\);

-- Location: FF_X59_Y52_N29
\memory_unit|rw_96x8_sync_u|RAM~225\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1305_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~225_q\);

-- Location: FF_X58_Y49_N29
\memory_unit|rw_96x8_sync_u|RAM~97\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1320_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~97_q\);

-- Location: LCCOMB_X58_Y49_N28
\memory_unit|rw_96x8_sync_u|RAM~926\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~926_combout\ = (\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~353_q\) # ((\memory_unit|ram_address[4]~2_combout\)))) # (!\memory_unit|ram_address[5]~0_combout\ & 
-- (((\memory_unit|rw_96x8_sync_u|RAM~97_q\ & !\memory_unit|ram_address[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~353_q\,
	datab => \memory_unit|ram_address[5]~0_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~97_q\,
	datad => \memory_unit|ram_address[4]~2_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~926_combout\);

-- Location: LCCOMB_X59_Y52_N28
\memory_unit|rw_96x8_sync_u|RAM~927\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~927_combout\ = (\memory_unit|ram_address[4]~2_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~926_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~481_q\)) # (!\memory_unit|rw_96x8_sync_u|RAM~926_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~225_q\))))) # (!\memory_unit|ram_address[4]~2_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~926_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[4]~2_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~481_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~225_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~926_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~927_combout\);

-- Location: FF_X62_Y50_N21
\memory_unit|rw_96x8_sync_u|RAM~473\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1323_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~473_q\);

-- Location: LCCOMB_X58_Y50_N18
\memory_unit|rw_96x8_sync_u|RAM~345feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~345feeder_combout\ = \cpu_u|data_path_u|BUS1[1]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~345feeder_combout\);

-- Location: FF_X58_Y50_N19
\memory_unit|rw_96x8_sync_u|RAM~345\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~345feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1312_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~345_q\);

-- Location: FF_X58_Y50_N25
\memory_unit|rw_96x8_sync_u|RAM~89\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1316_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~89_q\);

-- Location: LCCOMB_X58_Y50_N24
\memory_unit|rw_96x8_sync_u|RAM~928\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~928_combout\ = (\memory_unit|ram_address[4]~2_combout\ & (((\memory_unit|ram_address[5]~0_combout\)))) # (!\memory_unit|ram_address[4]~2_combout\ & ((\memory_unit|ram_address[5]~0_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~345_q\)) # (!\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~89_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[4]~2_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~345_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~89_q\,
	datad => \memory_unit|ram_address[5]~0_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~928_combout\);

-- Location: LCCOMB_X62_Y50_N20
\memory_unit|rw_96x8_sync_u|RAM~929\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~929_combout\ = (\memory_unit|ram_address[4]~2_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~928_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~473_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~928_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~217_q\)))) # (!\memory_unit|ram_address[4]~2_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~928_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~217_q\,
	datab => \memory_unit|ram_address[4]~2_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~473_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~928_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~929_combout\);

-- Location: FF_X58_Y52_N23
\memory_unit|rw_96x8_sync_u|RAM~465\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1303_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~465_q\);

-- Location: FF_X59_Y49_N27
\memory_unit|rw_96x8_sync_u|RAM~81\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1321_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~81_q\);

-- Location: LCCOMB_X59_Y49_N26
\memory_unit|rw_96x8_sync_u|RAM~930\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~930_combout\ = (\memory_unit|ram_address[4]~2_combout\ & (((\memory_unit|ram_address[5]~0_combout\)))) # (!\memory_unit|ram_address[4]~2_combout\ & ((\memory_unit|ram_address[5]~0_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~337_q\)) # (!\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~81_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~337_q\,
	datab => \memory_unit|ram_address[4]~2_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~81_q\,
	datad => \memory_unit|ram_address[5]~0_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~930_combout\);

-- Location: LCCOMB_X58_Y52_N22
\memory_unit|rw_96x8_sync_u|RAM~931\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~931_combout\ = (\memory_unit|ram_address[4]~2_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~930_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~465_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~930_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~209_q\)))) # (!\memory_unit|ram_address[4]~2_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~930_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~209_q\,
	datab => \memory_unit|ram_address[4]~2_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~465_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~930_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~931_combout\);

-- Location: LCCOMB_X59_Y50_N0
\memory_unit|rw_96x8_sync_u|RAM~932\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~932_combout\ = (\memory_unit|ram_address[1]~1_combout\ & (\memory_unit|ram_address[0]~3_combout\)) # (!\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|ram_address[0]~3_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~929_combout\)) # (!\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~931_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[1]~1_combout\,
	datab => \memory_unit|ram_address[0]~3_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~929_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~931_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~932_combout\);

-- Location: LCCOMB_X59_Y50_N8
\memory_unit|rw_96x8_sync_u|RAM~935\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~935_combout\ = (\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~932_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~934_combout\)) # (!\memory_unit|rw_96x8_sync_u|RAM~932_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~927_combout\))))) # (!\memory_unit|ram_address[1]~1_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~932_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[1]~1_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~934_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~927_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~932_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~935_combout\);

-- Location: LCCOMB_X62_Y49_N20
\memory_unit|rw_96x8_sync_u|RAM~513feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~513feeder_combout\ = \cpu_u|data_path_u|BUS1[1]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~513feeder_combout\);

-- Location: FF_X62_Y49_N21
\memory_unit|rw_96x8_sync_u|RAM~513\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~513feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~513_q\);

-- Location: FF_X63_Y48_N29
\memory_unit|rw_96x8_sync_u|RAM~497\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1364_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~497_q\);

-- Location: LCCOMB_X63_Y48_N28
\memory_unit|rw_96x8_sync_u|RAM~958\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~958_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~957_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~513_q\) # ((!\memory_unit|ram_address[5]~0_combout\)))) # (!\memory_unit|rw_96x8_sync_u|RAM~957_combout\ & 
-- (((\memory_unit|rw_96x8_sync_u|RAM~497_q\ & \memory_unit|ram_address[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~957_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~513_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~497_q\,
	datad => \memory_unit|ram_address[5]~0_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~958_combout\);

-- Location: FF_X63_Y49_N7
\memory_unit|rw_96x8_sync_u|RAM~521\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~521_q\);

-- Location: LCCOMB_X63_Y49_N28
\memory_unit|rw_96x8_sync_u|RAM~265feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~265feeder_combout\ = \cpu_u|data_path_u|BUS1[1]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~265feeder_combout\);

-- Location: FF_X63_Y49_N29
\memory_unit|rw_96x8_sync_u|RAM~265\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~265feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~265_q\);

-- Location: FF_X64_Y49_N5
\memory_unit|rw_96x8_sync_u|RAM~249\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~249_q\);

-- Location: LCCOMB_X64_Y49_N4
\memory_unit|rw_96x8_sync_u|RAM~964\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~964_combout\ = (\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|ram_address[1]~1_combout\)))) # (!\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|ram_address[1]~1_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~265_q\)) # (!\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~249_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[5]~0_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~265_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~249_q\,
	datad => \memory_unit|ram_address[1]~1_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~964_combout\);

-- Location: LCCOMB_X63_Y49_N6
\memory_unit|rw_96x8_sync_u|RAM~965\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~965_combout\ = (\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~964_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~521_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~964_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~505_q\)))) # (!\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~964_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~505_q\,
	datab => \memory_unit|ram_address[5]~0_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~521_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~964_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~965_combout\);

-- Location: FF_X61_Y48_N17
\memory_unit|rw_96x8_sync_u|RAM~393\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1372_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~393_q\);

-- Location: FF_X62_Y50_N3
\memory_unit|rw_96x8_sync_u|RAM~121\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~121_q\);

-- Location: LCCOMB_X62_Y50_N2
\memory_unit|rw_96x8_sync_u|RAM~959\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~959_combout\ = (\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~137_q\) # ((\memory_unit|ram_address[5]~0_combout\)))) # (!\memory_unit|ram_address[1]~1_combout\ & 
-- (((\memory_unit|rw_96x8_sync_u|RAM~121_q\ & !\memory_unit|ram_address[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~137_q\,
	datab => \memory_unit|ram_address[1]~1_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~121_q\,
	datad => \memory_unit|ram_address[5]~0_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~959_combout\);

-- Location: LCCOMB_X61_Y48_N16
\memory_unit|rw_96x8_sync_u|RAM~960\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~960_combout\ = (\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~959_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~393_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~959_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~377_q\)))) # (!\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~959_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~377_q\,
	datab => \memory_unit|ram_address[5]~0_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~393_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~959_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~960_combout\);

-- Location: LCCOMB_X62_Y48_N4
\memory_unit|rw_96x8_sync_u|RAM~369feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~369feeder_combout\ = \cpu_u|data_path_u|BUS1[1]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~369feeder_combout\);

-- Location: FF_X62_Y48_N5
\memory_unit|rw_96x8_sync_u|RAM~369\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~369feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~369_q\);

-- Location: LCCOMB_X61_Y52_N26
\memory_unit|rw_96x8_sync_u|RAM~385feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~385feeder_combout\ = \cpu_u|data_path_u|BUS1[1]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~385feeder_combout\);

-- Location: FF_X61_Y52_N27
\memory_unit|rw_96x8_sync_u|RAM~385\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~385feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~385_q\);

-- Location: LCCOMB_X61_Y52_N16
\memory_unit|rw_96x8_sync_u|RAM~129feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~129feeder_combout\ = \cpu_u|data_path_u|BUS1[1]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~129feeder_combout\);

-- Location: FF_X61_Y52_N17
\memory_unit|rw_96x8_sync_u|RAM~129\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~129feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~129_q\);

-- Location: FF_X62_Y48_N7
\memory_unit|rw_96x8_sync_u|RAM~113\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~113_q\);

-- Location: LCCOMB_X62_Y48_N6
\memory_unit|rw_96x8_sync_u|RAM~961\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~961_combout\ = (\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|ram_address[1]~1_combout\)))) # (!\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|ram_address[1]~1_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~129_q\)) # (!\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~113_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[5]~0_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~129_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~113_q\,
	datad => \memory_unit|ram_address[1]~1_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~961_combout\);

-- Location: LCCOMB_X62_Y52_N26
\memory_unit|rw_96x8_sync_u|RAM~962\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~962_combout\ = (\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~961_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~385_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~961_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~369_q\)))) # (!\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~961_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[5]~0_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~369_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~385_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~961_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~962_combout\);

-- Location: LCCOMB_X59_Y48_N24
\memory_unit|rw_96x8_sync_u|RAM~963\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~963_combout\ = (\memory_unit|ram_address[4]~2_combout\ & (\memory_unit|ram_address[0]~3_combout\)) # (!\memory_unit|ram_address[4]~2_combout\ & ((\memory_unit|ram_address[0]~3_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~960_combout\)) # (!\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~962_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[4]~2_combout\,
	datab => \memory_unit|ram_address[0]~3_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~960_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~962_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~963_combout\);

-- Location: LCCOMB_X59_Y48_N22
\memory_unit|rw_96x8_sync_u|RAM~966\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~966_combout\ = (\memory_unit|ram_address[4]~2_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~963_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~965_combout\))) # (!\memory_unit|rw_96x8_sync_u|RAM~963_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~958_combout\)))) # (!\memory_unit|ram_address[4]~2_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~963_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[4]~2_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~958_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~965_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~963_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~966_combout\);

-- Location: LCCOMB_X56_Y48_N10
\memory_unit|rw_96x8_sync_u|RAM~967\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~967_combout\ = (\memory_unit|ram_address[3]~4_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~956_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~966_combout\))) # (!\memory_unit|rw_96x8_sync_u|RAM~956_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~935_combout\)))) # (!\memory_unit|ram_address[3]~4_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~956_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[3]~4_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~956_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~935_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~966_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~967_combout\);

-- Location: LCCOMB_X56_Y48_N16
\memory_unit|rw_96x8_sync_u|RAM~988\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~988_combout\ = (\memory_unit|Equal0~0_combout\ & (!\memory_unit|ram_address[5]~0_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~1419_combout\))) # (!\memory_unit|Equal0~0_combout\ & 
-- (((\memory_unit|rw_96x8_sync_u|RAM~967_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|Equal0~0_combout\,
	datab => \memory_unit|ram_address[5]~0_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~1419_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~967_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~988_combout\);

-- Location: LCCOMB_X55_Y48_N4
\cpu_u|data_path_u|BUS2[1]~44\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[1]~44_combout\ = (\cpu_u|data_path_u|BUS2[7]~13_combout\ & ((\cpu_u|data_path_u|BUS2[1]~43_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~988_combout\))) # (!\cpu_u|data_path_u|BUS2[1]~43_combout\ & 
-- (\cpu_u|data_path_u|BUS2[1]~41_combout\)))) # (!\cpu_u|data_path_u|BUS2[7]~13_combout\ & (\cpu_u|data_path_u|BUS2[1]~43_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|BUS2[7]~13_combout\,
	datab => \cpu_u|data_path_u|BUS2[1]~43_combout\,
	datac => \cpu_u|data_path_u|BUS2[1]~41_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~988_combout\,
	combout => \cpu_u|data_path_u|BUS2[1]~44_combout\);

-- Location: LCCOMB_X53_Y48_N12
\cpu_u|data_path_u|ALU_unit|Add2~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Add2~13_combout\ = (\cpu_u|data_path_u|B_Reg\(1) & (\cpu_u|data_path_u|ALU_unit|Add2~7\ & VCC)) # (!\cpu_u|data_path_u|B_Reg\(1) & (!\cpu_u|data_path_u|ALU_unit|Add2~7\))
-- \cpu_u|data_path_u|ALU_unit|Add2~14\ = CARRY((!\cpu_u|data_path_u|B_Reg\(1) & !\cpu_u|data_path_u|ALU_unit|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu_u|data_path_u|B_Reg\(1),
	datad => VCC,
	cin => \cpu_u|data_path_u|ALU_unit|Add2~7\,
	combout => \cpu_u|data_path_u|ALU_unit|Add2~13_combout\,
	cout => \cpu_u|data_path_u|ALU_unit|Add2~14\);

-- Location: LCCOMB_X55_Y48_N30
\cpu_u|data_path_u|ALU_unit|Add2~21\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Add2~21_combout\ = (\cpu_u|control_unit_module|ALU_Sel[2]~24_combout\ & ((\cpu_u|data_path_u|ALU_unit|Add2~13_combout\) # ((\cpu_u|data_path_u|ALU_unit|Mux8~0_combout\ & \cpu_u|data_path_u|ALU_unit|Add3~2_combout\)))) # 
-- (!\cpu_u|control_unit_module|ALU_Sel[2]~24_combout\ & (((\cpu_u|data_path_u|ALU_unit|Mux8~0_combout\ & \cpu_u|data_path_u|ALU_unit|Add3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|control_unit_module|ALU_Sel[2]~24_combout\,
	datab => \cpu_u|data_path_u|ALU_unit|Add2~13_combout\,
	datac => \cpu_u|data_path_u|ALU_unit|Mux8~0_combout\,
	datad => \cpu_u|data_path_u|ALU_unit|Add3~2_combout\,
	combout => \cpu_u|data_path_u|ALU_unit|Add2~21_combout\);

-- Location: LCCOMB_X52_Y50_N28
\cpu_u|data_path_u|ALU_unit|Add2~22\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Add2~22_combout\ = (\cpu_u|data_path_u|B_Reg\(1) & ((\cpu_u|data_path_u|ALU_unit|Mux8~3_combout\) # ((\cpu_u|data_path_u|ALU_unit|Mux8~1_combout\ & \cpu_u|data_path_u|BUS1[1]~3_combout\)))) # (!\cpu_u|data_path_u|B_Reg\(1) & 
-- (\cpu_u|data_path_u|ALU_unit|Mux8~3_combout\ & ((\cpu_u|data_path_u|BUS1[1]~3_combout\) # (!\cpu_u|data_path_u|ALU_unit|Mux8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|B_Reg\(1),
	datab => \cpu_u|data_path_u|ALU_unit|Mux8~1_combout\,
	datac => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	datad => \cpu_u|data_path_u|ALU_unit|Mux8~3_combout\,
	combout => \cpu_u|data_path_u|ALU_unit|Add2~22_combout\);

-- Location: LCCOMB_X52_Y50_N6
\cpu_u|data_path_u|ALU_unit|Add2~23\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Add2~23_combout\ = (\cpu_u|data_path_u|ALU_unit|Mux8~1_combout\ & (((\cpu_u|data_path_u|ALU_unit|Add2~22_combout\)))) # (!\cpu_u|data_path_u|ALU_unit|Mux8~1_combout\ & ((\cpu_u|data_path_u|ALU_unit|Add2~22_combout\ & 
-- (\cpu_u|data_path_u|ALU_unit|Add1~2_combout\)) # (!\cpu_u|data_path_u|ALU_unit|Add2~22_combout\ & ((\cpu_u|data_path_u|ALU_unit|Add0~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|ALU_unit|Add1~2_combout\,
	datab => \cpu_u|data_path_u|ALU_unit|Mux8~1_combout\,
	datac => \cpu_u|data_path_u|ALU_unit|Add0~2_combout\,
	datad => \cpu_u|data_path_u|ALU_unit|Add2~22_combout\,
	combout => \cpu_u|data_path_u|ALU_unit|Add2~23_combout\);

-- Location: LCCOMB_X55_Y48_N18
\cpu_u|data_path_u|ALU_unit|Add2~24\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Add2~24_combout\ = (\cpu_u|data_path_u|ALU_unit|Add2~21_combout\) # ((\cpu_u|data_path_u|ALU_unit|Add2~9_combout\ & \cpu_u|data_path_u|ALU_unit|Add2~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|ALU_unit|Add2~9_combout\,
	datac => \cpu_u|data_path_u|ALU_unit|Add2~21_combout\,
	datad => \cpu_u|data_path_u|ALU_unit|Add2~23_combout\,
	combout => \cpu_u|data_path_u|ALU_unit|Add2~24_combout\);

-- Location: LCCOMB_X55_Y48_N0
\cpu_u|data_path_u|BUS2[1]~45\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[1]~45_combout\ = (\cpu_u|data_path_u|Equal2~2_combout\ & (\cpu_u|data_path_u|BUS2[1]~44_combout\)) # (!\cpu_u|data_path_u|Equal2~2_combout\ & ((\cpu_u|data_path_u|ALU_unit|Add2~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|Equal2~2_combout\,
	datab => \cpu_u|data_path_u|BUS2[1]~44_combout\,
	datad => \cpu_u|data_path_u|ALU_unit|Add2~24_combout\,
	combout => \cpu_u|data_path_u|BUS2[1]~45_combout\);

-- Location: FF_X53_Y48_N29
\cpu_u|data_path_u|B_Reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS2[1]~45_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu_u|control_unit_module|Selector23~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu_u|data_path_u|B_Reg\(1));

-- Location: LCCOMB_X53_Y48_N16
\cpu_u|data_path_u|ALU_unit|Add2~25\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Add2~25_combout\ = (\cpu_u|data_path_u|B_Reg\(3) & (\cpu_u|data_path_u|ALU_unit|Add2~16\ & VCC)) # (!\cpu_u|data_path_u|B_Reg\(3) & (!\cpu_u|data_path_u|ALU_unit|Add2~16\))
-- \cpu_u|data_path_u|ALU_unit|Add2~26\ = CARRY((!\cpu_u|data_path_u|B_Reg\(3) & !\cpu_u|data_path_u|ALU_unit|Add2~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu_u|data_path_u|B_Reg\(3),
	datad => VCC,
	cin => \cpu_u|data_path_u|ALU_unit|Add2~16\,
	combout => \cpu_u|data_path_u|ALU_unit|Add2~25_combout\,
	cout => \cpu_u|data_path_u|ALU_unit|Add2~26\);

-- Location: LCCOMB_X53_Y49_N18
\cpu_u|data_path_u|ALU_unit|Add2~47\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Add2~47_combout\ = (\cpu_u|data_path_u|B_Reg\(4) & ((\cpu_u|data_path_u|ALU_unit|Mux8~3_combout\) # (\cpu_u|data_path_u|BUS1[4]~9_combout\))) # (!\cpu_u|data_path_u|B_Reg\(4) & (\cpu_u|data_path_u|ALU_unit|Mux8~3_combout\ & 
-- \cpu_u|data_path_u|BUS1[4]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|B_Reg\(4),
	datab => \cpu_u|data_path_u|ALU_unit|Mux8~3_combout\,
	datad => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	combout => \cpu_u|data_path_u|ALU_unit|Add2~47_combout\);

-- Location: LCCOMB_X53_Y49_N8
\cpu_u|data_path_u|ALU_unit|Add2~48\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Add2~48_combout\ = (\cpu_u|data_path_u|ALU_unit|Mux8~1_combout\ & ((\cpu_u|data_path_u|ALU_unit|Add2~47_combout\) # ((\cpu_u|data_path_u|ALU_unit|Add2~27_combout\ & \cpu_u|control_unit_module|ALU_Sel[2]~24_combout\)))) # 
-- (!\cpu_u|data_path_u|ALU_unit|Mux8~1_combout\ & (((\cpu_u|control_unit_module|ALU_Sel[2]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|ALU_unit|Mux8~1_combout\,
	datab => \cpu_u|data_path_u|ALU_unit|Add2~27_combout\,
	datac => \cpu_u|control_unit_module|ALU_Sel[2]~24_combout\,
	datad => \cpu_u|data_path_u|ALU_unit|Add2~47_combout\,
	combout => \cpu_u|data_path_u|ALU_unit|Add2~48_combout\);

-- Location: LCCOMB_X53_Y49_N22
\cpu_u|data_path_u|ALU_unit|Add2~58\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Add2~58_combout\ = (\cpu_u|data_path_u|ALU_unit|Add2~48_combout\ & ((\cpu_u|data_path_u|ALU_unit|Add2~27_combout\) # ((\cpu_u|control_unit_module|current_state.S_DATA_MAN_4~q\ & \cpu_u|control_unit_module|Equal8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|control_unit_module|current_state.S_DATA_MAN_4~q\,
	datab => \cpu_u|data_path_u|ALU_unit|Add2~27_combout\,
	datac => \cpu_u|data_path_u|ALU_unit|Add2~48_combout\,
	datad => \cpu_u|control_unit_module|Equal8~0_combout\,
	combout => \cpu_u|data_path_u|ALU_unit|Add2~58_combout\);

-- Location: LCCOMB_X53_Y49_N20
\cpu_u|data_path_u|ALU_unit|Add2~45\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Add2~45_combout\ = (\cpu_u|data_path_u|ALU_unit|Add1~8_combout\ & (((\cpu_u|data_path_u|ALU_unit|Add2~27_combout\ & \cpu_u|control_unit_module|ALU_Sel[2]~24_combout\)) # (!\cpu_u|data_path_u|ALU_unit|Mux8~1_combout\))) # 
-- (!\cpu_u|data_path_u|ALU_unit|Add1~8_combout\ & (\cpu_u|data_path_u|ALU_unit|Add2~27_combout\ & (\cpu_u|control_unit_module|ALU_Sel[2]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|ALU_unit|Add1~8_combout\,
	datab => \cpu_u|data_path_u|ALU_unit|Add2~27_combout\,
	datac => \cpu_u|control_unit_module|ALU_Sel[2]~24_combout\,
	datad => \cpu_u|data_path_u|ALU_unit|Mux8~1_combout\,
	combout => \cpu_u|data_path_u|ALU_unit|Add2~45_combout\);

-- Location: LCCOMB_X54_Y49_N4
\cpu_u|data_path_u|ALU_unit|Add2~46\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Add2~46_combout\ = (\cpu_u|data_path_u|ALU_unit|Mux8~3_combout\ & (\cpu_u|data_path_u|ALU_unit|Add2~45_combout\)) # (!\cpu_u|data_path_u|ALU_unit|Mux8~3_combout\ & ((\cpu_u|data_path_u|ALU_unit|Add0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_u|data_path_u|ALU_unit|Add2~45_combout\,
	datac => \cpu_u|data_path_u|ALU_unit|Add0~8_combout\,
	datad => \cpu_u|data_path_u|ALU_unit|Mux8~3_combout\,
	combout => \cpu_u|data_path_u|ALU_unit|Add2~46_combout\);

-- Location: LCCOMB_X54_Y49_N0
\cpu_u|data_path_u|ALU_unit|Add2~49\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Add2~49_combout\ = (\cpu_u|data_path_u|ALU_unit|Mux8~0_combout\ & \cpu_u|data_path_u|ALU_unit|Add3~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|ALU_unit|Mux8~0_combout\,
	datad => \cpu_u|data_path_u|ALU_unit|Add3~8_combout\,
	combout => \cpu_u|data_path_u|ALU_unit|Add2~49_combout\);

-- Location: LCCOMB_X54_Y49_N22
\cpu_u|data_path_u|ALU_unit|Add2~52\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Add2~52_combout\ = (\cpu_u|data_path_u|ALU_unit|Add2~49_combout\) # ((\cpu_u|data_path_u|ALU_unit|Add2~51_combout\ & ((\cpu_u|data_path_u|ALU_unit|Add2~58_combout\) # (\cpu_u|data_path_u|ALU_unit|Add2~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|ALU_unit|Add2~51_combout\,
	datab => \cpu_u|data_path_u|ALU_unit|Add2~58_combout\,
	datac => \cpu_u|data_path_u|ALU_unit|Add2~46_combout\,
	datad => \cpu_u|data_path_u|ALU_unit|Add2~49_combout\,
	combout => \cpu_u|data_path_u|ALU_unit|Add2~52_combout\);

-- Location: IOIBUF_X81_Y3_N1
\port_in_06[4]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_06(4),
	o => \port_in_06[4]~input_o\);

-- Location: IOIBUF_X81_Y4_N1
\port_in_04[4]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_04(4),
	o => \port_in_04[4]~input_o\);

-- Location: LCCOMB_X59_Y8_N14
\cpu_u|data_path_u|BUS2[4]~106\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[4]~106_combout\ = (\cpu_u|data_path_u|MAR\(1) & (((\cpu_u|data_path_u|MAR\(0))))) # (!\cpu_u|data_path_u|MAR\(1) & ((\cpu_u|data_path_u|MAR\(0) & (\port_in_05[4]~input_o\)) # (!\cpu_u|data_path_u|MAR\(0) & 
-- ((\port_in_04[4]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_05[4]~input_o\,
	datab => \port_in_04[4]~input_o\,
	datac => \cpu_u|data_path_u|MAR\(1),
	datad => \cpu_u|data_path_u|MAR\(0),
	combout => \cpu_u|data_path_u|BUS2[4]~106_combout\);

-- Location: LCCOMB_X59_Y8_N8
\cpu_u|data_path_u|BUS2[4]~107\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[4]~107_combout\ = (\cpu_u|data_path_u|BUS2[4]~106_combout\ & ((\port_in_07[4]~input_o\) # ((!\cpu_u|data_path_u|MAR\(1))))) # (!\cpu_u|data_path_u|BUS2[4]~106_combout\ & (((\port_in_06[4]~input_o\ & \cpu_u|data_path_u|MAR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_07[4]~input_o\,
	datab => \port_in_06[4]~input_o\,
	datac => \cpu_u|data_path_u|BUS2[4]~106_combout\,
	datad => \cpu_u|data_path_u|MAR\(1),
	combout => \cpu_u|data_path_u|BUS2[4]~107_combout\);

-- Location: IOIBUF_X81_Y4_N22
\port_in_15[4]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_15(4),
	o => \port_in_15[4]~input_o\);

-- Location: IOIBUF_X63_Y0_N8
\port_in_12[4]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_12(4),
	o => \port_in_12[4]~input_o\);

-- Location: LCCOMB_X59_Y8_N12
\cpu_u|data_path_u|BUS2[4]~113\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[4]~113_combout\ = (\cpu_u|data_path_u|MAR\(0) & (((\cpu_u|data_path_u|MAR\(1))))) # (!\cpu_u|data_path_u|MAR\(0) & ((\cpu_u|data_path_u|MAR\(1) & (\port_in_14[4]~input_o\)) # (!\cpu_u|data_path_u|MAR\(1) & 
-- ((\port_in_12[4]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_14[4]~input_o\,
	datab => \port_in_12[4]~input_o\,
	datac => \cpu_u|data_path_u|MAR\(0),
	datad => \cpu_u|data_path_u|MAR\(1),
	combout => \cpu_u|data_path_u|BUS2[4]~113_combout\);

-- Location: LCCOMB_X59_Y8_N30
\cpu_u|data_path_u|BUS2[4]~114\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[4]~114_combout\ = (\cpu_u|data_path_u|MAR\(0) & ((\cpu_u|data_path_u|BUS2[4]~113_combout\ & ((\port_in_15[4]~input_o\))) # (!\cpu_u|data_path_u|BUS2[4]~113_combout\ & (\port_in_13[4]~input_o\)))) # (!\cpu_u|data_path_u|MAR\(0) & 
-- (((\cpu_u|data_path_u|BUS2[4]~113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_13[4]~input_o\,
	datab => \port_in_15[4]~input_o\,
	datac => \cpu_u|data_path_u|MAR\(0),
	datad => \cpu_u|data_path_u|BUS2[4]~113_combout\,
	combout => \cpu_u|data_path_u|BUS2[4]~114_combout\);

-- Location: IOIBUF_X81_Y3_N22
\port_in_09[4]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_09(4),
	o => \port_in_09[4]~input_o\);

-- Location: IOIBUF_X70_Y0_N15
\port_in_10[4]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_10(4),
	o => \port_in_10[4]~input_o\);

-- Location: LCCOMB_X59_Y8_N22
\cpu_u|data_path_u|BUS2[4]~108\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[4]~108_combout\ = (\cpu_u|data_path_u|MAR\(0) & (((\cpu_u|data_path_u|MAR\(1))))) # (!\cpu_u|data_path_u|MAR\(0) & ((\cpu_u|data_path_u|MAR\(1) & ((\port_in_10[4]~input_o\))) # (!\cpu_u|data_path_u|MAR\(1) & 
-- (\port_in_08[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_08[4]~input_o\,
	datab => \port_in_10[4]~input_o\,
	datac => \cpu_u|data_path_u|MAR\(0),
	datad => \cpu_u|data_path_u|MAR\(1),
	combout => \cpu_u|data_path_u|BUS2[4]~108_combout\);

-- Location: LCCOMB_X59_Y8_N4
\cpu_u|data_path_u|BUS2[4]~109\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[4]~109_combout\ = (\cpu_u|data_path_u|BUS2[4]~108_combout\ & ((\port_in_11[4]~input_o\) # ((!\cpu_u|data_path_u|MAR\(0))))) # (!\cpu_u|data_path_u|BUS2[4]~108_combout\ & (((\port_in_09[4]~input_o\ & \cpu_u|data_path_u|MAR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_11[4]~input_o\,
	datab => \port_in_09[4]~input_o\,
	datac => \cpu_u|data_path_u|BUS2[4]~108_combout\,
	datad => \cpu_u|data_path_u|MAR\(0),
	combout => \cpu_u|data_path_u|BUS2[4]~109_combout\);

-- Location: IOIBUF_X65_Y0_N15
\port_in_03[4]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_03(4),
	o => \port_in_03[4]~input_o\);

-- Location: IOIBUF_X81_Y3_N15
\port_in_01[4]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_01(4),
	o => \port_in_01[4]~input_o\);

-- Location: LCCOMB_X59_Y8_N6
\cpu_u|data_path_u|BUS2[4]~110\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[4]~110_combout\ = (\cpu_u|data_path_u|MAR\(0) & (((\port_in_01[4]~input_o\) # (\cpu_u|data_path_u|MAR\(1))))) # (!\cpu_u|data_path_u|MAR\(0) & (\port_in_00[4]~input_o\ & ((!\cpu_u|data_path_u|MAR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_00[4]~input_o\,
	datab => \port_in_01[4]~input_o\,
	datac => \cpu_u|data_path_u|MAR\(0),
	datad => \cpu_u|data_path_u|MAR\(1),
	combout => \cpu_u|data_path_u|BUS2[4]~110_combout\);

-- Location: LCCOMB_X59_Y8_N0
\cpu_u|data_path_u|BUS2[4]~111\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[4]~111_combout\ = (\cpu_u|data_path_u|MAR\(1) & ((\cpu_u|data_path_u|BUS2[4]~110_combout\ & ((\port_in_03[4]~input_o\))) # (!\cpu_u|data_path_u|BUS2[4]~110_combout\ & (\port_in_02[4]~input_o\)))) # (!\cpu_u|data_path_u|MAR\(1) & 
-- (((\cpu_u|data_path_u|BUS2[4]~110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_02[4]~input_o\,
	datab => \port_in_03[4]~input_o\,
	datac => \cpu_u|data_path_u|MAR\(1),
	datad => \cpu_u|data_path_u|BUS2[4]~110_combout\,
	combout => \cpu_u|data_path_u|BUS2[4]~111_combout\);

-- Location: LCCOMB_X59_Y8_N2
\cpu_u|data_path_u|BUS2[4]~112\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[4]~112_combout\ = (\cpu_u|data_path_u|MAR\(3) & ((\cpu_u|data_path_u|MAR\(2)) # ((\cpu_u|data_path_u|BUS2[4]~109_combout\)))) # (!\cpu_u|data_path_u|MAR\(3) & (!\cpu_u|data_path_u|MAR\(2) & 
-- ((\cpu_u|data_path_u|BUS2[4]~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|MAR\(3),
	datab => \cpu_u|data_path_u|MAR\(2),
	datac => \cpu_u|data_path_u|BUS2[4]~109_combout\,
	datad => \cpu_u|data_path_u|BUS2[4]~111_combout\,
	combout => \cpu_u|data_path_u|BUS2[4]~112_combout\);

-- Location: LCCOMB_X59_Y8_N24
\cpu_u|data_path_u|BUS2[4]~115\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[4]~115_combout\ = (\cpu_u|data_path_u|MAR\(2) & ((\cpu_u|data_path_u|BUS2[4]~112_combout\ & ((\cpu_u|data_path_u|BUS2[4]~114_combout\))) # (!\cpu_u|data_path_u|BUS2[4]~112_combout\ & (\cpu_u|data_path_u|BUS2[4]~107_combout\)))) # 
-- (!\cpu_u|data_path_u|MAR\(2) & (((\cpu_u|data_path_u|BUS2[4]~112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|MAR\(2),
	datab => \cpu_u|data_path_u|BUS2[4]~107_combout\,
	datac => \cpu_u|data_path_u|BUS2[4]~114_combout\,
	datad => \cpu_u|data_path_u|BUS2[4]~112_combout\,
	combout => \cpu_u|data_path_u|BUS2[4]~115_combout\);

-- Location: LCCOMB_X53_Y47_N12
\cpu_u|data_path_u|BUS2[4]~116\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[4]~116_combout\ = (\cpu_u|control_unit_module|Selector18~3_combout\ & (\memory_unit|rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a4\ & \cpu_u|control_unit_module|Selector19~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|control_unit_module|Selector18~3_combout\,
	datac => \memory_unit|rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a4\,
	datad => \cpu_u|control_unit_module|Selector19~2_combout\,
	combout => \cpu_u|data_path_u|BUS2[4]~116_combout\);

-- Location: LCCOMB_X53_Y47_N26
\cpu_u|data_path_u|BUS2[4]~117\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[4]~117_combout\ = (\cpu_u|data_path_u|BUS2[7]~12_combout\ & ((\cpu_u|data_path_u|BUS1[4]~9_combout\) # ((\cpu_u|data_path_u|BUS2[7]~10_combout\)))) # (!\cpu_u|data_path_u|BUS2[7]~12_combout\ & 
-- (((!\cpu_u|data_path_u|BUS2[7]~10_combout\ & \cpu_u|data_path_u|BUS2[4]~116_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|BUS2[7]~12_combout\,
	datab => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	datac => \cpu_u|data_path_u|BUS2[7]~10_combout\,
	datad => \cpu_u|data_path_u|BUS2[4]~116_combout\,
	combout => \cpu_u|data_path_u|BUS2[4]~117_combout\);

-- Location: LCCOMB_X57_Y52_N4
\memory_unit|rw_96x8_sync_u|RAM~444feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~444feeder_combout\ = \cpu_u|data_path_u|BUS1[4]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~444feeder_combout\);

-- Location: FF_X57_Y52_N5
\memory_unit|rw_96x8_sync_u|RAM~444\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~444feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1331_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~444_q\);

-- Location: FF_X55_Y52_N27
\memory_unit|rw_96x8_sync_u|RAM~436\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1328_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~436_q\);

-- Location: LCCOMB_X54_Y52_N20
\memory_unit|rw_96x8_sync_u|RAM~188feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~188feeder_combout\ = \cpu_u|data_path_u|BUS1[4]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~188feeder_combout\);

-- Location: FF_X54_Y52_N21
\memory_unit|rw_96x8_sync_u|RAM~188\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~188feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1329_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~188_q\);

-- Location: FF_X55_Y52_N21
\memory_unit|rw_96x8_sync_u|RAM~180\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1330_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~180_q\);

-- Location: LCCOMB_X55_Y52_N20
\memory_unit|rw_96x8_sync_u|RAM~1238\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1238_combout\ = (\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|ram_address[0]~3_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~188_q\)) # (!\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~180_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[5]~0_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~188_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~180_q\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1238_combout\);

-- Location: LCCOMB_X55_Y52_N26
\memory_unit|rw_96x8_sync_u|RAM~1239\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1239_combout\ = (\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1238_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~444_q\)) # (!\memory_unit|rw_96x8_sync_u|RAM~1238_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~436_q\))))) # (!\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1238_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[5]~0_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~444_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~436_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1238_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1239_combout\);

-- Location: LCCOMB_X55_Y53_N12
\memory_unit|rw_96x8_sync_u|RAM~460feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~460feeder_combout\ = \cpu_u|data_path_u|BUS1[4]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~460feeder_combout\);

-- Location: FF_X55_Y53_N13
\memory_unit|rw_96x8_sync_u|RAM~460\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~460feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1344_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~460_q\);

-- Location: LCCOMB_X56_Y52_N26
\memory_unit|rw_96x8_sync_u|RAM~452feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~452feeder_combout\ = \cpu_u|data_path_u|BUS1[4]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~452feeder_combout\);

-- Location: FF_X56_Y52_N27
\memory_unit|rw_96x8_sync_u|RAM~452\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~452feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1341_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~452_q\);

-- Location: FF_X57_Y53_N31
\memory_unit|rw_96x8_sync_u|RAM~196\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~196_q\);

-- Location: LCCOMB_X57_Y53_N30
\memory_unit|rw_96x8_sync_u|RAM~1245\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1245_combout\ = (\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~452_q\) # ((\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|ram_address[5]~0_combout\ & 
-- (((\memory_unit|rw_96x8_sync_u|RAM~196_q\ & !\memory_unit|ram_address[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[5]~0_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~452_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~196_q\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1245_combout\);

-- Location: LCCOMB_X57_Y53_N0
\memory_unit|rw_96x8_sync_u|RAM~1246\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1246_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1245_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~460_q\) # (!\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|rw_96x8_sync_u|RAM~1245_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~204_q\ & ((\memory_unit|ram_address[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~204_q\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~460_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~1245_combout\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1246_combout\);

-- Location: LCCOMB_X56_Y49_N26
\memory_unit|rw_96x8_sync_u|RAM~1340\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1340_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1310_combout\ & \memory_unit|rw_96x8_sync_u|RAM~1332_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory_unit|rw_96x8_sync_u|RAM~1310_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1332_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1340_combout\);

-- Location: FF_X57_Y49_N27
\memory_unit|rw_96x8_sync_u|RAM~316\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1340_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~316_q\);

-- Location: LCCOMB_X57_Y52_N14
\memory_unit|rw_96x8_sync_u|RAM~60feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~60feeder_combout\ = \cpu_u|data_path_u|BUS1[4]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~60feeder_combout\);

-- Location: FF_X57_Y52_N15
\memory_unit|rw_96x8_sync_u|RAM~60\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~60feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1338_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~60_q\);

-- Location: FF_X57_Y49_N25
\memory_unit|rw_96x8_sync_u|RAM~52\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1339_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~52_q\);

-- Location: LCCOMB_X57_Y49_N24
\memory_unit|rw_96x8_sync_u|RAM~1242\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1242_combout\ = (\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~60_q\) # ((\memory_unit|ram_address[5]~0_combout\)))) # (!\memory_unit|ram_address[0]~3_combout\ & 
-- (((\memory_unit|rw_96x8_sync_u|RAM~52_q\ & !\memory_unit|ram_address[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[0]~3_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~60_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~52_q\,
	datad => \memory_unit|ram_address[5]~0_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1242_combout\);

-- Location: LCCOMB_X57_Y49_N26
\memory_unit|rw_96x8_sync_u|RAM~1243\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1243_combout\ = (\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1242_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~316_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1242_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~308_q\)))) # (!\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1242_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~308_q\,
	datab => \memory_unit|ram_address[5]~0_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~316_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1242_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1243_combout\);

-- Location: FF_X56_Y53_N21
\memory_unit|rw_96x8_sync_u|RAM~324\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1333_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~324_q\);

-- Location: FF_X56_Y53_N15
\memory_unit|rw_96x8_sync_u|RAM~332\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1336_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~332_q\);

-- Location: LCCOMB_X55_Y53_N18
\memory_unit|rw_96x8_sync_u|RAM~76feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~76feeder_combout\ = \cpu_u|data_path_u|BUS1[4]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~76feeder_combout\);

-- Location: FF_X55_Y53_N19
\memory_unit|rw_96x8_sync_u|RAM~76\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~76feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1334_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~76_q\);

-- Location: FF_X57_Y53_N13
\memory_unit|rw_96x8_sync_u|RAM~68\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1335_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~68_q\);

-- Location: LCCOMB_X57_Y53_N12
\memory_unit|rw_96x8_sync_u|RAM~1240\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1240_combout\ = (\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|ram_address[0]~3_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~76_q\)) # (!\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~68_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[5]~0_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~76_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~68_q\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1240_combout\);

-- Location: LCCOMB_X56_Y53_N14
\memory_unit|rw_96x8_sync_u|RAM~1241\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1241_combout\ = (\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1240_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~332_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1240_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~324_q\)))) # (!\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1240_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[5]~0_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~324_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~332_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1240_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1241_combout\);

-- Location: LCCOMB_X57_Y49_N20
\memory_unit|rw_96x8_sync_u|RAM~1244\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1244_combout\ = (\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|ram_address[4]~2_combout\) # ((\memory_unit|rw_96x8_sync_u|RAM~1241_combout\)))) # (!\memory_unit|ram_address[1]~1_combout\ & 
-- (!\memory_unit|ram_address[4]~2_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~1243_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[1]~1_combout\,
	datab => \memory_unit|ram_address[4]~2_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~1243_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1241_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1244_combout\);

-- Location: LCCOMB_X57_Y49_N2
\memory_unit|rw_96x8_sync_u|RAM~1247\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1247_combout\ = (\memory_unit|ram_address[4]~2_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1244_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1246_combout\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1244_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~1239_combout\)))) # (!\memory_unit|ram_address[4]~2_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1244_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[4]~2_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~1239_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~1246_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1244_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1247_combout\);

-- Location: FF_X63_Y48_N21
\memory_unit|rw_96x8_sync_u|RAM~500\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1364_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~500_q\);

-- Location: FF_X63_Y48_N11
\memory_unit|rw_96x8_sync_u|RAM~244\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1366_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~244_q\);

-- Location: LCCOMB_X63_Y48_N10
\memory_unit|rw_96x8_sync_u|RAM~1269\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1269_combout\ = (\memory_unit|ram_address[1]~1_combout\ & (((\memory_unit|ram_address[5]~0_combout\)))) # (!\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|ram_address[5]~0_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~500_q\)) # (!\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~244_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[1]~1_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~500_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~244_q\,
	datad => \memory_unit|ram_address[5]~0_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1269_combout\);

-- Location: FF_X62_Y49_N31
\memory_unit|rw_96x8_sync_u|RAM~260\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~260_q\);

-- Location: LCCOMB_X62_Y49_N30
\memory_unit|rw_96x8_sync_u|RAM~1270\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1270_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1269_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~516_q\) # ((!\memory_unit|ram_address[1]~1_combout\)))) # (!\memory_unit|rw_96x8_sync_u|RAM~1269_combout\ & 
-- (((\memory_unit|rw_96x8_sync_u|RAM~260_q\ & \memory_unit|ram_address[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~516_q\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~1269_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~260_q\,
	datad => \memory_unit|ram_address[1]~1_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1270_combout\);

-- Location: FF_X61_Y52_N5
\memory_unit|rw_96x8_sync_u|RAM~132\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~132_q\);

-- Location: FF_X61_Y52_N7
\memory_unit|rw_96x8_sync_u|RAM~388\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~388_q\);

-- Location: LCCOMB_X62_Y48_N16
\memory_unit|rw_96x8_sync_u|RAM~372feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~372feeder_combout\ = \cpu_u|data_path_u|BUS1[4]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~372feeder_combout\);

-- Location: FF_X62_Y48_N17
\memory_unit|rw_96x8_sync_u|RAM~372\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~372feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~372_q\);

-- Location: FF_X62_Y48_N23
\memory_unit|rw_96x8_sync_u|RAM~116\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~116_q\);

-- Location: LCCOMB_X62_Y48_N22
\memory_unit|rw_96x8_sync_u|RAM~1273\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1273_combout\ = (\memory_unit|ram_address[1]~1_combout\ & (((\memory_unit|ram_address[5]~0_combout\)))) # (!\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|ram_address[5]~0_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~372_q\)) # (!\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~116_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[1]~1_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~372_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~116_q\,
	datad => \memory_unit|ram_address[5]~0_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1273_combout\);

-- Location: LCCOMB_X61_Y52_N6
\memory_unit|rw_96x8_sync_u|RAM~1274\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1274_combout\ = (\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1273_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~388_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1273_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~132_q\)))) # (!\memory_unit|ram_address[1]~1_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1273_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[1]~1_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~132_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~388_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1273_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1274_combout\);

-- Location: LCCOMB_X62_Y52_N24
\memory_unit|rw_96x8_sync_u|RAM~140feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~140feeder_combout\ = \cpu_u|data_path_u|BUS1[4]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~140feeder_combout\);

-- Location: FF_X62_Y52_N25
\memory_unit|rw_96x8_sync_u|RAM~140\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~140feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1370_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~140_q\);

-- Location: FF_X62_Y52_N19
\memory_unit|rw_96x8_sync_u|RAM~396\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1372_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~396_q\);

-- Location: FF_X62_Y50_N7
\memory_unit|rw_96x8_sync_u|RAM~124\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~124_q\);

-- Location: LCCOMB_X62_Y50_N6
\memory_unit|rw_96x8_sync_u|RAM~1271\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1271_combout\ = (\memory_unit|ram_address[1]~1_combout\ & (((\memory_unit|ram_address[5]~0_combout\)))) # (!\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|ram_address[5]~0_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~380_q\)) # (!\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~124_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~380_q\,
	datab => \memory_unit|ram_address[1]~1_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~124_q\,
	datad => \memory_unit|ram_address[5]~0_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1271_combout\);

-- Location: LCCOMB_X62_Y52_N18
\memory_unit|rw_96x8_sync_u|RAM~1272\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1272_combout\ = (\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1271_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~396_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1271_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~140_q\)))) # (!\memory_unit|ram_address[1]~1_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1271_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[1]~1_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~140_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~396_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1271_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1272_combout\);

-- Location: LCCOMB_X62_Y52_N16
\memory_unit|rw_96x8_sync_u|RAM~1275\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1275_combout\ = (\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|ram_address[4]~2_combout\) # ((\memory_unit|rw_96x8_sync_u|RAM~1272_combout\)))) # (!\memory_unit|ram_address[0]~3_combout\ & 
-- (!\memory_unit|ram_address[4]~2_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~1274_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[0]~3_combout\,
	datab => \memory_unit|ram_address[4]~2_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~1274_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1272_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1275_combout\);

-- Location: LCCOMB_X62_Y49_N22
\memory_unit|rw_96x8_sync_u|RAM~1278\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1278_combout\ = (\memory_unit|ram_address[4]~2_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1275_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~1277_combout\)) # (!\memory_unit|rw_96x8_sync_u|RAM~1275_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~1270_combout\))))) # (!\memory_unit|ram_address[4]~2_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1275_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~1277_combout\,
	datab => \memory_unit|ram_address[4]~2_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~1270_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1275_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1278_combout\);

-- Location: LCCOMB_X56_Y49_N16
\memory_unit|rw_96x8_sync_u|RAM~412feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~412feeder_combout\ = \cpu_u|data_path_u|BUS1[4]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~412feeder_combout\);

-- Location: FF_X56_Y49_N17
\memory_unit|rw_96x8_sync_u|RAM~412\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~412feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~412_q\);

-- Location: FF_X61_Y50_N31
\memory_unit|rw_96x8_sync_u|RAM~428\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1362_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~428_q\);

-- Location: FF_X59_Y50_N21
\memory_unit|rw_96x8_sync_u|RAM~156\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~156_q\);

-- Location: LCCOMB_X59_Y50_N20
\memory_unit|rw_96x8_sync_u|RAM~1265\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1265_combout\ = (\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|ram_address[1]~1_combout\)))) # (!\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|ram_address[1]~1_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~172_q\)) # (!\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~156_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~172_q\,
	datab => \memory_unit|ram_address[5]~0_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~156_q\,
	datad => \memory_unit|ram_address[1]~1_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1265_combout\);

-- Location: LCCOMB_X61_Y50_N30
\memory_unit|rw_96x8_sync_u|RAM~1266\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1266_combout\ = (\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1265_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~428_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1265_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~412_q\)))) # (!\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1265_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[5]~0_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~412_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~428_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1265_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1266_combout\);

-- Location: LCCOMB_X55_Y51_N2
\memory_unit|rw_96x8_sync_u|RAM~276feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~276feeder_combout\ = \cpu_u|data_path_u|BUS1[4]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~276feeder_combout\);

-- Location: FF_X55_Y51_N3
\memory_unit|rw_96x8_sync_u|RAM~276\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~276feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~276_q\);

-- Location: FF_X55_Y51_N9
\memory_unit|rw_96x8_sync_u|RAM~292\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~292_q\);

-- Location: FF_X56_Y51_N23
\memory_unit|rw_96x8_sync_u|RAM~36\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~36_q\);

-- Location: LCCOMB_X56_Y51_N22
\memory_unit|rw_96x8_sync_u|RAM~1262\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1262_combout\ = (\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|ram_address[1]~1_combout\)))) # (!\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|ram_address[1]~1_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~36_q\))) # (!\memory_unit|ram_address[1]~1_combout\ & (!\memory_unit|rw_96x8_sync_u|RAM~20_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~20_q\,
	datab => \memory_unit|ram_address[5]~0_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~36_q\,
	datad => \memory_unit|ram_address[1]~1_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1262_combout\);

-- Location: LCCOMB_X55_Y51_N8
\memory_unit|rw_96x8_sync_u|RAM~1263\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1263_combout\ = (\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1262_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~292_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1262_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~276_q\)))) # (!\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1262_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[5]~0_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~276_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~292_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1262_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1263_combout\);

-- Location: LCCOMB_X58_Y51_N6
\memory_unit|rw_96x8_sync_u|RAM~284feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~284feeder_combout\ = \cpu_u|data_path_u|BUS1[4]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~284feeder_combout\);

-- Location: FF_X58_Y51_N7
\memory_unit|rw_96x8_sync_u|RAM~284\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~284feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~284_q\);

-- Location: FF_X58_Y51_N17
\memory_unit|rw_96x8_sync_u|RAM~300\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~300_q\);

-- Location: FF_X57_Y51_N11
\memory_unit|rw_96x8_sync_u|RAM~28\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~28_q\);

-- Location: LCCOMB_X57_Y51_N16
\memory_unit|rw_96x8_sync_u|RAM~44feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~44feeder_combout\ = \cpu_u|data_path_u|BUS1[4]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~44feeder_combout\);

-- Location: FF_X57_Y51_N17
\memory_unit|rw_96x8_sync_u|RAM~44\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~44feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~44_q\);

-- Location: LCCOMB_X57_Y51_N10
\memory_unit|rw_96x8_sync_u|RAM~1260\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1260_combout\ = (\memory_unit|ram_address[5]~0_combout\ & (\memory_unit|ram_address[1]~1_combout\)) # (!\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|ram_address[1]~1_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~44_q\))) # (!\memory_unit|ram_address[1]~1_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~28_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[5]~0_combout\,
	datab => \memory_unit|ram_address[1]~1_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~28_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~44_q\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1260_combout\);

-- Location: LCCOMB_X58_Y51_N16
\memory_unit|rw_96x8_sync_u|RAM~1261\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1261_combout\ = (\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1260_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~300_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1260_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~284_q\)))) # (!\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1260_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[5]~0_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~284_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~300_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1260_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1261_combout\);

-- Location: LCCOMB_X58_Y49_N2
\memory_unit|rw_96x8_sync_u|RAM~1264\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1264_combout\ = (\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|ram_address[4]~2_combout\) # ((\memory_unit|rw_96x8_sync_u|RAM~1261_combout\)))) # (!\memory_unit|ram_address[0]~3_combout\ & 
-- (!\memory_unit|ram_address[4]~2_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~1263_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[0]~3_combout\,
	datab => \memory_unit|ram_address[4]~2_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~1263_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1261_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1264_combout\);

-- Location: LCCOMB_X58_Y49_N12
\memory_unit|rw_96x8_sync_u|RAM~1267\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1267_combout\ = (\memory_unit|ram_address[4]~2_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1264_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1266_combout\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1264_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~1259_combout\)))) # (!\memory_unit|ram_address[4]~2_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1264_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~1259_combout\,
	datab => \memory_unit|ram_address[4]~2_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~1266_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1264_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1267_combout\);

-- Location: LCCOMB_X58_Y53_N2
\memory_unit|rw_96x8_sync_u|RAM~484feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~484feeder_combout\ = \cpu_u|data_path_u|BUS1[4]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~484feeder_combout\);

-- Location: FF_X58_Y53_N3
\memory_unit|rw_96x8_sync_u|RAM~484\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~484feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1309_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~484_q\);

-- Location: FF_X58_Y53_N1
\memory_unit|rw_96x8_sync_u|RAM~228\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1305_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~228_q\);

-- Location: LCCOMB_X58_Y53_N0
\memory_unit|rw_96x8_sync_u|RAM~1249\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1249_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1248_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~484_q\) # ((!\memory_unit|ram_address[4]~2_combout\)))) # (!\memory_unit|rw_96x8_sync_u|RAM~1248_combout\ & 
-- (((\memory_unit|rw_96x8_sync_u|RAM~228_q\ & \memory_unit|ram_address[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~1248_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~484_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~228_q\,
	datad => \memory_unit|ram_address[4]~2_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1249_combout\);

-- Location: LCCOMB_X59_Y51_N20
\memory_unit|rw_96x8_sync_u|RAM~236feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~236feeder_combout\ = \cpu_u|data_path_u|BUS1[4]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~236feeder_combout\);

-- Location: FF_X59_Y51_N21
\memory_unit|rw_96x8_sync_u|RAM~236\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~236feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1324_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~236_q\);

-- Location: FF_X59_Y51_N11
\memory_unit|rw_96x8_sync_u|RAM~492\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1326_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~492_q\);

-- Location: FF_X57_Y48_N1
\memory_unit|rw_96x8_sync_u|RAM~108\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1314_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~108_q\);

-- Location: LCCOMB_X57_Y48_N0
\memory_unit|rw_96x8_sync_u|RAM~1255\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1255_combout\ = (\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~364_q\) # ((\memory_unit|ram_address[4]~2_combout\)))) # (!\memory_unit|ram_address[5]~0_combout\ & 
-- (((\memory_unit|rw_96x8_sync_u|RAM~108_q\ & !\memory_unit|ram_address[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~364_q\,
	datab => \memory_unit|ram_address[5]~0_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~108_q\,
	datad => \memory_unit|ram_address[4]~2_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1255_combout\);

-- Location: LCCOMB_X59_Y51_N10
\memory_unit|rw_96x8_sync_u|RAM~1256\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1256_combout\ = (\memory_unit|ram_address[4]~2_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1255_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~492_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1255_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~236_q\)))) # (!\memory_unit|ram_address[4]~2_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1255_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[4]~2_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~236_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~492_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1255_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1256_combout\);

-- Location: LCCOMB_X58_Y52_N0
\memory_unit|rw_96x8_sync_u|RAM~212feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~212feeder_combout\ = \cpu_u|data_path_u|BUS1[4]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~212feeder_combout\);

-- Location: FF_X58_Y52_N1
\memory_unit|rw_96x8_sync_u|RAM~212\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~212feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1307_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~212_q\);

-- Location: FF_X58_Y52_N31
\memory_unit|rw_96x8_sync_u|RAM~468\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1303_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~468_q\);

-- Location: LCCOMB_X59_Y53_N20
\memory_unit|rw_96x8_sync_u|RAM~340feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~340feeder_combout\ = \cpu_u|data_path_u|BUS1[4]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~340feeder_combout\);

-- Location: FF_X59_Y53_N21
\memory_unit|rw_96x8_sync_u|RAM~340\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~340feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1319_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~340_q\);

-- Location: FF_X59_Y49_N7
\memory_unit|rw_96x8_sync_u|RAM~84\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1321_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~84_q\);

-- Location: LCCOMB_X59_Y49_N6
\memory_unit|rw_96x8_sync_u|RAM~1252\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1252_combout\ = (\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~340_q\) # ((\memory_unit|ram_address[4]~2_combout\)))) # (!\memory_unit|ram_address[5]~0_combout\ & 
-- (((\memory_unit|rw_96x8_sync_u|RAM~84_q\ & !\memory_unit|ram_address[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[5]~0_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~340_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~84_q\,
	datad => \memory_unit|ram_address[4]~2_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1252_combout\);

-- Location: LCCOMB_X58_Y52_N30
\memory_unit|rw_96x8_sync_u|RAM~1253\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1253_combout\ = (\memory_unit|ram_address[4]~2_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1252_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~468_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1252_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~212_q\)))) # (!\memory_unit|ram_address[4]~2_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1252_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[4]~2_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~212_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~468_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1252_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1253_combout\);

-- Location: LCCOMB_X61_Y50_N24
\memory_unit|rw_96x8_sync_u|RAM~220feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~220feeder_combout\ = \cpu_u|data_path_u|BUS1[4]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~220feeder_combout\);

-- Location: FF_X61_Y50_N25
\memory_unit|rw_96x8_sync_u|RAM~220\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~220feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1325_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~220_q\);

-- Location: FF_X62_Y50_N25
\memory_unit|rw_96x8_sync_u|RAM~476\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1323_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~476_q\);

-- Location: FF_X58_Y50_N1
\memory_unit|rw_96x8_sync_u|RAM~92\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1316_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~92_q\);

-- Location: LCCOMB_X58_Y50_N0
\memory_unit|rw_96x8_sync_u|RAM~1250\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1250_combout\ = (\memory_unit|ram_address[4]~2_combout\ & (((\memory_unit|ram_address[5]~0_combout\)))) # (!\memory_unit|ram_address[4]~2_combout\ & ((\memory_unit|ram_address[5]~0_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~348_q\)) # (!\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~92_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~348_q\,
	datab => \memory_unit|ram_address[4]~2_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~92_q\,
	datad => \memory_unit|ram_address[5]~0_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1250_combout\);

-- Location: LCCOMB_X62_Y50_N24
\memory_unit|rw_96x8_sync_u|RAM~1251\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1251_combout\ = (\memory_unit|ram_address[4]~2_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1250_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~476_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1250_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~220_q\)))) # (!\memory_unit|ram_address[4]~2_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1250_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[4]~2_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~220_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~476_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1250_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1251_combout\);

-- Location: LCCOMB_X58_Y53_N12
\memory_unit|rw_96x8_sync_u|RAM~1254\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1254_combout\ = (\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|ram_address[1]~1_combout\) # ((\memory_unit|rw_96x8_sync_u|RAM~1251_combout\)))) # (!\memory_unit|ram_address[0]~3_combout\ & 
-- (!\memory_unit|ram_address[1]~1_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~1253_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[0]~3_combout\,
	datab => \memory_unit|ram_address[1]~1_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~1253_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1251_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1254_combout\);

-- Location: LCCOMB_X58_Y53_N30
\memory_unit|rw_96x8_sync_u|RAM~1257\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1257_combout\ = (\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1254_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1256_combout\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1254_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~1249_combout\)))) # (!\memory_unit|ram_address[1]~1_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1254_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[1]~1_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~1249_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~1256_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1254_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1257_combout\);

-- Location: LCCOMB_X57_Y49_N12
\memory_unit|rw_96x8_sync_u|RAM~1268\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1268_combout\ = (\memory_unit|ram_address[2]~5_combout\ & (\memory_unit|ram_address[3]~4_combout\)) # (!\memory_unit|ram_address[2]~5_combout\ & ((\memory_unit|ram_address[3]~4_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~1257_combout\))) # (!\memory_unit|ram_address[3]~4_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~1267_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[2]~5_combout\,
	datab => \memory_unit|ram_address[3]~4_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~1267_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1257_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1268_combout\);

-- Location: LCCOMB_X57_Y49_N6
\memory_unit|rw_96x8_sync_u|RAM~1279\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1279_combout\ = (\memory_unit|ram_address[2]~5_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1268_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1278_combout\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1268_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~1247_combout\)))) # (!\memory_unit|ram_address[2]~5_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1268_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[2]~5_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~1247_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~1278_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1268_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1279_combout\);

-- Location: LCCOMB_X54_Y49_N16
\memory_unit|rw_96x8_sync_u|RAM~1300\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1300_combout\ = (\memory_unit|Equal0~0_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~1424_combout\ & (!\memory_unit|ram_address[5]~0_combout\))) # (!\memory_unit|Equal0~0_combout\ & 
-- (((\memory_unit|rw_96x8_sync_u|RAM~1279_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~1424_combout\,
	datab => \memory_unit|Equal0~0_combout\,
	datac => \memory_unit|ram_address[5]~0_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1279_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1300_combout\);

-- Location: LCCOMB_X54_Y49_N2
\cpu_u|data_path_u|BUS2[4]~118\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[4]~118_combout\ = (\cpu_u|data_path_u|BUS2[7]~13_combout\ & ((\cpu_u|data_path_u|BUS2[4]~117_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1300_combout\))) # (!\cpu_u|data_path_u|BUS2[4]~117_combout\ & 
-- (\cpu_u|data_path_u|BUS2[4]~115_combout\)))) # (!\cpu_u|data_path_u|BUS2[7]~13_combout\ & (((\cpu_u|data_path_u|BUS2[4]~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|BUS2[7]~13_combout\,
	datab => \cpu_u|data_path_u|BUS2[4]~115_combout\,
	datac => \cpu_u|data_path_u|BUS2[4]~117_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1300_combout\,
	combout => \cpu_u|data_path_u|BUS2[4]~118_combout\);

-- Location: LCCOMB_X54_Y49_N30
\cpu_u|data_path_u|BUS2[4]~119\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[4]~119_combout\ = (\cpu_u|data_path_u|Equal2~2_combout\ & ((\cpu_u|data_path_u|BUS2[4]~118_combout\))) # (!\cpu_u|data_path_u|Equal2~2_combout\ & (\cpu_u|data_path_u|ALU_unit|Add2~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|Equal2~2_combout\,
	datac => \cpu_u|data_path_u|ALU_unit|Add2~52_combout\,
	datad => \cpu_u|data_path_u|BUS2[4]~118_combout\,
	combout => \cpu_u|data_path_u|BUS2[4]~119_combout\);

-- Location: FF_X54_Y49_N7
\cpu_u|data_path_u|IR_Reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \cpu_u|data_path_u|BUS2[4]~119_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu_u|control_unit_module|current_state.S_FETCH_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu_u|data_path_u|IR_Reg\(4));

-- Location: LCCOMB_X55_Y49_N20
\cpu_u|control_unit_module|Equal4~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|control_unit_module|Equal4~0_combout\ = (!\cpu_u|data_path_u|IR_Reg\(6) & (!\cpu_u|data_path_u|IR_Reg\(4) & (!\cpu_u|data_path_u|IR_Reg\(5) & \cpu_u|data_path_u|IR_Reg\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|IR_Reg\(6),
	datab => \cpu_u|data_path_u|IR_Reg\(4),
	datac => \cpu_u|data_path_u|IR_Reg\(5),
	datad => \cpu_u|data_path_u|IR_Reg\(7),
	combout => \cpu_u|control_unit_module|Equal4~0_combout\);

-- Location: LCCOMB_X55_Y49_N28
\cpu_u|control_unit_module|Equal5~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|control_unit_module|Equal5~0_combout\ = (\cpu_u|control_unit_module|LessThan4~0_combout\ & (!\cpu_u|data_path_u|IR_Reg\(0) & (\cpu_u|data_path_u|IR_Reg\(3) & \cpu_u|control_unit_module|Equal4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|control_unit_module|LessThan4~0_combout\,
	datab => \cpu_u|data_path_u|IR_Reg\(0),
	datac => \cpu_u|data_path_u|IR_Reg\(3),
	datad => \cpu_u|control_unit_module|Equal4~0_combout\,
	combout => \cpu_u|control_unit_module|Equal5~0_combout\);

-- Location: LCCOMB_X54_Y49_N28
\cpu_u|control_unit_module|Selector11~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|control_unit_module|Selector11~0_combout\ = (\cpu_u|data_path_u|IR_Reg\(4)) # (\cpu_u|data_path_u|IR_Reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|IR_Reg\(4),
	datad => \cpu_u|data_path_u|IR_Reg\(0),
	combout => \cpu_u|control_unit_module|Selector11~0_combout\);

-- Location: LCCOMB_X54_Y49_N20
\cpu_u|control_unit_module|Selector11~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|control_unit_module|Selector11~1_combout\ = (\cpu_u|control_unit_module|current_state.S_LOAD_AND_STORE_6~q\ & (!\cpu_u|control_unit_module|Equal5~0_combout\ & ((\cpu_u|control_unit_module|Selector11~0_combout\) # 
-- (!\cpu_u|control_unit_module|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|control_unit_module|current_state.S_LOAD_AND_STORE_6~q\,
	datab => \cpu_u|control_unit_module|Equal5~0_combout\,
	datac => \cpu_u|control_unit_module|Equal0~1_combout\,
	datad => \cpu_u|control_unit_module|Selector11~0_combout\,
	combout => \cpu_u|control_unit_module|Selector11~1_combout\);

-- Location: LCCOMB_X54_Y49_N8
\cpu_u|control_unit_module|next_state.S_LOAD_AND_STORE_7_717\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|control_unit_module|next_state.S_LOAD_AND_STORE_7_717~combout\ = (GLOBAL(\cpu_u|control_unit_module|Selector1~2clkctrl_outclk\) & ((\cpu_u|control_unit_module|Selector11~1_combout\))) # 
-- (!GLOBAL(\cpu_u|control_unit_module|Selector1~2clkctrl_outclk\) & (\cpu_u|control_unit_module|next_state.S_LOAD_AND_STORE_7_717~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|control_unit_module|next_state.S_LOAD_AND_STORE_7_717~combout\,
	datac => \cpu_u|control_unit_module|Selector11~1_combout\,
	datad => \cpu_u|control_unit_module|Selector1~2clkctrl_outclk\,
	combout => \cpu_u|control_unit_module|next_state.S_LOAD_AND_STORE_7_717~combout\);

-- Location: FF_X54_Y49_N9
\cpu_u|control_unit_module|current_state.S_LOAD_AND_STORE_7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \cpu_u|control_unit_module|next_state.S_LOAD_AND_STORE_7_717~combout\,
	clrn => \reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu_u|control_unit_module|current_state.S_LOAD_AND_STORE_7~q\);

-- Location: LCCOMB_X54_Y49_N12
\cpu_u|control_unit_module|Selector1~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|control_unit_module|Selector1~2_combout\ = (\cpu_u|control_unit_module|Selector1~1_combout\ & (((!\cpu_u|control_unit_module|current_state.S_LOAD_AND_STORE_7~q\ & !\cpu_u|control_unit_module|Selector11~1_combout\)) # 
-- (!\cpu_u|control_unit_module|Selector1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|control_unit_module|Selector1~1_combout\,
	datab => \cpu_u|control_unit_module|current_state.S_LOAD_AND_STORE_7~q\,
	datac => \cpu_u|control_unit_module|Selector11~1_combout\,
	datad => \cpu_u|control_unit_module|Selector1~0_combout\,
	combout => \cpu_u|control_unit_module|Selector1~2_combout\);

-- Location: CLKCTRL_G22
\cpu_u|control_unit_module|Selector1~2clkctrl\ : cycloneiv_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \cpu_u|control_unit_module|Selector1~2clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \cpu_u|control_unit_module|Selector1~2clkctrl_outclk\);

-- Location: LCCOMB_X55_Y47_N26
\cpu_u|control_unit_module|next_state.S_BRANCH_5_636\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|control_unit_module|next_state.S_BRANCH_5_636~combout\ = (GLOBAL(\cpu_u|control_unit_module|Selector1~2clkctrl_outclk\) & (\cpu_u|control_unit_module|current_state.S_BRANCH_4~q\)) # (!GLOBAL(\cpu_u|control_unit_module|Selector1~2clkctrl_outclk\) & 
-- ((\cpu_u|control_unit_module|next_state.S_BRANCH_5_636~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|control_unit_module|current_state.S_BRANCH_4~q\,
	datac => \cpu_u|control_unit_module|next_state.S_BRANCH_5_636~combout\,
	datad => \cpu_u|control_unit_module|Selector1~2clkctrl_outclk\,
	combout => \cpu_u|control_unit_module|next_state.S_BRANCH_5_636~combout\);

-- Location: FF_X55_Y47_N27
\cpu_u|control_unit_module|current_state.S_BRANCH_5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \cpu_u|control_unit_module|next_state.S_BRANCH_5_636~combout\,
	clrn => \reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu_u|control_unit_module|current_state.S_BRANCH_5~q\);

-- Location: LCCOMB_X55_Y47_N14
\cpu_u|control_unit_module|next_state.S_BRANCH_6_609\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|control_unit_module|next_state.S_BRANCH_6_609~combout\ = (GLOBAL(\cpu_u|control_unit_module|Selector1~2clkctrl_outclk\) & ((\cpu_u|control_unit_module|current_state.S_BRANCH_5~q\))) # (!GLOBAL(\cpu_u|control_unit_module|Selector1~2clkctrl_outclk\) 
-- & (\cpu_u|control_unit_module|next_state.S_BRANCH_6_609~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_u|control_unit_module|next_state.S_BRANCH_6_609~combout\,
	datac => \cpu_u|control_unit_module|current_state.S_BRANCH_5~q\,
	datad => \cpu_u|control_unit_module|Selector1~2clkctrl_outclk\,
	combout => \cpu_u|control_unit_module|next_state.S_BRANCH_6_609~combout\);

-- Location: FF_X55_Y47_N15
\cpu_u|control_unit_module|current_state.S_BRANCH_6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \cpu_u|control_unit_module|next_state.S_BRANCH_6_609~combout\,
	clrn => \reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu_u|control_unit_module|current_state.S_BRANCH_6~q\);

-- Location: LCCOMB_X55_Y49_N30
\cpu_u|control_unit_module|Selector18~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|control_unit_module|Selector18~2_combout\ = (!\cpu_u|control_unit_module|Equal4~1_combout\ & ((\cpu_u|data_path_u|IR_Reg\(4)) # ((!\cpu_u|control_unit_module|Equal0~1_combout\) # (!\cpu_u|data_path_u|IR_Reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|IR_Reg\(4),
	datab => \cpu_u|data_path_u|IR_Reg\(0),
	datac => \cpu_u|control_unit_module|Equal4~1_combout\,
	datad => \cpu_u|control_unit_module|Equal0~1_combout\,
	combout => \cpu_u|control_unit_module|Selector18~2_combout\);

-- Location: LCCOMB_X55_Y49_N26
\cpu_u|control_unit_module|Equal2~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|control_unit_module|Equal2~0_combout\ = (!\cpu_u|data_path_u|IR_Reg\(4) & !\cpu_u|data_path_u|IR_Reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|IR_Reg\(4),
	datab => \cpu_u|data_path_u|IR_Reg\(0),
	combout => \cpu_u|control_unit_module|Equal2~0_combout\);

-- Location: LCCOMB_X55_Y49_N22
\cpu_u|control_unit_module|Equal2~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|control_unit_module|Equal2~1_combout\ = (\cpu_u|control_unit_module|Equal0~0_combout\ & (\cpu_u|data_path_u|IR_Reg\(2) & (\cpu_u|data_path_u|IR_Reg\(1) & \cpu_u|control_unit_module|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|control_unit_module|Equal0~0_combout\,
	datab => \cpu_u|data_path_u|IR_Reg\(2),
	datac => \cpu_u|data_path_u|IR_Reg\(1),
	datad => \cpu_u|control_unit_module|Equal2~0_combout\,
	combout => \cpu_u|control_unit_module|Equal2~1_combout\);

-- Location: LCCOMB_X55_Y49_N12
\cpu_u|control_unit_module|Selector4~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|control_unit_module|Selector4~0_combout\ = (\cpu_u|control_unit_module|current_state.S_LOAD_AND_STORE_6~q\ & ((\cpu_u|control_unit_module|Equal2~1_combout\) # ((\cpu_u|control_unit_module|Equal5~0_combout\ & 
-- \cpu_u|control_unit_module|Selector18~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|control_unit_module|current_state.S_LOAD_AND_STORE_6~q\,
	datab => \cpu_u|control_unit_module|Equal5~0_combout\,
	datac => \cpu_u|control_unit_module|Selector18~2_combout\,
	datad => \cpu_u|control_unit_module|Equal2~1_combout\,
	combout => \cpu_u|control_unit_module|Selector4~0_combout\);

-- Location: LCCOMB_X55_Y49_N4
\cpu_u|control_unit_module|Selector4~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|control_unit_module|Selector4~1_combout\ = (\cpu_u|control_unit_module|current_state.S_DATA_MAN_4~q\) # ((\cpu_u|control_unit_module|current_state.S_BRANCH_6~q\) # ((\cpu_u|control_unit_module|current_state.S_LOAD_AND_STORE_7~q\) # 
-- (\cpu_u|control_unit_module|Selector4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|control_unit_module|current_state.S_DATA_MAN_4~q\,
	datab => \cpu_u|control_unit_module|current_state.S_BRANCH_6~q\,
	datac => \cpu_u|control_unit_module|current_state.S_LOAD_AND_STORE_7~q\,
	datad => \cpu_u|control_unit_module|Selector4~0_combout\,
	combout => \cpu_u|control_unit_module|Selector4~1_combout\);

-- Location: LCCOMB_X55_Y49_N24
\cpu_u|control_unit_module|next_state.S_FETCH_0_906\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|control_unit_module|next_state.S_FETCH_0_906~combout\ = (GLOBAL(\cpu_u|control_unit_module|Selector1~2clkctrl_outclk\) & ((\cpu_u|control_unit_module|Selector4~1_combout\))) # (!GLOBAL(\cpu_u|control_unit_module|Selector1~2clkctrl_outclk\) & 
-- (\cpu_u|control_unit_module|next_state.S_FETCH_0_906~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_u|control_unit_module|next_state.S_FETCH_0_906~combout\,
	datac => \cpu_u|control_unit_module|Selector4~1_combout\,
	datad => \cpu_u|control_unit_module|Selector1~2clkctrl_outclk\,
	combout => \cpu_u|control_unit_module|next_state.S_FETCH_0_906~combout\);

-- Location: LCCOMB_X55_Y49_N0
\cpu_u|control_unit_module|current_state.S_FETCH_0~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|control_unit_module|current_state.S_FETCH_0~0_combout\ = !\cpu_u|control_unit_module|next_state.S_FETCH_0_906~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|control_unit_module|next_state.S_FETCH_0_906~combout\,
	combout => \cpu_u|control_unit_module|current_state.S_FETCH_0~0_combout\);

-- Location: FF_X55_Y49_N1
\cpu_u|control_unit_module|current_state.S_FETCH_0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \cpu_u|control_unit_module|current_state.S_FETCH_0~0_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu_u|control_unit_module|current_state.S_FETCH_0~q\);

-- Location: LCCOMB_X55_Y49_N2
\cpu_u|control_unit_module|next_state.S_FETCH_1_879\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|control_unit_module|next_state.S_FETCH_1_879~combout\ = (GLOBAL(\cpu_u|control_unit_module|Selector1~2clkctrl_outclk\) & ((!\cpu_u|control_unit_module|current_state.S_FETCH_0~q\))) # (!GLOBAL(\cpu_u|control_unit_module|Selector1~2clkctrl_outclk\) & 
-- (\cpu_u|control_unit_module|next_state.S_FETCH_1_879~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|control_unit_module|next_state.S_FETCH_1_879~combout\,
	datac => \cpu_u|control_unit_module|current_state.S_FETCH_0~q\,
	datad => \cpu_u|control_unit_module|Selector1~2clkctrl_outclk\,
	combout => \cpu_u|control_unit_module|next_state.S_FETCH_1_879~combout\);

-- Location: FF_X55_Y49_N3
\cpu_u|control_unit_module|current_state.S_FETCH_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \cpu_u|control_unit_module|next_state.S_FETCH_1_879~combout\,
	clrn => \reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu_u|control_unit_module|current_state.S_FETCH_1~q\);

-- Location: LCCOMB_X52_Y48_N12
\cpu_u|control_unit_module|next_state.S_FETCH_2_852\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|control_unit_module|next_state.S_FETCH_2_852~combout\ = (GLOBAL(\cpu_u|control_unit_module|Selector1~2clkctrl_outclk\) & (\cpu_u|control_unit_module|current_state.S_FETCH_1~q\)) # (!GLOBAL(\cpu_u|control_unit_module|Selector1~2clkctrl_outclk\) & 
-- ((\cpu_u|control_unit_module|next_state.S_FETCH_2_852~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_u|control_unit_module|current_state.S_FETCH_1~q\,
	datac => \cpu_u|control_unit_module|Selector1~2clkctrl_outclk\,
	datad => \cpu_u|control_unit_module|next_state.S_FETCH_2_852~combout\,
	combout => \cpu_u|control_unit_module|next_state.S_FETCH_2_852~combout\);

-- Location: FF_X52_Y48_N13
\cpu_u|control_unit_module|current_state.S_FETCH_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \cpu_u|control_unit_module|next_state.S_FETCH_2_852~combout\,
	clrn => \reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu_u|control_unit_module|current_state.S_FETCH_2~q\);

-- Location: FF_X54_Y48_N1
\cpu_u|data_path_u|IR_Reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \cpu_u|data_path_u|BUS2[0]~17_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \cpu_u|control_unit_module|current_state.S_FETCH_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu_u|data_path_u|IR_Reg\(0));

-- Location: LCCOMB_X54_Y47_N30
\cpu_u|control_unit_module|Selector16~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|control_unit_module|Selector16~6_combout\ = (\cpu_u|data_path_u|IR_Reg\(1) & (\cpu_u|data_path_u|IR_Reg\(2) & !\cpu_u|data_path_u|IR_Reg\(3))) # (!\cpu_u|data_path_u|IR_Reg\(1) & (!\cpu_u|data_path_u|IR_Reg\(2) & \cpu_u|data_path_u|IR_Reg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|IR_Reg\(1),
	datac => \cpu_u|data_path_u|IR_Reg\(2),
	datad => \cpu_u|data_path_u|IR_Reg\(3),
	combout => \cpu_u|control_unit_module|Selector16~6_combout\);

-- Location: LCCOMB_X54_Y47_N0
\cpu_u|control_unit_module|Selector16~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|control_unit_module|Selector16~4_combout\ = (\cpu_u|control_unit_module|current_state.S_DATA_MAN_4~q\ & (\cpu_u|data_path_u|IR_Reg\(0) & (\cpu_u|control_unit_module|Selector16~6_combout\ & \cpu_u|control_unit_module|Equal6~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|control_unit_module|current_state.S_DATA_MAN_4~q\,
	datab => \cpu_u|data_path_u|IR_Reg\(0),
	datac => \cpu_u|control_unit_module|Selector16~6_combout\,
	datad => \cpu_u|control_unit_module|Equal6~0_combout\,
	combout => \cpu_u|control_unit_module|Selector16~4_combout\);

-- Location: LCCOMB_X55_Y47_N6
\cpu_u|control_unit_module|Selector23~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|control_unit_module|Selector23~0_combout\ = (\cpu_u|control_unit_module|Equal5~0_combout\ & (\cpu_u|control_unit_module|Selector18~2_combout\ & \cpu_u|control_unit_module|current_state.S_LOAD_AND_STORE_6~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|control_unit_module|Equal5~0_combout\,
	datab => \cpu_u|control_unit_module|Selector18~2_combout\,
	datad => \cpu_u|control_unit_module|current_state.S_LOAD_AND_STORE_6~q\,
	combout => \cpu_u|control_unit_module|Selector23~0_combout\);

-- Location: LCCOMB_X53_Y47_N24
\cpu_u|control_unit_module|Selector23~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|control_unit_module|Selector23~1_combout\ = (\cpu_u|control_unit_module|Selector16~4_combout\) # ((\cpu_u|control_unit_module|Selector23~0_combout\) # ((\cpu_u|control_unit_module|current_state.S_LOAD_AND_STORE_7~q\ & 
-- \cpu_u|control_unit_module|Equal4~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|control_unit_module|current_state.S_LOAD_AND_STORE_7~q\,
	datab => \cpu_u|control_unit_module|Selector16~4_combout\,
	datac => \cpu_u|control_unit_module|Selector23~0_combout\,
	datad => \cpu_u|control_unit_module|Equal4~1_combout\,
	combout => \cpu_u|control_unit_module|Selector23~1_combout\);

-- Location: FF_X53_Y48_N9
\cpu_u|data_path_u|B_Reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS2[3]~75_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu_u|control_unit_module|Selector23~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu_u|data_path_u|B_Reg\(3));

-- Location: LCCOMB_X53_Y48_N26
\cpu_u|data_path_u|ALU_unit|Add2~36\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Add2~36_combout\ = (\cpu_u|data_path_u|ALU_unit|Add2~25_combout\ & \cpu_u|control_unit_module|ALU_Sel[2]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_u|data_path_u|ALU_unit|Add2~25_combout\,
	datad => \cpu_u|control_unit_module|ALU_Sel[2]~24_combout\,
	combout => \cpu_u|data_path_u|ALU_unit|Add2~36_combout\);

-- Location: LCCOMB_X52_Y50_N0
\cpu_u|data_path_u|ALU_unit|Add2~40\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Add2~40_combout\ = (\cpu_u|data_path_u|ALU_unit|Mux8~1_combout\ & (((\cpu_u|data_path_u|B_Reg\(3)) # (\cpu_u|data_path_u|BUS1[3]~7_combout\)))) # (!\cpu_u|data_path_u|ALU_unit|Mux8~1_combout\ & 
-- (\cpu_u|data_path_u|ALU_unit|Add1~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|ALU_unit|Add1~6_combout\,
	datab => \cpu_u|data_path_u|B_Reg\(3),
	datac => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	datad => \cpu_u|data_path_u|ALU_unit|Mux8~1_combout\,
	combout => \cpu_u|data_path_u|ALU_unit|Add2~40_combout\);

-- Location: LCCOMB_X54_Y48_N24
\cpu_u|data_path_u|ALU_unit|Add2~41\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Add2~41_combout\ = (\cpu_u|data_path_u|ALU_unit|Add2~9_combout\ & (((\cpu_u|data_path_u|ALU_unit|Add2~36_combout\) # (\cpu_u|data_path_u|ALU_unit|Add2~40_combout\)) # (!\cpu_u|data_path_u|ALU_unit|Mux8~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|ALU_unit|Mux8~3_combout\,
	datab => \cpu_u|data_path_u|ALU_unit|Add2~36_combout\,
	datac => \cpu_u|data_path_u|ALU_unit|Add2~40_combout\,
	datad => \cpu_u|data_path_u|ALU_unit|Add2~9_combout\,
	combout => \cpu_u|data_path_u|ALU_unit|Add2~41_combout\);

-- Location: LCCOMB_X54_Y50_N0
\cpu_u|data_path_u|ALU_unit|Add2~37\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Add2~37_combout\ = (\cpu_u|data_path_u|ALU_unit|Add2~25_combout\ & ((\cpu_u|control_unit_module|ALU_Sel[2]~24_combout\) # ((\cpu_u|data_path_u|BUS1[3]~7_combout\ & \cpu_u|data_path_u|B_Reg\(3))))) # 
-- (!\cpu_u|data_path_u|ALU_unit|Add2~25_combout\ & (((\cpu_u|data_path_u|BUS1[3]~7_combout\ & \cpu_u|data_path_u|B_Reg\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|ALU_unit|Add2~25_combout\,
	datab => \cpu_u|control_unit_module|ALU_Sel[2]~24_combout\,
	datac => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	datad => \cpu_u|data_path_u|B_Reg\(3),
	combout => \cpu_u|data_path_u|ALU_unit|Add2~37_combout\);

-- Location: LCCOMB_X53_Y50_N24
\cpu_u|data_path_u|ALU_unit|Add2~38\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Add2~38_combout\ = (\cpu_u|data_path_u|ALU_unit|Mux8~1_combout\ & (((\cpu_u|data_path_u|ALU_unit|Add2~37_combout\)))) # (!\cpu_u|data_path_u|ALU_unit|Mux8~1_combout\ & ((\cpu_u|data_path_u|ALU_unit|Add2~36_combout\) # 
-- ((\cpu_u|data_path_u|ALU_unit|Add0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|ALU_unit|Add2~36_combout\,
	datab => \cpu_u|data_path_u|ALU_unit|Mux8~1_combout\,
	datac => \cpu_u|data_path_u|ALU_unit|Add2~37_combout\,
	datad => \cpu_u|data_path_u|ALU_unit|Add0~6_combout\,
	combout => \cpu_u|data_path_u|ALU_unit|Add2~38_combout\);

-- Location: LCCOMB_X55_Y50_N26
\cpu_u|data_path_u|ALU_unit|Add2~39\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Add2~39_combout\ = (\cpu_u|data_path_u|ALU_unit|Add2~25_combout\ & ((\cpu_u|control_unit_module|ALU_Sel[2]~24_combout\) # ((\cpu_u|data_path_u|ALU_unit|Mux8~0_combout\ & \cpu_u|data_path_u|ALU_unit|Add3~6_combout\)))) # 
-- (!\cpu_u|data_path_u|ALU_unit|Add2~25_combout\ & (((\cpu_u|data_path_u|ALU_unit|Mux8~0_combout\ & \cpu_u|data_path_u|ALU_unit|Add3~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|ALU_unit|Add2~25_combout\,
	datab => \cpu_u|control_unit_module|ALU_Sel[2]~24_combout\,
	datac => \cpu_u|data_path_u|ALU_unit|Mux8~0_combout\,
	datad => \cpu_u|data_path_u|ALU_unit|Add3~6_combout\,
	combout => \cpu_u|data_path_u|ALU_unit|Add2~39_combout\);

-- Location: LCCOMB_X54_Y48_N30
\cpu_u|data_path_u|ALU_unit|Add2~42\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Add2~42_combout\ = (\cpu_u|data_path_u|ALU_unit|Add2~39_combout\) # ((\cpu_u|data_path_u|ALU_unit|Add2~41_combout\ & ((\cpu_u|data_path_u|ALU_unit|Mux8~3_combout\) # (\cpu_u|data_path_u|ALU_unit|Add2~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|ALU_unit|Mux8~3_combout\,
	datab => \cpu_u|data_path_u|ALU_unit|Add2~41_combout\,
	datac => \cpu_u|data_path_u|ALU_unit|Add2~38_combout\,
	datad => \cpu_u|data_path_u|ALU_unit|Add2~39_combout\,
	combout => \cpu_u|data_path_u|ALU_unit|Add2~42_combout\);

-- Location: LCCOMB_X53_Y47_N0
\cpu_u|data_path_u|BUS2[3]~72\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[3]~72_combout\ = (\memory_unit|rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a3\ & (\cpu_u|control_unit_module|Selector18~3_combout\ & \cpu_u|control_unit_module|Selector19~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory_unit|rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a3\,
	datac => \cpu_u|control_unit_module|Selector18~3_combout\,
	datad => \cpu_u|control_unit_module|Selector19~2_combout\,
	combout => \cpu_u|data_path_u|BUS2[3]~72_combout\);

-- Location: LCCOMB_X53_Y47_N6
\cpu_u|data_path_u|BUS2[3]~73\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[3]~73_combout\ = (\cpu_u|data_path_u|BUS2[7]~12_combout\ & ((\cpu_u|data_path_u|BUS1[3]~7_combout\) # ((\cpu_u|data_path_u|BUS2[7]~10_combout\)))) # (!\cpu_u|data_path_u|BUS2[7]~12_combout\ & 
-- (((!\cpu_u|data_path_u|BUS2[7]~10_combout\ & \cpu_u|data_path_u|BUS2[3]~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	datab => \cpu_u|data_path_u|BUS2[7]~12_combout\,
	datac => \cpu_u|data_path_u|BUS2[7]~10_combout\,
	datad => \cpu_u|data_path_u|BUS2[3]~72_combout\,
	combout => \cpu_u|data_path_u|BUS2[3]~73_combout\);

-- Location: FF_X58_Y45_N19
\memory_unit|rw_96x8_sync_u|RAM~587\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1408_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~587_q\);

-- Location: LCCOMB_X59_Y45_N30
\memory_unit|rw_96x8_sync_u|RAM~579feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~579feeder_combout\ = \cpu_u|data_path_u|BUS1[3]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~579feeder_combout\);

-- Location: FF_X59_Y45_N31
\memory_unit|rw_96x8_sync_u|RAM~579\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~579feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1406_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~579_q\);

-- Location: FF_X58_Y45_N17
\memory_unit|rw_96x8_sync_u|RAM~563\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1407_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~563_q\);

-- Location: LCCOMB_X58_Y45_N16
\memory_unit|rw_96x8_sync_u|RAM~1105\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1105_combout\ = (\memory_unit|ram_address[0]~3_combout\ & (((\memory_unit|ram_address[1]~1_combout\)))) # (!\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|ram_address[1]~1_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~579_q\)) # (!\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~563_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[0]~3_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~579_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~563_q\,
	datad => \memory_unit|ram_address[1]~1_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1105_combout\);

-- Location: LCCOMB_X58_Y45_N18
\memory_unit|rw_96x8_sync_u|RAM~1106\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1106_combout\ = (\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1105_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~587_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1105_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~571_q\)))) # (!\memory_unit|ram_address[0]~3_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~571_q\,
	datab => \memory_unit|ram_address[0]~3_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~587_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1105_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1106_combout\);

-- Location: LCCOMB_X57_Y46_N4
\memory_unit|rw_96x8_sync_u|RAM~1109\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1109_combout\ = (\memory_unit|ram_address[3]~4_combout\ & (((\memory_unit|ram_address[2]~5_combout\)))) # (!\memory_unit|ram_address[3]~4_combout\ & ((\memory_unit|ram_address[2]~5_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~1106_combout\))) # (!\memory_unit|ram_address[2]~5_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~1108_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~1108_combout\,
	datab => \memory_unit|ram_address[3]~4_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~1106_combout\,
	datad => \memory_unit|ram_address[2]~5_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1109_combout\);

-- Location: FF_X61_Y45_N7
\memory_unit|rw_96x8_sync_u|RAM~651\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1416_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~651_q\);

-- Location: FF_X61_Y45_N17
\memory_unit|rw_96x8_sync_u|RAM~627\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1415_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~627_q\);

-- Location: LCCOMB_X61_Y45_N16
\memory_unit|rw_96x8_sync_u|RAM~1110\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1110_combout\ = (\memory_unit|ram_address[0]~3_combout\ & (((\memory_unit|ram_address[1]~1_combout\)))) # (!\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|ram_address[1]~1_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~643_q\)) # (!\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~627_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~643_q\,
	datab => \memory_unit|ram_address[0]~3_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~627_q\,
	datad => \memory_unit|ram_address[1]~1_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1110_combout\);

-- Location: LCCOMB_X61_Y45_N6
\memory_unit|rw_96x8_sync_u|RAM~1111\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1111_combout\ = (\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1110_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~651_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1110_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~635_q\)))) # (!\memory_unit|ram_address[0]~3_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~635_q\,
	datab => \memory_unit|ram_address[0]~3_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~651_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1110_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1111_combout\);

-- Location: LCCOMB_X57_Y46_N18
\memory_unit|rw_96x8_sync_u|RAM~1112\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1112_combout\ = (\memory_unit|ram_address[3]~4_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1109_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1111_combout\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1109_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~1104_combout\)))) # (!\memory_unit|ram_address[3]~4_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~1104_combout\,
	datab => \memory_unit|ram_address[3]~4_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~1109_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1111_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1112_combout\);

-- Location: LCCOMB_X57_Y46_N10
\memory_unit|rw_96x8_sync_u|RAM~1421\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1421_combout\ = (\cpu_u|data_path_u|MAR\(7) & ((\cpu_u|data_path_u|MAR\(4) & (\memory_unit|rw_96x8_sync_u|RAM~1102_combout\)) # (!\cpu_u|data_path_u|MAR\(4) & ((\memory_unit|rw_96x8_sync_u|RAM~1112_combout\))))) # 
-- (!\cpu_u|data_path_u|MAR\(7) & (((\memory_unit|rw_96x8_sync_u|RAM~1112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~1102_combout\,
	datab => \cpu_u|data_path_u|MAR\(7),
	datac => \cpu_u|data_path_u|MAR\(4),
	datad => \memory_unit|rw_96x8_sync_u|RAM~1112_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1421_combout\);

-- Location: LCCOMB_X59_Y51_N6
\memory_unit|rw_96x8_sync_u|RAM~491feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~491feeder_combout\ = \cpu_u|data_path_u|BUS1[3]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~491feeder_combout\);

-- Location: FF_X59_Y51_N7
\memory_unit|rw_96x8_sync_u|RAM~491\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~491feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1326_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~491_q\);

-- Location: FF_X59_Y52_N21
\memory_unit|rw_96x8_sync_u|RAM~483\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1309_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~483_q\);

-- Location: LCCOMB_X59_Y51_N0
\memory_unit|rw_96x8_sync_u|RAM~235feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~235feeder_combout\ = \cpu_u|data_path_u|BUS1[3]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~235feeder_combout\);

-- Location: FF_X59_Y51_N1
\memory_unit|rw_96x8_sync_u|RAM~235\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~235feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1324_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~235_q\);

-- Location: FF_X59_Y52_N7
\memory_unit|rw_96x8_sync_u|RAM~227\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1305_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~227_q\);

-- Location: LCCOMB_X59_Y52_N6
\memory_unit|rw_96x8_sync_u|RAM~1058\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1058_combout\ = (\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~235_q\) # ((\memory_unit|ram_address[5]~0_combout\)))) # (!\memory_unit|ram_address[0]~3_combout\ & 
-- (((\memory_unit|rw_96x8_sync_u|RAM~227_q\ & !\memory_unit|ram_address[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[0]~3_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~235_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~227_q\,
	datad => \memory_unit|ram_address[5]~0_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1058_combout\);

-- Location: LCCOMB_X59_Y52_N20
\memory_unit|rw_96x8_sync_u|RAM~1059\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1059_combout\ = (\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1058_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~491_q\)) # (!\memory_unit|rw_96x8_sync_u|RAM~1058_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~483_q\))))) # (!\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1058_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[5]~0_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~491_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~483_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1058_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1059_combout\);

-- Location: FF_X62_Y50_N13
\memory_unit|rw_96x8_sync_u|RAM~475\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1323_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~475_q\);

-- Location: FF_X58_Y52_N29
\memory_unit|rw_96x8_sync_u|RAM~467\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1303_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~467_q\);

-- Location: LCCOMB_X61_Y50_N16
\memory_unit|rw_96x8_sync_u|RAM~219feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~219feeder_combout\ = \cpu_u|data_path_u|BUS1[3]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~219feeder_combout\);

-- Location: FF_X61_Y50_N17
\memory_unit|rw_96x8_sync_u|RAM~219\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~219feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1325_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~219_q\);

-- Location: FF_X58_Y52_N11
\memory_unit|rw_96x8_sync_u|RAM~211\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1307_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~211_q\);

-- Location: LCCOMB_X58_Y52_N10
\memory_unit|rw_96x8_sync_u|RAM~1051\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1051_combout\ = (\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~219_q\) # ((\memory_unit|ram_address[5]~0_combout\)))) # (!\memory_unit|ram_address[0]~3_combout\ & 
-- (((\memory_unit|rw_96x8_sync_u|RAM~211_q\ & !\memory_unit|ram_address[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[0]~3_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~219_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~211_q\,
	datad => \memory_unit|ram_address[5]~0_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1051_combout\);

-- Location: LCCOMB_X58_Y52_N28
\memory_unit|rw_96x8_sync_u|RAM~1052\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1052_combout\ = (\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1051_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~475_q\)) # (!\memory_unit|rw_96x8_sync_u|RAM~1051_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~467_q\))))) # (!\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1051_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[5]~0_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~475_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~467_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1051_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1052_combout\);

-- Location: FF_X58_Y50_N9
\memory_unit|rw_96x8_sync_u|RAM~347\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1312_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~347_q\);

-- Location: FF_X59_Y49_N25
\memory_unit|rw_96x8_sync_u|RAM~83\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1321_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~83_q\);

-- Location: LCCOMB_X57_Y50_N8
\memory_unit|rw_96x8_sync_u|RAM~91feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~91feeder_combout\ = \cpu_u|data_path_u|BUS1[3]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~91feeder_combout\);

-- Location: FF_X57_Y50_N9
\memory_unit|rw_96x8_sync_u|RAM~91\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~91feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1316_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~91_q\);

-- Location: LCCOMB_X59_Y49_N24
\memory_unit|rw_96x8_sync_u|RAM~1055\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1055_combout\ = (\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|ram_address[5]~0_combout\) # ((\memory_unit|rw_96x8_sync_u|RAM~91_q\)))) # (!\memory_unit|ram_address[0]~3_combout\ & 
-- (!\memory_unit|ram_address[5]~0_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~83_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[0]~3_combout\,
	datab => \memory_unit|ram_address[5]~0_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~83_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~91_q\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1055_combout\);

-- Location: LCCOMB_X58_Y50_N8
\memory_unit|rw_96x8_sync_u|RAM~1056\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1056_combout\ = (\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1055_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~347_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1055_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~339_q\)))) # (!\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1055_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~339_q\,
	datab => \memory_unit|ram_address[5]~0_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~347_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1055_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1056_combout\);

-- Location: LCCOMB_X57_Y50_N10
\memory_unit|rw_96x8_sync_u|RAM~1057\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1057_combout\ = (\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1054_combout\) # ((\memory_unit|ram_address[4]~2_combout\)))) # (!\memory_unit|ram_address[1]~1_combout\ & 
-- (((\memory_unit|rw_96x8_sync_u|RAM~1056_combout\ & !\memory_unit|ram_address[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~1054_combout\,
	datab => \memory_unit|ram_address[1]~1_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~1056_combout\,
	datad => \memory_unit|ram_address[4]~2_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1057_combout\);

-- Location: LCCOMB_X57_Y50_N4
\memory_unit|rw_96x8_sync_u|RAM~1060\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1060_combout\ = (\memory_unit|ram_address[4]~2_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1057_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~1059_combout\)) # (!\memory_unit|rw_96x8_sync_u|RAM~1057_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~1052_combout\))))) # (!\memory_unit|ram_address[4]~2_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1057_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[4]~2_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~1059_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~1052_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1057_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1060_combout\);

-- Location: LCCOMB_X57_Y52_N6
\memory_unit|rw_96x8_sync_u|RAM~443feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~443feeder_combout\ = \cpu_u|data_path_u|BUS1[3]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~443feeder_combout\);

-- Location: FF_X57_Y52_N7
\memory_unit|rw_96x8_sync_u|RAM~443\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~443feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1331_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~443_q\);

-- Location: FF_X54_Y53_N31
\memory_unit|rw_96x8_sync_u|RAM~459\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1344_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~459_q\);

-- Location: FF_X54_Y52_N1
\memory_unit|rw_96x8_sync_u|RAM~187\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1329_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~187_q\);

-- Location: LCCOMB_X54_Y52_N0
\memory_unit|rw_96x8_sync_u|RAM~1068\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1068_combout\ = (\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|ram_address[1]~1_combout\)))) # (!\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|ram_address[1]~1_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~203_q\)) # (!\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~187_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~203_q\,
	datab => \memory_unit|ram_address[5]~0_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~187_q\,
	datad => \memory_unit|ram_address[1]~1_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1068_combout\);

-- Location: LCCOMB_X54_Y53_N30
\memory_unit|rw_96x8_sync_u|RAM~1069\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1069_combout\ = (\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1068_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~459_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1068_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~443_q\)))) # (!\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1068_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[5]~0_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~443_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~459_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1068_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1069_combout\);

-- Location: LCCOMB_X56_Y52_N18
\memory_unit|rw_96x8_sync_u|RAM~451feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~451feeder_combout\ = \cpu_u|data_path_u|BUS1[3]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~451feeder_combout\);

-- Location: FF_X56_Y52_N19
\memory_unit|rw_96x8_sync_u|RAM~451\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~451feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1341_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~451_q\);

-- Location: FF_X55_Y52_N25
\memory_unit|rw_96x8_sync_u|RAM~435\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1328_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~435_q\);

-- Location: LCCOMB_X56_Y52_N28
\memory_unit|rw_96x8_sync_u|RAM~195feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~195feeder_combout\ = \cpu_u|data_path_u|BUS1[3]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~195feeder_combout\);

-- Location: FF_X56_Y52_N29
\memory_unit|rw_96x8_sync_u|RAM~195\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~195feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~195_q\);

-- Location: FF_X55_Y52_N7
\memory_unit|rw_96x8_sync_u|RAM~179\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1330_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~179_q\);

-- Location: LCCOMB_X55_Y52_N6
\memory_unit|rw_96x8_sync_u|RAM~1061\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1061_combout\ = (\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|ram_address[1]~1_combout\)))) # (!\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|ram_address[1]~1_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~195_q\)) # (!\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~179_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[5]~0_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~195_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~179_q\,
	datad => \memory_unit|ram_address[1]~1_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1061_combout\);

-- Location: LCCOMB_X55_Y52_N24
\memory_unit|rw_96x8_sync_u|RAM~1062\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1062_combout\ = (\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1061_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~451_q\)) # (!\memory_unit|rw_96x8_sync_u|RAM~1061_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~435_q\))))) # (!\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1061_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[5]~0_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~451_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~435_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1061_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1062_combout\);

-- Location: LCCOMB_X53_Y53_N4
\memory_unit|rw_96x8_sync_u|RAM~315feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~315feeder_combout\ = \cpu_u|data_path_u|BUS1[3]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~315feeder_combout\);

-- Location: FF_X53_Y53_N5
\memory_unit|rw_96x8_sync_u|RAM~315\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~315feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1340_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~315_q\);

-- Location: FF_X57_Y52_N1
\memory_unit|rw_96x8_sync_u|RAM~59\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1338_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~59_q\);

-- Location: LCCOMB_X55_Y53_N28
\memory_unit|rw_96x8_sync_u|RAM~75feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~75feeder_combout\ = \cpu_u|data_path_u|BUS1[3]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~75feeder_combout\);

-- Location: FF_X55_Y53_N29
\memory_unit|rw_96x8_sync_u|RAM~75\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~75feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1334_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~75_q\);

-- Location: LCCOMB_X57_Y52_N0
\memory_unit|rw_96x8_sync_u|RAM~1063\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1063_combout\ = (\memory_unit|ram_address[5]~0_combout\ & (\memory_unit|ram_address[1]~1_combout\)) # (!\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|ram_address[1]~1_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~75_q\))) # (!\memory_unit|ram_address[1]~1_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~59_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[5]~0_combout\,
	datab => \memory_unit|ram_address[1]~1_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~59_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~75_q\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1063_combout\);

-- Location: LCCOMB_X57_Y53_N6
\memory_unit|rw_96x8_sync_u|RAM~1064\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1064_combout\ = (\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1063_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~331_q\)) # (!\memory_unit|rw_96x8_sync_u|RAM~1063_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~315_q\))))) # (!\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1063_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~331_q\,
	datab => \memory_unit|ram_address[5]~0_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~315_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1063_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1064_combout\);

-- Location: FF_X59_Y53_N7
\memory_unit|rw_96x8_sync_u|RAM~323\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1333_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~323_q\);

-- Location: LCCOMB_X57_Y53_N16
\memory_unit|rw_96x8_sync_u|RAM~67feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~67feeder_combout\ = \cpu_u|data_path_u|BUS1[3]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~67feeder_combout\);

-- Location: FF_X57_Y53_N17
\memory_unit|rw_96x8_sync_u|RAM~67\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~67feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1335_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~67_q\);

-- Location: FF_X57_Y49_N9
\memory_unit|rw_96x8_sync_u|RAM~51\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1339_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~51_q\);

-- Location: LCCOMB_X57_Y49_N8
\memory_unit|rw_96x8_sync_u|RAM~1065\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1065_combout\ = (\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|ram_address[1]~1_combout\)))) # (!\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|ram_address[1]~1_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~67_q\)) # (!\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~51_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[5]~0_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~67_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~51_q\,
	datad => \memory_unit|ram_address[1]~1_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1065_combout\);

-- Location: LCCOMB_X59_Y53_N6
\memory_unit|rw_96x8_sync_u|RAM~1066\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1066_combout\ = (\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1065_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~323_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1065_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~307_q\)))) # (!\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1065_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~307_q\,
	datab => \memory_unit|ram_address[5]~0_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~323_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1065_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1066_combout\);

-- Location: LCCOMB_X58_Y50_N22
\memory_unit|rw_96x8_sync_u|RAM~1067\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1067_combout\ = (\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|ram_address[4]~2_combout\) # ((\memory_unit|rw_96x8_sync_u|RAM~1064_combout\)))) # (!\memory_unit|ram_address[0]~3_combout\ & 
-- (!\memory_unit|ram_address[4]~2_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1066_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[0]~3_combout\,
	datab => \memory_unit|ram_address[4]~2_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~1064_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1066_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1067_combout\);

-- Location: LCCOMB_X57_Y50_N14
\memory_unit|rw_96x8_sync_u|RAM~1070\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1070_combout\ = (\memory_unit|ram_address[4]~2_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1067_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~1069_combout\)) # (!\memory_unit|rw_96x8_sync_u|RAM~1067_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~1062_combout\))))) # (!\memory_unit|ram_address[4]~2_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1067_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[4]~2_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~1069_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~1062_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1067_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1070_combout\);

-- Location: FF_X56_Y50_N1
\memory_unit|rw_96x8_sync_u|RAM~163\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~163_q\);

-- Location: LCCOMB_X55_Y51_N18
\memory_unit|rw_96x8_sync_u|RAM~291feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~291feeder_combout\ = \cpu_u|data_path_u|BUS1[3]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~291feeder_combout\);

-- Location: FF_X55_Y51_N19
\memory_unit|rw_96x8_sync_u|RAM~291\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~291feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~291_q\);

-- Location: FF_X56_Y51_N27
\memory_unit|rw_96x8_sync_u|RAM~35\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~35_q\);

-- Location: LCCOMB_X56_Y51_N26
\memory_unit|rw_96x8_sync_u|RAM~1071\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1071_combout\ = (\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~291_q\) # ((\memory_unit|ram_address[4]~2_combout\)))) # (!\memory_unit|ram_address[5]~0_combout\ & 
-- (((\memory_unit|rw_96x8_sync_u|RAM~35_q\ & !\memory_unit|ram_address[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[5]~0_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~291_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~35_q\,
	datad => \memory_unit|ram_address[4]~2_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1071_combout\);

-- Location: LCCOMB_X56_Y50_N0
\memory_unit|rw_96x8_sync_u|RAM~1072\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1072_combout\ = (\memory_unit|ram_address[4]~2_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1071_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~419_q\)) # (!\memory_unit|rw_96x8_sync_u|RAM~1071_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~163_q\))))) # (!\memory_unit|ram_address[4]~2_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1071_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~419_q\,
	datab => \memory_unit|ram_address[4]~2_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~163_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1071_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1072_combout\);

-- Location: FF_X58_Y47_N25
\memory_unit|rw_96x8_sync_u|RAM~147\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1348_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~147_q\);

-- Location: FF_X58_Y47_N27
\memory_unit|rw_96x8_sync_u|RAM~403\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1346_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~403_q\);

-- Location: FF_X59_Y47_N17
\memory_unit|rw_96x8_sync_u|RAM~19\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~19_q\);

-- Location: LCCOMB_X59_Y47_N16
\memory_unit|rw_96x8_sync_u|RAM~1075\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1075_combout\ = (\memory_unit|ram_address[4]~2_combout\ & (((\memory_unit|ram_address[5]~0_combout\)))) # (!\memory_unit|ram_address[4]~2_combout\ & ((\memory_unit|ram_address[5]~0_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~275_q\)) # (!\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~19_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~275_q\,
	datab => \memory_unit|ram_address[4]~2_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~19_q\,
	datad => \memory_unit|ram_address[5]~0_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1075_combout\);

-- Location: LCCOMB_X58_Y47_N26
\memory_unit|rw_96x8_sync_u|RAM~1076\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1076_combout\ = (\memory_unit|ram_address[4]~2_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1075_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~403_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1075_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~147_q\)))) # (!\memory_unit|ram_address[4]~2_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1075_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[4]~2_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~147_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~403_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1075_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1076_combout\);

-- Location: LCCOMB_X56_Y49_N8
\memory_unit|rw_96x8_sync_u|RAM~155feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~155feeder_combout\ = \cpu_u|data_path_u|BUS1[3]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~155feeder_combout\);

-- Location: FF_X56_Y49_N9
\memory_unit|rw_96x8_sync_u|RAM~155\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~155feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~155_q\);

-- Location: FF_X56_Y49_N23
\memory_unit|rw_96x8_sync_u|RAM~411\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~411_q\);

-- Location: FF_X57_Y51_N19
\memory_unit|rw_96x8_sync_u|RAM~27\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~27_q\);

-- Location: LCCOMB_X57_Y51_N18
\memory_unit|rw_96x8_sync_u|RAM~1073\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1073_combout\ = (\memory_unit|ram_address[4]~2_combout\ & (((\memory_unit|ram_address[5]~0_combout\)))) # (!\memory_unit|ram_address[4]~2_combout\ & ((\memory_unit|ram_address[5]~0_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~283_q\)) # (!\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~27_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~283_q\,
	datab => \memory_unit|ram_address[4]~2_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~27_q\,
	datad => \memory_unit|ram_address[5]~0_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1073_combout\);

-- Location: LCCOMB_X56_Y49_N22
\memory_unit|rw_96x8_sync_u|RAM~1074\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1074_combout\ = (\memory_unit|ram_address[4]~2_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1073_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~411_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1073_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~155_q\)))) # (!\memory_unit|ram_address[4]~2_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1073_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[4]~2_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~155_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~411_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1073_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1074_combout\);

-- Location: LCCOMB_X58_Y47_N28
\memory_unit|rw_96x8_sync_u|RAM~1077\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1077_combout\ = (\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|ram_address[1]~1_combout\) # ((\memory_unit|rw_96x8_sync_u|RAM~1074_combout\)))) # (!\memory_unit|ram_address[0]~3_combout\ & 
-- (!\memory_unit|ram_address[1]~1_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~1076_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[0]~3_combout\,
	datab => \memory_unit|ram_address[1]~1_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~1076_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1074_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1077_combout\);

-- Location: LCCOMB_X57_Y50_N16
\memory_unit|rw_96x8_sync_u|RAM~1080\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1080_combout\ = (\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1077_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~1079_combout\)) # (!\memory_unit|rw_96x8_sync_u|RAM~1077_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~1072_combout\))))) # (!\memory_unit|ram_address[1]~1_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1077_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~1079_combout\,
	datab => \memory_unit|ram_address[1]~1_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~1072_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1077_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1080_combout\);

-- Location: LCCOMB_X57_Y50_N30
\memory_unit|rw_96x8_sync_u|RAM~1081\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1081_combout\ = (\memory_unit|ram_address[2]~5_combout\ & ((\memory_unit|ram_address[3]~4_combout\) # ((\memory_unit|rw_96x8_sync_u|RAM~1070_combout\)))) # (!\memory_unit|ram_address[2]~5_combout\ & 
-- (!\memory_unit|ram_address[3]~4_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1080_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[2]~5_combout\,
	datab => \memory_unit|ram_address[3]~4_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~1070_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1080_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1081_combout\);

-- Location: LCCOMB_X63_Y50_N0
\memory_unit|rw_96x8_sync_u|RAM~507feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~507feeder_combout\ = \cpu_u|data_path_u|BUS1[3]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~507feeder_combout\);

-- Location: FF_X63_Y50_N1
\memory_unit|rw_96x8_sync_u|RAM~507\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~507feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~507_q\);

-- Location: FF_X63_Y50_N3
\memory_unit|rw_96x8_sync_u|RAM~251\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~251_q\);

-- Location: LCCOMB_X63_Y50_N2
\memory_unit|rw_96x8_sync_u|RAM~1083\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1083_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~1082_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~507_q\) # ((!\memory_unit|ram_address[4]~2_combout\)))) # (!\memory_unit|rw_96x8_sync_u|RAM~1082_combout\ & 
-- (((\memory_unit|rw_96x8_sync_u|RAM~251_q\ & \memory_unit|ram_address[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~1082_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~507_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~251_q\,
	datad => \memory_unit|ram_address[4]~2_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1083_combout\);

-- Location: FF_X63_Y49_N1
\memory_unit|rw_96x8_sync_u|RAM~523\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~523_q\);

-- Location: FF_X62_Y52_N13
\memory_unit|rw_96x8_sync_u|RAM~139\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1370_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~139_q\);

-- Location: LCCOMB_X62_Y52_N12
\memory_unit|rw_96x8_sync_u|RAM~1089\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1089_combout\ = (\memory_unit|ram_address[4]~2_combout\ & (((\memory_unit|ram_address[5]~0_combout\)))) # (!\memory_unit|ram_address[4]~2_combout\ & ((\memory_unit|ram_address[5]~0_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~395_q\)) # (!\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~139_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~395_q\,
	datab => \memory_unit|ram_address[4]~2_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~139_q\,
	datad => \memory_unit|ram_address[5]~0_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1089_combout\);

-- Location: LCCOMB_X63_Y49_N0
\memory_unit|rw_96x8_sync_u|RAM~1090\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1090_combout\ = (\memory_unit|ram_address[4]~2_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1089_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~523_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1089_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~267_q\)))) # (!\memory_unit|ram_address[4]~2_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1089_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~267_q\,
	datab => \memory_unit|ram_address[4]~2_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~523_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1089_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1090_combout\);

-- Location: FF_X62_Y49_N1
\memory_unit|rw_96x8_sync_u|RAM~515\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~515_q\);

-- Location: LCCOMB_X61_Y52_N8
\memory_unit|rw_96x8_sync_u|RAM~387feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~387feeder_combout\ = \cpu_u|data_path_u|BUS1[3]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~387feeder_combout\);

-- Location: FF_X61_Y52_N9
\memory_unit|rw_96x8_sync_u|RAM~387\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~387feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~387_q\);

-- Location: FF_X61_Y52_N3
\memory_unit|rw_96x8_sync_u|RAM~131\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~131_q\);

-- Location: LCCOMB_X61_Y52_N2
\memory_unit|rw_96x8_sync_u|RAM~1084\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1084_combout\ = (\memory_unit|ram_address[4]~2_combout\ & (((\memory_unit|ram_address[5]~0_combout\)))) # (!\memory_unit|ram_address[4]~2_combout\ & ((\memory_unit|ram_address[5]~0_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~387_q\)) # (!\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~131_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[4]~2_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~387_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~131_q\,
	datad => \memory_unit|ram_address[5]~0_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1084_combout\);

-- Location: LCCOMB_X62_Y49_N0
\memory_unit|rw_96x8_sync_u|RAM~1085\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1085_combout\ = (\memory_unit|ram_address[4]~2_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1084_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~515_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1084_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~259_q\)))) # (!\memory_unit|ram_address[4]~2_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1084_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~259_q\,
	datab => \memory_unit|ram_address[4]~2_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~515_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1084_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1085_combout\);

-- Location: FF_X63_Y48_N19
\memory_unit|rw_96x8_sync_u|RAM~499\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1364_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~499_q\);

-- Location: LCCOMB_X62_Y48_N0
\memory_unit|rw_96x8_sync_u|RAM~371feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~371feeder_combout\ = \cpu_u|data_path_u|BUS1[3]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~371feeder_combout\);

-- Location: FF_X62_Y48_N1
\memory_unit|rw_96x8_sync_u|RAM~371\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~371feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~371_q\);

-- Location: FF_X62_Y48_N11
\memory_unit|rw_96x8_sync_u|RAM~115\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~115_q\);

-- Location: LCCOMB_X62_Y48_N10
\memory_unit|rw_96x8_sync_u|RAM~1086\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1086_combout\ = (\memory_unit|ram_address[4]~2_combout\ & (((\memory_unit|ram_address[5]~0_combout\)))) # (!\memory_unit|ram_address[4]~2_combout\ & ((\memory_unit|ram_address[5]~0_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~371_q\)) # (!\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~115_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[4]~2_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~371_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~115_q\,
	datad => \memory_unit|ram_address[5]~0_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1086_combout\);

-- Location: LCCOMB_X63_Y48_N18
\memory_unit|rw_96x8_sync_u|RAM~1087\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1087_combout\ = (\memory_unit|ram_address[4]~2_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1086_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~499_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1086_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~243_q\)))) # (!\memory_unit|ram_address[4]~2_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1086_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~243_q\,
	datab => \memory_unit|ram_address[4]~2_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~499_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1086_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1087_combout\);

-- Location: LCCOMB_X59_Y50_N24
\memory_unit|rw_96x8_sync_u|RAM~1088\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1088_combout\ = (\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|ram_address[0]~3_combout\) # ((\memory_unit|rw_96x8_sync_u|RAM~1085_combout\)))) # (!\memory_unit|ram_address[1]~1_combout\ & 
-- (!\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1087_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[1]~1_combout\,
	datab => \memory_unit|ram_address[0]~3_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~1085_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1087_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1088_combout\);

-- Location: LCCOMB_X58_Y50_N16
\memory_unit|rw_96x8_sync_u|RAM~1091\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1091_combout\ = (\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1088_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1090_combout\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1088_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~1083_combout\)))) # (!\memory_unit|ram_address[0]~3_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1088_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[0]~3_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~1083_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~1090_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1088_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1091_combout\);

-- Location: LCCOMB_X57_Y50_N24
\memory_unit|rw_96x8_sync_u|RAM~1092\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1092_combout\ = (\memory_unit|ram_address[3]~4_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1081_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~1091_combout\))) # (!\memory_unit|rw_96x8_sync_u|RAM~1081_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~1060_combout\)))) # (!\memory_unit|ram_address[3]~4_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~1081_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[3]~4_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~1060_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~1081_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1091_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1092_combout\);

-- Location: LCCOMB_X57_Y50_N26
\memory_unit|rw_96x8_sync_u|RAM~1113\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1113_combout\ = (\memory_unit|Equal0~0_combout\ & (!\memory_unit|ram_address[5]~0_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~1421_combout\))) # (!\memory_unit|Equal0~0_combout\ & 
-- (((\memory_unit|rw_96x8_sync_u|RAM~1092_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|Equal0~0_combout\,
	datab => \memory_unit|ram_address[5]~0_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~1421_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~1092_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1113_combout\);

-- Location: IOIBUF_X42_Y0_N15
\port_in_15[3]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_15(3),
	o => \port_in_15[3]~input_o\);

-- Location: IOIBUF_X19_Y0_N22
\port_in_07[3]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_07(3),
	o => \port_in_07[3]~input_o\);

-- Location: LCCOMB_X49_Y4_N2
\cpu_u|data_path_u|BUS2[3]~69\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[3]~69_combout\ = (\cpu_u|data_path_u|MAR\(3) & (((\cpu_u|data_path_u|MAR\(2))))) # (!\cpu_u|data_path_u|MAR\(3) & ((\cpu_u|data_path_u|MAR\(2) & ((\port_in_07[3]~input_o\))) # (!\cpu_u|data_path_u|MAR\(2) & 
-- (\port_in_03[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_03[3]~input_o\,
	datab => \port_in_07[3]~input_o\,
	datac => \cpu_u|data_path_u|MAR\(3),
	datad => \cpu_u|data_path_u|MAR\(2),
	combout => \cpu_u|data_path_u|BUS2[3]~69_combout\);

-- Location: LCCOMB_X49_Y4_N4
\cpu_u|data_path_u|BUS2[3]~70\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[3]~70_combout\ = (\cpu_u|data_path_u|MAR\(3) & ((\cpu_u|data_path_u|BUS2[3]~69_combout\ & ((\port_in_15[3]~input_o\))) # (!\cpu_u|data_path_u|BUS2[3]~69_combout\ & (\port_in_11[3]~input_o\)))) # (!\cpu_u|data_path_u|MAR\(3) & 
-- (((\cpu_u|data_path_u|BUS2[3]~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_11[3]~input_o\,
	datab => \port_in_15[3]~input_o\,
	datac => \cpu_u|data_path_u|MAR\(3),
	datad => \cpu_u|data_path_u|BUS2[3]~69_combout\,
	combout => \cpu_u|data_path_u|BUS2[3]~70_combout\);

-- Location: IOIBUF_X19_Y0_N8
\port_in_13[3]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_13(3),
	o => \port_in_13[3]~input_o\);

-- Location: IOIBUF_X22_Y0_N15
\port_in_09[3]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_09(3),
	o => \port_in_09[3]~input_o\);

-- Location: LCCOMB_X49_Y4_N28
\cpu_u|data_path_u|BUS2[3]~62\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[3]~62_combout\ = (\cpu_u|data_path_u|MAR\(3) & (((\port_in_09[3]~input_o\) # (\cpu_u|data_path_u|MAR\(2))))) # (!\cpu_u|data_path_u|MAR\(3) & (\port_in_01[3]~input_o\ & ((!\cpu_u|data_path_u|MAR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_01[3]~input_o\,
	datab => \port_in_09[3]~input_o\,
	datac => \cpu_u|data_path_u|MAR\(3),
	datad => \cpu_u|data_path_u|MAR\(2),
	combout => \cpu_u|data_path_u|BUS2[3]~62_combout\);

-- Location: LCCOMB_X49_Y4_N30
\cpu_u|data_path_u|BUS2[3]~63\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[3]~63_combout\ = (\cpu_u|data_path_u|MAR\(2) & ((\cpu_u|data_path_u|BUS2[3]~62_combout\ & ((\port_in_13[3]~input_o\))) # (!\cpu_u|data_path_u|BUS2[3]~62_combout\ & (\port_in_05[3]~input_o\)))) # (!\cpu_u|data_path_u|MAR\(2) & 
-- (((\cpu_u|data_path_u|BUS2[3]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_05[3]~input_o\,
	datab => \port_in_13[3]~input_o\,
	datac => \cpu_u|data_path_u|MAR\(2),
	datad => \cpu_u|data_path_u|BUS2[3]~62_combout\,
	combout => \cpu_u|data_path_u|BUS2[3]~63_combout\);

-- Location: IOIBUF_X15_Y0_N22
\port_in_12[3]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_12(3),
	o => \port_in_12[3]~input_o\);

-- Location: IOIBUF_X26_Y0_N15
\port_in_08[3]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_08(3),
	o => \port_in_08[3]~input_o\);

-- Location: LCCOMB_X49_Y4_N24
\cpu_u|data_path_u|BUS2[3]~66\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[3]~66_combout\ = (\cpu_u|data_path_u|MAR\(3) & (((\port_in_08[3]~input_o\) # (\cpu_u|data_path_u|MAR\(2))))) # (!\cpu_u|data_path_u|MAR\(3) & (\port_in_00[3]~input_o\ & ((!\cpu_u|data_path_u|MAR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_00[3]~input_o\,
	datab => \port_in_08[3]~input_o\,
	datac => \cpu_u|data_path_u|MAR\(3),
	datad => \cpu_u|data_path_u|MAR\(2),
	combout => \cpu_u|data_path_u|BUS2[3]~66_combout\);

-- Location: LCCOMB_X49_Y4_N14
\cpu_u|data_path_u|BUS2[3]~67\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[3]~67_combout\ = (\cpu_u|data_path_u|MAR\(2) & ((\cpu_u|data_path_u|BUS2[3]~66_combout\ & ((\port_in_12[3]~input_o\))) # (!\cpu_u|data_path_u|BUS2[3]~66_combout\ & (\port_in_04[3]~input_o\)))) # (!\cpu_u|data_path_u|MAR\(2) & 
-- (((\cpu_u|data_path_u|BUS2[3]~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_04[3]~input_o\,
	datab => \port_in_12[3]~input_o\,
	datac => \cpu_u|data_path_u|MAR\(2),
	datad => \cpu_u|data_path_u|BUS2[3]~66_combout\,
	combout => \cpu_u|data_path_u|BUS2[3]~67_combout\);

-- Location: IOIBUF_X42_Y0_N1
\port_in_10[3]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_10(3),
	o => \port_in_10[3]~input_o\);

-- Location: IOIBUF_X24_Y0_N1
\port_in_06[3]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_06(3),
	o => \port_in_06[3]~input_o\);

-- Location: LCCOMB_X49_Y4_N12
\cpu_u|data_path_u|BUS2[3]~64\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[3]~64_combout\ = (\cpu_u|data_path_u|MAR\(3) & (((\cpu_u|data_path_u|MAR\(2))))) # (!\cpu_u|data_path_u|MAR\(3) & ((\cpu_u|data_path_u|MAR\(2) & ((\port_in_06[3]~input_o\))) # (!\cpu_u|data_path_u|MAR\(2) & 
-- (\port_in_02[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_02[3]~input_o\,
	datab => \port_in_06[3]~input_o\,
	datac => \cpu_u|data_path_u|MAR\(3),
	datad => \cpu_u|data_path_u|MAR\(2),
	combout => \cpu_u|data_path_u|BUS2[3]~64_combout\);

-- Location: LCCOMB_X49_Y4_N10
\cpu_u|data_path_u|BUS2[3]~65\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[3]~65_combout\ = (\cpu_u|data_path_u|MAR\(3) & ((\cpu_u|data_path_u|BUS2[3]~64_combout\ & (\port_in_14[3]~input_o\)) # (!\cpu_u|data_path_u|BUS2[3]~64_combout\ & ((\port_in_10[3]~input_o\))))) # (!\cpu_u|data_path_u|MAR\(3) & 
-- (((\cpu_u|data_path_u|BUS2[3]~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_14[3]~input_o\,
	datab => \port_in_10[3]~input_o\,
	datac => \cpu_u|data_path_u|MAR\(3),
	datad => \cpu_u|data_path_u|BUS2[3]~64_combout\,
	combout => \cpu_u|data_path_u|BUS2[3]~65_combout\);

-- Location: LCCOMB_X49_Y4_N20
\cpu_u|data_path_u|BUS2[3]~68\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[3]~68_combout\ = (\cpu_u|data_path_u|MAR\(0) & (\cpu_u|data_path_u|MAR\(1))) # (!\cpu_u|data_path_u|MAR\(0) & ((\cpu_u|data_path_u|MAR\(1) & ((\cpu_u|data_path_u|BUS2[3]~65_combout\))) # (!\cpu_u|data_path_u|MAR\(1) & 
-- (\cpu_u|data_path_u|BUS2[3]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|MAR\(0),
	datab => \cpu_u|data_path_u|MAR\(1),
	datac => \cpu_u|data_path_u|BUS2[3]~67_combout\,
	datad => \cpu_u|data_path_u|BUS2[3]~65_combout\,
	combout => \cpu_u|data_path_u|BUS2[3]~68_combout\);

-- Location: LCCOMB_X49_Y4_N26
\cpu_u|data_path_u|BUS2[3]~71\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[3]~71_combout\ = (\cpu_u|data_path_u|MAR\(0) & ((\cpu_u|data_path_u|BUS2[3]~68_combout\ & (\cpu_u|data_path_u|BUS2[3]~70_combout\)) # (!\cpu_u|data_path_u|BUS2[3]~68_combout\ & ((\cpu_u|data_path_u|BUS2[3]~63_combout\))))) # 
-- (!\cpu_u|data_path_u|MAR\(0) & (((\cpu_u|data_path_u|BUS2[3]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|MAR\(0),
	datab => \cpu_u|data_path_u|BUS2[3]~70_combout\,
	datac => \cpu_u|data_path_u|BUS2[3]~63_combout\,
	datad => \cpu_u|data_path_u|BUS2[3]~68_combout\,
	combout => \cpu_u|data_path_u|BUS2[3]~71_combout\);

-- Location: LCCOMB_X54_Y48_N28
\cpu_u|data_path_u|BUS2[3]~74\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[3]~74_combout\ = (\cpu_u|data_path_u|BUS2[7]~13_combout\ & ((\cpu_u|data_path_u|BUS2[3]~73_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~1113_combout\)) # (!\cpu_u|data_path_u|BUS2[3]~73_combout\ & 
-- ((\cpu_u|data_path_u|BUS2[3]~71_combout\))))) # (!\cpu_u|data_path_u|BUS2[7]~13_combout\ & (\cpu_u|data_path_u|BUS2[3]~73_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|BUS2[7]~13_combout\,
	datab => \cpu_u|data_path_u|BUS2[3]~73_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~1113_combout\,
	datad => \cpu_u|data_path_u|BUS2[3]~71_combout\,
	combout => \cpu_u|data_path_u|BUS2[3]~74_combout\);

-- Location: LCCOMB_X54_Y48_N2
\cpu_u|data_path_u|BUS2[3]~75\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[3]~75_combout\ = (\cpu_u|data_path_u|Equal2~2_combout\ & ((\cpu_u|data_path_u|BUS2[3]~74_combout\))) # (!\cpu_u|data_path_u|Equal2~2_combout\ & (\cpu_u|data_path_u|ALU_unit|Add2~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|Equal2~2_combout\,
	datac => \cpu_u|data_path_u|ALU_unit|Add2~42_combout\,
	datad => \cpu_u|data_path_u|BUS2[3]~74_combout\,
	combout => \cpu_u|data_path_u|BUS2[3]~75_combout\);

-- Location: FF_X54_Y48_N3
\cpu_u|data_path_u|IR_Reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \cpu_u|data_path_u|BUS2[3]~75_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \cpu_u|control_unit_module|current_state.S_FETCH_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu_u|data_path_u|IR_Reg\(3));

-- Location: LCCOMB_X54_Y51_N22
\cpu_u|control_unit_module|ALU_Sel[2]~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|control_unit_module|ALU_Sel[2]~9_combout\ = (!\cpu_u|data_path_u|IR_Reg\(5) & !\cpu_u|data_path_u|IR_Reg\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|IR_Reg\(5),
	datad => \cpu_u|data_path_u|IR_Reg\(7),
	combout => \cpu_u|control_unit_module|ALU_Sel[2]~9_combout\);

-- Location: LCCOMB_X54_Y51_N18
\cpu_u|control_unit_module|ALU_Sel[2]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|control_unit_module|ALU_Sel[2]~6_combout\ = (\cpu_u|data_path_u|IR_Reg\(6) & (!\cpu_u|data_path_u|IR_Reg\(4) & (\cpu_u|control_unit_module|ALU_Sel[2]~9_combout\ & !\cpu_u|data_path_u|IR_Reg\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|IR_Reg\(6),
	datab => \cpu_u|data_path_u|IR_Reg\(4),
	datac => \cpu_u|control_unit_module|ALU_Sel[2]~9_combout\,
	datad => \cpu_u|data_path_u|IR_Reg\(1),
	combout => \cpu_u|control_unit_module|ALU_Sel[2]~6_combout\);

-- Location: LCCOMB_X54_Y51_N16
\cpu_u|control_unit_module|ALU_Sel[2]~24\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|control_unit_module|ALU_Sel[2]~24_combout\ = (!\cpu_u|data_path_u|IR_Reg\(2) & (\cpu_u|data_path_u|IR_Reg\(3) & (\cpu_u|control_unit_module|current_state.S_DATA_MAN_4~q\ & \cpu_u|control_unit_module|ALU_Sel[2]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|IR_Reg\(2),
	datab => \cpu_u|data_path_u|IR_Reg\(3),
	datac => \cpu_u|control_unit_module|current_state.S_DATA_MAN_4~q\,
	datad => \cpu_u|control_unit_module|ALU_Sel[2]~6_combout\,
	combout => \cpu_u|control_unit_module|ALU_Sel[2]~24_combout\);

-- Location: LCCOMB_X55_Y50_N14
\cpu_u|data_path_u|ALU_unit|Add2~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Add2~8_combout\ = (\cpu_u|data_path_u|ALU_unit|Add2~6_combout\ & ((\cpu_u|control_unit_module|ALU_Sel[2]~24_combout\) # ((\cpu_u|data_path_u|ALU_unit|Mux8~0_combout\ & \cpu_u|data_path_u|ALU_unit|Add3~0_combout\)))) # 
-- (!\cpu_u|data_path_u|ALU_unit|Add2~6_combout\ & (((\cpu_u|data_path_u|ALU_unit|Mux8~0_combout\ & \cpu_u|data_path_u|ALU_unit|Add3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|ALU_unit|Add2~6_combout\,
	datab => \cpu_u|control_unit_module|ALU_Sel[2]~24_combout\,
	datac => \cpu_u|data_path_u|ALU_unit|Mux8~0_combout\,
	datad => \cpu_u|data_path_u|ALU_unit|Add3~0_combout\,
	combout => \cpu_u|data_path_u|ALU_unit|Add2~8_combout\);

-- Location: LCCOMB_X52_Y50_N8
\cpu_u|data_path_u|ALU_unit|Add2~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Add2~10_combout\ = (\cpu_u|data_path_u|B_Reg\(0) & ((\cpu_u|data_path_u|ALU_unit|Mux8~3_combout\) # ((\cpu_u|data_path_u|BUS1[0]~1_combout\ & \cpu_u|data_path_u|ALU_unit|Mux8~1_combout\)))) # (!\cpu_u|data_path_u|B_Reg\(0) & 
-- (\cpu_u|data_path_u|ALU_unit|Mux8~3_combout\ & ((\cpu_u|data_path_u|BUS1[0]~1_combout\) # (!\cpu_u|data_path_u|ALU_unit|Mux8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|B_Reg\(0),
	datab => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	datac => \cpu_u|data_path_u|ALU_unit|Mux8~1_combout\,
	datad => \cpu_u|data_path_u|ALU_unit|Mux8~3_combout\,
	combout => \cpu_u|data_path_u|ALU_unit|Add2~10_combout\);

-- Location: LCCOMB_X52_Y50_N2
\cpu_u|data_path_u|ALU_unit|Add2~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Add2~11_combout\ = (\cpu_u|data_path_u|ALU_unit|Mux8~1_combout\ & (((\cpu_u|data_path_u|ALU_unit|Add2~10_combout\)))) # (!\cpu_u|data_path_u|ALU_unit|Mux8~1_combout\ & ((\cpu_u|data_path_u|ALU_unit|Add2~10_combout\ & 
-- (\cpu_u|data_path_u|ALU_unit|Add1~0_combout\)) # (!\cpu_u|data_path_u|ALU_unit|Add2~10_combout\ & ((\cpu_u|data_path_u|ALU_unit|Add0~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|ALU_unit|Add1~0_combout\,
	datab => \cpu_u|data_path_u|ALU_unit|Mux8~1_combout\,
	datac => \cpu_u|data_path_u|ALU_unit|Add2~10_combout\,
	datad => \cpu_u|data_path_u|ALU_unit|Add0~0_combout\,
	combout => \cpu_u|data_path_u|ALU_unit|Add2~11_combout\);

-- Location: LCCOMB_X54_Y48_N4
\cpu_u|data_path_u|ALU_unit|Add2~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Add2~12_combout\ = (\cpu_u|data_path_u|ALU_unit|Add2~8_combout\) # ((\cpu_u|data_path_u|ALU_unit|Add2~9_combout\ & \cpu_u|data_path_u|ALU_unit|Add2~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|ALU_unit|Add2~9_combout\,
	datac => \cpu_u|data_path_u|ALU_unit|Add2~8_combout\,
	datad => \cpu_u|data_path_u|ALU_unit|Add2~11_combout\,
	combout => \cpu_u|data_path_u|ALU_unit|Add2~12_combout\);

-- Location: LCCOMB_X53_Y47_N8
\cpu_u|data_path_u|BUS2[0]~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[0]~14_combout\ = (\memory_unit|rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a0~portadataout\ & (\cpu_u|control_unit_module|Selector19~2_combout\ & \cpu_u|control_unit_module|Selector18~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datab => \cpu_u|control_unit_module|Selector19~2_combout\,
	datac => \cpu_u|control_unit_module|Selector18~3_combout\,
	combout => \cpu_u|data_path_u|BUS2[0]~14_combout\);

-- Location: LCCOMB_X53_Y47_N18
\cpu_u|data_path_u|BUS2[0]~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[0]~15_combout\ = (\cpu_u|data_path_u|BUS2[7]~10_combout\ & (((\cpu_u|data_path_u|BUS2[7]~12_combout\)))) # (!\cpu_u|data_path_u|BUS2[7]~10_combout\ & ((\cpu_u|data_path_u|BUS2[7]~12_combout\ & 
-- (\cpu_u|data_path_u|BUS1[0]~1_combout\)) # (!\cpu_u|data_path_u|BUS2[7]~12_combout\ & ((\cpu_u|data_path_u|BUS2[0]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|BUS2[7]~10_combout\,
	datab => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	datac => \cpu_u|data_path_u|BUS2[0]~14_combout\,
	datad => \cpu_u|data_path_u|BUS2[7]~12_combout\,
	combout => \cpu_u|data_path_u|BUS2[0]~15_combout\);

-- Location: IOIBUF_X33_Y0_N1
\port_in_15[0]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_15(0),
	o => \port_in_15[0]~input_o\);

-- Location: IOIBUF_X17_Y0_N8
\port_in_07[0]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_07(0),
	o => \port_in_07[0]~input_o\);

-- Location: LCCOMB_X45_Y23_N22
\cpu_u|data_path_u|BUS2[0]~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[0]~7_combout\ = (\cpu_u|data_path_u|MAR\(2) & (((\port_in_07[0]~input_o\) # (\cpu_u|data_path_u|MAR\(3))))) # (!\cpu_u|data_path_u|MAR\(2) & (\port_in_03[0]~input_o\ & ((!\cpu_u|data_path_u|MAR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_03[0]~input_o\,
	datab => \port_in_07[0]~input_o\,
	datac => \cpu_u|data_path_u|MAR\(2),
	datad => \cpu_u|data_path_u|MAR\(3),
	combout => \cpu_u|data_path_u|BUS2[0]~7_combout\);

-- Location: LCCOMB_X45_Y23_N4
\cpu_u|data_path_u|BUS2[0]~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[0]~8_combout\ = (\cpu_u|data_path_u|BUS2[0]~7_combout\ & (((\port_in_15[0]~input_o\) # (!\cpu_u|data_path_u|MAR\(3))))) # (!\cpu_u|data_path_u|BUS2[0]~7_combout\ & (\port_in_11[0]~input_o\ & ((\cpu_u|data_path_u|MAR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_11[0]~input_o\,
	datab => \port_in_15[0]~input_o\,
	datac => \cpu_u|data_path_u|BUS2[0]~7_combout\,
	datad => \cpu_u|data_path_u|MAR\(3),
	combout => \cpu_u|data_path_u|BUS2[0]~8_combout\);

-- Location: IOIBUF_X81_Y26_N1
\port_in_13[0]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_13(0),
	o => \port_in_13[0]~input_o\);

-- Location: IOIBUF_X81_Y26_N8
\port_in_01[0]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_01(0),
	o => \port_in_01[0]~input_o\);

-- Location: LCCOMB_X59_Y26_N0
\cpu_u|data_path_u|BUS2[0]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[0]~0_combout\ = (\cpu_u|data_path_u|MAR\(2) & (((\cpu_u|data_path_u|MAR\(3))))) # (!\cpu_u|data_path_u|MAR\(2) & ((\cpu_u|data_path_u|MAR\(3) & (\port_in_09[0]~input_o\)) # (!\cpu_u|data_path_u|MAR\(3) & 
-- ((\port_in_01[0]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_09[0]~input_o\,
	datab => \port_in_01[0]~input_o\,
	datac => \cpu_u|data_path_u|MAR\(2),
	datad => \cpu_u|data_path_u|MAR\(3),
	combout => \cpu_u|data_path_u|BUS2[0]~0_combout\);

-- Location: LCCOMB_X59_Y26_N22
\cpu_u|data_path_u|BUS2[0]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[0]~1_combout\ = (\cpu_u|data_path_u|MAR\(2) & ((\cpu_u|data_path_u|BUS2[0]~0_combout\ & ((\port_in_13[0]~input_o\))) # (!\cpu_u|data_path_u|BUS2[0]~0_combout\ & (\port_in_05[0]~input_o\)))) # (!\cpu_u|data_path_u|MAR\(2) & 
-- (((\cpu_u|data_path_u|BUS2[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_05[0]~input_o\,
	datab => \port_in_13[0]~input_o\,
	datac => \cpu_u|data_path_u|MAR\(2),
	datad => \cpu_u|data_path_u|BUS2[0]~0_combout\,
	combout => \cpu_u|data_path_u|BUS2[0]~1_combout\);

-- Location: IOIBUF_X40_Y0_N8
\port_in_04[0]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_04(0),
	o => \port_in_04[0]~input_o\);

-- Location: IOIBUF_X15_Y0_N8
\port_in_00[0]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_00(0),
	o => \port_in_00[0]~input_o\);

-- Location: LCCOMB_X45_Y23_N20
\cpu_u|data_path_u|BUS2[0]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[0]~4_combout\ = (\cpu_u|data_path_u|MAR\(2) & (((\cpu_u|data_path_u|MAR\(3))))) # (!\cpu_u|data_path_u|MAR\(2) & ((\cpu_u|data_path_u|MAR\(3) & (\port_in_08[0]~input_o\)) # (!\cpu_u|data_path_u|MAR\(3) & 
-- ((\port_in_00[0]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_08[0]~input_o\,
	datab => \port_in_00[0]~input_o\,
	datac => \cpu_u|data_path_u|MAR\(2),
	datad => \cpu_u|data_path_u|MAR\(3),
	combout => \cpu_u|data_path_u|BUS2[0]~4_combout\);

-- Location: LCCOMB_X45_Y23_N14
\cpu_u|data_path_u|BUS2[0]~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[0]~5_combout\ = (\cpu_u|data_path_u|MAR\(2) & ((\cpu_u|data_path_u|BUS2[0]~4_combout\ & (\port_in_12[0]~input_o\)) # (!\cpu_u|data_path_u|BUS2[0]~4_combout\ & ((\port_in_04[0]~input_o\))))) # (!\cpu_u|data_path_u|MAR\(2) & 
-- (((\cpu_u|data_path_u|BUS2[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_12[0]~input_o\,
	datab => \port_in_04[0]~input_o\,
	datac => \cpu_u|data_path_u|MAR\(2),
	datad => \cpu_u|data_path_u|BUS2[0]~4_combout\,
	combout => \cpu_u|data_path_u|BUS2[0]~5_combout\);

-- Location: IOIBUF_X17_Y0_N1
\port_in_10[0]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_10(0),
	o => \port_in_10[0]~input_o\);

-- Location: IOIBUF_X17_Y0_N15
\port_in_06[0]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_06(0),
	o => \port_in_06[0]~input_o\);

-- Location: LCCOMB_X45_Y23_N28
\cpu_u|data_path_u|BUS2[0]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[0]~2_combout\ = (\cpu_u|data_path_u|MAR\(2) & (((\port_in_06[0]~input_o\) # (\cpu_u|data_path_u|MAR\(3))))) # (!\cpu_u|data_path_u|MAR\(2) & (\port_in_02[0]~input_o\ & ((!\cpu_u|data_path_u|MAR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_02[0]~input_o\,
	datab => \port_in_06[0]~input_o\,
	datac => \cpu_u|data_path_u|MAR\(2),
	datad => \cpu_u|data_path_u|MAR\(3),
	combout => \cpu_u|data_path_u|BUS2[0]~2_combout\);

-- Location: LCCOMB_X45_Y23_N18
\cpu_u|data_path_u|BUS2[0]~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[0]~3_combout\ = (\cpu_u|data_path_u|MAR\(3) & ((\cpu_u|data_path_u|BUS2[0]~2_combout\ & (\port_in_14[0]~input_o\)) # (!\cpu_u|data_path_u|BUS2[0]~2_combout\ & ((\port_in_10[0]~input_o\))))) # (!\cpu_u|data_path_u|MAR\(3) & 
-- (((\cpu_u|data_path_u|BUS2[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_14[0]~input_o\,
	datab => \cpu_u|data_path_u|MAR\(3),
	datac => \port_in_10[0]~input_o\,
	datad => \cpu_u|data_path_u|BUS2[0]~2_combout\,
	combout => \cpu_u|data_path_u|BUS2[0]~3_combout\);

-- Location: LCCOMB_X45_Y23_N12
\cpu_u|data_path_u|BUS2[0]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[0]~6_combout\ = (\cpu_u|data_path_u|MAR\(1) & ((\cpu_u|data_path_u|MAR\(0)) # ((\cpu_u|data_path_u|BUS2[0]~3_combout\)))) # (!\cpu_u|data_path_u|MAR\(1) & (!\cpu_u|data_path_u|MAR\(0) & (\cpu_u|data_path_u|BUS2[0]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|MAR\(1),
	datab => \cpu_u|data_path_u|MAR\(0),
	datac => \cpu_u|data_path_u|BUS2[0]~5_combout\,
	datad => \cpu_u|data_path_u|BUS2[0]~3_combout\,
	combout => \cpu_u|data_path_u|BUS2[0]~6_combout\);

-- Location: LCCOMB_X45_Y23_N26
\cpu_u|data_path_u|BUS2[0]~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[0]~9_combout\ = (\cpu_u|data_path_u|MAR\(0) & ((\cpu_u|data_path_u|BUS2[0]~6_combout\ & (\cpu_u|data_path_u|BUS2[0]~8_combout\)) # (!\cpu_u|data_path_u|BUS2[0]~6_combout\ & ((\cpu_u|data_path_u|BUS2[0]~1_combout\))))) # 
-- (!\cpu_u|data_path_u|MAR\(0) & (((\cpu_u|data_path_u|BUS2[0]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|MAR\(0),
	datab => \cpu_u|data_path_u|BUS2[0]~8_combout\,
	datac => \cpu_u|data_path_u|BUS2[0]~1_combout\,
	datad => \cpu_u|data_path_u|BUS2[0]~6_combout\,
	combout => \cpu_u|data_path_u|BUS2[0]~9_combout\);

-- Location: FF_X61_Y46_N15
\memory_unit|rw_96x8_sync_u|RAM~776\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1400_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~776_q\);

-- Location: LCCOMB_X62_Y46_N12
\memory_unit|rw_96x8_sync_u|RAM~768feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~768feeder_combout\ = \cpu_u|data_path_u|BUS1[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~768feeder_combout\);

-- Location: FF_X62_Y46_N13
\memory_unit|rw_96x8_sync_u|RAM~768\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~768feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1398_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~768_q\);

-- Location: FF_X61_Y46_N13
\memory_unit|rw_96x8_sync_u|RAM~752\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1399_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~752_q\);

-- Location: LCCOMB_X61_Y46_N12
\memory_unit|rw_96x8_sync_u|RAM~849\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~849_combout\ = (\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~768_q\) # ((\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|ram_address[1]~1_combout\ & 
-- (((\memory_unit|rw_96x8_sync_u|RAM~752_q\ & !\memory_unit|ram_address[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[1]~1_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~768_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~752_q\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~849_combout\);

-- Location: LCCOMB_X61_Y46_N14
\memory_unit|rw_96x8_sync_u|RAM~850\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~850_combout\ = (\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~849_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~776_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~849_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~760_q\)))) # (!\memory_unit|ram_address[0]~3_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~849_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~760_q\,
	datab => \memory_unit|ram_address[0]~3_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~776_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~849_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~850_combout\);

-- Location: LCCOMB_X59_Y46_N4
\memory_unit|rw_96x8_sync_u|RAM~672feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~672feeder_combout\ = \cpu_u|data_path_u|BUS1[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~672feeder_combout\);

-- Location: FF_X59_Y46_N5
\memory_unit|rw_96x8_sync_u|RAM~672\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~672feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~672_q\);

-- Location: FF_X56_Y46_N31
\memory_unit|rw_96x8_sync_u|RAM~680\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1396_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~680_q\);

-- Location: FF_X56_Y46_N29
\memory_unit|rw_96x8_sync_u|RAM~656\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1395_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~656_q\);

-- Location: FF_X59_Y45_N1
\memory_unit|rw_96x8_sync_u|RAM~664\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1394_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~664_q\);

-- Location: LCCOMB_X56_Y46_N28
\memory_unit|rw_96x8_sync_u|RAM~846\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~846_combout\ = (\memory_unit|ram_address[1]~1_combout\ & (\memory_unit|ram_address[0]~3_combout\)) # (!\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|ram_address[0]~3_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~664_q\))) # (!\memory_unit|ram_address[0]~3_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~656_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[1]~1_combout\,
	datab => \memory_unit|ram_address[0]~3_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~656_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~664_q\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~846_combout\);

-- Location: LCCOMB_X56_Y46_N30
\memory_unit|rw_96x8_sync_u|RAM~847\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~847_combout\ = (\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~846_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~680_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~846_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~672_q\)))) # (!\memory_unit|ram_address[1]~1_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~846_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[1]~1_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~672_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~680_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~846_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~847_combout\);

-- Location: FF_X54_Y46_N25
\memory_unit|rw_96x8_sync_u|RAM~736\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~736_q\);

-- Location: FF_X55_Y46_N19
\memory_unit|rw_96x8_sync_u|RAM~744\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~744_q\);

-- Location: FF_X54_Y46_N15
\memory_unit|rw_96x8_sync_u|RAM~728\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~728_q\);

-- Location: FF_X55_Y46_N25
\memory_unit|rw_96x8_sync_u|RAM~720\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1391_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~720_q\);

-- Location: LCCOMB_X55_Y46_N24
\memory_unit|rw_96x8_sync_u|RAM~844\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~844_combout\ = (\memory_unit|ram_address[1]~1_combout\ & (((\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|ram_address[0]~3_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~728_q\)) # (!\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~720_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[1]~1_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~728_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~720_q\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~844_combout\);

-- Location: LCCOMB_X55_Y46_N18
\memory_unit|rw_96x8_sync_u|RAM~845\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~845_combout\ = (\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~844_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~744_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~844_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~736_q\)))) # (!\memory_unit|ram_address[1]~1_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~844_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[1]~1_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~736_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~744_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~844_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~845_combout\);

-- Location: LCCOMB_X56_Y46_N16
\memory_unit|rw_96x8_sync_u|RAM~848\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~848_combout\ = (\memory_unit|ram_address[2]~5_combout\ & (\memory_unit|ram_address[3]~4_combout\)) # (!\memory_unit|ram_address[2]~5_combout\ & ((\memory_unit|ram_address[3]~4_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~845_combout\))) # (!\memory_unit|ram_address[3]~4_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~847_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[2]~5_combout\,
	datab => \memory_unit|ram_address[3]~4_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~847_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~845_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~848_combout\);

-- Location: LCCOMB_X56_Y46_N22
\memory_unit|rw_96x8_sync_u|RAM~851\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~851_combout\ = (\memory_unit|ram_address[2]~5_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~848_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~850_combout\))) # (!\memory_unit|rw_96x8_sync_u|RAM~848_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~843_combout\)))) # (!\memory_unit|ram_address[2]~5_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~848_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~843_combout\,
	datab => \memory_unit|ram_address[2]~5_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~850_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~848_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~851_combout\);

-- Location: FF_X53_Y45_N9
\memory_unit|rw_96x8_sync_u|RAM~552\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1412_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~552_q\);

-- Location: LCCOMB_X54_Y45_N20
\memory_unit|rw_96x8_sync_u|RAM~536feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~536feeder_combout\ = \cpu_u|data_path_u|BUS1[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~536feeder_combout\);

-- Location: FF_X54_Y45_N21
\memory_unit|rw_96x8_sync_u|RAM~536\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~536feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1410_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~536_q\);

-- Location: FF_X54_Y45_N3
\memory_unit|rw_96x8_sync_u|RAM~528\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1411_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~528_q\);

-- Location: LCCOMB_X54_Y45_N2
\memory_unit|rw_96x8_sync_u|RAM~856\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~856_combout\ = (\memory_unit|ram_address[1]~1_combout\ & (((\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|ram_address[0]~3_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~536_q\)) # (!\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~528_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[1]~1_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~536_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~528_q\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~856_combout\);

-- Location: LCCOMB_X53_Y45_N8
\memory_unit|rw_96x8_sync_u|RAM~857\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~857_combout\ = (\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~856_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~552_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~856_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~544_q\)))) # (!\memory_unit|ram_address[1]~1_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~856_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~544_q\,
	datab => \memory_unit|ram_address[1]~1_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~552_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~856_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~857_combout\);

-- Location: LCCOMB_X55_Y45_N10
\memory_unit|rw_96x8_sync_u|RAM~568feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~568feeder_combout\ = \cpu_u|data_path_u|BUS1[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~568feeder_combout\);

-- Location: FF_X55_Y45_N11
\memory_unit|rw_96x8_sync_u|RAM~568\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~568feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1405_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~568_q\);

-- Location: FF_X58_Y45_N11
\memory_unit|rw_96x8_sync_u|RAM~584\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1408_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~584_q\);

-- Location: LCCOMB_X59_Y45_N18
\memory_unit|rw_96x8_sync_u|RAM~576feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~576feeder_combout\ = \cpu_u|data_path_u|BUS1[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~576feeder_combout\);

-- Location: FF_X59_Y45_N19
\memory_unit|rw_96x8_sync_u|RAM~576\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~576feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1406_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~576_q\);

-- Location: FF_X58_Y45_N13
\memory_unit|rw_96x8_sync_u|RAM~560\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1407_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~560_q\);

-- Location: LCCOMB_X58_Y45_N12
\memory_unit|rw_96x8_sync_u|RAM~854\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~854_combout\ = (\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~576_q\) # ((\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|ram_address[1]~1_combout\ & 
-- (((\memory_unit|rw_96x8_sync_u|RAM~560_q\ & !\memory_unit|ram_address[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[1]~1_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~576_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~560_q\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~854_combout\);

-- Location: LCCOMB_X58_Y45_N10
\memory_unit|rw_96x8_sync_u|RAM~855\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~855_combout\ = (\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~854_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~584_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~854_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~568_q\)))) # (!\memory_unit|ram_address[0]~3_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~854_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[0]~3_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~568_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~584_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~854_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~855_combout\);

-- Location: LCCOMB_X53_Y45_N14
\memory_unit|rw_96x8_sync_u|RAM~858\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~858_combout\ = (\memory_unit|ram_address[2]~5_combout\ & ((\memory_unit|ram_address[3]~4_combout\) # ((\memory_unit|rw_96x8_sync_u|RAM~855_combout\)))) # (!\memory_unit|ram_address[2]~5_combout\ & 
-- (!\memory_unit|ram_address[3]~4_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~857_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[2]~5_combout\,
	datab => \memory_unit|ram_address[3]~4_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~857_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~855_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~858_combout\);

-- Location: FF_X61_Y45_N19
\memory_unit|rw_96x8_sync_u|RAM~648\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1416_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~648_q\);

-- Location: FF_X61_Y45_N1
\memory_unit|rw_96x8_sync_u|RAM~624\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1415_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~624_q\);

-- Location: LCCOMB_X61_Y45_N0
\memory_unit|rw_96x8_sync_u|RAM~859\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~859_combout\ = (\memory_unit|ram_address[0]~3_combout\ & (((\memory_unit|ram_address[1]~1_combout\)))) # (!\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|ram_address[1]~1_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~640_q\)) # (!\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~624_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~640_q\,
	datab => \memory_unit|ram_address[0]~3_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~624_q\,
	datad => \memory_unit|ram_address[1]~1_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~859_combout\);

-- Location: LCCOMB_X61_Y45_N18
\memory_unit|rw_96x8_sync_u|RAM~860\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~860_combout\ = (\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~859_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~648_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~859_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~632_q\)))) # (!\memory_unit|ram_address[0]~3_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~859_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~632_q\,
	datab => \memory_unit|ram_address[0]~3_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~648_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~859_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~860_combout\);

-- Location: LCCOMB_X53_Y45_N24
\memory_unit|rw_96x8_sync_u|RAM~861\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~861_combout\ = (\memory_unit|ram_address[3]~4_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~858_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~860_combout\))) # (!\memory_unit|rw_96x8_sync_u|RAM~858_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~853_combout\)))) # (!\memory_unit|ram_address[3]~4_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~858_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~853_combout\,
	datab => \memory_unit|ram_address[3]~4_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~858_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~860_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~861_combout\);

-- Location: LCCOMB_X53_Y51_N22
\memory_unit|rw_96x8_sync_u|RAM~1417\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~1417_combout\ = (\cpu_u|data_path_u|MAR\(7) & ((\cpu_u|data_path_u|MAR\(4) & (\memory_unit|rw_96x8_sync_u|RAM~851_combout\)) # (!\cpu_u|data_path_u|MAR\(4) & ((\memory_unit|rw_96x8_sync_u|RAM~861_combout\))))) # 
-- (!\cpu_u|data_path_u|MAR\(7) & (((\memory_unit|rw_96x8_sync_u|RAM~861_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|MAR\(7),
	datab => \cpu_u|data_path_u|MAR\(4),
	datac => \memory_unit|rw_96x8_sync_u|RAM~851_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~861_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~1417_combout\);

-- Location: LCCOMB_X56_Y52_N0
\memory_unit|rw_96x8_sync_u|RAM~448feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~448feeder_combout\ = \cpu_u|data_path_u|BUS1[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~448feeder_combout\);

-- Location: FF_X56_Y52_N1
\memory_unit|rw_96x8_sync_u|RAM~448\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~448feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1341_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~448_q\);

-- Location: FF_X54_Y53_N3
\memory_unit|rw_96x8_sync_u|RAM~456\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1344_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~456_q\);

-- Location: LCCOMB_X54_Y53_N28
\memory_unit|rw_96x8_sync_u|RAM~200feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~200feeder_combout\ = \cpu_u|data_path_u|BUS1[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~200feeder_combout\);

-- Location: FF_X54_Y53_N29
\memory_unit|rw_96x8_sync_u|RAM~200\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~200feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1342_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~200_q\);

-- Location: FF_X57_Y53_N11
\memory_unit|rw_96x8_sync_u|RAM~192\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~192_q\);

-- Location: LCCOMB_X57_Y53_N10
\memory_unit|rw_96x8_sync_u|RAM~817\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~817_combout\ = (\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|ram_address[0]~3_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~200_q\)) # (!\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~192_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[5]~0_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~200_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~192_q\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~817_combout\);

-- Location: LCCOMB_X54_Y53_N2
\memory_unit|rw_96x8_sync_u|RAM~818\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~818_combout\ = (\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~817_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~456_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~817_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~448_q\)))) # (!\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~817_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[5]~0_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~448_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~456_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~817_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~818_combout\);

-- Location: LCCOMB_X56_Y53_N0
\memory_unit|rw_96x8_sync_u|RAM~320feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~320feeder_combout\ = \cpu_u|data_path_u|BUS1[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~320feeder_combout\);

-- Location: FF_X56_Y53_N1
\memory_unit|rw_96x8_sync_u|RAM~320\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~320feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1333_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~320_q\);

-- Location: FF_X56_Y53_N23
\memory_unit|rw_96x8_sync_u|RAM~328\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1336_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~328_q\);

-- Location: LCCOMB_X55_Y53_N24
\memory_unit|rw_96x8_sync_u|RAM~72feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~72feeder_combout\ = \cpu_u|data_path_u|BUS1[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~72feeder_combout\);

-- Location: FF_X55_Y53_N25
\memory_unit|rw_96x8_sync_u|RAM~72\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~72feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1334_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~72_q\);

-- Location: FF_X57_Y53_N29
\memory_unit|rw_96x8_sync_u|RAM~64\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1335_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~64_q\);

-- Location: LCCOMB_X57_Y53_N28
\memory_unit|rw_96x8_sync_u|RAM~812\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~812_combout\ = (\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|ram_address[0]~3_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~72_q\)) # (!\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~64_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[5]~0_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~72_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~64_q\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~812_combout\);

-- Location: LCCOMB_X56_Y53_N22
\memory_unit|rw_96x8_sync_u|RAM~813\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~813_combout\ = (\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~812_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~328_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~812_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~320_q\)))) # (!\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~812_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[5]~0_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~320_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~328_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~812_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~813_combout\);

-- Location: LCCOMB_X53_Y51_N6
\memory_unit|rw_96x8_sync_u|RAM~816\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~816_combout\ = (\memory_unit|ram_address[4]~2_combout\ & (((\memory_unit|ram_address[1]~1_combout\)))) # (!\memory_unit|ram_address[4]~2_combout\ & ((\memory_unit|ram_address[1]~1_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~813_combout\))) # (!\memory_unit|ram_address[1]~1_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~815_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~815_combout\,
	datab => \memory_unit|ram_address[4]~2_combout\,
	datac => \memory_unit|ram_address[1]~1_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~813_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~816_combout\);

-- Location: LCCOMB_X53_Y51_N4
\memory_unit|rw_96x8_sync_u|RAM~819\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~819_combout\ = (\memory_unit|ram_address[4]~2_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~816_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~818_combout\))) # (!\memory_unit|rw_96x8_sync_u|RAM~816_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~811_combout\)))) # (!\memory_unit|ram_address[4]~2_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~816_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~811_combout\,
	datab => \memory_unit|ram_address[4]~2_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~818_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~816_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~819_combout\);

-- Location: FF_X58_Y47_N1
\memory_unit|rw_96x8_sync_u|RAM~400\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1346_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~400_q\);

-- Location: FF_X58_Y47_N3
\memory_unit|rw_96x8_sync_u|RAM~144\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1348_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~144_q\);

-- Location: LCCOMB_X58_Y47_N2
\memory_unit|rw_96x8_sync_u|RAM~820\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~820_combout\ = (\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~160_q\) # ((\memory_unit|ram_address[5]~0_combout\)))) # (!\memory_unit|ram_address[1]~1_combout\ & 
-- (((\memory_unit|rw_96x8_sync_u|RAM~144_q\ & !\memory_unit|ram_address[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~160_q\,
	datab => \memory_unit|ram_address[1]~1_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~144_q\,
	datad => \memory_unit|ram_address[5]~0_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~820_combout\);

-- Location: LCCOMB_X58_Y47_N0
\memory_unit|rw_96x8_sync_u|RAM~821\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~821_combout\ = (\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~820_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~416_q\)) # (!\memory_unit|rw_96x8_sync_u|RAM~820_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~400_q\))))) # (!\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~820_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~416_q\,
	datab => \memory_unit|ram_address[5]~0_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~400_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~820_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~821_combout\);

-- Location: LCCOMB_X56_Y49_N0
\memory_unit|rw_96x8_sync_u|RAM~408feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~408feeder_combout\ = \cpu_u|data_path_u|BUS1[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~408feeder_combout\);

-- Location: FF_X56_Y49_N1
\memory_unit|rw_96x8_sync_u|RAM~408\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~408feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~408_q\);

-- Location: FF_X56_Y50_N27
\memory_unit|rw_96x8_sync_u|RAM~424\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1362_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~424_q\);

-- Location: LCCOMB_X59_Y50_N4
\memory_unit|rw_96x8_sync_u|RAM~168feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~168feeder_combout\ = \cpu_u|data_path_u|BUS1[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~168feeder_combout\);

-- Location: FF_X59_Y50_N5
\memory_unit|rw_96x8_sync_u|RAM~168\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~168feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~168_q\);

-- Location: FF_X56_Y49_N7
\memory_unit|rw_96x8_sync_u|RAM~152\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~152_q\);

-- Location: LCCOMB_X56_Y49_N6
\memory_unit|rw_96x8_sync_u|RAM~827\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~827_combout\ = (\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|ram_address[1]~1_combout\)))) # (!\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|ram_address[1]~1_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~168_q\)) # (!\memory_unit|ram_address[1]~1_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~152_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[5]~0_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~168_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~152_q\,
	datad => \memory_unit|ram_address[1]~1_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~827_combout\);

-- Location: LCCOMB_X56_Y50_N26
\memory_unit|rw_96x8_sync_u|RAM~828\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~828_combout\ = (\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~827_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~424_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~827_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~408_q\)))) # (!\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~827_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[5]~0_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~408_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~424_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~827_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~828_combout\);

-- Location: LCCOMB_X53_Y51_N0
\memory_unit|rw_96x8_sync_u|RAM~829\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~829_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~826_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~828_combout\)) # (!\memory_unit|ram_address[4]~2_combout\))) # (!\memory_unit|rw_96x8_sync_u|RAM~826_combout\ & 
-- (\memory_unit|ram_address[4]~2_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~821_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~826_combout\,
	datab => \memory_unit|ram_address[4]~2_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~821_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~828_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~829_combout\);

-- Location: LCCOMB_X53_Y51_N26
\memory_unit|rw_96x8_sync_u|RAM~830\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~830_combout\ = (\memory_unit|ram_address[2]~5_combout\ & ((\memory_unit|ram_address[3]~4_combout\) # ((\memory_unit|rw_96x8_sync_u|RAM~819_combout\)))) # (!\memory_unit|ram_address[2]~5_combout\ & 
-- (!\memory_unit|ram_address[3]~4_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~829_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[2]~5_combout\,
	datab => \memory_unit|ram_address[3]~4_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~819_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~829_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~830_combout\);

-- Location: LCCOMB_X61_Y51_N28
\memory_unit|rw_96x8_sync_u|RAM~512feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~512feeder_combout\ = \cpu_u|data_path_u|BUS1[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~512feeder_combout\);

-- Location: FF_X61_Y51_N29
\memory_unit|rw_96x8_sync_u|RAM~512\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~512feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~512_q\);

-- Location: FF_X61_Y51_N7
\memory_unit|rw_96x8_sync_u|RAM~520\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~520_q\);

-- Location: FF_X62_Y49_N25
\memory_unit|rw_96x8_sync_u|RAM~256\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~256_q\);

-- Location: LCCOMB_X62_Y49_N24
\memory_unit|rw_96x8_sync_u|RAM~838\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~838_combout\ = (\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|ram_address[0]~3_combout\)))) # (!\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|ram_address[0]~3_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~264_q\)) # (!\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~256_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~264_q\,
	datab => \memory_unit|ram_address[5]~0_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~256_q\,
	datad => \memory_unit|ram_address[0]~3_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~838_combout\);

-- Location: LCCOMB_X61_Y51_N6
\memory_unit|rw_96x8_sync_u|RAM~839\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~839_combout\ = (\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~838_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~520_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~838_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~512_q\)))) # (!\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~838_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[5]~0_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~512_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~520_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~838_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~839_combout\);

-- Location: FF_X61_Y48_N23
\memory_unit|rw_96x8_sync_u|RAM~376\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~376_q\);

-- Location: LCCOMB_X62_Y48_N28
\memory_unit|rw_96x8_sync_u|RAM~368feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~368feeder_combout\ = \cpu_u|data_path_u|BUS1[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~368feeder_combout\);

-- Location: FF_X62_Y48_N29
\memory_unit|rw_96x8_sync_u|RAM~368\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~368feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~368_q\);

-- Location: LCCOMB_X61_Y48_N22
\memory_unit|rw_96x8_sync_u|RAM~836\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~836_combout\ = (\memory_unit|rw_96x8_sync_u|RAM~835_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~376_q\)) # (!\memory_unit|ram_address[5]~0_combout\))) # (!\memory_unit|rw_96x8_sync_u|RAM~835_combout\ & 
-- (\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~368_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~835_combout\,
	datab => \memory_unit|ram_address[5]~0_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~376_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~368_q\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~836_combout\);

-- Location: FF_X61_Y48_N13
\memory_unit|rw_96x8_sync_u|RAM~392\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1372_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~392_q\);

-- Location: LCCOMB_X62_Y52_N0
\memory_unit|rw_96x8_sync_u|RAM~136feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~136feeder_combout\ = \cpu_u|data_path_u|BUS1[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~136feeder_combout\);

-- Location: FF_X62_Y52_N1
\memory_unit|rw_96x8_sync_u|RAM~136\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|rw_96x8_sync_u|RAM~136feeder_combout\,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1370_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~136_q\);

-- Location: FF_X61_Y52_N23
\memory_unit|rw_96x8_sync_u|RAM~128\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	sload => VCC,
	ena => \memory_unit|rw_96x8_sync_u|RAM~1371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|rw_96x8_sync_u|RAM~128_q\);

-- Location: LCCOMB_X61_Y52_N22
\memory_unit|rw_96x8_sync_u|RAM~833\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~833_combout\ = (\memory_unit|ram_address[0]~3_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~136_q\) # ((\memory_unit|ram_address[5]~0_combout\)))) # (!\memory_unit|ram_address[0]~3_combout\ & 
-- (((\memory_unit|rw_96x8_sync_u|RAM~128_q\ & !\memory_unit|ram_address[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[0]~3_combout\,
	datab => \memory_unit|rw_96x8_sync_u|RAM~136_q\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~128_q\,
	datad => \memory_unit|ram_address[5]~0_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~833_combout\);

-- Location: LCCOMB_X61_Y48_N12
\memory_unit|rw_96x8_sync_u|RAM~834\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~834_combout\ = (\memory_unit|ram_address[5]~0_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~833_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~392_q\))) # (!\memory_unit|rw_96x8_sync_u|RAM~833_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~384_q\)))) # (!\memory_unit|ram_address[5]~0_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~833_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~384_q\,
	datab => \memory_unit|ram_address[5]~0_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~392_q\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~833_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~834_combout\);

-- Location: LCCOMB_X61_Y48_N24
\memory_unit|rw_96x8_sync_u|RAM~837\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~837_combout\ = (\memory_unit|ram_address[4]~2_combout\ & (\memory_unit|ram_address[1]~1_combout\)) # (!\memory_unit|ram_address[4]~2_combout\ & ((\memory_unit|ram_address[1]~1_combout\ & 
-- ((\memory_unit|rw_96x8_sync_u|RAM~834_combout\))) # (!\memory_unit|ram_address[1]~1_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~836_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|ram_address[4]~2_combout\,
	datab => \memory_unit|ram_address[1]~1_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~836_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~834_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~837_combout\);

-- Location: LCCOMB_X53_Y51_N28
\memory_unit|rw_96x8_sync_u|RAM~840\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~840_combout\ = (\memory_unit|ram_address[4]~2_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~837_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~839_combout\))) # (!\memory_unit|rw_96x8_sync_u|RAM~837_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~832_combout\)))) # (!\memory_unit|ram_address[4]~2_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~837_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~832_combout\,
	datab => \memory_unit|ram_address[4]~2_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~839_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~837_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~840_combout\);

-- Location: LCCOMB_X53_Y51_N10
\memory_unit|rw_96x8_sync_u|RAM~841\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~841_combout\ = (\memory_unit|ram_address[3]~4_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~830_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~840_combout\))) # (!\memory_unit|rw_96x8_sync_u|RAM~830_combout\ & 
-- (\memory_unit|rw_96x8_sync_u|RAM~809_combout\)))) # (!\memory_unit|ram_address[3]~4_combout\ & (((\memory_unit|rw_96x8_sync_u|RAM~830_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|rw_96x8_sync_u|RAM~809_combout\,
	datab => \memory_unit|ram_address[3]~4_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~830_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~840_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~841_combout\);

-- Location: LCCOMB_X53_Y51_N24
\memory_unit|rw_96x8_sync_u|RAM~862\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|rw_96x8_sync_u|RAM~862_combout\ = (\memory_unit|Equal0~0_combout\ & (!\memory_unit|ram_address[5]~0_combout\ & (\memory_unit|rw_96x8_sync_u|RAM~1417_combout\))) # (!\memory_unit|Equal0~0_combout\ & 
-- (((\memory_unit|rw_96x8_sync_u|RAM~841_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|Equal0~0_combout\,
	datab => \memory_unit|ram_address[5]~0_combout\,
	datac => \memory_unit|rw_96x8_sync_u|RAM~1417_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~841_combout\,
	combout => \memory_unit|rw_96x8_sync_u|RAM~862_combout\);

-- Location: LCCOMB_X54_Y48_N6
\cpu_u|data_path_u|BUS2[0]~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[0]~16_combout\ = (\cpu_u|data_path_u|BUS2[7]~13_combout\ & ((\cpu_u|data_path_u|BUS2[0]~15_combout\ & ((\memory_unit|rw_96x8_sync_u|RAM~862_combout\))) # (!\cpu_u|data_path_u|BUS2[0]~15_combout\ & 
-- (\cpu_u|data_path_u|BUS2[0]~9_combout\)))) # (!\cpu_u|data_path_u|BUS2[7]~13_combout\ & (\cpu_u|data_path_u|BUS2[0]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|BUS2[7]~13_combout\,
	datab => \cpu_u|data_path_u|BUS2[0]~15_combout\,
	datac => \cpu_u|data_path_u|BUS2[0]~9_combout\,
	datad => \memory_unit|rw_96x8_sync_u|RAM~862_combout\,
	combout => \cpu_u|data_path_u|BUS2[0]~16_combout\);

-- Location: LCCOMB_X54_Y48_N0
\cpu_u|data_path_u|BUS2[0]~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS2[0]~17_combout\ = (\cpu_u|data_path_u|Equal2~2_combout\ & ((\cpu_u|data_path_u|BUS2[0]~16_combout\))) # (!\cpu_u|data_path_u|Equal2~2_combout\ & (\cpu_u|data_path_u|ALU_unit|Add2~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|Equal2~2_combout\,
	datac => \cpu_u|data_path_u|ALU_unit|Add2~12_combout\,
	datad => \cpu_u|data_path_u|BUS2[0]~16_combout\,
	combout => \cpu_u|data_path_u|BUS2[0]~17_combout\);

-- Location: LCCOMB_X53_Y47_N2
\cpu_u|control_unit_module|Equal5~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|control_unit_module|Equal5~1_combout\ = (!\cpu_u|data_path_u|IR_Reg\(2) & (!\cpu_u|data_path_u|IR_Reg\(1) & (\cpu_u|data_path_u|IR_Reg\(3) & !\cpu_u|data_path_u|IR_Reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|IR_Reg\(2),
	datab => \cpu_u|data_path_u|IR_Reg\(1),
	datac => \cpu_u|data_path_u|IR_Reg\(3),
	datad => \cpu_u|data_path_u|IR_Reg\(0),
	combout => \cpu_u|control_unit_module|Equal5~1_combout\);

-- Location: LCCOMB_X55_Y50_N20
\cpu_u|data_path_u|ALU_unit|Add2~55\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Add2~55_combout\ = (\cpu_u|data_path_u|ALU_unit|Mux1~0_combout\) # ((\cpu_u|data_path_u|ALU_unit|Add0~14_combout\) # ((\cpu_u|data_path_u|ALU_unit|Add2~33_combout\ & \cpu_u|control_unit_module|ALU_Sel[2]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|ALU_unit|Add2~33_combout\,
	datab => \cpu_u|control_unit_module|ALU_Sel[2]~24_combout\,
	datac => \cpu_u|data_path_u|ALU_unit|Mux1~0_combout\,
	datad => \cpu_u|data_path_u|ALU_unit|Add0~14_combout\,
	combout => \cpu_u|data_path_u|ALU_unit|Add2~55_combout\);

-- Location: LCCOMB_X55_Y50_N30
\cpu_u|data_path_u|ALU_unit|Add2~56\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Add2~56_combout\ = (\cpu_u|data_path_u|ALU_unit|Add2~54_combout\ & ((\cpu_u|data_path_u|ALU_unit|Add2~55_combout\) # ((\cpu_u|data_path_u|ALU_unit|Add3~14_combout\ & \cpu_u|data_path_u|ALU_unit|Mux8~0_combout\)))) # 
-- (!\cpu_u|data_path_u|ALU_unit|Add2~54_combout\ & (\cpu_u|data_path_u|ALU_unit|Add3~14_combout\ & (\cpu_u|data_path_u|ALU_unit|Mux8~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|ALU_unit|Add2~54_combout\,
	datab => \cpu_u|data_path_u|ALU_unit|Add3~14_combout\,
	datac => \cpu_u|data_path_u|ALU_unit|Mux8~0_combout\,
	datad => \cpu_u|data_path_u|ALU_unit|Add2~55_combout\,
	combout => \cpu_u|data_path_u|ALU_unit|Add2~56_combout\);

-- Location: LCCOMB_X53_Y49_N4
\cpu_u|data_path_u|ALU_unit|Equal0~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Equal0~0_combout\ = (!\cpu_u|data_path_u|ALU_unit|Add2~44_combout\ & (!\cpu_u|data_path_u|ALU_unit|Add2~52_combout\ & ((!\cpu_u|data_path_u|ALU_unit|Add2~9_combout\) # (!\cpu_u|data_path_u|ALU_unit|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|ALU_unit|Add2~44_combout\,
	datab => \cpu_u|data_path_u|ALU_unit|Mux3~1_combout\,
	datac => \cpu_u|data_path_u|ALU_unit|Add2~9_combout\,
	datad => \cpu_u|data_path_u|ALU_unit|Add2~52_combout\,
	combout => \cpu_u|data_path_u|ALU_unit|Equal0~0_combout\);

-- Location: LCCOMB_X53_Y49_N2
\cpu_u|data_path_u|ALU_unit|Equal0~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Equal0~1_combout\ = (!\cpu_u|data_path_u|ALU_unit|Add2~42_combout\ & (!\cpu_u|data_path_u|ALU_unit|Add2~12_combout\ & (!\cpu_u|data_path_u|ALU_unit|Add2~20_combout\ & !\cpu_u|data_path_u|ALU_unit|Add2~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|ALU_unit|Add2~42_combout\,
	datab => \cpu_u|data_path_u|ALU_unit|Add2~12_combout\,
	datac => \cpu_u|data_path_u|ALU_unit|Add2~20_combout\,
	datad => \cpu_u|data_path_u|ALU_unit|Add2~24_combout\,
	combout => \cpu_u|data_path_u|ALU_unit|Equal0~1_combout\);

-- Location: LCCOMB_X53_Y49_N24
\cpu_u|data_path_u|ALU_unit|Equal0~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Equal0~2_combout\ = (!\cpu_u|data_path_u|ALU_unit|Add2~57_combout\ & (!\cpu_u|data_path_u|ALU_unit|Add2~56_combout\ & (\cpu_u|data_path_u|ALU_unit|Equal0~0_combout\ & \cpu_u|data_path_u|ALU_unit|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|ALU_unit|Add2~57_combout\,
	datab => \cpu_u|data_path_u|ALU_unit|Add2~56_combout\,
	datac => \cpu_u|data_path_u|ALU_unit|Equal0~0_combout\,
	datad => \cpu_u|data_path_u|ALU_unit|Equal0~1_combout\,
	combout => \cpu_u|data_path_u|ALU_unit|Equal0~2_combout\);

-- Location: FF_X53_Y49_N25
\cpu_u|data_path_u|CCR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \cpu_u|data_path_u|ALU_unit|Equal0~2_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \cpu_u|control_unit_module|current_state.S_DATA_MAN_4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu_u|data_path_u|CCR\(2));

-- Location: FF_X55_Y50_N23
\cpu_u|data_path_u|CCR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|ALU_unit|Add2~56_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu_u|control_unit_module|current_state.S_DATA_MAN_4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu_u|data_path_u|CCR\(3));

-- Location: LCCOMB_X55_Y47_N28
\cpu_u|control_unit_module|PC_Load~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|control_unit_module|PC_Load~1_combout\ = (\cpu_u|data_path_u|IR_Reg\(0) & ((\cpu_u|data_path_u|IR_Reg\(1) & (\cpu_u|data_path_u|CCR\(2))) # (!\cpu_u|data_path_u|IR_Reg\(1) & ((\cpu_u|data_path_u|CCR\(3)))))) # (!\cpu_u|data_path_u|IR_Reg\(0) & 
-- (((!\cpu_u|data_path_u|CCR\(3))) # (!\cpu_u|data_path_u|IR_Reg\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|IR_Reg\(0),
	datab => \cpu_u|data_path_u|IR_Reg\(1),
	datac => \cpu_u|data_path_u|CCR\(2),
	datad => \cpu_u|data_path_u|CCR\(3),
	combout => \cpu_u|control_unit_module|PC_Load~1_combout\);

-- Location: LCCOMB_X55_Y50_N10
\cpu_u|data_path_u|ALU_unit|Mux9~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Mux9~5_combout\ = \cpu_u|data_path_u|BUS1[7]~15_combout\ $ (((\cpu_u|control_unit_module|ALU_Sel[2]~24_combout\) # ((\cpu_u|control_unit_module|ALU_Sel[2]~23_combout\ & !\cpu_u|control_unit_module|ALU_Sel[0]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|control_unit_module|ALU_Sel[2]~23_combout\,
	datab => \cpu_u|control_unit_module|ALU_Sel[2]~24_combout\,
	datac => \cpu_u|control_unit_module|ALU_Sel[0]~21_combout\,
	datad => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	combout => \cpu_u|data_path_u|ALU_unit|Mux9~5_combout\);

-- Location: LCCOMB_X55_Y50_N16
\cpu_u|data_path_u|ALU_unit|Mux9~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Mux9~4_combout\ = (\cpu_u|data_path_u|ALU_unit|Mux9~3_combout\ & ((\cpu_u|data_path_u|B_Reg\(7) & (!\cpu_u|data_path_u|ALU_unit|Add2~56_combout\ & \cpu_u|data_path_u|ALU_unit|Mux9~5_combout\)) # (!\cpu_u|data_path_u|B_Reg\(7) & 
-- (\cpu_u|data_path_u|ALU_unit|Add2~56_combout\ & !\cpu_u|data_path_u|ALU_unit|Mux9~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|B_Reg\(7),
	datab => \cpu_u|data_path_u|ALU_unit|Mux9~3_combout\,
	datac => \cpu_u|data_path_u|ALU_unit|Add2~56_combout\,
	datad => \cpu_u|data_path_u|ALU_unit|Mux9~5_combout\,
	combout => \cpu_u|data_path_u|ALU_unit|Mux9~4_combout\);

-- Location: FF_X55_Y50_N17
\cpu_u|data_path_u|CCR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \cpu_u|data_path_u|ALU_unit|Mux9~4_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \cpu_u|control_unit_module|current_state.S_DATA_MAN_4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu_u|data_path_u|CCR\(1));

-- Location: LCCOMB_X55_Y47_N18
\cpu_u|control_unit_module|PC_Load~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|control_unit_module|PC_Load~2_combout\ = (!\cpu_u|data_path_u|IR_Reg\(1) & ((\cpu_u|data_path_u|IR_Reg\(0) & ((\cpu_u|data_path_u|CCR\(1)))) # (!\cpu_u|data_path_u|IR_Reg\(0) & (!\cpu_u|data_path_u|CCR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|IR_Reg\(0),
	datab => \cpu_u|data_path_u|IR_Reg\(1),
	datac => \cpu_u|data_path_u|CCR\(2),
	datad => \cpu_u|data_path_u|CCR\(1),
	combout => \cpu_u|control_unit_module|PC_Load~2_combout\);

-- Location: LCCOMB_X54_Y50_N24
\cpu_u|data_path_u|ALU_unit|Add3~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Add3~16_combout\ = !\cpu_u|data_path_u|ALU_unit|Add3~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \cpu_u|data_path_u|ALU_unit|Add3~15\,
	combout => \cpu_u|data_path_u|ALU_unit|Add3~16_combout\);

-- Location: LCCOMB_X53_Y50_N22
\cpu_u|data_path_u|ALU_unit|Add0~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Add0~16_combout\ = \cpu_u|data_path_u|ALU_unit|Add0~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \cpu_u|data_path_u|ALU_unit|Add0~15\,
	combout => \cpu_u|data_path_u|ALU_unit|Add0~16_combout\);

-- Location: LCCOMB_X55_Y50_N18
\cpu_u|data_path_u|ALU_unit|Mux10~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|ALU_unit|Mux10~0_combout\ = (\cpu_u|data_path_u|ALU_unit|Mux9~3_combout\ & ((\cpu_u|control_unit_module|ALU_Sel[0]~22_combout\ & ((\cpu_u|data_path_u|ALU_unit|Add0~16_combout\))) # (!\cpu_u|control_unit_module|ALU_Sel[0]~22_combout\ & 
-- (\cpu_u|data_path_u|ALU_unit|Add3~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|control_unit_module|ALU_Sel[0]~22_combout\,
	datab => \cpu_u|data_path_u|ALU_unit|Add3~16_combout\,
	datac => \cpu_u|data_path_u|ALU_unit|Mux9~3_combout\,
	datad => \cpu_u|data_path_u|ALU_unit|Add0~16_combout\,
	combout => \cpu_u|data_path_u|ALU_unit|Mux10~0_combout\);

-- Location: FF_X55_Y50_N19
\cpu_u|data_path_u|CCR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \cpu_u|data_path_u|ALU_unit|Mux10~0_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \cpu_u|control_unit_module|current_state.S_DATA_MAN_4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu_u|data_path_u|CCR\(0));

-- Location: LCCOMB_X55_Y47_N24
\cpu_u|control_unit_module|PC_Load~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|control_unit_module|PC_Load~3_combout\ = (\cpu_u|data_path_u|IR_Reg\(1) & ((\cpu_u|data_path_u|IR_Reg\(0) & (\cpu_u|data_path_u|CCR\(0))) # (!\cpu_u|data_path_u|IR_Reg\(0) & ((!\cpu_u|data_path_u|CCR\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|IR_Reg\(0),
	datab => \cpu_u|data_path_u|IR_Reg\(1),
	datac => \cpu_u|data_path_u|CCR\(0),
	datad => \cpu_u|data_path_u|CCR\(1),
	combout => \cpu_u|control_unit_module|PC_Load~3_combout\);

-- Location: LCCOMB_X55_Y47_N2
\cpu_u|control_unit_module|PC_Load~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|control_unit_module|PC_Load~4_combout\ = (\cpu_u|data_path_u|IR_Reg\(2) & (((\cpu_u|control_unit_module|PC_Load~2_combout\) # (\cpu_u|control_unit_module|PC_Load~3_combout\)))) # (!\cpu_u|data_path_u|IR_Reg\(2) & 
-- (\cpu_u|control_unit_module|PC_Load~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|IR_Reg\(2),
	datab => \cpu_u|control_unit_module|PC_Load~1_combout\,
	datac => \cpu_u|control_unit_module|PC_Load~2_combout\,
	datad => \cpu_u|control_unit_module|PC_Load~3_combout\,
	combout => \cpu_u|control_unit_module|PC_Load~4_combout\);

-- Location: LCCOMB_X55_Y47_N20
\cpu_u|control_unit_module|PC_Load~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|control_unit_module|PC_Load~5_combout\ = (\cpu_u|data_path_u|CCR\(0) & (((!\cpu_u|data_path_u|IR_Reg\(3) & \cpu_u|control_unit_module|PC_Load~4_combout\)))) # (!\cpu_u|data_path_u|CCR\(0) & ((\cpu_u|control_unit_module|Equal5~1_combout\) # 
-- ((!\cpu_u|data_path_u|IR_Reg\(3) & \cpu_u|control_unit_module|PC_Load~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|CCR\(0),
	datab => \cpu_u|control_unit_module|Equal5~1_combout\,
	datac => \cpu_u|data_path_u|IR_Reg\(3),
	datad => \cpu_u|control_unit_module|PC_Load~4_combout\,
	combout => \cpu_u|control_unit_module|PC_Load~5_combout\);

-- Location: LCCOMB_X57_Y47_N0
\cpu_u|control_unit_module|PC_Load~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|control_unit_module|PC_Load~6_combout\ = (\cpu_u|control_unit_module|current_state.S_BRANCH_6~q\ & (\cpu_u|control_unit_module|PC_Load~0_combout\ & \cpu_u|control_unit_module|PC_Load~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|control_unit_module|current_state.S_BRANCH_6~q\,
	datac => \cpu_u|control_unit_module|PC_Load~0_combout\,
	datad => \cpu_u|control_unit_module|PC_Load~5_combout\,
	combout => \cpu_u|control_unit_module|PC_Load~6_combout\);

-- Location: LCCOMB_X57_Y47_N18
\cpu_u|data_path_u|PC[2]~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|PC[2]~10_combout\ = (\cpu_u|control_unit_module|current_state.S_FETCH_1~q\) # ((\cpu_u|control_unit_module|PC_Load~0_combout\ & (\cpu_u|control_unit_module|current_state.S_BRANCH_5~q\ & 
-- !\cpu_u|control_unit_module|BRANCH_OP~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|control_unit_module|PC_Load~0_combout\,
	datab => \cpu_u|control_unit_module|current_state.S_FETCH_1~q\,
	datac => \cpu_u|control_unit_module|current_state.S_BRANCH_5~q\,
	datad => \cpu_u|control_unit_module|BRANCH_OP~0_combout\,
	combout => \cpu_u|data_path_u|PC[2]~10_combout\);

-- Location: LCCOMB_X56_Y47_N4
\cpu_u|data_path_u|PC[2]~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|PC[2]~11_combout\ = (\cpu_u|control_unit_module|PC_Load~6_combout\) # ((\cpu_u|data_path_u|PC[2]~10_combout\) # ((\cpu_u|control_unit_module|current_state.S_LOAD_AND_STORE_5~q\ & \cpu_u|control_unit_module|Selector19~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|control_unit_module|current_state.S_LOAD_AND_STORE_5~q\,
	datab => \cpu_u|control_unit_module|Selector19~1_combout\,
	datac => \cpu_u|control_unit_module|PC_Load~6_combout\,
	datad => \cpu_u|data_path_u|PC[2]~10_combout\,
	combout => \cpu_u|data_path_u|PC[2]~11_combout\);

-- Location: FF_X54_Y48_N9
\cpu_u|data_path_u|PC[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \cpu_u|data_path_u|PC[0]~8_combout\,
	asdata => \cpu_u|data_path_u|BUS2[0]~17_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => \cpu_u|control_unit_module|PC_Load~6_combout\,
	ena => \cpu_u|data_path_u|PC[2]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu_u|data_path_u|PC\(0));

-- Location: LCCOMB_X53_Y47_N4
\cpu_u|data_path_u|BUS1[0]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS1[0]~0_combout\ = (\cpu_u|control_unit_module|Selector16~4_combout\ & (\cpu_u|data_path_u|B_Reg\(0))) # (!\cpu_u|control_unit_module|Selector16~4_combout\ & ((\cpu_u|control_unit_module|Selector16~3_combout\ & 
-- (\cpu_u|data_path_u|B_Reg\(0))) # (!\cpu_u|control_unit_module|Selector16~3_combout\ & ((\cpu_u|data_path_u|PC\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|B_Reg\(0),
	datab => \cpu_u|data_path_u|PC\(0),
	datac => \cpu_u|control_unit_module|Selector16~4_combout\,
	datad => \cpu_u|control_unit_module|Selector16~3_combout\,
	combout => \cpu_u|data_path_u|BUS1[0]~0_combout\);

-- Location: LCCOMB_X53_Y47_N16
\cpu_u|data_path_u|BUS1[0]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \cpu_u|data_path_u|BUS1[0]~1_combout\ = (\cpu_u|control_unit_module|Selector17~2_combout\ & (\cpu_u|data_path_u|A_Reg\(0) & ((!\cpu_u|control_unit_module|Selector16~5_combout\)))) # (!\cpu_u|control_unit_module|Selector17~2_combout\ & 
-- (((\cpu_u|data_path_u|BUS1[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|A_Reg\(0),
	datab => \cpu_u|data_path_u|BUS1[0]~0_combout\,
	datac => \cpu_u|control_unit_module|Selector16~5_combout\,
	datad => \cpu_u|control_unit_module|Selector17~2_combout\,
	combout => \cpu_u|data_path_u|BUS1[0]~1_combout\);

-- Location: LCCOMB_X53_Y47_N28
\memory_unit|Output_Ports_u|RAM[0][0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[0][0]~feeder_combout\ = \cpu_u|data_path_u|BUS1[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[0][0]~feeder_combout\);

-- Location: LCCOMB_X58_Y48_N24
\memory_unit|output_port_addr[0]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|output_port_addr[0]~0_combout\ = (\cpu_u|data_path_u|MAR\(5) & (\cpu_u|data_path_u|MAR\(0) & (!\cpu_u|data_path_u|MAR\(4) & \memory_unit|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|MAR\(5),
	datab => \cpu_u|data_path_u|MAR\(0),
	datac => \cpu_u|data_path_u|MAR\(4),
	datad => \memory_unit|Equal0~0_combout\,
	combout => \memory_unit|output_port_addr[0]~0_combout\);

-- Location: LCCOMB_X58_Y48_N18
\memory_unit|output_port_addr[1]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|output_port_addr[1]~1_combout\ = (\cpu_u|data_path_u|MAR\(5) & (!\cpu_u|data_path_u|MAR\(4) & (\cpu_u|data_path_u|MAR\(1) & \memory_unit|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|MAR\(5),
	datab => \cpu_u|data_path_u|MAR\(4),
	datac => \cpu_u|data_path_u|MAR\(1),
	datad => \memory_unit|Equal0~0_combout\,
	combout => \memory_unit|output_port_addr[1]~1_combout\);

-- Location: LCCOMB_X57_Y51_N24
\memory_unit|Output_Ports_u|Decoder0~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|Decoder0~0_combout\ = (!\memory_unit|output_port_addr[2]~2_combout\ & (!\memory_unit|output_port_addr[0]~0_combout\ & (\cpu_u|control_unit_module|write~0_combout\ & !\memory_unit|output_port_addr[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|output_port_addr[2]~2_combout\,
	datab => \memory_unit|output_port_addr[0]~0_combout\,
	datac => \cpu_u|control_unit_module|write~0_combout\,
	datad => \memory_unit|output_port_addr[1]~1_combout\,
	combout => \memory_unit|Output_Ports_u|Decoder0~0_combout\);

-- Location: LCCOMB_X53_Y48_N30
\memory_unit|Output_Ports_u|Decoder0~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|Decoder0~1_combout\ = (!\memory_unit|output_port_addr[3]~3_combout\ & \memory_unit|Output_Ports_u|Decoder0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|output_port_addr[3]~3_combout\,
	datad => \memory_unit|Output_Ports_u|Decoder0~0_combout\,
	combout => \memory_unit|Output_Ports_u|Decoder0~1_combout\);

-- Location: FF_X53_Y47_N29
\memory_unit|Output_Ports_u|RAM[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[0][0]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[0][0]~q\);

-- Location: FF_X54_Y50_N9
\memory_unit|Output_Ports_u|RAM[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \memory_unit|Output_Ports_u|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[0][1]~q\);

-- Location: FF_X53_Y50_N1
\memory_unit|Output_Ports_u|RAM[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[0][2]~q\);

-- Location: FF_X54_Y50_N1
\memory_unit|Output_Ports_u|RAM[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \memory_unit|Output_Ports_u|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[0][3]~q\);

-- Location: LCCOMB_X54_Y50_N26
\memory_unit|Output_Ports_u|RAM[0][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[0][4]~feeder_combout\ = \cpu_u|data_path_u|BUS1[4]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[0][4]~feeder_combout\);

-- Location: FF_X54_Y50_N27
\memory_unit|Output_Ports_u|RAM[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[0][4]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[0][4]~q\);

-- Location: FF_X53_Y47_N11
\memory_unit|Output_Ports_u|RAM[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[0][5]~q\);

-- Location: FF_X54_Y50_N5
\memory_unit|Output_Ports_u|RAM[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[0][6]~q\);

-- Location: FF_X53_Y50_N27
\memory_unit|Output_Ports_u|RAM[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[0][7]~q\);

-- Location: LCCOMB_X58_Y48_N20
\memory_unit|output_port_addr[2]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|output_port_addr[2]~2_combout\ = (\cpu_u|data_path_u|MAR\(5) & (!\cpu_u|data_path_u|MAR\(4) & (\cpu_u|data_path_u|MAR\(2) & \memory_unit|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_u|data_path_u|MAR\(5),
	datab => \cpu_u|data_path_u|MAR\(4),
	datac => \cpu_u|data_path_u|MAR\(2),
	datad => \memory_unit|Equal0~0_combout\,
	combout => \memory_unit|output_port_addr[2]~2_combout\);

-- Location: LCCOMB_X61_Y51_N16
\memory_unit|Output_Ports_u|Decoder0~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|Decoder0~2_combout\ = (!\memory_unit|output_port_addr[1]~1_combout\ & (\memory_unit|output_port_addr[0]~0_combout\ & (\cpu_u|control_unit_module|write~0_combout\ & !\memory_unit|output_port_addr[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|output_port_addr[1]~1_combout\,
	datab => \memory_unit|output_port_addr[0]~0_combout\,
	datac => \cpu_u|control_unit_module|write~0_combout\,
	datad => \memory_unit|output_port_addr[2]~2_combout\,
	combout => \memory_unit|Output_Ports_u|Decoder0~2_combout\);

-- Location: LCCOMB_X65_Y47_N8
\memory_unit|Output_Ports_u|Decoder0~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|Decoder0~3_combout\ = (!\memory_unit|output_port_addr[3]~3_combout\ & \memory_unit|Output_Ports_u|Decoder0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|output_port_addr[3]~3_combout\,
	datad => \memory_unit|Output_Ports_u|Decoder0~2_combout\,
	combout => \memory_unit|Output_Ports_u|Decoder0~3_combout\);

-- Location: FF_X65_Y47_N9
\memory_unit|Output_Ports_u|RAM[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \memory_unit|Output_Ports_u|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[1][0]~q\);

-- Location: LCCOMB_X65_Y47_N22
\memory_unit|Output_Ports_u|RAM[1][1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[1][1]~feeder_combout\ = \cpu_u|data_path_u|BUS1[1]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[1][1]~feeder_combout\);

-- Location: FF_X65_Y47_N23
\memory_unit|Output_Ports_u|RAM[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[1][1]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[1][1]~q\);

-- Location: LCCOMB_X65_Y47_N0
\memory_unit|Output_Ports_u|RAM[1][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[1][2]~feeder_combout\ = \cpu_u|data_path_u|BUS1[2]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[1][2]~feeder_combout\);

-- Location: FF_X65_Y47_N1
\memory_unit|Output_Ports_u|RAM[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[1][2]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[1][2]~q\);

-- Location: LCCOMB_X65_Y47_N18
\memory_unit|Output_Ports_u|RAM[1][3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[1][3]~feeder_combout\ = \cpu_u|data_path_u|BUS1[3]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[1][3]~feeder_combout\);

-- Location: FF_X65_Y47_N19
\memory_unit|Output_Ports_u|RAM[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[1][3]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[1][3]~q\);

-- Location: LCCOMB_X65_Y47_N12
\memory_unit|Output_Ports_u|RAM[1][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[1][4]~feeder_combout\ = \cpu_u|data_path_u|BUS1[4]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[1][4]~feeder_combout\);

-- Location: FF_X65_Y47_N13
\memory_unit|Output_Ports_u|RAM[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[1][4]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[1][4]~q\);

-- Location: LCCOMB_X65_Y47_N14
\memory_unit|Output_Ports_u|RAM[1][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[1][5]~feeder_combout\ = \cpu_u|data_path_u|BUS1[5]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[1][5]~feeder_combout\);

-- Location: FF_X65_Y47_N15
\memory_unit|Output_Ports_u|RAM[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[1][5]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[1][5]~q\);

-- Location: LCCOMB_X65_Y47_N28
\memory_unit|Output_Ports_u|RAM[1][6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[1][6]~feeder_combout\ = \cpu_u|data_path_u|BUS1[6]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[1][6]~feeder_combout\);

-- Location: FF_X65_Y47_N29
\memory_unit|Output_Ports_u|RAM[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[1][6]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[1][6]~q\);

-- Location: LCCOMB_X65_Y47_N6
\memory_unit|Output_Ports_u|RAM[1][7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[1][7]~feeder_combout\ = \cpu_u|data_path_u|BUS1[7]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[1][7]~feeder_combout\);

-- Location: FF_X65_Y47_N7
\memory_unit|Output_Ports_u|RAM[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[1][7]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[1][7]~q\);

-- Location: LCCOMB_X61_Y51_N22
\memory_unit|Output_Ports_u|Decoder0~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|Decoder0~4_combout\ = (\memory_unit|output_port_addr[1]~1_combout\ & (!\memory_unit|output_port_addr[0]~0_combout\ & (\cpu_u|control_unit_module|write~0_combout\ & !\memory_unit|output_port_addr[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|output_port_addr[1]~1_combout\,
	datab => \memory_unit|output_port_addr[0]~0_combout\,
	datac => \cpu_u|control_unit_module|write~0_combout\,
	datad => \memory_unit|output_port_addr[2]~2_combout\,
	combout => \memory_unit|Output_Ports_u|Decoder0~4_combout\);

-- Location: LCCOMB_X65_Y47_N4
\memory_unit|Output_Ports_u|Decoder0~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|Decoder0~5_combout\ = (!\memory_unit|output_port_addr[3]~3_combout\ & \memory_unit|Output_Ports_u|Decoder0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|output_port_addr[3]~3_combout\,
	datad => \memory_unit|Output_Ports_u|Decoder0~4_combout\,
	combout => \memory_unit|Output_Ports_u|Decoder0~5_combout\);

-- Location: FF_X65_Y47_N5
\memory_unit|Output_Ports_u|RAM[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \memory_unit|Output_Ports_u|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[2][0]~q\);

-- Location: LCCOMB_X65_Y47_N10
\memory_unit|Output_Ports_u|RAM[2][1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[2][1]~feeder_combout\ = \cpu_u|data_path_u|BUS1[1]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[2][1]~feeder_combout\);

-- Location: FF_X65_Y47_N11
\memory_unit|Output_Ports_u|RAM[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[2][1]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[2][1]~q\);

-- Location: LCCOMB_X65_Y47_N24
\memory_unit|Output_Ports_u|RAM[2][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[2][2]~feeder_combout\ = \cpu_u|data_path_u|BUS1[2]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[2][2]~feeder_combout\);

-- Location: FF_X65_Y47_N25
\memory_unit|Output_Ports_u|RAM[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[2][2]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[2][2]~q\);

-- Location: LCCOMB_X65_Y46_N24
\memory_unit|Output_Ports_u|RAM[2][3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[2][3]~feeder_combout\ = \cpu_u|data_path_u|BUS1[3]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[2][3]~feeder_combout\);

-- Location: FF_X65_Y46_N25
\memory_unit|Output_Ports_u|RAM[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[2][3]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[2][3]~q\);

-- Location: LCCOMB_X65_Y47_N30
\memory_unit|Output_Ports_u|RAM[2][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[2][4]~feeder_combout\ = \cpu_u|data_path_u|BUS1[4]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[2][4]~feeder_combout\);

-- Location: FF_X65_Y47_N31
\memory_unit|Output_Ports_u|RAM[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[2][4]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[2][4]~q\);

-- Location: LCCOMB_X65_Y46_N6
\memory_unit|Output_Ports_u|RAM[2][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[2][5]~feeder_combout\ = \cpu_u|data_path_u|BUS1[5]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[2][5]~feeder_combout\);

-- Location: FF_X65_Y46_N7
\memory_unit|Output_Ports_u|RAM[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[2][5]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[2][5]~q\);

-- Location: LCCOMB_X65_Y47_N16
\memory_unit|Output_Ports_u|RAM[2][6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[2][6]~feeder_combout\ = \cpu_u|data_path_u|BUS1[6]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[2][6]~feeder_combout\);

-- Location: FF_X65_Y47_N17
\memory_unit|Output_Ports_u|RAM[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[2][6]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[2][6]~q\);

-- Location: LCCOMB_X65_Y47_N26
\memory_unit|Output_Ports_u|RAM[2][7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[2][7]~feeder_combout\ = \cpu_u|data_path_u|BUS1[7]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[2][7]~feeder_combout\);

-- Location: FF_X65_Y47_N27
\memory_unit|Output_Ports_u|RAM[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[2][7]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[2][7]~q\);

-- Location: LCCOMB_X55_Y51_N0
\memory_unit|Output_Ports_u|Decoder0~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|Decoder0~6_combout\ = (\memory_unit|output_port_addr[1]~1_combout\ & (\memory_unit|output_port_addr[0]~0_combout\ & (\cpu_u|control_unit_module|write~0_combout\ & !\memory_unit|output_port_addr[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|output_port_addr[1]~1_combout\,
	datab => \memory_unit|output_port_addr[0]~0_combout\,
	datac => \cpu_u|control_unit_module|write~0_combout\,
	datad => \memory_unit|output_port_addr[2]~2_combout\,
	combout => \memory_unit|Output_Ports_u|Decoder0~6_combout\);

-- Location: LCCOMB_X53_Y63_N0
\memory_unit|Output_Ports_u|Decoder0~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|Decoder0~7_combout\ = (!\memory_unit|output_port_addr[3]~3_combout\ & \memory_unit|Output_Ports_u|Decoder0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|output_port_addr[3]~3_combout\,
	datad => \memory_unit|Output_Ports_u|Decoder0~6_combout\,
	combout => \memory_unit|Output_Ports_u|Decoder0~7_combout\);

-- Location: FF_X53_Y63_N1
\memory_unit|Output_Ports_u|RAM[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \memory_unit|Output_Ports_u|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[3][0]~q\);

-- Location: LCCOMB_X53_Y63_N2
\memory_unit|Output_Ports_u|RAM[3][1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[3][1]~feeder_combout\ = \cpu_u|data_path_u|BUS1[1]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[3][1]~feeder_combout\);

-- Location: FF_X53_Y63_N3
\memory_unit|Output_Ports_u|RAM[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[3][1]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[3][1]~q\);

-- Location: LCCOMB_X53_Y63_N16
\memory_unit|Output_Ports_u|RAM[3][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[3][2]~feeder_combout\ = \cpu_u|data_path_u|BUS1[2]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[3][2]~feeder_combout\);

-- Location: FF_X53_Y63_N17
\memory_unit|Output_Ports_u|RAM[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[3][2]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[3][2]~q\);

-- Location: LCCOMB_X53_Y63_N18
\memory_unit|Output_Ports_u|RAM[3][3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[3][3]~feeder_combout\ = \cpu_u|data_path_u|BUS1[3]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[3][3]~feeder_combout\);

-- Location: FF_X53_Y63_N19
\memory_unit|Output_Ports_u|RAM[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[3][3]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[3][3]~q\);

-- Location: LCCOMB_X53_Y64_N16
\memory_unit|Output_Ports_u|RAM[3][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[3][4]~feeder_combout\ = \cpu_u|data_path_u|BUS1[4]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[3][4]~feeder_combout\);

-- Location: FF_X53_Y64_N17
\memory_unit|Output_Ports_u|RAM[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[3][4]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[3][4]~q\);

-- Location: LCCOMB_X53_Y63_N8
\memory_unit|Output_Ports_u|RAM[3][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[3][5]~feeder_combout\ = \cpu_u|data_path_u|BUS1[5]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[3][5]~feeder_combout\);

-- Location: FF_X53_Y63_N9
\memory_unit|Output_Ports_u|RAM[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[3][5]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[3][5]~q\);

-- Location: LCCOMB_X53_Y63_N10
\memory_unit|Output_Ports_u|RAM[3][6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[3][6]~feeder_combout\ = \cpu_u|data_path_u|BUS1[6]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[3][6]~feeder_combout\);

-- Location: FF_X53_Y63_N11
\memory_unit|Output_Ports_u|RAM[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[3][6]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[3][6]~q\);

-- Location: LCCOMB_X53_Y63_N12
\memory_unit|Output_Ports_u|RAM[3][7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[3][7]~feeder_combout\ = \cpu_u|data_path_u|BUS1[7]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[3][7]~feeder_combout\);

-- Location: FF_X53_Y63_N13
\memory_unit|Output_Ports_u|RAM[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[3][7]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[3][7]~q\);

-- Location: LCCOMB_X52_Y64_N16
\memory_unit|Output_Ports_u|RAM[4][0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[4][0]~feeder_combout\ = \cpu_u|data_path_u|BUS1[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[4][0]~feeder_combout\);

-- Location: LCCOMB_X58_Y48_N26
\memory_unit|output_port_addr[3]~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|output_port_addr[3]~3_combout\ = (\memory_unit|Equal0~0_combout\ & (!\cpu_u|data_path_u|MAR\(4) & (\cpu_u|data_path_u|MAR\(3) & \cpu_u|data_path_u|MAR\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|Equal0~0_combout\,
	datab => \cpu_u|data_path_u|MAR\(4),
	datac => \cpu_u|data_path_u|MAR\(3),
	datad => \cpu_u|data_path_u|MAR\(5),
	combout => \memory_unit|output_port_addr[3]~3_combout\);

-- Location: LCCOMB_X55_Y51_N6
\memory_unit|Output_Ports_u|Decoder0~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|Decoder0~8_combout\ = (!\memory_unit|output_port_addr[1]~1_combout\ & (!\memory_unit|output_port_addr[0]~0_combout\ & (\cpu_u|control_unit_module|write~0_combout\ & \memory_unit|output_port_addr[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|output_port_addr[1]~1_combout\,
	datab => \memory_unit|output_port_addr[0]~0_combout\,
	datac => \cpu_u|control_unit_module|write~0_combout\,
	datad => \memory_unit|output_port_addr[2]~2_combout\,
	combout => \memory_unit|Output_Ports_u|Decoder0~8_combout\);

-- Location: LCCOMB_X52_Y64_N10
\memory_unit|Output_Ports_u|Decoder0~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|Decoder0~9_combout\ = (!\memory_unit|output_port_addr[3]~3_combout\ & \memory_unit|Output_Ports_u|Decoder0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory_unit|output_port_addr[3]~3_combout\,
	datad => \memory_unit|Output_Ports_u|Decoder0~8_combout\,
	combout => \memory_unit|Output_Ports_u|Decoder0~9_combout\);

-- Location: FF_X52_Y64_N17
\memory_unit|Output_Ports_u|RAM[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[4][0]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[4][0]~q\);

-- Location: FF_X52_Y64_N11
\memory_unit|Output_Ports_u|RAM[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \memory_unit|Output_Ports_u|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[4][1]~q\);

-- Location: LCCOMB_X52_Y64_N12
\memory_unit|Output_Ports_u|RAM[4][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[4][2]~feeder_combout\ = \cpu_u|data_path_u|BUS1[2]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[4][2]~feeder_combout\);

-- Location: FF_X52_Y64_N13
\memory_unit|Output_Ports_u|RAM[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[4][2]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[4][2]~q\);

-- Location: LCCOMB_X52_Y64_N14
\memory_unit|Output_Ports_u|RAM[4][3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[4][3]~feeder_combout\ = \cpu_u|data_path_u|BUS1[3]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[4][3]~feeder_combout\);

-- Location: FF_X52_Y64_N15
\memory_unit|Output_Ports_u|RAM[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[4][3]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[4][3]~q\);

-- Location: LCCOMB_X52_Y64_N8
\memory_unit|Output_Ports_u|RAM[4][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[4][4]~feeder_combout\ = \cpu_u|data_path_u|BUS1[4]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[4][4]~feeder_combout\);

-- Location: FF_X52_Y64_N9
\memory_unit|Output_Ports_u|RAM[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[4][4]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[4][4]~q\);

-- Location: LCCOMB_X52_Y64_N22
\memory_unit|Output_Ports_u|RAM[4][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[4][5]~feeder_combout\ = \cpu_u|data_path_u|BUS1[5]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[4][5]~feeder_combout\);

-- Location: FF_X52_Y64_N23
\memory_unit|Output_Ports_u|RAM[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[4][5]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[4][5]~q\);

-- Location: LCCOMB_X52_Y64_N20
\memory_unit|Output_Ports_u|RAM[4][6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[4][6]~feeder_combout\ = \cpu_u|data_path_u|BUS1[6]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[4][6]~feeder_combout\);

-- Location: FF_X52_Y64_N21
\memory_unit|Output_Ports_u|RAM[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[4][6]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[4][6]~q\);

-- Location: LCCOMB_X52_Y64_N2
\memory_unit|Output_Ports_u|RAM[4][7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[4][7]~feeder_combout\ = \cpu_u|data_path_u|BUS1[7]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[4][7]~feeder_combout\);

-- Location: FF_X52_Y64_N3
\memory_unit|Output_Ports_u|RAM[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[4][7]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[4][7]~q\);

-- Location: LCCOMB_X65_Y53_N8
\memory_unit|Output_Ports_u|RAM[5][0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[5][0]~feeder_combout\ = \cpu_u|data_path_u|BUS1[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[5][0]~feeder_combout\);

-- Location: LCCOMB_X61_Y51_N24
\memory_unit|Output_Ports_u|Decoder0~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|Decoder0~10_combout\ = (!\memory_unit|output_port_addr[1]~1_combout\ & (\memory_unit|output_port_addr[0]~0_combout\ & (\cpu_u|control_unit_module|write~0_combout\ & \memory_unit|output_port_addr[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|output_port_addr[1]~1_combout\,
	datab => \memory_unit|output_port_addr[0]~0_combout\,
	datac => \cpu_u|control_unit_module|write~0_combout\,
	datad => \memory_unit|output_port_addr[2]~2_combout\,
	combout => \memory_unit|Output_Ports_u|Decoder0~10_combout\);

-- Location: LCCOMB_X65_Y53_N20
\memory_unit|Output_Ports_u|Decoder0~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|Decoder0~11_combout\ = (!\memory_unit|output_port_addr[3]~3_combout\ & \memory_unit|Output_Ports_u|Decoder0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory_unit|output_port_addr[3]~3_combout\,
	datad => \memory_unit|Output_Ports_u|Decoder0~10_combout\,
	combout => \memory_unit|Output_Ports_u|Decoder0~11_combout\);

-- Location: FF_X65_Y53_N9
\memory_unit|Output_Ports_u|RAM[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[5][0]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[5][0]~q\);

-- Location: LCCOMB_X65_Y52_N16
\memory_unit|Output_Ports_u|RAM[5][1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[5][1]~feeder_combout\ = \cpu_u|data_path_u|BUS1[1]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[5][1]~feeder_combout\);

-- Location: FF_X65_Y52_N17
\memory_unit|Output_Ports_u|RAM[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[5][1]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[5][1]~q\);

-- Location: LCCOMB_X65_Y52_N6
\memory_unit|Output_Ports_u|RAM[5][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[5][2]~feeder_combout\ = \cpu_u|data_path_u|BUS1[2]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[5][2]~feeder_combout\);

-- Location: FF_X65_Y52_N7
\memory_unit|Output_Ports_u|RAM[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[5][2]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[5][2]~q\);

-- Location: LCCOMB_X65_Y53_N18
\memory_unit|Output_Ports_u|RAM[5][3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[5][3]~feeder_combout\ = \cpu_u|data_path_u|BUS1[3]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[5][3]~feeder_combout\);

-- Location: FF_X65_Y53_N19
\memory_unit|Output_Ports_u|RAM[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[5][3]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[5][3]~q\);

-- Location: LCCOMB_X65_Y53_N16
\memory_unit|Output_Ports_u|RAM[5][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[5][4]~feeder_combout\ = \cpu_u|data_path_u|BUS1[4]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[5][4]~feeder_combout\);

-- Location: FF_X65_Y53_N17
\memory_unit|Output_Ports_u|RAM[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[5][4]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[5][4]~q\);

-- Location: LCCOMB_X65_Y53_N14
\memory_unit|Output_Ports_u|RAM[5][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[5][5]~feeder_combout\ = \cpu_u|data_path_u|BUS1[5]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[5][5]~feeder_combout\);

-- Location: FF_X65_Y53_N15
\memory_unit|Output_Ports_u|RAM[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[5][5]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[5][5]~q\);

-- Location: FF_X65_Y53_N21
\memory_unit|Output_Ports_u|RAM[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \memory_unit|Output_Ports_u|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[5][6]~q\);

-- Location: LCCOMB_X65_Y53_N6
\memory_unit|Output_Ports_u|RAM[5][7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[5][7]~feeder_combout\ = \cpu_u|data_path_u|BUS1[7]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[5][7]~feeder_combout\);

-- Location: FF_X65_Y53_N7
\memory_unit|Output_Ports_u|RAM[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[5][7]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[5][7]~q\);

-- Location: LCCOMB_X52_Y64_N28
\memory_unit|Output_Ports_u|RAM[6][0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[6][0]~feeder_combout\ = \cpu_u|data_path_u|BUS1[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[6][0]~feeder_combout\);

-- Location: LCCOMB_X55_Y51_N12
\memory_unit|Output_Ports_u|Decoder0~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|Decoder0~12_combout\ = (\memory_unit|output_port_addr[1]~1_combout\ & (!\memory_unit|output_port_addr[0]~0_combout\ & (\cpu_u|control_unit_module|write~0_combout\ & \memory_unit|output_port_addr[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|output_port_addr[1]~1_combout\,
	datab => \memory_unit|output_port_addr[0]~0_combout\,
	datac => \cpu_u|control_unit_module|write~0_combout\,
	datad => \memory_unit|output_port_addr[2]~2_combout\,
	combout => \memory_unit|Output_Ports_u|Decoder0~12_combout\);

-- Location: LCCOMB_X52_Y64_N26
\memory_unit|Output_Ports_u|Decoder0~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|Decoder0~13_combout\ = (!\memory_unit|output_port_addr[3]~3_combout\ & \memory_unit|Output_Ports_u|Decoder0~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory_unit|output_port_addr[3]~3_combout\,
	datad => \memory_unit|Output_Ports_u|Decoder0~12_combout\,
	combout => \memory_unit|Output_Ports_u|Decoder0~13_combout\);

-- Location: FF_X52_Y64_N29
\memory_unit|Output_Ports_u|RAM[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[6][0]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[6][0]~q\);

-- Location: LCCOMB_X52_Y64_N6
\memory_unit|Output_Ports_u|RAM[6][1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[6][1]~feeder_combout\ = \cpu_u|data_path_u|BUS1[1]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[6][1]~feeder_combout\);

-- Location: FF_X52_Y64_N7
\memory_unit|Output_Ports_u|RAM[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[6][1]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[6][1]~q\);

-- Location: LCCOMB_X52_Y64_N24
\memory_unit|Output_Ports_u|RAM[6][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[6][2]~feeder_combout\ = \cpu_u|data_path_u|BUS1[2]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[6][2]~feeder_combout\);

-- Location: FF_X52_Y64_N25
\memory_unit|Output_Ports_u|RAM[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[6][2]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[6][2]~q\);

-- Location: FF_X52_Y64_N27
\memory_unit|Output_Ports_u|RAM[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \memory_unit|Output_Ports_u|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[6][3]~q\);

-- Location: LCCOMB_X52_Y64_N4
\memory_unit|Output_Ports_u|RAM[6][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[6][4]~feeder_combout\ = \cpu_u|data_path_u|BUS1[4]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[6][4]~feeder_combout\);

-- Location: FF_X52_Y64_N5
\memory_unit|Output_Ports_u|RAM[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[6][4]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[6][4]~q\);

-- Location: LCCOMB_X52_Y64_N18
\memory_unit|Output_Ports_u|RAM[6][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[6][5]~feeder_combout\ = \cpu_u|data_path_u|BUS1[5]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[6][5]~feeder_combout\);

-- Location: FF_X52_Y64_N19
\memory_unit|Output_Ports_u|RAM[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[6][5]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[6][5]~q\);

-- Location: LCCOMB_X52_Y64_N0
\memory_unit|Output_Ports_u|RAM[6][6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[6][6]~feeder_combout\ = \cpu_u|data_path_u|BUS1[6]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[6][6]~feeder_combout\);

-- Location: FF_X52_Y64_N1
\memory_unit|Output_Ports_u|RAM[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[6][6]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[6][6]~q\);

-- Location: LCCOMB_X52_Y64_N30
\memory_unit|Output_Ports_u|RAM[6][7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[6][7]~feeder_combout\ = \cpu_u|data_path_u|BUS1[7]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[6][7]~feeder_combout\);

-- Location: FF_X52_Y64_N31
\memory_unit|Output_Ports_u|RAM[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[6][7]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[6][7]~q\);

-- Location: LCCOMB_X65_Y53_N12
\memory_unit|Output_Ports_u|RAM[7][0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[7][0]~feeder_combout\ = \cpu_u|data_path_u|BUS1[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[7][0]~feeder_combout\);

-- Location: LCCOMB_X61_Y51_N2
\memory_unit|Output_Ports_u|Decoder0~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|Decoder0~14_combout\ = (\memory_unit|output_port_addr[1]~1_combout\ & (\memory_unit|output_port_addr[0]~0_combout\ & (\cpu_u|control_unit_module|write~0_combout\ & \memory_unit|output_port_addr[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|output_port_addr[1]~1_combout\,
	datab => \memory_unit|output_port_addr[0]~0_combout\,
	datac => \cpu_u|control_unit_module|write~0_combout\,
	datad => \memory_unit|output_port_addr[2]~2_combout\,
	combout => \memory_unit|Output_Ports_u|Decoder0~14_combout\);

-- Location: LCCOMB_X65_Y53_N24
\memory_unit|Output_Ports_u|Decoder0~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|Decoder0~15_combout\ = (!\memory_unit|output_port_addr[3]~3_combout\ & \memory_unit|Output_Ports_u|Decoder0~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory_unit|output_port_addr[3]~3_combout\,
	datad => \memory_unit|Output_Ports_u|Decoder0~14_combout\,
	combout => \memory_unit|Output_Ports_u|Decoder0~15_combout\);

-- Location: FF_X65_Y53_N13
\memory_unit|Output_Ports_u|RAM[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[7][0]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[7][0]~q\);

-- Location: LCCOMB_X65_Y53_N30
\memory_unit|Output_Ports_u|RAM[7][1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[7][1]~feeder_combout\ = \cpu_u|data_path_u|BUS1[1]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[7][1]~feeder_combout\);

-- Location: FF_X65_Y53_N31
\memory_unit|Output_Ports_u|RAM[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[7][1]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[7][1]~q\);

-- Location: LCCOMB_X64_Y52_N24
\memory_unit|Output_Ports_u|RAM[7][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[7][2]~feeder_combout\ = \cpu_u|data_path_u|BUS1[2]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[7][2]~feeder_combout\);

-- Location: FF_X64_Y52_N25
\memory_unit|Output_Ports_u|RAM[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[7][2]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[7][2]~q\);

-- Location: LCCOMB_X65_Y53_N28
\memory_unit|Output_Ports_u|RAM[7][3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[7][3]~feeder_combout\ = \cpu_u|data_path_u|BUS1[3]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[7][3]~feeder_combout\);

-- Location: FF_X65_Y53_N29
\memory_unit|Output_Ports_u|RAM[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[7][3]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[7][3]~q\);

-- Location: LCCOMB_X65_Y53_N22
\memory_unit|Output_Ports_u|RAM[7][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[7][4]~feeder_combout\ = \cpu_u|data_path_u|BUS1[4]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[7][4]~feeder_combout\);

-- Location: FF_X65_Y53_N23
\memory_unit|Output_Ports_u|RAM[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[7][4]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[7][4]~q\);

-- Location: FF_X65_Y53_N25
\memory_unit|Output_Ports_u|RAM[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \memory_unit|Output_Ports_u|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[7][5]~q\);

-- Location: LCCOMB_X63_Y53_N4
\memory_unit|Output_Ports_u|RAM[7][6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[7][6]~feeder_combout\ = \cpu_u|data_path_u|BUS1[6]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[7][6]~feeder_combout\);

-- Location: FF_X63_Y53_N5
\memory_unit|Output_Ports_u|RAM[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[7][6]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[7][6]~q\);

-- Location: LCCOMB_X65_Y53_N26
\memory_unit|Output_Ports_u|RAM[7][7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[7][7]~feeder_combout\ = \cpu_u|data_path_u|BUS1[7]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[7][7]~feeder_combout\);

-- Location: FF_X65_Y53_N27
\memory_unit|Output_Ports_u|RAM[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[7][7]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[7][7]~q\);

-- Location: LCCOMB_X52_Y63_N20
\memory_unit|Output_Ports_u|Decoder0~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|Decoder0~16_combout\ = (\memory_unit|Output_Ports_u|Decoder0~0_combout\ & \memory_unit|output_port_addr[3]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|Output_Ports_u|Decoder0~0_combout\,
	datad => \memory_unit|output_port_addr[3]~3_combout\,
	combout => \memory_unit|Output_Ports_u|Decoder0~16_combout\);

-- Location: FF_X52_Y63_N21
\memory_unit|Output_Ports_u|RAM[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \memory_unit|Output_Ports_u|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[8][0]~q\);

-- Location: LCCOMB_X52_Y63_N22
\memory_unit|Output_Ports_u|RAM[8][1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[8][1]~feeder_combout\ = \cpu_u|data_path_u|BUS1[1]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[8][1]~feeder_combout\);

-- Location: FF_X52_Y63_N23
\memory_unit|Output_Ports_u|RAM[8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[8][1]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[8][1]~q\);

-- Location: LCCOMB_X52_Y63_N12
\memory_unit|Output_Ports_u|RAM[8][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[8][2]~feeder_combout\ = \cpu_u|data_path_u|BUS1[2]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[8][2]~feeder_combout\);

-- Location: FF_X52_Y63_N13
\memory_unit|Output_Ports_u|RAM[8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[8][2]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[8][2]~q\);

-- Location: LCCOMB_X52_Y63_N26
\memory_unit|Output_Ports_u|RAM[8][3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[8][3]~feeder_combout\ = \cpu_u|data_path_u|BUS1[3]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[8][3]~feeder_combout\);

-- Location: FF_X52_Y63_N27
\memory_unit|Output_Ports_u|RAM[8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[8][3]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[8][3]~q\);

-- Location: LCCOMB_X52_Y63_N4
\memory_unit|Output_Ports_u|RAM[8][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[8][4]~feeder_combout\ = \cpu_u|data_path_u|BUS1[4]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[8][4]~feeder_combout\);

-- Location: FF_X52_Y63_N5
\memory_unit|Output_Ports_u|RAM[8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[8][4]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[8][4]~q\);

-- Location: LCCOMB_X52_Y63_N14
\memory_unit|Output_Ports_u|RAM[8][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[8][5]~feeder_combout\ = \cpu_u|data_path_u|BUS1[5]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[8][5]~feeder_combout\);

-- Location: FF_X52_Y63_N15
\memory_unit|Output_Ports_u|RAM[8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[8][5]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[8][5]~q\);

-- Location: LCCOMB_X52_Y63_N28
\memory_unit|Output_Ports_u|RAM[8][6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[8][6]~feeder_combout\ = \cpu_u|data_path_u|BUS1[6]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[8][6]~feeder_combout\);

-- Location: FF_X52_Y63_N29
\memory_unit|Output_Ports_u|RAM[8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[8][6]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[8][6]~q\);

-- Location: LCCOMB_X52_Y63_N18
\memory_unit|Output_Ports_u|RAM[8][7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[8][7]~feeder_combout\ = \cpu_u|data_path_u|BUS1[7]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[8][7]~feeder_combout\);

-- Location: FF_X52_Y63_N19
\memory_unit|Output_Ports_u|RAM[8][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[8][7]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[8][7]~q\);

-- Location: LCCOMB_X65_Y59_N24
\memory_unit|Output_Ports_u|RAM[9][0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[9][0]~feeder_combout\ = \cpu_u|data_path_u|BUS1[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[9][0]~feeder_combout\);

-- Location: LCCOMB_X65_Y59_N0
\memory_unit|Output_Ports_u|Decoder0~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|Decoder0~17_combout\ = (\memory_unit|output_port_addr[3]~3_combout\ & \memory_unit|Output_Ports_u|Decoder0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|output_port_addr[3]~3_combout\,
	datad => \memory_unit|Output_Ports_u|Decoder0~2_combout\,
	combout => \memory_unit|Output_Ports_u|Decoder0~17_combout\);

-- Location: FF_X65_Y59_N25
\memory_unit|Output_Ports_u|RAM[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[9][0]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[9][0]~q\);

-- Location: LCCOMB_X65_Y59_N26
\memory_unit|Output_Ports_u|RAM[9][1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[9][1]~feeder_combout\ = \cpu_u|data_path_u|BUS1[1]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[9][1]~feeder_combout\);

-- Location: FF_X65_Y59_N27
\memory_unit|Output_Ports_u|RAM[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[9][1]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[9][1]~q\);

-- Location: FF_X65_Y59_N1
\memory_unit|Output_Ports_u|RAM[9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \memory_unit|Output_Ports_u|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[9][2]~q\);

-- Location: LCCOMB_X65_Y59_N10
\memory_unit|Output_Ports_u|RAM[9][3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[9][3]~feeder_combout\ = \cpu_u|data_path_u|BUS1[3]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[9][3]~feeder_combout\);

-- Location: FF_X65_Y59_N11
\memory_unit|Output_Ports_u|RAM[9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[9][3]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[9][3]~q\);

-- Location: LCCOMB_X65_Y59_N4
\memory_unit|Output_Ports_u|RAM[9][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[9][4]~feeder_combout\ = \cpu_u|data_path_u|BUS1[4]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[9][4]~feeder_combout\);

-- Location: FF_X65_Y59_N5
\memory_unit|Output_Ports_u|RAM[9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[9][4]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[9][4]~q\);

-- Location: LCCOMB_X65_Y59_N2
\memory_unit|Output_Ports_u|RAM[9][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[9][5]~feeder_combout\ = \cpu_u|data_path_u|BUS1[5]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[9][5]~feeder_combout\);

-- Location: FF_X65_Y59_N3
\memory_unit|Output_Ports_u|RAM[9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[9][5]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[9][5]~q\);

-- Location: LCCOMB_X65_Y59_N28
\memory_unit|Output_Ports_u|RAM[9][6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[9][6]~feeder_combout\ = \cpu_u|data_path_u|BUS1[6]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[9][6]~feeder_combout\);

-- Location: FF_X65_Y59_N29
\memory_unit|Output_Ports_u|RAM[9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[9][6]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[9][6]~q\);

-- Location: LCCOMB_X65_Y59_N22
\memory_unit|Output_Ports_u|RAM[9][7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[9][7]~feeder_combout\ = \cpu_u|data_path_u|BUS1[7]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[9][7]~feeder_combout\);

-- Location: FF_X65_Y59_N23
\memory_unit|Output_Ports_u|RAM[9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[9][7]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[9][7]~q\);

-- Location: LCCOMB_X62_Y64_N0
\memory_unit|Output_Ports_u|RAM[10][0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[10][0]~feeder_combout\ = \cpu_u|data_path_u|BUS1[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[10][0]~feeder_combout\);

-- Location: LCCOMB_X62_Y64_N30
\memory_unit|Output_Ports_u|Decoder0~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|Decoder0~18_combout\ = (\memory_unit|output_port_addr[3]~3_combout\ & \memory_unit|Output_Ports_u|Decoder0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|output_port_addr[3]~3_combout\,
	datad => \memory_unit|Output_Ports_u|Decoder0~4_combout\,
	combout => \memory_unit|Output_Ports_u|Decoder0~18_combout\);

-- Location: FF_X62_Y64_N1
\memory_unit|Output_Ports_u|RAM[10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[10][0]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[10][0]~q\);

-- Location: LCCOMB_X62_Y64_N6
\memory_unit|Output_Ports_u|RAM[10][1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[10][1]~feeder_combout\ = \cpu_u|data_path_u|BUS1[1]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[10][1]~feeder_combout\);

-- Location: FF_X62_Y64_N7
\memory_unit|Output_Ports_u|RAM[10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[10][1]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[10][1]~q\);

-- Location: LCCOMB_X62_Y64_N12
\memory_unit|Output_Ports_u|RAM[10][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[10][2]~feeder_combout\ = \cpu_u|data_path_u|BUS1[2]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[10][2]~feeder_combout\);

-- Location: FF_X62_Y64_N13
\memory_unit|Output_Ports_u|RAM[10][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[10][2]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[10][2]~q\);

-- Location: LCCOMB_X62_Y64_N14
\memory_unit|Output_Ports_u|RAM[10][3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[10][3]~feeder_combout\ = \cpu_u|data_path_u|BUS1[3]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[10][3]~feeder_combout\);

-- Location: FF_X62_Y64_N15
\memory_unit|Output_Ports_u|RAM[10][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[10][3]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[10][3]~q\);

-- Location: LCCOMB_X62_Y64_N8
\memory_unit|Output_Ports_u|RAM[10][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[10][4]~feeder_combout\ = \cpu_u|data_path_u|BUS1[4]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[10][4]~feeder_combout\);

-- Location: FF_X62_Y64_N9
\memory_unit|Output_Ports_u|RAM[10][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[10][4]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[10][4]~q\);

-- Location: LCCOMB_X62_Y64_N22
\memory_unit|Output_Ports_u|RAM[10][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[10][5]~feeder_combout\ = \cpu_u|data_path_u|BUS1[5]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[10][5]~feeder_combout\);

-- Location: FF_X62_Y64_N23
\memory_unit|Output_Ports_u|RAM[10][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[10][5]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[10][5]~q\);

-- Location: LCCOMB_X62_Y64_N28
\memory_unit|Output_Ports_u|RAM[10][6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[10][6]~feeder_combout\ = \cpu_u|data_path_u|BUS1[6]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[10][6]~feeder_combout\);

-- Location: FF_X62_Y64_N29
\memory_unit|Output_Ports_u|RAM[10][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[10][6]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[10][6]~q\);

-- Location: FF_X62_Y64_N31
\memory_unit|Output_Ports_u|RAM[10][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \memory_unit|Output_Ports_u|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[10][7]~q\);

-- Location: LCCOMB_X53_Y63_N6
\memory_unit|Output_Ports_u|RAM[11][0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[11][0]~feeder_combout\ = \cpu_u|data_path_u|BUS1[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[11][0]~feeder_combout\);

-- Location: LCCOMB_X53_Y63_N4
\memory_unit|Output_Ports_u|Decoder0~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|Decoder0~19_combout\ = (\memory_unit|output_port_addr[3]~3_combout\ & \memory_unit|Output_Ports_u|Decoder0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|output_port_addr[3]~3_combout\,
	datad => \memory_unit|Output_Ports_u|Decoder0~6_combout\,
	combout => \memory_unit|Output_Ports_u|Decoder0~19_combout\);

-- Location: FF_X53_Y63_N7
\memory_unit|Output_Ports_u|RAM[11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[11][0]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[11][0]~q\);

-- Location: FF_X53_Y63_N5
\memory_unit|Output_Ports_u|RAM[11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \memory_unit|Output_Ports_u|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[11][1]~q\);

-- Location: LCCOMB_X53_Y63_N26
\memory_unit|Output_Ports_u|RAM[11][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[11][2]~feeder_combout\ = \cpu_u|data_path_u|BUS1[2]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[11][2]~feeder_combout\);

-- Location: FF_X53_Y63_N27
\memory_unit|Output_Ports_u|RAM[11][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[11][2]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[11][2]~q\);

-- Location: LCCOMB_X53_Y63_N20
\memory_unit|Output_Ports_u|RAM[11][3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[11][3]~feeder_combout\ = \cpu_u|data_path_u|BUS1[3]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[11][3]~feeder_combout\);

-- Location: FF_X53_Y63_N21
\memory_unit|Output_Ports_u|RAM[11][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[11][3]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[11][3]~q\);

-- Location: LCCOMB_X53_Y63_N22
\memory_unit|Output_Ports_u|RAM[11][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[11][4]~feeder_combout\ = \cpu_u|data_path_u|BUS1[4]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[11][4]~feeder_combout\);

-- Location: FF_X53_Y63_N23
\memory_unit|Output_Ports_u|RAM[11][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[11][4]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[11][4]~q\);

-- Location: LCCOMB_X53_Y63_N24
\memory_unit|Output_Ports_u|RAM[11][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[11][5]~feeder_combout\ = \cpu_u|data_path_u|BUS1[5]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[11][5]~feeder_combout\);

-- Location: FF_X53_Y63_N25
\memory_unit|Output_Ports_u|RAM[11][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[11][5]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[11][5]~q\);

-- Location: LCCOMB_X53_Y63_N14
\memory_unit|Output_Ports_u|RAM[11][6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[11][6]~feeder_combout\ = \cpu_u|data_path_u|BUS1[6]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[11][6]~feeder_combout\);

-- Location: FF_X53_Y63_N15
\memory_unit|Output_Ports_u|RAM[11][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[11][6]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[11][6]~q\);

-- Location: LCCOMB_X53_Y63_N28
\memory_unit|Output_Ports_u|RAM[11][7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[11][7]~feeder_combout\ = \cpu_u|data_path_u|BUS1[7]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[11][7]~feeder_combout\);

-- Location: FF_X53_Y63_N29
\memory_unit|Output_Ports_u|RAM[11][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[11][7]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[11][7]~q\);

-- Location: LCCOMB_X62_Y64_N16
\memory_unit|Output_Ports_u|Decoder0~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|Decoder0~20_combout\ = (\memory_unit|output_port_addr[3]~3_combout\ & \memory_unit|Output_Ports_u|Decoder0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_unit|output_port_addr[3]~3_combout\,
	datad => \memory_unit|Output_Ports_u|Decoder0~8_combout\,
	combout => \memory_unit|Output_Ports_u|Decoder0~20_combout\);

-- Location: FF_X62_Y64_N17
\memory_unit|Output_Ports_u|RAM[12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \memory_unit|Output_Ports_u|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[12][0]~q\);

-- Location: LCCOMB_X62_Y64_N10
\memory_unit|Output_Ports_u|RAM[12][1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[12][1]~feeder_combout\ = \cpu_u|data_path_u|BUS1[1]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[12][1]~feeder_combout\);

-- Location: FF_X62_Y64_N11
\memory_unit|Output_Ports_u|RAM[12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[12][1]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[12][1]~q\);

-- Location: LCCOMB_X62_Y64_N24
\memory_unit|Output_Ports_u|RAM[12][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[12][2]~feeder_combout\ = \cpu_u|data_path_u|BUS1[2]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[12][2]~feeder_combout\);

-- Location: FF_X62_Y64_N25
\memory_unit|Output_Ports_u|RAM[12][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[12][2]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[12][2]~q\);

-- Location: LCCOMB_X62_Y64_N18
\memory_unit|Output_Ports_u|RAM[12][3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[12][3]~feeder_combout\ = \cpu_u|data_path_u|BUS1[3]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[12][3]~feeder_combout\);

-- Location: FF_X62_Y64_N19
\memory_unit|Output_Ports_u|RAM[12][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[12][3]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[12][3]~q\);

-- Location: LCCOMB_X62_Y64_N4
\memory_unit|Output_Ports_u|RAM[12][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[12][4]~feeder_combout\ = \cpu_u|data_path_u|BUS1[4]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[12][4]~feeder_combout\);

-- Location: FF_X62_Y64_N5
\memory_unit|Output_Ports_u|RAM[12][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[12][4]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[12][4]~q\);

-- Location: LCCOMB_X62_Y64_N26
\memory_unit|Output_Ports_u|RAM[12][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[12][5]~feeder_combout\ = \cpu_u|data_path_u|BUS1[5]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[12][5]~feeder_combout\);

-- Location: FF_X62_Y64_N27
\memory_unit|Output_Ports_u|RAM[12][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[12][5]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[12][5]~q\);

-- Location: LCCOMB_X62_Y64_N20
\memory_unit|Output_Ports_u|RAM[12][6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[12][6]~feeder_combout\ = \cpu_u|data_path_u|BUS1[6]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[12][6]~feeder_combout\);

-- Location: FF_X62_Y64_N21
\memory_unit|Output_Ports_u|RAM[12][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[12][6]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[12][6]~q\);

-- Location: LCCOMB_X62_Y64_N2
\memory_unit|Output_Ports_u|RAM[12][7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[12][7]~feeder_combout\ = \cpu_u|data_path_u|BUS1[7]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[12][7]~feeder_combout\);

-- Location: FF_X62_Y64_N3
\memory_unit|Output_Ports_u|RAM[12][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[12][7]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[12][7]~q\);

-- Location: LCCOMB_X54_Y64_N0
\memory_unit|Output_Ports_u|RAM[13][0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[13][0]~feeder_combout\ = \cpu_u|data_path_u|BUS1[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[13][0]~feeder_combout\);

-- Location: LCCOMB_X54_Y64_N28
\memory_unit|Output_Ports_u|Decoder0~21\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|Decoder0~21_combout\ = (\memory_unit|output_port_addr[3]~3_combout\ & \memory_unit|Output_Ports_u|Decoder0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory_unit|output_port_addr[3]~3_combout\,
	datad => \memory_unit|Output_Ports_u|Decoder0~10_combout\,
	combout => \memory_unit|Output_Ports_u|Decoder0~21_combout\);

-- Location: FF_X54_Y64_N1
\memory_unit|Output_Ports_u|RAM[13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[13][0]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[13][0]~q\);

-- Location: LCCOMB_X55_Y64_N0
\memory_unit|Output_Ports_u|RAM[13][1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[13][1]~feeder_combout\ = \cpu_u|data_path_u|BUS1[1]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[13][1]~feeder_combout\);

-- Location: FF_X55_Y64_N1
\memory_unit|Output_Ports_u|RAM[13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[13][1]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[13][1]~q\);

-- Location: LCCOMB_X54_Y64_N26
\memory_unit|Output_Ports_u|RAM[13][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[13][2]~feeder_combout\ = \cpu_u|data_path_u|BUS1[2]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[13][2]~feeder_combout\);

-- Location: FF_X54_Y64_N27
\memory_unit|Output_Ports_u|RAM[13][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[13][2]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[13][2]~q\);

-- Location: LCCOMB_X54_Y64_N24
\memory_unit|Output_Ports_u|RAM[13][3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[13][3]~feeder_combout\ = \cpu_u|data_path_u|BUS1[3]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[13][3]~feeder_combout\);

-- Location: FF_X54_Y64_N25
\memory_unit|Output_Ports_u|RAM[13][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[13][3]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[13][3]~q\);

-- Location: LCCOMB_X54_Y64_N30
\memory_unit|Output_Ports_u|RAM[13][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[13][4]~feeder_combout\ = \cpu_u|data_path_u|BUS1[4]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[13][4]~feeder_combout\);

-- Location: FF_X54_Y64_N31
\memory_unit|Output_Ports_u|RAM[13][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[13][4]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[13][4]~q\);

-- Location: FF_X54_Y64_N29
\memory_unit|Output_Ports_u|RAM[13][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \memory_unit|Output_Ports_u|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[13][5]~q\);

-- Location: LCCOMB_X54_Y64_N2
\memory_unit|Output_Ports_u|RAM[13][6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[13][6]~feeder_combout\ = \cpu_u|data_path_u|BUS1[6]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[13][6]~feeder_combout\);

-- Location: FF_X54_Y64_N3
\memory_unit|Output_Ports_u|RAM[13][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[13][6]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[13][6]~q\);

-- Location: LCCOMB_X54_Y64_N20
\memory_unit|Output_Ports_u|RAM[13][7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[13][7]~feeder_combout\ = \cpu_u|data_path_u|BUS1[7]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[13][7]~feeder_combout\);

-- Location: FF_X54_Y64_N21
\memory_unit|Output_Ports_u|RAM[13][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[13][7]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[13][7]~q\);

-- Location: LCCOMB_X52_Y63_N8
\memory_unit|Output_Ports_u|Decoder0~22\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|Decoder0~22_combout\ = (\memory_unit|output_port_addr[3]~3_combout\ & \memory_unit|Output_Ports_u|Decoder0~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory_unit|output_port_addr[3]~3_combout\,
	datad => \memory_unit|Output_Ports_u|Decoder0~12_combout\,
	combout => \memory_unit|Output_Ports_u|Decoder0~22_combout\);

-- Location: FF_X52_Y63_N9
\memory_unit|Output_Ports_u|RAM[14][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \memory_unit|Output_Ports_u|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[14][0]~q\);

-- Location: LCCOMB_X52_Y63_N30
\memory_unit|Output_Ports_u|RAM[14][1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[14][1]~feeder_combout\ = \cpu_u|data_path_u|BUS1[1]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[14][1]~feeder_combout\);

-- Location: FF_X52_Y63_N31
\memory_unit|Output_Ports_u|RAM[14][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[14][1]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[14][1]~q\);

-- Location: LCCOMB_X52_Y63_N16
\memory_unit|Output_Ports_u|RAM[14][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[14][2]~feeder_combout\ = \cpu_u|data_path_u|BUS1[2]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[14][2]~feeder_combout\);

-- Location: FF_X52_Y63_N17
\memory_unit|Output_Ports_u|RAM[14][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[14][2]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[14][2]~q\);

-- Location: LCCOMB_X52_Y63_N6
\memory_unit|Output_Ports_u|RAM[14][3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[14][3]~feeder_combout\ = \cpu_u|data_path_u|BUS1[3]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[14][3]~feeder_combout\);

-- Location: FF_X52_Y63_N7
\memory_unit|Output_Ports_u|RAM[14][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[14][3]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[14][3]~q\);

-- Location: LCCOMB_X52_Y63_N0
\memory_unit|Output_Ports_u|RAM[14][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[14][4]~feeder_combout\ = \cpu_u|data_path_u|BUS1[4]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[14][4]~feeder_combout\);

-- Location: FF_X52_Y63_N1
\memory_unit|Output_Ports_u|RAM[14][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[14][4]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[14][4]~q\);

-- Location: LCCOMB_X52_Y63_N10
\memory_unit|Output_Ports_u|RAM[14][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[14][5]~feeder_combout\ = \cpu_u|data_path_u|BUS1[5]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[14][5]~feeder_combout\);

-- Location: FF_X52_Y63_N11
\memory_unit|Output_Ports_u|RAM[14][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[14][5]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[14][5]~q\);

-- Location: LCCOMB_X52_Y63_N24
\memory_unit|Output_Ports_u|RAM[14][6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[14][6]~feeder_combout\ = \cpu_u|data_path_u|BUS1[6]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[14][6]~feeder_combout\);

-- Location: FF_X52_Y63_N25
\memory_unit|Output_Ports_u|RAM[14][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[14][6]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[14][6]~q\);

-- Location: LCCOMB_X52_Y63_N2
\memory_unit|Output_Ports_u|RAM[14][7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[14][7]~feeder_combout\ = \cpu_u|data_path_u|BUS1[7]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[14][7]~feeder_combout\);

-- Location: FF_X52_Y63_N3
\memory_unit|Output_Ports_u|RAM[14][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[14][7]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[14][7]~q\);

-- Location: LCCOMB_X65_Y59_N8
\memory_unit|Output_Ports_u|RAM[15][0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[15][0]~feeder_combout\ = \cpu_u|data_path_u|BUS1[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[0]~1_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[15][0]~feeder_combout\);

-- Location: LCCOMB_X65_Y59_N12
\memory_unit|Output_Ports_u|Decoder0~23\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|Decoder0~23_combout\ = (\memory_unit|Output_Ports_u|Decoder0~14_combout\ & \memory_unit|output_port_addr[3]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory_unit|Output_Ports_u|Decoder0~14_combout\,
	datad => \memory_unit|output_port_addr[3]~3_combout\,
	combout => \memory_unit|Output_Ports_u|Decoder0~23_combout\);

-- Location: FF_X65_Y59_N9
\memory_unit|Output_Ports_u|RAM[15][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[15][0]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[15][0]~q\);

-- Location: LCCOMB_X65_Y59_N18
\memory_unit|Output_Ports_u|RAM[15][1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[15][1]~feeder_combout\ = \cpu_u|data_path_u|BUS1[1]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[1]~3_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[15][1]~feeder_combout\);

-- Location: FF_X65_Y59_N19
\memory_unit|Output_Ports_u|RAM[15][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[15][1]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[15][1]~q\);

-- Location: LCCOMB_X65_Y59_N16
\memory_unit|Output_Ports_u|RAM[15][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[15][2]~feeder_combout\ = \cpu_u|data_path_u|BUS1[2]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[2]~5_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[15][2]~feeder_combout\);

-- Location: FF_X65_Y59_N17
\memory_unit|Output_Ports_u|RAM[15][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[15][2]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[15][2]~q\);

-- Location: LCCOMB_X65_Y59_N6
\memory_unit|Output_Ports_u|RAM[15][3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[15][3]~feeder_combout\ = \cpu_u|data_path_u|BUS1[3]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[3]~7_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[15][3]~feeder_combout\);

-- Location: FF_X65_Y59_N7
\memory_unit|Output_Ports_u|RAM[15][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[15][3]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[15][3]~q\);

-- Location: FF_X65_Y59_N13
\memory_unit|Output_Ports_u|RAM[15][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \cpu_u|data_path_u|BUS1[4]~9_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \memory_unit|Output_Ports_u|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[15][4]~q\);

-- Location: LCCOMB_X65_Y59_N14
\memory_unit|Output_Ports_u|RAM[15][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[15][5]~feeder_combout\ = \cpu_u|data_path_u|BUS1[5]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[5]~11_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[15][5]~feeder_combout\);

-- Location: FF_X65_Y59_N15
\memory_unit|Output_Ports_u|RAM[15][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[15][5]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[15][5]~q\);

-- Location: LCCOMB_X65_Y59_N20
\memory_unit|Output_Ports_u|RAM[15][6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[15][6]~feeder_combout\ = \cpu_u|data_path_u|BUS1[6]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu_u|data_path_u|BUS1[6]~13_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[15][6]~feeder_combout\);

-- Location: FF_X65_Y59_N21
\memory_unit|Output_Ports_u|RAM[15][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[15][6]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[15][6]~q\);

-- Location: LCCOMB_X65_Y59_N30
\memory_unit|Output_Ports_u|RAM[15][7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \memory_unit|Output_Ports_u|RAM[15][7]~feeder_combout\ = \cpu_u|data_path_u|BUS1[7]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu_u|data_path_u|BUS1[7]~15_combout\,
	combout => \memory_unit|Output_Ports_u|RAM[15][7]~feeder_combout\);

-- Location: FF_X65_Y59_N31
\memory_unit|Output_Ports_u|RAM[15][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory_unit|Output_Ports_u|RAM[15][7]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \memory_unit|Output_Ports_u|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory_unit|Output_Ports_u|RAM[15][7]~q\);

ww_port_out_00(0) <= \port_out_00[0]~output_o\;

ww_port_out_00(1) <= \port_out_00[1]~output_o\;

ww_port_out_00(2) <= \port_out_00[2]~output_o\;

ww_port_out_00(3) <= \port_out_00[3]~output_o\;

ww_port_out_00(4) <= \port_out_00[4]~output_o\;

ww_port_out_00(5) <= \port_out_00[5]~output_o\;

ww_port_out_00(6) <= \port_out_00[6]~output_o\;

ww_port_out_00(7) <= \port_out_00[7]~output_o\;

ww_port_out_01(0) <= \port_out_01[0]~output_o\;

ww_port_out_01(1) <= \port_out_01[1]~output_o\;

ww_port_out_01(2) <= \port_out_01[2]~output_o\;

ww_port_out_01(3) <= \port_out_01[3]~output_o\;

ww_port_out_01(4) <= \port_out_01[4]~output_o\;

ww_port_out_01(5) <= \port_out_01[5]~output_o\;

ww_port_out_01(6) <= \port_out_01[6]~output_o\;

ww_port_out_01(7) <= \port_out_01[7]~output_o\;

ww_port_out_02(0) <= \port_out_02[0]~output_o\;

ww_port_out_02(1) <= \port_out_02[1]~output_o\;

ww_port_out_02(2) <= \port_out_02[2]~output_o\;

ww_port_out_02(3) <= \port_out_02[3]~output_o\;

ww_port_out_02(4) <= \port_out_02[4]~output_o\;

ww_port_out_02(5) <= \port_out_02[5]~output_o\;

ww_port_out_02(6) <= \port_out_02[6]~output_o\;

ww_port_out_02(7) <= \port_out_02[7]~output_o\;

ww_port_out_03(0) <= \port_out_03[0]~output_o\;

ww_port_out_03(1) <= \port_out_03[1]~output_o\;

ww_port_out_03(2) <= \port_out_03[2]~output_o\;

ww_port_out_03(3) <= \port_out_03[3]~output_o\;

ww_port_out_03(4) <= \port_out_03[4]~output_o\;

ww_port_out_03(5) <= \port_out_03[5]~output_o\;

ww_port_out_03(6) <= \port_out_03[6]~output_o\;

ww_port_out_03(7) <= \port_out_03[7]~output_o\;

ww_port_out_04(0) <= \port_out_04[0]~output_o\;

ww_port_out_04(1) <= \port_out_04[1]~output_o\;

ww_port_out_04(2) <= \port_out_04[2]~output_o\;

ww_port_out_04(3) <= \port_out_04[3]~output_o\;

ww_port_out_04(4) <= \port_out_04[4]~output_o\;

ww_port_out_04(5) <= \port_out_04[5]~output_o\;

ww_port_out_04(6) <= \port_out_04[6]~output_o\;

ww_port_out_04(7) <= \port_out_04[7]~output_o\;

ww_port_out_05(0) <= \port_out_05[0]~output_o\;

ww_port_out_05(1) <= \port_out_05[1]~output_o\;

ww_port_out_05(2) <= \port_out_05[2]~output_o\;

ww_port_out_05(3) <= \port_out_05[3]~output_o\;

ww_port_out_05(4) <= \port_out_05[4]~output_o\;

ww_port_out_05(5) <= \port_out_05[5]~output_o\;

ww_port_out_05(6) <= \port_out_05[6]~output_o\;

ww_port_out_05(7) <= \port_out_05[7]~output_o\;

ww_port_out_06(0) <= \port_out_06[0]~output_o\;

ww_port_out_06(1) <= \port_out_06[1]~output_o\;

ww_port_out_06(2) <= \port_out_06[2]~output_o\;

ww_port_out_06(3) <= \port_out_06[3]~output_o\;

ww_port_out_06(4) <= \port_out_06[4]~output_o\;

ww_port_out_06(5) <= \port_out_06[5]~output_o\;

ww_port_out_06(6) <= \port_out_06[6]~output_o\;

ww_port_out_06(7) <= \port_out_06[7]~output_o\;

ww_port_out_07(0) <= \port_out_07[0]~output_o\;

ww_port_out_07(1) <= \port_out_07[1]~output_o\;

ww_port_out_07(2) <= \port_out_07[2]~output_o\;

ww_port_out_07(3) <= \port_out_07[3]~output_o\;

ww_port_out_07(4) <= \port_out_07[4]~output_o\;

ww_port_out_07(5) <= \port_out_07[5]~output_o\;

ww_port_out_07(6) <= \port_out_07[6]~output_o\;

ww_port_out_07(7) <= \port_out_07[7]~output_o\;

ww_port_out_08(0) <= \port_out_08[0]~output_o\;

ww_port_out_08(1) <= \port_out_08[1]~output_o\;

ww_port_out_08(2) <= \port_out_08[2]~output_o\;

ww_port_out_08(3) <= \port_out_08[3]~output_o\;

ww_port_out_08(4) <= \port_out_08[4]~output_o\;

ww_port_out_08(5) <= \port_out_08[5]~output_o\;

ww_port_out_08(6) <= \port_out_08[6]~output_o\;

ww_port_out_08(7) <= \port_out_08[7]~output_o\;

ww_port_out_09(0) <= \port_out_09[0]~output_o\;

ww_port_out_09(1) <= \port_out_09[1]~output_o\;

ww_port_out_09(2) <= \port_out_09[2]~output_o\;

ww_port_out_09(3) <= \port_out_09[3]~output_o\;

ww_port_out_09(4) <= \port_out_09[4]~output_o\;

ww_port_out_09(5) <= \port_out_09[5]~output_o\;

ww_port_out_09(6) <= \port_out_09[6]~output_o\;

ww_port_out_09(7) <= \port_out_09[7]~output_o\;

ww_port_out_10(0) <= \port_out_10[0]~output_o\;

ww_port_out_10(1) <= \port_out_10[1]~output_o\;

ww_port_out_10(2) <= \port_out_10[2]~output_o\;

ww_port_out_10(3) <= \port_out_10[3]~output_o\;

ww_port_out_10(4) <= \port_out_10[4]~output_o\;

ww_port_out_10(5) <= \port_out_10[5]~output_o\;

ww_port_out_10(6) <= \port_out_10[6]~output_o\;

ww_port_out_10(7) <= \port_out_10[7]~output_o\;

ww_port_out_11(0) <= \port_out_11[0]~output_o\;

ww_port_out_11(1) <= \port_out_11[1]~output_o\;

ww_port_out_11(2) <= \port_out_11[2]~output_o\;

ww_port_out_11(3) <= \port_out_11[3]~output_o\;

ww_port_out_11(4) <= \port_out_11[4]~output_o\;

ww_port_out_11(5) <= \port_out_11[5]~output_o\;

ww_port_out_11(6) <= \port_out_11[6]~output_o\;

ww_port_out_11(7) <= \port_out_11[7]~output_o\;

ww_port_out_12(0) <= \port_out_12[0]~output_o\;

ww_port_out_12(1) <= \port_out_12[1]~output_o\;

ww_port_out_12(2) <= \port_out_12[2]~output_o\;

ww_port_out_12(3) <= \port_out_12[3]~output_o\;

ww_port_out_12(4) <= \port_out_12[4]~output_o\;

ww_port_out_12(5) <= \port_out_12[5]~output_o\;

ww_port_out_12(6) <= \port_out_12[6]~output_o\;

ww_port_out_12(7) <= \port_out_12[7]~output_o\;

ww_port_out_13(0) <= \port_out_13[0]~output_o\;

ww_port_out_13(1) <= \port_out_13[1]~output_o\;

ww_port_out_13(2) <= \port_out_13[2]~output_o\;

ww_port_out_13(3) <= \port_out_13[3]~output_o\;

ww_port_out_13(4) <= \port_out_13[4]~output_o\;

ww_port_out_13(5) <= \port_out_13[5]~output_o\;

ww_port_out_13(6) <= \port_out_13[6]~output_o\;

ww_port_out_13(7) <= \port_out_13[7]~output_o\;

ww_port_out_14(0) <= \port_out_14[0]~output_o\;

ww_port_out_14(1) <= \port_out_14[1]~output_o\;

ww_port_out_14(2) <= \port_out_14[2]~output_o\;

ww_port_out_14(3) <= \port_out_14[3]~output_o\;

ww_port_out_14(4) <= \port_out_14[4]~output_o\;

ww_port_out_14(5) <= \port_out_14[5]~output_o\;

ww_port_out_14(6) <= \port_out_14[6]~output_o\;

ww_port_out_14(7) <= \port_out_14[7]~output_o\;

ww_port_out_15(0) <= \port_out_15[0]~output_o\;

ww_port_out_15(1) <= \port_out_15[1]~output_o\;

ww_port_out_15(2) <= \port_out_15[2]~output_o\;

ww_port_out_15(3) <= \port_out_15[3]~output_o\;

ww_port_out_15(4) <= \port_out_15[4]~output_o\;

ww_port_out_15(5) <= \port_out_15[5]~output_o\;

ww_port_out_15(6) <= \port_out_15[6]~output_o\;

ww_port_out_15(7) <= \port_out_15[7]~output_o\;
END structure;


