Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr 16 03:34:36 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal          2           
TIMING-9   Warning           Unknown CDC Logic                                   1           
TIMING-18  Warning           Missing input or output delay                       36          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (55)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (55)
--------------------------------
 There are 55 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.316        0.000                      0                 1036        0.058        0.000                      0                 1036        3.000        0.000                       0                   426  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
clk_0                     {0.000 5.000}        10.000          100.000         
slowclk_gen/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_10         {0.000 50.000}       100.000         10.000          
  clkfbout_clk_10         {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0                           6.316        0.000                      0                  108        0.262        0.000                      0                  108        4.500        0.000                       0                    55  
slowclk_gen/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_10              80.807        0.000                      0                  928        0.058        0.000                      0                  928       49.500        0.000                       0                   367  
  clkfbout_clk_10                                                                                                                                                          17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group       From Clock       To Clock       
----------       ----------       --------       
(none)           clk_out1_clk_10  clk_0            


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group       From Clock       To Clock       
----------       ----------       --------       
(none)                                             
(none)           clk_0                             
(none)           clk_out1_clk_10                   
(none)           clkfbout_clk_10                   
(none)                            clk_out1_clk_10  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        6.316ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.316ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.198ns  (logic 0.704ns (22.015%)  route 2.494ns (77.985%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.562     5.146    timerseg_driver/ctr/clk
    SLICE_X57Y32         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y32         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  timerseg_driver/ctr/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.807     6.409    timerseg_driver/ctr/D_ctr_q_reg[10]
    SLICE_X56Y33         LUT6 (Prop_lut6_I0_O)        0.124     6.533 r  timerseg_driver/ctr/D_ctr_q[0]_i_3__1/O
                         net (fo=1, routed)           0.932     7.466    timerseg_driver/ctr/D_ctr_q[0]_i_3__1_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I0_O)        0.124     7.590 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.754     8.344    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X57Y34         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.447    14.852    timerseg_driver/ctr/clk
    SLICE_X57Y34         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
                         clock pessimism              0.272    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X57Y34         FDRE (Setup_fdre_C_R)       -0.429    14.660    timerseg_driver/ctr/D_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -8.344    
  -------------------------------------------------------------------
                         slack                                  6.316    

Slack (MET) :             6.316ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.198ns  (logic 0.704ns (22.015%)  route 2.494ns (77.985%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.562     5.146    timerseg_driver/ctr/clk
    SLICE_X57Y32         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y32         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  timerseg_driver/ctr/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.807     6.409    timerseg_driver/ctr/D_ctr_q_reg[10]
    SLICE_X56Y33         LUT6 (Prop_lut6_I0_O)        0.124     6.533 r  timerseg_driver/ctr/D_ctr_q[0]_i_3__1/O
                         net (fo=1, routed)           0.932     7.466    timerseg_driver/ctr/D_ctr_q[0]_i_3__1_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I0_O)        0.124     7.590 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.754     8.344    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X57Y34         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.447    14.852    timerseg_driver/ctr/clk
    SLICE_X57Y34         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
                         clock pessimism              0.272    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X57Y34         FDRE (Setup_fdre_C_R)       -0.429    14.660    timerseg_driver/ctr/D_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -8.344    
  -------------------------------------------------------------------
                         slack                                  6.316    

Slack (MET) :             6.330ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.182ns  (logic 0.704ns (22.122%)  route 2.478ns (77.878%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.562     5.146    timerseg_driver/ctr/clk
    SLICE_X57Y32         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y32         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  timerseg_driver/ctr/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.807     6.409    timerseg_driver/ctr/D_ctr_q_reg[10]
    SLICE_X56Y33         LUT6 (Prop_lut6_I0_O)        0.124     6.533 r  timerseg_driver/ctr/D_ctr_q[0]_i_3__1/O
                         net (fo=1, routed)           0.932     7.466    timerseg_driver/ctr/D_ctr_q[0]_i_3__1_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I0_O)        0.124     7.590 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.739     8.329    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X57Y33         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.446    14.851    timerseg_driver/ctr/clk
    SLICE_X57Y33         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[12]/C
                         clock pessimism              0.272    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X57Y33         FDRE (Setup_fdre_C_R)       -0.429    14.659    timerseg_driver/ctr/D_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -8.329    
  -------------------------------------------------------------------
                         slack                                  6.330    

Slack (MET) :             6.330ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.182ns  (logic 0.704ns (22.122%)  route 2.478ns (77.878%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.562     5.146    timerseg_driver/ctr/clk
    SLICE_X57Y32         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y32         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  timerseg_driver/ctr/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.807     6.409    timerseg_driver/ctr/D_ctr_q_reg[10]
    SLICE_X56Y33         LUT6 (Prop_lut6_I0_O)        0.124     6.533 r  timerseg_driver/ctr/D_ctr_q[0]_i_3__1/O
                         net (fo=1, routed)           0.932     7.466    timerseg_driver/ctr/D_ctr_q[0]_i_3__1_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I0_O)        0.124     7.590 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.739     8.329    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X57Y33         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.446    14.851    timerseg_driver/ctr/clk
    SLICE_X57Y33         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[13]/C
                         clock pessimism              0.272    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X57Y33         FDRE (Setup_fdre_C_R)       -0.429    14.659    timerseg_driver/ctr/D_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -8.329    
  -------------------------------------------------------------------
                         slack                                  6.330    

Slack (MET) :             6.330ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.182ns  (logic 0.704ns (22.122%)  route 2.478ns (77.878%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.562     5.146    timerseg_driver/ctr/clk
    SLICE_X57Y32         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y32         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  timerseg_driver/ctr/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.807     6.409    timerseg_driver/ctr/D_ctr_q_reg[10]
    SLICE_X56Y33         LUT6 (Prop_lut6_I0_O)        0.124     6.533 r  timerseg_driver/ctr/D_ctr_q[0]_i_3__1/O
                         net (fo=1, routed)           0.932     7.466    timerseg_driver/ctr/D_ctr_q[0]_i_3__1_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I0_O)        0.124     7.590 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.739     8.329    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X57Y33         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.446    14.851    timerseg_driver/ctr/clk
    SLICE_X57Y33         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[14]/C
                         clock pessimism              0.272    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X57Y33         FDRE (Setup_fdre_C_R)       -0.429    14.659    timerseg_driver/ctr/D_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -8.329    
  -------------------------------------------------------------------
                         slack                                  6.330    

Slack (MET) :             6.330ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.182ns  (logic 0.704ns (22.122%)  route 2.478ns (77.878%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.562     5.146    timerseg_driver/ctr/clk
    SLICE_X57Y32         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y32         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  timerseg_driver/ctr/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.807     6.409    timerseg_driver/ctr/D_ctr_q_reg[10]
    SLICE_X56Y33         LUT6 (Prop_lut6_I0_O)        0.124     6.533 r  timerseg_driver/ctr/D_ctr_q[0]_i_3__1/O
                         net (fo=1, routed)           0.932     7.466    timerseg_driver/ctr/D_ctr_q[0]_i_3__1_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I0_O)        0.124     7.590 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.739     8.329    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X57Y33         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.446    14.851    timerseg_driver/ctr/clk
    SLICE_X57Y33         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[15]/C
                         clock pessimism              0.272    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X57Y33         FDRE (Setup_fdre_C_R)       -0.429    14.659    timerseg_driver/ctr/D_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -8.329    
  -------------------------------------------------------------------
                         slack                                  6.330    

Slack (MET) :             6.445ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.064ns  (logic 0.704ns (22.979%)  route 2.360ns (77.021%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.562     5.146    timerseg_driver/ctr/clk
    SLICE_X57Y32         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y32         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  timerseg_driver/ctr/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.807     6.409    timerseg_driver/ctr/D_ctr_q_reg[10]
    SLICE_X56Y33         LUT6 (Prop_lut6_I0_O)        0.124     6.533 r  timerseg_driver/ctr/D_ctr_q[0]_i_3__1/O
                         net (fo=1, routed)           0.932     7.466    timerseg_driver/ctr/D_ctr_q[0]_i_3__1_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I0_O)        0.124     7.590 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.620     8.210    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X57Y30         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.442    14.847    timerseg_driver/ctr/clk
    SLICE_X57Y30         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[0]/C
                         clock pessimism              0.272    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X57Y30         FDRE (Setup_fdre_C_R)       -0.429    14.655    timerseg_driver/ctr/D_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -8.210    
  -------------------------------------------------------------------
                         slack                                  6.445    

Slack (MET) :             6.445ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.064ns  (logic 0.704ns (22.979%)  route 2.360ns (77.021%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.562     5.146    timerseg_driver/ctr/clk
    SLICE_X57Y32         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y32         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  timerseg_driver/ctr/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.807     6.409    timerseg_driver/ctr/D_ctr_q_reg[10]
    SLICE_X56Y33         LUT6 (Prop_lut6_I0_O)        0.124     6.533 r  timerseg_driver/ctr/D_ctr_q[0]_i_3__1/O
                         net (fo=1, routed)           0.932     7.466    timerseg_driver/ctr/D_ctr_q[0]_i_3__1_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I0_O)        0.124     7.590 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.620     8.210    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X57Y30         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.442    14.847    timerseg_driver/ctr/clk
    SLICE_X57Y30         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[1]/C
                         clock pessimism              0.272    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X57Y30         FDRE (Setup_fdre_C_R)       -0.429    14.655    timerseg_driver/ctr/D_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -8.210    
  -------------------------------------------------------------------
                         slack                                  6.445    

Slack (MET) :             6.445ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.064ns  (logic 0.704ns (22.979%)  route 2.360ns (77.021%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.562     5.146    timerseg_driver/ctr/clk
    SLICE_X57Y32         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y32         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  timerseg_driver/ctr/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.807     6.409    timerseg_driver/ctr/D_ctr_q_reg[10]
    SLICE_X56Y33         LUT6 (Prop_lut6_I0_O)        0.124     6.533 r  timerseg_driver/ctr/D_ctr_q[0]_i_3__1/O
                         net (fo=1, routed)           0.932     7.466    timerseg_driver/ctr/D_ctr_q[0]_i_3__1_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I0_O)        0.124     7.590 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.620     8.210    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X57Y30         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.442    14.847    timerseg_driver/ctr/clk
    SLICE_X57Y30         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[2]/C
                         clock pessimism              0.272    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X57Y30         FDRE (Setup_fdre_C_R)       -0.429    14.655    timerseg_driver/ctr/D_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -8.210    
  -------------------------------------------------------------------
                         slack                                  6.445    

Slack (MET) :             6.445ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.064ns  (logic 0.704ns (22.979%)  route 2.360ns (77.021%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.562     5.146    timerseg_driver/ctr/clk
    SLICE_X57Y32         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y32         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  timerseg_driver/ctr/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.807     6.409    timerseg_driver/ctr/D_ctr_q_reg[10]
    SLICE_X56Y33         LUT6 (Prop_lut6_I0_O)        0.124     6.533 r  timerseg_driver/ctr/D_ctr_q[0]_i_3__1/O
                         net (fo=1, routed)           0.932     7.466    timerseg_driver/ctr/D_ctr_q[0]_i_3__1_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I0_O)        0.124     7.590 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.620     8.210    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X57Y30         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.442    14.847    timerseg_driver/ctr/clk
    SLICE_X57Y30         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[3]/C
                         clock pessimism              0.272    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X57Y30         FDRE (Setup_fdre_C_R)       -0.429    14.655    timerseg_driver/ctr/D_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -8.210    
  -------------------------------------------------------------------
                         slack                                  6.445    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.556     1.500    bseg_driver/ctr/clk
    SLICE_X39Y31         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  bseg_driver/ctr/D_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.118     1.759    bseg_driver/ctr/D_ctr_q_reg[15]
    SLICE_X39Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.867 r  bseg_driver/ctr/D_ctr_q_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.867    bseg_driver/ctr/D_ctr_q_reg[12]_i_1__0_n_4
    SLICE_X39Y31         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.823     2.013    bseg_driver/ctr/clk
    SLICE_X39Y31         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[15]/C
                         clock pessimism             -0.513     1.500    
    SLICE_X39Y31         FDRE (Hold_fdre_C_D)         0.105     1.605    bseg_driver/ctr/D_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.561     1.505    timerseg_driver/ctr/clk
    SLICE_X57Y31         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y31         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  timerseg_driver/ctr/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.119     1.765    timerseg_driver/ctr/D_ctr_q_reg[7]
    SLICE_X57Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.873 r  timerseg_driver/ctr/D_ctr_q_reg[4]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.873    timerseg_driver/ctr/D_ctr_q_reg[4]_i_1__1_n_4
    SLICE_X57Y31         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.828     2.018    timerseg_driver/ctr/clk
    SLICE_X57Y31         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[7]/C
                         clock pessimism             -0.513     1.505    
    SLICE_X57Y31         FDRE (Hold_fdre_C_D)         0.105     1.610    timerseg_driver/ctr/D_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.555     1.499    bseg_driver/ctr/clk
    SLICE_X39Y30         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  bseg_driver/ctr/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.759    bseg_driver/ctr/D_ctr_q_reg[11]
    SLICE_X39Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.867 r  bseg_driver/ctr/D_ctr_q_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.867    bseg_driver/ctr/D_ctr_q_reg[8]_i_1__0_n_4
    SLICE_X39Y30         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.822     2.012    bseg_driver/ctr/clk
    SLICE_X39Y30         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[11]/C
                         clock pessimism             -0.513     1.499    
    SLICE_X39Y30         FDRE (Hold_fdre_C_D)         0.105     1.604    bseg_driver/ctr/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.563     1.507    timerseg_driver/ctr/clk
    SLICE_X57Y33         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y33         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  timerseg_driver/ctr/D_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.119     1.767    timerseg_driver/ctr/D_ctr_q_reg[15]
    SLICE_X57Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.875 r  timerseg_driver/ctr/D_ctr_q_reg[12]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.875    timerseg_driver/ctr/D_ctr_q_reg[12]_i_1__1_n_4
    SLICE_X57Y33         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.830     2.020    timerseg_driver/ctr/clk
    SLICE_X57Y33         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[15]/C
                         clock pessimism             -0.513     1.507    
    SLICE_X57Y33         FDRE (Hold_fdre_C_D)         0.105     1.612    timerseg_driver/ctr/D_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.553     1.497    bseg_driver/ctr/clk
    SLICE_X39Y28         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  bseg_driver/ctr/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.758    bseg_driver/ctr/D_ctr_q_reg[3]
    SLICE_X39Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.866 r  bseg_driver/ctr/D_ctr_q_reg[0]_i_2__0/O[3]
                         net (fo=1, routed)           0.000     1.866    bseg_driver/ctr/D_ctr_q_reg[0]_i_2__0_n_4
    SLICE_X39Y28         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.820     2.010    bseg_driver/ctr/clk
    SLICE_X39Y28         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[3]/C
                         clock pessimism             -0.513     1.497    
    SLICE_X39Y28         FDRE (Hold_fdre_C_D)         0.105     1.602    bseg_driver/ctr/D_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.554     1.498    bseg_driver/ctr/clk
    SLICE_X39Y29         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  bseg_driver/ctr/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.120     1.759    bseg_driver/ctr/D_ctr_q_reg[7]
    SLICE_X39Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.867 r  bseg_driver/ctr/D_ctr_q_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.867    bseg_driver/ctr/D_ctr_q_reg[4]_i_1__0_n_4
    SLICE_X39Y29         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.821     2.011    bseg_driver/ctr/clk
    SLICE_X39Y29         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[7]/C
                         clock pessimism             -0.513     1.498    
    SLICE_X39Y29         FDRE (Hold_fdre_C_D)         0.105     1.603    bseg_driver/ctr/D_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.562     1.506    timerseg_driver/ctr/clk
    SLICE_X57Y32         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y32         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  timerseg_driver/ctr/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.120     1.767    timerseg_driver/ctr/D_ctr_q_reg[11]
    SLICE_X57Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.875 r  timerseg_driver/ctr/D_ctr_q_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.875    timerseg_driver/ctr/D_ctr_q_reg[8]_i_1__1_n_4
    SLICE_X57Y32         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.829     2.019    timerseg_driver/ctr/clk
    SLICE_X57Y32         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[11]/C
                         clock pessimism             -0.513     1.506    
    SLICE_X57Y32         FDRE (Hold_fdre_C_D)         0.105     1.611    timerseg_driver/ctr/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.560     1.504    timerseg_driver/ctr/clk
    SLICE_X57Y30         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y30         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  timerseg_driver/ctr/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.765    timerseg_driver/ctr/D_ctr_q_reg[3]
    SLICE_X57Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.873 r  timerseg_driver/ctr/D_ctr_q_reg[0]_i_2__1/O[3]
                         net (fo=1, routed)           0.000     1.873    timerseg_driver/ctr/D_ctr_q_reg[0]_i_2__1_n_4
    SLICE_X57Y30         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.827     2.017    timerseg_driver/ctr/clk
    SLICE_X57Y30         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[3]/C
                         clock pessimism             -0.513     1.504    
    SLICE_X57Y30         FDRE (Hold_fdre_C_D)         0.105     1.609    timerseg_driver/ctr/D_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.150%)  route 0.114ns (30.850%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.555     1.499    bseg_driver/ctr/clk
    SLICE_X39Y30         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  bseg_driver/ctr/D_ctr_q_reg[8]/Q
                         net (fo=2, routed)           0.114     1.754    bseg_driver/ctr/D_ctr_q_reg[8]
    SLICE_X39Y30         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.869 r  bseg_driver/ctr/D_ctr_q_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.869    bseg_driver/ctr/D_ctr_q_reg[8]_i_1__0_n_7
    SLICE_X39Y30         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.822     2.012    bseg_driver/ctr/clk
    SLICE_X39Y30         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[8]/C
                         clock pessimism             -0.513     1.499    
    SLICE_X39Y30         FDRE (Hold_fdre_C_D)         0.105     1.604    bseg_driver/ctr/D_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.563     1.507    timerseg_driver/ctr/clk
    SLICE_X57Y33         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y33         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  timerseg_driver/ctr/D_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.116     1.764    timerseg_driver/ctr/D_ctr_q_reg[12]
    SLICE_X57Y33         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.879 r  timerseg_driver/ctr/D_ctr_q_reg[12]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.879    timerseg_driver/ctr/D_ctr_q_reg[12]_i_1__1_n_7
    SLICE_X57Y33         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.830     2.020    timerseg_driver/ctr/clk
    SLICE_X57Y33         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[12]/C
                         clock pessimism             -0.513     1.507    
    SLICE_X57Y33         FDRE (Hold_fdre_C_D)         0.105     1.612    timerseg_driver/ctr/D_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y26   aseg_driver/ctr/D_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y28   aseg_driver/ctr/D_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y28   aseg_driver/ctr/D_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y29   aseg_driver/ctr/D_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y29   aseg_driver/ctr/D_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y29   aseg_driver/ctr/D_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y29   aseg_driver/ctr/D_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y30   aseg_driver/ctr/D_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y30   aseg_driver/ctr/D_ctr_q_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y26   aseg_driver/ctr/D_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y26   aseg_driver/ctr/D_ctr_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y28   aseg_driver/ctr/D_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y28   aseg_driver/ctr/D_ctr_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y28   aseg_driver/ctr/D_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y28   aseg_driver/ctr/D_ctr_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y29   aseg_driver/ctr/D_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y29   aseg_driver/ctr/D_ctr_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y29   aseg_driver/ctr/D_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y29   aseg_driver/ctr/D_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y26   aseg_driver/ctr/D_ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y26   aseg_driver/ctr/D_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y28   aseg_driver/ctr/D_ctr_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y28   aseg_driver/ctr/D_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y28   aseg_driver/ctr/D_ctr_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y28   aseg_driver/ctr/D_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y29   aseg_driver/ctr/D_ctr_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y29   aseg_driver/ctr/D_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y29   aseg_driver/ctr/D_ctr_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y29   aseg_driver/ctr/D_ctr_q_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  slowclk_gen/inst/clk_in1
  To Clock:  slowclk_gen/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         slowclk_gen/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { slowclk_gen/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_10
  To Clock:  clk_out1_clk_10

Setup :            0  Failing Endpoints,  Worst Slack       80.807ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             80.807ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        18.727ns  (logic 2.664ns (14.226%)  route 16.063ns (85.774%))
  Logic Levels:           13  (LUT2=3 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 101.447 - 100.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.559     1.559    sm/clk_out1
    SLICE_X49Y51         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y51         FDSE (Prop_fdse_C_Q)         0.419     1.978 f  sm/D_states_q_reg[5]_rep/Q
                         net (fo=182, routed)         3.664     5.642    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X42Y52         LUT2 (Prop_lut2_I0_O)        0.323     5.965 f  sm/ram_reg_i_130/O
                         net (fo=19, routed)          2.294     8.259    sm/ram_reg_i_130_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I1_O)        0.328     8.587 r  sm/ram_reg_i_280/O
                         net (fo=2, routed)           0.500     9.088    sm/ram_reg_i_280_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I0_O)        0.124     9.212 r  sm/ram_reg_i_190/O
                         net (fo=12, routed)          0.762     9.973    sm/ram_reg_i_190_n_0
    SLICE_X49Y41         LUT6 (Prop_lut6_I4_O)        0.124    10.097 r  sm/ram_reg_i_121/O
                         net (fo=1, routed)           0.980    11.078    sm/ram_reg_i_121_n_0
    SLICE_X49Y42         LUT6 (Prop_lut6_I3_O)        0.124    11.202 r  sm/ram_reg_i_43/O
                         net (fo=18, routed)          2.395    13.597    forLoop_idx_0_1257139332[0].cond_butt_sel_desel/D_states_q[1]_i_50[0]
    SLICE_X45Y50         LUT2 (Prop_lut2_I1_O)        0.124    13.721 f  forLoop_idx_0_1257139332[0].cond_butt_sel_desel/D_states_q[1]_i_35/O
                         net (fo=5, routed)           0.980    14.701    sm/D_states_q[1]_i_28_0
    SLICE_X45Y49         LUT2 (Prop_lut2_I1_O)        0.152    14.853 r  sm/D_states_q[1]_i_44/O
                         net (fo=2, routed)           1.040    15.893    sm/D_states_q[1]_i_44_n_0
    SLICE_X48Y51         LUT6 (Prop_lut6_I2_O)        0.326    16.219 r  sm/D_states_q[7]_i_73/O
                         net (fo=1, routed)           0.280    16.498    sm/D_states_q[7]_i_73_n_0
    SLICE_X48Y51         LUT6 (Prop_lut6_I0_O)        0.124    16.622 r  sm/D_states_q[7]_i_70/O
                         net (fo=1, routed)           0.545    17.167    sm/D_states_q[7]_i_70_n_0
    SLICE_X46Y50         LUT6 (Prop_lut6_I5_O)        0.124    17.291 r  sm/D_states_q[7]_i_59/O
                         net (fo=1, routed)           0.282    17.573    sm/D_states_q[7]_i_59_n_0
    SLICE_X46Y50         LUT6 (Prop_lut6_I0_O)        0.124    17.697 r  sm/D_states_q[7]_i_31/O
                         net (fo=1, routed)           0.435    18.132    sm/D_states_q[7]_i_31_n_0
    SLICE_X47Y52         LUT6 (Prop_lut6_I5_O)        0.124    18.256 r  sm/D_states_q[7]_i_7/O
                         net (fo=1, routed)           0.526    18.782    sm/D_states_q[7]_i_7_n_0
    SLICE_X46Y52         LUT5 (Prop_lut5_I4_O)        0.124    18.906 r  sm/D_states_q[7]_i_1/O
                         net (fo=9, routed)           1.380    20.286    sm/D_states_q[7]_i_1_n_0
    SLICE_X43Y45         FDRE                                         r  sm/D_states_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.447   101.447    sm/clk_out1
    SLICE_X43Y45         FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.000   101.447    
                         clock uncertainty           -0.149   101.298    
    SLICE_X43Y45         FDRE (Setup_fdre_C_CE)      -0.205   101.093    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                        101.093    
                         arrival time                         -20.286    
  -------------------------------------------------------------------
                         slack                                 80.807    

Slack (MET) :             80.807ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        18.727ns  (logic 2.664ns (14.226%)  route 16.063ns (85.774%))
  Logic Levels:           13  (LUT2=3 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 101.447 - 100.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.559     1.559    sm/clk_out1
    SLICE_X49Y51         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y51         FDSE (Prop_fdse_C_Q)         0.419     1.978 f  sm/D_states_q_reg[5]_rep/Q
                         net (fo=182, routed)         3.664     5.642    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X42Y52         LUT2 (Prop_lut2_I0_O)        0.323     5.965 f  sm/ram_reg_i_130/O
                         net (fo=19, routed)          2.294     8.259    sm/ram_reg_i_130_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I1_O)        0.328     8.587 r  sm/ram_reg_i_280/O
                         net (fo=2, routed)           0.500     9.088    sm/ram_reg_i_280_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I0_O)        0.124     9.212 r  sm/ram_reg_i_190/O
                         net (fo=12, routed)          0.762     9.973    sm/ram_reg_i_190_n_0
    SLICE_X49Y41         LUT6 (Prop_lut6_I4_O)        0.124    10.097 r  sm/ram_reg_i_121/O
                         net (fo=1, routed)           0.980    11.078    sm/ram_reg_i_121_n_0
    SLICE_X49Y42         LUT6 (Prop_lut6_I3_O)        0.124    11.202 r  sm/ram_reg_i_43/O
                         net (fo=18, routed)          2.395    13.597    forLoop_idx_0_1257139332[0].cond_butt_sel_desel/D_states_q[1]_i_50[0]
    SLICE_X45Y50         LUT2 (Prop_lut2_I1_O)        0.124    13.721 f  forLoop_idx_0_1257139332[0].cond_butt_sel_desel/D_states_q[1]_i_35/O
                         net (fo=5, routed)           0.980    14.701    sm/D_states_q[1]_i_28_0
    SLICE_X45Y49         LUT2 (Prop_lut2_I1_O)        0.152    14.853 r  sm/D_states_q[1]_i_44/O
                         net (fo=2, routed)           1.040    15.893    sm/D_states_q[1]_i_44_n_0
    SLICE_X48Y51         LUT6 (Prop_lut6_I2_O)        0.326    16.219 r  sm/D_states_q[7]_i_73/O
                         net (fo=1, routed)           0.280    16.498    sm/D_states_q[7]_i_73_n_0
    SLICE_X48Y51         LUT6 (Prop_lut6_I0_O)        0.124    16.622 r  sm/D_states_q[7]_i_70/O
                         net (fo=1, routed)           0.545    17.167    sm/D_states_q[7]_i_70_n_0
    SLICE_X46Y50         LUT6 (Prop_lut6_I5_O)        0.124    17.291 r  sm/D_states_q[7]_i_59/O
                         net (fo=1, routed)           0.282    17.573    sm/D_states_q[7]_i_59_n_0
    SLICE_X46Y50         LUT6 (Prop_lut6_I0_O)        0.124    17.697 r  sm/D_states_q[7]_i_31/O
                         net (fo=1, routed)           0.435    18.132    sm/D_states_q[7]_i_31_n_0
    SLICE_X47Y52         LUT6 (Prop_lut6_I5_O)        0.124    18.256 r  sm/D_states_q[7]_i_7/O
                         net (fo=1, routed)           0.526    18.782    sm/D_states_q[7]_i_7_n_0
    SLICE_X46Y52         LUT5 (Prop_lut5_I4_O)        0.124    18.906 r  sm/D_states_q[7]_i_1/O
                         net (fo=9, routed)           1.380    20.286    sm/D_states_q[7]_i_1_n_0
    SLICE_X43Y45         FDSE                                         r  sm/D_states_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.447   101.447    sm/clk_out1
    SLICE_X43Y45         FDSE                                         r  sm/D_states_q_reg[7]/C
                         clock pessimism              0.000   101.447    
                         clock uncertainty           -0.149   101.298    
    SLICE_X43Y45         FDSE (Setup_fdse_C_CE)      -0.205   101.093    sm/D_states_q_reg[7]
  -------------------------------------------------------------------
                         required time                        101.093    
                         arrival time                         -20.286    
  -------------------------------------------------------------------
                         slack                                 80.807    

Slack (MET) :             80.872ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        18.869ns  (logic 2.932ns (15.539%)  route 15.937ns (84.461%))
  Logic Levels:           13  (LUT2=3 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 101.438 - 100.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.559     1.559    sm/clk_out1
    SLICE_X49Y51         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y51         FDSE (Prop_fdse_C_Q)         0.419     1.978 f  sm/D_states_q_reg[5]_rep/Q
                         net (fo=182, routed)         3.664     5.642    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X42Y52         LUT2 (Prop_lut2_I0_O)        0.323     5.965 f  sm/ram_reg_i_130/O
                         net (fo=19, routed)          2.294     8.259    sm/ram_reg_i_130_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I1_O)        0.328     8.587 r  sm/ram_reg_i_280/O
                         net (fo=2, routed)           0.631     9.218    sm/ram_reg_i_280_n_0
    SLICE_X50Y44         LUT6 (Prop_lut6_I5_O)        0.124     9.342 r  sm/ram_reg_i_247/O
                         net (fo=1, routed)           0.680    10.022    sm/ram_reg_i_247_n_0
    SLICE_X50Y44         LUT6 (Prop_lut6_I5_O)        0.124    10.146 r  sm/ram_reg_i_148/O
                         net (fo=20, routed)          1.176    11.321    L_reg/M_sm_ra1[0]
    SLICE_X51Y37         LUT6 (Prop_lut6_I4_O)        0.124    11.445 f  L_reg/ram_reg_i_77/O
                         net (fo=1, routed)           0.000    11.445    L_reg/ram_reg_i_77_n_0
    SLICE_X51Y37         MUXF7 (Prop_muxf7_I1_O)      0.217    11.662 f  L_reg/ram_reg_i_25/O
                         net (fo=19, routed)          2.608    14.270    L_reg/M_alum_a[6]
    SLICE_X42Y44         LUT5 (Prop_lut5_I0_O)        0.299    14.569 f  L_reg/D_states_q[1]_i_51/O
                         net (fo=2, routed)           0.680    15.249    L_reg/D_states_q[1]_i_51_n_0
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.150    15.399 f  L_reg/D_states_q[1]_i_34/O
                         net (fo=2, routed)           0.608    16.007    L_reg/D_states_q[1]_i_34_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I5_O)        0.328    16.335 f  L_reg/D_states_q[7]_i_57/O
                         net (fo=3, routed)           1.137    17.472    L_reg/D_states_q[1]_i_34_0
    SLICE_X44Y51         LUT2 (Prop_lut2_I0_O)        0.124    17.596 f  L_reg/D_states_q[0]_i_45/O
                         net (fo=2, routed)           1.006    18.602    sm/D_states_q[3]_i_2_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I4_O)        0.124    18.726 r  sm/D_states_q[0]_i_29/O
                         net (fo=1, routed)           0.734    19.459    sm/D_states_q[0]_i_29_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I5_O)        0.124    19.583 r  sm/D_states_q[0]_i_7/O
                         net (fo=1, routed)           0.340    19.924    sm/D_states_q[0]_i_7_n_0
    SLICE_X43Y50         LUT6 (Prop_lut6_I5_O)        0.124    20.048 r  sm/D_states_q[0]_i_1/O
                         net (fo=1, routed)           0.380    20.428    sm/D_states_d__0[0]
    SLICE_X43Y50         FDSE                                         r  sm/D_states_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.438   101.438    sm/clk_out1
    SLICE_X43Y50         FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.078   101.516    
                         clock uncertainty           -0.149   101.367    
    SLICE_X43Y50         FDSE (Setup_fdse_C_D)       -0.067   101.300    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                        101.300    
                         arrival time                         -20.428    
  -------------------------------------------------------------------
                         slack                                 80.872    

Slack (MET) :             80.951ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        18.584ns  (logic 2.664ns (14.335%)  route 15.920ns (85.665%))
  Logic Levels:           13  (LUT2=3 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 101.448 - 100.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.559     1.559    sm/clk_out1
    SLICE_X49Y51         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y51         FDSE (Prop_fdse_C_Q)         0.419     1.978 f  sm/D_states_q_reg[5]_rep/Q
                         net (fo=182, routed)         3.664     5.642    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X42Y52         LUT2 (Prop_lut2_I0_O)        0.323     5.965 f  sm/ram_reg_i_130/O
                         net (fo=19, routed)          2.294     8.259    sm/ram_reg_i_130_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I1_O)        0.328     8.587 r  sm/ram_reg_i_280/O
                         net (fo=2, routed)           0.500     9.088    sm/ram_reg_i_280_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I0_O)        0.124     9.212 r  sm/ram_reg_i_190/O
                         net (fo=12, routed)          0.762     9.973    sm/ram_reg_i_190_n_0
    SLICE_X49Y41         LUT6 (Prop_lut6_I4_O)        0.124    10.097 r  sm/ram_reg_i_121/O
                         net (fo=1, routed)           0.980    11.078    sm/ram_reg_i_121_n_0
    SLICE_X49Y42         LUT6 (Prop_lut6_I3_O)        0.124    11.202 r  sm/ram_reg_i_43/O
                         net (fo=18, routed)          2.395    13.597    forLoop_idx_0_1257139332[0].cond_butt_sel_desel/D_states_q[1]_i_50[0]
    SLICE_X45Y50         LUT2 (Prop_lut2_I1_O)        0.124    13.721 f  forLoop_idx_0_1257139332[0].cond_butt_sel_desel/D_states_q[1]_i_35/O
                         net (fo=5, routed)           0.980    14.701    sm/D_states_q[1]_i_28_0
    SLICE_X45Y49         LUT2 (Prop_lut2_I1_O)        0.152    14.853 r  sm/D_states_q[1]_i_44/O
                         net (fo=2, routed)           1.040    15.893    sm/D_states_q[1]_i_44_n_0
    SLICE_X48Y51         LUT6 (Prop_lut6_I2_O)        0.326    16.219 r  sm/D_states_q[7]_i_73/O
                         net (fo=1, routed)           0.280    16.498    sm/D_states_q[7]_i_73_n_0
    SLICE_X48Y51         LUT6 (Prop_lut6_I0_O)        0.124    16.622 r  sm/D_states_q[7]_i_70/O
                         net (fo=1, routed)           0.545    17.167    sm/D_states_q[7]_i_70_n_0
    SLICE_X46Y50         LUT6 (Prop_lut6_I5_O)        0.124    17.291 r  sm/D_states_q[7]_i_59/O
                         net (fo=1, routed)           0.282    17.573    sm/D_states_q[7]_i_59_n_0
    SLICE_X46Y50         LUT6 (Prop_lut6_I0_O)        0.124    17.697 r  sm/D_states_q[7]_i_31/O
                         net (fo=1, routed)           0.435    18.132    sm/D_states_q[7]_i_31_n_0
    SLICE_X47Y52         LUT6 (Prop_lut6_I5_O)        0.124    18.256 r  sm/D_states_q[7]_i_7/O
                         net (fo=1, routed)           0.526    18.782    sm/D_states_q[7]_i_7_n_0
    SLICE_X46Y52         LUT5 (Prop_lut5_I4_O)        0.124    18.906 r  sm/D_states_q[7]_i_1/O
                         net (fo=9, routed)           1.237    20.143    sm/D_states_q[7]_i_1_n_0
    SLICE_X43Y47         FDRE                                         r  sm/D_states_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.448   101.448    sm/clk_out1
    SLICE_X43Y47         FDRE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.000   101.448    
                         clock uncertainty           -0.149   101.299    
    SLICE_X43Y47         FDRE (Setup_fdre_C_CE)      -0.205   101.094    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        101.094    
                         arrival time                         -20.143    
  -------------------------------------------------------------------
                         slack                                 80.951    

Slack (MET) :             81.120ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        18.416ns  (logic 2.664ns (14.466%)  route 15.752ns (85.534%))
  Logic Levels:           13  (LUT2=3 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 101.449 - 100.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.559     1.559    sm/clk_out1
    SLICE_X49Y51         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y51         FDSE (Prop_fdse_C_Q)         0.419     1.978 f  sm/D_states_q_reg[5]_rep/Q
                         net (fo=182, routed)         3.664     5.642    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X42Y52         LUT2 (Prop_lut2_I0_O)        0.323     5.965 f  sm/ram_reg_i_130/O
                         net (fo=19, routed)          2.294     8.259    sm/ram_reg_i_130_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I1_O)        0.328     8.587 r  sm/ram_reg_i_280/O
                         net (fo=2, routed)           0.500     9.088    sm/ram_reg_i_280_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I0_O)        0.124     9.212 r  sm/ram_reg_i_190/O
                         net (fo=12, routed)          0.762     9.973    sm/ram_reg_i_190_n_0
    SLICE_X49Y41         LUT6 (Prop_lut6_I4_O)        0.124    10.097 r  sm/ram_reg_i_121/O
                         net (fo=1, routed)           0.980    11.078    sm/ram_reg_i_121_n_0
    SLICE_X49Y42         LUT6 (Prop_lut6_I3_O)        0.124    11.202 r  sm/ram_reg_i_43/O
                         net (fo=18, routed)          2.395    13.597    forLoop_idx_0_1257139332[0].cond_butt_sel_desel/D_states_q[1]_i_50[0]
    SLICE_X45Y50         LUT2 (Prop_lut2_I1_O)        0.124    13.721 f  forLoop_idx_0_1257139332[0].cond_butt_sel_desel/D_states_q[1]_i_35/O
                         net (fo=5, routed)           0.980    14.701    sm/D_states_q[1]_i_28_0
    SLICE_X45Y49         LUT2 (Prop_lut2_I1_O)        0.152    14.853 r  sm/D_states_q[1]_i_44/O
                         net (fo=2, routed)           1.040    15.893    sm/D_states_q[1]_i_44_n_0
    SLICE_X48Y51         LUT6 (Prop_lut6_I2_O)        0.326    16.219 r  sm/D_states_q[7]_i_73/O
                         net (fo=1, routed)           0.280    16.498    sm/D_states_q[7]_i_73_n_0
    SLICE_X48Y51         LUT6 (Prop_lut6_I0_O)        0.124    16.622 r  sm/D_states_q[7]_i_70/O
                         net (fo=1, routed)           0.545    17.167    sm/D_states_q[7]_i_70_n_0
    SLICE_X46Y50         LUT6 (Prop_lut6_I5_O)        0.124    17.291 r  sm/D_states_q[7]_i_59/O
                         net (fo=1, routed)           0.282    17.573    sm/D_states_q[7]_i_59_n_0
    SLICE_X46Y50         LUT6 (Prop_lut6_I0_O)        0.124    17.697 r  sm/D_states_q[7]_i_31/O
                         net (fo=1, routed)           0.435    18.132    sm/D_states_q[7]_i_31_n_0
    SLICE_X47Y52         LUT6 (Prop_lut6_I5_O)        0.124    18.256 r  sm/D_states_q[7]_i_7/O
                         net (fo=1, routed)           0.526    18.782    sm/D_states_q[7]_i_7_n_0
    SLICE_X46Y52         LUT5 (Prop_lut5_I4_O)        0.124    18.906 r  sm/D_states_q[7]_i_1/O
                         net (fo=9, routed)           1.069    19.975    sm/D_states_q[7]_i_1_n_0
    SLICE_X45Y48         FDSE                                         r  sm/D_states_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.449   101.449    sm/clk_out1
    SLICE_X45Y48         FDSE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.000   101.449    
                         clock uncertainty           -0.149   101.300    
    SLICE_X45Y48         FDSE (Setup_fdse_C_CE)      -0.205   101.095    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        101.095    
                         arrival time                         -19.975    
  -------------------------------------------------------------------
                         slack                                 81.120    

Slack (MET) :             81.161ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        17.856ns  (logic 3.546ns (19.858%)  route 14.310ns (80.141%))
  Logic Levels:           14  (LUT2=1 LUT5=3 LUT6=8 MUXF7=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 101.494 - 100.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.559     1.559    sm/clk_out1
    SLICE_X49Y51         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y51         FDSE (Prop_fdse_C_Q)         0.419     1.978 f  sm/D_states_q_reg[5]_rep/Q
                         net (fo=182, routed)         3.664     5.642    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X42Y52         LUT2 (Prop_lut2_I0_O)        0.323     5.965 f  sm/ram_reg_i_130/O
                         net (fo=19, routed)          2.294     8.259    sm/ram_reg_i_130_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I1_O)        0.328     8.587 r  sm/ram_reg_i_280/O
                         net (fo=2, routed)           0.631     9.218    sm/ram_reg_i_280_n_0
    SLICE_X50Y44         LUT6 (Prop_lut6_I5_O)        0.124     9.342 r  sm/ram_reg_i_247/O
                         net (fo=1, routed)           0.680    10.022    sm/ram_reg_i_247_n_0
    SLICE_X50Y44         LUT6 (Prop_lut6_I5_O)        0.124    10.146 r  sm/ram_reg_i_148/O
                         net (fo=20, routed)          1.554    11.699    L_reg/M_sm_ra1[0]
    SLICE_X50Y38         LUT6 (Prop_lut6_I4_O)        0.124    11.823 r  L_reg/ram_reg_i_108/O
                         net (fo=1, routed)           0.000    11.823    L_reg/ram_reg_i_108_n_0
    SLICE_X50Y38         MUXF7 (Prop_muxf7_I1_O)      0.214    12.037 r  L_reg/ram_reg_i_39/O
                         net (fo=16, routed)          1.647    13.684    sm/M_alum_a[0]
    SLICE_X40Y42         LUT6 (Prop_lut6_I4_O)        0.297    13.981 f  sm/ram_reg_i_317/O
                         net (fo=1, routed)           0.299    14.281    sm/ram_reg_i_317_n_0
    SLICE_X40Y43         LUT6 (Prop_lut6_I1_O)        0.124    14.405 r  sm/ram_reg_i_302/O
                         net (fo=2, routed)           0.810    15.214    sm/ram_reg_i_175_0
    SLICE_X41Y44         LUT5 (Prop_lut5_I0_O)        0.154    15.368 r  sm/ram_reg_i_253/O
                         net (fo=3, routed)           0.282    15.650    sm/ram_reg_i_253_n_0
    SLICE_X41Y44         LUT5 (Prop_lut5_I0_O)        0.322    15.972 r  sm/ram_reg_i_205/O
                         net (fo=2, routed)           0.314    16.286    sm/ram_reg_i_205_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I0_O)        0.332    16.618 f  sm/ram_reg_i_117/O
                         net (fo=2, routed)           0.473    17.092    sm/ram_reg_i_117_n_0
    SLICE_X44Y41         LUT6 (Prop_lut6_I2_O)        0.124    17.216 r  sm/ram_reg_i_54/O
                         net (fo=1, routed)           0.000    17.216    sm/ram_reg_i_54_n_0
    SLICE_X44Y41         MUXF7 (Prop_muxf7_I0_O)      0.212    17.428 r  sm/ram_reg_i_17/O
                         net (fo=3, routed)           0.843    18.271    display/M_alum_out[9]
    SLICE_X45Y40         LUT5 (Prop_lut5_I2_O)        0.325    18.596 r  display/ram_reg_i_1__0/O
                         net (fo=1, routed)           0.820    19.415    brams/bram2/ram_reg_0[12]
    RAMB18_X1Y17         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.494   101.494    brams/bram2/clk_out1
    RAMB18_X1Y17         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.000   101.494    
                         clock uncertainty           -0.149   101.344    
    RAMB18_X1Y17         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.768   100.576    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        100.576    
                         arrival time                         -19.415    
  -------------------------------------------------------------------
                         slack                                 81.161    

Slack (MET) :             81.178ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        17.840ns  (logic 3.221ns (18.055%)  route 14.619ns (81.945%))
  Logic Levels:           13  (LUT2=1 LUT5=2 LUT6=8 MUXF7=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 101.494 - 100.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.559     1.559    sm/clk_out1
    SLICE_X49Y51         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y51         FDSE (Prop_fdse_C_Q)         0.419     1.978 f  sm/D_states_q_reg[5]_rep/Q
                         net (fo=182, routed)         3.664     5.642    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X42Y52         LUT2 (Prop_lut2_I0_O)        0.323     5.965 f  sm/ram_reg_i_130/O
                         net (fo=19, routed)          2.294     8.259    sm/ram_reg_i_130_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I1_O)        0.328     8.587 r  sm/ram_reg_i_280/O
                         net (fo=2, routed)           0.631     9.218    sm/ram_reg_i_280_n_0
    SLICE_X50Y44         LUT6 (Prop_lut6_I5_O)        0.124     9.342 r  sm/ram_reg_i_247/O
                         net (fo=1, routed)           0.680    10.022    sm/ram_reg_i_247_n_0
    SLICE_X50Y44         LUT6 (Prop_lut6_I5_O)        0.124    10.146 r  sm/ram_reg_i_148/O
                         net (fo=20, routed)          1.554    11.699    L_reg/M_sm_ra1[0]
    SLICE_X50Y38         LUT6 (Prop_lut6_I4_O)        0.124    11.823 r  L_reg/ram_reg_i_108/O
                         net (fo=1, routed)           0.000    11.823    L_reg/ram_reg_i_108_n_0
    SLICE_X50Y38         MUXF7 (Prop_muxf7_I1_O)      0.214    12.037 r  L_reg/ram_reg_i_39/O
                         net (fo=16, routed)          1.647    13.684    sm/M_alum_a[0]
    SLICE_X40Y42         LUT6 (Prop_lut6_I4_O)        0.297    13.981 f  sm/ram_reg_i_317/O
                         net (fo=1, routed)           0.299    14.281    sm/ram_reg_i_317_n_0
    SLICE_X40Y43         LUT6 (Prop_lut6_I1_O)        0.124    14.405 r  sm/ram_reg_i_302/O
                         net (fo=2, routed)           0.810    15.214    sm/ram_reg_i_175_0
    SLICE_X41Y44         LUT5 (Prop_lut5_I0_O)        0.154    15.368 r  sm/ram_reg_i_253/O
                         net (fo=3, routed)           0.379    15.748    sm/ram_reg_i_253_n_0
    SLICE_X40Y44         LUT6 (Prop_lut6_I4_O)        0.327    16.075 r  sm/ram_reg_i_157/O
                         net (fo=2, routed)           0.718    16.792    sm/ram_reg_i_157_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I2_O)        0.124    16.916 r  sm/ram_reg_i_63/O
                         net (fo=1, routed)           0.000    16.916    sm/ram_reg_i_63_n_0
    SLICE_X40Y41         MUXF7 (Prop_muxf7_I0_O)      0.212    17.128 r  sm/ram_reg_i_20/O
                         net (fo=3, routed)           1.124    18.252    display/M_alum_out[8]
    SLICE_X44Y39         LUT5 (Prop_lut5_I1_O)        0.327    18.579 r  display/ram_reg_i_2/O
                         net (fo=1, routed)           0.819    19.399    brams/bram2/ram_reg_0[11]
    RAMB18_X1Y17         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.494   101.494    brams/bram2/clk_out1
    RAMB18_X1Y17         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.000   101.494    
                         clock uncertainty           -0.149   101.344    
    RAMB18_X1Y17         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.768   100.576    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        100.576    
                         arrival time                         -19.399    
  -------------------------------------------------------------------
                         slack                                 81.178    

Slack (MET) :             81.199ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        18.021ns  (logic 3.520ns (19.533%)  route 14.501ns (80.467%))
  Logic Levels:           14  (LUT2=1 LUT5=3 LUT6=8 MUXF7=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 101.494 - 100.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.559     1.559    sm/clk_out1
    SLICE_X49Y51         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y51         FDSE (Prop_fdse_C_Q)         0.419     1.978 f  sm/D_states_q_reg[5]_rep/Q
                         net (fo=182, routed)         3.664     5.642    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X42Y52         LUT2 (Prop_lut2_I0_O)        0.323     5.965 f  sm/ram_reg_i_130/O
                         net (fo=19, routed)          2.294     8.259    sm/ram_reg_i_130_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I1_O)        0.328     8.587 r  sm/ram_reg_i_280/O
                         net (fo=2, routed)           0.631     9.218    sm/ram_reg_i_280_n_0
    SLICE_X50Y44         LUT6 (Prop_lut6_I5_O)        0.124     9.342 r  sm/ram_reg_i_247/O
                         net (fo=1, routed)           0.680    10.022    sm/ram_reg_i_247_n_0
    SLICE_X50Y44         LUT6 (Prop_lut6_I5_O)        0.124    10.146 r  sm/ram_reg_i_148/O
                         net (fo=20, routed)          1.554    11.699    L_reg/M_sm_ra1[0]
    SLICE_X50Y38         LUT6 (Prop_lut6_I4_O)        0.124    11.823 r  L_reg/ram_reg_i_108/O
                         net (fo=1, routed)           0.000    11.823    L_reg/ram_reg_i_108_n_0
    SLICE_X50Y38         MUXF7 (Prop_muxf7_I1_O)      0.214    12.037 r  L_reg/ram_reg_i_39/O
                         net (fo=16, routed)          1.647    13.684    sm/M_alum_a[0]
    SLICE_X40Y42         LUT6 (Prop_lut6_I4_O)        0.297    13.981 f  sm/ram_reg_i_317/O
                         net (fo=1, routed)           0.299    14.281    sm/ram_reg_i_317_n_0
    SLICE_X40Y43         LUT6 (Prop_lut6_I1_O)        0.124    14.405 r  sm/ram_reg_i_302/O
                         net (fo=2, routed)           0.810    15.214    sm/ram_reg_i_175_0
    SLICE_X41Y44         LUT5 (Prop_lut5_I0_O)        0.154    15.368 r  sm/ram_reg_i_253/O
                         net (fo=3, routed)           0.282    15.650    sm/ram_reg_i_253_n_0
    SLICE_X41Y44         LUT5 (Prop_lut5_I0_O)        0.322    15.972 r  sm/ram_reg_i_205/O
                         net (fo=2, routed)           0.314    16.286    sm/ram_reg_i_205_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I0_O)        0.332    16.618 f  sm/ram_reg_i_117/O
                         net (fo=2, routed)           0.473    17.092    sm/ram_reg_i_117_n_0
    SLICE_X44Y41         LUT6 (Prop_lut6_I2_O)        0.124    17.216 r  sm/ram_reg_i_54/O
                         net (fo=1, routed)           0.000    17.216    sm/ram_reg_i_54_n_0
    SLICE_X44Y41         MUXF7 (Prop_muxf7_I0_O)      0.212    17.428 r  sm/ram_reg_i_17/O
                         net (fo=3, routed)           0.843    18.271    display/M_alum_out[9]
    SLICE_X45Y40         LUT5 (Prop_lut5_I1_O)        0.299    18.570 r  display/ram_reg_i_1/O
                         net (fo=1, routed)           1.010    19.580    brams/bram1/ADDRARDADDR[12]
    RAMB18_X1Y16         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.494   101.494    brams/bram1/clk_out1
    RAMB18_X1Y16         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.000   101.494    
                         clock uncertainty           -0.149   101.344    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566   100.778    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        100.778    
                         arrival time                         -19.580    
  -------------------------------------------------------------------
                         slack                                 81.199    

Slack (MET) :             81.267ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        17.953ns  (logic 3.038ns (16.922%)  route 14.915ns (83.078%))
  Logic Levels:           12  (LUT2=1 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 101.494 - 100.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.559     1.559    sm/clk_out1
    SLICE_X49Y51         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y51         FDSE (Prop_fdse_C_Q)         0.419     1.978 f  sm/D_states_q_reg[5]_rep/Q
                         net (fo=182, routed)         3.664     5.642    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X42Y52         LUT2 (Prop_lut2_I0_O)        0.323     5.965 f  sm/ram_reg_i_130/O
                         net (fo=19, routed)          2.294     8.259    sm/ram_reg_i_130_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I1_O)        0.328     8.587 r  sm/ram_reg_i_280/O
                         net (fo=2, routed)           0.631     9.218    sm/ram_reg_i_280_n_0
    SLICE_X50Y44         LUT6 (Prop_lut6_I5_O)        0.124     9.342 r  sm/ram_reg_i_247/O
                         net (fo=1, routed)           0.680    10.022    sm/ram_reg_i_247_n_0
    SLICE_X50Y44         LUT6 (Prop_lut6_I5_O)        0.124    10.146 r  sm/ram_reg_i_148/O
                         net (fo=20, routed)          1.554    11.699    L_reg/M_sm_ra1[0]
    SLICE_X50Y38         LUT6 (Prop_lut6_I4_O)        0.124    11.823 r  L_reg/ram_reg_i_108/O
                         net (fo=1, routed)           0.000    11.823    L_reg/ram_reg_i_108_n_0
    SLICE_X50Y38         MUXF7 (Prop_muxf7_I1_O)      0.214    12.037 r  L_reg/ram_reg_i_39/O
                         net (fo=16, routed)          1.605    13.642    sm/M_alum_a[0]
    SLICE_X40Y42         LUT6 (Prop_lut6_I1_O)        0.297    13.939 r  sm/ram_reg_i_182/O
                         net (fo=3, routed)           0.322    14.262    sm/ram_reg_i_182_n_0
    SLICE_X39Y42         LUT6 (Prop_lut6_I2_O)        0.124    14.386 r  sm/ram_reg_i_176/O
                         net (fo=5, routed)           0.627    15.013    sm/ram_reg_i_176_n_0
    SLICE_X41Y43         LUT5 (Prop_lut5_I0_O)        0.124    15.137 r  sm/ram_reg_i_167/O
                         net (fo=4, routed)           0.819    15.955    sm/ram_reg_i_167_n_0
    SLICE_X41Y42         LUT5 (Prop_lut5_I2_O)        0.154    16.109 r  sm/ram_reg_i_75/O
                         net (fo=1, routed)           0.711    16.821    sm/ram_reg_i_75_n_0
    SLICE_X45Y41         LUT5 (Prop_lut5_I4_O)        0.356    17.177 r  sm/ram_reg_i_24/O
                         net (fo=3, routed)           1.141    18.318    display/M_alum_out[6]
    SLICE_X48Y39         LUT5 (Prop_lut5_I1_O)        0.327    18.645 r  display/ram_reg_i_4__0/O
                         net (fo=1, routed)           0.866    19.512    brams/bram1/ADDRARDADDR[9]
    RAMB18_X1Y16         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.494   101.494    brams/bram1/clk_out1
    RAMB18_X1Y16         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.000   101.494    
                         clock uncertainty           -0.149   101.344    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   100.778    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        100.778    
                         arrival time                         -19.512    
  -------------------------------------------------------------------
                         slack                                 81.267    

Slack (MET) :             81.314ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        17.697ns  (logic 3.064ns (17.313%)  route 14.633ns (82.687%))
  Logic Levels:           12  (LUT2=1 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 101.494 - 100.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.559     1.559    sm/clk_out1
    SLICE_X49Y51         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y51         FDSE (Prop_fdse_C_Q)         0.419     1.978 f  sm/D_states_q_reg[5]_rep/Q
                         net (fo=182, routed)         3.664     5.642    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X42Y52         LUT2 (Prop_lut2_I0_O)        0.323     5.965 f  sm/ram_reg_i_130/O
                         net (fo=19, routed)          2.294     8.259    sm/ram_reg_i_130_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I1_O)        0.328     8.587 r  sm/ram_reg_i_280/O
                         net (fo=2, routed)           0.631     9.218    sm/ram_reg_i_280_n_0
    SLICE_X50Y44         LUT6 (Prop_lut6_I5_O)        0.124     9.342 r  sm/ram_reg_i_247/O
                         net (fo=1, routed)           0.680    10.022    sm/ram_reg_i_247_n_0
    SLICE_X50Y44         LUT6 (Prop_lut6_I5_O)        0.124    10.146 r  sm/ram_reg_i_148/O
                         net (fo=20, routed)          1.554    11.699    L_reg/M_sm_ra1[0]
    SLICE_X50Y38         LUT6 (Prop_lut6_I4_O)        0.124    11.823 r  L_reg/ram_reg_i_108/O
                         net (fo=1, routed)           0.000    11.823    L_reg/ram_reg_i_108_n_0
    SLICE_X50Y38         MUXF7 (Prop_muxf7_I1_O)      0.214    12.037 r  L_reg/ram_reg_i_39/O
                         net (fo=16, routed)          1.605    13.642    sm/M_alum_a[0]
    SLICE_X40Y42         LUT6 (Prop_lut6_I1_O)        0.297    13.939 r  sm/ram_reg_i_182/O
                         net (fo=3, routed)           0.322    14.262    sm/ram_reg_i_182_n_0
    SLICE_X39Y42         LUT6 (Prop_lut6_I2_O)        0.124    14.386 r  sm/ram_reg_i_176/O
                         net (fo=5, routed)           0.627    15.013    sm/ram_reg_i_176_n_0
    SLICE_X41Y43         LUT5 (Prop_lut5_I0_O)        0.124    15.137 r  sm/ram_reg_i_167/O
                         net (fo=4, routed)           0.819    15.955    sm/ram_reg_i_167_n_0
    SLICE_X41Y42         LUT5 (Prop_lut5_I2_O)        0.154    16.109 r  sm/ram_reg_i_75/O
                         net (fo=1, routed)           0.711    16.821    sm/ram_reg_i_75_n_0
    SLICE_X45Y41         LUT5 (Prop_lut5_I4_O)        0.356    17.177 r  sm/ram_reg_i_24/O
                         net (fo=3, routed)           1.141    18.318    display/M_alum_out[6]
    SLICE_X48Y39         LUT5 (Prop_lut5_I1_O)        0.353    18.671 r  display/ram_reg_i_4/O
                         net (fo=1, routed)           0.585    19.256    brams/bram2/ram_reg_0[9]
    RAMB18_X1Y17         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.494   101.494    brams/bram2/clk_out1
    RAMB18_X1Y17         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.000   101.494    
                         clock uncertainty           -0.149   101.344    
    RAMB18_X1Y17         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.774   100.570    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        100.570    
                         arrival time                         -19.256    
  -------------------------------------------------------------------
                         slack                                 81.314    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 sm/D_accel_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/accel_edge/D_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.227ns (53.729%)  route 0.195ns (46.271%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.565     0.565    sm/clk_out1
    SLICE_X55Y50         FDRE                                         r  sm/D_accel_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDRE (Prop_fdre_C_Q)         0.128     0.693 r  sm/D_accel_q_reg[3]/Q
                         net (fo=3, routed)           0.195     0.888    sm/accel_edge/D_accel_q[2]
    SLICE_X55Y49         LUT5 (Prop_lut5_I0_O)        0.099     0.987 r  sm/accel_edge/D_last_q_i_1/O
                         net (fo=1, routed)           0.000     0.987    sm/accel_edge/M_accel_edge_in
    SLICE_X55Y49         FDRE                                         r  sm/accel_edge/D_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.838     0.838    sm/accel_edge/clk_out1
    SLICE_X55Y49         FDRE                                         r  sm/accel_edge/D_last_q_reg/C
                         clock pessimism              0.000     0.838    
    SLICE_X55Y49         FDRE (Hold_fdre_C_D)         0.092     0.930    sm/accel_edge/D_last_q_reg
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 sm/D_accel_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_accel_edge_buff_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.211%)  route 0.244ns (56.789%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.565     0.565    sm/clk_out1
    SLICE_X55Y50         FDRE                                         r  sm/D_accel_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDRE (Prop_fdre_C_Q)         0.141     0.706 f  sm/D_accel_q_reg[2]/Q
                         net (fo=4, routed)           0.244     0.950    sm/accel_edge/D_accel_q[1]
    SLICE_X55Y49         LUT6 (Prop_lut6_I3_O)        0.045     0.995 r  sm/accel_edge/D_accel_edge_buff_q_i_1/O
                         net (fo=1, routed)           0.000     0.995    sm/D_accel_edge_buff_d
    SLICE_X55Y49         FDRE                                         r  sm/D_accel_edge_buff_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.838     0.838    sm/clk_out1
    SLICE_X55Y49         FDRE                                         r  sm/D_accel_edge_buff_q_reg/C
                         clock pessimism              0.000     0.838    
    SLICE_X55Y49         FDRE (Hold_fdre_C_D)         0.092     0.930    sm/D_accel_edge_buff_q_reg
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 cond_butt_next_play/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cond_butt_next_play/D_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.652%)  route 0.134ns (27.348%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.595     0.595    cond_butt_next_play/clk_out1
    SLICE_X58Y49         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.141     0.736 r  cond_butt_next_play/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.133     0.869    cond_butt_next_play/D_ctr_q_reg[6]
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.029 r  cond_butt_next_play/D_ctr_q_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.029    cond_butt_next_play/D_ctr_q_reg[4]_i_1__3_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.083 r  cond_butt_next_play/D_ctr_q_reg[8]_i_1__3/O[0]
                         net (fo=1, routed)           0.000     1.083    cond_butt_next_play/D_ctr_q_reg[8]_i_1__3_n_7
    SLICE_X58Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.863     0.863    cond_butt_next_play/clk_out1
    SLICE_X58Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[8]/C
                         clock pessimism              0.000     0.863    
    SLICE_X58Y50         FDRE (Hold_fdre_C_D)         0.105     0.968    cond_butt_next_play/D_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.083    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 cond_butt_next_play/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cond_butt_next_play/D_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.254%)  route 0.134ns (26.746%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.595     0.595    cond_butt_next_play/clk_out1
    SLICE_X58Y49         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.141     0.736 r  cond_butt_next_play/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.133     0.869    cond_butt_next_play/D_ctr_q_reg[6]
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.029 r  cond_butt_next_play/D_ctr_q_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.029    cond_butt_next_play/D_ctr_q_reg[4]_i_1__3_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.094 r  cond_butt_next_play/D_ctr_q_reg[8]_i_1__3/O[2]
                         net (fo=1, routed)           0.000     1.094    cond_butt_next_play/D_ctr_q_reg[8]_i_1__3_n_5
    SLICE_X58Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.863     0.863    cond_butt_next_play/clk_out1
    SLICE_X58Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[10]/C
                         clock pessimism              0.000     0.863    
    SLICE_X58Y50         FDRE (Hold_fdre_C_D)         0.105     0.968    cond_butt_next_play/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.094    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1304854080[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_1304854080[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.592     0.592    forLoop_idx_0_1304854080[0].cond_butt_dirs/sync/clk_out1
    SLICE_X62Y59         FDRE                                         r  forLoop_idx_0_1304854080[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDRE (Prop_fdre_C_Q)         0.141     0.733 r  forLoop_idx_0_1304854080[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.058     0.790    forLoop_idx_0_1304854080[0].cond_butt_dirs/sync/D_pipe_q[0]
    SLICE_X62Y59         FDRE                                         r  forLoop_idx_0_1304854080[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.862     0.862    forLoop_idx_0_1304854080[0].cond_butt_dirs/sync/clk_out1
    SLICE_X62Y59         FDRE                                         r  forLoop_idx_0_1304854080[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.271     0.592    
    SLICE_X62Y59         FDRE (Hold_fdre_C_D)         0.071     0.663    forLoop_idx_0_1304854080[0].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.790    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 cond_butt_next_play/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.592     0.592    cond_butt_next_play/sync/clk_out1
    SLICE_X58Y54         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDRE (Prop_fdre_C_Q)         0.141     0.733 r  cond_butt_next_play/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     0.798    cond_butt_next_play/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X58Y54         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.861     0.861    cond_butt_next_play/sync/clk_out1
    SLICE_X58Y54         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.270     0.592    
    SLICE_X58Y54         FDRE (Hold_fdre_C_D)         0.075     0.667    cond_butt_next_play/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.798    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 cond_butt_next_play/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cond_butt_next_play/D_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.528%)  route 0.134ns (25.472%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.595     0.595    cond_butt_next_play/clk_out1
    SLICE_X58Y49         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.141     0.736 r  cond_butt_next_play/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.133     0.869    cond_butt_next_play/D_ctr_q_reg[6]
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.029 r  cond_butt_next_play/D_ctr_q_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.029    cond_butt_next_play/D_ctr_q_reg[4]_i_1__3_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.119 r  cond_butt_next_play/D_ctr_q_reg[8]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     1.119    cond_butt_next_play/D_ctr_q_reg[8]_i_1__3_n_4
    SLICE_X58Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.863     0.863    cond_butt_next_play/clk_out1
    SLICE_X58Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[11]/C
                         clock pessimism              0.000     0.863    
    SLICE_X58Y50         FDRE (Hold_fdre_C_D)         0.105     0.968    cond_butt_next_play/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.119    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 cond_butt_next_play/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cond_butt_next_play/D_ctr_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.528%)  route 0.134ns (25.472%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.595     0.595    cond_butt_next_play/clk_out1
    SLICE_X58Y49         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.141     0.736 r  cond_butt_next_play/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.133     0.869    cond_butt_next_play/D_ctr_q_reg[6]
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.029 r  cond_butt_next_play/D_ctr_q_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.029    cond_butt_next_play/D_ctr_q_reg[4]_i_1__3_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.119 r  cond_butt_next_play/D_ctr_q_reg[8]_i_1__3/O[1]
                         net (fo=1, routed)           0.000     1.119    cond_butt_next_play/D_ctr_q_reg[8]_i_1__3_n_6
    SLICE_X58Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.863     0.863    cond_butt_next_play/clk_out1
    SLICE_X58Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[9]/C
                         clock pessimism              0.000     0.863    
    SLICE_X58Y50         FDRE (Hold_fdre_C_D)         0.105     0.968    cond_butt_next_play/D_ctr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.119    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 cond_butt_next_play/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cond_butt_next_play/D_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.394ns (74.673%)  route 0.134ns (25.327%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.595     0.595    cond_butt_next_play/clk_out1
    SLICE_X58Y49         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.141     0.736 r  cond_butt_next_play/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.133     0.869    cond_butt_next_play/D_ctr_q_reg[6]
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.029 r  cond_butt_next_play/D_ctr_q_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.029    cond_butt_next_play/D_ctr_q_reg[4]_i_1__3_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.068 r  cond_butt_next_play/D_ctr_q_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     1.068    cond_butt_next_play/D_ctr_q_reg[8]_i_1__3_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.122 r  cond_butt_next_play/D_ctr_q_reg[12]_i_1__3/O[0]
                         net (fo=1, routed)           0.000     1.122    cond_butt_next_play/D_ctr_q_reg[12]_i_1__3_n_7
    SLICE_X58Y51         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.863     0.863    cond_butt_next_play/clk_out1
    SLICE_X58Y51         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[12]/C
                         clock pessimism              0.000     0.863    
    SLICE_X58Y51         FDRE (Hold_fdre_C_D)         0.105     0.968    cond_butt_next_play/D_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.122    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/D_mem_q_reg[3][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.940%)  route 0.076ns (29.060%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.564     0.564    sr3/clk_out1
    SLICE_X36Y48         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.076     0.781    sr3/D_waddr_q[1]
    SLICE_X37Y48         LUT5 (Prop_lut5_I2_O)        0.045     0.826 r  sr3/D_mem_q[3][1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.826    sr3/D_mem_q[3][1]_i_1__1_n_0
    SLICE_X37Y48         FDRE                                         r  sr3/D_mem_q_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.833     0.833    sr3/clk_out1
    SLICE_X37Y48         FDRE                                         r  sr3/D_mem_q_reg[3][1]/C
                         clock pessimism             -0.256     0.577    
    SLICE_X37Y48         FDRE (Hold_fdre_C_D)         0.092     0.669    sr3/D_mem_q_reg[3][1]
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.826    
  -------------------------------------------------------------------
                         slack                                  0.157    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_10
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { slowclk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y16     brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y17     brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    slowclk_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59     D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59     D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59     D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59     D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X48Y42     L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X50Y39     L_reg/D_registers_q_reg[0][10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X48Y42     L_reg/D_registers_q_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X48Y42     L_reg/D_registers_q_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X48Y42     L_reg/D_registers_q_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X48Y42     L_reg/D_registers_q_reg[0][0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_10
  To Clock:  clkfbout_clk_10

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_10
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    slowclk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_10
  To Clock:  clk_0

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.605ns  (logic 0.642ns (13.941%)  route 3.963ns (86.059%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.625     1.625    reset_cond/clk_out1
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDPE (Prop_fdpe_C_Q)         0.518     2.143 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         3.147     5.290    bseg_driver/ctr/Q[0]
    SLICE_X37Y30         LUT5 (Prop_lut5_I0_O)        0.124     5.414 r  bseg_driver/ctr/D_ctr_q[0]_i_1__0/O
                         net (fo=18, routed)          0.817     6.230    bseg_driver/ctr/D_ctr_q[0]_i_1__0_n_0
    SLICE_X39Y32         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.437     4.842    bseg_driver/ctr/clk
    SLICE_X39Y32         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.605ns  (logic 0.642ns (13.941%)  route 3.963ns (86.059%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.625     1.625    reset_cond/clk_out1
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDPE (Prop_fdpe_C_Q)         0.518     2.143 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         3.147     5.290    bseg_driver/ctr/Q[0]
    SLICE_X37Y30         LUT5 (Prop_lut5_I0_O)        0.124     5.414 r  bseg_driver/ctr/D_ctr_q[0]_i_1__0/O
                         net (fo=18, routed)          0.817     6.230    bseg_driver/ctr/D_ctr_q[0]_i_1__0_n_0
    SLICE_X39Y32         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.437     4.842    bseg_driver/ctr/clk
    SLICE_X39Y32         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.463ns  (logic 0.642ns (14.384%)  route 3.821ns (85.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.625     1.625    reset_cond/clk_out1
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDPE (Prop_fdpe_C_Q)         0.518     2.143 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         3.147     5.290    bseg_driver/ctr/Q[0]
    SLICE_X37Y30         LUT5 (Prop_lut5_I0_O)        0.124     5.414 r  bseg_driver/ctr/D_ctr_q[0]_i_1__0/O
                         net (fo=18, routed)          0.675     6.088    bseg_driver/ctr/D_ctr_q[0]_i_1__0_n_0
    SLICE_X39Y31         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.435     4.840    bseg_driver/ctr/clk
    SLICE_X39Y31         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[12]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.463ns  (logic 0.642ns (14.384%)  route 3.821ns (85.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.625     1.625    reset_cond/clk_out1
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDPE (Prop_fdpe_C_Q)         0.518     2.143 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         3.147     5.290    bseg_driver/ctr/Q[0]
    SLICE_X37Y30         LUT5 (Prop_lut5_I0_O)        0.124     5.414 r  bseg_driver/ctr/D_ctr_q[0]_i_1__0/O
                         net (fo=18, routed)          0.675     6.088    bseg_driver/ctr/D_ctr_q[0]_i_1__0_n_0
    SLICE_X39Y31         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.435     4.840    bseg_driver/ctr/clk
    SLICE_X39Y31         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[13]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.463ns  (logic 0.642ns (14.384%)  route 3.821ns (85.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.625     1.625    reset_cond/clk_out1
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDPE (Prop_fdpe_C_Q)         0.518     2.143 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         3.147     5.290    bseg_driver/ctr/Q[0]
    SLICE_X37Y30         LUT5 (Prop_lut5_I0_O)        0.124     5.414 r  bseg_driver/ctr/D_ctr_q[0]_i_1__0/O
                         net (fo=18, routed)          0.675     6.088    bseg_driver/ctr/D_ctr_q[0]_i_1__0_n_0
    SLICE_X39Y31         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.435     4.840    bseg_driver/ctr/clk
    SLICE_X39Y31         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[14]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.463ns  (logic 0.642ns (14.384%)  route 3.821ns (85.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.625     1.625    reset_cond/clk_out1
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDPE (Prop_fdpe_C_Q)         0.518     2.143 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         3.147     5.290    bseg_driver/ctr/Q[0]
    SLICE_X37Y30         LUT5 (Prop_lut5_I0_O)        0.124     5.414 r  bseg_driver/ctr/D_ctr_q[0]_i_1__0/O
                         net (fo=18, routed)          0.675     6.088    bseg_driver/ctr/D_ctr_q[0]_i_1__0_n_0
    SLICE_X39Y31         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.435     4.840    bseg_driver/ctr/clk
    SLICE_X39Y31         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[15]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.422ns  (logic 0.642ns (14.517%)  route 3.780ns (85.483%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.625     1.625    reset_cond/clk_out1
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDPE (Prop_fdpe_C_Q)         0.518     2.143 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         3.147     5.290    bseg_driver/ctr/Q[0]
    SLICE_X37Y30         LUT5 (Prop_lut5_I0_O)        0.124     5.414 r  bseg_driver/ctr/D_ctr_q[0]_i_1__0/O
                         net (fo=18, routed)          0.634     6.047    bseg_driver/ctr/D_ctr_q[0]_i_1__0_n_0
    SLICE_X39Y28         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.433     4.838    bseg_driver/ctr/clk
    SLICE_X39Y28         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[0]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.422ns  (logic 0.642ns (14.517%)  route 3.780ns (85.483%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.625     1.625    reset_cond/clk_out1
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDPE (Prop_fdpe_C_Q)         0.518     2.143 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         3.147     5.290    bseg_driver/ctr/Q[0]
    SLICE_X37Y30         LUT5 (Prop_lut5_I0_O)        0.124     5.414 r  bseg_driver/ctr/D_ctr_q[0]_i_1__0/O
                         net (fo=18, routed)          0.634     6.047    bseg_driver/ctr/D_ctr_q[0]_i_1__0_n_0
    SLICE_X39Y28         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.433     4.838    bseg_driver/ctr/clk
    SLICE_X39Y28         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[1]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.422ns  (logic 0.642ns (14.517%)  route 3.780ns (85.483%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.625     1.625    reset_cond/clk_out1
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDPE (Prop_fdpe_C_Q)         0.518     2.143 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         3.147     5.290    bseg_driver/ctr/Q[0]
    SLICE_X37Y30         LUT5 (Prop_lut5_I0_O)        0.124     5.414 r  bseg_driver/ctr/D_ctr_q[0]_i_1__0/O
                         net (fo=18, routed)          0.634     6.047    bseg_driver/ctr/D_ctr_q[0]_i_1__0_n_0
    SLICE_X39Y28         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.433     4.838    bseg_driver/ctr/clk
    SLICE_X39Y28         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[2]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.422ns  (logic 0.642ns (14.517%)  route 3.780ns (85.483%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.625     1.625    reset_cond/clk_out1
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDPE (Prop_fdpe_C_Q)         0.518     2.143 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         3.147     5.290    bseg_driver/ctr/Q[0]
    SLICE_X37Y30         LUT5 (Prop_lut5_I0_O)        0.124     5.414 r  bseg_driver/ctr/D_ctr_q[0]_i_1__0/O
                         net (fo=18, routed)          0.634     6.047    bseg_driver/ctr/D_ctr_q[0]_i_1__0_n_0
    SLICE_X39Y28         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.433     4.838    bseg_driver/ctr/clk
    SLICE_X39Y28         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.535ns  (logic 0.209ns (13.618%)  route 1.326ns (86.382%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.592     0.592    reset_cond/clk_out1
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDPE (Prop_fdpe_C_Q)         0.164     0.756 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         1.060     1.816    timerseg_driver/ctr/Q[0]
    SLICE_X58Y31         LUT6 (Prop_lut6_I5_O)        0.045     1.861 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.266     2.126    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X57Y32         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.829     2.019    timerseg_driver/ctr/clk
    SLICE_X57Y32         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[10]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.535ns  (logic 0.209ns (13.618%)  route 1.326ns (86.382%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.592     0.592    reset_cond/clk_out1
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDPE (Prop_fdpe_C_Q)         0.164     0.756 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         1.060     1.816    timerseg_driver/ctr/Q[0]
    SLICE_X58Y31         LUT6 (Prop_lut6_I5_O)        0.045     1.861 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.266     2.126    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X57Y32         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.829     2.019    timerseg_driver/ctr/clk
    SLICE_X57Y32         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[11]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.535ns  (logic 0.209ns (13.618%)  route 1.326ns (86.382%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.592     0.592    reset_cond/clk_out1
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDPE (Prop_fdpe_C_Q)         0.164     0.756 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         1.060     1.816    timerseg_driver/ctr/Q[0]
    SLICE_X58Y31         LUT6 (Prop_lut6_I5_O)        0.045     1.861 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.266     2.126    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X57Y32         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.829     2.019    timerseg_driver/ctr/clk
    SLICE_X57Y32         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[8]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.535ns  (logic 0.209ns (13.618%)  route 1.326ns (86.382%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.592     0.592    reset_cond/clk_out1
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDPE (Prop_fdpe_C_Q)         0.164     0.756 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         1.060     1.816    timerseg_driver/ctr/Q[0]
    SLICE_X58Y31         LUT6 (Prop_lut6_I5_O)        0.045     1.861 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.266     2.126    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X57Y32         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.829     2.019    timerseg_driver/ctr/clk
    SLICE_X57Y32         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[9]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.550ns  (logic 0.209ns (13.486%)  route 1.341ns (86.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.592     0.592    reset_cond/clk_out1
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDPE (Prop_fdpe_C_Q)         0.164     0.756 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         1.060     1.816    timerseg_driver/ctr/Q[0]
    SLICE_X58Y31         LUT6 (Prop_lut6_I5_O)        0.045     1.861 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.281     2.141    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X57Y31         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.828     2.018    timerseg_driver/ctr/clk
    SLICE_X57Y31         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[4]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.550ns  (logic 0.209ns (13.486%)  route 1.341ns (86.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.592     0.592    reset_cond/clk_out1
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDPE (Prop_fdpe_C_Q)         0.164     0.756 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         1.060     1.816    timerseg_driver/ctr/Q[0]
    SLICE_X58Y31         LUT6 (Prop_lut6_I5_O)        0.045     1.861 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.281     2.141    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X57Y31         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.828     2.018    timerseg_driver/ctr/clk
    SLICE_X57Y31         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[5]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.550ns  (logic 0.209ns (13.486%)  route 1.341ns (86.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.592     0.592    reset_cond/clk_out1
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDPE (Prop_fdpe_C_Q)         0.164     0.756 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         1.060     1.816    timerseg_driver/ctr/Q[0]
    SLICE_X58Y31         LUT6 (Prop_lut6_I5_O)        0.045     1.861 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.281     2.141    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X57Y31         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.828     2.018    timerseg_driver/ctr/clk
    SLICE_X57Y31         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[6]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.550ns  (logic 0.209ns (13.486%)  route 1.341ns (86.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.592     0.592    reset_cond/clk_out1
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDPE (Prop_fdpe_C_Q)         0.164     0.756 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         1.060     1.816    timerseg_driver/ctr/Q[0]
    SLICE_X58Y31         LUT6 (Prop_lut6_I5_O)        0.045     1.861 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.281     2.141    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X57Y31         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.828     2.018    timerseg_driver/ctr/clk
    SLICE_X57Y31         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[7]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.566ns  (logic 0.209ns (13.345%)  route 1.357ns (86.655%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.592     0.592    reset_cond/clk_out1
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDPE (Prop_fdpe_C_Q)         0.164     0.756 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         1.060     1.816    timerseg_driver/ctr/Q[0]
    SLICE_X58Y31         LUT6 (Prop_lut6_I5_O)        0.045     1.861 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.297     2.158    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X57Y30         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.827     2.017    timerseg_driver/ctr/clk
    SLICE_X57Y30         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[0]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.566ns  (logic 0.209ns (13.345%)  route 1.357ns (86.655%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.592     0.592    reset_cond/clk_out1
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDPE (Prop_fdpe_C_Q)         0.164     0.756 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         1.060     1.816    timerseg_driver/ctr/Q[0]
    SLICE_X58Y31         LUT6 (Prop_lut6_I5_O)        0.045     1.861 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.297     2.158    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X57Y30         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.827     2.017    timerseg_driver/ctr/clk
    SLICE_X57Y30         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.280ns  (logic 5.051ns (38.031%)  route 8.230ns (61.969%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.564     5.148    timerseg_driver/ctr/clk
    SLICE_X57Y34         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=17, routed)          0.938     6.543    timerseg_driver/ctr/S[1]
    SLICE_X58Y31         LUT3 (Prop_lut3_I2_O)        0.150     6.693 f  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_25/O
                         net (fo=1, routed)           1.028     7.720    L_reg/timerseg_OBUF[10]_inst_i_11_0
    SLICE_X56Y31         LUT6 (Prop_lut6_I1_O)        0.326     8.046 f  L_reg/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.954     9.000    L_reg/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X53Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.124 f  L_reg/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=1, routed)           0.918    10.042    L_reg/timerseg_OBUF[10]_inst_i_11_n_0
    SLICE_X56Y34         LUT6 (Prop_lut6_I5_O)        0.124    10.166 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.544    10.711    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X58Y34         LUT4 (Prop_lut4_I0_O)        0.119    10.830 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.847    14.677    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.752    18.429 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    18.429    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.964ns  (logic 4.851ns (37.420%)  route 8.113ns (62.580%))
  Logic Levels:           6  (LUT3=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.564     5.148    timerseg_driver/ctr/clk
    SLICE_X57Y34         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDRE (Prop_fdre_C_Q)         0.456     5.604 f  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=17, routed)          0.938     6.543    timerseg_driver/ctr/S[1]
    SLICE_X58Y31         LUT3 (Prop_lut3_I2_O)        0.150     6.693 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_25/O
                         net (fo=1, routed)           1.028     7.720    L_reg/timerseg_OBUF[10]_inst_i_11_0
    SLICE_X56Y31         LUT6 (Prop_lut6_I1_O)        0.326     8.046 r  L_reg/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.954     9.000    L_reg/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X53Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.124 r  L_reg/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=1, routed)           0.918    10.042    L_reg/timerseg_OBUF[10]_inst_i_11_n_0
    SLICE_X56Y34         LUT6 (Prop_lut6_I5_O)        0.124    10.166 f  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.615    10.782    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X58Y34         LUT3 (Prop_lut3_I2_O)        0.124    10.906 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.659    14.565    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    18.112 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.112    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.910ns  (logic 5.111ns (39.589%)  route 7.799ns (60.411%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.564     5.148    timerseg_driver/ctr/clk
    SLICE_X57Y34         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=17, routed)          0.938     6.543    timerseg_driver/ctr/S[1]
    SLICE_X58Y31         LUT3 (Prop_lut3_I2_O)        0.150     6.693 f  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_25/O
                         net (fo=1, routed)           1.028     7.720    L_reg/timerseg_OBUF[10]_inst_i_11_0
    SLICE_X56Y31         LUT6 (Prop_lut6_I1_O)        0.326     8.046 f  L_reg/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.954     9.000    L_reg/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X53Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.124 f  L_reg/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=1, routed)           0.918    10.042    L_reg/timerseg_OBUF[10]_inst_i_11_n_0
    SLICE_X56Y34         LUT6 (Prop_lut6_I5_O)        0.124    10.166 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.934    11.101    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X58Y34         LUT4 (Prop_lut4_I1_O)        0.154    11.255 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.027    14.281    timerseg_OBUF[10]
    D4                   OBUF (Prop_obuf_I_O)         3.777    18.058 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    18.058    timerseg[10]
    D4                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.457ns  (logic 4.827ns (38.749%)  route 7.630ns (61.251%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.564     5.148    timerseg_driver/ctr/clk
    SLICE_X57Y34         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDRE (Prop_fdre_C_Q)         0.456     5.604 f  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=17, routed)          0.938     6.543    timerseg_driver/ctr/S[1]
    SLICE_X58Y31         LUT3 (Prop_lut3_I2_O)        0.150     6.693 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_25/O
                         net (fo=1, routed)           1.028     7.720    L_reg/timerseg_OBUF[10]_inst_i_11_0
    SLICE_X56Y31         LUT6 (Prop_lut6_I1_O)        0.326     8.046 r  L_reg/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.954     9.000    L_reg/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X53Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.124 r  L_reg/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=1, routed)           0.918    10.042    L_reg/timerseg_OBUF[10]_inst_i_11_n_0
    SLICE_X56Y34         LUT6 (Prop_lut6_I5_O)        0.124    10.166 f  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.934    11.101    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X58Y34         LUT4 (Prop_lut4_I1_O)        0.124    11.225 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.858    14.082    timerseg_OBUF[9]
    G5                   OBUF (Prop_obuf_I_O)         3.523    17.605 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    17.605    timerseg[9]
    G5                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.403ns  (logic 4.830ns (38.940%)  route 7.573ns (61.060%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.564     5.148    timerseg_driver/ctr/clk
    SLICE_X57Y34         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=17, routed)          0.938     6.543    timerseg_driver/ctr/S[1]
    SLICE_X58Y31         LUT3 (Prop_lut3_I2_O)        0.150     6.693 f  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_25/O
                         net (fo=1, routed)           1.028     7.720    L_reg/timerseg_OBUF[10]_inst_i_11_0
    SLICE_X56Y31         LUT6 (Prop_lut6_I1_O)        0.326     8.046 f  L_reg/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.954     9.000    L_reg/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X53Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.124 f  L_reg/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=1, routed)           0.918    10.042    L_reg/timerseg_OBUF[10]_inst_i_11_n_0
    SLICE_X56Y34         LUT6 (Prop_lut6_I5_O)        0.124    10.166 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.540    10.707    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X58Y34         LUT4 (Prop_lut4_I0_O)        0.124    10.831 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.195    14.026    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         3.526    17.552 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.552    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.326ns  (logic 4.883ns (39.619%)  route 7.442ns (60.381%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.564     5.148    timerseg_driver/ctr/clk
    SLICE_X57Y34         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDRE (Prop_fdre_C_Q)         0.456     5.604 f  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=17, routed)          0.938     6.543    timerseg_driver/ctr/S[1]
    SLICE_X58Y31         LUT3 (Prop_lut3_I2_O)        0.150     6.693 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_25/O
                         net (fo=1, routed)           1.028     7.720    L_reg/timerseg_OBUF[10]_inst_i_11_0
    SLICE_X56Y31         LUT6 (Prop_lut6_I1_O)        0.326     8.046 r  L_reg/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.954     9.000    L_reg/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X53Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.124 r  L_reg/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=1, routed)           0.918    10.042    L_reg/timerseg_OBUF[10]_inst_i_11_n_0
    SLICE_X56Y34         LUT6 (Prop_lut6_I5_O)        0.124    10.166 f  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.544    10.711    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X58Y34         LUT4 (Prop_lut4_I0_O)        0.124    10.835 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.060    13.895    timerseg_OBUF[4]
    C4                   OBUF (Prop_obuf_I_O)         3.579    17.474 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.474    timerseg[4]
    C4                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.260ns  (logic 5.017ns (40.921%)  route 7.243ns (59.079%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.564     5.148    timerseg_driver/ctr/clk
    SLICE_X57Y34         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=17, routed)          0.938     6.543    timerseg_driver/ctr/S[1]
    SLICE_X58Y31         LUT3 (Prop_lut3_I2_O)        0.150     6.693 f  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_25/O
                         net (fo=1, routed)           1.028     7.720    L_reg/timerseg_OBUF[10]_inst_i_11_0
    SLICE_X56Y31         LUT6 (Prop_lut6_I1_O)        0.326     8.046 f  L_reg/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.954     9.000    L_reg/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X53Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.124 f  L_reg/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=1, routed)           0.918    10.042    L_reg/timerseg_OBUF[10]_inst_i_11_n_0
    SLICE_X56Y34         LUT6 (Prop_lut6_I5_O)        0.124    10.166 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.540    10.707    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X58Y34         LUT4 (Prop_lut4_I0_O)        0.118    10.825 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.865    13.689    timerseg_OBUF[3]
    G4                   OBUF (Prop_obuf_I_O)         3.719    17.408 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.408    timerseg[3]
    G4                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.566ns  (logic 5.066ns (43.802%)  route 6.500ns (56.198%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.556     5.140    bseg_driver/ctr/clk
    SLICE_X39Y32         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          1.010     6.607    L_reg/M_ctr_value_0[1]
    SLICE_X39Y33         LUT5 (Prop_lut5_I3_O)        0.152     6.759 r  L_reg/bseg_OBUF[10]_inst_i_28/O
                         net (fo=1, routed)           0.642     7.400    L_reg/bseg_OBUF[10]_inst_i_28_n_0
    SLICE_X38Y33         LUT6 (Prop_lut6_I5_O)        0.326     7.726 f  L_reg/bseg_OBUF[10]_inst_i_24/O
                         net (fo=1, routed)           0.817     8.544    L_reg/bseg_OBUF[10]_inst_i_24_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I0_O)        0.124     8.668 f  L_reg/bseg_OBUF[10]_inst_i_12/O
                         net (fo=1, routed)           0.420     9.088    bseg_driver/ctr/bseg_OBUF[10]_inst_i_1_2
    SLICE_X40Y33         LUT6 (Prop_lut6_I5_O)        0.124     9.212 r  bseg_driver/ctr/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.787     9.999    L_reg/bseg[0]
    SLICE_X41Y31         LUT4 (Prop_lut4_I1_O)        0.150    10.149 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.824    12.972    bseg_OBUF[10]
    M1                   OBUF (Prop_obuf_I_O)         3.734    16.707 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    16.707    bseg[10]
    M1                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.418ns  (logic 4.844ns (42.427%)  route 6.574ns (57.573%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.556     5.140    bseg_driver/ctr/clk
    SLICE_X39Y32         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDRE (Prop_fdre_C_Q)         0.456     5.596 f  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          1.010     6.607    L_reg/M_ctr_value_0[1]
    SLICE_X39Y33         LUT5 (Prop_lut5_I3_O)        0.152     6.759 f  L_reg/bseg_OBUF[10]_inst_i_28/O
                         net (fo=1, routed)           0.642     7.400    L_reg/bseg_OBUF[10]_inst_i_28_n_0
    SLICE_X38Y33         LUT6 (Prop_lut6_I5_O)        0.326     7.726 r  L_reg/bseg_OBUF[10]_inst_i_24/O
                         net (fo=1, routed)           0.817     8.544    L_reg/bseg_OBUF[10]_inst_i_24_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I0_O)        0.124     8.668 r  L_reg/bseg_OBUF[10]_inst_i_12/O
                         net (fo=1, routed)           0.420     9.088    bseg_driver/ctr/bseg_OBUF[10]_inst_i_1_2
    SLICE_X40Y33         LUT6 (Prop_lut6_I5_O)        0.124     9.212 f  bseg_driver/ctr/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.739     9.951    bseg_driver/ctr/D_ctr_q_reg[17]_0
    SLICE_X41Y33         LUT4 (Prop_lut4_I0_O)        0.124    10.075 r  bseg_driver/ctr/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.945    13.020    bseg_OBUF[4]
    M2                   OBUF (Prop_obuf_I_O)         3.538    16.559 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.559    bseg[4]
    M2                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.401ns  (logic 5.072ns (44.491%)  route 6.328ns (55.509%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.556     5.140    bseg_driver/ctr/clk
    SLICE_X39Y32         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          1.010     6.607    L_reg/M_ctr_value_0[1]
    SLICE_X39Y33         LUT5 (Prop_lut5_I3_O)        0.152     6.759 r  L_reg/bseg_OBUF[10]_inst_i_28/O
                         net (fo=1, routed)           0.642     7.400    L_reg/bseg_OBUF[10]_inst_i_28_n_0
    SLICE_X38Y33         LUT6 (Prop_lut6_I5_O)        0.326     7.726 f  L_reg/bseg_OBUF[10]_inst_i_24/O
                         net (fo=1, routed)           0.817     8.544    L_reg/bseg_OBUF[10]_inst_i_24_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I0_O)        0.124     8.668 f  L_reg/bseg_OBUF[10]_inst_i_12/O
                         net (fo=1, routed)           0.420     9.088    bseg_driver/ctr/bseg_OBUF[10]_inst_i_1_2
    SLICE_X40Y33         LUT6 (Prop_lut6_I5_O)        0.124     9.212 r  bseg_driver/ctr/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.668     9.880    bseg_driver/ctr/D_ctr_q_reg[17]_0
    SLICE_X41Y33         LUT4 (Prop_lut4_I0_O)        0.152    10.032 r  bseg_driver/ctr/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.771    12.803    bseg_OBUF[3]
    N1                   OBUF (Prop_obuf_I_O)         3.738    16.541 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.541    bseg[3]
    N1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.488ns  (logic 1.433ns (57.609%)  route 1.055ns (42.391%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.557     1.501    bseg_driver/ctr/clk
    SLICE_X39Y32         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=16, routed)          0.270     1.912    bseg_driver/ctr/S[0]
    SLICE_X39Y33         LUT2 (Prop_lut2_I0_O)        0.045     1.957 r  bseg_driver/ctr/bseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.785     2.741    bseg_OBUF[7]
    T2                   OBUF (Prop_obuf_I_O)         1.247     3.989 r  bseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.989    bseg[7]
    T2                                                                r  bseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.630ns  (logic 1.497ns (56.931%)  route 1.133ns (43.069%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.557     1.501    bseg_driver/ctr/clk
    SLICE_X39Y32         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDRE (Prop_fdre_C_Q)         0.141     1.642 f  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=16, routed)          0.309     1.951    bseg_driver/ctr/S[0]
    SLICE_X41Y33         LUT2 (Prop_lut2_I1_O)        0.043     1.994 r  bseg_driver/ctr/bseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.823     2.817    bseg_OBUF[8]
    R1                   OBUF (Prop_obuf_I_O)         1.313     4.131 r  bseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.131    bseg[8]
    R1                                                                r  bseg[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.634ns  (logic 1.416ns (53.742%)  route 1.218ns (46.258%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.555     1.499    aseg_driver/ctr/clk
    SLICE_X42Y30         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.164     1.663 r  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=16, routed)          0.346     2.009    aseg_driver/ctr/S[0]
    SLICE_X46Y28         LUT2 (Prop_lut2_I0_O)        0.045     2.054 r  aseg_driver/ctr/aseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.872     2.926    aseg_OBUF[7]
    N4                   OBUF (Prop_obuf_I_O)         1.207     4.133 r  aseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.133    aseg[7]
    N4                                                                r  aseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.666ns  (logic 1.525ns (57.201%)  route 1.141ns (42.799%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.557     1.501    bseg_driver/ctr/clk
    SLICE_X39Y32         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          0.242     1.884    bseg_driver/ctr/S[1]
    SLICE_X40Y31         LUT2 (Prop_lut2_I0_O)        0.046     1.930 r  bseg_driver/ctr/bseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.899     2.829    bseg_OBUF[11]
    P13                  OBUF (Prop_obuf_I_O)         1.338     4.167 r  bseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.167    bseg[11]
    P13                                                               r  bseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.699ns  (logic 1.487ns (55.097%)  route 1.212ns (44.903%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.555     1.499    aseg_driver/ctr/clk
    SLICE_X42Y30         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.164     1.663 r  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          0.421     2.084    aseg_driver/ctr/S[1]
    SLICE_X48Y30         LUT2 (Prop_lut2_I0_O)        0.046     2.130 r  aseg_driver/ctr/aseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.791     2.921    aseg_OBUF[8]
    M4                   OBUF (Prop_obuf_I_O)         1.277     4.198 r  aseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.198    aseg[8]
    M4                                                                r  aseg[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.698ns  (logic 1.458ns (54.021%)  route 1.241ns (45.979%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.557     1.501    bseg_driver/ctr/clk
    SLICE_X39Y32         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDRE (Prop_fdre_C_Q)         0.141     1.642 f  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=16, routed)          0.309     1.951    bseg_driver/ctr/S[0]
    SLICE_X41Y33         LUT2 (Prop_lut2_I1_O)        0.045     1.996 r  bseg_driver/ctr/bseg_OBUF[5]_inst_i_1/O
                         net (fo=3, routed)           0.931     2.927    bseg_OBUF[5]
    N13                  OBUF (Prop_obuf_I_O)         1.272     4.199 r  bseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.199    bseg[5]
    N13                                                               r  bseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.739ns  (logic 1.455ns (53.115%)  route 1.284ns (46.885%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.564     1.508    timerseg_driver/ctr/clk
    SLICE_X57Y34         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDRE (Prop_fdre_C_Q)         0.141     1.649 f  timerseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=17, routed)          0.142     1.791    L_reg/M_ctr_value_2[0]
    SLICE_X56Y34         LUT6 (Prop_lut6_I2_O)        0.045     1.836 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.307     2.142    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X58Y34         LUT4 (Prop_lut4_I3_O)        0.045     2.187 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.836     3.023    timerseg_OBUF[9]
    G5                   OBUF (Prop_obuf_I_O)         1.224     4.247 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.247    timerseg[9]
    G5                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.747ns  (logic 1.476ns (53.734%)  route 1.271ns (46.266%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.557     1.501    bseg_driver/ctr/clk
    SLICE_X39Y32         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          0.297     1.939    bseg_driver/ctr/S[1]
    SLICE_X40Y33         LUT6 (Prop_lut6_I0_O)        0.045     1.984 r  bseg_driver/ctr/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.215     2.199    bseg_driver/ctr/D_ctr_q_reg[17]_0
    SLICE_X41Y31         LUT4 (Prop_lut4_I0_O)        0.045     2.244 r  bseg_driver/ctr/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.758     3.002    bseg_OBUF[6]
    T3                   OBUF (Prop_obuf_I_O)         1.245     4.247 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.247    bseg[6]
    T3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.750ns  (logic 1.477ns (53.715%)  route 1.273ns (46.285%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.555     1.499    aseg_driver/ctr/clk
    SLICE_X42Y30         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.164     1.663 f  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          0.333     1.996    L_reg/M_ctr_value[1]
    SLICE_X48Y30         LUT6 (Prop_lut6_I4_O)        0.045     2.041 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.352     2.393    L_reg/D_ctr_q_reg[16]
    SLICE_X54Y35         LUT4 (Prop_lut4_I3_O)        0.045     2.438 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.587     3.025    aseg_OBUF[10]
    N2                   OBUF (Prop_obuf_I_O)         1.223     4.248 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.248    aseg[10]
    N2                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.753ns  (logic 1.462ns (53.090%)  route 1.292ns (46.910%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.555     1.499    aseg_driver/ctr/clk
    SLICE_X42Y30         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.164     1.663 r  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          0.250     1.913    aseg_driver/ctr/S[1]
    SLICE_X46Y31         LUT6 (Prop_lut6_I0_O)        0.045     1.958 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.481     2.438    aseg_driver/ctr/D_ctr_q_reg[17]_0
    SLICE_X54Y35         LUT4 (Prop_lut4_I0_O)        0.045     2.483 r  aseg_driver/ctr/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.561     3.044    aseg_OBUF[1]
    M5                   OBUF (Prop_obuf_I_O)         1.208     4.252 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.252    aseg[1]
    M5                                                                r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_10
  To Clock:  

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.032ns  (logic 11.292ns (32.234%)  route 23.740ns (67.766%))
  Logic Levels:           33  (CARRY4=7 LUT2=4 LUT3=2 LUT4=8 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.563     1.563    L_reg/clk_out1
    SLICE_X47Y37         FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y37         FDRE (Prop_fdre_C_Q)         0.456     2.019 r  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=10, routed)          1.093     3.112    L_reg/M_aseg_driver_value[7]
    SLICE_X48Y35         LUT3 (Prop_lut3_I2_O)        0.124     3.236 f  L_reg/L_7000ce08_remainder0__0_carry__1_i_9__0/O
                         net (fo=5, routed)           1.073     4.309    L_reg/L_7000ce08_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X45Y35         LUT5 (Prop_lut5_I1_O)        0.152     4.461 f  L_reg/L_7000ce08_remainder0__0_carry_i_18/O
                         net (fo=1, routed)           0.799     5.260    L_reg/L_7000ce08_remainder0__0_carry_i_18_n_0
    SLICE_X46Y35         LUT4 (Prop_lut4_I3_O)        0.326     5.586 f  L_reg/L_7000ce08_remainder0__0_carry_i_12/O
                         net (fo=7, routed)           1.081     6.667    L_reg/L_7000ce08_remainder0__0_carry_i_12_n_0
    SLICE_X48Y34         LUT2 (Prop_lut2_I0_O)        0.124     6.791 f  L_reg/L_7000ce08_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.764     7.555    L_reg/L_7000ce08_remainder0__0_carry_i_14_n_0
    SLICE_X46Y34         LUT4 (Prop_lut4_I3_O)        0.148     7.703 r  L_reg/L_7000ce08_remainder0__0_carry_i_8/O
                         net (fo=3, routed)           0.663     8.366    L_reg/L_7000ce08_remainder0__0_carry_i_8_n_0
    SLICE_X47Y33         LUT4 (Prop_lut4_I2_O)        0.328     8.694 r  L_reg/L_7000ce08_remainder0__0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     8.694    aseg_driver/decimal_renderer/i__carry_i_28__0_0[2]
    SLICE_X47Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.092 r  aseg_driver/decimal_renderer/L_7000ce08_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.092    aseg_driver/decimal_renderer/L_7000ce08_remainder0__0_carry_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.426 r  aseg_driver/decimal_renderer/L_7000ce08_remainder0__0_carry__0/O[1]
                         net (fo=5, routed)           1.019    10.445    L_reg/L_7000ce08_remainder0[5]
    SLICE_X44Y34         LUT3 (Prop_lut3_I2_O)        0.331    10.776 r  L_reg/i__carry_i_27__0/O
                         net (fo=8, routed)           1.478    12.254    L_reg/i__carry_i_27__0_n_0
    SLICE_X46Y32         LUT6 (Prop_lut6_I4_O)        0.332    12.586 r  L_reg/i__carry_i_31/O
                         net (fo=2, routed)           0.808    13.394    L_reg/i__carry_i_31_n_0
    SLICE_X46Y33         LUT6 (Prop_lut6_I5_O)        0.124    13.518 f  L_reg/i__carry_i_32/O
                         net (fo=2, routed)           1.049    14.567    L_reg/i__carry_i_32_n_0
    SLICE_X43Y33         LUT2 (Prop_lut2_I0_O)        0.124    14.691 f  L_reg/i__carry_i_16__0/O
                         net (fo=2, routed)           0.588    15.279    L_reg/i__carry_i_16__0_n_0
    SLICE_X44Y33         LUT4 (Prop_lut4_I3_O)        0.124    15.403 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=2, routed)           0.584    15.987    L_reg/D_registers_q_reg[2][8]_1[0]
    SLICE_X45Y33         LUT5 (Prop_lut5_I0_O)        0.124    16.111 r  L_reg/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    16.111    aseg_driver/decimal_renderer/i__carry__0_i_9_0[0]
    SLICE_X45Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.643 r  aseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.643    aseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.977 r  aseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.963    17.940    L_reg/L_7000ce08_remainder0_inferred__1/i__carry__2[1]
    SLICE_X44Y31         LUT5 (Prop_lut5_I4_O)        0.303    18.243 r  L_reg/i__carry_i_29/O
                         net (fo=2, routed)           0.654    18.897    aseg_driver/decimal_renderer/i__carry__0_i_10_0
    SLICE_X44Y30         LUT5 (Prop_lut5_I4_O)        0.124    19.021 f  aseg_driver/decimal_renderer/i__carry_i_27/O
                         net (fo=4, routed)           0.838    19.859    L_reg/i__carry_i_17_0
    SLICE_X44Y29         LUT6 (Prop_lut6_I5_O)        0.124    19.983 r  L_reg/i__carry__0_i_10/O
                         net (fo=5, routed)           0.597    20.580    L_reg/i__carry__0_i_10_n_0
    SLICE_X46Y29         LUT2 (Prop_lut2_I0_O)        0.150    20.730 f  L_reg/i__carry_i_17/O
                         net (fo=2, routed)           0.485    21.214    L_reg/i__carry_i_17_n_0
    SLICE_X46Y29         LUT6 (Prop_lut6_I4_O)        0.328    21.542 r  L_reg/i__carry_i_12__3/O
                         net (fo=3, routed)           1.141    22.684    L_reg/i__carry_i_12__3_n_0
    SLICE_X44Y27         LUT2 (Prop_lut2_I1_O)        0.124    22.808 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.519    23.327    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_21[0]
    SLICE_X45Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.834 r  aseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.834    aseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__1/i__carry_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.948 r  aseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.948    aseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.282 f  aseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.820    25.102    aseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X43Y29         LUT4 (Prop_lut4_I1_O)        0.303    25.405 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.816    26.221    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X44Y29         LUT5 (Prop_lut5_I4_O)        0.124    26.345 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           0.579    26.924    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22_n_0
    SLICE_X44Y28         LUT4 (Prop_lut4_I3_O)        0.124    27.048 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_10/O
                         net (fo=3, routed)           0.580    27.627    aseg_driver/decimal_renderer/D_registers_q_reg[2][1]_1
    SLICE_X47Y28         LUT4 (Prop_lut4_I3_O)        0.150    27.777 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_13/O
                         net (fo=2, routed)           0.815    28.592    aseg_driver/decimal_renderer/D_registers_q_reg[2][1]_0
    SLICE_X48Y30         LUT6 (Prop_lut6_I4_O)        0.326    28.918 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.280    29.198    L_reg/aseg_OBUF[1]_inst_i_1
    SLICE_X48Y30         LUT6 (Prop_lut6_I5_O)        0.124    29.322 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.165    30.487    aseg_driver/ctr/aseg[4]
    SLICE_X54Y35         LUT4 (Prop_lut4_I2_O)        0.124    30.611 r  aseg_driver/ctr/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.491    33.101    aseg_OBUF[6]
    L5                   OBUF (Prop_obuf_I_O)         3.494    36.596 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    36.596    aseg[6]
    L5                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.952ns  (logic 11.321ns (32.390%)  route 23.631ns (67.610%))
  Logic Levels:           33  (CARRY4=7 LUT2=4 LUT3=2 LUT4=8 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.563     1.563    L_reg/clk_out1
    SLICE_X47Y37         FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y37         FDRE (Prop_fdre_C_Q)         0.456     2.019 r  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=10, routed)          1.093     3.112    L_reg/M_aseg_driver_value[7]
    SLICE_X48Y35         LUT3 (Prop_lut3_I2_O)        0.124     3.236 f  L_reg/L_7000ce08_remainder0__0_carry__1_i_9__0/O
                         net (fo=5, routed)           1.073     4.309    L_reg/L_7000ce08_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X45Y35         LUT5 (Prop_lut5_I1_O)        0.152     4.461 f  L_reg/L_7000ce08_remainder0__0_carry_i_18/O
                         net (fo=1, routed)           0.799     5.260    L_reg/L_7000ce08_remainder0__0_carry_i_18_n_0
    SLICE_X46Y35         LUT4 (Prop_lut4_I3_O)        0.326     5.586 f  L_reg/L_7000ce08_remainder0__0_carry_i_12/O
                         net (fo=7, routed)           1.081     6.667    L_reg/L_7000ce08_remainder0__0_carry_i_12_n_0
    SLICE_X48Y34         LUT2 (Prop_lut2_I0_O)        0.124     6.791 f  L_reg/L_7000ce08_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.764     7.555    L_reg/L_7000ce08_remainder0__0_carry_i_14_n_0
    SLICE_X46Y34         LUT4 (Prop_lut4_I3_O)        0.148     7.703 r  L_reg/L_7000ce08_remainder0__0_carry_i_8/O
                         net (fo=3, routed)           0.663     8.366    L_reg/L_7000ce08_remainder0__0_carry_i_8_n_0
    SLICE_X47Y33         LUT4 (Prop_lut4_I2_O)        0.328     8.694 r  L_reg/L_7000ce08_remainder0__0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     8.694    aseg_driver/decimal_renderer/i__carry_i_28__0_0[2]
    SLICE_X47Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.092 r  aseg_driver/decimal_renderer/L_7000ce08_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.092    aseg_driver/decimal_renderer/L_7000ce08_remainder0__0_carry_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.426 r  aseg_driver/decimal_renderer/L_7000ce08_remainder0__0_carry__0/O[1]
                         net (fo=5, routed)           1.019    10.445    L_reg/L_7000ce08_remainder0[5]
    SLICE_X44Y34         LUT3 (Prop_lut3_I2_O)        0.331    10.776 r  L_reg/i__carry_i_27__0/O
                         net (fo=8, routed)           1.478    12.254    L_reg/i__carry_i_27__0_n_0
    SLICE_X46Y32         LUT6 (Prop_lut6_I4_O)        0.332    12.586 r  L_reg/i__carry_i_31/O
                         net (fo=2, routed)           0.808    13.394    L_reg/i__carry_i_31_n_0
    SLICE_X46Y33         LUT6 (Prop_lut6_I5_O)        0.124    13.518 f  L_reg/i__carry_i_32/O
                         net (fo=2, routed)           1.049    14.567    L_reg/i__carry_i_32_n_0
    SLICE_X43Y33         LUT2 (Prop_lut2_I0_O)        0.124    14.691 f  L_reg/i__carry_i_16__0/O
                         net (fo=2, routed)           0.588    15.279    L_reg/i__carry_i_16__0_n_0
    SLICE_X44Y33         LUT4 (Prop_lut4_I3_O)        0.124    15.403 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=2, routed)           0.584    15.987    L_reg/D_registers_q_reg[2][8]_1[0]
    SLICE_X45Y33         LUT5 (Prop_lut5_I0_O)        0.124    16.111 r  L_reg/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    16.111    aseg_driver/decimal_renderer/i__carry__0_i_9_0[0]
    SLICE_X45Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.643 r  aseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.643    aseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.977 r  aseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.963    17.940    L_reg/L_7000ce08_remainder0_inferred__1/i__carry__2[1]
    SLICE_X44Y31         LUT5 (Prop_lut5_I4_O)        0.303    18.243 r  L_reg/i__carry_i_29/O
                         net (fo=2, routed)           0.654    18.897    aseg_driver/decimal_renderer/i__carry__0_i_10_0
    SLICE_X44Y30         LUT5 (Prop_lut5_I4_O)        0.124    19.021 f  aseg_driver/decimal_renderer/i__carry_i_27/O
                         net (fo=4, routed)           0.838    19.859    L_reg/i__carry_i_17_0
    SLICE_X44Y29         LUT6 (Prop_lut6_I5_O)        0.124    19.983 r  L_reg/i__carry__0_i_10/O
                         net (fo=5, routed)           0.597    20.580    L_reg/i__carry__0_i_10_n_0
    SLICE_X46Y29         LUT2 (Prop_lut2_I0_O)        0.150    20.730 f  L_reg/i__carry_i_17/O
                         net (fo=2, routed)           0.485    21.214    L_reg/i__carry_i_17_n_0
    SLICE_X46Y29         LUT6 (Prop_lut6_I4_O)        0.328    21.542 r  L_reg/i__carry_i_12__3/O
                         net (fo=3, routed)           1.141    22.684    L_reg/i__carry_i_12__3_n_0
    SLICE_X44Y27         LUT2 (Prop_lut2_I1_O)        0.124    22.808 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.519    23.327    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_21[0]
    SLICE_X45Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.834 r  aseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.834    aseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__1/i__carry_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.948 r  aseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.948    aseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.282 f  aseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.820    25.102    aseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X43Y29         LUT4 (Prop_lut4_I1_O)        0.303    25.405 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.816    26.221    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X44Y29         LUT5 (Prop_lut5_I4_O)        0.124    26.345 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           0.579    26.924    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22_n_0
    SLICE_X44Y28         LUT4 (Prop_lut4_I3_O)        0.124    27.048 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_10/O
                         net (fo=3, routed)           0.580    27.627    aseg_driver/decimal_renderer/D_registers_q_reg[2][1]_1
    SLICE_X47Y28         LUT4 (Prop_lut4_I3_O)        0.150    27.777 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_13/O
                         net (fo=2, routed)           0.815    28.592    aseg_driver/decimal_renderer/D_registers_q_reg[2][1]_0
    SLICE_X48Y30         LUT6 (Prop_lut6_I4_O)        0.326    28.918 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.280    29.198    L_reg/aseg_OBUF[1]_inst_i_1
    SLICE_X48Y30         LUT6 (Prop_lut6_I5_O)        0.124    29.322 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.242    30.564    aseg_driver/ctr/aseg[4]
    SLICE_X54Y35         LUT4 (Prop_lut4_I2_O)        0.124    30.688 r  aseg_driver/ctr/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.305    32.992    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         3.523    36.515 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    36.515    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.946ns  (logic 11.574ns (33.120%)  route 23.372ns (66.880%))
  Logic Levels:           33  (CARRY4=7 LUT2=4 LUT3=2 LUT4=8 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.563     1.563    L_reg/clk_out1
    SLICE_X47Y37         FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y37         FDRE (Prop_fdre_C_Q)         0.456     2.019 r  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=10, routed)          1.093     3.112    L_reg/M_aseg_driver_value[7]
    SLICE_X48Y35         LUT3 (Prop_lut3_I2_O)        0.124     3.236 f  L_reg/L_7000ce08_remainder0__0_carry__1_i_9__0/O
                         net (fo=5, routed)           1.073     4.309    L_reg/L_7000ce08_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X45Y35         LUT5 (Prop_lut5_I1_O)        0.152     4.461 f  L_reg/L_7000ce08_remainder0__0_carry_i_18/O
                         net (fo=1, routed)           0.799     5.260    L_reg/L_7000ce08_remainder0__0_carry_i_18_n_0
    SLICE_X46Y35         LUT4 (Prop_lut4_I3_O)        0.326     5.586 f  L_reg/L_7000ce08_remainder0__0_carry_i_12/O
                         net (fo=7, routed)           1.081     6.667    L_reg/L_7000ce08_remainder0__0_carry_i_12_n_0
    SLICE_X48Y34         LUT2 (Prop_lut2_I0_O)        0.124     6.791 f  L_reg/L_7000ce08_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.764     7.555    L_reg/L_7000ce08_remainder0__0_carry_i_14_n_0
    SLICE_X46Y34         LUT4 (Prop_lut4_I3_O)        0.148     7.703 r  L_reg/L_7000ce08_remainder0__0_carry_i_8/O
                         net (fo=3, routed)           0.663     8.366    L_reg/L_7000ce08_remainder0__0_carry_i_8_n_0
    SLICE_X47Y33         LUT4 (Prop_lut4_I2_O)        0.328     8.694 r  L_reg/L_7000ce08_remainder0__0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     8.694    aseg_driver/decimal_renderer/i__carry_i_28__0_0[2]
    SLICE_X47Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.092 r  aseg_driver/decimal_renderer/L_7000ce08_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.092    aseg_driver/decimal_renderer/L_7000ce08_remainder0__0_carry_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.426 r  aseg_driver/decimal_renderer/L_7000ce08_remainder0__0_carry__0/O[1]
                         net (fo=5, routed)           1.019    10.445    L_reg/L_7000ce08_remainder0[5]
    SLICE_X44Y34         LUT3 (Prop_lut3_I2_O)        0.331    10.776 r  L_reg/i__carry_i_27__0/O
                         net (fo=8, routed)           1.478    12.254    L_reg/i__carry_i_27__0_n_0
    SLICE_X46Y32         LUT6 (Prop_lut6_I4_O)        0.332    12.586 r  L_reg/i__carry_i_31/O
                         net (fo=2, routed)           0.808    13.394    L_reg/i__carry_i_31_n_0
    SLICE_X46Y33         LUT6 (Prop_lut6_I5_O)        0.124    13.518 f  L_reg/i__carry_i_32/O
                         net (fo=2, routed)           1.049    14.567    L_reg/i__carry_i_32_n_0
    SLICE_X43Y33         LUT2 (Prop_lut2_I0_O)        0.124    14.691 f  L_reg/i__carry_i_16__0/O
                         net (fo=2, routed)           0.588    15.279    L_reg/i__carry_i_16__0_n_0
    SLICE_X44Y33         LUT4 (Prop_lut4_I3_O)        0.124    15.403 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=2, routed)           0.584    15.987    L_reg/D_registers_q_reg[2][8]_1[0]
    SLICE_X45Y33         LUT5 (Prop_lut5_I0_O)        0.124    16.111 r  L_reg/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    16.111    aseg_driver/decimal_renderer/i__carry__0_i_9_0[0]
    SLICE_X45Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.643 r  aseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.643    aseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.977 r  aseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.963    17.940    L_reg/L_7000ce08_remainder0_inferred__1/i__carry__2[1]
    SLICE_X44Y31         LUT5 (Prop_lut5_I4_O)        0.303    18.243 r  L_reg/i__carry_i_29/O
                         net (fo=2, routed)           0.654    18.897    aseg_driver/decimal_renderer/i__carry__0_i_10_0
    SLICE_X44Y30         LUT5 (Prop_lut5_I4_O)        0.124    19.021 f  aseg_driver/decimal_renderer/i__carry_i_27/O
                         net (fo=4, routed)           0.838    19.859    L_reg/i__carry_i_17_0
    SLICE_X44Y29         LUT6 (Prop_lut6_I5_O)        0.124    19.983 r  L_reg/i__carry__0_i_10/O
                         net (fo=5, routed)           0.597    20.580    L_reg/i__carry__0_i_10_n_0
    SLICE_X46Y29         LUT2 (Prop_lut2_I0_O)        0.150    20.730 f  L_reg/i__carry_i_17/O
                         net (fo=2, routed)           0.485    21.214    L_reg/i__carry_i_17_n_0
    SLICE_X46Y29         LUT6 (Prop_lut6_I4_O)        0.328    21.542 r  L_reg/i__carry_i_12__3/O
                         net (fo=3, routed)           1.141    22.684    L_reg/i__carry_i_12__3_n_0
    SLICE_X44Y27         LUT2 (Prop_lut2_I1_O)        0.124    22.808 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.519    23.327    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_21[0]
    SLICE_X45Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.834 r  aseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.834    aseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__1/i__carry_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.948 r  aseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.948    aseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.282 f  aseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.820    25.102    aseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X43Y29         LUT4 (Prop_lut4_I1_O)        0.303    25.405 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.816    26.221    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X44Y29         LUT5 (Prop_lut5_I4_O)        0.124    26.345 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           0.579    26.924    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22_n_0
    SLICE_X44Y28         LUT4 (Prop_lut4_I3_O)        0.124    27.048 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_10/O
                         net (fo=3, routed)           0.580    27.627    aseg_driver/decimal_renderer/D_registers_q_reg[2][1]_1
    SLICE_X47Y28         LUT4 (Prop_lut4_I3_O)        0.150    27.777 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_13/O
                         net (fo=2, routed)           0.815    28.592    aseg_driver/decimal_renderer/D_registers_q_reg[2][1]_0
    SLICE_X48Y30         LUT6 (Prop_lut6_I4_O)        0.326    28.918 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.280    29.198    L_reg/aseg_OBUF[1]_inst_i_1
    SLICE_X48Y30         LUT6 (Prop_lut6_I5_O)        0.124    29.322 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.168    30.490    aseg_driver/ctr/aseg[4]
    SLICE_X54Y35         LUT4 (Prop_lut4_I1_O)        0.152    30.642 r  aseg_driver/ctr/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.119    32.761    aseg_OBUF[3]
    P4                   OBUF (Prop_obuf_I_O)         3.748    36.509 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    36.509    aseg[3]
    P4                                                                r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.930ns  (logic 11.563ns (33.103%)  route 23.367ns (66.897%))
  Logic Levels:           33  (CARRY4=7 LUT2=4 LUT3=2 LUT4=8 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.563     1.563    L_reg/clk_out1
    SLICE_X47Y37         FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y37         FDRE (Prop_fdre_C_Q)         0.456     2.019 r  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=10, routed)          1.093     3.112    L_reg/M_aseg_driver_value[7]
    SLICE_X48Y35         LUT3 (Prop_lut3_I2_O)        0.124     3.236 f  L_reg/L_7000ce08_remainder0__0_carry__1_i_9__0/O
                         net (fo=5, routed)           1.073     4.309    L_reg/L_7000ce08_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X45Y35         LUT5 (Prop_lut5_I1_O)        0.152     4.461 f  L_reg/L_7000ce08_remainder0__0_carry_i_18/O
                         net (fo=1, routed)           0.799     5.260    L_reg/L_7000ce08_remainder0__0_carry_i_18_n_0
    SLICE_X46Y35         LUT4 (Prop_lut4_I3_O)        0.326     5.586 f  L_reg/L_7000ce08_remainder0__0_carry_i_12/O
                         net (fo=7, routed)           1.081     6.667    L_reg/L_7000ce08_remainder0__0_carry_i_12_n_0
    SLICE_X48Y34         LUT2 (Prop_lut2_I0_O)        0.124     6.791 f  L_reg/L_7000ce08_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.764     7.555    L_reg/L_7000ce08_remainder0__0_carry_i_14_n_0
    SLICE_X46Y34         LUT4 (Prop_lut4_I3_O)        0.148     7.703 r  L_reg/L_7000ce08_remainder0__0_carry_i_8/O
                         net (fo=3, routed)           0.663     8.366    L_reg/L_7000ce08_remainder0__0_carry_i_8_n_0
    SLICE_X47Y33         LUT4 (Prop_lut4_I2_O)        0.328     8.694 r  L_reg/L_7000ce08_remainder0__0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     8.694    aseg_driver/decimal_renderer/i__carry_i_28__0_0[2]
    SLICE_X47Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.092 r  aseg_driver/decimal_renderer/L_7000ce08_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.092    aseg_driver/decimal_renderer/L_7000ce08_remainder0__0_carry_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.426 r  aseg_driver/decimal_renderer/L_7000ce08_remainder0__0_carry__0/O[1]
                         net (fo=5, routed)           1.019    10.445    L_reg/L_7000ce08_remainder0[5]
    SLICE_X44Y34         LUT3 (Prop_lut3_I2_O)        0.331    10.776 r  L_reg/i__carry_i_27__0/O
                         net (fo=8, routed)           1.478    12.254    L_reg/i__carry_i_27__0_n_0
    SLICE_X46Y32         LUT6 (Prop_lut6_I4_O)        0.332    12.586 r  L_reg/i__carry_i_31/O
                         net (fo=2, routed)           0.808    13.394    L_reg/i__carry_i_31_n_0
    SLICE_X46Y33         LUT6 (Prop_lut6_I5_O)        0.124    13.518 f  L_reg/i__carry_i_32/O
                         net (fo=2, routed)           1.049    14.567    L_reg/i__carry_i_32_n_0
    SLICE_X43Y33         LUT2 (Prop_lut2_I0_O)        0.124    14.691 f  L_reg/i__carry_i_16__0/O
                         net (fo=2, routed)           0.588    15.279    L_reg/i__carry_i_16__0_n_0
    SLICE_X44Y33         LUT4 (Prop_lut4_I3_O)        0.124    15.403 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=2, routed)           0.584    15.987    L_reg/D_registers_q_reg[2][8]_1[0]
    SLICE_X45Y33         LUT5 (Prop_lut5_I0_O)        0.124    16.111 r  L_reg/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    16.111    aseg_driver/decimal_renderer/i__carry__0_i_9_0[0]
    SLICE_X45Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.643 r  aseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.643    aseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.977 r  aseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.963    17.940    L_reg/L_7000ce08_remainder0_inferred__1/i__carry__2[1]
    SLICE_X44Y31         LUT5 (Prop_lut5_I4_O)        0.303    18.243 r  L_reg/i__carry_i_29/O
                         net (fo=2, routed)           0.654    18.897    aseg_driver/decimal_renderer/i__carry__0_i_10_0
    SLICE_X44Y30         LUT5 (Prop_lut5_I4_O)        0.124    19.021 f  aseg_driver/decimal_renderer/i__carry_i_27/O
                         net (fo=4, routed)           0.838    19.859    L_reg/i__carry_i_17_0
    SLICE_X44Y29         LUT6 (Prop_lut6_I5_O)        0.124    19.983 r  L_reg/i__carry__0_i_10/O
                         net (fo=5, routed)           0.597    20.580    L_reg/i__carry__0_i_10_n_0
    SLICE_X46Y29         LUT2 (Prop_lut2_I0_O)        0.150    20.730 f  L_reg/i__carry_i_17/O
                         net (fo=2, routed)           0.485    21.214    L_reg/i__carry_i_17_n_0
    SLICE_X46Y29         LUT6 (Prop_lut6_I4_O)        0.328    21.542 r  L_reg/i__carry_i_12__3/O
                         net (fo=3, routed)           1.141    22.684    L_reg/i__carry_i_12__3_n_0
    SLICE_X44Y27         LUT2 (Prop_lut2_I1_O)        0.124    22.808 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.519    23.327    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_21[0]
    SLICE_X45Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.834 r  aseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.834    aseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__1/i__carry_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.948 r  aseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.948    aseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.282 f  aseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.820    25.102    aseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X43Y29         LUT4 (Prop_lut4_I1_O)        0.303    25.405 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.816    26.221    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X44Y29         LUT5 (Prop_lut5_I4_O)        0.124    26.345 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           0.579    26.924    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22_n_0
    SLICE_X44Y28         LUT4 (Prop_lut4_I3_O)        0.124    27.048 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_10/O
                         net (fo=3, routed)           0.580    27.627    aseg_driver/decimal_renderer/D_registers_q_reg[2][1]_1
    SLICE_X47Y28         LUT4 (Prop_lut4_I3_O)        0.150    27.777 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_13/O
                         net (fo=2, routed)           0.815    28.592    aseg_driver/decimal_renderer/D_registers_q_reg[2][1]_0
    SLICE_X48Y30         LUT6 (Prop_lut6_I4_O)        0.326    28.918 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.280    29.198    L_reg/aseg_OBUF[1]_inst_i_1
    SLICE_X48Y30         LUT6 (Prop_lut6_I5_O)        0.124    29.322 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.165    30.487    aseg_driver/ctr/aseg[4]
    SLICE_X54Y35         LUT4 (Prop_lut4_I1_O)        0.153    30.640 r  aseg_driver/ctr/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.118    32.757    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.736    36.493 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    36.493    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.878ns  (logic 11.656ns (33.420%)  route 23.222ns (66.580%))
  Logic Levels:           32  (CARRY4=7 LUT2=2 LUT3=2 LUT4=8 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.566     1.566    L_reg/clk_out1
    SLICE_X48Y37         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y37         FDRE (Prop_fdre_C_Q)         0.419     1.985 f  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=17, routed)          1.076     3.062    L_reg/D_registers_q_reg[3][9]_0[4]
    SLICE_X44Y36         LUT3 (Prop_lut3_I1_O)        0.297     3.359 r  L_reg/L_7000ce08_remainder0__0_carry__1_i_9__1/O
                         net (fo=5, routed)           0.568     3.927    L_reg/L_7000ce08_remainder0__0_carry__1_i_9__1_n_0
    SLICE_X43Y37         LUT5 (Prop_lut5_I1_O)        0.118     4.045 r  L_reg/L_7000ce08_remainder0__0_carry_i_18__0/O
                         net (fo=1, routed)           0.848     4.893    L_reg/L_7000ce08_remainder0__0_carry_i_18__0_n_0
    SLICE_X43Y37         LUT4 (Prop_lut4_I3_O)        0.354     5.247 r  L_reg/L_7000ce08_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           0.825     6.072    L_reg/L_7000ce08_remainder0__0_carry_i_12__0_n_0
    SLICE_X43Y35         LUT2 (Prop_lut2_I0_O)        0.332     6.404 r  L_reg/L_7000ce08_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.664     7.067    L_reg/L_7000ce08_remainder0__0_carry_i_14__0_n_0
    SLICE_X42Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.191 r  L_reg/L_7000ce08_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           0.826     8.017    L_reg/L_7000ce08_remainder0__0_carry_i_10__0_n_0
    SLICE_X42Y36         LUT4 (Prop_lut4_I0_O)        0.124     8.141 r  L_reg/L_7000ce08_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     8.141    bseg_driver/decimal_renderer/i__carry_i_28__2_0[1]
    SLICE_X42Y36         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.784 f  bseg_driver/decimal_renderer/L_7000ce08_remainder0__0_carry/O[3]
                         net (fo=8, routed)           0.874     9.658    L_reg/L_7000ce08_remainder0_1[3]
    SLICE_X38Y35         LUT3 (Prop_lut3_I0_O)        0.331     9.989 f  L_reg/i__carry_i_22__2/O
                         net (fo=7, routed)           1.169    11.158    L_reg/i__carry_i_22__2_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I4_O)        0.328    11.486 f  L_reg/i__carry__0_i_17__0/O
                         net (fo=1, routed)           1.019    12.505    L_reg/i__carry__0_i_17__0_n_0
    SLICE_X39Y37         LUT5 (Prop_lut5_I3_O)        0.124    12.629 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=7, routed)           0.987    13.616    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X40Y36         LUT4 (Prop_lut4_I0_O)        0.124    13.740 r  L_reg/i__carry_i_10__3/O
                         net (fo=2, routed)           0.892    14.632    L_reg/i__carry_i_10__3_n_0
    SLICE_X38Y36         LUT4 (Prop_lut4_I0_O)        0.150    14.782 r  L_reg/i__carry_i_2__4/O
                         net (fo=2, routed)           0.784    15.566    L_reg/D_registers_q_reg[3][4]_0[1]
    SLICE_X39Y34         LUT5 (Prop_lut5_I0_O)        0.328    15.894 r  L_reg/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    15.894    bseg_driver/decimal_renderer/i__carry_i_5__3_0[2]
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.292 r  bseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.292    bseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.406 r  bseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.406    bseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.719 r  bseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.097    17.816    L_reg/L_7000ce08_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X38Y34         LUT5 (Prop_lut5_I0_O)        0.306    18.122 r  L_reg/i__carry_i_29__1/O
                         net (fo=2, routed)           0.941    19.063    L_reg/D_registers_q_reg[3][2]_2
    SLICE_X36Y34         LUT6 (Prop_lut6_I0_O)        0.124    19.187 f  L_reg/i__carry_i_23__1/O
                         net (fo=13, routed)          1.012    20.199    L_reg/i__carry_i_23__1_n_0
    SLICE_X38Y31         LUT5 (Prop_lut5_I0_O)        0.146    20.345 f  L_reg/i__carry_i_19__1/O
                         net (fo=3, routed)           0.997    21.341    L_reg/i__carry_i_19__1_n_0
    SLICE_X38Y32         LUT6 (Prop_lut6_I2_O)        0.328    21.669 r  L_reg/i__carry_i_12__4/O
                         net (fo=3, routed)           0.807    22.476    L_reg/i__carry_i_12__4_n_0
    SLICE_X37Y32         LUT2 (Prop_lut2_I1_O)        0.124    22.600 r  L_reg/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    22.600    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21_0[0]
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.132 r  bseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.132    bseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.246 r  bseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.246    bseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.559 f  bseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.625    24.185    bseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X36Y34         LUT4 (Prop_lut4_I0_O)        0.306    24.491 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.667    25.158    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X36Y34         LUT5 (Prop_lut5_I4_O)        0.124    25.282 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           0.645    25.927    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_22_n_0
    SLICE_X36Y33         LUT4 (Prop_lut4_I3_O)        0.124    26.051 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_10/O
                         net (fo=3, routed)           0.973    27.023    bseg_driver/decimal_renderer/D_registers_q_reg[3][1]_1
    SLICE_X40Y32         LUT4 (Prop_lut4_I3_O)        0.152    27.175 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_13/O
                         net (fo=2, routed)           0.320    27.495    bseg_driver/decimal_renderer/D_registers_q_reg[3][1]_0
    SLICE_X40Y33         LUT6 (Prop_lut6_I4_O)        0.332    27.827 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.585    28.412    L_reg/bseg_OBUF[1]_inst_i_1
    SLICE_X39Y33         LUT6 (Prop_lut6_I5_O)        0.124    28.536 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.199    29.735    L_reg/D_ctr_q_reg[16]_1
    SLICE_X41Y31         LUT4 (Prop_lut4_I3_O)        0.152    29.887 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.824    32.711    bseg_OBUF[10]
    M1                   OBUF (Prop_obuf_I_O)         3.734    36.445 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    36.445    bseg[10]
    M1                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.743ns  (logic 11.664ns (33.572%)  route 23.079ns (66.428%))
  Logic Levels:           32  (CARRY4=7 LUT2=2 LUT3=2 LUT4=8 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.566     1.566    L_reg/clk_out1
    SLICE_X48Y37         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y37         FDRE (Prop_fdre_C_Q)         0.419     1.985 f  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=17, routed)          1.076     3.062    L_reg/D_registers_q_reg[3][9]_0[4]
    SLICE_X44Y36         LUT3 (Prop_lut3_I1_O)        0.297     3.359 r  L_reg/L_7000ce08_remainder0__0_carry__1_i_9__1/O
                         net (fo=5, routed)           0.568     3.927    L_reg/L_7000ce08_remainder0__0_carry__1_i_9__1_n_0
    SLICE_X43Y37         LUT5 (Prop_lut5_I1_O)        0.118     4.045 r  L_reg/L_7000ce08_remainder0__0_carry_i_18__0/O
                         net (fo=1, routed)           0.848     4.893    L_reg/L_7000ce08_remainder0__0_carry_i_18__0_n_0
    SLICE_X43Y37         LUT4 (Prop_lut4_I3_O)        0.354     5.247 r  L_reg/L_7000ce08_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           0.825     6.072    L_reg/L_7000ce08_remainder0__0_carry_i_12__0_n_0
    SLICE_X43Y35         LUT2 (Prop_lut2_I0_O)        0.332     6.404 r  L_reg/L_7000ce08_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.664     7.067    L_reg/L_7000ce08_remainder0__0_carry_i_14__0_n_0
    SLICE_X42Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.191 r  L_reg/L_7000ce08_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           0.826     8.017    L_reg/L_7000ce08_remainder0__0_carry_i_10__0_n_0
    SLICE_X42Y36         LUT4 (Prop_lut4_I0_O)        0.124     8.141 r  L_reg/L_7000ce08_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     8.141    bseg_driver/decimal_renderer/i__carry_i_28__2_0[1]
    SLICE_X42Y36         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.784 f  bseg_driver/decimal_renderer/L_7000ce08_remainder0__0_carry/O[3]
                         net (fo=8, routed)           0.874     9.658    L_reg/L_7000ce08_remainder0_1[3]
    SLICE_X38Y35         LUT3 (Prop_lut3_I0_O)        0.331     9.989 f  L_reg/i__carry_i_22__2/O
                         net (fo=7, routed)           1.169    11.158    L_reg/i__carry_i_22__2_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I4_O)        0.328    11.486 f  L_reg/i__carry__0_i_17__0/O
                         net (fo=1, routed)           1.019    12.505    L_reg/i__carry__0_i_17__0_n_0
    SLICE_X39Y37         LUT5 (Prop_lut5_I3_O)        0.124    12.629 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=7, routed)           0.987    13.616    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X40Y36         LUT4 (Prop_lut4_I0_O)        0.124    13.740 r  L_reg/i__carry_i_10__3/O
                         net (fo=2, routed)           0.892    14.632    L_reg/i__carry_i_10__3_n_0
    SLICE_X38Y36         LUT4 (Prop_lut4_I0_O)        0.150    14.782 r  L_reg/i__carry_i_2__4/O
                         net (fo=2, routed)           0.784    15.566    L_reg/D_registers_q_reg[3][4]_0[1]
    SLICE_X39Y34         LUT5 (Prop_lut5_I0_O)        0.328    15.894 r  L_reg/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    15.894    bseg_driver/decimal_renderer/i__carry_i_5__3_0[2]
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.292 r  bseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.292    bseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.406 r  bseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.406    bseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.719 r  bseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.097    17.816    L_reg/L_7000ce08_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X38Y34         LUT5 (Prop_lut5_I0_O)        0.306    18.122 r  L_reg/i__carry_i_29__1/O
                         net (fo=2, routed)           0.941    19.063    L_reg/D_registers_q_reg[3][2]_2
    SLICE_X36Y34         LUT6 (Prop_lut6_I0_O)        0.124    19.187 f  L_reg/i__carry_i_23__1/O
                         net (fo=13, routed)          1.012    20.199    L_reg/i__carry_i_23__1_n_0
    SLICE_X38Y31         LUT5 (Prop_lut5_I0_O)        0.146    20.345 f  L_reg/i__carry_i_19__1/O
                         net (fo=3, routed)           0.997    21.341    L_reg/i__carry_i_19__1_n_0
    SLICE_X38Y32         LUT6 (Prop_lut6_I2_O)        0.328    21.669 r  L_reg/i__carry_i_12__4/O
                         net (fo=3, routed)           0.807    22.476    L_reg/i__carry_i_12__4_n_0
    SLICE_X37Y32         LUT2 (Prop_lut2_I1_O)        0.124    22.600 r  L_reg/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    22.600    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21_0[0]
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.132 r  bseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.132    bseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.246 r  bseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.246    bseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.559 f  bseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.625    24.185    bseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X36Y34         LUT4 (Prop_lut4_I0_O)        0.306    24.491 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.667    25.158    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X36Y34         LUT5 (Prop_lut5_I4_O)        0.124    25.282 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           0.645    25.927    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_22_n_0
    SLICE_X36Y33         LUT4 (Prop_lut4_I3_O)        0.124    26.051 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_10/O
                         net (fo=3, routed)           0.973    27.023    bseg_driver/decimal_renderer/D_registers_q_reg[3][1]_1
    SLICE_X40Y32         LUT4 (Prop_lut4_I3_O)        0.152    27.175 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_13/O
                         net (fo=2, routed)           0.320    27.495    bseg_driver/decimal_renderer/D_registers_q_reg[3][1]_0
    SLICE_X40Y33         LUT6 (Prop_lut6_I4_O)        0.332    27.827 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.585    28.412    L_reg/bseg_OBUF[1]_inst_i_1
    SLICE_X39Y33         LUT6 (Prop_lut6_I5_O)        0.124    28.536 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.201    29.737    bseg_driver/ctr/bseg[4]
    SLICE_X41Y31         LUT4 (Prop_lut4_I1_O)        0.152    29.889 r  bseg_driver/ctr/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.679    32.568    bseg_OBUF[9]
    P1                   OBUF (Prop_obuf_I_O)         3.742    36.309 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    36.309    bseg[9]
    P1                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.728ns  (logic 11.545ns (33.244%)  route 23.183ns (66.756%))
  Logic Levels:           33  (CARRY4=7 LUT2=4 LUT3=3 LUT4=7 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.563     1.563    L_reg/clk_out1
    SLICE_X47Y37         FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y37         FDRE (Prop_fdre_C_Q)         0.456     2.019 r  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=10, routed)          1.093     3.112    L_reg/M_aseg_driver_value[7]
    SLICE_X48Y35         LUT3 (Prop_lut3_I2_O)        0.124     3.236 f  L_reg/L_7000ce08_remainder0__0_carry__1_i_9__0/O
                         net (fo=5, routed)           1.073     4.309    L_reg/L_7000ce08_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X45Y35         LUT5 (Prop_lut5_I1_O)        0.152     4.461 f  L_reg/L_7000ce08_remainder0__0_carry_i_18/O
                         net (fo=1, routed)           0.799     5.260    L_reg/L_7000ce08_remainder0__0_carry_i_18_n_0
    SLICE_X46Y35         LUT4 (Prop_lut4_I3_O)        0.326     5.586 f  L_reg/L_7000ce08_remainder0__0_carry_i_12/O
                         net (fo=7, routed)           1.081     6.667    L_reg/L_7000ce08_remainder0__0_carry_i_12_n_0
    SLICE_X48Y34         LUT2 (Prop_lut2_I0_O)        0.124     6.791 f  L_reg/L_7000ce08_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.764     7.555    L_reg/L_7000ce08_remainder0__0_carry_i_14_n_0
    SLICE_X46Y34         LUT4 (Prop_lut4_I3_O)        0.148     7.703 r  L_reg/L_7000ce08_remainder0__0_carry_i_8/O
                         net (fo=3, routed)           0.663     8.366    L_reg/L_7000ce08_remainder0__0_carry_i_8_n_0
    SLICE_X47Y33         LUT4 (Prop_lut4_I2_O)        0.328     8.694 r  L_reg/L_7000ce08_remainder0__0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     8.694    aseg_driver/decimal_renderer/i__carry_i_28__0_0[2]
    SLICE_X47Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.092 r  aseg_driver/decimal_renderer/L_7000ce08_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.092    aseg_driver/decimal_renderer/L_7000ce08_remainder0__0_carry_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.426 r  aseg_driver/decimal_renderer/L_7000ce08_remainder0__0_carry__0/O[1]
                         net (fo=5, routed)           1.019    10.445    L_reg/L_7000ce08_remainder0[5]
    SLICE_X44Y34         LUT3 (Prop_lut3_I2_O)        0.331    10.776 r  L_reg/i__carry_i_27__0/O
                         net (fo=8, routed)           1.478    12.254    L_reg/i__carry_i_27__0_n_0
    SLICE_X46Y32         LUT6 (Prop_lut6_I4_O)        0.332    12.586 r  L_reg/i__carry_i_31/O
                         net (fo=2, routed)           0.808    13.394    L_reg/i__carry_i_31_n_0
    SLICE_X46Y33         LUT6 (Prop_lut6_I5_O)        0.124    13.518 f  L_reg/i__carry_i_32/O
                         net (fo=2, routed)           1.049    14.567    L_reg/i__carry_i_32_n_0
    SLICE_X43Y33         LUT2 (Prop_lut2_I0_O)        0.124    14.691 f  L_reg/i__carry_i_16__0/O
                         net (fo=2, routed)           0.588    15.279    L_reg/i__carry_i_16__0_n_0
    SLICE_X44Y33         LUT4 (Prop_lut4_I3_O)        0.124    15.403 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=2, routed)           0.584    15.987    L_reg/D_registers_q_reg[2][8]_1[0]
    SLICE_X45Y33         LUT5 (Prop_lut5_I0_O)        0.124    16.111 r  L_reg/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    16.111    aseg_driver/decimal_renderer/i__carry__0_i_9_0[0]
    SLICE_X45Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.643 r  aseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.643    aseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.977 r  aseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.963    17.940    L_reg/L_7000ce08_remainder0_inferred__1/i__carry__2[1]
    SLICE_X44Y31         LUT5 (Prop_lut5_I4_O)        0.303    18.243 r  L_reg/i__carry_i_29/O
                         net (fo=2, routed)           0.654    18.897    aseg_driver/decimal_renderer/i__carry__0_i_10_0
    SLICE_X44Y30         LUT5 (Prop_lut5_I4_O)        0.124    19.021 f  aseg_driver/decimal_renderer/i__carry_i_27/O
                         net (fo=4, routed)           0.838    19.859    L_reg/i__carry_i_17_0
    SLICE_X44Y29         LUT6 (Prop_lut6_I5_O)        0.124    19.983 r  L_reg/i__carry__0_i_10/O
                         net (fo=5, routed)           0.597    20.580    L_reg/i__carry__0_i_10_n_0
    SLICE_X46Y29         LUT2 (Prop_lut2_I0_O)        0.150    20.730 f  L_reg/i__carry_i_17/O
                         net (fo=2, routed)           0.485    21.214    L_reg/i__carry_i_17_n_0
    SLICE_X46Y29         LUT6 (Prop_lut6_I4_O)        0.328    21.542 r  L_reg/i__carry_i_12__3/O
                         net (fo=3, routed)           1.141    22.684    L_reg/i__carry_i_12__3_n_0
    SLICE_X44Y27         LUT2 (Prop_lut2_I1_O)        0.124    22.808 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.519    23.327    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_21[0]
    SLICE_X45Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.834 r  aseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.834    aseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__1/i__carry_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.948 r  aseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.948    aseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.282 f  aseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.820    25.102    aseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X43Y29         LUT4 (Prop_lut4_I1_O)        0.303    25.405 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.816    26.221    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X44Y29         LUT5 (Prop_lut5_I4_O)        0.124    26.345 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           0.579    26.924    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22_n_0
    SLICE_X44Y28         LUT4 (Prop_lut4_I3_O)        0.124    27.048 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_10/O
                         net (fo=3, routed)           0.580    27.627    aseg_driver/decimal_renderer/D_registers_q_reg[2][1]_1
    SLICE_X47Y28         LUT4 (Prop_lut4_I3_O)        0.150    27.777 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_13/O
                         net (fo=2, routed)           0.815    28.592    aseg_driver/decimal_renderer/D_registers_q_reg[2][1]_0
    SLICE_X48Y30         LUT6 (Prop_lut6_I4_O)        0.326    28.918 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.280    29.198    L_reg/aseg_OBUF[1]_inst_i_1
    SLICE_X48Y30         LUT6 (Prop_lut6_I5_O)        0.124    29.322 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.967    30.289    L_reg/D_ctr_q_reg[16]
    SLICE_X54Y35         LUT3 (Prop_lut3_I0_O)        0.150    30.439 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.131    32.570    aseg_OBUF[0]
    P5                   OBUF (Prop_obuf_I_O)         3.721    36.291 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    36.291    aseg[0]
    P5                                                                r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.680ns  (logic 11.660ns (33.622%)  route 23.020ns (66.378%))
  Logic Levels:           32  (CARRY4=7 LUT2=2 LUT3=2 LUT4=8 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.566     1.566    L_reg/clk_out1
    SLICE_X48Y37         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y37         FDRE (Prop_fdre_C_Q)         0.419     1.985 f  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=17, routed)          1.076     3.062    L_reg/D_registers_q_reg[3][9]_0[4]
    SLICE_X44Y36         LUT3 (Prop_lut3_I1_O)        0.297     3.359 r  L_reg/L_7000ce08_remainder0__0_carry__1_i_9__1/O
                         net (fo=5, routed)           0.568     3.927    L_reg/L_7000ce08_remainder0__0_carry__1_i_9__1_n_0
    SLICE_X43Y37         LUT5 (Prop_lut5_I1_O)        0.118     4.045 r  L_reg/L_7000ce08_remainder0__0_carry_i_18__0/O
                         net (fo=1, routed)           0.848     4.893    L_reg/L_7000ce08_remainder0__0_carry_i_18__0_n_0
    SLICE_X43Y37         LUT4 (Prop_lut4_I3_O)        0.354     5.247 r  L_reg/L_7000ce08_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           0.825     6.072    L_reg/L_7000ce08_remainder0__0_carry_i_12__0_n_0
    SLICE_X43Y35         LUT2 (Prop_lut2_I0_O)        0.332     6.404 r  L_reg/L_7000ce08_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.664     7.067    L_reg/L_7000ce08_remainder0__0_carry_i_14__0_n_0
    SLICE_X42Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.191 r  L_reg/L_7000ce08_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           0.826     8.017    L_reg/L_7000ce08_remainder0__0_carry_i_10__0_n_0
    SLICE_X42Y36         LUT4 (Prop_lut4_I0_O)        0.124     8.141 r  L_reg/L_7000ce08_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     8.141    bseg_driver/decimal_renderer/i__carry_i_28__2_0[1]
    SLICE_X42Y36         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.784 f  bseg_driver/decimal_renderer/L_7000ce08_remainder0__0_carry/O[3]
                         net (fo=8, routed)           0.874     9.658    L_reg/L_7000ce08_remainder0_1[3]
    SLICE_X38Y35         LUT3 (Prop_lut3_I0_O)        0.331     9.989 f  L_reg/i__carry_i_22__2/O
                         net (fo=7, routed)           1.169    11.158    L_reg/i__carry_i_22__2_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I4_O)        0.328    11.486 f  L_reg/i__carry__0_i_17__0/O
                         net (fo=1, routed)           1.019    12.505    L_reg/i__carry__0_i_17__0_n_0
    SLICE_X39Y37         LUT5 (Prop_lut5_I3_O)        0.124    12.629 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=7, routed)           0.987    13.616    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X40Y36         LUT4 (Prop_lut4_I0_O)        0.124    13.740 r  L_reg/i__carry_i_10__3/O
                         net (fo=2, routed)           0.892    14.632    L_reg/i__carry_i_10__3_n_0
    SLICE_X38Y36         LUT4 (Prop_lut4_I0_O)        0.150    14.782 r  L_reg/i__carry_i_2__4/O
                         net (fo=2, routed)           0.784    15.566    L_reg/D_registers_q_reg[3][4]_0[1]
    SLICE_X39Y34         LUT5 (Prop_lut5_I0_O)        0.328    15.894 r  L_reg/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    15.894    bseg_driver/decimal_renderer/i__carry_i_5__3_0[2]
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.292 r  bseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.292    bseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.406 r  bseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.406    bseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.719 r  bseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.097    17.816    L_reg/L_7000ce08_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X38Y34         LUT5 (Prop_lut5_I0_O)        0.306    18.122 r  L_reg/i__carry_i_29__1/O
                         net (fo=2, routed)           0.941    19.063    L_reg/D_registers_q_reg[3][2]_2
    SLICE_X36Y34         LUT6 (Prop_lut6_I0_O)        0.124    19.187 f  L_reg/i__carry_i_23__1/O
                         net (fo=13, routed)          1.012    20.199    L_reg/i__carry_i_23__1_n_0
    SLICE_X38Y31         LUT5 (Prop_lut5_I0_O)        0.146    20.345 f  L_reg/i__carry_i_19__1/O
                         net (fo=3, routed)           0.997    21.341    L_reg/i__carry_i_19__1_n_0
    SLICE_X38Y32         LUT6 (Prop_lut6_I2_O)        0.328    21.669 r  L_reg/i__carry_i_12__4/O
                         net (fo=3, routed)           0.807    22.476    L_reg/i__carry_i_12__4_n_0
    SLICE_X37Y32         LUT2 (Prop_lut2_I1_O)        0.124    22.600 r  L_reg/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    22.600    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21_0[0]
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.132 r  bseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.132    bseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.246 r  bseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.246    bseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.559 f  bseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.625    24.185    bseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X36Y34         LUT4 (Prop_lut4_I0_O)        0.306    24.491 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.667    25.158    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X36Y34         LUT5 (Prop_lut5_I4_O)        0.124    25.282 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           0.645    25.927    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_22_n_0
    SLICE_X36Y33         LUT4 (Prop_lut4_I3_O)        0.124    26.051 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_10/O
                         net (fo=3, routed)           0.973    27.023    bseg_driver/decimal_renderer/D_registers_q_reg[3][1]_1
    SLICE_X40Y32         LUT4 (Prop_lut4_I3_O)        0.152    27.175 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_13/O
                         net (fo=2, routed)           0.320    27.495    bseg_driver/decimal_renderer/D_registers_q_reg[3][1]_0
    SLICE_X40Y33         LUT6 (Prop_lut6_I4_O)        0.332    27.827 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.585    28.412    L_reg/bseg_OBUF[1]_inst_i_1
    SLICE_X39Y33         LUT6 (Prop_lut6_I5_O)        0.124    28.536 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.049    29.585    bseg_driver/ctr/bseg[4]
    SLICE_X41Y33         LUT4 (Prop_lut4_I1_O)        0.152    29.737 r  bseg_driver/ctr/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.771    32.508    bseg_OBUF[3]
    N1                   OBUF (Prop_obuf_I_O)         3.738    36.247 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    36.247    bseg[3]
    N1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.672ns  (logic 11.305ns (32.604%)  route 23.368ns (67.396%))
  Logic Levels:           33  (CARRY4=7 LUT2=4 LUT3=2 LUT4=8 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.563     1.563    L_reg/clk_out1
    SLICE_X47Y37         FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y37         FDRE (Prop_fdre_C_Q)         0.456     2.019 r  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=10, routed)          1.093     3.112    L_reg/M_aseg_driver_value[7]
    SLICE_X48Y35         LUT3 (Prop_lut3_I2_O)        0.124     3.236 f  L_reg/L_7000ce08_remainder0__0_carry__1_i_9__0/O
                         net (fo=5, routed)           1.073     4.309    L_reg/L_7000ce08_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X45Y35         LUT5 (Prop_lut5_I1_O)        0.152     4.461 f  L_reg/L_7000ce08_remainder0__0_carry_i_18/O
                         net (fo=1, routed)           0.799     5.260    L_reg/L_7000ce08_remainder0__0_carry_i_18_n_0
    SLICE_X46Y35         LUT4 (Prop_lut4_I3_O)        0.326     5.586 f  L_reg/L_7000ce08_remainder0__0_carry_i_12/O
                         net (fo=7, routed)           1.081     6.667    L_reg/L_7000ce08_remainder0__0_carry_i_12_n_0
    SLICE_X48Y34         LUT2 (Prop_lut2_I0_O)        0.124     6.791 f  L_reg/L_7000ce08_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.764     7.555    L_reg/L_7000ce08_remainder0__0_carry_i_14_n_0
    SLICE_X46Y34         LUT4 (Prop_lut4_I3_O)        0.148     7.703 r  L_reg/L_7000ce08_remainder0__0_carry_i_8/O
                         net (fo=3, routed)           0.663     8.366    L_reg/L_7000ce08_remainder0__0_carry_i_8_n_0
    SLICE_X47Y33         LUT4 (Prop_lut4_I2_O)        0.328     8.694 r  L_reg/L_7000ce08_remainder0__0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     8.694    aseg_driver/decimal_renderer/i__carry_i_28__0_0[2]
    SLICE_X47Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.092 r  aseg_driver/decimal_renderer/L_7000ce08_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.092    aseg_driver/decimal_renderer/L_7000ce08_remainder0__0_carry_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.426 r  aseg_driver/decimal_renderer/L_7000ce08_remainder0__0_carry__0/O[1]
                         net (fo=5, routed)           1.019    10.445    L_reg/L_7000ce08_remainder0[5]
    SLICE_X44Y34         LUT3 (Prop_lut3_I2_O)        0.331    10.776 r  L_reg/i__carry_i_27__0/O
                         net (fo=8, routed)           1.478    12.254    L_reg/i__carry_i_27__0_n_0
    SLICE_X46Y32         LUT6 (Prop_lut6_I4_O)        0.332    12.586 r  L_reg/i__carry_i_31/O
                         net (fo=2, routed)           0.808    13.394    L_reg/i__carry_i_31_n_0
    SLICE_X46Y33         LUT6 (Prop_lut6_I5_O)        0.124    13.518 f  L_reg/i__carry_i_32/O
                         net (fo=2, routed)           1.049    14.567    L_reg/i__carry_i_32_n_0
    SLICE_X43Y33         LUT2 (Prop_lut2_I0_O)        0.124    14.691 f  L_reg/i__carry_i_16__0/O
                         net (fo=2, routed)           0.588    15.279    L_reg/i__carry_i_16__0_n_0
    SLICE_X44Y33         LUT4 (Prop_lut4_I3_O)        0.124    15.403 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=2, routed)           0.584    15.987    L_reg/D_registers_q_reg[2][8]_1[0]
    SLICE_X45Y33         LUT5 (Prop_lut5_I0_O)        0.124    16.111 r  L_reg/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    16.111    aseg_driver/decimal_renderer/i__carry__0_i_9_0[0]
    SLICE_X45Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.643 r  aseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.643    aseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.977 r  aseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.963    17.940    L_reg/L_7000ce08_remainder0_inferred__1/i__carry__2[1]
    SLICE_X44Y31         LUT5 (Prop_lut5_I4_O)        0.303    18.243 r  L_reg/i__carry_i_29/O
                         net (fo=2, routed)           0.654    18.897    aseg_driver/decimal_renderer/i__carry__0_i_10_0
    SLICE_X44Y30         LUT5 (Prop_lut5_I4_O)        0.124    19.021 f  aseg_driver/decimal_renderer/i__carry_i_27/O
                         net (fo=4, routed)           0.838    19.859    L_reg/i__carry_i_17_0
    SLICE_X44Y29         LUT6 (Prop_lut6_I5_O)        0.124    19.983 r  L_reg/i__carry__0_i_10/O
                         net (fo=5, routed)           0.597    20.580    L_reg/i__carry__0_i_10_n_0
    SLICE_X46Y29         LUT2 (Prop_lut2_I0_O)        0.150    20.730 f  L_reg/i__carry_i_17/O
                         net (fo=2, routed)           0.485    21.214    L_reg/i__carry_i_17_n_0
    SLICE_X46Y29         LUT6 (Prop_lut6_I4_O)        0.328    21.542 r  L_reg/i__carry_i_12__3/O
                         net (fo=3, routed)           1.141    22.684    L_reg/i__carry_i_12__3_n_0
    SLICE_X44Y27         LUT2 (Prop_lut2_I1_O)        0.124    22.808 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.519    23.327    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_21[0]
    SLICE_X45Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.834 r  aseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.834    aseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__1/i__carry_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.948 r  aseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.948    aseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.282 f  aseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.820    25.102    aseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X43Y29         LUT4 (Prop_lut4_I1_O)        0.303    25.405 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.816    26.221    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X44Y29         LUT5 (Prop_lut5_I4_O)        0.124    26.345 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           0.579    26.924    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22_n_0
    SLICE_X44Y28         LUT4 (Prop_lut4_I3_O)        0.124    27.048 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_10/O
                         net (fo=3, routed)           0.580    27.627    aseg_driver/decimal_renderer/D_registers_q_reg[2][1]_1
    SLICE_X47Y28         LUT4 (Prop_lut4_I3_O)        0.150    27.777 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_13/O
                         net (fo=2, routed)           0.815    28.592    aseg_driver/decimal_renderer/D_registers_q_reg[2][1]_0
    SLICE_X48Y30         LUT6 (Prop_lut6_I4_O)        0.326    28.918 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.280    29.198    L_reg/aseg_OBUF[1]_inst_i_1
    SLICE_X48Y30         LUT6 (Prop_lut6_I5_O)        0.124    29.322 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.168    30.490    aseg_driver/ctr/aseg[4]
    SLICE_X54Y35         LUT4 (Prop_lut4_I1_O)        0.124    30.614 r  aseg_driver/ctr/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.115    32.729    aseg_OBUF[1]
    M5                   OBUF (Prop_obuf_I_O)         3.507    36.236 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    36.236    aseg[1]
    M5                                                                r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.539ns  (logic 11.320ns (32.775%)  route 23.219ns (67.225%))
  Logic Levels:           33  (CARRY4=7 LUT2=4 LUT3=2 LUT4=8 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.563     1.563    L_reg/clk_out1
    SLICE_X47Y37         FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y37         FDRE (Prop_fdre_C_Q)         0.456     2.019 r  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=10, routed)          1.093     3.112    L_reg/M_aseg_driver_value[7]
    SLICE_X48Y35         LUT3 (Prop_lut3_I2_O)        0.124     3.236 f  L_reg/L_7000ce08_remainder0__0_carry__1_i_9__0/O
                         net (fo=5, routed)           1.073     4.309    L_reg/L_7000ce08_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X45Y35         LUT5 (Prop_lut5_I1_O)        0.152     4.461 f  L_reg/L_7000ce08_remainder0__0_carry_i_18/O
                         net (fo=1, routed)           0.799     5.260    L_reg/L_7000ce08_remainder0__0_carry_i_18_n_0
    SLICE_X46Y35         LUT4 (Prop_lut4_I3_O)        0.326     5.586 f  L_reg/L_7000ce08_remainder0__0_carry_i_12/O
                         net (fo=7, routed)           1.081     6.667    L_reg/L_7000ce08_remainder0__0_carry_i_12_n_0
    SLICE_X48Y34         LUT2 (Prop_lut2_I0_O)        0.124     6.791 f  L_reg/L_7000ce08_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.764     7.555    L_reg/L_7000ce08_remainder0__0_carry_i_14_n_0
    SLICE_X46Y34         LUT4 (Prop_lut4_I3_O)        0.148     7.703 r  L_reg/L_7000ce08_remainder0__0_carry_i_8/O
                         net (fo=3, routed)           0.663     8.366    L_reg/L_7000ce08_remainder0__0_carry_i_8_n_0
    SLICE_X47Y33         LUT4 (Prop_lut4_I2_O)        0.328     8.694 r  L_reg/L_7000ce08_remainder0__0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     8.694    aseg_driver/decimal_renderer/i__carry_i_28__0_0[2]
    SLICE_X47Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.092 r  aseg_driver/decimal_renderer/L_7000ce08_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.092    aseg_driver/decimal_renderer/L_7000ce08_remainder0__0_carry_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.426 r  aseg_driver/decimal_renderer/L_7000ce08_remainder0__0_carry__0/O[1]
                         net (fo=5, routed)           1.019    10.445    L_reg/L_7000ce08_remainder0[5]
    SLICE_X44Y34         LUT3 (Prop_lut3_I2_O)        0.331    10.776 r  L_reg/i__carry_i_27__0/O
                         net (fo=8, routed)           1.478    12.254    L_reg/i__carry_i_27__0_n_0
    SLICE_X46Y32         LUT6 (Prop_lut6_I4_O)        0.332    12.586 r  L_reg/i__carry_i_31/O
                         net (fo=2, routed)           0.808    13.394    L_reg/i__carry_i_31_n_0
    SLICE_X46Y33         LUT6 (Prop_lut6_I5_O)        0.124    13.518 f  L_reg/i__carry_i_32/O
                         net (fo=2, routed)           1.049    14.567    L_reg/i__carry_i_32_n_0
    SLICE_X43Y33         LUT2 (Prop_lut2_I0_O)        0.124    14.691 f  L_reg/i__carry_i_16__0/O
                         net (fo=2, routed)           0.588    15.279    L_reg/i__carry_i_16__0_n_0
    SLICE_X44Y33         LUT4 (Prop_lut4_I3_O)        0.124    15.403 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=2, routed)           0.584    15.987    L_reg/D_registers_q_reg[2][8]_1[0]
    SLICE_X45Y33         LUT5 (Prop_lut5_I0_O)        0.124    16.111 r  L_reg/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    16.111    aseg_driver/decimal_renderer/i__carry__0_i_9_0[0]
    SLICE_X45Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.643 r  aseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.643    aseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.977 r  aseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.963    17.940    L_reg/L_7000ce08_remainder0_inferred__1/i__carry__2[1]
    SLICE_X44Y31         LUT5 (Prop_lut5_I4_O)        0.303    18.243 r  L_reg/i__carry_i_29/O
                         net (fo=2, routed)           0.654    18.897    aseg_driver/decimal_renderer/i__carry__0_i_10_0
    SLICE_X44Y30         LUT5 (Prop_lut5_I4_O)        0.124    19.021 f  aseg_driver/decimal_renderer/i__carry_i_27/O
                         net (fo=4, routed)           0.838    19.859    L_reg/i__carry_i_17_0
    SLICE_X44Y29         LUT6 (Prop_lut6_I5_O)        0.124    19.983 r  L_reg/i__carry__0_i_10/O
                         net (fo=5, routed)           0.597    20.580    L_reg/i__carry__0_i_10_n_0
    SLICE_X46Y29         LUT2 (Prop_lut2_I0_O)        0.150    20.730 f  L_reg/i__carry_i_17/O
                         net (fo=2, routed)           0.485    21.214    L_reg/i__carry_i_17_n_0
    SLICE_X46Y29         LUT6 (Prop_lut6_I4_O)        0.328    21.542 r  L_reg/i__carry_i_12__3/O
                         net (fo=3, routed)           1.141    22.684    L_reg/i__carry_i_12__3_n_0
    SLICE_X44Y27         LUT2 (Prop_lut2_I1_O)        0.124    22.808 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.519    23.327    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_21[0]
    SLICE_X45Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.834 r  aseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.834    aseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__1/i__carry_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.948 r  aseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.948    aseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.282 f  aseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.820    25.102    aseg_driver/decimal_renderer/L_7000ce08_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X43Y29         LUT4 (Prop_lut4_I1_O)        0.303    25.405 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.816    26.221    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X44Y29         LUT5 (Prop_lut5_I4_O)        0.124    26.345 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           0.579    26.924    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22_n_0
    SLICE_X44Y28         LUT4 (Prop_lut4_I3_O)        0.124    27.048 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_10/O
                         net (fo=3, routed)           0.580    27.627    aseg_driver/decimal_renderer/D_registers_q_reg[2][1]_1
    SLICE_X47Y28         LUT4 (Prop_lut4_I3_O)        0.150    27.777 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_13/O
                         net (fo=2, routed)           0.815    28.592    aseg_driver/decimal_renderer/D_registers_q_reg[2][1]_0
    SLICE_X48Y30         LUT6 (Prop_lut6_I4_O)        0.326    28.918 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.280    29.198    L_reg/aseg_OBUF[1]_inst_i_1
    SLICE_X48Y30         LUT6 (Prop_lut6_I5_O)        0.124    29.322 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.967    30.289    L_reg/D_ctr_q_reg[16]
    SLICE_X54Y35         LUT4 (Prop_lut4_I3_O)        0.124    30.413 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.167    32.580    aseg_OBUF[10]
    N2                   OBUF (Prop_obuf_I_O)         3.522    36.102 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    36.102    aseg[10]
    N2                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.711ns  (logic 1.363ns (79.671%)  route 0.348ns (20.329%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.592     0.592    slowclk
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     0.733 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.348     1.081    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     2.303 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.303    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.748ns  (logic 1.404ns (80.310%)  route 0.344ns (19.690%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.592     0.592    slowclk
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128     0.720 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.344     1.064    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     2.340 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.340    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.810ns  (logic 1.396ns (77.151%)  route 0.413ns (22.849%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.592     0.592    reset_cond/clk_out1
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDPE (Prop_fdpe_C_Q)         0.164     0.756 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.413     1.169    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     2.401 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.401    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.814ns  (logic 1.367ns (75.358%)  route 0.447ns (24.642%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.592     0.592    slowclk
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     0.733 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.447     1.180    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     2.405 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.405    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.843ns  (logic 1.409ns (76.429%)  route 0.434ns (23.571%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.592     0.592    slowclk
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128     0.720 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.434     1.154    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     2.435 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.435    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1257139332[1].cond_butt_sel_desel/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.974ns  (logic 1.460ns (73.969%)  route 0.514ns (26.031%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.593     0.593    forLoop_idx_0_1257139332[1].cond_butt_sel_desel/clk_out1
    SLICE_X62Y53         FDRE                                         r  forLoop_idx_0_1257139332[1].cond_butt_sel_desel/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  forLoop_idx_0_1257139332[1].cond_butt_sel_desel/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.075     0.809    forLoop_idx_0_1257139332[1].cond_butt_sel_desel/D_ctr_q_reg[6]
    SLICE_X63Y53         LUT6 (Prop_lut6_I5_O)        0.045     0.854 r  forLoop_idx_0_1257139332[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.052     0.906    forLoop_idx_0_1257139332[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_3_n_0
    SLICE_X63Y53         LUT4 (Prop_lut4_I3_O)        0.045     0.951 r  forLoop_idx_0_1257139332[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           0.387     1.338    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     2.567 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.567    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1257139332[0].cond_butt_sel_desel/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.040ns  (logic 1.489ns (72.980%)  route 0.551ns (27.020%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.594     0.594    forLoop_idx_0_1257139332[0].cond_butt_sel_desel/clk_out1
    SLICE_X64Y51         FDRE                                         r  forLoop_idx_0_1257139332[0].cond_butt_sel_desel/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y51         FDRE (Prop_fdre_C_Q)         0.164     0.758 r  forLoop_idx_0_1257139332[0].cond_butt_sel_desel/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.072     0.830    forLoop_idx_0_1257139332[0].cond_butt_sel_desel/D_ctr_q_reg[6]
    SLICE_X65Y51         LUT6 (Prop_lut6_I5_O)        0.045     0.875 r  forLoop_idx_0_1257139332[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.052     0.927    forLoop_idx_0_1257139332[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_3_n_0
    SLICE_X65Y51         LUT4 (Prop_lut4_I3_O)        0.045     0.972 r  forLoop_idx_0_1257139332[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=11, routed)          0.427     1.399    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     2.633 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.633    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.283ns  (logic 1.383ns (60.571%)  route 0.900ns (39.429%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.563     0.563    display/clk_out1
    SLICE_X39Y45         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.900     1.604    matbot_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         1.242     2.846 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.846    matbot[1]
    J3                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.355ns  (logic 1.369ns (58.126%)  route 0.986ns (41.874%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.563     0.563    display/clk_out1
    SLICE_X39Y45         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.986     1.690    matbot_OBUF[0]
    J4                   OBUF (Prop_obuf_I_O)         1.228     2.917 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.917    matbot[0]
    J4                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.358ns  (logic 1.386ns (58.763%)  route 0.972ns (41.237%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.563     0.563    display/clk_out1
    SLICE_X39Y45         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.972     1.676    matbot_OBUF[2]
    H3                   OBUF (Prop_obuf_I_O)         1.245     2.921 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.921    matbot[2]
    H3                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_10
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_10'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_10 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575    11.575    slowclk_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     8.243 f  slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     9.904    slowclk_gen/inst/clkfbout_clk_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    10.000 f  slowclk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.575    11.575    slowclk_gen/inst/clkfbout_buf_clk_10
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_10'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clkfbout_clk_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    slowclk_gen/inst/clkfbout_buf_clk_10
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_10

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1304854080[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.106ns  (logic 1.615ns (39.336%)  route 2.491ns (60.664%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.491     3.982    forLoop_idx_0_1304854080[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X56Y58         LUT1 (Prop_lut1_I0_O)        0.124     4.106 r  forLoop_idx_0_1304854080[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     4.106    forLoop_idx_0_1304854080[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X56Y58         FDRE                                         r  forLoop_idx_0_1304854080[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.442     1.442    forLoop_idx_0_1304854080[1].cond_butt_dirs/sync/clk_out1
    SLICE_X56Y58         FDRE                                         r  forLoop_idx_0_1304854080[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1304854080[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.040ns  (logic 1.617ns (40.032%)  route 2.423ns (59.968%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.423     3.916    forLoop_idx_0_1304854080[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X56Y58         LUT1 (Prop_lut1_I0_O)        0.124     4.040 r  forLoop_idx_0_1304854080[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     4.040    forLoop_idx_0_1304854080[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X56Y58         FDRE                                         r  forLoop_idx_0_1304854080[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.442     1.442    forLoop_idx_0_1304854080[3].cond_butt_dirs/sync/clk_out1
    SLICE_X56Y58         FDRE                                         r  forLoop_idx_0_1304854080[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1304854080[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.032ns  (logic 1.625ns (40.301%)  route 2.407ns (59.699%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.407     3.908    forLoop_idx_0_1304854080[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X62Y59         LUT1 (Prop_lut1_I0_O)        0.124     4.032 r  forLoop_idx_0_1304854080[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     4.032    forLoop_idx_0_1304854080[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X62Y59         FDRE                                         r  forLoop_idx_0_1304854080[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.507     1.507    forLoop_idx_0_1304854080[0].cond_butt_dirs/sync/clk_out1
    SLICE_X62Y59         FDRE                                         r  forLoop_idx_0_1304854080[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.003ns  (logic 1.628ns (40.667%)  route 2.375ns (59.333%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.837     3.341    reset_cond/butt_reset_IBUF
    SLICE_X64Y58         LUT1 (Prop_lut1_I0_O)        0.124     3.465 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.538     4.003    reset_cond/M_reset_cond_in
    SLICE_X65Y58         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.508     1.508    reset_cond/clk_out1
    SLICE_X65Y58         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.003ns  (logic 1.628ns (40.667%)  route 2.375ns (59.333%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.837     3.341    reset_cond/butt_reset_IBUF
    SLICE_X64Y58         LUT1 (Prop_lut1_I0_O)        0.124     3.465 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.538     4.003    reset_cond/M_reset_cond_in
    SLICE_X64Y58         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.508     1.508    reset_cond/clk_out1
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.003ns  (logic 1.628ns (40.667%)  route 2.375ns (59.333%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.837     3.341    reset_cond/butt_reset_IBUF
    SLICE_X64Y58         LUT1 (Prop_lut1_I0_O)        0.124     3.465 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.538     4.003    reset_cond/M_reset_cond_in
    SLICE_X64Y58         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.508     1.508    reset_cond/clk_out1
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.003ns  (logic 1.628ns (40.667%)  route 2.375ns (59.333%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.837     3.341    reset_cond/butt_reset_IBUF
    SLICE_X64Y58         LUT1 (Prop_lut1_I0_O)        0.124     3.465 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.538     4.003    reset_cond/M_reset_cond_in
    SLICE_X64Y58         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.508     1.508    reset_cond/clk_out1
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.003ns  (logic 1.628ns (40.667%)  route 2.375ns (59.333%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.837     3.341    reset_cond/butt_reset_IBUF
    SLICE_X64Y58         LUT1 (Prop_lut1_I0_O)        0.124     3.465 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.538     4.003    reset_cond/M_reset_cond_in
    SLICE_X64Y58         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.508     1.508    reset_cond/clk_out1
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.713ns  (logic 1.622ns (43.697%)  route 2.091ns (56.303%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.091     3.589    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X58Y54         LUT1 (Prop_lut1_I0_O)        0.124     3.713 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     3.713    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X58Y54         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.508     1.508    cond_butt_next_play/sync/clk_out1
    SLICE_X58Y54         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1304854080[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.617ns  (logic 1.619ns (44.751%)  route 1.998ns (55.249%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.998     3.493    forLoop_idx_0_1304854080[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X58Y55         LUT1 (Prop_lut1_I0_O)        0.124     3.617 r  forLoop_idx_0_1304854080[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     3.617    forLoop_idx_0_1304854080[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X58Y55         FDRE                                         r  forLoop_idx_0_1304854080[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.508     1.508    forLoop_idx_0_1304854080[2].cond_butt_dirs/sync/clk_out1
    SLICE_X58Y55         FDRE                                         r  forLoop_idx_0_1304854080[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1257139332[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.873ns  (logic 0.300ns (34.304%)  route 0.574ns (65.696%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.574     0.828    forLoop_idx_0_1257139332[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X64Y56         LUT1 (Prop_lut1_I0_O)        0.045     0.873 r  forLoop_idx_0_1257139332[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.873    forLoop_idx_0_1257139332[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y56         FDRE                                         r  forLoop_idx_0_1257139332[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.863     0.863    forLoop_idx_0_1257139332[0].cond_butt_sel_desel/sync/clk_out1
    SLICE_X64Y56         FDRE                                         r  forLoop_idx_0_1257139332[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1257139332[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.935ns  (logic 0.307ns (32.826%)  route 0.628ns (67.174%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.628     0.890    forLoop_idx_0_1257139332[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X64Y56         LUT1 (Prop_lut1_I0_O)        0.045     0.935 r  forLoop_idx_0_1257139332[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.935    forLoop_idx_0_1257139332[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X64Y56         FDRE                                         r  forLoop_idx_0_1257139332[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.863     0.863    forLoop_idx_0_1257139332[1].cond_butt_sel_desel/sync/clk_out1
    SLICE_X64Y56         FDRE                                         r  forLoop_idx_0_1257139332[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1304854080[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.102ns  (logic 0.307ns (27.898%)  route 0.794ns (72.102%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.794     1.057    forLoop_idx_0_1304854080[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X58Y55         LUT1 (Prop_lut1_I0_O)        0.045     1.102 r  forLoop_idx_0_1304854080[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.102    forLoop_idx_0_1304854080[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X58Y55         FDRE                                         r  forLoop_idx_0_1304854080[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.861     0.861    forLoop_idx_0_1304854080[2].cond_butt_dirs/sync/clk_out1
    SLICE_X58Y55         FDRE                                         r  forLoop_idx_0_1304854080[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.163ns  (logic 0.311ns (26.761%)  route 0.852ns (73.239%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.852     1.118    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X58Y54         LUT1 (Prop_lut1_I0_O)        0.045     1.163 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.163    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X58Y54         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.861     0.861    cond_butt_next_play/sync/clk_out1
    SLICE_X58Y54         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.241ns  (logic 0.316ns (25.488%)  route 0.925ns (74.512%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.742     1.013    reset_cond/butt_reset_IBUF
    SLICE_X64Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.058 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.183     1.241    reset_cond/M_reset_cond_in
    SLICE_X65Y58         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.862     0.862    reset_cond/clk_out1
    SLICE_X65Y58         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.241ns  (logic 0.316ns (25.488%)  route 0.925ns (74.512%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.742     1.013    reset_cond/butt_reset_IBUF
    SLICE_X64Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.058 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.183     1.241    reset_cond/M_reset_cond_in
    SLICE_X64Y58         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.862     0.862    reset_cond/clk_out1
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.241ns  (logic 0.316ns (25.488%)  route 0.925ns (74.512%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.742     1.013    reset_cond/butt_reset_IBUF
    SLICE_X64Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.058 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.183     1.241    reset_cond/M_reset_cond_in
    SLICE_X64Y58         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.862     0.862    reset_cond/clk_out1
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.241ns  (logic 0.316ns (25.488%)  route 0.925ns (74.512%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.742     1.013    reset_cond/butt_reset_IBUF
    SLICE_X64Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.058 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.183     1.241    reset_cond/M_reset_cond_in
    SLICE_X64Y58         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.862     0.862    reset_cond/clk_out1
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.241ns  (logic 0.316ns (25.488%)  route 0.925ns (74.512%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.742     1.013    reset_cond/butt_reset_IBUF
    SLICE_X64Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.058 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.183     1.241    reset_cond/M_reset_cond_in
    SLICE_X64Y58         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.862     0.862    reset_cond/clk_out1
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1304854080[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.266ns  (logic 0.313ns (24.751%)  route 0.953ns (75.249%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.953     1.221    forLoop_idx_0_1304854080[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X62Y59         LUT1 (Prop_lut1_I0_O)        0.045     1.266 r  forLoop_idx_0_1304854080[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.266    forLoop_idx_0_1304854080[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X62Y59         FDRE                                         r  forLoop_idx_0_1304854080[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.862     0.862    forLoop_idx_0_1304854080[0].cond_butt_dirs/sync/clk_out1
    SLICE_X62Y59         FDRE                                         r  forLoop_idx_0_1304854080[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





