

================================================================
== Vitis HLS Report for 'mp_mul_10_Pipeline_VITIS_LOOP_144_2'
================================================================
* Date:           Tue May 20 14:36:30 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       10|       17|  0.100 us|  0.170 us|    2|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_144_2  |        8|       15|         9|          1|          1|  1 ~ 8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1246|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     73|    -|
|Register         |        -|    -|    1178|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1178|   1415|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln105_fu_412_p2      |         +|   0|  0|  32|          32|          32|
    |add_ln123_fu_342_p2      |         +|   0|  0|  40|          33|          33|
    |add_ln130_211_fu_398_p2  |         +|   0|  0|  40|          33|          33|
    |add_ln130_213_fu_384_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln130_fu_388_p2      |         +|   0|  0|  40|          33|          33|
    |add_ln133_fu_462_p2      |         +|   0|  0|  71|          64|          64|
    |add_ln144_fu_198_p2      |         +|   0|  0|  13|           4|           1|
    |tempReg_fu_533_p2        |         +|   0|  0|  71|          64|          64|
    |temp_90_fu_418_p2        |         +|   0|  0|  41|          34|          34|
    |temp_fu_352_p2           |         +|   0|  0|  41|          34|          34|
    |u_fu_629_p2              |         +|   0|  0|  13|           4|           4|
    |v_209_fu_474_p2          |         +|   0|  0|  71|          64|          64|
    |v_fu_548_p2              |         +|   0|  0|  71|          64|          64|
    |sub_ln145_fu_213_p2      |         -|   0|  0|  13|           4|           4|
    |and_ln147_fu_601_p2      |       and|   0|  0|  64|          64|          64|
    |icmp_ln144_fu_192_p2     |      icmp|   0|  0|  13|           4|           4|
    |or_ln105_fu_492_p2       |        or|   0|  0|  64|          64|          64|
    |or_ln147_21_fu_571_p2    |        or|   0|  0|  64|          64|          64|
    |or_ln147_22_fu_611_p2    |        or|   0|  0|  64|          64|          64|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_51_fu_486_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_52_fu_498_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_fu_480_p2      |       xor|   0|  0|  64|          64|          64|
    |xor_ln147_31_fu_567_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln147_33_fu_606_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln147_53_fu_584_p2   |       xor|   0|  0|   2|           1|           2|
    |xor_ln147_fu_563_p2      |       xor|   0|  0|  64|          64|          64|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|1246|        1145|        1144|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_48    |   9|          2|    4|          8|
    |j_fu_82                  |   9|          2|    4|          8|
    |t_out_o                  |  14|          3|    4|         12|
    |u_89_out_o               |  14|          3|   64|        192|
    |v_114_fu_78              |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  73|         16|  142|        352|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |add_ln105_reg_771                      |  32|   0|   32|          0|
    |add_ln133_reg_781                      |  32|   0|   64|         32|
    |add_ln133_reg_781_pp0_iter7_reg        |  32|   0|   64|         32|
    |ah_reg_684                             |  32|   0|   32|          0|
    |al_reg_674                             |  32|   0|   32|          0|
    |ap_CS_fsm                              |   1|   0|    1|          0|
    |ap_done_reg                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg       |   1|   0|    1|          0|
    |bh_reg_689                             |  32|   0|   32|          0|
    |bl_reg_679                             |  32|   0|   32|          0|
    |icmp_ln144_reg_660                     |   1|   0|    1|          0|
    |j_fu_82                                |   4|   0|    4|          0|
    |tempReg_reg_786                        |  64|   0|   64|          0|
    |tempReg_reg_786_pp0_iter7_reg          |  64|   0|   64|          0|
    |tmp_502_reg_739                        |  32|   0|   32|          0|
    |tmp_503_reg_760                        |   2|   0|    2|          0|
    |tmp_504_reg_744                        |  32|   0|   32|          0|
    |tmp_504_reg_744_pp0_iter4_reg          |  32|   0|   32|          0|
    |tmp_505_reg_750                        |  32|   0|   32|          0|
    |tmp_505_reg_750_pp0_iter4_reg          |  32|   0|   32|          0|
    |tmp_506_reg_755                        |  32|   0|   32|          0|
    |tmp_507_reg_776                        |   2|   0|    2|          0|
    |trunc_ln106_273_reg_723                |  32|   0|   32|          0|
    |trunc_ln106_274_reg_728                |  32|   0|   32|          0|
    |trunc_ln106_275_reg_733                |  32|   0|   32|          0|
    |trunc_ln106_275_reg_733_pp0_iter4_reg  |  32|   0|   32|          0|
    |trunc_ln106_reg_718                    |  32|   0|   32|          0|
    |trunc_ln125_reg_765                    |  32|   0|   32|          0|
    |trunc_ln125_reg_765_pp0_iter5_reg      |  32|   0|   32|          0|
    |u_89_out_load_reg_795                  |  64|   0|   64|          0|
    |v_114_fu_78                            |  64|   0|   64|          0|
    |v_reg_800                              |  64|   0|   64|          0|
    |icmp_ln144_reg_660                     |  64|  32|    1|          0|
    |tmp_506_reg_755                        |  64|  32|   32|          0|
    |trunc_ln106_reg_718                    |  64|  32|   32|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  |1178|  96| 1115|         64|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+--------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  mp_mul.10_Pipeline_VITIS_LOOP_144_2|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  mp_mul.10_Pipeline_VITIS_LOOP_144_2|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  mp_mul.10_Pipeline_VITIS_LOOP_144_2|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  mp_mul.10_Pipeline_VITIS_LOOP_144_2|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  mp_mul.10_Pipeline_VITIS_LOOP_144_2|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  mp_mul.10_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_424_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.10_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_424_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.10_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_424_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.10_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_424_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.10_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_428_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.10_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_428_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.10_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_428_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.10_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_428_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.10_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_432_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.10_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_432_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.10_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_432_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.10_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_432_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.10_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_436_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.10_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_436_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.10_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_436_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.10_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_436_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.10_Pipeline_VITIS_LOOP_144_2|  return value|
|v_017               |   in|   64|     ap_none|                                v_017|        scalar|
|zext_ln143          |   in|    4|     ap_none|                           zext_ln143|        scalar|
|indvars_iv31        |   in|    4|     ap_none|                         indvars_iv31|        scalar|
|a_address0          |  out|    4|   ap_memory|                                    a|         array|
|a_ce0               |  out|    1|   ap_memory|                                    a|         array|
|a_q0                |   in|   64|   ap_memory|                                    a|         array|
|i                   |   in|    3|     ap_none|                                    i|        scalar|
|coeff_address0      |  out|    6|   ap_memory|                                coeff|         array|
|coeff_ce0           |  out|    1|   ap_memory|                                coeff|         array|
|coeff_q0            |   in|   64|   ap_memory|                                coeff|         array|
|v_114_out           |  out|   64|      ap_vld|                            v_114_out|       pointer|
|v_114_out_ap_vld    |  out|    1|      ap_vld|                            v_114_out|       pointer|
|u_89_out_i          |   in|   64|     ap_ovld|                             u_89_out|       pointer|
|u_89_out_o          |  out|   64|     ap_ovld|                             u_89_out|       pointer|
|u_89_out_o_ap_vld   |  out|    1|     ap_ovld|                             u_89_out|       pointer|
|t_out_i             |   in|    4|     ap_ovld|                                t_out|       pointer|
|t_out_o             |  out|    4|     ap_ovld|                                t_out|       pointer|
|t_out_o_ap_vld      |  out|    1|     ap_ovld|                                t_out|       pointer|
+--------------------+-----+-----+------------+-------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.57>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%v_114 = alloca i32 1" [src/generic/fp_generic.c:140]   --->   Operation 12 'alloca' 'v_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [src/generic/fp_generic.c:139]   --->   Operation 13 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %coeff"   --->   Operation 14 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %i"   --->   Operation 15 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvars_iv31_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %indvars_iv31"   --->   Operation 16 'read' 'indvars_iv31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln143_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln143"   --->   Operation 17 'read' 'zext_ln143_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%v_017_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %v_017"   --->   Operation 18 'read' 'v_017_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_cast = zext i3 %i_read"   --->   Operation 19 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln143_cast = zext i4 %zext_ln143_read"   --->   Operation 20 'zext' 'zext_ln143_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 0, i4 %j" [src/generic/fp_generic.c:139]   --->   Operation 21 'store' 'store_ln139' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %v_017_read, i64 %v_114" [src/generic/fp_generic.c:140]   --->   Operation 22 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %zext_ln143_cast, i64 %u_89_out" [src/generic/fp_generic.c:140]   --->   Operation 23 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln140 = store i4 0, i4 %t_out" [src/generic/fp_generic.c:140]   --->   Operation 24 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%j_48 = load i4 %j" [src/generic/fp_generic.c:145]   --->   Operation 26 'load' 'j_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.73ns)   --->   "%icmp_ln144 = icmp_eq  i4 %j_48, i4 %indvars_iv31_read" [src/generic/fp_generic.c:144]   --->   Operation 27 'icmp' 'icmp_ln144' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.73ns)   --->   "%add_ln144 = add i4 %j_48, i4 1" [src/generic/fp_generic.c:144]   --->   Operation 28 'add' 'add_ln144' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln144 = br i1 %icmp_ln144, void %for.inc.split, void %for.inc22.exitStub" [src/generic/fp_generic.c:144]   --->   Operation 29 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i4 %j_48" [src/generic/fp_generic.c:145]   --->   Operation 30 'trunc' 'trunc_ln145' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln145 = zext i3 %trunc_ln145" [src/generic/fp_generic.c:145]   --->   Operation 31 'zext' 'zext_ln145' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i64 %a, i32 0, i32 %zext_ln145" [src/generic/fp_generic.c:145]   --->   Operation 32 'getelementptr' 'a_addr' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (3.25ns)   --->   "%a_load = load i4 %a_addr" [src/generic/fp_generic.c:145]   --->   Operation 33 'load' 'a_load' <Predicate = (!icmp_ln144)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 34 [1/1] (1.73ns)   --->   "%sub_ln145 = sub i4 %i_cast, i4 %j_48" [src/generic/fp_generic.c:145]   --->   Operation 34 'sub' 'sub_ln145' <Predicate = (!icmp_ln144)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln145 = sext i4 %sub_ln145" [src/generic/fp_generic.c:145]   --->   Operation 35 'sext' 'sext_ln145' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%coeff_addr = getelementptr i64 %coeff, i32 0, i32 %sext_ln145" [src/generic/fp_generic.c:145]   --->   Operation 36 'getelementptr' 'coeff_addr' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (3.25ns)   --->   "%coeff_load = load i6 %coeff_addr" [src/generic/fp_generic.c:145]   --->   Operation 37 'load' 'coeff_load' <Predicate = (!icmp_ln144)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48> <RAM>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 %add_ln144, i4 %j" [src/generic/fp_generic.c:139]   --->   Operation 38 'store' 'store_ln139' <Predicate = (!icmp_ln144)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 39 [1/2] ( I:3.25ns O:3.25ns )   --->   "%a_load = load i4 %a_addr" [src/generic/fp_generic.c:145]   --->   Operation 39 'load' 'a_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%al = trunc i64 %a_load" [src/generic/fp_generic.c:145]   --->   Operation 40 'trunc' 'al' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/2] ( I:3.25ns O:3.25ns )   --->   "%coeff_load = load i6 %coeff_addr" [src/generic/fp_generic.c:145]   --->   Operation 41 'load' 'coeff_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%bl = trunc i64 %coeff_load" [src/generic/fp_generic.c:103->src/generic/fp_generic.c:145]   --->   Operation 42 'trunc' 'bl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%ah = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %a_load, i32 32, i32 63" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:145]   --->   Operation 43 'partselect' 'ah' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%bh = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %coeff_load, i32 32, i32 63" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:145]   --->   Operation 44 'partselect' 'bh' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i32 %al" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:145]   --->   Operation 45 'zext' 'zext_ln105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i32 %ah" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:145]   --->   Operation 46 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln105_183 = zext i32 %bl" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:145]   --->   Operation 47 'zext' 'zext_ln105_183' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i32 %bh" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:145]   --->   Operation 48 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [2/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105_183, i64 %zext_ln105" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:145]   --->   Operation 49 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [2/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:145]   --->   Operation 50 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [2/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105_183, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:145]   --->   Operation 51 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [2/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:145]   --->   Operation 52 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 53 [1/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105_183, i64 %zext_ln105" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:145]   --->   Operation 53 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i64 %albl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 54 'trunc' 'trunc_ln106' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:145]   --->   Operation 55 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln106_273 = trunc i64 %albh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 56 'trunc' 'trunc_ln106_273' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105_183, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:145]   --->   Operation 57 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln106_274 = trunc i64 %ahbl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 58 'trunc' 'trunc_ln106_274' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:145]   --->   Operation 59 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln106_275 = trunc i64 %ahbh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 60 'trunc' 'trunc_ln106_275' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_502 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 61 'partselect' 'tmp_502' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_504 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 62 'partselect' 'tmp_504' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_505 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albh, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 63 'partselect' 'tmp_505' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_506 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbh, i32 32, i32 63" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 64 'partselect' 'tmp_506' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.14>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i32 %tmp_502" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 65 'zext' 'zext_ln106' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i32 %trunc_ln106_274" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 66 'zext' 'zext_ln123' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln123_173 = zext i32 %trunc_ln106_273" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 67 'zext' 'zext_ln123_173' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (2.55ns)   --->   "%add_ln123 = add i33 %zext_ln123, i33 %zext_ln123_173" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 68 'add' 'add_ln123' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln123_174 = zext i33 %add_ln123" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 69 'zext' 'zext_ln123_174' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (2.59ns)   --->   "%temp = add i34 %zext_ln123_174, i34 %zext_ln106" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 70 'add' 'temp' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_503 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp, i32 32, i32 33" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 71 'partselect' 'tmp_503' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln125 = trunc i34 %temp" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:145]   --->   Operation 72 'trunc' 'trunc_ln125' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.92>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln106_238 = zext i2 %tmp_503" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 73 'zext' 'zext_ln106_238' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln106_239 = zext i32 %tmp_504" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 74 'zext' 'zext_ln106_239' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln106_240 = zext i32 %tmp_505" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 75 'zext' 'zext_ln106_240' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i32 %trunc_ln106_275" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 76 'zext' 'zext_ln130' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln130_213 = add i32 %trunc_ln106_275, i32 %tmp_504" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 77 'add' 'add_ln130_213' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 78 [1/1] (2.55ns)   --->   "%add_ln130 = add i33 %zext_ln130, i33 %zext_ln106_239" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 78 'add' 'add_ln130' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln130_173 = zext i33 %add_ln130" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 79 'zext' 'zext_ln130_173' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (2.55ns)   --->   "%add_ln130_211 = add i33 %zext_ln106_240, i33 %zext_ln106_238" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 80 'add' 'add_ln130_211' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln130 = trunc i33 %add_ln130_211" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 81 'trunc' 'trunc_ln130' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln130_174 = zext i33 %add_ln130_211" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 82 'zext' 'zext_ln130_174' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln105 = add i32 %trunc_ln130, i32 %add_ln130_213" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:145]   --->   Operation 83 'add' 'add_ln105' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 84 [1/1] (2.59ns)   --->   "%temp_90 = add i34 %zext_ln130_174, i34 %zext_ln130_173" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 84 'add' 'temp_90' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_507 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp_90, i32 32, i32 33" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 85 'partselect' 'tmp_507' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.04>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%v_114_load = load i64 %v_114" [src/generic/fp_generic.c:146]   --->   Operation 86 'load' 'v_114_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 0" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:145]   --->   Operation 87 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp_506, i32 0" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 88 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%and_ln133_s = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i2.i32, i2 %tmp_507, i32 0" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 89 'bitconcatenate' 'and_ln133_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i34 %and_ln133_s" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 90 'zext' 'zext_ln133' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (3.52ns)   --->   "%add_ln133 = add i64 %zext_ln133, i64 %and_ln" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 91 'add' 'add_ln133' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 %trunc_ln106" [src/generic/fp_generic.c:146]   --->   Operation 92 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (3.52ns)   --->   "%v_209 = add i64 %or_ln, i64 %v_114_load" [src/generic/fp_generic.c:146]   --->   Operation 93 'add' 'v_209' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105 = xor i64 %v_209, i64 %shl_ln" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 94 'xor' 'xor_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_51 = xor i64 %shl_ln, i64 %v_114_load" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 95 'xor' 'xor_ln105_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%or_ln105 = or i64 %xor_ln105, i64 %xor_ln105_51" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 96 'or' 'or_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_52 = xor i64 %or_ln105, i64 %v_209" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 97 'xor' 'xor_ln105_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%carry = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_52, i32 63" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 98 'bitselect' 'carry' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%zext_ln105_184 = zext i1 %carry" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 99 'zext' 'zext_ln105_184' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %add_ln133, i32 32, i32 63" [src/generic/fp_generic.c:147]   --->   Operation 100 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%or_ln58 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp_s, i32 %add_ln105" [src/generic/fp_generic.c:147]   --->   Operation 101 'bitconcatenate' 'or_ln58' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (3.52ns) (out node of the LUT)   --->   "%tempReg = add i64 %or_ln58, i64 %zext_ln105_184" [src/generic/fp_generic.c:147]   --->   Operation 102 'add' 'tempReg' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 103 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %v_209, i64 %v_114" [src/generic/fp_generic.c:140]   --->   Operation 103 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>

State 8 <SV = 7> <Delay = 5.10>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%u_89_out_load = load i64 %u_89_out" [src/generic/fp_generic.c:147]   --->   Operation 104 'load' 'u_89_out_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (3.52ns)   --->   "%v = add i64 %tempReg, i64 %u_89_out_load" [src/generic/fp_generic.c:147]   --->   Operation 105 'add' 'v' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 106 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %v, i64 %u_89_out" [src/generic/fp_generic.c:140]   --->   Operation 106 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%v_114_load22 = load i64 %v_114"   --->   Operation 126 'load' 'v_114_load22' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %v_114_out, i64 %v_114_load22"   --->   Operation 127 'write' 'write_ln0' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 128 'ret' 'ret_ln0' <Predicate = (icmp_ln144)> <Delay = 1.58>

State 9 <SV = 8> <Delay = 4.31>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%t_out_load = load i4 %t_out" [src/generic/fp_generic.c:148]   --->   Operation 107 'load' 't_out_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%specpipeline_ln139 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/generic/fp_generic.c:139]   --->   Operation 108 'specpipeline' 'specpipeline_ln139' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%speclooptripcount_ln139 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 8, i64 4" [src/generic/fp_generic.c:139]   --->   Operation 109 'speclooptripcount' 'speclooptripcount_ln139' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%specloopname_ln144 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [src/generic/fp_generic.c:144]   --->   Operation 110 'specloopname' 'specloopname_ln144' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node xor_ln147_33)   --->   "%xor_ln147 = xor i64 %v, i64 %tempReg" [src/generic/fp_generic.c:147]   --->   Operation 111 'xor' 'xor_ln147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node xor_ln147_33)   --->   "%xor_ln147_31 = xor i64 %tempReg, i64 %u_89_out_load" [src/generic/fp_generic.c:147]   --->   Operation 112 'xor' 'xor_ln147_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node xor_ln147_33)   --->   "%or_ln147_21 = or i64 %xor_ln147, i64 %xor_ln147_31" [src/generic/fp_generic.c:147]   --->   Operation 113 'or' 'or_ln147_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg, i64 63" [src/generic/fp_generic.c:147]   --->   Operation 114 'bitselect' 'bit_sel' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%xor_ln147_53 = xor i1 %bit_sel, i1 1" [src/generic/fp_generic.c:147]   --->   Operation 115 'xor' 'xor_ln147_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%trunc_ln147 = trunc i64 %tempReg" [src/generic/fp_generic.c:147]   --->   Operation 116 'trunc' 'trunc_ln147' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%xor_ln147_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln147_53, i63 %trunc_ln147" [src/generic/fp_generic.c:147]   --->   Operation 117 'bitconcatenate' 'xor_ln147_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%and_ln147 = and i64 %xor_ln147_s, i64 %add_ln133" [src/generic/fp_generic.c:147]   --->   Operation 118 'and' 'and_ln147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 119 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln147_33 = xor i64 %or_ln147_21, i64 %v" [src/generic/fp_generic.c:147]   --->   Operation 119 'xor' 'xor_ln147_33' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%or_ln147_22 = or i64 %xor_ln147_33, i64 %and_ln147" [src/generic/fp_generic.c:147]   --->   Operation 120 'or' 'or_ln147_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %or_ln147_22, i32 63" [src/generic/fp_generic.c:148]   --->   Operation 121 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%zext_ln148 = zext i1 %tmp" [src/generic/fp_generic.c:148]   --->   Operation 122 'zext' 'zext_ln148' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 123 [1/1] (1.73ns) (out node of the LUT)   --->   "%u = add i4 %zext_ln148, i4 %t_out_load" [src/generic/fp_generic.c:148]   --->   Operation 123 'add' 'u' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 124 [1/1] (1.58ns)   --->   "%store_ln140 = store i4 %u, i4 %t_out" [src/generic/fp_generic.c:140]   --->   Operation 124 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln144 = br void %for.inc" [src/generic/fp_generic.c:144]   --->   Operation 125 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v_017]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln143]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ indvars_iv31]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ coeff]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v_114_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ u_89_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ t_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
v_114                      (alloca                ) [ 0111111110]
j                          (alloca                ) [ 0100000000]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 0000000000]
i_read                     (read                  ) [ 0000000000]
indvars_iv31_read          (read                  ) [ 0000000000]
zext_ln143_read            (read                  ) [ 0000000000]
v_017_read                 (read                  ) [ 0000000000]
i_cast                     (zext                  ) [ 0000000000]
zext_ln143_cast            (zext                  ) [ 0000000000]
store_ln139                (store                 ) [ 0000000000]
store_ln140                (store                 ) [ 0000000000]
store_ln140                (store                 ) [ 0000000000]
store_ln140                (store                 ) [ 0000000000]
br_ln0                     (br                    ) [ 0000000000]
j_48                       (load                  ) [ 0000000000]
icmp_ln144                 (icmp                  ) [ 0111111110]
add_ln144                  (add                   ) [ 0000000000]
br_ln144                   (br                    ) [ 0000000000]
trunc_ln145                (trunc                 ) [ 0000000000]
zext_ln145                 (zext                  ) [ 0000000000]
a_addr                     (getelementptr         ) [ 0110000000]
sub_ln145                  (sub                   ) [ 0000000000]
sext_ln145                 (sext                  ) [ 0000000000]
coeff_addr                 (getelementptr         ) [ 0110000000]
store_ln139                (store                 ) [ 0000000000]
a_load                     (load                  ) [ 0000000000]
al                         (trunc                 ) [ 0101000000]
coeff_load                 (load                  ) [ 0000000000]
bl                         (trunc                 ) [ 0101000000]
ah                         (partselect            ) [ 0101000000]
bh                         (partselect            ) [ 0101000000]
zext_ln105                 (zext                  ) [ 0100100000]
zext_ln110                 (zext                  ) [ 0100100000]
zext_ln105_183             (zext                  ) [ 0100100000]
zext_ln112                 (zext                  ) [ 0100100000]
albl                       (mul                   ) [ 0000000000]
trunc_ln106                (trunc                 ) [ 0100011100]
albh                       (mul                   ) [ 0000000000]
trunc_ln106_273            (trunc                 ) [ 0100010000]
ahbl                       (mul                   ) [ 0000000000]
trunc_ln106_274            (trunc                 ) [ 0100010000]
ahbh                       (mul                   ) [ 0000000000]
trunc_ln106_275            (trunc                 ) [ 0100011000]
tmp_502                    (partselect            ) [ 0100010000]
tmp_504                    (partselect            ) [ 0100011000]
tmp_505                    (partselect            ) [ 0100011000]
tmp_506                    (partselect            ) [ 0100011100]
zext_ln106                 (zext                  ) [ 0000000000]
zext_ln123                 (zext                  ) [ 0000000000]
zext_ln123_173             (zext                  ) [ 0000000000]
add_ln123                  (add                   ) [ 0000000000]
zext_ln123_174             (zext                  ) [ 0000000000]
temp                       (add                   ) [ 0000000000]
tmp_503                    (partselect            ) [ 0100001000]
trunc_ln125                (trunc                 ) [ 0100001100]
zext_ln106_238             (zext                  ) [ 0000000000]
zext_ln106_239             (zext                  ) [ 0000000000]
zext_ln106_240             (zext                  ) [ 0000000000]
zext_ln130                 (zext                  ) [ 0000000000]
add_ln130_213              (add                   ) [ 0000000000]
add_ln130                  (add                   ) [ 0000000000]
zext_ln130_173             (zext                  ) [ 0000000000]
add_ln130_211              (add                   ) [ 0000000000]
trunc_ln130                (trunc                 ) [ 0000000000]
zext_ln130_174             (zext                  ) [ 0000000000]
add_ln105                  (add                   ) [ 0100000100]
temp_90                    (add                   ) [ 0000000000]
tmp_507                    (partselect            ) [ 0100000100]
v_114_load                 (load                  ) [ 0000000000]
shl_ln                     (bitconcatenate        ) [ 0000000000]
and_ln                     (bitconcatenate        ) [ 0000000000]
and_ln133_s                (bitconcatenate        ) [ 0000000000]
zext_ln133                 (zext                  ) [ 0000000000]
add_ln133                  (add                   ) [ 0100000011]
or_ln                      (bitconcatenate        ) [ 0000000000]
v_209                      (add                   ) [ 0000000000]
xor_ln105                  (xor                   ) [ 0000000000]
xor_ln105_51               (xor                   ) [ 0000000000]
or_ln105                   (or                    ) [ 0000000000]
xor_ln105_52               (xor                   ) [ 0000000000]
carry                      (bitselect             ) [ 0000000000]
zext_ln105_184             (zext                  ) [ 0000000000]
tmp_s                      (partselect            ) [ 0000000000]
or_ln58                    (bitconcatenate        ) [ 0000000000]
tempReg                    (add                   ) [ 0100000011]
store_ln140                (store                 ) [ 0000000000]
u_89_out_load              (load                  ) [ 0100000001]
v                          (add                   ) [ 0100000001]
store_ln140                (store                 ) [ 0000000000]
t_out_load                 (load                  ) [ 0000000000]
specpipeline_ln139         (specpipeline          ) [ 0000000000]
speclooptripcount_ln139    (speclooptripcount     ) [ 0000000000]
specloopname_ln144         (specloopname          ) [ 0000000000]
xor_ln147                  (xor                   ) [ 0000000000]
xor_ln147_31               (xor                   ) [ 0000000000]
or_ln147_21                (or                    ) [ 0000000000]
bit_sel                    (bitselect             ) [ 0000000000]
xor_ln147_53               (xor                   ) [ 0000000000]
trunc_ln147                (trunc                 ) [ 0000000000]
xor_ln147_s                (bitconcatenate        ) [ 0000000000]
and_ln147                  (and                   ) [ 0000000000]
xor_ln147_33               (xor                   ) [ 0000000000]
or_ln147_22                (or                    ) [ 0000000000]
tmp                        (bitselect             ) [ 0000000000]
zext_ln148                 (zext                  ) [ 0000000000]
u                          (add                   ) [ 0000000000]
store_ln140                (store                 ) [ 0000000000]
br_ln144                   (br                    ) [ 0000000000]
v_114_load22               (load                  ) [ 0000000000]
write_ln0                  (write                 ) [ 0000000000]
ret_ln0                    (ret                   ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v_017">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_017"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln143">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln143"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="indvars_iv31">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indvars_iv31"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="a">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="i">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="coeff">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeff"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="v_114_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_114_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="u_89_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_89_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="t_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i34.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="v_114_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_114/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="j_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="i_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="3" slack="0"/>
<pin id="88" dir="0" index="1" bw="3" slack="0"/>
<pin id="89" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="indvars_iv31_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="4" slack="0"/>
<pin id="94" dir="0" index="1" bw="4" slack="0"/>
<pin id="95" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="indvars_iv31_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="zext_ln143_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="4" slack="0"/>
<pin id="100" dir="0" index="1" bw="4" slack="0"/>
<pin id="101" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln143_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="v_017_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="64" slack="0"/>
<pin id="106" dir="0" index="1" bw="64" slack="0"/>
<pin id="107" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_017_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="write_ln0_write_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="64" slack="0"/>
<pin id="113" dir="0" index="2" bw="64" slack="0"/>
<pin id="114" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/8 "/>
</bind>
</comp>

<comp id="117" class="1004" name="a_addr_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="64" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="3" slack="0"/>
<pin id="121" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="4" slack="0"/>
<pin id="126" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="coeff_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="4" slack="0"/>
<pin id="134" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coeff_addr/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_access_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="6" slack="0"/>
<pin id="139" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="coeff_load/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="0"/>
<pin id="146" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albl/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="0"/>
<pin id="150" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albh/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="0"/>
<pin id="154" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbl/3 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="0"/>
<pin id="158" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbh/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="i_cast_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="3" slack="0"/>
<pin id="161" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="zext_ln143_cast_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="4" slack="0"/>
<pin id="165" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln143_cast/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="store_ln139_store_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="4" slack="0"/>
<pin id="170" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="store_ln140_store_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="64" slack="0"/>
<pin id="174" dir="0" index="1" bw="64" slack="0"/>
<pin id="175" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln140_store_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="4" slack="0"/>
<pin id="179" dir="0" index="1" bw="64" slack="0"/>
<pin id="180" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="store_ln140_store_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="4" slack="0"/>
<pin id="186" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="j_48_load_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="4" slack="0"/>
<pin id="191" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_48/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="icmp_ln144_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="4" slack="0"/>
<pin id="194" dir="0" index="1" bw="4" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="add_ln144_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="4" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln144/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="trunc_ln145_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="4" slack="0"/>
<pin id="206" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="zext_ln145_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="3" slack="0"/>
<pin id="210" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln145/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="sub_ln145_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="3" slack="0"/>
<pin id="215" dir="0" index="1" bw="4" slack="0"/>
<pin id="216" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln145/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="sext_ln145_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="4" slack="0"/>
<pin id="221" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln145/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="store_ln139_store_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="4" slack="0"/>
<pin id="226" dir="0" index="1" bw="4" slack="0"/>
<pin id="227" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="al_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="64" slack="0"/>
<pin id="231" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="al/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="bl_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="64" slack="0"/>
<pin id="235" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="bl/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="ah_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="0" index="1" bw="64" slack="0"/>
<pin id="240" dir="0" index="2" bw="7" slack="0"/>
<pin id="241" dir="0" index="3" bw="7" slack="0"/>
<pin id="242" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ah/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="bh_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="0" index="1" bw="64" slack="0"/>
<pin id="250" dir="0" index="2" bw="7" slack="0"/>
<pin id="251" dir="0" index="3" bw="7" slack="0"/>
<pin id="252" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bh/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="zext_ln105_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="1"/>
<pin id="259" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="zext_ln110_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="1"/>
<pin id="264" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110/3 "/>
</bind>
</comp>

<comp id="267" class="1004" name="zext_ln105_183_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="1"/>
<pin id="269" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_183/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="zext_ln112_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="1"/>
<pin id="274" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="trunc_ln106_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="64" slack="0"/>
<pin id="279" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106/4 "/>
</bind>
</comp>

<comp id="281" class="1004" name="trunc_ln106_273_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="64" slack="0"/>
<pin id="283" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_273/4 "/>
</bind>
</comp>

<comp id="285" class="1004" name="trunc_ln106_274_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="64" slack="0"/>
<pin id="287" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_274/4 "/>
</bind>
</comp>

<comp id="289" class="1004" name="trunc_ln106_275_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="64" slack="0"/>
<pin id="291" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_275/4 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tmp_502_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="0"/>
<pin id="295" dir="0" index="1" bw="64" slack="0"/>
<pin id="296" dir="0" index="2" bw="7" slack="0"/>
<pin id="297" dir="0" index="3" bw="7" slack="0"/>
<pin id="298" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_502/4 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp_504_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="0"/>
<pin id="305" dir="0" index="1" bw="64" slack="0"/>
<pin id="306" dir="0" index="2" bw="7" slack="0"/>
<pin id="307" dir="0" index="3" bw="7" slack="0"/>
<pin id="308" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_504/4 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_505_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="0"/>
<pin id="315" dir="0" index="1" bw="64" slack="0"/>
<pin id="316" dir="0" index="2" bw="7" slack="0"/>
<pin id="317" dir="0" index="3" bw="7" slack="0"/>
<pin id="318" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_505/4 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_506_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="0"/>
<pin id="325" dir="0" index="1" bw="64" slack="0"/>
<pin id="326" dir="0" index="2" bw="7" slack="0"/>
<pin id="327" dir="0" index="3" bw="7" slack="0"/>
<pin id="328" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_506/4 "/>
</bind>
</comp>

<comp id="333" class="1004" name="zext_ln106_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="1"/>
<pin id="335" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106/5 "/>
</bind>
</comp>

<comp id="336" class="1004" name="zext_ln123_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="1"/>
<pin id="338" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123/5 "/>
</bind>
</comp>

<comp id="339" class="1004" name="zext_ln123_173_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="1"/>
<pin id="341" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_173/5 "/>
</bind>
</comp>

<comp id="342" class="1004" name="add_ln123_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="0"/>
<pin id="344" dir="0" index="1" bw="32" slack="0"/>
<pin id="345" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln123/5 "/>
</bind>
</comp>

<comp id="348" class="1004" name="zext_ln123_174_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="33" slack="0"/>
<pin id="350" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_174/5 "/>
</bind>
</comp>

<comp id="352" class="1004" name="temp_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="33" slack="0"/>
<pin id="354" dir="0" index="1" bw="32" slack="0"/>
<pin id="355" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp/5 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_503_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="2" slack="0"/>
<pin id="360" dir="0" index="1" bw="34" slack="0"/>
<pin id="361" dir="0" index="2" bw="7" slack="0"/>
<pin id="362" dir="0" index="3" bw="7" slack="0"/>
<pin id="363" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_503/5 "/>
</bind>
</comp>

<comp id="368" class="1004" name="trunc_ln125_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="34" slack="0"/>
<pin id="370" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln125/5 "/>
</bind>
</comp>

<comp id="372" class="1004" name="zext_ln106_238_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="2" slack="1"/>
<pin id="374" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_238/6 "/>
</bind>
</comp>

<comp id="375" class="1004" name="zext_ln106_239_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="2"/>
<pin id="377" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_239/6 "/>
</bind>
</comp>

<comp id="378" class="1004" name="zext_ln106_240_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="2"/>
<pin id="380" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_240/6 "/>
</bind>
</comp>

<comp id="381" class="1004" name="zext_ln130_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="2"/>
<pin id="383" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130/6 "/>
</bind>
</comp>

<comp id="384" class="1004" name="add_ln130_213_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="2"/>
<pin id="386" dir="0" index="1" bw="32" slack="2"/>
<pin id="387" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_213/6 "/>
</bind>
</comp>

<comp id="388" class="1004" name="add_ln130_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="0"/>
<pin id="390" dir="0" index="1" bw="32" slack="0"/>
<pin id="391" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130/6 "/>
</bind>
</comp>

<comp id="394" class="1004" name="zext_ln130_173_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="33" slack="0"/>
<pin id="396" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_173/6 "/>
</bind>
</comp>

<comp id="398" class="1004" name="add_ln130_211_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="0"/>
<pin id="400" dir="0" index="1" bw="2" slack="0"/>
<pin id="401" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_211/6 "/>
</bind>
</comp>

<comp id="404" class="1004" name="trunc_ln130_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="33" slack="0"/>
<pin id="406" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln130/6 "/>
</bind>
</comp>

<comp id="408" class="1004" name="zext_ln130_174_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="33" slack="0"/>
<pin id="410" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_174/6 "/>
</bind>
</comp>

<comp id="412" class="1004" name="add_ln105_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="0"/>
<pin id="414" dir="0" index="1" bw="32" slack="0"/>
<pin id="415" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln105/6 "/>
</bind>
</comp>

<comp id="418" class="1004" name="temp_90_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="33" slack="0"/>
<pin id="420" dir="0" index="1" bw="33" slack="0"/>
<pin id="421" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp_90/6 "/>
</bind>
</comp>

<comp id="424" class="1004" name="tmp_507_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="2" slack="0"/>
<pin id="426" dir="0" index="1" bw="34" slack="0"/>
<pin id="427" dir="0" index="2" bw="7" slack="0"/>
<pin id="428" dir="0" index="3" bw="7" slack="0"/>
<pin id="429" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_507/6 "/>
</bind>
</comp>

<comp id="434" class="1004" name="v_114_load_load_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="64" slack="6"/>
<pin id="436" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_114_load/7 "/>
</bind>
</comp>

<comp id="437" class="1004" name="shl_ln_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="64" slack="0"/>
<pin id="439" dir="0" index="1" bw="32" slack="2"/>
<pin id="440" dir="0" index="2" bw="1" slack="0"/>
<pin id="441" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/7 "/>
</bind>
</comp>

<comp id="444" class="1004" name="and_ln_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="64" slack="0"/>
<pin id="446" dir="0" index="1" bw="32" slack="3"/>
<pin id="447" dir="0" index="2" bw="1" slack="0"/>
<pin id="448" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/7 "/>
</bind>
</comp>

<comp id="451" class="1004" name="and_ln133_s_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="34" slack="0"/>
<pin id="453" dir="0" index="1" bw="2" slack="1"/>
<pin id="454" dir="0" index="2" bw="1" slack="0"/>
<pin id="455" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln133_s/7 "/>
</bind>
</comp>

<comp id="458" class="1004" name="zext_ln133_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="34" slack="0"/>
<pin id="460" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133/7 "/>
</bind>
</comp>

<comp id="462" class="1004" name="add_ln133_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="34" slack="0"/>
<pin id="464" dir="0" index="1" bw="64" slack="0"/>
<pin id="465" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133/7 "/>
</bind>
</comp>

<comp id="468" class="1004" name="or_ln_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="64" slack="0"/>
<pin id="470" dir="0" index="1" bw="32" slack="2"/>
<pin id="471" dir="0" index="2" bw="32" slack="3"/>
<pin id="472" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/7 "/>
</bind>
</comp>

<comp id="474" class="1004" name="v_209_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="64" slack="0"/>
<pin id="476" dir="0" index="1" bw="64" slack="0"/>
<pin id="477" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v_209/7 "/>
</bind>
</comp>

<comp id="480" class="1004" name="xor_ln105_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="64" slack="0"/>
<pin id="482" dir="0" index="1" bw="64" slack="0"/>
<pin id="483" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105/7 "/>
</bind>
</comp>

<comp id="486" class="1004" name="xor_ln105_51_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="64" slack="0"/>
<pin id="488" dir="0" index="1" bw="64" slack="0"/>
<pin id="489" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_51/7 "/>
</bind>
</comp>

<comp id="492" class="1004" name="or_ln105_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="64" slack="0"/>
<pin id="494" dir="0" index="1" bw="64" slack="0"/>
<pin id="495" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105/7 "/>
</bind>
</comp>

<comp id="498" class="1004" name="xor_ln105_52_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="64" slack="0"/>
<pin id="500" dir="0" index="1" bw="64" slack="0"/>
<pin id="501" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_52/7 "/>
</bind>
</comp>

<comp id="504" class="1004" name="carry_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="0"/>
<pin id="506" dir="0" index="1" bw="64" slack="0"/>
<pin id="507" dir="0" index="2" bw="7" slack="0"/>
<pin id="508" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="carry/7 "/>
</bind>
</comp>

<comp id="512" class="1004" name="zext_ln105_184_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="0"/>
<pin id="514" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_184/7 "/>
</bind>
</comp>

<comp id="516" class="1004" name="tmp_s_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="0"/>
<pin id="518" dir="0" index="1" bw="64" slack="0"/>
<pin id="519" dir="0" index="2" bw="7" slack="0"/>
<pin id="520" dir="0" index="3" bw="7" slack="0"/>
<pin id="521" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/7 "/>
</bind>
</comp>

<comp id="526" class="1004" name="or_ln58_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="64" slack="0"/>
<pin id="528" dir="0" index="1" bw="32" slack="0"/>
<pin id="529" dir="0" index="2" bw="32" slack="1"/>
<pin id="530" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln58/7 "/>
</bind>
</comp>

<comp id="533" class="1004" name="tempReg_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="64" slack="0"/>
<pin id="535" dir="0" index="1" bw="1" slack="0"/>
<pin id="536" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tempReg/7 "/>
</bind>
</comp>

<comp id="539" class="1004" name="store_ln140_store_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="64" slack="0"/>
<pin id="541" dir="0" index="1" bw="64" slack="6"/>
<pin id="542" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/7 "/>
</bind>
</comp>

<comp id="544" class="1004" name="u_89_out_load_load_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="64" slack="0"/>
<pin id="546" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_89_out_load/8 "/>
</bind>
</comp>

<comp id="548" class="1004" name="v_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="64" slack="1"/>
<pin id="550" dir="0" index="1" bw="64" slack="0"/>
<pin id="551" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v/8 "/>
</bind>
</comp>

<comp id="553" class="1004" name="store_ln140_store_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="64" slack="0"/>
<pin id="555" dir="0" index="1" bw="64" slack="0"/>
<pin id="556" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/8 "/>
</bind>
</comp>

<comp id="559" class="1004" name="t_out_load_load_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="4" slack="0"/>
<pin id="561" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_out_load/9 "/>
</bind>
</comp>

<comp id="563" class="1004" name="xor_ln147_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="64" slack="1"/>
<pin id="565" dir="0" index="1" bw="64" slack="2"/>
<pin id="566" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln147/9 "/>
</bind>
</comp>

<comp id="567" class="1004" name="xor_ln147_31_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="64" slack="2"/>
<pin id="569" dir="0" index="1" bw="64" slack="1"/>
<pin id="570" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln147_31/9 "/>
</bind>
</comp>

<comp id="571" class="1004" name="or_ln147_21_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="64" slack="0"/>
<pin id="573" dir="0" index="1" bw="64" slack="0"/>
<pin id="574" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln147_21/9 "/>
</bind>
</comp>

<comp id="577" class="1004" name="bit_sel_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="0"/>
<pin id="579" dir="0" index="1" bw="64" slack="2"/>
<pin id="580" dir="0" index="2" bw="7" slack="0"/>
<pin id="581" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel/9 "/>
</bind>
</comp>

<comp id="584" class="1004" name="xor_ln147_53_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="0"/>
<pin id="586" dir="0" index="1" bw="1" slack="0"/>
<pin id="587" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln147_53/9 "/>
</bind>
</comp>

<comp id="590" class="1004" name="trunc_ln147_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="64" slack="2"/>
<pin id="592" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln147/9 "/>
</bind>
</comp>

<comp id="593" class="1004" name="xor_ln147_s_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="64" slack="0"/>
<pin id="595" dir="0" index="1" bw="1" slack="0"/>
<pin id="596" dir="0" index="2" bw="63" slack="0"/>
<pin id="597" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln147_s/9 "/>
</bind>
</comp>

<comp id="601" class="1004" name="and_ln147_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="64" slack="0"/>
<pin id="603" dir="0" index="1" bw="64" slack="2"/>
<pin id="604" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln147/9 "/>
</bind>
</comp>

<comp id="606" class="1004" name="xor_ln147_33_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="64" slack="0"/>
<pin id="608" dir="0" index="1" bw="64" slack="1"/>
<pin id="609" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln147_33/9 "/>
</bind>
</comp>

<comp id="611" class="1004" name="or_ln147_22_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="64" slack="0"/>
<pin id="613" dir="0" index="1" bw="64" slack="0"/>
<pin id="614" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln147_22/9 "/>
</bind>
</comp>

<comp id="617" class="1004" name="tmp_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="1" slack="0"/>
<pin id="619" dir="0" index="1" bw="64" slack="0"/>
<pin id="620" dir="0" index="2" bw="7" slack="0"/>
<pin id="621" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/9 "/>
</bind>
</comp>

<comp id="625" class="1004" name="zext_ln148_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="1" slack="0"/>
<pin id="627" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln148/9 "/>
</bind>
</comp>

<comp id="629" class="1004" name="u_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="0"/>
<pin id="631" dir="0" index="1" bw="4" slack="0"/>
<pin id="632" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="u/9 "/>
</bind>
</comp>

<comp id="635" class="1004" name="store_ln140_store_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="4" slack="0"/>
<pin id="637" dir="0" index="1" bw="4" slack="0"/>
<pin id="638" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/9 "/>
</bind>
</comp>

<comp id="641" class="1004" name="v_114_load22_load_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="64" slack="7"/>
<pin id="643" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_114_load22/8 "/>
</bind>
</comp>

<comp id="645" class="1005" name="v_114_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="64" slack="0"/>
<pin id="647" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="v_114 "/>
</bind>
</comp>

<comp id="653" class="1005" name="j_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="4" slack="0"/>
<pin id="655" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="660" class="1005" name="icmp_ln144_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="7"/>
<pin id="662" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln144 "/>
</bind>
</comp>

<comp id="664" class="1005" name="a_addr_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="4" slack="1"/>
<pin id="666" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="669" class="1005" name="coeff_addr_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="6" slack="1"/>
<pin id="671" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="coeff_addr "/>
</bind>
</comp>

<comp id="674" class="1005" name="al_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="32" slack="1"/>
<pin id="676" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="al "/>
</bind>
</comp>

<comp id="679" class="1005" name="bl_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="32" slack="1"/>
<pin id="681" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bl "/>
</bind>
</comp>

<comp id="684" class="1005" name="ah_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="32" slack="1"/>
<pin id="686" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ah "/>
</bind>
</comp>

<comp id="689" class="1005" name="bh_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="32" slack="1"/>
<pin id="691" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bh "/>
</bind>
</comp>

<comp id="694" class="1005" name="zext_ln105_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="64" slack="1"/>
<pin id="696" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105 "/>
</bind>
</comp>

<comp id="700" class="1005" name="zext_ln110_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="64" slack="1"/>
<pin id="702" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln110 "/>
</bind>
</comp>

<comp id="706" class="1005" name="zext_ln105_183_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="64" slack="1"/>
<pin id="708" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105_183 "/>
</bind>
</comp>

<comp id="712" class="1005" name="zext_ln112_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="64" slack="1"/>
<pin id="714" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln112 "/>
</bind>
</comp>

<comp id="718" class="1005" name="trunc_ln106_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="32" slack="3"/>
<pin id="720" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln106 "/>
</bind>
</comp>

<comp id="723" class="1005" name="trunc_ln106_273_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="32" slack="1"/>
<pin id="725" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_273 "/>
</bind>
</comp>

<comp id="728" class="1005" name="trunc_ln106_274_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="32" slack="1"/>
<pin id="730" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_274 "/>
</bind>
</comp>

<comp id="733" class="1005" name="trunc_ln106_275_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="32" slack="2"/>
<pin id="735" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln106_275 "/>
</bind>
</comp>

<comp id="739" class="1005" name="tmp_502_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="32" slack="1"/>
<pin id="741" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_502 "/>
</bind>
</comp>

<comp id="744" class="1005" name="tmp_504_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="32" slack="2"/>
<pin id="746" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_504 "/>
</bind>
</comp>

<comp id="750" class="1005" name="tmp_505_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="32" slack="2"/>
<pin id="752" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_505 "/>
</bind>
</comp>

<comp id="755" class="1005" name="tmp_506_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="32" slack="3"/>
<pin id="757" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_506 "/>
</bind>
</comp>

<comp id="760" class="1005" name="tmp_503_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="2" slack="1"/>
<pin id="762" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_503 "/>
</bind>
</comp>

<comp id="765" class="1005" name="trunc_ln125_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="32" slack="2"/>
<pin id="767" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln125 "/>
</bind>
</comp>

<comp id="771" class="1005" name="add_ln105_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="32" slack="1"/>
<pin id="773" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln105 "/>
</bind>
</comp>

<comp id="776" class="1005" name="tmp_507_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="2" slack="1"/>
<pin id="778" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_507 "/>
</bind>
</comp>

<comp id="781" class="1005" name="add_ln133_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="64" slack="2"/>
<pin id="783" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="add_ln133 "/>
</bind>
</comp>

<comp id="786" class="1005" name="tempReg_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="64" slack="1"/>
<pin id="788" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tempReg "/>
</bind>
</comp>

<comp id="795" class="1005" name="u_89_out_load_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="64" slack="1"/>
<pin id="797" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="u_89_out_load "/>
</bind>
</comp>

<comp id="800" class="1005" name="v_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="64" slack="1"/>
<pin id="802" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="18" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="18" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="22" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="8" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="24" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="24" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="26" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="76" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="12" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="6" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="32" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="117" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="135"><net_src comp="10" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="32" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="130" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="162"><net_src comp="86" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="166"><net_src comp="98" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="171"><net_src comp="28" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="176"><net_src comp="104" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="181"><net_src comp="163" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="14" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="28" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="16" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="196"><net_src comp="189" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="92" pin="2"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="189" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="30" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="207"><net_src comp="189" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="204" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="217"><net_src comp="159" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="189" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="222"><net_src comp="213" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="228"><net_src comp="198" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="232"><net_src comp="124" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="137" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="243"><net_src comp="34" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="124" pin="3"/><net_sink comp="237" pin=1"/></net>

<net id="245"><net_src comp="36" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="246"><net_src comp="38" pin="0"/><net_sink comp="237" pin=3"/></net>

<net id="253"><net_src comp="34" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="254"><net_src comp="137" pin="3"/><net_sink comp="247" pin=1"/></net>

<net id="255"><net_src comp="36" pin="0"/><net_sink comp="247" pin=2"/></net>

<net id="256"><net_src comp="38" pin="0"/><net_sink comp="247" pin=3"/></net>

<net id="260"><net_src comp="257" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="265"><net_src comp="262" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="270"><net_src comp="267" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="275"><net_src comp="272" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="280"><net_src comp="143" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="284"><net_src comp="147" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="151" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="155" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="299"><net_src comp="34" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="300"><net_src comp="143" pin="2"/><net_sink comp="293" pin=1"/></net>

<net id="301"><net_src comp="36" pin="0"/><net_sink comp="293" pin=2"/></net>

<net id="302"><net_src comp="38" pin="0"/><net_sink comp="293" pin=3"/></net>

<net id="309"><net_src comp="34" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="310"><net_src comp="151" pin="2"/><net_sink comp="303" pin=1"/></net>

<net id="311"><net_src comp="36" pin="0"/><net_sink comp="303" pin=2"/></net>

<net id="312"><net_src comp="38" pin="0"/><net_sink comp="303" pin=3"/></net>

<net id="319"><net_src comp="34" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="147" pin="2"/><net_sink comp="313" pin=1"/></net>

<net id="321"><net_src comp="36" pin="0"/><net_sink comp="313" pin=2"/></net>

<net id="322"><net_src comp="38" pin="0"/><net_sink comp="313" pin=3"/></net>

<net id="329"><net_src comp="34" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="155" pin="2"/><net_sink comp="323" pin=1"/></net>

<net id="331"><net_src comp="36" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="332"><net_src comp="38" pin="0"/><net_sink comp="323" pin=3"/></net>

<net id="346"><net_src comp="336" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="339" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="351"><net_src comp="342" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="356"><net_src comp="348" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="333" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="364"><net_src comp="40" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="352" pin="2"/><net_sink comp="358" pin=1"/></net>

<net id="366"><net_src comp="36" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="367"><net_src comp="42" pin="0"/><net_sink comp="358" pin=3"/></net>

<net id="371"><net_src comp="352" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="392"><net_src comp="381" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="375" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="397"><net_src comp="388" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="402"><net_src comp="378" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="372" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="407"><net_src comp="398" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="398" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="416"><net_src comp="404" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="384" pin="2"/><net_sink comp="412" pin=1"/></net>

<net id="422"><net_src comp="408" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="394" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="430"><net_src comp="40" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="431"><net_src comp="418" pin="2"/><net_sink comp="424" pin=1"/></net>

<net id="432"><net_src comp="36" pin="0"/><net_sink comp="424" pin=2"/></net>

<net id="433"><net_src comp="42" pin="0"/><net_sink comp="424" pin=3"/></net>

<net id="442"><net_src comp="44" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="443"><net_src comp="32" pin="0"/><net_sink comp="437" pin=2"/></net>

<net id="449"><net_src comp="44" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="450"><net_src comp="32" pin="0"/><net_sink comp="444" pin=2"/></net>

<net id="456"><net_src comp="46" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="457"><net_src comp="32" pin="0"/><net_sink comp="451" pin=2"/></net>

<net id="461"><net_src comp="451" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="466"><net_src comp="458" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="444" pin="3"/><net_sink comp="462" pin=1"/></net>

<net id="473"><net_src comp="44" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="478"><net_src comp="468" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="434" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="474" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="437" pin="3"/><net_sink comp="480" pin=1"/></net>

<net id="490"><net_src comp="437" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="434" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="496"><net_src comp="480" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="486" pin="2"/><net_sink comp="492" pin=1"/></net>

<net id="502"><net_src comp="492" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="474" pin="2"/><net_sink comp="498" pin=1"/></net>

<net id="509"><net_src comp="48" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="510"><net_src comp="498" pin="2"/><net_sink comp="504" pin=1"/></net>

<net id="511"><net_src comp="38" pin="0"/><net_sink comp="504" pin=2"/></net>

<net id="515"><net_src comp="504" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="522"><net_src comp="34" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="523"><net_src comp="462" pin="2"/><net_sink comp="516" pin=1"/></net>

<net id="524"><net_src comp="36" pin="0"/><net_sink comp="516" pin=2"/></net>

<net id="525"><net_src comp="38" pin="0"/><net_sink comp="516" pin=3"/></net>

<net id="531"><net_src comp="44" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="532"><net_src comp="516" pin="4"/><net_sink comp="526" pin=1"/></net>

<net id="537"><net_src comp="526" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="512" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="543"><net_src comp="474" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="547"><net_src comp="14" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="552"><net_src comp="544" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="557"><net_src comp="548" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="14" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="562"><net_src comp="16" pin="0"/><net_sink comp="559" pin=0"/></net>

<net id="575"><net_src comp="563" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="567" pin="2"/><net_sink comp="571" pin=1"/></net>

<net id="582"><net_src comp="68" pin="0"/><net_sink comp="577" pin=0"/></net>

<net id="583"><net_src comp="70" pin="0"/><net_sink comp="577" pin=2"/></net>

<net id="588"><net_src comp="577" pin="3"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="72" pin="0"/><net_sink comp="584" pin=1"/></net>

<net id="598"><net_src comp="74" pin="0"/><net_sink comp="593" pin=0"/></net>

<net id="599"><net_src comp="584" pin="2"/><net_sink comp="593" pin=1"/></net>

<net id="600"><net_src comp="590" pin="1"/><net_sink comp="593" pin=2"/></net>

<net id="605"><net_src comp="593" pin="3"/><net_sink comp="601" pin=0"/></net>

<net id="610"><net_src comp="571" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="615"><net_src comp="606" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="616"><net_src comp="601" pin="2"/><net_sink comp="611" pin=1"/></net>

<net id="622"><net_src comp="48" pin="0"/><net_sink comp="617" pin=0"/></net>

<net id="623"><net_src comp="611" pin="2"/><net_sink comp="617" pin=1"/></net>

<net id="624"><net_src comp="38" pin="0"/><net_sink comp="617" pin=2"/></net>

<net id="628"><net_src comp="617" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="633"><net_src comp="625" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="559" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="639"><net_src comp="629" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="16" pin="0"/><net_sink comp="635" pin=1"/></net>

<net id="644"><net_src comp="641" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="648"><net_src comp="78" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="650"><net_src comp="645" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="651"><net_src comp="645" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="652"><net_src comp="645" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="656"><net_src comp="82" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="658"><net_src comp="653" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="659"><net_src comp="653" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="663"><net_src comp="192" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="667"><net_src comp="117" pin="3"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="672"><net_src comp="130" pin="3"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="677"><net_src comp="229" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="682"><net_src comp="233" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="687"><net_src comp="237" pin="4"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="692"><net_src comp="247" pin="4"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="697"><net_src comp="257" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="699"><net_src comp="694" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="703"><net_src comp="262" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="705"><net_src comp="700" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="709"><net_src comp="267" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="711"><net_src comp="706" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="715"><net_src comp="272" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="717"><net_src comp="712" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="721"><net_src comp="277" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="468" pin=2"/></net>

<net id="726"><net_src comp="281" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="731"><net_src comp="285" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="736"><net_src comp="289" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="738"><net_src comp="733" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="742"><net_src comp="293" pin="4"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="747"><net_src comp="303" pin="4"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="749"><net_src comp="744" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="753"><net_src comp="313" pin="4"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="758"><net_src comp="323" pin="4"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="763"><net_src comp="358" pin="4"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="768"><net_src comp="368" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="770"><net_src comp="765" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="774"><net_src comp="412" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="526" pin=2"/></net>

<net id="779"><net_src comp="424" pin="4"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="784"><net_src comp="462" pin="2"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="601" pin=1"/></net>

<net id="789"><net_src comp="533" pin="2"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="791"><net_src comp="786" pin="1"/><net_sink comp="563" pin=1"/></net>

<net id="792"><net_src comp="786" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="793"><net_src comp="786" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="794"><net_src comp="786" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="798"><net_src comp="544" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="803"><net_src comp="548" pin="2"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="805"><net_src comp="800" pin="1"/><net_sink comp="606" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: a | {}
	Port: coeff | {}
	Port: v_114_out | {8 }
	Port: u_89_out | {1 8 }
	Port: t_out | {1 9 }
 - Input state : 
	Port: mp_mul.10_Pipeline_VITIS_LOOP_144_2 : v_017 | {1 }
	Port: mp_mul.10_Pipeline_VITIS_LOOP_144_2 : zext_ln143 | {1 }
	Port: mp_mul.10_Pipeline_VITIS_LOOP_144_2 : indvars_iv31 | {1 }
	Port: mp_mul.10_Pipeline_VITIS_LOOP_144_2 : a | {1 2 }
	Port: mp_mul.10_Pipeline_VITIS_LOOP_144_2 : i | {1 }
	Port: mp_mul.10_Pipeline_VITIS_LOOP_144_2 : coeff | {1 2 }
	Port: mp_mul.10_Pipeline_VITIS_LOOP_144_2 : u_89_out | {8 }
	Port: mp_mul.10_Pipeline_VITIS_LOOP_144_2 : t_out | {9 }
  - Chain level:
	State 1
		store_ln139 : 1
		store_ln140 : 1
		j_48 : 1
		icmp_ln144 : 2
		add_ln144 : 2
		br_ln144 : 3
		trunc_ln145 : 2
		zext_ln145 : 3
		a_addr : 4
		a_load : 5
		sub_ln145 : 1
		sext_ln145 : 2
		coeff_addr : 3
		coeff_load : 4
		store_ln139 : 3
	State 2
		al : 1
		bl : 1
		ah : 1
		bh : 1
	State 3
		albl : 1
		albh : 1
		ahbl : 1
		ahbh : 1
	State 4
		trunc_ln106 : 1
		trunc_ln106_273 : 1
		trunc_ln106_274 : 1
		trunc_ln106_275 : 1
		tmp_502 : 1
		tmp_504 : 1
		tmp_505 : 1
		tmp_506 : 1
	State 5
		add_ln123 : 1
		zext_ln123_174 : 2
		temp : 3
		tmp_503 : 4
		trunc_ln125 : 4
	State 6
		add_ln130 : 1
		zext_ln130_173 : 2
		add_ln130_211 : 1
		trunc_ln130 : 2
		zext_ln130_174 : 2
		add_ln105 : 3
		temp_90 : 3
		tmp_507 : 4
	State 7
		zext_ln133 : 1
		add_ln133 : 2
		v_209 : 1
		xor_ln105 : 2
		xor_ln105_51 : 1
		or_ln105 : 2
		xor_ln105_52 : 2
		carry : 2
		zext_ln105_184 : 3
		tmp_s : 3
		or_ln58 : 4
		tempReg : 4
		store_ln140 : 2
	State 8
		v : 1
		store_ln140 : 2
		write_ln0 : 1
	State 9
		xor_ln147_53 : 1
		xor_ln147_s : 1
		and_ln147 : 2
		or_ln147_22 : 2
		tmp : 2
		zext_ln148 : 3
		u : 4
		store_ln140 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |          grp_fu_143          |    4    |   165   |    50   |
|    mul   |          grp_fu_147          |    4    |   165   |    50   |
|          |          grp_fu_151          |    4    |   165   |    50   |
|          |          grp_fu_155          |    4    |   165   |    50   |
|----------|------------------------------|---------|---------|---------|
|          |       add_ln144_fu_198       |    0    |    0    |    13   |
|          |       add_ln123_fu_342       |    0    |    0    |    39   |
|          |          temp_fu_352         |    0    |    0    |    40   |
|          |     add_ln130_213_fu_384     |    0    |    0    |    32   |
|          |       add_ln130_fu_388       |    0    |    0    |    39   |
|          |     add_ln130_211_fu_398     |    0    |    0    |    39   |
|    add   |       add_ln105_fu_412       |    0    |    0    |    32   |
|          |        temp_90_fu_418        |    0    |    0    |    40   |
|          |       add_ln133_fu_462       |    0    |    0    |    71   |
|          |         v_209_fu_474         |    0    |    0    |    71   |
|          |        tempReg_fu_533        |    0    |    0    |    71   |
|          |           v_fu_548           |    0    |    0    |    71   |
|          |           u_fu_629           |    0    |    0    |    13   |
|----------|------------------------------|---------|---------|---------|
|          |       xor_ln105_fu_480       |    0    |    0    |    64   |
|          |      xor_ln105_51_fu_486     |    0    |    0    |    64   |
|          |      xor_ln105_52_fu_498     |    0    |    0    |    64   |
|    xor   |       xor_ln147_fu_563       |    0    |    0    |    64   |
|          |      xor_ln147_31_fu_567     |    0    |    0    |    64   |
|          |      xor_ln147_53_fu_584     |    0    |    0    |    2    |
|          |      xor_ln147_33_fu_606     |    0    |    0    |    64   |
|----------|------------------------------|---------|---------|---------|
|          |        or_ln105_fu_492       |    0    |    0    |    64   |
|    or    |      or_ln147_21_fu_571      |    0    |    0    |    64   |
|          |      or_ln147_22_fu_611      |    0    |    0    |    64   |
|----------|------------------------------|---------|---------|---------|
|    and   |       and_ln147_fu_601       |    0    |    0    |    64   |
|----------|------------------------------|---------|---------|---------|
|   icmp   |       icmp_ln144_fu_192      |    0    |    0    |    13   |
|----------|------------------------------|---------|---------|---------|
|    sub   |       sub_ln145_fu_213       |    0    |    0    |    13   |
|----------|------------------------------|---------|---------|---------|
|          |       i_read_read_fu_86      |    0    |    0    |    0    |
|   read   | indvars_iv31_read_read_fu_92 |    0    |    0    |    0    |
|          |  zext_ln143_read_read_fu_98  |    0    |    0    |    0    |
|          |    v_017_read_read_fu_104    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   write  |    write_ln0_write_fu_110    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         i_cast_fu_159        |    0    |    0    |    0    |
|          |    zext_ln143_cast_fu_163    |    0    |    0    |    0    |
|          |       zext_ln145_fu_208      |    0    |    0    |    0    |
|          |       zext_ln105_fu_257      |    0    |    0    |    0    |
|          |       zext_ln110_fu_262      |    0    |    0    |    0    |
|          |     zext_ln105_183_fu_267    |    0    |    0    |    0    |
|          |       zext_ln112_fu_272      |    0    |    0    |    0    |
|          |       zext_ln106_fu_333      |    0    |    0    |    0    |
|          |       zext_ln123_fu_336      |    0    |    0    |    0    |
|   zext   |     zext_ln123_173_fu_339    |    0    |    0    |    0    |
|          |     zext_ln123_174_fu_348    |    0    |    0    |    0    |
|          |     zext_ln106_238_fu_372    |    0    |    0    |    0    |
|          |     zext_ln106_239_fu_375    |    0    |    0    |    0    |
|          |     zext_ln106_240_fu_378    |    0    |    0    |    0    |
|          |       zext_ln130_fu_381      |    0    |    0    |    0    |
|          |     zext_ln130_173_fu_394    |    0    |    0    |    0    |
|          |     zext_ln130_174_fu_408    |    0    |    0    |    0    |
|          |       zext_ln133_fu_458      |    0    |    0    |    0    |
|          |     zext_ln105_184_fu_512    |    0    |    0    |    0    |
|          |       zext_ln148_fu_625      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      trunc_ln145_fu_204      |    0    |    0    |    0    |
|          |           al_fu_229          |    0    |    0    |    0    |
|          |           bl_fu_233          |    0    |    0    |    0    |
|          |      trunc_ln106_fu_277      |    0    |    0    |    0    |
|   trunc  |    trunc_ln106_273_fu_281    |    0    |    0    |    0    |
|          |    trunc_ln106_274_fu_285    |    0    |    0    |    0    |
|          |    trunc_ln106_275_fu_289    |    0    |    0    |    0    |
|          |      trunc_ln125_fu_368      |    0    |    0    |    0    |
|          |      trunc_ln130_fu_404      |    0    |    0    |    0    |
|          |      trunc_ln147_fu_590      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   sext   |       sext_ln145_fu_219      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |           ah_fu_237          |    0    |    0    |    0    |
|          |           bh_fu_247          |    0    |    0    |    0    |
|          |        tmp_502_fu_293        |    0    |    0    |    0    |
|          |        tmp_504_fu_303        |    0    |    0    |    0    |
|partselect|        tmp_505_fu_313        |    0    |    0    |    0    |
|          |        tmp_506_fu_323        |    0    |    0    |    0    |
|          |        tmp_503_fu_358        |    0    |    0    |    0    |
|          |        tmp_507_fu_424        |    0    |    0    |    0    |
|          |         tmp_s_fu_516         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         shl_ln_fu_437        |    0    |    0    |    0    |
|          |         and_ln_fu_444        |    0    |    0    |    0    |
|bitconcatenate|      and_ln133_s_fu_451      |    0    |    0    |    0    |
|          |         or_ln_fu_468         |    0    |    0    |    0    |
|          |        or_ln58_fu_526        |    0    |    0    |    0    |
|          |      xor_ln147_s_fu_593      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         carry_fu_504         |    0    |    0    |    0    |
| bitselect|        bit_sel_fu_577        |    0    |    0    |    0    |
|          |          tmp_fu_617          |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    16   |   660   |   1439  |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|     a_addr_reg_664    |    4   |
|   add_ln105_reg_771   |   32   |
|   add_ln133_reg_781   |   64   |
|       ah_reg_684      |   32   |
|       al_reg_674      |   32   |
|       bh_reg_689      |   32   |
|       bl_reg_679      |   32   |
|   coeff_addr_reg_669  |    6   |
|   icmp_ln144_reg_660  |    1   |
|       j_reg_653       |    4   |
|    tempReg_reg_786    |   64   |
|    tmp_502_reg_739    |   32   |
|    tmp_503_reg_760    |    2   |
|    tmp_504_reg_744    |   32   |
|    tmp_505_reg_750    |   32   |
|    tmp_506_reg_755    |   32   |
|    tmp_507_reg_776    |    2   |
|trunc_ln106_273_reg_723|   32   |
|trunc_ln106_274_reg_728|   32   |
|trunc_ln106_275_reg_733|   32   |
|  trunc_ln106_reg_718  |   32   |
|  trunc_ln125_reg_765  |   32   |
| u_89_out_load_reg_795 |   64   |
|     v_114_reg_645     |   64   |
|       v_reg_800       |   64   |
| zext_ln105_183_reg_706|   64   |
|   zext_ln105_reg_694  |   64   |
|   zext_ln110_reg_700  |   64   |
|   zext_ln112_reg_712  |   64   |
+-----------------------+--------+
|         Total         |  1043  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_124 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
| grp_access_fu_137 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
|     grp_fu_143    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_143    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_147    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_147    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_151    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_151    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_155    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_155    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   532  ||  15.88  ||    0    ||    90   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |   660  |  1439  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   15   |    0   |   90   |
|  Register |    -   |    -   |  1043  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   15   |  1703  |  1529  |
+-----------+--------+--------+--------+--------+
