#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Oct 16 14:07:14 2019
# Process ID: 18497
# Current directory: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac1/proj
# Command line: vivado
# Log file: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac1/proj/vivado.log
# Journal file: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac1/proj/vivado.jou
#-----------------------------------------------------------
start_gui
source create_project.tcl
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
open_wave_config /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac1/src/sim/tb_behav.wcfg
source tb.tcl
run all
launch_runs synth_1 -jobs 2
wait_on_run synth_1
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_utilization -name utilization_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_utilization -name utilization_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_utilization -name utilization_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_utilization -name utilization_1
write_schematic -format pdf -orientation portrait /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac1/proj/schematic.pdf
write_schematic -format pdf -orientation landscape -force /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac1/proj/schematic.pdf
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
run all
close_sim
launch_simulation
open_wave_config /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac1/src/sim/tb_behav.wcfg
source tb.tcl
run all
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_utilization -name utilization_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
close_design
close_sim
close_project
