Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed May 27 20:16:22 2020
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TopSystem_timing_summary_routed.rpt -pb TopSystem_timing_summary_routed.pb -rpx TopSystem_timing_summary_routed.rpx -warn_on_violation
| Design       : TopSystem
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: keyboard_handler/CLK50MHZ_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: keyboard_handler/uut/db_clk/O_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: logic/superatk/cDiv/counter_reg[10]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: logic/superatk/cDiv/counter_reg[11]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: logic/superatk/cDiv/counter_reg[12]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: logic/superatk/cDiv/counter_reg[13]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: logic/superatk/cDiv/counter_reg[14]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: logic/superatk/cDiv/counter_reg[15]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: logic/superatk/cDiv/counter_reg[16]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: logic/superatk/cDiv/counter_reg[17]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: logic/superatk/cDiv/counter_reg[18]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: logic/superatk/cDiv/counter_reg[19]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: logic/superatk/cDiv/counter_reg[20]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: logic/superatk/cDiv/counter_reg[21]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: logic/superatk/cDiv/counter_reg[22]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: logic/superatk/cDiv/counter_reg[23]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: logic/superatk/cDiv/counter_reg[24]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: logic/superatk/cDiv/counter_reg[25]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: logic/superatk/cDiv/counter_reg[26]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: logic/superatk/cDiv/counter_reg[27]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: logic/superatk/cDiv/counter_reg[6]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: logic/superatk/cDiv/counter_reg[7]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: logic/superatk/cDiv/counter_reg[8]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: logic/superatk/cDiv/counter_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[0].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[10].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[11].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[12].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[13].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[14].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[15].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[16].fdiv/clkDiv_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: segDisp/genblk1[17].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[1].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[2].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[3].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[4].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[5].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[6].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[7].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[8].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[9].fdiv/clkDiv_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 142 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.944       -3.944                      1                  129        0.201        0.000                      0                  129        4.500        0.000                       0                    77  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -3.944       -3.944                      1                  129        0.201        0.000                      0                  129        4.500        0.000                       0                    77  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            1  Failing Endpoint ,  Worst Slack       -3.944ns,  Total Violation       -3.944ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.944ns  (required time - arrival time)
  Source:                 image_handler/vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_handler/rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.947ns  (logic 9.793ns (70.215%)  route 4.154ns (29.785%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=2 LUT2=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.559     5.080    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X51Y19         FDRE                                         r  image_handler/vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  image_handler/vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=10, routed)          0.455     5.991    image_handler/vga_sync_unit/y[1]
    SLICE_X52Y19         LUT2 (Prop_lut2_I0_O)        0.124     6.115 r  image_handler/vga_sync_unit/rgb4_carry_i_3/O
                         net (fo=1, routed)           0.000     6.115    image_handler/as/S[1]
    SLICE_X52Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.648 r  image_handler/as/rgb4_carry/CO[3]
                         net (fo=1, routed)           0.000     6.648    image_handler/as/rgb4_carry_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.765 r  image_handler/as/rgb4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.765    image_handler/as/rgb4_carry__0_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.004 r  image_handler/as/rgb4_carry__1/O[2]
                         net (fo=58, routed)          0.882     7.886    image_handler/as/rgb4_carry__1_n_5
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.213    12.099 r  image_handler/as/rgb3__0/PCOUT[47]
                         net (fo=1, routed)           0.056    12.155    image_handler/as/rgb3__0_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.673 r  image_handler/as/rgb3__1/P[0]
                         net (fo=2, routed)           0.812    14.485    image_handler/as/rgb3__1_n_105
    SLICE_X54Y23         LUT2 (Prop_lut2_I0_O)        0.124    14.609 r  image_handler/as/rgb3_carry_i_3/O
                         net (fo=1, routed)           0.000    14.609    image_handler/as/rgb3_carry_i_3_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.142 r  image_handler/as/rgb3_carry/CO[3]
                         net (fo=1, routed)           0.000    15.142    image_handler/as/rgb3_carry_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.259 r  image_handler/as/rgb3_carry__0/CO[3]
                         net (fo=1, routed)           0.009    15.268    image_handler/as/rgb3_carry__0_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.591 r  image_handler/as/rgb3_carry__1/O[1]
                         net (fo=1, routed)           0.726    16.317    image_handler/as/rgb3_carry__1_n_6
    SLICE_X55Y21         LUT2 (Prop_lut2_I1_O)        0.306    16.623 r  image_handler/as/rgb2_carry__5_i_3/O
                         net (fo=1, routed)           0.000    16.623    image_handler/as/rgb2_carry__5_i_3_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.173 r  image_handler/as/rgb2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.173    image_handler/as/rgb2_carry__5_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.395 f  image_handler/as/rgb2_carry__6/O[0]
                         net (fo=1, routed)           0.950    18.345    image_handler/as/rgb2[28]
    SLICE_X57Y20         LUT6 (Prop_lut6_I0_O)        0.299    18.644 r  image_handler/as/rgb_reg[7]_i_4/O
                         net (fo=1, routed)           0.264    18.908    image_handler/as/rgb_reg[7]_i_4_n_0
    SLICE_X57Y20         LUT4 (Prop_lut4_I2_O)        0.119    19.027 r  image_handler/as/rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    19.027    image_handler/rgb1
    SLICE_X57Y20         FDRE                                         r  image_handler/rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.442    14.783    image_handler/clk_IBUF_BUFG
    SLICE_X57Y20         FDRE                                         r  image_handler/rgb_reg_reg[7]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X57Y20         FDRE (Setup_fdre_C_D)        0.075    15.083    image_handler/rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                         -19.027    
  -------------------------------------------------------------------
                         slack                                 -3.944    

Slack (MET) :             3.912ns  (required time - arrival time)
  Source:                 logic/superatk/cDiv/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            logic/superatk/cDiv/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.499ns  (logic 1.014ns (18.440%)  route 4.485ns (81.560%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.566     5.087    logic/superatk/cDiv/CLK
    SLICE_X50Y14         FDRE                                         r  logic/superatk/cDiv/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  logic/superatk/cDiv/counter_reg[8]/Q
                         net (fo=2, routed)           1.124     6.729    logic/superatk/cDiv/counter_reg[8]
    SLICE_X51Y14         LUT4 (Prop_lut4_I0_O)        0.124     6.853 r  logic/superatk/cDiv/counter[0]_i_9/O
                         net (fo=2, routed)           0.645     7.498    logic/superatk/cDiv/counter[0]_i_9_n_0
    SLICE_X51Y13         LUT6 (Prop_lut6_I5_O)        0.124     7.622 r  logic/superatk/cDiv/counter[0]_i_7/O
                         net (fo=1, routed)           0.800     8.422    logic/superatk/cDiv/counter[0]_i_7_n_0
    SLICE_X49Y16         LUT6 (Prop_lut6_I4_O)        0.124     8.546 r  logic/superatk/cDiv/counter[0]_i_3/O
                         net (fo=1, routed)           0.807     9.353    logic/superatk/cDiv/counter[0]_i_3_n_0
    SLICE_X49Y17         LUT5 (Prop_lut5_I4_O)        0.124     9.477 r  logic/superatk/cDiv/counter[0]_i_1/O
                         net (fo=28, routed)          1.109    10.586    logic/superatk/cDiv/counter[0]_i_1_n_0
    SLICE_X50Y18         FDRE                                         r  logic/superatk/cDiv/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.442    14.783    logic/superatk/cDiv/CLK
    SLICE_X50Y18         FDRE                                         r  logic/superatk/cDiv/counter_reg[24]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X50Y18         FDRE (Setup_fdre_C_R)       -0.524    14.498    logic/superatk/cDiv/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                         -10.586    
  -------------------------------------------------------------------
                         slack                                  3.912    

Slack (MET) :             3.912ns  (required time - arrival time)
  Source:                 logic/superatk/cDiv/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            logic/superatk/cDiv/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.499ns  (logic 1.014ns (18.440%)  route 4.485ns (81.560%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.566     5.087    logic/superatk/cDiv/CLK
    SLICE_X50Y14         FDRE                                         r  logic/superatk/cDiv/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  logic/superatk/cDiv/counter_reg[8]/Q
                         net (fo=2, routed)           1.124     6.729    logic/superatk/cDiv/counter_reg[8]
    SLICE_X51Y14         LUT4 (Prop_lut4_I0_O)        0.124     6.853 r  logic/superatk/cDiv/counter[0]_i_9/O
                         net (fo=2, routed)           0.645     7.498    logic/superatk/cDiv/counter[0]_i_9_n_0
    SLICE_X51Y13         LUT6 (Prop_lut6_I5_O)        0.124     7.622 r  logic/superatk/cDiv/counter[0]_i_7/O
                         net (fo=1, routed)           0.800     8.422    logic/superatk/cDiv/counter[0]_i_7_n_0
    SLICE_X49Y16         LUT6 (Prop_lut6_I4_O)        0.124     8.546 r  logic/superatk/cDiv/counter[0]_i_3/O
                         net (fo=1, routed)           0.807     9.353    logic/superatk/cDiv/counter[0]_i_3_n_0
    SLICE_X49Y17         LUT5 (Prop_lut5_I4_O)        0.124     9.477 r  logic/superatk/cDiv/counter[0]_i_1/O
                         net (fo=28, routed)          1.109    10.586    logic/superatk/cDiv/counter[0]_i_1_n_0
    SLICE_X50Y18         FDRE                                         r  logic/superatk/cDiv/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.442    14.783    logic/superatk/cDiv/CLK
    SLICE_X50Y18         FDRE                                         r  logic/superatk/cDiv/counter_reg[25]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X50Y18         FDRE (Setup_fdre_C_R)       -0.524    14.498    logic/superatk/cDiv/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                         -10.586    
  -------------------------------------------------------------------
                         slack                                  3.912    

Slack (MET) :             3.912ns  (required time - arrival time)
  Source:                 logic/superatk/cDiv/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            logic/superatk/cDiv/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.499ns  (logic 1.014ns (18.440%)  route 4.485ns (81.560%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.566     5.087    logic/superatk/cDiv/CLK
    SLICE_X50Y14         FDRE                                         r  logic/superatk/cDiv/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  logic/superatk/cDiv/counter_reg[8]/Q
                         net (fo=2, routed)           1.124     6.729    logic/superatk/cDiv/counter_reg[8]
    SLICE_X51Y14         LUT4 (Prop_lut4_I0_O)        0.124     6.853 r  logic/superatk/cDiv/counter[0]_i_9/O
                         net (fo=2, routed)           0.645     7.498    logic/superatk/cDiv/counter[0]_i_9_n_0
    SLICE_X51Y13         LUT6 (Prop_lut6_I5_O)        0.124     7.622 r  logic/superatk/cDiv/counter[0]_i_7/O
                         net (fo=1, routed)           0.800     8.422    logic/superatk/cDiv/counter[0]_i_7_n_0
    SLICE_X49Y16         LUT6 (Prop_lut6_I4_O)        0.124     8.546 r  logic/superatk/cDiv/counter[0]_i_3/O
                         net (fo=1, routed)           0.807     9.353    logic/superatk/cDiv/counter[0]_i_3_n_0
    SLICE_X49Y17         LUT5 (Prop_lut5_I4_O)        0.124     9.477 r  logic/superatk/cDiv/counter[0]_i_1/O
                         net (fo=28, routed)          1.109    10.586    logic/superatk/cDiv/counter[0]_i_1_n_0
    SLICE_X50Y18         FDRE                                         r  logic/superatk/cDiv/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.442    14.783    logic/superatk/cDiv/CLK
    SLICE_X50Y18         FDRE                                         r  logic/superatk/cDiv/counter_reg[26]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X50Y18         FDRE (Setup_fdre_C_R)       -0.524    14.498    logic/superatk/cDiv/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                         -10.586    
  -------------------------------------------------------------------
                         slack                                  3.912    

Slack (MET) :             3.912ns  (required time - arrival time)
  Source:                 logic/superatk/cDiv/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            logic/superatk/cDiv/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.499ns  (logic 1.014ns (18.440%)  route 4.485ns (81.560%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.566     5.087    logic/superatk/cDiv/CLK
    SLICE_X50Y14         FDRE                                         r  logic/superatk/cDiv/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  logic/superatk/cDiv/counter_reg[8]/Q
                         net (fo=2, routed)           1.124     6.729    logic/superatk/cDiv/counter_reg[8]
    SLICE_X51Y14         LUT4 (Prop_lut4_I0_O)        0.124     6.853 r  logic/superatk/cDiv/counter[0]_i_9/O
                         net (fo=2, routed)           0.645     7.498    logic/superatk/cDiv/counter[0]_i_9_n_0
    SLICE_X51Y13         LUT6 (Prop_lut6_I5_O)        0.124     7.622 r  logic/superatk/cDiv/counter[0]_i_7/O
                         net (fo=1, routed)           0.800     8.422    logic/superatk/cDiv/counter[0]_i_7_n_0
    SLICE_X49Y16         LUT6 (Prop_lut6_I4_O)        0.124     8.546 r  logic/superatk/cDiv/counter[0]_i_3/O
                         net (fo=1, routed)           0.807     9.353    logic/superatk/cDiv/counter[0]_i_3_n_0
    SLICE_X49Y17         LUT5 (Prop_lut5_I4_O)        0.124     9.477 r  logic/superatk/cDiv/counter[0]_i_1/O
                         net (fo=28, routed)          1.109    10.586    logic/superatk/cDiv/counter[0]_i_1_n_0
    SLICE_X50Y18         FDRE                                         r  logic/superatk/cDiv/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.442    14.783    logic/superatk/cDiv/CLK
    SLICE_X50Y18         FDRE                                         r  logic/superatk/cDiv/counter_reg[27]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X50Y18         FDRE (Setup_fdre_C_R)       -0.524    14.498    logic/superatk/cDiv/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                         -10.586    
  -------------------------------------------------------------------
                         slack                                  3.912    

Slack (MET) :             4.052ns  (required time - arrival time)
  Source:                 logic/superatk/cDiv/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            logic/superatk/cDiv/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.360ns  (logic 1.014ns (18.917%)  route 4.346ns (81.083%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.566     5.087    logic/superatk/cDiv/CLK
    SLICE_X50Y14         FDRE                                         r  logic/superatk/cDiv/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  logic/superatk/cDiv/counter_reg[8]/Q
                         net (fo=2, routed)           1.124     6.729    logic/superatk/cDiv/counter_reg[8]
    SLICE_X51Y14         LUT4 (Prop_lut4_I0_O)        0.124     6.853 r  logic/superatk/cDiv/counter[0]_i_9/O
                         net (fo=2, routed)           0.645     7.498    logic/superatk/cDiv/counter[0]_i_9_n_0
    SLICE_X51Y13         LUT6 (Prop_lut6_I5_O)        0.124     7.622 r  logic/superatk/cDiv/counter[0]_i_7/O
                         net (fo=1, routed)           0.800     8.422    logic/superatk/cDiv/counter[0]_i_7_n_0
    SLICE_X49Y16         LUT6 (Prop_lut6_I4_O)        0.124     8.546 r  logic/superatk/cDiv/counter[0]_i_3/O
                         net (fo=1, routed)           0.807     9.353    logic/superatk/cDiv/counter[0]_i_3_n_0
    SLICE_X49Y17         LUT5 (Prop_lut5_I4_O)        0.124     9.477 r  logic/superatk/cDiv/counter[0]_i_1/O
                         net (fo=28, routed)          0.971    10.448    logic/superatk/cDiv/counter[0]_i_1_n_0
    SLICE_X50Y17         FDRE                                         r  logic/superatk/cDiv/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.444    14.785    logic/superatk/cDiv/CLK
    SLICE_X50Y17         FDRE                                         r  logic/superatk/cDiv/counter_reg[20]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X50Y17         FDRE (Setup_fdre_C_R)       -0.524    14.500    logic/superatk/cDiv/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                         -10.448    
  -------------------------------------------------------------------
                         slack                                  4.052    

Slack (MET) :             4.052ns  (required time - arrival time)
  Source:                 logic/superatk/cDiv/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            logic/superatk/cDiv/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.360ns  (logic 1.014ns (18.917%)  route 4.346ns (81.083%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.566     5.087    logic/superatk/cDiv/CLK
    SLICE_X50Y14         FDRE                                         r  logic/superatk/cDiv/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  logic/superatk/cDiv/counter_reg[8]/Q
                         net (fo=2, routed)           1.124     6.729    logic/superatk/cDiv/counter_reg[8]
    SLICE_X51Y14         LUT4 (Prop_lut4_I0_O)        0.124     6.853 r  logic/superatk/cDiv/counter[0]_i_9/O
                         net (fo=2, routed)           0.645     7.498    logic/superatk/cDiv/counter[0]_i_9_n_0
    SLICE_X51Y13         LUT6 (Prop_lut6_I5_O)        0.124     7.622 r  logic/superatk/cDiv/counter[0]_i_7/O
                         net (fo=1, routed)           0.800     8.422    logic/superatk/cDiv/counter[0]_i_7_n_0
    SLICE_X49Y16         LUT6 (Prop_lut6_I4_O)        0.124     8.546 r  logic/superatk/cDiv/counter[0]_i_3/O
                         net (fo=1, routed)           0.807     9.353    logic/superatk/cDiv/counter[0]_i_3_n_0
    SLICE_X49Y17         LUT5 (Prop_lut5_I4_O)        0.124     9.477 r  logic/superatk/cDiv/counter[0]_i_1/O
                         net (fo=28, routed)          0.971    10.448    logic/superatk/cDiv/counter[0]_i_1_n_0
    SLICE_X50Y17         FDRE                                         r  logic/superatk/cDiv/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.444    14.785    logic/superatk/cDiv/CLK
    SLICE_X50Y17         FDRE                                         r  logic/superatk/cDiv/counter_reg[21]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X50Y17         FDRE (Setup_fdre_C_R)       -0.524    14.500    logic/superatk/cDiv/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                         -10.448    
  -------------------------------------------------------------------
                         slack                                  4.052    

Slack (MET) :             4.052ns  (required time - arrival time)
  Source:                 logic/superatk/cDiv/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            logic/superatk/cDiv/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.360ns  (logic 1.014ns (18.917%)  route 4.346ns (81.083%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.566     5.087    logic/superatk/cDiv/CLK
    SLICE_X50Y14         FDRE                                         r  logic/superatk/cDiv/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  logic/superatk/cDiv/counter_reg[8]/Q
                         net (fo=2, routed)           1.124     6.729    logic/superatk/cDiv/counter_reg[8]
    SLICE_X51Y14         LUT4 (Prop_lut4_I0_O)        0.124     6.853 r  logic/superatk/cDiv/counter[0]_i_9/O
                         net (fo=2, routed)           0.645     7.498    logic/superatk/cDiv/counter[0]_i_9_n_0
    SLICE_X51Y13         LUT6 (Prop_lut6_I5_O)        0.124     7.622 r  logic/superatk/cDiv/counter[0]_i_7/O
                         net (fo=1, routed)           0.800     8.422    logic/superatk/cDiv/counter[0]_i_7_n_0
    SLICE_X49Y16         LUT6 (Prop_lut6_I4_O)        0.124     8.546 r  logic/superatk/cDiv/counter[0]_i_3/O
                         net (fo=1, routed)           0.807     9.353    logic/superatk/cDiv/counter[0]_i_3_n_0
    SLICE_X49Y17         LUT5 (Prop_lut5_I4_O)        0.124     9.477 r  logic/superatk/cDiv/counter[0]_i_1/O
                         net (fo=28, routed)          0.971    10.448    logic/superatk/cDiv/counter[0]_i_1_n_0
    SLICE_X50Y17         FDRE                                         r  logic/superatk/cDiv/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.444    14.785    logic/superatk/cDiv/CLK
    SLICE_X50Y17         FDRE                                         r  logic/superatk/cDiv/counter_reg[22]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X50Y17         FDRE (Setup_fdre_C_R)       -0.524    14.500    logic/superatk/cDiv/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                         -10.448    
  -------------------------------------------------------------------
                         slack                                  4.052    

Slack (MET) :             4.052ns  (required time - arrival time)
  Source:                 logic/superatk/cDiv/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            logic/superatk/cDiv/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.360ns  (logic 1.014ns (18.917%)  route 4.346ns (81.083%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.566     5.087    logic/superatk/cDiv/CLK
    SLICE_X50Y14         FDRE                                         r  logic/superatk/cDiv/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  logic/superatk/cDiv/counter_reg[8]/Q
                         net (fo=2, routed)           1.124     6.729    logic/superatk/cDiv/counter_reg[8]
    SLICE_X51Y14         LUT4 (Prop_lut4_I0_O)        0.124     6.853 r  logic/superatk/cDiv/counter[0]_i_9/O
                         net (fo=2, routed)           0.645     7.498    logic/superatk/cDiv/counter[0]_i_9_n_0
    SLICE_X51Y13         LUT6 (Prop_lut6_I5_O)        0.124     7.622 r  logic/superatk/cDiv/counter[0]_i_7/O
                         net (fo=1, routed)           0.800     8.422    logic/superatk/cDiv/counter[0]_i_7_n_0
    SLICE_X49Y16         LUT6 (Prop_lut6_I4_O)        0.124     8.546 r  logic/superatk/cDiv/counter[0]_i_3/O
                         net (fo=1, routed)           0.807     9.353    logic/superatk/cDiv/counter[0]_i_3_n_0
    SLICE_X49Y17         LUT5 (Prop_lut5_I4_O)        0.124     9.477 r  logic/superatk/cDiv/counter[0]_i_1/O
                         net (fo=28, routed)          0.971    10.448    logic/superatk/cDiv/counter[0]_i_1_n_0
    SLICE_X50Y17         FDRE                                         r  logic/superatk/cDiv/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.444    14.785    logic/superatk/cDiv/CLK
    SLICE_X50Y17         FDRE                                         r  logic/superatk/cDiv/counter_reg[23]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X50Y17         FDRE (Setup_fdre_C_R)       -0.524    14.500    logic/superatk/cDiv/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                         -10.448    
  -------------------------------------------------------------------
                         slack                                  4.052    

Slack (MET) :             4.164ns  (required time - arrival time)
  Source:                 logic/superatk/cDiv/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            logic/superatk/cDiv/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.253ns  (logic 1.014ns (19.303%)  route 4.239ns (80.697%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.566     5.087    logic/superatk/cDiv/CLK
    SLICE_X50Y14         FDRE                                         r  logic/superatk/cDiv/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  logic/superatk/cDiv/counter_reg[8]/Q
                         net (fo=2, routed)           1.124     6.729    logic/superatk/cDiv/counter_reg[8]
    SLICE_X51Y14         LUT4 (Prop_lut4_I0_O)        0.124     6.853 r  logic/superatk/cDiv/counter[0]_i_9/O
                         net (fo=2, routed)           0.645     7.498    logic/superatk/cDiv/counter[0]_i_9_n_0
    SLICE_X51Y13         LUT6 (Prop_lut6_I5_O)        0.124     7.622 r  logic/superatk/cDiv/counter[0]_i_7/O
                         net (fo=1, routed)           0.800     8.422    logic/superatk/cDiv/counter[0]_i_7_n_0
    SLICE_X49Y16         LUT6 (Prop_lut6_I4_O)        0.124     8.546 r  logic/superatk/cDiv/counter[0]_i_3/O
                         net (fo=1, routed)           0.807     9.353    logic/superatk/cDiv/counter[0]_i_3_n_0
    SLICE_X49Y17         LUT5 (Prop_lut5_I4_O)        0.124     9.477 r  logic/superatk/cDiv/counter[0]_i_1/O
                         net (fo=28, routed)          0.863    10.340    logic/superatk/cDiv/counter[0]_i_1_n_0
    SLICE_X50Y12         FDRE                                         r  logic/superatk/cDiv/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.448    14.789    logic/superatk/cDiv/CLK
    SLICE_X50Y12         FDRE                                         r  logic/superatk/cDiv/counter_reg[0]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X50Y12         FDRE (Setup_fdre_C_R)       -0.524    14.504    logic/superatk/cDiv/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.504    
                         arrival time                         -10.340    
  -------------------------------------------------------------------
                         slack                                  4.164    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 image_handler/vga_sync_unit/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_handler/vga_sync_unit/hsync_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.281%)  route 0.139ns (42.719%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.561     1.444    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X51Y16         FDRE                                         r  image_handler/vga_sync_unit/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  image_handler/vga_sync_unit/h_count_reg_reg[4]/Q
                         net (fo=5, routed)           0.139     1.724    image_handler/vga_sync_unit/x[4]
    SLICE_X49Y17         LUT6 (Prop_lut6_I5_O)        0.045     1.769 r  image_handler/vga_sync_unit/hsync_reg_i_1/O
                         net (fo=1, routed)           0.000     1.769    image_handler/vga_sync_unit/hsync_next
    SLICE_X49Y17         FDRE                                         r  image_handler/vga_sync_unit/hsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.828     1.955    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X49Y17         FDRE                                         r  image_handler/vga_sync_unit/hsync_reg_reg/C
                         clock pessimism             -0.478     1.477    
    SLICE_X49Y17         FDRE (Hold_fdre_C_D)         0.091     1.568    image_handler/vga_sync_unit/hsync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 image_handler/vga_sync_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_handler/vga_sync_unit/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.409%)  route 0.150ns (44.591%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.557     1.440    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X51Y20         FDRE                                         r  image_handler/vga_sync_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  image_handler/vga_sync_unit/v_count_reg_reg[6]/Q
                         net (fo=7, routed)           0.150     1.731    image_handler/vga_sync_unit/y[6]
    SLICE_X53Y21         LUT6 (Prop_lut6_I5_O)        0.045     1.776 r  image_handler/vga_sync_unit/v_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.776    image_handler/vga_sync_unit/v_count_reg[8]_i_1_n_0
    SLICE_X53Y21         FDRE                                         r  image_handler/vga_sync_unit/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.825     1.952    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X53Y21         FDRE                                         r  image_handler/vga_sync_unit/v_count_reg_reg[8]/C
                         clock pessimism             -0.499     1.453    
    SLICE_X53Y21         FDRE (Hold_fdre_C_D)         0.091     1.544    image_handler/vga_sync_unit/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 image_handler/vga_sync_unit/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_handler/vga_sync_unit/h_count_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.786%)  route 0.142ns (43.213%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.561     1.444    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X51Y16         FDRE                                         r  image_handler/vga_sync_unit/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  image_handler/vga_sync_unit/h_count_reg_reg[4]/Q
                         net (fo=5, routed)           0.142     1.727    image_handler/vga_sync_unit/x[4]
    SLICE_X51Y16         LUT6 (Prop_lut6_I1_O)        0.045     1.772 r  image_handler/vga_sync_unit/h_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.772    image_handler/vga_sync_unit/h_count_reg[4]_i_1_n_0
    SLICE_X51Y16         FDRE                                         r  image_handler/vga_sync_unit/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.830     1.957    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X51Y16         FDRE                                         r  image_handler/vga_sync_unit/h_count_reg_reg[4]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X51Y16         FDRE (Hold_fdre_C_D)         0.092     1.536    image_handler/vga_sync_unit/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 image_handler/vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_handler/vga_sync_unit/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.892%)  route 0.147ns (44.108%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.559     1.442    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X51Y18         FDRE                                         r  image_handler/vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  image_handler/vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=8, routed)           0.147     1.730    image_handler/vga_sync_unit/x[8]
    SLICE_X51Y18         LUT6 (Prop_lut6_I1_O)        0.045     1.775 r  image_handler/vga_sync_unit/h_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.775    image_handler/vga_sync_unit/h_count_reg[8]_i_1_n_0
    SLICE_X51Y18         FDRE                                         r  image_handler/vga_sync_unit/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.828     1.955    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X51Y18         FDRE                                         r  image_handler/vga_sync_unit/h_count_reg_reg[8]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X51Y18         FDRE (Hold_fdre_C_D)         0.092     1.534    image_handler/vga_sync_unit/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 image_handler/vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_handler/vga_sync_unit/v_count_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.871%)  route 0.173ns (48.129%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.558     1.441    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X53Y19         FDRE                                         r  image_handler/vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  image_handler/vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=10, routed)          0.173     1.755    image_handler/vga_sync_unit/y[0]
    SLICE_X51Y19         LUT3 (Prop_lut3_I2_O)        0.045     1.800 r  image_handler/vga_sync_unit/v_count_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.800    image_handler/vga_sync_unit/v_count_reg[1]_i_1_n_0
    SLICE_X51Y19         FDRE                                         r  image_handler/vga_sync_unit/v_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.827     1.954    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X51Y19         FDRE                                         r  image_handler/vga_sync_unit/v_count_reg_reg[1]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X51Y19         FDRE (Hold_fdre_C_D)         0.092     1.547    image_handler/vga_sync_unit/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 image_handler/vga_sync_unit/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_handler/vga_sync_unit/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.558     1.441    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X51Y19         FDRE                                         r  image_handler/vga_sync_unit/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  image_handler/vga_sync_unit/v_count_reg_reg[2]/Q
                         net (fo=9, routed)           0.180     1.763    image_handler/vga_sync_unit/y[2]
    SLICE_X51Y19         LUT5 (Prop_lut5_I4_O)        0.042     1.805 r  image_handler/vga_sync_unit/v_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.805    image_handler/vga_sync_unit/v_count_reg[3]_i_1_n_0
    SLICE_X51Y19         FDRE                                         r  image_handler/vga_sync_unit/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.827     1.954    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X51Y19         FDRE                                         r  image_handler/vga_sync_unit/v_count_reg_reg[3]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X51Y19         FDRE (Hold_fdre_C_D)         0.107     1.548    image_handler/vga_sync_unit/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 segDisp/genblk1[0].fdiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segDisp/genblk1[0].fdiv/clkDiv_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.558     1.441    segDisp/genblk1[0].fdiv/CLK
    SLICE_X56Y28         FDRE                                         r  segDisp/genblk1[0].fdiv/clkDiv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y28         FDRE (Prop_fdre_C_Q)         0.164     1.605 f  segDisp/genblk1[0].fdiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.175     1.780    segDisp/genblk1[0].fdiv/clkDiv_reg_0
    SLICE_X56Y28         LUT1 (Prop_lut1_I0_O)        0.045     1.825 r  segDisp/genblk1[0].fdiv/clkDiv_i_1/O
                         net (fo=1, routed)           0.000     1.825    segDisp/genblk1[0].fdiv/clkDiv_i_1_n_0
    SLICE_X56Y28         FDRE                                         r  segDisp/genblk1[0].fdiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.825     1.952    segDisp/genblk1[0].fdiv/CLK
    SLICE_X56Y28         FDRE                                         r  segDisp/genblk1[0].fdiv/clkDiv_reg/C
                         clock pessimism             -0.511     1.441    
    SLICE_X56Y28         FDRE (Hold_fdre_C_D)         0.120     1.561    segDisp/genblk1[0].fdiv/clkDiv_reg
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 image_handler/vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_handler/vga_sync_unit/v_count_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.342%)  route 0.183ns (49.658%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.558     1.441    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X53Y19         FDRE                                         r  image_handler/vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  image_handler/vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=10, routed)          0.183     1.766    image_handler/vga_sync_unit/y[0]
    SLICE_X53Y20         LUT6 (Prop_lut6_I3_O)        0.045     1.811 r  image_handler/vga_sync_unit/v_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.811    image_handler/vga_sync_unit/v_count_reg[4]_i_1_n_0
    SLICE_X53Y20         FDRE                                         r  image_handler/vga_sync_unit/v_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.826     1.953    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X53Y20         FDRE                                         r  image_handler/vga_sync_unit/v_count_reg_reg[4]/C
                         clock pessimism             -0.499     1.454    
    SLICE_X53Y20         FDRE (Hold_fdre_C_D)         0.091     1.545    image_handler/vga_sync_unit/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 logic/superatk/cDiv/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            logic/superatk/cDiv/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.562     1.445    logic/superatk/cDiv/CLK
    SLICE_X50Y14         FDRE                                         r  logic/superatk/cDiv/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  logic/superatk/cDiv/counter_reg[10]/Q
                         net (fo=2, routed)           0.126     1.735    logic/superatk/cDiv/counter_reg[10]
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.845 r  logic/superatk/cDiv/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.845    logic/superatk/cDiv/counter_reg[8]_i_1_n_5
    SLICE_X50Y14         FDRE                                         r  logic/superatk/cDiv/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.832     1.959    logic/superatk/cDiv/CLK
    SLICE_X50Y14         FDRE                                         r  logic/superatk/cDiv/counter_reg[10]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X50Y14         FDRE (Hold_fdre_C_D)         0.134     1.579    logic/superatk/cDiv/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 logic/superatk/cDiv/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            logic/superatk/cDiv/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.561     1.444    logic/superatk/cDiv/CLK
    SLICE_X50Y16         FDRE                                         r  logic/superatk/cDiv/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y16         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  logic/superatk/cDiv/counter_reg[18]/Q
                         net (fo=3, routed)           0.127     1.735    logic/superatk/cDiv/counter_reg[18]
    SLICE_X50Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.845 r  logic/superatk/cDiv/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.845    logic/superatk/cDiv/counter_reg[16]_i_1_n_5
    SLICE_X50Y16         FDRE                                         r  logic/superatk/cDiv/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.830     1.957    logic/superatk/cDiv/CLK
    SLICE_X50Y16         FDRE                                         r  logic/superatk/cDiv/counter_reg[18]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X50Y16         FDRE (Hold_fdre_C_D)         0.134     1.578    logic/superatk/cDiv/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y20   image_handler/rgb_reg_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y15   image_handler/vga_sync_unit/h_count_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y16   image_handler/vga_sync_unit/h_count_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y16   image_handler/vga_sync_unit/h_count_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y16   image_handler/vga_sync_unit/h_count_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y16   image_handler/vga_sync_unit/h_count_reg_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y17   image_handler/vga_sync_unit/h_count_reg_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y17   image_handler/vga_sync_unit/h_count_reg_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y17   image_handler/vga_sync_unit/h_count_reg_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y15   image_handler/vga_sync_unit/h_count_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y15   image_handler/vga_sync_unit/pixel_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y15   image_handler/vga_sync_unit/pixel_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   keyboard_handler/CLK50MHZ_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y14   logic/superatk/cDiv/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y14   logic/superatk/cDiv/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y15   logic/superatk/cDiv/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y15   logic/superatk/cDiv/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y15   logic/superatk/cDiv/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y15   logic/superatk/cDiv/counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y20   image_handler/rgb_reg_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y17   image_handler/vga_sync_unit/h_count_reg_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y17   image_handler/vga_sync_unit/h_count_reg_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y17   image_handler/vga_sync_unit/h_count_reg_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y17   image_handler/vga_sync_unit/h_count_reg_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y19   image_handler/vga_sync_unit/v_count_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y19   image_handler/vga_sync_unit/v_count_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y19   image_handler/vga_sync_unit/v_count_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y19   image_handler/vga_sync_unit/v_count_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y20   image_handler/vga_sync_unit/v_count_reg_reg[4]/C



