	component linnux_support_reduced_uarts is
		port (
			clk_50_clk                                       : in  std_logic                     := 'X';             -- clk
			counter_64_bit_0_current_count_export            : out std_logic_vector(63 downto 0);                    -- export
			fmc_present_external_connection_export           : in  std_logic_vector(15 downto 0) := (others => 'X'); -- export
			generic_hdl_info_word_export                     : in  std_logic_vector(31 downto 0) := (others => 'X'); -- export
			gp_fifo_0_control_in_port                        : in  std_logic_vector(7 downto 0)  := (others => 'X'); -- in_port
			gp_fifo_0_control_out_port                       : out std_logic_vector(7 downto 0);                     -- out_port
			gp_fifo_0_flags_export                           : in  std_logic_vector(31 downto 0) := (others => 'X'); -- export
			gp_fifo_0_read_data_export                       : in  std_logic_vector(31 downto 0) := (others => 'X'); -- export
			gp_fifo_1_control_in_port                        : in  std_logic_vector(7 downto 0)  := (others => 'X'); -- in_port
			gp_fifo_1_control_out_port                       : out std_logic_vector(7 downto 0);                     -- out_port
			gp_fifo_1_flags_export                           : in  std_logic_vector(31 downto 0) := (others => 'X'); -- export
			gp_fifo_1_read_data_export                       : in  std_logic_vector(31 downto 0) := (others => 'X'); -- export
			hires_timer_irq_irq                              : out std_logic;                                        -- irq
			nios_avalon_mm_50mhz_waitrequest                 : out std_logic;                                        -- waitrequest
			nios_avalon_mm_50mhz_readdata                    : out std_logic_vector(31 downto 0);                    -- readdata
			nios_avalon_mm_50mhz_readdatavalid               : out std_logic;                                        -- readdatavalid
			nios_avalon_mm_50mhz_burstcount                  : in  std_logic_vector(0 downto 0)  := (others => 'X'); -- burstcount
			nios_avalon_mm_50mhz_writedata                   : in  std_logic_vector(31 downto 0) := (others => 'X'); -- writedata
			nios_avalon_mm_50mhz_address                     : in  std_logic_vector(26 downto 0) := (others => 'X'); -- address
			nios_avalon_mm_50mhz_write                       : in  std_logic                     := 'X';             -- write
			nios_avalon_mm_50mhz_read                        : in  std_logic                     := 'X';             -- read
			nios_avalon_mm_50mhz_byteenable                  : in  std_logic_vector(3 downto 0)  := (others => 'X'); -- byteenable
			nios_avalon_mm_50mhz_debugaccess                 : in  std_logic                     := 'X';             -- debugaccess
			pio_button_export                                : in  std_logic_vector(7 downto 0)  := (others => 'X'); -- export
			pio_button_irq_irq                               : out std_logic;                                        -- irq
			pio_dips_export                                  : in  std_logic_vector(7 downto 0)  := (others => 'X'); -- export
			pio_leds_export                                  : out std_logic_vector(8 downto 0);                     -- export
			reset_reset_n                                    : in  std_logic                     := 'X';             -- reset_n
			sd_clk_export                                    : out std_logic;                                        -- export
			sd_spi_cs_n_export                               : out std_logic;                                        -- export
			sd_spi_miso_export                               : in  std_logic                     := 'X';             -- export
			sd_spi_mosi_export                               : out std_logic;                                        -- export
			spi_master_to_maxv_MISO                          : in  std_logic                     := 'X';             -- MISO
			spi_master_to_maxv_MOSI                          : out std_logic;                                        -- MOSI
			spi_master_to_maxv_SCLK                          : out std_logic;                                        -- SCLK
			spi_master_to_maxv_SS_n                          : out std_logic;                                        -- SS_n
			spi_master_to_maxv_irq_irq                       : out std_logic;                                        -- irq
			uart_0_external_connection_rxd                   : in  std_logic                     := 'X';             -- rxd
			uart_0_external_connection_txd                   : out std_logic;                                        -- txd
			uart_0_irq_irq                                   : out std_logic;                                        -- irq
			uart_10_external_connection_rxd                  : in  std_logic                     := 'X';             -- rxd
			uart_10_external_connection_txd                  : out std_logic;                                        -- txd
			uart_10_irq_irq                                  : out std_logic;                                        -- irq
			uart_13_external_connection_rxd                  : in  std_logic                     := 'X';             -- rxd
			uart_13_external_connection_txd                  : out std_logic;                                        -- txd
			uart_13_irq_irq                                  : out std_logic;                                        -- irq
			uart_7_external_connection_rxd                   : in  std_logic                     := 'X';             -- rxd
			uart_7_external_connection_txd                   : out std_logic;                                        -- txd
			uart_7_irq_irq                                   : out std_logic;                                        -- irq
			uart_enabled_word_export                         : in  std_logic_vector(31 downto 0) := (others => 'X'); -- export
			uart_internal_disable_external_connection_export : out std_logic_vector(31 downto 0);                    -- export
			uart_internal_enable_external_connection_export  : out std_logic_vector(31 downto 0);                    -- export
			uart_is_regfile_external_connection_export       : in  std_logic_vector(31 downto 0) := (others => 'X')  -- export
		);
	end component linnux_support_reduced_uarts;

