{"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/PortBlock\/signals"},"sections":[],"metadata":{"modules":[{"name":"VHDLParsing"}],"externalID":"s:11VHDLParsing9PortBlockV7signalsSayAA0B6SignalVGvp","title":"signals","fragments":[{"kind":"keyword","text":"let"},{"text":" ","kind":"text"},{"text":"signals","kind":"identifier"},{"text":": [","kind":"text"},{"text":"PortSignal","preciseIdentifier":"s:11VHDLParsing10PortSignalV","kind":"typeIdentifier"},{"text":"]","kind":"text"}],"roleHeading":"Instance Property","symbolKind":"property","role":"symbol"},"hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/PortBlock"]]},"schemaVersion":{"minor":3,"major":0,"patch":0},"variants":[{"paths":["\/documentation\/vhdlparsing\/portblock\/signals"],"traits":[{"interfaceLanguage":"swift"}]}],"kind":"symbol","abstract":[{"type":"text","text":"The signals in the port."}],"primaryContentSections":[{"kind":"declarations","declarations":[{"tokens":[{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"signals","kind":"identifier"},{"text":": [","kind":"text"},{"text":"PortSignal","preciseIdentifier":"s:11VHDLParsing10PortSignalV","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/PortSignal","kind":"typeIdentifier"},{"text":"]","kind":"text"}],"languages":["swift"],"platforms":["Linux"]}]}],"references":{"doc://VHDLParsing/documentation/VHDLParsing/PortBlock":{"kind":"symbol","role":"symbol","url":"\/documentation\/vhdlparsing\/portblock","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/PortBlock","abstract":[{"text":"A port statement in ","type":"text"},{"type":"codeVoice","code":"VHDL"},{"text":".","type":"text"}],"fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"PortBlock"}],"type":"topic","title":"PortBlock","navigatorTitle":[{"kind":"identifier","text":"PortBlock"}]},"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/PortSignal":{"title":"PortSignal","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/PortSignal","fragments":[{"text":"struct","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"PortSignal"}],"abstract":[{"text":"An external signal is equivalent to an external variable (or parameter) in an LLFSM.","type":"text"}],"role":"symbol","navigatorTitle":[{"kind":"identifier","text":"PortSignal"}],"kind":"symbol","url":"\/documentation\/vhdlparsing\/portsignal","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/PortBlock/signals":{"role":"symbol","fragments":[{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"signals"},{"kind":"text","text":": ["},{"kind":"typeIdentifier","text":"PortSignal","preciseIdentifier":"s:11VHDLParsing10PortSignalV"},{"kind":"text","text":"]"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/PortBlock\/signals","title":"signals","kind":"symbol","type":"topic","url":"\/documentation\/vhdlparsing\/portblock\/signals","abstract":[{"type":"text","text":"The signals in the port."}]}}}