############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_interface -mode s_axilite "montgo"
set_directive_interface -mode axis -register_mode off -name INPUT_ARR "montgo" A
set_directive_interface -mode axis -register_mode off -name OUTPUT_ARR "montgo" C
