# 3-Stage-Pipeline
A Three Stage Pipeline 16-bit processor implemented in Verilog 

Find tentative design at:
https://docs.google.com/presentation/d/1UTbuw8olqJFvrFJ2w_zIRk5LXlS1WgDOVkUarwExFcI/edit?usp=sharing
