v 20111231 2
C 1000 1000 0 0 0 EMBEDDEDtitle-bordered-C.sym
[
B 1000 1000 22000 17000 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 15400 2500 5 10 0 0 0 0 1
graphical=1
L 18700 1800 18700 1200 15 0 0 0 -1 -1
T 15300 1600 15 8 1 0 0 0 1
FILE:
T 18800 1600 15 8 1 0 0 0 1
REVISION:
T 18800 1300 15 8 1 0 0 0 1
DRAWN BY: 
T 15300 1300 15 8 1 0 0 0 1
PAGE
T 17000 1300 15 8 1 0 0 0 1
OF
T 15300 1900 15 8 1 0 0 0 1
TITLE
B 15200 1200 7600 1400 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 15200 1800 22800 1800 15 0 0 0 -1 -1
L 1200 11000 1000 11000 15 0 0 0 -1 -1
L 1200 9000 1000 9000 15 0 0 0 -1 -1
L 1200 7000 1000 7000 15 0 0 0 -1 -1
L 1200 5000 1000 5000 15 0 0 0 -1 -1
L 1200 3000 1000 3000 15 0 0 0 -1 -1
L 3000 1200 3000 1000 15 0 0 0 -1 -1
L 5000 1200 5000 1000 15 0 0 0 -1 -1
L 7000 1200 7000 1000 15 0 0 0 -1 -1
L 9000 1200 9000 1000 15 0 0 0 -1 -1
L 11000 1200 11000 1000 15 0 0 0 -1 -1
L 13000 1200 13000 1000 15 0 0 0 -1 -1
L 15000 1200 15000 1000 15 0 0 0 -1 -1
L 17000 1200 17000 1000 15 0 0 0 -1 -1
B 1200 1200 21600 16600 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 1100 10000 15 8 1 0 0 4 1
E
T 1100 8000 15 8 1 0 0 4 1
D
T 1100 6000 15 8 1 0 0 4 1
C
T 1100 4000 15 8 1 0 0 4 1
B
T 1100 2000 15 8 1 0 0 4 1
A
T 2000 1100 15 8 1 0 0 4 1
1
T 4000 1100 15 8 1 0 0 4 1
2
T 6000 1100 15 8 1 0 0 4 1
3
T 8000 1100 15 8 1 0 0 4 1
4
T 10000 1100 15 8 1 0 0 4 1
5
T 12000 1100 15 8 1 0 0 4 1
6
T 14000 1100 15 8 1 0 0 4 1
7
T 16000 1100 15 8 1 0 0 4 1
8
L 1200 13000 1000 13000 15 0 0 0 -1 -1
L 1200 15000 1000 15000 15 0 0 0 -1 -1
L 1200 17000 1000 17000 15 0 0 0 -1 -1
T 1100 12000 15 8 1 0 0 4 1
F
T 1100 14000 15 8 1 0 0 4 1
G
T 1100 16000 15 8 1 0 0 4 1
H
T 1100 17500 15 8 1 0 0 4 1
I
L 23000 17000 22800 17000 15 0 0 0 -1 -1
L 23000 15000 22800 15000 15 0 0 0 -1 -1
L 23000 13000 22800 13000 15 0 0 0 -1 -1
L 23000 11000 22800 11000 15 0 0 0 -1 -1
L 23000 9000 22800 9000 15 0 0 0 -1 -1
L 23000 7000 22800 7000 15 0 0 0 -1 -1
L 23000 5000 22800 5000 15 0 0 0 -1 -1
L 23000 3000 22800 3000 15 0 0 0 -1 -1
T 22900 17500 15 8 1 0 0 4 1
I
T 22900 16000 15 8 1 0 0 4 1
H
T 22900 14000 15 8 1 0 0 4 1
G
T 22900 12000 15 8 1 0 0 4 1
F
T 22900 10000 15 8 1 0 0 4 1
E
T 22900 8000 15 8 1 0 0 4 1
D
T 22900 6000 15 8 1 0 0 4 1
C
T 22900 4000 15 8 1 0 0 4 1
B
T 22900 2000 15 8 1 0 0 4 1
A
L 21000 1200 21000 1000 15 0 0 0 -1 -1
L 19000 1200 19000 1000 15 0 0 0 -1 -1
T 22000 1100 15 8 1 0 0 4 1
11
T 20000 1100 15 8 1 0 0 4 1
10
T 18000 1100 15 8 1 0 0 4 1
9
L 3000 18000 3000 17800 15 0 0 0 -1 -1
L 5000 18000 5000 17800 15 0 0 0 -1 -1
L 7000 18000 7000 17800 15 0 0 0 -1 -1
L 9000 18000 9000 17800 15 0 0 0 -1 -1
L 11000 18000 11000 17800 15 0 0 0 -1 -1
L 13000 18000 13000 17800 15 0 0 0 -1 -1
L 15000 18000 15000 17800 15 0 0 0 -1 -1
L 17000 18000 17000 17800 15 0 0 0 -1 -1
L 19000 18000 19000 17800 15 0 0 0 -1 -1
L 21000 18000 21000 17800 15 0 0 0 -1 -1
T 2000 17900 15 8 1 0 0 4 1
1
T 4000 17900 15 8 1 0 0 4 1
2
T 6000 17900 15 8 1 0 0 4 1
3
T 8000 17900 15 8 1 0 0 4 1
4
T 10000 17900 15 8 1 0 0 4 1
5
T 12000 17900 15 8 1 0 0 4 1
6
T 14000 17900 15 8 1 0 0 4 1
7
T 16000 17900 15 8 1 0 0 4 1
8
T 18000 17900 15 8 1 0 0 4 1
9
T 20000 17900 15 8 1 0 0 4 1
10
T 22000 17900 15 8 1 0 0 4 1
11
]
{
T 15900 1600 5 10 1 1 0 0 1
file=adsb_cape_pg2.sch
T 19900 1300 5 10 1 1 0 0 1
author=Eric Brombaugh
}
C 2700 2000 1 0 0 EMBEDDEDmount_hole.sym
[
P 2700 2500 3300 2500 1 0 0
{
T 2700 2500 5 10 0 0 0 0 1
pintype=unknown
T 3355 2495 5 10 0 1 0 0 1
pinlabel=unknown
T 3205 2545 5 10 0 1 0 6 1
pinnumber=1
T 2700 2500 5 10 0 0 0 0 1
pinseq=1
T 3100 2800 5 10 0 1 0 0 1
device=mount_hole
}
V 3599 2499 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 3599 2499 5 10 0 1 0 0 1
footprint=mount_hole
}
T 3495 1999 8 10 0 1 0 0 1
refdes=MH?
]
{
T 3495 1999 5 10 1 1 0 0 1
refdes=MH2
T 2700 2000 5 10 0 0 0 0 1
footprint=mount_hole_125
}
C 2700 1300 1 0 0 EMBEDDEDmount_hole.sym
[
P 2700 1800 3300 1800 1 0 0
{
T 2700 1800 5 10 0 0 0 0 1
pintype=unknown
T 3355 1795 5 10 0 1 0 0 1
pinlabel=unknown
T 3205 1845 5 10 0 1 0 6 1
pinnumber=1
T 2700 1800 5 10 0 0 0 0 1
pinseq=1
T 3100 2100 5 10 0 1 0 0 1
device=mount_hole
}
V 3599 1799 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 3599 1799 5 10 0 1 0 0 1
footprint=mount_hole
}
T 3495 1299 8 10 0 1 0 0 1
refdes=MH?
]
{
T 3495 1299 5 10 1 1 0 0 1
refdes=MH4
T 2700 1300 5 10 0 0 0 0 1
footprint=mount_hole_125
}
C 1400 2000 1 0 0 EMBEDDEDmount_hole.sym
[
P 1400 2500 2000 2500 1 0 0
{
T 1400 2500 5 10 0 0 0 0 1
pintype=unknown
T 2055 2495 5 10 0 1 0 0 1
pinlabel=unknown
T 1905 2545 5 10 0 1 0 6 1
pinnumber=1
T 1400 2500 5 10 0 0 0 0 1
pinseq=1
T 1800 2800 5 10 0 1 0 0 1
device=mount_hole
}
V 2299 2499 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 2299 2499 5 10 0 1 0 0 1
footprint=mount_hole
}
T 2195 1999 8 10 0 1 0 0 1
refdes=MH?
]
{
T 2195 1999 5 10 1 1 0 0 1
refdes=MH1
T 1400 2000 5 10 0 0 0 0 1
footprint=mount_hole_125
}
C 1400 1300 1 0 0 EMBEDDEDmount_hole.sym
[
P 1400 1800 2000 1800 1 0 0
{
T 1400 1800 5 10 0 0 0 0 1
pintype=unknown
T 2055 1795 5 10 0 1 0 0 1
pinlabel=unknown
T 1905 1845 5 10 0 1 0 6 1
pinnumber=1
T 1400 1800 5 10 0 0 0 0 1
pinseq=1
T 1800 2100 5 10 0 1 0 0 1
device=mount_hole
}
V 2299 1799 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 2299 1799 5 10 0 1 0 0 1
footprint=mount_hole
}
T 2195 1299 8 10 0 1 0 0 1
refdes=MH?
]
{
T 2195 1299 5 10 1 1 0 0 1
refdes=MH3
T 1400 1300 5 10 0 0 0 0 1
footprint=mount_hole_125
}
T 19900 1600 9 10 1 0 0 0 1
-
T 15900 1300 9 10 1 0 0 0 1
2
T 17400 1300 9 10 1 0 0 0 1
3
T 15900 2000 9 10 1 0 0 0 1
ADSB Cape: Config, Clock & I/O Interface
C 7600 6400 1 0 0 EMBEDDED3.3V-plus-1.sym
[
L 7650 6600 7950 6600 3 0 0 0 -1 -1
P 7800 6400 7800 6600 1 0 0
{
T 7850 6450 5 6 0 1 0 0 1
pinnumber=1
T 7850 6450 5 6 0 0 0 0 1
pinseq=1
T 7850 6450 5 6 0 1 0 0 1
pinlabel=1
T 7850 6450 5 6 0 1 0 0 1
pintype=pwr
}
T 7900 6400 8 8 0 0 0 0 1
net=+3.3V:1
T 7675 6650 9 8 1 0 0 0 1
+3.3V
]
C 12900 5700 1 0 0 EMBEDDEDoutput-1.sym
[
L 13600 5700 13100 5700 3 0 0 0 -1 -1
L 13700 5800 13600 5700 3 0 0 0 -1 -1
L 13600 5900 13700 5800 3 0 0 0 -1 -1
L 13100 5900 13600 5900 3 0 0 0 -1 -1
L 13100 5900 13100 5700 3 0 0 0 -1 -1
P 12900 5800 13100 5800 1 0 0
{
T 13150 5750 5 6 0 1 0 0 1
pinnumber=1
T 13150 5750 5 6 0 0 0 0 1
pinseq=1
}
T 13000 6000 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 13000 6000 5 10 0 0 0 0 1
device=OUTPUT
T 13800 5700 5 10 1 1 0 0 1
value=FPGA_INIT
T 12900 5700 5 10 0 1 180 0 1
net=FPGA_INIT:1
}
C 6200 1800 1 0 0 EMBEDDEDfxo-hc73.sym
[
T 4500 300 5 10 0 0 0 0 1
device=fxo-hc73
P 6500 1900 6200 1900 1 0 1
{
T 6405 1945 5 8 1 1 0 6 1
pinnumber=2
T 7050 1850 5 8 0 0 0 6 1
pinseq=2
T 6555 1895 5 8 1 1 0 0 1
pinlabel=gnd
T 7050 1850 5 8 0 1 0 6 1
pintype=pas
}
P 6500 2200 6200 2200 1 0 1
{
T 6405 2245 5 8 1 1 0 6 1
pinnumber=1
T 7050 2150 5 8 0 0 0 6 1
pinseq=1
T 6555 2195 5 8 1 1 0 0 1
pinlabel=ena
T 7050 2150 5 8 0 1 0 6 1
pintype=pas
}
B 6500 1800 1000 500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 6500 2400 8 10 0 1 0 0 1
refdes=U?
P 7500 2200 7800 2200 1 0 1
{
T 7595 2245 5 8 1 1 0 0 1
pinnumber=4
T 6950 2150 5 8 0 0 0 0 1
pinseq=4
T 7445 2195 5 8 1 1 0 6 1
pinlabel=vdd
T 6950 2150 5 8 0 1 0 0 1
pintype=pas
}
P 7800 1900 7500 1900 1 0 0
{
T 7800 1900 5 8 0 0 0 0 1
pintype=pas
T 7445 1895 5 8 1 1 0 6 1
pinlabel=out
T 7595 1945 5 8 1 1 0 0 1
pinnumber=3
T 7800 1900 5 8 0 0 0 0 1
pinseq=3
}
]
{
T 6400 1500 5 10 1 1 0 0 1
device=636L3C020M00000
T 6500 2400 5 10 1 1 0 0 1
refdes=U202
T 6200 1800 5 10 0 0 0 0 1
footprint=OSC_636
}
C 7600 5700 1 0 1 EMBEDDEDoutput-1.sym
[
T 7500 6000 5 10 0 0 0 6 1
device=OUTPUT
P 7600 5800 7400 5800 1 0 0
{
T 7350 5750 5 6 0 0 0 6 1
pinseq=1
T 7350 5750 5 6 0 1 0 6 1
pinnumber=1
}
L 7400 5900 7400 5700 3 0 0 0 -1 -1
L 7400 5900 6900 5900 3 0 0 0 -1 -1
L 6900 5900 6800 5800 3 0 0 0 -1 -1
L 6800 5800 6900 5700 3 0 0 0 -1 -1
L 6900 5700 7400 5700 3 0 0 0 -1 -1
]
{
T 7500 6000 5 10 0 0 0 6 1
device=OUTPUT
T 6700 5700 5 10 1 1 0 6 1
value=I2C2_SDA
T 7600 5700 5 10 0 1 180 6 1
net=I2C2_SDA:1
}
C 7600 5900 1 0 1 EMBEDDEDoutput-1.sym
[
T 7500 6200 5 10 0 0 0 6 1
device=OUTPUT
P 7600 6000 7400 6000 1 0 0
{
T 7350 5950 5 6 0 0 0 6 1
pinseq=1
T 7350 5950 5 6 0 1 0 6 1
pinnumber=1
}
L 7400 6100 7400 5900 3 0 0 0 -1 -1
L 7400 6100 6900 6100 3 0 0 0 -1 -1
L 6900 6100 6800 6000 3 0 0 0 -1 -1
L 6800 6000 6900 5900 3 0 0 0 -1 -1
L 6900 5900 7400 5900 3 0 0 0 -1 -1
]
{
T 7500 6200 5 10 0 0 0 6 1
device=OUTPUT
T 6700 5900 5 10 1 1 0 6 1
value=I2C2_SCL
T 7600 5900 5 10 0 1 180 6 1
net=I2C2_SCL:1
}
N 8000 5800 7600 5800 4
N 7600 6000 8200 6000 4
N 12900 5800 11100 5800 4
N 12900 5600 11100 5600 4
N 11100 5200 12900 5200 4
C 5900 1600 1 0 0 EMBEDDEDgnd-1.sym
[
T 6200 1650 8 10 0 0 0 0 1
net=GND:1
P 6000 1700 6000 1900 1 0 1
{
T 6058 1761 5 4 0 1 0 0 1
pinnumber=1
T 6058 1761 5 4 0 0 0 0 1
pinseq=1
T 6058 1761 5 4 0 1 0 0 1
pinlabel=1
T 6058 1761 5 4 0 1 0 0 1
pintype=pwr
}
L 5900 1700 6100 1700 3 0 0 0 -1 -1
L 5955 1650 6045 1650 3 0 0 0 -1 -1
L 5980 1610 6020 1610 3 0 0 0 -1 -1
]
C 7700 2800 1 0 0 EMBEDDED3.3V-plus-1.sym
[
T 7775 3050 9 8 1 0 0 0 1
+3.3V
T 8000 2800 8 8 0 0 0 0 1
net=+3.3V:1
P 7900 2800 7900 3000 1 0 0
{
T 7950 2850 5 6 0 1 0 0 1
pinnumber=1
T 7950 2850 5 6 0 0 0 0 1
pinseq=1
T 7950 2850 5 6 0 1 0 0 1
pinlabel=1
T 7950 2850 5 6 0 1 0 0 1
pintype=pwr
}
L 7750 3000 8050 3000 3 0 0 0 -1 -1
]
N 7900 2200 7900 2800 4
N 6200 1900 6000 1900 4
N 7900 2200 7800 2200 4
N 6000 2200 6000 2700 4
N 6000 2700 7900 2700 4
N 6000 2200 6200 2200 4
N 7800 1900 9900 1900 4
{
T 8600 1900 5 10 1 1 0 0 1
netname=FPGA_CLK20
}
C 9900 1800 1 0 0 EMBEDDEDoutput-1.sym
[
T 10000 2100 5 10 0 0 0 0 1
device=OUTPUT
L 10600 1800 10100 1800 3 0 0 0 -1 -1
L 10700 1900 10600 1800 3 0 0 0 -1 -1
L 10600 2000 10700 1900 3 0 0 0 -1 -1
L 10100 2000 10600 2000 3 0 0 0 -1 -1
L 10100 2000 10100 1800 3 0 0 0 -1 -1
P 9900 1900 10100 1900 1 0 0
{
T 10150 1850 5 6 0 0 0 0 1
pinseq=1
T 10150 1850 5 6 0 1 0 0 1
pinnumber=1
}
]
{
T 10000 2100 5 10 0 0 0 0 1
device=OUTPUT
T 10800 1800 5 10 1 1 0 0 1
value=FPGA_CLK20
T 9900 1800 5 10 0 1 180 0 1
net=FPGA_CLK20:1
}
C 8000 3900 1 0 0 EMBEDDEDgnd-1.sym
[
T 8300 3950 8 10 0 0 0 0 1
net=GND:1
L 8080 3910 8120 3910 3 0 0 0 -1 -1
L 8055 3950 8145 3950 3 0 0 0 -1 -1
L 8000 4000 8200 4000 3 0 0 0 -1 -1
P 8100 4000 8100 4200 1 0 1
{
T 8158 4061 5 4 0 1 0 0 1
pintype=pwr
T 8158 4061 5 4 0 1 0 0 1
pinlabel=1
T 8158 4061 5 4 0 0 0 0 1
pinseq=1
T 8158 4061 5 4 0 1 0 0 1
pinnumber=1
}
]
N 7900 4600 8400 4600 4
N 7700 4800 8400 4800 4
N 8100 4200 8400 4200 4
C 7900 2300 1 0 0 EMBEDDEDcapacitor-1.sym
[
T 8100 3200 5 10 0 0 0 0 1
symversion=0.1
T 8100 3400 5 10 0 0 0 0 1
numslots=0
T 8100 3600 5 10 0 0 0 0 1
description=capacitor
T 8100 2800 8 10 0 1 0 0 1
refdes=C?
T 8100 3000 5 10 0 0 0 0 1
device=CAPACITOR
L 8300 2500 8100 2500 3 0 0 0 -1 -1
L 8600 2500 8400 2500 3 0 0 0 -1 -1
L 8400 2700 8400 2300 3 0 0 0 -1 -1
L 8300 2700 8300 2300 3 0 0 0 -1 -1
P 8800 2500 8600 2500 1 0 0
{
T 8600 2500 5 8 0 1 0 8 1
pintype=pas
T 8600 2500 9 8 0 1 0 6 1
pinlabel=2
T 8650 2450 5 8 0 1 0 2 1
pinseq=2
T 8650 2550 5 8 0 1 0 0 1
pinnumber=2
}
P 7900 2500 8100 2500 1 0 0
{
T 8100 2500 5 8 0 1 0 2 1
pintype=pas
T 8100 2500 9 8 0 1 0 0 1
pinlabel=1
T 8050 2450 5 8 0 1 0 8 1
pinseq=1
T 8050 2550 5 8 0 1 0 6 1
pinnumber=1
}
]
{
T 8100 3000 5 10 0 0 0 0 1
device=CAPACITOR
T 8300 2700 5 10 1 1 0 0 1
value=0.1uf
T 7900 2300 5 10 0 0 270 0 1
footprint=0603
T 8300 2900 5 10 1 1 0 0 1
refdes=C202
}
C 8700 2200 1 0 0 EMBEDDEDgnd-1.sym
[
T 9000 2250 8 10 0 0 0 0 1
net=GND:1
L 8780 2210 8820 2210 3 0 0 0 -1 -1
L 8755 2250 8845 2250 3 0 0 0 -1 -1
L 8700 2300 8900 2300 3 0 0 0 -1 -1
P 8800 2300 8800 2500 1 0 1
{
T 8858 2361 5 4 0 1 0 0 1
pintype=pwr
T 8858 2361 5 4 0 1 0 0 1
pinlabel=1
T 8858 2361 5 4 0 0 0 0 1
pinseq=1
T 8858 2361 5 4 0 1 0 0 1
pinnumber=1
}
]
C 7500 4800 1 0 1 EMBEDDEDcapacitor-1.sym
[
T 7300 5500 5 10 0 0 0 6 1
device=CAPACITOR
T 7300 5300 8 10 0 1 0 6 1
refdes=C?
T 7300 6100 5 10 0 0 0 6 1
description=capacitor
T 7300 5900 5 10 0 0 0 6 1
numslots=0
T 7300 5700 5 10 0 0 0 6 1
symversion=0.1
P 7500 5000 7300 5000 1 0 0
{
T 7350 5050 5 8 0 1 0 0 1
pinnumber=1
T 7350 4950 5 8 0 1 0 2 1
pinseq=1
T 7300 5000 9 8 0 1 0 6 1
pinlabel=1
T 7300 5000 5 8 0 1 0 8 1
pintype=pas
}
P 6600 5000 6800 5000 1 0 0
{
T 6750 5050 5 8 0 1 0 6 1
pinnumber=2
T 6750 4950 5 8 0 1 0 8 1
pinseq=2
T 6800 5000 9 8 0 1 0 0 1
pinlabel=2
T 6800 5000 5 8 0 1 0 2 1
pintype=pas
}
L 7100 5200 7100 4800 3 0 0 0 -1 -1
L 7000 5200 7000 4800 3 0 0 0 -1 -1
L 6800 5000 7000 5000 3 0 0 0 -1 -1
L 7100 5000 7300 5000 3 0 0 0 -1 -1
]
{
T 7300 5500 5 10 0 0 0 6 1
device=CAPACITOR
T 6700 5500 5 10 1 1 180 6 1
refdes=C201
T 7100 5200 5 10 1 1 0 6 1
value=0.1uf
T 7500 4800 5 10 0 0 270 2 1
footprint=0603
}
C 6700 4700 1 0 1 EMBEDDEDgnd-1.sym
[
T 6400 4750 8 10 0 0 0 6 1
net=GND:1
P 6600 4800 6600 5000 1 0 1
{
T 6542 4861 5 4 0 1 0 6 1
pinnumber=1
T 6542 4861 5 4 0 0 0 6 1
pinseq=1
T 6542 4861 5 4 0 1 0 6 1
pinlabel=1
T 6542 4861 5 4 0 1 0 6 1
pintype=pwr
}
L 6700 4800 6500 4800 3 0 0 0 -1 -1
L 6645 4750 6555 4750 3 0 0 0 -1 -1
L 6620 4710 6580 4710 3 0 0 0 -1 -1
]
N 11100 5000 12900 5000 4
T 8700 6400 9 10 1 0 0 0 2
I2C Port Expander manages FPGA Config
and low-bandwith AUX signals
C 12900 5500 1 0 0 EMBEDDEDoutput-1.sym
[
T 13000 5800 5 10 0 0 0 0 1
device=OUTPUT
P 12900 5600 13100 5600 1 0 0
{
T 13150 5550 5 6 0 1 0 0 1
pinnumber=1
T 13150 5550 5 6 0 0 0 0 1
pinseq=1
}
L 13100 5700 13100 5500 3 0 0 0 -1 -1
L 13100 5700 13600 5700 3 0 0 0 -1 -1
L 13600 5700 13700 5600 3 0 0 0 -1 -1
L 13700 5600 13600 5500 3 0 0 0 -1 -1
L 13600 5500 13100 5500 3 0 0 0 -1 -1
]
{
T 13000 5800 5 10 0 0 0 0 1
device=OUTPUT
T 13800 5500 5 10 1 1 0 0 1
value=FPGA_DONE
T 12900 5500 5 10 0 1 180 0 1
net=FPGA_DONE:1
}
C 12900 5100 1 0 0 EMBEDDEDoutput-1.sym
[
T 13000 5400 5 10 0 0 0 0 1
device=OUTPUT
L 13600 5100 13100 5100 3 0 0 0 -1 -1
L 13700 5200 13600 5100 3 0 0 0 -1 -1
L 13600 5300 13700 5200 3 0 0 0 -1 -1
L 13100 5300 13600 5300 3 0 0 0 -1 -1
L 13100 5300 13100 5100 3 0 0 0 -1 -1
P 12900 5200 13100 5200 1 0 0
{
T 13150 5150 5 6 0 1 0 0 1
pinnumber=1
T 13150 5150 5 6 0 0 0 0 1
pinseq=1
}
]
{
T 13000 5400 5 10 0 0 0 0 1
device=OUTPUT
T 13800 5100 5 10 1 1 0 0 1
value=FPGA_PROG
T 12900 5100 5 10 0 1 180 0 1
net=FPGA_PROG:1
}
C 8400 3800 1 0 0 EMBEDDEDpcf8574_ts.sym
[
B 8700 3800 2100 2200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 8400 5800 8700 5800 1 0 0
{
T 8400 5800 5 10 0 0 0 0 1
pintype=pas
T 8755 5795 5 10 1 1 0 0 1
pinlabel=nINT
T 8605 5845 5 10 1 1 0 6 1
pinnumber=1
T 8400 5800 5 10 0 0 0 0 1
pinseq=1
}
P 8400 5600 8700 5600 1 0 0
{
T 8400 5600 5 10 0 0 0 0 1
pintype=pas
T 8755 5595 5 10 1 1 0 0 1
pinlabel=SCL
T 8605 5645 5 10 1 1 0 6 1
pinnumber=2
T 8400 5600 5 10 0 0 0 0 1
pinseq=2
}
P 8400 5400 8700 5400 1 0 0
{
T 8400 5400 5 10 0 0 0 0 1
pintype=pas
T 8755 5395 5 10 1 1 0 0 1
pinlabel=NC
T 8605 5445 5 10 1 1 0 6 1
pinnumber=3
T 8400 5400 5 10 0 0 0 0 1
pinseq=3
}
P 8400 5200 8700 5200 1 0 0
{
T 8400 5200 5 10 0 0 0 0 1
pintype=pas
T 8755 5195 5 10 1 1 0 0 1
pinlabel=SDA
T 8605 5245 5 10 1 1 0 6 1
pinnumber=4
T 8400 5200 5 10 0 0 0 0 1
pinseq=4
}
P 8400 5000 8700 5000 1 0 0
{
T 8400 5000 5 10 0 0 0 0 1
pintype=pas
T 8755 4995 5 10 1 1 0 0 1
pinlabel=VDD
T 8605 5045 5 10 1 1 0 6 1
pinnumber=5
T 8400 5000 5 10 0 0 0 0 1
pinseq=5
}
P 8400 4800 8700 4800 1 0 0
{
T 8400 4800 5 10 0 0 0 0 1
pintype=pas
T 8755 4795 5 10 1 1 0 0 1
pinlabel=A0
T 8605 4845 5 10 1 1 0 6 1
pinnumber=6
T 8400 4800 5 10 0 0 0 0 1
pinseq=6
}
P 8400 4600 8700 4600 1 0 0
{
T 8400 4600 5 10 0 0 0 0 1
pintype=pas
T 8755 4595 5 10 1 1 0 0 1
pinlabel=A1
T 8605 4645 5 10 1 1 0 6 1
pinnumber=7
T 8400 4600 5 10 0 0 0 0 1
pinseq=7
}
P 8400 4400 8700 4400 1 0 0
{
T 8400 4400 5 10 0 0 0 0 1
pintype=pas
T 8755 4395 5 10 1 1 0 0 1
pinlabel=NC
T 8605 4445 5 10 1 1 0 6 1
pinnumber=8
T 8400 4400 5 10 0 0 0 0 1
pinseq=8
}
P 8400 4200 8700 4200 1 0 0
{
T 8400 4200 5 10 0 0 0 0 1
pintype=pas
T 8755 4195 5 10 1 1 0 0 1
pinlabel=A2
T 8605 4245 5 10 1 1 0 6 1
pinnumber=9
T 8400 4200 5 10 0 0 0 0 1
pinseq=9
}
P 8400 4000 8700 4000 1 0 0
{
T 8400 4000 5 10 0 0 0 0 1
pintype=pas
T 8755 3995 5 10 1 1 0 0 1
pinlabel=P0
T 8605 4045 5 10 1 1 0 6 1
pinnumber=10
T 8400 4000 5 10 0 0 0 0 1
pinseq=10
}
P 11100 4000 10800 4000 1 0 0
{
T 11100 4000 5 10 0 0 0 6 1
pintype=pas
T 10745 3995 5 10 1 1 0 6 1
pinlabel=P1
T 10895 4045 5 10 1 1 0 0 1
pinnumber=11
T 11100 4000 5 10 0 0 0 6 1
pinseq=11
}
P 11100 4200 10800 4200 1 0 0
{
T 11100 4200 5 10 0 0 0 6 1
pintype=pas
T 10745 4195 5 10 1 1 0 6 1
pinlabel=P2
T 10895 4245 5 10 1 1 0 0 1
pinnumber=12
T 11100 4200 5 10 0 0 0 6 1
pinseq=12
}
P 11100 4400 10800 4400 1 0 0
{
T 11100 4400 5 10 0 0 0 6 1
pintype=pas
T 10745 4395 5 10 1 1 0 6 1
pinlabel=NC
T 10895 4445 5 10 1 1 0 0 1
pinnumber=13
T 11100 4400 5 10 0 0 0 6 1
pinseq=13
}
P 11100 4600 10800 4600 1 0 0
{
T 11100 4600 5 10 0 0 0 6 1
pintype=pas
T 10745 4595 5 10 1 1 0 6 1
pinlabel=P3
T 10895 4645 5 10 1 1 0 0 1
pinnumber=14
T 11100 4600 5 10 0 0 0 6 1
pinseq=14
}
P 11100 4800 10800 4800 1 0 0
{
T 11100 4800 5 10 0 0 0 6 1
pintype=pas
T 10745 4795 5 10 1 1 0 6 1
pinlabel=VSS
T 10895 4845 5 10 1 1 0 0 1
pinnumber=15
T 11100 4800 5 10 0 0 0 6 1
pinseq=15
}
P 11100 5000 10800 5000 1 0 0
{
T 11100 5000 5 10 0 0 0 6 1
pintype=pas
T 10745 4995 5 10 1 1 0 6 1
pinlabel=P4
T 10895 5045 5 10 1 1 0 0 1
pinnumber=16
T 11100 5000 5 10 0 0 0 6 1
pinseq=16
}
T 8000 4900 8 10 0 1 0 0 1
footprint=TSSOP16
T 9800 6000 8 10 0 1 0 0 1
device=PCF8574_TS
T 8700 6000 5 10 0 1 0 0 1
refdes=U?
P 11100 5200 10800 5200 1 0 0
{
T 11100 5200 5 10 0 0 0 6 1
pintype=pas
T 10745 5195 5 10 1 1 0 6 1
pinlabel=P5
T 10895 5245 5 10 1 1 0 0 1
pinnumber=17
T 11100 5200 5 10 0 0 0 6 1
pinseq=17
}
P 11100 5400 10800 5400 1 0 0
{
T 11100 5400 5 10 0 0 0 6 1
pintype=pas
T 10745 5395 5 10 1 1 0 6 1
pinlabel=NC
T 10895 5445 5 10 1 1 0 0 1
pinnumber=18
T 11100 5400 5 10 0 0 0 6 1
pinseq=18
}
P 11100 5600 10800 5600 1 0 0
{
T 11100 5600 5 10 0 0 0 6 1
pintype=pas
T 10745 5595 5 10 1 1 0 6 1
pinlabel=P6
T 10895 5645 5 10 1 1 0 0 1
pinnumber=19
T 11100 5600 5 10 0 0 0 6 1
pinseq=19
}
P 11100 5800 10800 5800 1 0 0
{
T 11100 5800 5 10 0 0 0 6 1
pintype=pas
T 10745 5795 5 10 1 1 0 6 1
pinlabel=P7
T 10895 5845 5 10 1 1 0 0 1
pinnumber=20
T 11100 5800 5 10 0 0 0 6 1
pinseq=20
}
]
{
T 8000 4900 5 10 0 1 0 0 1
footprint=SSOP20
T 9800 6000 5 10 1 1 0 0 1
device=PCF8574_TS
T 8700 6000 5 10 1 1 0 0 1
refdes=U201
}
N 8400 5000 7500 5000 4
N 7800 6400 7800 5000 4
N 8400 5600 8200 5600 4
N 8200 5600 8200 6000 4
N 8400 5200 8000 5200 4
N 8000 5200 8000 5800 4
N 11100 4600 11600 4600 4
C 12200 4500 1 0 0 EMBEDDEDgnd-1.sym
[
T 12500 4550 8 10 0 0 0 0 1
net=GND:1
P 12300 4600 12300 4800 1 0 1
{
T 12358 4661 5 4 0 1 0 0 1
pintype=pwr
T 12358 4661 5 4 0 1 0 0 1
pinlabel=1
T 12358 4661 5 4 0 0 0 0 1
pinseq=1
T 12358 4661 5 4 0 1 0 0 1
pinnumber=1
}
L 12200 4600 12400 4600 3 0 0 0 -1 -1
L 12255 4550 12345 4550 3 0 0 0 -1 -1
L 12280 4510 12320 4510 3 0 0 0 -1 -1
]
N 11100 4800 12300 4800 4
N 12900 4400 11600 4400 4
N 11600 4400 11600 4600 4
C 12900 4900 1 0 0 EMBEDDEDoutput-1.sym
[
P 12900 5000 13100 5000 1 0 0
{
T 13150 4950 5 6 0 1 0 0 1
pinnumber=1
T 13150 4950 5 6 0 0 0 0 1
pinseq=1
}
L 13100 5100 13100 4900 3 0 0 0 -1 -1
L 13100 5100 13600 5100 3 0 0 0 -1 -1
L 13600 5100 13700 5000 3 0 0 0 -1 -1
L 13700 5000 13600 4900 3 0 0 0 -1 -1
L 13600 4900 13100 4900 3 0 0 0 -1 -1
T 13000 5200 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 13000 5200 5 10 0 0 0 0 1
device=OUTPUT
T 13800 4900 5 10 1 1 0 0 1
value=FPGA_AUX4
T 12900 4900 5 10 0 0 0 0 1
net=FPGA_AUX4:1
}
N 11100 4200 12900 4200 4
N 11100 4000 12900 4000 4
N 8400 4000 8400 3500 4
N 8400 3500 11600 3500 4
N 11600 3500 11600 3800 4
N 11600 3800 12900 3800 4
C 7600 4300 1 0 1 EMBEDDEDoutput-1.sym
[
P 7600 4400 7400 4400 1 0 0
{
T 7350 4350 5 6 0 0 0 6 1
pinseq=1
T 7350 4350 5 6 0 1 0 6 1
pinnumber=1
}
L 7400 4500 7400 4300 3 0 0 0 -1 -1
L 7400 4500 6900 4500 3 0 0 0 -1 -1
L 6900 4500 6800 4400 3 0 0 0 -1 -1
L 6800 4400 6900 4300 3 0 0 0 -1 -1
L 6900 4300 7400 4300 3 0 0 0 -1 -1
T 7500 4600 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 7500 4600 5 10 0 0 0 6 1
device=OUTPUT
T 6700 4300 5 10 1 1 0 6 1
value=I2C2_A0
T 7600 4300 5 10 0 1 180 6 1
net=I2C2_A0:1
}
C 7600 4100 1 0 1 EMBEDDEDoutput-1.sym
[
P 7600 4200 7400 4200 1 0 0
{
T 7350 4150 5 6 0 0 0 6 1
pinseq=1
T 7350 4150 5 6 0 1 0 6 1
pinnumber=1
}
L 7400 4300 7400 4100 3 0 0 0 -1 -1
L 7400 4300 6900 4300 3 0 0 0 -1 -1
L 6900 4300 6800 4200 3 0 0 0 -1 -1
L 6800 4200 6900 4100 3 0 0 0 -1 -1
L 6900 4100 7400 4100 3 0 0 0 -1 -1
T 7500 4400 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 7500 4400 5 10 0 0 0 6 1
device=OUTPUT
T 6700 4100 5 10 1 1 0 6 1
value=I2C2_A1
T 7600 4100 5 10 0 1 180 6 1
net=I2C2_A1:1
}
N 7600 4400 7700 4400 4
N 7700 4400 7700 4800 4
N 7600 4200 7900 4200 4
N 7900 4200 7900 4600 4
C 12900 4300 1 0 0 EMBEDDEDoutput-1.sym
[
P 12900 4400 13100 4400 1 0 0
{
T 13150 4350 5 6 0 1 0 0 1
pinnumber=1
T 13150 4350 5 6 0 0 0 0 1
pinseq=1
}
L 13100 4500 13100 4300 3 0 0 0 -1 -1
L 13100 4500 13600 4500 3 0 0 0 -1 -1
L 13600 4500 13700 4400 3 0 0 0 -1 -1
L 13700 4400 13600 4300 3 0 0 0 -1 -1
L 13600 4300 13100 4300 3 0 0 0 -1 -1
T 13000 4600 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 13000 4600 5 10 0 0 0 0 1
device=OUTPUT
T 13800 4300 5 10 1 1 0 0 1
value=FPGA_AUX3
T 12900 4300 5 10 0 0 0 0 1
net=FPGA_AUX3:1
}
C 12900 4100 1 0 0 EMBEDDEDoutput-1.sym
[
P 12900 4200 13100 4200 1 0 0
{
T 13150 4150 5 6 0 1 0 0 1
pinnumber=1
T 13150 4150 5 6 0 0 0 0 1
pinseq=1
}
L 13100 4300 13100 4100 3 0 0 0 -1 -1
L 13100 4300 13600 4300 3 0 0 0 -1 -1
L 13600 4300 13700 4200 3 0 0 0 -1 -1
L 13700 4200 13600 4100 3 0 0 0 -1 -1
L 13600 4100 13100 4100 3 0 0 0 -1 -1
T 13000 4400 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 13000 4400 5 10 0 0 0 0 1
device=OUTPUT
T 13800 4100 5 10 1 1 0 0 1
value=FPGA_AUX2
T 12900 4100 5 10 0 0 0 0 1
net=FPGA_AUX2:1
}
C 12900 3900 1 0 0 EMBEDDEDoutput-1.sym
[
P 12900 4000 13100 4000 1 0 0
{
T 13150 3950 5 6 0 1 0 0 1
pinnumber=1
T 13150 3950 5 6 0 0 0 0 1
pinseq=1
}
L 13100 4100 13100 3900 3 0 0 0 -1 -1
L 13100 4100 13600 4100 3 0 0 0 -1 -1
L 13600 4100 13700 4000 3 0 0 0 -1 -1
L 13700 4000 13600 3900 3 0 0 0 -1 -1
L 13600 3900 13100 3900 3 0 0 0 -1 -1
T 13000 4200 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 13000 4200 5 10 0 0 0 0 1
device=OUTPUT
T 13800 3900 5 10 1 1 0 0 1
value=FPGA_AUX1
T 12900 3900 5 10 0 0 0 0 1
net=FPGA_AUX1:1
}
C 12900 3700 1 0 0 EMBEDDEDoutput-1.sym
[
P 12900 3800 13100 3800 1 0 0
{
T 13150 3750 5 6 0 1 0 0 1
pinnumber=1
T 13150 3750 5 6 0 0 0 0 1
pinseq=1
}
L 13100 3900 13100 3700 3 0 0 0 -1 -1
L 13100 3900 13600 3900 3 0 0 0 -1 -1
L 13600 3900 13700 3800 3 0 0 0 -1 -1
L 13700 3800 13600 3700 3 0 0 0 -1 -1
L 13600 3700 13100 3700 3 0 0 0 -1 -1
T 13000 4000 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 13000 4000 5 10 0 0 0 0 1
device=OUTPUT
T 13800 3700 5 10 1 1 0 0 1
value=FPGA_AUX0
T 12900 3700 5 10 0 0 0 0 1
net=FPGA_AUX0:1
}
T 6000 3800 9 10 1 0 0 0 1
I2C Address 0x38-0x3B
C 4700 7700 1 0 0 EMBEDDEDad9200.sym
[
B 5000 7700 2100 3000 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 4700 10500 5000 10500 1 0 0
{
T 4700 10500 5 10 0 0 0 0 1
pintype=pas
T 5055 10495 5 10 1 1 0 0 1
pinlabel=AVSS
T 4905 10545 5 10 1 1 0 6 1
pinnumber=1
T 4700 10500 5 10 0 0 0 0 1
pinseq=1
}
P 4700 10300 5000 10300 1 0 0
{
T 4700 10300 5 10 0 0 0 0 1
pintype=pas
T 5055 10295 5 10 1 1 0 0 1
pinlabel=DRVDD
T 4905 10345 5 10 1 1 0 6 1
pinnumber=2
T 4700 10300 5 10 0 0 0 0 1
pinseq=2
}
P 4700 10100 5000 10100 1 0 0
{
T 4700 10100 5 10 0 0 0 0 1
pintype=pas
T 5055 10095 5 10 1 1 0 0 1
pinlabel=D0
T 4905 10145 5 10 1 1 0 6 1
pinnumber=3
T 4700 10100 5 10 0 0 0 0 1
pinseq=3
}
P 4700 9900 5000 9900 1 0 0
{
T 4700 9900 5 10 0 0 0 0 1
pintype=pas
T 5055 9895 5 10 1 1 0 0 1
pinlabel=D1
T 4905 9945 5 10 1 1 0 6 1
pinnumber=4
T 4700 9900 5 10 0 0 0 0 1
pinseq=4
}
P 4700 9700 5000 9700 1 0 0
{
T 4700 9700 5 10 0 0 0 0 1
pintype=pas
T 5055 9695 5 10 1 1 0 0 1
pinlabel=D2
T 4905 9745 5 10 1 1 0 6 1
pinnumber=5
T 4700 9700 5 10 0 0 0 0 1
pinseq=5
}
P 4700 9500 5000 9500 1 0 0
{
T 4700 9500 5 10 0 0 0 0 1
pintype=pas
T 5055 9495 5 10 1 1 0 0 1
pinlabel=D3
T 4905 9545 5 10 1 1 0 6 1
pinnumber=6
T 4700 9500 5 10 0 0 0 0 1
pinseq=6
}
P 4700 9300 5000 9300 1 0 0
{
T 4700 9300 5 10 0 0 0 0 1
pintype=pas
T 5055 9295 5 10 1 1 0 0 1
pinlabel=D4
T 4905 9345 5 10 1 1 0 6 1
pinnumber=7
T 4700 9300 5 10 0 0 0 0 1
pinseq=7
}
P 4700 9100 5000 9100 1 0 0
{
T 4700 9100 5 10 0 0 0 0 1
pintype=pas
T 5055 9095 5 10 1 1 0 0 1
pinlabel=D5
T 4905 9145 5 10 1 1 0 6 1
pinnumber=8
T 4700 9100 5 10 0 0 0 0 1
pinseq=8
}
P 4700 8900 5000 8900 1 0 0
{
T 4700 8900 5 10 0 0 0 0 1
pintype=pas
T 5055 8895 5 10 1 1 0 0 1
pinlabel=D6
T 4905 8945 5 10 1 1 0 6 1
pinnumber=9
T 4700 8900 5 10 0 0 0 0 1
pinseq=9
}
P 4700 8700 5000 8700 1 0 0
{
T 4700 8700 5 10 0 0 0 0 1
pintype=pas
T 5055 8695 5 10 1 1 0 0 1
pinlabel=D7
T 4905 8745 5 10 1 1 0 6 1
pinnumber=10
T 4700 8700 5 10 0 0 0 0 1
pinseq=10
}
P 4700 8500 5000 8500 1 0 0
{
T 4700 8500 5 10 0 0 0 0 1
pintype=pas
T 5055 8495 5 10 1 1 0 0 1
pinlabel=D8
T 4905 8545 5 10 1 1 0 6 1
pinnumber=11
T 4700 8500 5 10 0 0 0 0 1
pinseq=11
}
P 4700 8300 5000 8300 1 0 0
{
T 4700 8300 5 10 0 0 0 0 1
pintype=pas
T 5055 8295 5 10 1 1 0 0 1
pinlabel=D9
T 4905 8345 5 10 1 1 0 6 1
pinnumber=12
T 4700 8300 5 10 0 0 0 0 1
pinseq=12
}
P 4700 8100 5000 8100 1 0 0
{
T 4700 8100 5 10 0 0 0 0 1
pintype=pas
T 5055 8095 5 10 1 1 0 0 1
pinlabel=OTR
T 4905 8145 5 10 1 1 0 6 1
pinnumber=13
T 4700 8100 5 10 0 0 0 0 1
pinseq=13
}
P 4700 7900 5000 7900 1 0 0
{
T 4700 7900 5 10 0 0 0 0 1
pintype=pas
T 5055 7895 5 10 1 1 0 0 1
pinlabel=DRVSS
T 4905 7945 5 10 1 1 0 6 1
pinnumber=14
T 4700 7900 5 10 0 0 0 0 1
pinseq=11
}
P 7400 7900 7100 7900 1 0 0
{
T 7400 7900 5 10 0 0 0 6 1
pintype=pas
T 7045 7895 5 10 1 1 0 6 1
pinlabel=CLK
T 7195 7945 5 10 1 1 0 0 1
pinnumber=15
T 7400 7900 5 10 0 0 0 6 1
pinseq=15
}
P 7400 8100 7100 8100 1 0 0
{
T 7400 8100 5 10 0 0 0 6 1
pintype=pas
T 7045 8095 5 10 1 1 0 6 1
pinlabel=3-STATE
T 7195 8145 5 10 1 1 0 0 1
pinnumber=16
T 7400 8100 5 10 0 0 0 6 1
pinseq=16
}
T 4500 10500 8 10 0 1 0 0 1
footprint=TSSOP28
T 6300 10700 8 10 0 1 0 0 1
device=AD9200
T 5000 10700 5 10 0 1 0 0 1
refdes=U?
P 7400 8300 7100 8300 1 0 0
{
T 7400 8300 5 10 0 0 0 0 1
pintype=unknown
T 7045 8295 5 10 1 1 0 6 1
pinlabel=STBY
T 7195 8345 5 10 1 1 0 0 1
pinnumber=17
T 7400 8300 5 10 0 0 0 0 1
pinseq=17
}
P 7400 8500 7100 8500 1 0 0
{
T 7400 8500 5 10 0 0 0 0 1
pintype=unknown
T 7045 8495 5 10 1 1 0 6 1
pinlabel=REFSENSE
T 7195 8545 5 10 1 1 0 0 1
pinnumber=18
T 7400 8500 5 10 0 0 0 0 1
pinseq=18
}
P 7400 8700 7100 8700 1 0 0
{
T 7400 8700 5 10 0 0 0 0 1
pintype=unknown
T 7045 8695 5 10 1 1 0 6 1
pinlabel=CLAMP
T 7195 8745 5 10 1 1 0 0 1
pinnumber=19
T 7400 8700 5 10 0 0 0 0 1
pinseq=19
}
P 7400 8900 7100 8900 1 0 0
{
T 7400 8900 5 10 0 0 0 0 1
pintype=unknown
T 7045 8895 5 10 1 1 0 6 1
pinlabel=CLAMPIN
T 7195 8945 5 10 1 1 0 0 1
pinnumber=20
T 7400 8900 5 10 0 0 0 0 1
pinseq=20
}
P 7400 9100 7100 9100 1 0 0
{
T 7400 9100 5 10 0 0 0 0 1
pintype=unknown
T 7045 9095 5 10 1 1 0 6 1
pinlabel=REFTS
T 7195 9145 5 10 1 1 0 0 1
pinnumber=21
T 7400 9100 5 10 0 0 0 0 1
pinseq=21
}
P 7400 9300 7100 9300 1 0 0
{
T 7400 9300 5 10 0 0 0 0 1
pintype=unknown
T 7045 9295 5 10 1 1 0 6 1
pinlabel=REFTF
T 7195 9345 5 10 1 1 0 0 1
pinnumber=22
T 7400 9300 5 10 0 0 0 0 1
pinseq=22
}
P 7400 9500 7100 9500 1 0 0
{
T 7400 9500 5 10 0 0 0 0 1
pintype=unknown
T 7045 9495 5 10 1 1 0 6 1
pinlabel=MODE
T 7195 9545 5 10 1 1 0 0 1
pinnumber=23
T 7400 9500 5 10 0 0 0 0 1
pinseq=23
}
P 7400 9700 7100 9700 1 0 0
{
T 7400 9700 5 10 0 0 0 0 1
pintype=unknown
T 7045 9695 5 10 1 1 0 6 1
pinlabel=REFBF
T 7195 9745 5 10 1 1 0 0 1
pinnumber=24
T 7400 9700 5 10 0 0 0 0 1
pinseq=24
}
P 7400 9900 7100 9900 1 0 0
{
T 7400 9900 5 10 0 0 0 0 1
pintype=unknown
T 7045 9895 5 10 1 1 0 6 1
pinlabel=REFBS
T 7195 9945 5 10 1 1 0 0 1
pinnumber=25
T 7400 9900 5 10 0 0 0 0 1
pinseq=25
}
P 7400 10100 7100 10100 1 0 0
{
T 7400 10100 5 10 0 0 0 0 1
pintype=unknown
T 7045 10095 5 10 1 1 0 6 1
pinlabel=VREF
T 7195 10145 5 10 1 1 0 0 1
pinnumber=26
T 7400 10100 5 10 0 0 0 0 1
pinseq=26
}
P 7400 10300 7100 10300 1 0 0
{
T 7400 10300 5 10 0 0 0 0 1
pintype=unknown
T 7045 10295 5 10 1 1 0 6 1
pinlabel=AIN
T 7195 10345 5 10 1 1 0 0 1
pinnumber=27
T 7400 10300 5 10 0 0 0 0 1
pinseq=27
}
P 7400 10500 7100 10500 1 0 0
{
T 7400 10500 5 10 0 0 0 0 1
pintype=unknown
T 7045 10495 5 10 1 1 0 6 1
pinlabel=AVDD
T 7195 10545 5 10 1 1 0 0 1
pinnumber=28
T 7400 10500 5 10 0 0 0 0 1
pinseq=28
}
]
{
T 4500 10500 5 10 0 1 0 0 1
footprint=TSSOP28
T 6300 10700 5 10 1 1 0 0 1
device=AD9200
T 5000 10700 5 10 1 1 0 0 1
refdes=U203
}
N 7400 7900 9100 7900 4
{
T 7900 7900 5 10 1 1 0 0 1
netname=FPGA_CLK20
}
C 7500 7400 1 0 0 EMBEDDEDgnd-1.sym
[
P 7600 7500 7600 7700 1 0 1
{
T 7658 7561 5 4 0 1 0 0 1
pintype=pwr
T 7658 7561 5 4 0 1 0 0 1
pinlabel=1
T 7658 7561 5 4 0 0 0 0 1
pinseq=1
T 7658 7561 5 4 0 1 0 0 1
pinnumber=1
}
L 7500 7500 7700 7500 3 0 0 0 -1 -1
L 7555 7450 7645 7450 3 0 0 0 -1 -1
L 7580 7410 7620 7410 3 0 0 0 -1 -1
T 7800 7450 8 10 0 0 0 0 1
net=GND:1
]
C 4400 7400 1 0 0 EMBEDDEDgnd-1.sym
[
P 4500 7500 4500 7700 1 0 1
{
T 4558 7561 5 4 0 1 0 0 1
pintype=pwr
T 4558 7561 5 4 0 1 0 0 1
pinlabel=1
T 4558 7561 5 4 0 0 0 0 1
pinseq=1
T 4558 7561 5 4 0 1 0 0 1
pinnumber=1
}
L 4400 7500 4600 7500 3 0 0 0 -1 -1
L 4455 7450 4545 7450 3 0 0 0 -1 -1
L 4480 7410 4520 7410 3 0 0 0 -1 -1
T 4700 7450 8 10 0 0 0 0 1
net=GND:1
]
N 7400 8100 7600 8100 4
N 7600 7700 7600 9900 4
N 7400 8300 7600 8300 4
N 4700 10500 4500 10500 4
N 4500 10500 4500 7700 4
N 4700 7900 4500 7900 4
C 3900 11300 1 0 0 EMBEDDED3.3V-plus-1.sym
[
L 3950 11500 4250 11500 3 0 0 0 -1 -1
P 4100 11300 4100 11500 1 0 0
{
T 4150 11350 5 6 0 1 0 0 1
pinnumber=1
T 4150 11350 5 6 0 0 0 0 1
pinseq=1
T 4150 11350 5 6 0 1 0 0 1
pinlabel=1
T 4150 11350 5 6 0 1 0 0 1
pintype=pwr
}
T 4200 11300 8 8 0 0 0 0 1
net=+3.3V:1
T 3975 11550 9 8 1 0 0 0 1
+3.3V
]
N 4700 10300 4100 10300 4
N 4100 10300 4100 11300 4
C 3200 10000 1 0 1 EMBEDDEDoutput-1.sym
[
P 3200 10100 3000 10100 1 0 0
{
T 2950 10050 5 6 0 1 0 6 1
pinnumber=1
T 2950 10050 5 6 0 0 0 6 1
pinseq=1
}
L 3000 10200 3000 10000 3 0 0 0 -1 -1
L 3000 10200 2500 10200 3 0 0 0 -1 -1
L 2500 10200 2400 10100 3 0 0 0 -1 -1
L 2400 10100 2500 10000 3 0 0 0 -1 -1
L 2500 10000 3000 10000 3 0 0 0 -1 -1
T 3100 10300 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 3100 10300 5 10 0 0 0 6 1
device=OUTPUT
T 2300 10000 5 10 1 1 0 6 1
value=ADC_D0
T 3200 10000 5 10 0 0 0 6 1
net=ADC_D0:1
}
C 3200 9800 1 0 1 EMBEDDEDoutput-1.sym
[
P 3200 9900 3000 9900 1 0 0
{
T 2950 9850 5 6 0 1 0 6 1
pinnumber=1
T 2950 9850 5 6 0 0 0 6 1
pinseq=1
}
L 3000 10000 3000 9800 3 0 0 0 -1 -1
L 3000 10000 2500 10000 3 0 0 0 -1 -1
L 2500 10000 2400 9900 3 0 0 0 -1 -1
L 2400 9900 2500 9800 3 0 0 0 -1 -1
L 2500 9800 3000 9800 3 0 0 0 -1 -1
T 3100 10100 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 3100 10100 5 10 0 0 0 6 1
device=OUTPUT
T 2300 9800 5 10 1 1 0 6 1
value=ADC_D1
T 3200 9800 5 10 0 0 0 6 1
net=ADC_D1:1
}
C 3200 9600 1 0 1 EMBEDDEDoutput-1.sym
[
P 3200 9700 3000 9700 1 0 0
{
T 2950 9650 5 6 0 1 0 6 1
pinnumber=1
T 2950 9650 5 6 0 0 0 6 1
pinseq=1
}
L 3000 9800 3000 9600 3 0 0 0 -1 -1
L 3000 9800 2500 9800 3 0 0 0 -1 -1
L 2500 9800 2400 9700 3 0 0 0 -1 -1
L 2400 9700 2500 9600 3 0 0 0 -1 -1
L 2500 9600 3000 9600 3 0 0 0 -1 -1
T 3100 9900 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 3100 9900 5 10 0 0 0 6 1
device=OUTPUT
T 2300 9600 5 10 1 1 0 6 1
value=ADC_D2
T 3200 9600 5 10 0 0 0 6 1
net=ADC_D2:1
}
C 3200 9400 1 0 1 EMBEDDEDoutput-1.sym
[
P 3200 9500 3000 9500 1 0 0
{
T 2950 9450 5 6 0 1 0 6 1
pinnumber=1
T 2950 9450 5 6 0 0 0 6 1
pinseq=1
}
L 3000 9600 3000 9400 3 0 0 0 -1 -1
L 3000 9600 2500 9600 3 0 0 0 -1 -1
L 2500 9600 2400 9500 3 0 0 0 -1 -1
L 2400 9500 2500 9400 3 0 0 0 -1 -1
L 2500 9400 3000 9400 3 0 0 0 -1 -1
T 3100 9700 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 3100 9700 5 10 0 0 0 6 1
device=OUTPUT
T 2300 9400 5 10 1 1 0 6 1
value=ADC_D3
T 3200 9400 5 10 0 0 0 6 1
net=ADC_D3:1
}
C 3200 9200 1 0 1 EMBEDDEDoutput-1.sym
[
P 3200 9300 3000 9300 1 0 0
{
T 2950 9250 5 6 0 1 0 6 1
pinnumber=1
T 2950 9250 5 6 0 0 0 6 1
pinseq=1
}
L 3000 9400 3000 9200 3 0 0 0 -1 -1
L 3000 9400 2500 9400 3 0 0 0 -1 -1
L 2500 9400 2400 9300 3 0 0 0 -1 -1
L 2400 9300 2500 9200 3 0 0 0 -1 -1
L 2500 9200 3000 9200 3 0 0 0 -1 -1
T 3100 9500 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 3100 9500 5 10 0 0 0 6 1
device=OUTPUT
T 2300 9200 5 10 1 1 0 6 1
value=ADC_D4
T 3200 9200 5 10 0 0 0 6 1
net=ADC_D4:1
}
C 3200 9000 1 0 1 EMBEDDEDoutput-1.sym
[
P 3200 9100 3000 9100 1 0 0
{
T 2950 9050 5 6 0 1 0 6 1
pinnumber=1
T 2950 9050 5 6 0 0 0 6 1
pinseq=1
}
L 3000 9200 3000 9000 3 0 0 0 -1 -1
L 3000 9200 2500 9200 3 0 0 0 -1 -1
L 2500 9200 2400 9100 3 0 0 0 -1 -1
L 2400 9100 2500 9000 3 0 0 0 -1 -1
L 2500 9000 3000 9000 3 0 0 0 -1 -1
T 3100 9300 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 3100 9300 5 10 0 0 0 6 1
device=OUTPUT
T 2300 9000 5 10 1 1 0 6 1
value=ADC_D5
T 3200 9000 5 10 0 0 0 6 1
net=ADC_D5:1
}
C 3200 8800 1 0 1 EMBEDDEDoutput-1.sym
[
P 3200 8900 3000 8900 1 0 0
{
T 2950 8850 5 6 0 1 0 6 1
pinnumber=1
T 2950 8850 5 6 0 0 0 6 1
pinseq=1
}
L 3000 9000 3000 8800 3 0 0 0 -1 -1
L 3000 9000 2500 9000 3 0 0 0 -1 -1
L 2500 9000 2400 8900 3 0 0 0 -1 -1
L 2400 8900 2500 8800 3 0 0 0 -1 -1
L 2500 8800 3000 8800 3 0 0 0 -1 -1
T 3100 9100 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 3100 9100 5 10 0 0 0 6 1
device=OUTPUT
T 2300 8800 5 10 1 1 0 6 1
value=ADC_D6
T 3200 8800 5 10 0 0 0 6 1
net=ADC_D6:1
}
C 3200 8600 1 0 1 EMBEDDEDoutput-1.sym
[
P 3200 8700 3000 8700 1 0 0
{
T 2950 8650 5 6 0 1 0 6 1
pinnumber=1
T 2950 8650 5 6 0 0 0 6 1
pinseq=1
}
L 3000 8800 3000 8600 3 0 0 0 -1 -1
L 3000 8800 2500 8800 3 0 0 0 -1 -1
L 2500 8800 2400 8700 3 0 0 0 -1 -1
L 2400 8700 2500 8600 3 0 0 0 -1 -1
L 2500 8600 3000 8600 3 0 0 0 -1 -1
T 3100 8900 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 3100 8900 5 10 0 0 0 6 1
device=OUTPUT
T 2300 8600 5 10 1 1 0 6 1
value=ADC_D7
T 3200 8600 5 10 0 0 0 6 1
net=ADC_D7:1
}
C 3200 8400 1 0 1 EMBEDDEDoutput-1.sym
[
P 3200 8500 3000 8500 1 0 0
{
T 2950 8450 5 6 0 1 0 6 1
pinnumber=1
T 2950 8450 5 6 0 0 0 6 1
pinseq=1
}
L 3000 8600 3000 8400 3 0 0 0 -1 -1
L 3000 8600 2500 8600 3 0 0 0 -1 -1
L 2500 8600 2400 8500 3 0 0 0 -1 -1
L 2400 8500 2500 8400 3 0 0 0 -1 -1
L 2500 8400 3000 8400 3 0 0 0 -1 -1
T 3100 8700 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 3100 8700 5 10 0 0 0 6 1
device=OUTPUT
T 2300 8400 5 10 1 1 0 6 1
value=ADC_D8
T 3200 8400 5 10 0 0 0 6 1
net=ADC_D8:1
}
C 3200 8200 1 0 1 EMBEDDEDoutput-1.sym
[
P 3200 8300 3000 8300 1 0 0
{
T 2950 8250 5 6 0 1 0 6 1
pinnumber=1
T 2950 8250 5 6 0 0 0 6 1
pinseq=1
}
L 3000 8400 3000 8200 3 0 0 0 -1 -1
L 3000 8400 2500 8400 3 0 0 0 -1 -1
L 2500 8400 2400 8300 3 0 0 0 -1 -1
L 2400 8300 2500 8200 3 0 0 0 -1 -1
L 2500 8200 3000 8200 3 0 0 0 -1 -1
T 3100 8500 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 3100 8500 5 10 0 0 0 6 1
device=OUTPUT
T 2300 8200 5 10 1 1 0 6 1
value=ADC_D9
T 3200 8200 5 10 0 0 0 6 1
net=ADC_D9:1
}
C 3200 8000 1 0 1 EMBEDDEDoutput-1.sym
[
P 3200 8100 3000 8100 1 0 0
{
T 2950 8050 5 6 0 1 0 6 1
pinnumber=1
T 2950 8050 5 6 0 0 0 6 1
pinseq=1
}
L 3000 8200 3000 8000 3 0 0 0 -1 -1
L 3000 8200 2500 8200 3 0 0 0 -1 -1
L 2500 8200 2400 8100 3 0 0 0 -1 -1
L 2400 8100 2500 8000 3 0 0 0 -1 -1
L 2500 8000 3000 8000 3 0 0 0 -1 -1
T 3100 8300 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 3100 8300 5 10 0 0 0 6 1
device=OUTPUT
T 2300 8000 5 10 1 1 0 6 1
value=ADC_OTR
T 3200 8000 5 10 0 0 0 6 1
net=ADC_OTR:1
}
N 3200 10100 4700 10100 4
N 3200 9900 4700 9900 4
N 3200 9700 4700 9700 4
N 3200 9500 4700 9500 4
N 3200 9300 4700 9300 4
N 3200 9100 4700 9100 4
N 3200 8900 4700 8900 4
N 3200 8700 4700 8700 4
N 3200 8500 4700 8500 4
N 3200 8300 4700 8300 4
N 3200 8100 4700 8100 4
C 2600 4500 1 0 0 EMBEDDEDlp2985.sym
[
B 2900 4800 1000 800 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 2900 5400 2600 5400 1 0 1
{
T 2700 5450 5 8 1 1 0 0 1
pinnumber=1
T 2700 5450 5 8 0 0 0 0 1
pinseq=1
T 3000 5400 5 10 1 1 0 0 1
value=IN
}
P 3400 4500 3400 4800 1 0 0
{
T 3300 4600 5 8 1 1 0 0 1
pinnumber=2
T 3300 4600 5 8 0 0 0 0 1
pinseq=2
T 3200 4900 5 10 1 1 0 0 1
value=GND
}
P 3900 5400 4200 5400 1 0 1
{
T 4030 5450 5 8 1 1 0 0 1
pinnumber=5
T 4030 5450 5 8 0 0 0 0 1
pinseq=5
T 3500 5400 5 10 1 1 0 0 1
value=OUT
}
P 2600 5100 2900 5100 1 0 0
{
T 2955 5095 5 10 1 1 0 0 1
pinlabel=EN
T 2805 5145 5 10 1 1 0 6 1
pinnumber=3
T 2600 5100 5 10 0 0 90 2 1
pinseq=3
}
P 4200 5100 3900 5100 1 0 0
{
T 3845 5095 5 10 1 1 0 6 1
pinlabel=BYP
T 3995 5145 5 10 1 1 0 0 1
pinnumber=4
T 4200 5100 5 10 0 0 90 0 1
pinseq=4
}
T 3100 5700 8 10 0 1 0 6 1
refdes=U?
T 2400 4100 5 10 0 0 0 0 1
pins=3
T 3295 5695 8 10 0 1 0 0 1
device=LP2985
T 795 2995 8 10 0 1 0 0 1
footprint=TSOP-5
]
{
T 795 2995 5 10 0 1 0 0 1
footprint=SOT23-95P-280L1-5N__LTC_S5_Package
T 3100 5700 5 10 1 1 0 6 1
refdes=U204
T 3295 5695 5 10 1 1 0 0 1
device=LP2985
}
C 4900 5400 1 0 0 EMBEDDEDgeneric-power.sym
[
P 5100 5400 5100 5600 1 0 0
{
T 5150 5450 5 6 0 1 0 0 1
pinnumber=1
T 5150 5450 5 6 0 0 0 0 1
pinseq=1
T 5150 5450 5 6 0 1 0 0 1
pinlabel=1
T 5150 5450 5 6 0 1 0 0 1
pintype=pwr
}
L 4950 5600 5250 5600 3 0 0 0 -1 -1
T 5100 5650 8 10 0 1 0 3 1
net=Vcc:1
]
{
T 5100 5650 5 10 0 1 0 3 1
net=3v3_ana:1
T 4700 5700 5 10 1 1 0 0 1
value=3v3_ana
}
C 5400 4000 1 90 0 EMBEDDEDcapacitor-1.sym
[
L 5200 4400 5200 4200 3 0 0 0 -1 -1
L 5200 4700 5200 4500 3 0 0 0 -1 -1
L 5000 4500 5400 4500 3 0 0 0 -1 -1
L 5000 4400 5400 4400 3 0 0 0 -1 -1
P 5200 4900 5200 4700 1 0 0
{
T 5200 4700 5 8 0 1 90 8 1
pintype=pas
T 5200 4700 9 8 0 1 90 6 1
pinlabel=2
T 5250 4750 5 8 0 1 90 2 1
pinseq=2
T 5150 4750 5 8 0 1 90 0 1
pinnumber=2
}
P 5200 4000 5200 4200 1 0 0
{
T 5200 4200 5 8 0 1 90 2 1
pintype=pas
T 5200 4200 9 8 0 1 90 0 1
pinlabel=1
T 5250 4150 5 8 0 1 90 8 1
pinseq=1
T 5150 4150 5 8 0 1 90 6 1
pinnumber=1
}
T 4500 4200 5 10 0 0 90 0 1
symversion=0.1
T 4300 4200 5 10 0 0 90 0 1
numslots=0
T 4100 4200 5 10 0 0 90 0 1
description=capacitor
T 4900 4200 8 10 0 1 90 0 1
refdes=C?
T 4700 4200 5 10 0 0 90 0 1
device=CAPACITOR
]
{
T 4700 4200 5 10 0 0 90 0 1
device=CAPACITOR
T 5400 4000 5 10 0 0 0 0 1
footprint=my_0805
T 5100 4300 5 10 1 1 180 0 1
refdes=C211
T 4300 4000 5 10 1 1 0 0 1
value=10uF 25V
}
C 4400 4000 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 4200 4000 4200 4200 1 0 0
{
T 4150 4150 5 8 0 1 90 6 1
pinnumber=1
T 4250 4150 5 8 0 1 90 8 1
pinseq=1
T 4200 4200 9 8 0 1 90 0 1
pinlabel=1
T 4200 4200 5 8 0 1 90 2 1
pintype=pas
}
P 4200 4900 4200 4700 1 0 0
{
T 4150 4750 5 8 0 1 90 0 1
pinnumber=2
T 4250 4750 5 8 0 1 90 2 1
pinseq=2
T 4200 4700 9 8 0 1 90 6 1
pinlabel=2
T 4200 4700 5 8 0 1 90 8 1
pintype=pas
}
L 4000 4400 4400 4400 3 0 0 0 -1 -1
L 4000 4500 4400 4500 3 0 0 0 -1 -1
L 4200 4700 4200 4500 3 0 0 0 -1 -1
L 4200 4400 4200 4200 3 0 0 0 -1 -1
T 3700 4200 5 10 0 0 90 0 1
device=CAPACITOR
T 3900 4200 8 10 0 1 90 0 1
refdes=C?
T 3100 4200 5 10 0 0 90 0 1
description=capacitor
T 3300 4200 5 10 0 0 90 0 1
numslots=0
T 3500 4200 5 10 0 0 90 0 1
symversion=0.1
]
{
T 3700 4200 5 10 0 0 90 0 1
device=CAPACITOR
T 3500 4200 5 10 0 0 90 0 1
symversion=0.1
T 4400 4000 5 10 0 0 0 0 1
footprint=my_0603
T 4100 4300 5 10 1 1 180 0 1
refdes=C210
T 3500 4000 5 10 1 1 0 0 1
value=0.01uF
}
N 2600 5100 2600 5400 4
N 4200 4900 4200 5100 4
N 5200 5400 5200 4900 4
N 3400 3800 3400 4500 4
N 5200 4000 5200 3800 4
N 4200 4000 4200 3800 4
C 1800 5400 1 0 0 EMBEDDED5V-plus-1.sym
[
P 2000 5400 2000 5600 1 0 0
{
T 2050 5450 5 6 0 1 0 0 1
pinnumber=1
T 2050 5450 5 6 0 0 0 0 1
pinseq=1
T 2050 5450 5 6 0 1 0 0 1
pinlabel=1
T 2050 5450 5 6 0 1 0 0 1
pintype=pwr
}
L 1850 5600 2150 5600 3 0 0 0 -1 -1
T 1875 5650 9 8 1 0 0 0 1
+5V
T 2100 5400 8 8 0 0 0 0 1
net=+5V:1
]
N 2000 5400 2600 5400 4
N 3400 3800 5200 3800 4
C 3300 3500 1 0 0 EMBEDDEDgnd-1.sym
[
P 3400 3600 3400 3800 1 0 1
{
T 3458 3661 5 4 0 1 0 0 1
pintype=pwr
T 3458 3661 5 4 0 1 0 0 1
pinlabel=1
T 3458 3661 5 4 0 0 0 0 1
pinseq=1
T 3458 3661 5 4 0 1 0 0 1
pinnumber=1
}
L 3300 3600 3500 3600 3 0 0 0 -1 -1
L 3355 3550 3445 3550 3 0 0 0 -1 -1
L 3380 3510 3420 3510 3 0 0 0 -1 -1
T 3600 3550 8 10 0 0 0 0 1
net=GND:1
]
N 4200 5400 5200 5400 4
C 4100 11000 1 180 0 EMBEDDEDcapacitor-1.sym
[
P 4100 10800 3900 10800 1 0 0
{
T 3950 10750 5 8 0 1 180 6 1
pinnumber=1
T 3950 10850 5 8 0 1 180 8 1
pinseq=1
T 3900 10800 9 8 0 1 180 0 1
pinlabel=1
T 3900 10800 5 8 0 1 180 2 1
pintype=pas
}
P 3200 10800 3400 10800 1 0 0
{
T 3350 10750 5 8 0 1 180 0 1
pinnumber=2
T 3350 10850 5 8 0 1 180 2 1
pinseq=2
T 3400 10800 9 8 0 1 180 6 1
pinlabel=2
T 3400 10800 5 8 0 1 180 8 1
pintype=pas
}
L 3700 10600 3700 11000 3 0 0 0 -1 -1
L 3600 10600 3600 11000 3 0 0 0 -1 -1
L 3400 10800 3600 10800 3 0 0 0 -1 -1
L 3700 10800 3900 10800 3 0 0 0 -1 -1
T 3900 10300 5 10 0 0 180 0 1
device=CAPACITOR
T 3900 10500 8 10 0 1 180 0 1
refdes=C?
T 3900 9700 5 10 0 0 180 0 1
description=capacitor
T 3900 9900 5 10 0 0 180 0 1
numslots=0
T 3900 10100 5 10 0 0 180 0 1
symversion=0.1
]
{
T 3900 10300 5 10 0 0 180 0 1
device=CAPACITOR
T 3900 10100 5 10 0 0 180 0 1
symversion=0.1
T 4100 11000 5 10 0 0 90 0 1
footprint=my_0603
T 3400 11200 5 10 1 1 0 0 1
refdes=C203
T 3900 11200 5 10 1 1 180 0 1
value=0.1uF
}
C 3100 10500 1 0 0 EMBEDDEDgnd-1.sym
[
P 3200 10600 3200 10800 1 0 1
{
T 3258 10661 5 4 0 1 0 0 1
pintype=pwr
T 3258 10661 5 4 0 1 0 0 1
pinlabel=1
T 3258 10661 5 4 0 0 0 0 1
pinseq=1
T 3258 10661 5 4 0 1 0 0 1
pinnumber=1
}
L 3100 10600 3300 10600 3 0 0 0 -1 -1
L 3155 10550 3245 10550 3 0 0 0 -1 -1
L 3180 10510 3220 10510 3 0 0 0 -1 -1
T 3400 10550 8 10 0 0 0 0 1
net=GND:1
]
C 7800 11100 1 0 0 EMBEDDEDgeneric-power.sym
[
P 8000 11100 8000 11300 1 0 0
{
T 8050 11150 5 6 0 1 0 0 1
pinnumber=1
T 8050 11150 5 6 0 0 0 0 1
pinseq=1
T 8050 11150 5 6 0 1 0 0 1
pinlabel=1
T 8050 11150 5 6 0 1 0 0 1
pintype=pwr
}
L 7850 11300 8150 11300 3 0 0 0 -1 -1
T 8000 11350 8 10 0 1 0 3 1
net=Vcc:1
]
{
T 8000 11350 5 10 0 1 0 3 1
net=3v3_ana:1
T 7600 11400 5 10 1 1 0 0 1
value=3v3_ana
}
N 7400 10500 8000 10500 4
N 8000 9500 8000 11100 4
C 8900 10900 1 180 0 EMBEDDEDcapacitor-1.sym
[
P 8900 10700 8700 10700 1 0 0
{
T 8750 10650 5 8 0 1 180 6 1
pinnumber=1
T 8750 10750 5 8 0 1 180 8 1
pinseq=1
T 8700 10700 9 8 0 1 180 0 1
pinlabel=1
T 8700 10700 5 8 0 1 180 2 1
pintype=pas
}
P 8000 10700 8200 10700 1 0 0
{
T 8150 10650 5 8 0 1 180 0 1
pinnumber=2
T 8150 10750 5 8 0 1 180 2 1
pinseq=2
T 8200 10700 9 8 0 1 180 6 1
pinlabel=2
T 8200 10700 5 8 0 1 180 8 1
pintype=pas
}
L 8500 10500 8500 10900 3 0 0 0 -1 -1
L 8400 10500 8400 10900 3 0 0 0 -1 -1
L 8200 10700 8400 10700 3 0 0 0 -1 -1
L 8500 10700 8700 10700 3 0 0 0 -1 -1
T 8700 10200 5 10 0 0 180 0 1
device=CAPACITOR
T 8700 10400 8 10 0 1 180 0 1
refdes=C?
T 8700 9600 5 10 0 0 180 0 1
description=capacitor
T 8700 9800 5 10 0 0 180 0 1
numslots=0
T 8700 10000 5 10 0 0 180 0 1
symversion=0.1
]
{
T 8700 10200 5 10 0 0 180 0 1
device=CAPACITOR
T 8700 10000 5 10 0 0 180 0 1
symversion=0.1
T 8900 10900 5 10 0 0 90 0 1
footprint=my_0603
T 8200 11100 5 10 1 1 0 0 1
refdes=C204
T 8700 11100 5 10 1 1 180 0 1
value=0.1uF
}
C 8800 10400 1 0 0 EMBEDDEDgnd-1.sym
[
P 8900 10500 8900 10700 1 0 1
{
T 8958 10561 5 4 0 1 0 0 1
pintype=pwr
T 8958 10561 5 4 0 1 0 0 1
pinlabel=1
T 8958 10561 5 4 0 0 0 0 1
pinseq=1
T 8958 10561 5 4 0 1 0 0 1
pinnumber=1
}
L 8800 10500 9000 10500 3 0 0 0 -1 -1
L 8855 10450 8945 10450 3 0 0 0 -1 -1
L 8880 10410 8920 10410 3 0 0 0 -1 -1
T 9100 10450 8 10 0 0 0 0 1
net=GND:1
]
N 7400 10300 21900 10300 4
{
T 9500 10300 5 10 1 1 0 0 1
netname=LOG_VIDEO
}
C 12100 9000 1 180 0 EMBEDDEDcapacitor-1.sym
[
P 12100 8800 11900 8800 1 0 0
{
T 11950 8750 5 8 0 1 180 6 1
pinnumber=1
T 11950 8850 5 8 0 1 180 8 1
pinseq=1
T 11900 8800 9 8 0 1 180 0 1
pinlabel=1
T 11900 8800 5 8 0 1 180 2 1
pintype=pas
}
P 11200 8800 11400 8800 1 0 0
{
T 11350 8750 5 8 0 1 180 0 1
pinnumber=2
T 11350 8850 5 8 0 1 180 2 1
pinseq=2
T 11400 8800 9 8 0 1 180 6 1
pinlabel=2
T 11400 8800 5 8 0 1 180 8 1
pintype=pas
}
L 11700 8600 11700 9000 3 0 0 0 -1 -1
L 11600 8600 11600 9000 3 0 0 0 -1 -1
L 11400 8800 11600 8800 3 0 0 0 -1 -1
L 11700 8800 11900 8800 3 0 0 0 -1 -1
T 11900 8300 5 10 0 0 180 0 1
device=CAPACITOR
T 11900 8500 8 10 0 1 180 0 1
refdes=C?
T 11900 7700 5 10 0 0 180 0 1
description=capacitor
T 11900 7900 5 10 0 0 180 0 1
numslots=0
T 11900 8100 5 10 0 0 180 0 1
symversion=0.1
]
{
T 11900 8300 5 10 0 0 180 0 1
device=CAPACITOR
T 11900 8100 5 10 0 0 180 0 1
symversion=0.1
T 12100 9000 5 10 0 0 90 0 1
footprint=my_0603
T 11400 9200 5 10 1 1 0 0 1
refdes=C207
T 11900 9200 5 10 1 1 180 0 1
value=0.1uF
}
C 12100 9900 1 180 0 EMBEDDEDcapacitor-1.sym
[
P 12100 9700 11900 9700 1 0 0
{
T 11950 9650 5 8 0 1 180 6 1
pinnumber=1
T 11950 9750 5 8 0 1 180 8 1
pinseq=1
T 11900 9700 9 8 0 1 180 0 1
pinlabel=1
T 11900 9700 5 8 0 1 180 2 1
pintype=pas
}
P 11200 9700 11400 9700 1 0 0
{
T 11350 9650 5 8 0 1 180 0 1
pinnumber=2
T 11350 9750 5 8 0 1 180 2 1
pinseq=2
T 11400 9700 9 8 0 1 180 6 1
pinlabel=2
T 11400 9700 5 8 0 1 180 8 1
pintype=pas
}
L 11700 9500 11700 9900 3 0 0 0 -1 -1
L 11600 9500 11600 9900 3 0 0 0 -1 -1
L 11400 9700 11600 9700 3 0 0 0 -1 -1
L 11700 9700 11900 9700 3 0 0 0 -1 -1
T 11900 9200 5 10 0 0 180 0 1
device=CAPACITOR
T 11900 9400 8 10 0 1 180 0 1
refdes=C?
T 11900 8600 5 10 0 0 180 0 1
description=capacitor
T 11900 8800 5 10 0 0 180 0 1
numslots=0
T 11900 9000 5 10 0 0 180 0 1
symversion=0.1
]
{
T 11900 9200 5 10 0 0 180 0 1
device=CAPACITOR
T 11900 9000 5 10 0 0 180 0 1
symversion=0.1
T 12100 9900 5 10 0 0 90 0 1
footprint=my_0603
T 11400 10100 5 10 1 1 0 0 1
refdes=C206
T 11900 10100 5 10 1 1 180 0 1
value=0.1uF
}
C 10600 9700 1 270 0 EMBEDDEDcapacitor-1.sym
[
P 10800 9700 10800 9500 1 0 0
{
T 10850 9550 5 8 0 1 270 6 1
pinnumber=1
T 10750 9550 5 8 0 1 270 8 1
pinseq=1
T 10800 9500 9 8 0 1 270 0 1
pinlabel=1
T 10800 9500 5 8 0 1 270 2 1
pintype=pas
}
P 10800 8800 10800 9000 1 0 0
{
T 10850 8950 5 8 0 1 270 0 1
pinnumber=2
T 10750 8950 5 8 0 1 270 2 1
pinseq=2
T 10800 9000 9 8 0 1 270 6 1
pinlabel=2
T 10800 9000 5 8 0 1 270 8 1
pintype=pas
}
L 11000 9300 10600 9300 3 0 0 0 -1 -1
L 11000 9200 10600 9200 3 0 0 0 -1 -1
L 10800 9000 10800 9200 3 0 0 0 -1 -1
L 10800 9300 10800 9500 3 0 0 0 -1 -1
T 11300 9500 5 10 0 0 270 0 1
device=CAPACITOR
T 11100 9500 8 10 0 1 270 0 1
refdes=C?
T 11900 9500 5 10 0 0 270 0 1
description=capacitor
T 11700 9500 5 10 0 0 270 0 1
numslots=0
T 11500 9500 5 10 0 0 270 0 1
symversion=0.1
]
{
T 11300 9500 5 10 0 0 270 0 1
device=CAPACITOR
T 11500 9500 5 10 0 0 270 0 1
symversion=0.1
T 10600 9700 5 10 0 0 180 0 1
footprint=my_0603
T 10200 9000 5 10 1 1 0 0 1
refdes=C205
T 10200 8800 5 10 1 1 0 0 1
value=0.1uF
}
C 10200 8800 1 90 0 EMBEDDEDcapacitor-1.sym
[
L 10000 9200 10000 9000 3 0 0 0 -1 -1
L 10000 9500 10000 9300 3 0 0 0 -1 -1
L 9800 9300 10200 9300 3 0 0 0 -1 -1
L 9800 9200 10200 9200 3 0 0 0 -1 -1
P 10000 9700 10000 9500 1 0 0
{
T 10000 9500 5 8 0 1 90 8 1
pintype=pas
T 10000 9500 9 8 0 1 90 6 1
pinlabel=2
T 10050 9550 5 8 0 1 90 2 1
pinseq=2
T 9950 9550 5 8 0 1 90 0 1
pinnumber=2
}
P 10000 8800 10000 9000 1 0 0
{
T 10000 9000 5 8 0 1 90 2 1
pintype=pas
T 10000 9000 9 8 0 1 90 0 1
pinlabel=1
T 10050 8950 5 8 0 1 90 8 1
pinseq=1
T 9950 8950 5 8 0 1 90 6 1
pinnumber=1
}
T 9300 9000 5 10 0 0 90 0 1
symversion=0.1
T 9100 9000 5 10 0 0 90 0 1
numslots=0
T 8900 9000 5 10 0 0 90 0 1
description=capacitor
T 9700 9000 8 10 0 1 90 0 1
refdes=C?
T 9500 9000 5 10 0 0 90 0 1
device=CAPACITOR
]
{
T 9500 9000 5 10 0 0 90 0 1
device=CAPACITOR
T 10200 8800 5 10 0 0 0 0 1
footprint=my_0805
T 9900 9100 5 10 1 1 180 0 1
refdes=C206
T 9100 8800 5 10 1 1 0 0 1
value=10uF 25V
}
C 12000 8300 1 0 0 EMBEDDEDgnd-1.sym
[
P 12100 8400 12100 8600 1 0 1
{
T 12158 8461 5 4 0 1 0 0 1
pintype=pwr
T 12158 8461 5 4 0 1 0 0 1
pinlabel=1
T 12158 8461 5 4 0 0 0 0 1
pinseq=1
T 12158 8461 5 4 0 1 0 0 1
pinnumber=1
}
L 12000 8400 12200 8400 3 0 0 0 -1 -1
L 12055 8350 12145 8350 3 0 0 0 -1 -1
L 12080 8310 12120 8310 3 0 0 0 -1 -1
T 12300 8350 8 10 0 0 0 0 1
net=GND:1
]
N 12100 8600 12100 9700 4
N 7400 9700 11200 9700 4
N 8800 8800 11200 8800 4
N 7400 9300 8800 9300 4
N 8800 9300 8800 8800 4
N 7400 8500 7600 8500 4
T 7700 8400 9 10 1 0 0 0 1
2V Ref
N 7400 9500 8000 9500 4
N 7400 9900 7600 9900 4
C 10300 8400 1 270 0 EMBEDDEDcapacitor-1.sym
[
P 10500 8400 10500 8200 1 0 0
{
T 10550 8250 5 8 0 1 270 6 1
pinnumber=1
T 10450 8250 5 8 0 1 270 8 1
pinseq=1
T 10500 8200 9 8 0 1 270 0 1
pinlabel=1
T 10500 8200 5 8 0 1 270 2 1
pintype=pas
}
P 10500 7500 10500 7700 1 0 0
{
T 10550 7650 5 8 0 1 270 0 1
pinnumber=2
T 10450 7650 5 8 0 1 270 2 1
pinseq=2
T 10500 7700 9 8 0 1 270 6 1
pinlabel=2
T 10500 7700 5 8 0 1 270 8 1
pintype=pas
}
L 10700 8000 10300 8000 3 0 0 0 -1 -1
L 10700 7900 10300 7900 3 0 0 0 -1 -1
L 10500 7700 10500 7900 3 0 0 0 -1 -1
L 10500 8000 10500 8200 3 0 0 0 -1 -1
T 11000 8200 5 10 0 0 270 0 1
device=CAPACITOR
T 10800 8200 8 10 0 1 270 0 1
refdes=C?
T 11600 8200 5 10 0 0 270 0 1
description=capacitor
T 11400 8200 5 10 0 0 270 0 1
numslots=0
T 11200 8200 5 10 0 0 270 0 1
symversion=0.1
]
{
T 11000 8200 5 10 0 0 270 0 1
device=CAPACITOR
T 11200 8200 5 10 0 0 270 0 1
symversion=0.1
T 10300 8400 5 10 0 0 180 0 1
footprint=my_0603
T 10700 7900 5 10 1 1 0 0 1
refdes=C209
T 10700 7700 5 10 1 1 0 0 1
value=0.1uF
}
C 9400 8400 1 270 0 EMBEDDEDcapacitor-1.sym
[
P 9600 8400 9600 8200 1 0 0
{
T 9650 8250 5 8 0 1 270 6 1
pinnumber=1
T 9550 8250 5 8 0 1 270 8 1
pinseq=1
T 9600 8200 9 8 0 1 270 0 1
pinlabel=1
T 9600 8200 5 8 0 1 270 2 1
pintype=pas
}
P 9600 7500 9600 7700 1 0 0
{
T 9650 7650 5 8 0 1 270 0 1
pinnumber=2
T 9550 7650 5 8 0 1 270 2 1
pinseq=2
T 9600 7700 9 8 0 1 270 6 1
pinlabel=2
T 9600 7700 5 8 0 1 270 8 1
pintype=pas
}
L 9800 8000 9400 8000 3 0 0 0 -1 -1
L 9800 7900 9400 7900 3 0 0 0 -1 -1
L 9600 7700 9600 7900 3 0 0 0 -1 -1
L 9600 8000 9600 8200 3 0 0 0 -1 -1
T 10100 8200 5 10 0 0 270 0 1
device=CAPACITOR
T 9900 8200 8 10 0 1 270 0 1
refdes=C?
T 10700 8200 5 10 0 0 270 0 1
description=capacitor
T 10500 8200 5 10 0 0 270 0 1
numslots=0
T 10300 8200 5 10 0 0 270 0 1
symversion=0.1
]
{
T 10100 8200 5 10 0 0 270 0 1
device=CAPACITOR
T 10300 8200 5 10 0 0 270 0 1
symversion=0.1
T 9400 8400 5 10 0 0 180 0 1
footprint=my_0603
T 9800 7900 5 10 1 1 0 0 1
refdes=C208
T 9800 7700 5 10 1 1 0 0 1
value=1uF
}
C 10000 7200 1 0 0 EMBEDDEDgnd-1.sym
[
P 10100 7300 10100 7500 1 0 1
{
T 10158 7361 5 4 0 1 0 0 1
pintype=pwr
T 10158 7361 5 4 0 1 0 0 1
pinlabel=1
T 10158 7361 5 4 0 0 0 0 1
pinseq=1
T 10158 7361 5 4 0 1 0 0 1
pinnumber=1
}
L 10000 7300 10200 7300 3 0 0 0 -1 -1
L 10055 7250 10145 7250 3 0 0 0 -1 -1
L 10080 7210 10120 7210 3 0 0 0 -1 -1
T 10300 7250 8 10 0 0 0 0 1
net=GND:1
]
N 9600 7500 10500 7500 4
N 7400 10100 8400 10100 4
N 8400 10100 8400 8400 4
N 8400 8400 10500 8400 4
N 7400 9100 8400 9100 4
N 7400 8700 7600 8700 4
C 17700 11100 1 0 0 EMBEDDEDADL5513.sym
[
P 20900 12800 20300 12800 1 0 0
{
T 20900 12800 5 10 0 0 180 0 1
pintype=pas
T 20245 12795 5 10 1 1 0 6 1
pinlabel=VSET
T 20395 12845 5 10 1 1 0 0 1
pinnumber=11
T 20900 12800 5 10 0 0 180 0 1
pinseq=11
}
P 20900 13000 20300 13000 1 0 0
{
T 20900 13000 5 10 0 0 180 0 1
pintype=pas
T 20245 12995 5 10 1 1 0 6 1
pinlabel=VOUT
T 20395 13045 5 10 1 1 0 0 1
pinnumber=12
T 20900 13000 5 10 0 0 180 0 1
pinseq=12
}
P 19400 14300 19400 13700 1 0 0
{
T 19400 14300 5 10 0 0 270 0 1
pintype=pas
T 19400 13645 5 10 1 1 90 6 1
pinlabel=CLPF
T 19350 13795 5 10 1 1 90 0 1
pinnumber=14
T 19400 14300 5 10 0 0 270 0 1
pinseq=14
}
P 19200 14300 19200 13700 1 0 0
{
T 19200 14300 5 10 0 0 270 0 1
pintype=pas
T 19200 13645 5 10 1 1 90 6 1
pinlabel=NC
T 19150 13795 5 10 1 1 90 0 1
pinnumber=15
T 19200 14300 5 10 0 0 270 0 1
pinseq=15
}
P 19000 14300 19000 13700 1 0 0
{
T 19000 14300 5 10 0 0 270 0 1
pintype=pas
T 19000 13645 5 10 1 1 90 6 1
pinlabel=NC
T 18950 13795 5 10 1 1 90 0 1
pinnumber=16
T 19000 14300 5 10 0 0 270 0 1
pinseq=16
}
P 17700 13000 18300 13000 1 0 0
{
T 17700 13000 5 10 0 0 0 0 1
pintype=pas
T 18355 12995 5 10 1 1 0 0 1
pinlabel=VPOS
T 18205 13045 5 10 1 1 0 6 1
pinnumber=1
T 17700 13000 5 10 0 0 0 0 1
pinseq=1
}
P 17700 12800 18300 12800 1 0 0
{
T 17700 12800 5 10 0 0 0 0 1
pintype=pas
T 18355 12795 5 10 1 1 0 0 1
pinlabel=INHI
T 18205 12845 5 10 1 1 0 6 1
pinnumber=2
T 17700 12800 5 10 0 0 0 0 1
pinseq=2
}
P 17700 12600 18300 12600 1 0 0
{
T 17700 12600 5 10 0 0 0 0 1
pintype=pas
T 18355 12595 5 10 1 1 0 0 1
pinlabel=INLO
T 18205 12645 5 10 1 1 0 6 1
pinnumber=3
T 17700 12600 5 10 0 0 0 0 1
pinseq=3
}
P 17700 12400 18300 12400 1 0 0
{
T 17700 12400 5 10 0 0 0 0 1
pintype=pas
T 18355 12395 5 10 1 1 0 0 1
pinlabel=VPOS
T 18205 12445 5 10 1 1 0 6 1
pinnumber=4
T 17700 12400 5 10 0 0 0 0 1
pinseq=4
}
P 19000 11100 19000 11700 1 0 0
{
T 19000 11100 5 10 0 0 90 0 1
pintype=pas
T 19000 11755 5 10 1 1 90 0 1
pinlabel=NC
T 18950 11605 5 10 1 1 90 6 1
pinnumber=5
T 19000 11100 5 10 0 0 90 0 1
pinseq=5
}
P 19200 11100 19200 11700 1 0 0
{
T 19200 11100 5 10 0 0 90 0 1
pintype=pas
T 19200 11755 5 10 1 1 90 0 1
pinlabel=NC
T 19150 11605 5 10 1 1 90 6 1
pinnumber=6
T 19200 11100 5 10 0 0 90 0 1
pinseq=6
}
P 19400 11100 19400 11700 1 0 0
{
T 19400 11100 5 10 0 0 90 0 1
pintype=pas
T 19400 11755 5 10 1 1 90 0 1
pinlabel=NC
T 19350 11605 5 10 1 1 90 6 1
pinnumber=7
T 19400 11100 5 10 0 0 90 0 1
pinseq=7
}
P 19600 11100 19600 11700 1 0 0
{
T 19600 11100 5 10 0 0 90 0 1
pintype=pas
T 19600 11755 5 10 1 1 90 0 1
pinlabel=NC
T 19550 11605 5 10 1 1 90 6 1
pinnumber=8
T 19600 11100 5 10 0 0 90 0 1
pinseq=8
}
P 20900 12400 20300 12400 1 0 0
{
T 20900 12400 5 10 0 0 180 0 1
pintype=pas
T 20245 12395 5 10 1 1 0 6 1
pinlabel=TADJ
T 20395 12445 5 10 1 1 0 0 1
pinnumber=9
T 20900 12400 5 10 0 0 180 0 1
pinseq=9
}
P 20900 12600 20300 12600 1 0 0
{
T 20900 12600 5 10 0 0 180 0 1
pintype=pas
T 20245 12595 5 10 1 1 0 6 1
pinlabel=COMM
T 20395 12645 5 10 1 1 0 0 1
pinnumber=10
T 20900 12600 5 10 0 0 180 0 1
pinseq=10
}
L 18300 13500 18500 13700 3 0 0 0 -1 -1
T 20495 11695 8 10 0 1 0 0 1
footprint=LFCSP_VQ16
T 19295 12995 8 10 0 1 0 0 1
device=ADL5513
T 19595 13295 8 10 0 1 0 0 1
refdes=U?
L 18300 11700 18300 13500 3 0 0 0 -1 -1
L 20300 13700 20300 11700 3 0 0 0 -1 -1
L 20300 13700 18500 13700 3 0 0 0 -1 -1
L 20300 11700 18300 11700 3 0 0 0 -1 -1
P 20100 11100 20100 11700 1 0 0
{
T 20100 11100 5 10 0 0 0 0 1
pintype=unknown
T 20100 11755 5 10 1 1 90 0 1
pinlabel=PAD
T 20050 11605 5 10 1 1 90 6 1
pinnumber=17
T 20100 11100 5 10 0 0 0 0 1
pinseq=0
}
P 19600 14300 19600 13700 1 0 0
{
T 19600 14300 5 10 0 0 270 0 1
pintype=pas
T 19600 13645 5 10 1 1 90 6 1
pinlabel=NC
T 19550 13795 5 10 1 1 90 0 1
pinnumber=13
T 19600 14300 5 10 0 0 270 0 1
pinseq=13
}
]
{
T 20495 11695 5 10 0 1 0 0 1
footprint=LFCSP_VQ16
T 18995 12295 5 10 1 1 0 0 1
device=ADL5513
T 19195 12695 5 10 1 1 0 0 1
refdes=U205
}
C 19700 10800 1 0 0 EMBEDDEDgnd-1.sym
[
P 19800 10900 19800 11100 1 0 1
{
T 19858 10961 5 4 0 1 0 0 1
pintype=pwr
T 19858 10961 5 4 0 1 0 0 1
pinlabel=1
T 19858 10961 5 4 0 0 0 0 1
pinseq=1
T 19858 10961 5 4 0 1 0 0 1
pinnumber=1
}
L 19700 10900 19900 10900 3 0 0 0 -1 -1
L 19755 10850 19845 10850 3 0 0 0 -1 -1
L 19780 10810 19820 10810 3 0 0 0 -1 -1
T 20000 10850 8 10 0 0 0 0 1
net=GND:1
]
C 18200 14000 1 0 0 EMBEDDEDgnd-1.sym
[
P 18300 14100 18300 14300 1 0 1
{
T 18358 14161 5 4 0 1 0 0 1
pintype=pwr
T 18358 14161 5 4 0 1 0 0 1
pinlabel=1
T 18358 14161 5 4 0 0 0 0 1
pinseq=1
T 18358 14161 5 4 0 1 0 0 1
pinnumber=1
}
L 18200 14100 18400 14100 3 0 0 0 -1 -1
L 18255 14050 18345 14050 3 0 0 0 -1 -1
L 18280 14010 18320 14010 3 0 0 0 -1 -1
T 18500 14050 8 10 0 0 0 0 1
net=GND:1
]
N 18300 14300 19200 14300 4
N 19200 14300 19200 14700 4
N 19200 14700 19600 14700 4
N 19600 14700 19600 14300 4
N 19000 11100 21300 11100 4
C 16500 13300 1 180 0 EMBEDDEDcapacitor-1.sym
[
P 16500 13100 16300 13100 1 0 0
{
T 16350 13050 5 8 0 1 180 6 1
pinnumber=1
T 16350 13150 5 8 0 1 180 8 1
pinseq=1
T 16300 13100 9 8 0 1 180 0 1
pinlabel=1
T 16300 13100 5 8 0 1 180 2 1
pintype=pas
}
P 15600 13100 15800 13100 1 0 0
{
T 15750 13050 5 8 0 1 180 0 1
pinnumber=2
T 15750 13150 5 8 0 1 180 2 1
pinseq=2
T 15800 13100 9 8 0 1 180 6 1
pinlabel=2
T 15800 13100 5 8 0 1 180 8 1
pintype=pas
}
L 16100 12900 16100 13300 3 0 0 0 -1 -1
L 16000 12900 16000 13300 3 0 0 0 -1 -1
L 15800 13100 16000 13100 3 0 0 0 -1 -1
L 16100 13100 16300 13100 3 0 0 0 -1 -1
T 16300 12600 5 10 0 0 180 0 1
device=CAPACITOR
T 16300 12800 8 10 0 1 180 0 1
refdes=C?
T 16300 12000 5 10 0 0 180 0 1
description=capacitor
T 16300 12200 5 10 0 0 180 0 1
numslots=0
T 16300 12400 5 10 0 0 180 0 1
symversion=0.1
]
{
T 16300 12600 5 10 0 0 180 0 1
device=CAPACITOR
T 16300 12400 5 10 0 0 180 0 1
symversion=0.1
T 16500 13300 5 10 0 0 90 0 1
footprint=my_0603
T 15800 13500 5 10 1 1 0 0 1
refdes=C212
T 16300 13500 5 10 1 1 180 0 1
value=47nF
}
N 17700 12800 17000 12800 4
N 17000 12800 17000 13100 4
N 17000 13100 16500 13100 4
N 17700 12600 17000 12600 4
N 17000 12600 17000 12300 4
N 17000 12300 16500 12300 4
C 16500 12500 1 180 0 EMBEDDEDcapacitor-1.sym
[
P 16500 12300 16300 12300 1 0 0
{
T 16350 12250 5 8 0 1 180 6 1
pinnumber=1
T 16350 12350 5 8 0 1 180 8 1
pinseq=1
T 16300 12300 9 8 0 1 180 0 1
pinlabel=1
T 16300 12300 5 8 0 1 180 2 1
pintype=pas
}
P 15600 12300 15800 12300 1 0 0
{
T 15750 12250 5 8 0 1 180 0 1
pinnumber=2
T 15750 12350 5 8 0 1 180 2 1
pinseq=2
T 15800 12300 9 8 0 1 180 6 1
pinlabel=2
T 15800 12300 5 8 0 1 180 8 1
pintype=pas
}
L 16100 12100 16100 12500 3 0 0 0 -1 -1
L 16000 12100 16000 12500 3 0 0 0 -1 -1
L 15800 12300 16000 12300 3 0 0 0 -1 -1
L 16100 12300 16300 12300 3 0 0 0 -1 -1
T 16300 11800 5 10 0 0 180 0 1
device=CAPACITOR
T 16300 12000 8 10 0 1 180 0 1
refdes=C?
T 16300 11200 5 10 0 0 180 0 1
description=capacitor
T 16300 11400 5 10 0 0 180 0 1
numslots=0
T 16300 11600 5 10 0 0 180 0 1
symversion=0.1
]
{
T 16300 11800 5 10 0 0 180 0 1
device=CAPACITOR
T 16300 11600 5 10 0 0 180 0 1
symversion=0.1
T 16500 12500 5 10 0 0 90 0 1
footprint=my_0603
T 15800 12700 5 10 1 1 0 0 1
refdes=C213
T 16300 12700 5 10 1 1 180 0 1
value=47nF
}
C 16700 11600 1 270 0 EMBEDDEDcapacitor-1.sym
[
P 16900 11600 16900 11400 1 0 0
{
T 16950 11450 5 8 0 1 270 6 1
pinnumber=1
T 16850 11450 5 8 0 1 270 8 1
pinseq=1
T 16900 11400 9 8 0 1 270 0 1
pinlabel=1
T 16900 11400 5 8 0 1 270 2 1
pintype=pas
}
P 16900 10700 16900 10900 1 0 0
{
T 16950 10850 5 8 0 1 270 0 1
pinnumber=2
T 16850 10850 5 8 0 1 270 2 1
pinseq=2
T 16900 10900 9 8 0 1 270 6 1
pinlabel=2
T 16900 10900 5 8 0 1 270 8 1
pintype=pas
}
L 17100 11200 16700 11200 3 0 0 0 -1 -1
L 17100 11100 16700 11100 3 0 0 0 -1 -1
L 16900 10900 16900 11100 3 0 0 0 -1 -1
L 16900 11200 16900 11400 3 0 0 0 -1 -1
T 17400 11400 5 10 0 0 270 0 1
device=CAPACITOR
T 17200 11400 8 10 0 1 270 0 1
refdes=C?
T 18000 11400 5 10 0 0 270 0 1
description=capacitor
T 17800 11400 5 10 0 0 270 0 1
numslots=0
T 17600 11400 5 10 0 0 270 0 1
symversion=0.1
]
{
T 17400 11400 5 10 0 0 270 0 1
device=CAPACITOR
T 17600 11400 5 10 0 0 270 0 1
symversion=0.1
T 16700 11600 5 10 0 0 180 0 1
footprint=my_0603
T 17100 11100 5 10 1 1 0 0 1
refdes=C217
T 17100 10900 5 10 1 1 0 0 1
value=100F
}
C 15800 11600 1 270 0 EMBEDDEDcapacitor-1.sym
[
P 16000 11600 16000 11400 1 0 0
{
T 16050 11450 5 8 0 1 270 6 1
pinnumber=1
T 15950 11450 5 8 0 1 270 8 1
pinseq=1
T 16000 11400 9 8 0 1 270 0 1
pinlabel=1
T 16000 11400 5 8 0 1 270 2 1
pintype=pas
}
P 16000 10700 16000 10900 1 0 0
{
T 16050 10850 5 8 0 1 270 0 1
pinnumber=2
T 15950 10850 5 8 0 1 270 2 1
pinseq=2
T 16000 10900 9 8 0 1 270 6 1
pinlabel=2
T 16000 10900 5 8 0 1 270 8 1
pintype=pas
}
L 16200 11200 15800 11200 3 0 0 0 -1 -1
L 16200 11100 15800 11100 3 0 0 0 -1 -1
L 16000 10900 16000 11100 3 0 0 0 -1 -1
L 16000 11200 16000 11400 3 0 0 0 -1 -1
T 16500 11400 5 10 0 0 270 0 1
device=CAPACITOR
T 16300 11400 8 10 0 1 270 0 1
refdes=C?
T 17100 11400 5 10 0 0 270 0 1
description=capacitor
T 16900 11400 5 10 0 0 270 0 1
numslots=0
T 16700 11400 5 10 0 0 270 0 1
symversion=0.1
]
{
T 16500 11400 5 10 0 0 270 0 1
device=CAPACITOR
T 16700 11400 5 10 0 0 270 0 1
symversion=0.1
T 15800 11600 5 10 0 0 180 0 1
footprint=my_0603
T 16200 11100 5 10 1 1 0 0 1
refdes=C216
T 16200 10900 5 10 1 1 0 0 1
value=0.1uF
}
C 15800 14800 1 270 0 EMBEDDEDcapacitor-1.sym
[
P 16000 14800 16000 14600 1 0 0
{
T 16050 14650 5 8 0 1 270 6 1
pinnumber=1
T 15950 14650 5 8 0 1 270 8 1
pinseq=1
T 16000 14600 9 8 0 1 270 0 1
pinlabel=1
T 16000 14600 5 8 0 1 270 2 1
pintype=pas
}
P 16000 13900 16000 14100 1 0 0
{
T 16050 14050 5 8 0 1 270 0 1
pinnumber=2
T 15950 14050 5 8 0 1 270 2 1
pinseq=2
T 16000 14100 9 8 0 1 270 6 1
pinlabel=2
T 16000 14100 5 8 0 1 270 8 1
pintype=pas
}
L 16200 14400 15800 14400 3 0 0 0 -1 -1
L 16200 14300 15800 14300 3 0 0 0 -1 -1
L 16000 14100 16000 14300 3 0 0 0 -1 -1
L 16000 14400 16000 14600 3 0 0 0 -1 -1
T 16500 14600 5 10 0 0 270 0 1
device=CAPACITOR
T 16300 14600 8 10 0 1 270 0 1
refdes=C?
T 17100 14600 5 10 0 0 270 0 1
description=capacitor
T 16900 14600 5 10 0 0 270 0 1
numslots=0
T 16700 14600 5 10 0 0 270 0 1
symversion=0.1
]
{
T 16500 14600 5 10 0 0 270 0 1
device=CAPACITOR
T 16700 14600 5 10 0 0 270 0 1
symversion=0.1
T 15800 14800 5 10 0 0 180 0 1
footprint=my_0603
T 16200 14300 5 10 1 1 0 0 1
refdes=C214
T 16200 14100 5 10 1 1 0 0 1
value=0.1uF
}
C 16700 14800 1 270 0 EMBEDDEDcapacitor-1.sym
[
P 16900 14800 16900 14600 1 0 0
{
T 16950 14650 5 8 0 1 270 6 1
pinnumber=1
T 16850 14650 5 8 0 1 270 8 1
pinseq=1
T 16900 14600 9 8 0 1 270 0 1
pinlabel=1
T 16900 14600 5 8 0 1 270 2 1
pintype=pas
}
P 16900 13900 16900 14100 1 0 0
{
T 16950 14050 5 8 0 1 270 0 1
pinnumber=2
T 16850 14050 5 8 0 1 270 2 1
pinseq=2
T 16900 14100 9 8 0 1 270 6 1
pinlabel=2
T 16900 14100 5 8 0 1 270 8 1
pintype=pas
}
L 17100 14400 16700 14400 3 0 0 0 -1 -1
L 17100 14300 16700 14300 3 0 0 0 -1 -1
L 16900 14100 16900 14300 3 0 0 0 -1 -1
L 16900 14400 16900 14600 3 0 0 0 -1 -1
T 17400 14600 5 10 0 0 270 0 1
device=CAPACITOR
T 17200 14600 8 10 0 1 270 0 1
refdes=C?
T 18000 14600 5 10 0 0 270 0 1
description=capacitor
T 17800 14600 5 10 0 0 270 0 1
numslots=0
T 17600 14600 5 10 0 0 270 0 1
symversion=0.1
]
{
T 17400 14600 5 10 0 0 270 0 1
device=CAPACITOR
T 17600 14600 5 10 0 0 270 0 1
symversion=0.1
T 16700 14800 5 10 0 0 180 0 1
footprint=my_0603
T 17100 14300 5 10 1 1 0 0 1
refdes=C215
T 17100 14100 5 10 1 1 0 0 1
value=100pF
}
C 15300 14800 1 0 0 EMBEDDEDgeneric-power.sym
[
P 15500 14800 15500 15000 1 0 0
{
T 15550 14850 5 6 0 1 0 0 1
pinnumber=1
T 15550 14850 5 6 0 0 0 0 1
pinseq=1
T 15550 14850 5 6 0 1 0 0 1
pinlabel=1
T 15550 14850 5 6 0 1 0 0 1
pintype=pwr
}
L 15350 15000 15650 15000 3 0 0 0 -1 -1
T 15500 15050 8 10 0 1 0 3 1
net=Vcc:1
]
{
T 15500 15050 5 10 0 1 0 3 1
net=3v3_ana:1
T 15100 15100 5 10 1 1 0 0 1
value=3v3_ana
}
C 15100 11600 1 0 0 EMBEDDEDgeneric-power.sym
[
P 15300 11600 15300 11800 1 0 0
{
T 15350 11650 5 6 0 1 0 0 1
pinnumber=1
T 15350 11650 5 6 0 0 0 0 1
pinseq=1
T 15350 11650 5 6 0 1 0 0 1
pinlabel=1
T 15350 11650 5 6 0 1 0 0 1
pintype=pwr
}
L 15150 11800 15450 11800 3 0 0 0 -1 -1
T 15300 11850 8 10 0 1 0 3 1
net=Vcc:1
]
{
T 15300 11850 5 10 0 1 0 3 1
net=3v3_ana:1
T 14900 11900 5 10 1 1 0 0 1
value=3v3_ana
}
C 16300 10400 1 0 0 EMBEDDEDgnd-1.sym
[
P 16400 10500 16400 10700 1 0 1
{
T 16458 10561 5 4 0 1 0 0 1
pintype=pwr
T 16458 10561 5 4 0 1 0 0 1
pinlabel=1
T 16458 10561 5 4 0 0 0 0 1
pinseq=1
T 16458 10561 5 4 0 1 0 0 1
pinnumber=1
}
L 16300 10500 16500 10500 3 0 0 0 -1 -1
L 16355 10450 16445 10450 3 0 0 0 -1 -1
L 16380 10410 16420 10410 3 0 0 0 -1 -1
T 16600 10450 8 10 0 0 0 0 1
net=GND:1
]
C 16400 13600 1 0 0 EMBEDDEDgnd-1.sym
[
P 16500 13700 16500 13900 1 0 1
{
T 16558 13761 5 4 0 1 0 0 1
pintype=pwr
T 16558 13761 5 4 0 1 0 0 1
pinlabel=1
T 16558 13761 5 4 0 0 0 0 1
pinseq=1
T 16558 13761 5 4 0 1 0 0 1
pinnumber=1
}
L 16400 13700 16600 13700 3 0 0 0 -1 -1
L 16455 13650 16545 13650 3 0 0 0 -1 -1
L 16480 13610 16520 13610 3 0 0 0 -1 -1
T 16700 13650 8 10 0 0 0 0 1
net=GND:1
]
N 16000 13900 16900 13900 4
N 16000 10700 16900 10700 4
N 15300 11600 17700 11600 4
N 17700 11600 17700 12400 4
N 15500 14800 17700 14800 4
N 17700 14800 17700 13000 4
N 20900 12600 21300 12600 4
N 21300 11100 21300 12600 4
N 21900 10300 21900 13000 4
N 21900 13000 20900 13000 4
N 20900 12800 21900 12800 4
