---
simd: 'XXXX'
title: Title of SIMD
authors:
  - (fill in with names of authors)
category: Standard
type: Core
status: Draft
created: (fill me in with today's date, YYYY-MM-DD)
feature: (fill in with feature tracking issues once accepted)
supersedes: (optional - fill this in if the SIMD supersedes a previous SIMD)
extends: (optional - fill this in if the SIMD extends the design of a previous
 SIMD)
---

## Summary

The layout of instructions is:
bit index | meaning
--- | ---
2..0 | instruction class
7..3 | operation code
11..8 | destination register
15..12 | source register
31..16 | offset
63..32 | immediate

Registers:
- `r0` to `r9` are general purpose 64 bit registers
- `r10` is the frame pointer, as `src` always valid except in the `callx` operation, as `dst` only valid in memory store operations
- `r11` is the stack pointer, as `src` never valid, as `dst` only valid in the `add64 dst, imm` operation

The following Rust equivalents assume that:
- `src` and `dst` registers are `u64`
- `imm` is `u32`
- `off` is `u16`

### 32 bit Arithmetic and Logic
opcode (hex / bin) | assembler mnemonic | Rust equivalent
--- | --- | ---
`04` / `00000100` | `add dst, imm` | `dst = (dst as u32).wrapping_add(imm) as u64`
`0C` / `00001100` | `add dst, src` | `dst = (dst as u32).wrapping_add(src as u32) as u64`
`14` / `00010100` | `sub dst, imm` | `dst = imm.wrapping_sub(dst as u32) as u64`
`1C` / `00011100` | `sub dst, src` | `dst = (dst as u32).wrapping_sub(src as u32) as u64`
`24` / `00100100` |  -- reserved --
`2C` / `00101100` |  -- reserved --
`34` / `00110100` |  -- reserved --
`3C` / `00111100` |  -- reserved --
`44` / `01000100` | `or dst, imm` | `dst = (dst as u32).or(imm) as u64`
`4C` / `01001100` | `or dst, src` | `dst = (dst as u32).or(src as u32) as u64`
`54` / `01010100` | `and dst, imm` | `dst = (dst as u32).and(imm) as u64`
`5C` / `01011100` | `and dst, src` | `dst = (dst as u32).and(src as u32) as u64`
`64` / `01100100` | `lsh dst, imm` | `dst = (dst as u32).wrapping_shl(imm) as u64`
`6C` / `01101100` | `lsh dst, src` | `dst = (dst as u32).wrapping_shl(src as u32) as u64`
`74` / `01110100` | `rsh dst, imm` | `dst = (dst as u32).wrapping_shr(imm) as u64`
`7C` / `01111100` | `rsh dst, src` | `dst = (dst as u32).wrapping_shr(src as u32) as u64`
`84` / `10000100` |  -- reserved --
`8C` / `10001100` |  -- reserved --
`94` / `10010100` |  -- reserved --
`9C` / `10011100` |  -- reserved --
`A4` / `10100100` | `xor dst, imm` | `dst = (dst as u32).xor(imm) as u64`
`AC` / `10101100` | `xor dst, src` | `dst = (dst as u32).xor(src as u32) as u64`
`B4` / `10110100` | `mov dst, imm` | `dst = imm as i32 as i64 as u64`
`BC` / `10111100` | `mov dst, src` | `dst = src as i32 as i64 as u64`
`C4` / `11000100` | `ash dst, imm` | `dst = (dst as i32).wrapping_shr(imm) as u32 as u64`
`CC` / `11001100` | `ash dst, src` | `dst = (dst as i32).wrapping_shr(src as u32) as u32 as u64`
`D4` / `11010100` | -- reserved --
`DC` / `11011100` | `be dst, imm=16/32/64`
`E4` / `11100100` | -- reserved --
`EC` / `11101100` | -- reserved --
`F4` / `11110100` | -- reserved --
`FC` / `11111100` | -- reserved --

### 64 bit Arithmetic and Logic
opcode (hex / bin) | assembler mnemonic | Rust equivalent
--- | --- | ---
`07` / `00000111` | `add64 dst, imm` | `dst = dst.wrapping_add(imm as i32 as i64 as u64)`
`0F` / `00001111` | `add64 dst, src` | `dst = dst.wrapping_add(src)`
`17` / `00010111` | `sub64 dst, imm` | `dst = (imm as i32 as i64 as u64).wrapping_sub(dst)`
`1F` / `00011111` | `sub64 dst, src` | `dst = dst.wrapping_sub(src)`
`27` / `00100111` |  -- reserved --
`2F` / `00101111` |  -- reserved --
`37` / `00110111` |  -- reserved --
`3F` / `00111111` |  -- reserved --
`47` / `01000111` | `or64 dst, imm` | `dst = dst.or(imm)`
`4F` / `01001111` | `or64 dst, src` | `dst = dst.or(src)`
`57` / `01010111` | `and64 dst, imm` | `dst = dst.and(imm)`
`5F` / `01011111` | `and64 dst, src` | `dst = dst.and(src)`
`67` / `01100111` | `lsh64 dst, imm` | `dst = dst.wrapping_shl(imm)`
`6F` / `01101111` | `lsh64 dst, src` | `dst = dst.wrapping_shl(src as u32)`
`77` / `01110111` | `rsh64 dst, imm` | `dst = dst.wrapping_shr(imm)`
`7F` / `01111111` | `rsh64 dst, src` | `dst = dst.wrapping_shr(src as u32)`
`87` / `10000111` |  -- reserved --
`8F` / `10001111` |  -- reserved --
`97` / `10010111` |  -- reserved --
`9F` / `10011111` |  -- reserved --
`A7` / `10100111` | `xor64 dst, imm` | `dst = dst.xor(imm)`
`AF` / `10101111` | `xor64 dst, src` | `dst = dst.xor(src)`
`B7` / `10110111` | `mov64 dst, imm` | `dst = imm as u64`
`BF` / `10111111` | `mov64 dst, src` | `dst = src`
`C7` / `11000111` | `ash64 dst, imm` | `dst = (dst as i64).wrapping_shr(imm)`
`CF` / `11001111` | `ash64 dst, src` | `dst = (dst as i64).wrapping_shr(src as u32)`
`D7` / `11010111` | -- reserved --
`DF` / `11011111` | -- reserved --
`E7` / `11100111` | -- reserved --
`EF` / `11101111` | -- reserved --
`F7` / `11110111` | `hor64 dst, imm` | `dst = dst.or(imm.wrapping_shl(32))`
`FF` / `11111111` | -- reserved --

### Product / Quotient / Remainder
bit index | when `0` | when `1`
--- | --- | ---
3 | immediate | register
4 | 32 bit | 64 bit
5 | low product / quotient | high product / remainder
6 | multiplication | division
7 | unsigned | signed

#### Panics
- Division by zero: `if src == 0`
- Negative overflow: `if src == -1 && dst == u64::MIN`

opcode (hex / bin) | assembler mnemonic | Rust equivalent
--- | --- | ---
`06` / `00000110` | -- reserved --
`0E` / `00001110` | -- reserved --
`16` / `00010110` | -- reserved --
`1E` / `00011110` | -- reserved --
`26` / `00100110` | -- reserved --
`2E` / `00101110` | -- reserved --
`36` / `00110110` | `uhmul64 dst, imm` | `dst = (dst as u128).wrapping_mul(imm as u128).wrapping_shr(64) as u64`
`3E` / `00111110` | `uhmul64 dst, src` | `dst = (dst as u128).wrapping_mul(src as u128).wrapping_shr(64) as u64`
`46` / `01000110` | `udiv32 dst, imm` | `dst = ((dst as u32) / imm) as u64`
`4E` / `01001110` | `udiv32 dst, src` | `dst = ((dst as u32) / (src as u32)) as u64`
`56` / `01010110` | `udiv64 dst, imm` | `dst = dst / (imm as u64)`
`5E` / `01011110` | `udiv64 dst, src` | `dst = dst / src`
`66` / `01100110` | `urem32 dst, imm` | `dst = ((dst as u32) % imm) as u64`
`6E` / `01101110` | `urem32 dst, src` | `dst = ((dst as u32) % (src as u32)) as u64`
`76` / `01110110` | `urem64 dst, imm` | `dst = dst % (imm as u64)`
`7E` / `01111110` | `urem64 dst, src` | `dst = dst % src`
`86` / `10000110` | `lmul32 dst, imm` | `dst = (dst as i32).wrapping_mul(imm as i32) as u32 as u64`
`8E` / `10001110` | `lmul32 dst, src` | `dst = (dst as i32).wrapping_mul(src as i32) as u32 as u64`
`96` / `10010110` | `lmul64 dst, imm` | `dst = dst.wrapping_mul(imm as u64)`
`9E` / `10011110` | `lmul64 dst, src` | `dst = dst.wrapping_mul(src)`
`A6` / `10100110` | -- reserved --
`AE` / `10101110` | -- reserved --
`B6` / `10110110` | `shmul64 dst, imm` | `dst = (dst as i128).wrapping_mul(imm as i32 as i128).wrapping_shr(64) as i64 as u64`
`BE` / `10111110` | `shmul64 dst, src` | `dst = (dst as i128).wrapping_mul(src as i64 as i128).wrapping_shr(64) as i64 as u64`
`C6` / `11000110` | `sdiv32 dst, imm` | `dst = ((dst as i32) / (imm as i32)) as u32 as u64`
`CE` / `11001110` | `sdiv32 dst, src` | `dst = ((dst as i32) / (src as i32)) as u32 as u64`
`D6` / `11010110` | `sdiv64 dst, imm` | `dst = ((dst as i64) / (imm as i64)) as u64`
`DE` / `11011110` | `sdiv64 dst, src` | `dst = ((dst as i64) / (src as i64)) as u64`
`E6` / `11100110` | `srem32 dst, imm` | `dst = ((dst as i32) % (imm as i32)) as u32 as u64`
`EE` / `11101110` | `srem32 dst, src` | `dst = ((dst as i32) % (src as i32)) as u32 as u64`
`F6` / `11110110` | `srem64 dst, imm` | `dst = ((dst as i64) % (imm as i64)) as u64`
`FE` / `11111110` | `srem64 dst, src` | `dst = ((dst as i64) % (src as i64)) as u64`

### Memory

#### Panics
- Out of bounds: When the memory location is not mapped.
- Access violation: When a store to a readonly region happens.

opcode (hex / bin) | assembler mnemonic
--- | ---
`00` / `00000000` | -- reserved --
`08` / `00001000` | -- reserved --
`10` / `00010000` | -- reserved --
`18` / `00011000` | -- reserved --
`20` / `00100000` | -- reserved --
`28` / `00101000` | -- reserved --
`30` / `00110000` | -- reserved --
`38` / `00111000` | -- reserved --
`40` / `01000000` | -- reserved --
`48` / `01001000` | -- reserved --
`50` / `01010000` | -- reserved --
`58` / `01011000` | -- reserved --
`60` / `01100000` | -- reserved --
`68` / `01101000` | -- reserved --
`70` / `01110000` | -- reserved --
`78` / `01111000` | -- reserved --
`80` / `10000000` | -- reserved --
`88` / `10001000` | -- reserved --
`90` / `10010000` | -- reserved --
`98` / `10011000` | -- reserved --
`A0` / `10100000` | -- reserved --
`A8` / `10101000` | -- reserved --
`B0` / `10110000` | -- reserved --
`B8` / `10111000` | -- reserved --
`C0` / `11000000` | -- reserved --
`C8` / `11001000` | -- reserved --
`D0` / `11010000` | -- reserved --
`D8` / `11011000` | -- reserved --
`E0` / `11100000` | -- reserved --
`E8` / `11101000` | -- reserved --
`F0` / `11110000` | -- reserved --
`F8` / `11111000` | -- reserved --

opcode (hex / bin) | assembler mnemonic
--- | ---
`01` / `00000001` | -- reserved --
`09` / `00001001` | -- reserved --
`11` / `00010001` | -- reserved --
`19` / `00011001` | -- reserved --
`21` / `00100001` | -- reserved --
`29` / `00101001` | -- reserved --
`31` / `00110001` | -- reserved --
`39` / `00111001` | -- reserved --
`41` / `01000001` | -- reserved --
`49` / `01001001` | -- reserved --
`51` / `01010001` | -- reserved --
`59` / `01011001` | -- reserved --
`61` / `01100001` | `ldxw dst, [src + off]`
`69` / `01101001` | `ldxh dst, [src + off]`
`71` / `01110001` | `ldxb dst, [src + off]`
`79` / `01111001` | `ldxdw dst, [src + off]`
`81` / `10000001` | -- reserved --
`89` / `10001001` | -- reserved --
`91` / `10010001` | -- reserved --
`99` / `10011001` | -- reserved --
`A1` / `10100001` | -- reserved --
`A9` / `10101001` | -- reserved --
`B1` / `10110001` | -- reserved --
`B9` / `10111001` | -- reserved --
`C1` / `11000001` | -- reserved --
`C9` / `11001001` | -- reserved --
`D1` / `11010001` | -- reserved --
`D9` / `11011001` | -- reserved --
`E1` / `11100001` | -- reserved --
`E9` / `11101001` | -- reserved --
`F1` / `11110001` | -- reserved --
`F9` / `11111001` | -- reserved --

opcode (hex / bin) | assembler mnemonic
--- | ---
`02` / `00000010` | -- reserved --
`0A` / `00001010` | -- reserved --
`12` / `00010010` | -- reserved --
`1A` / `00011010` | -- reserved --
`22` / `00100010` | -- reserved --
`2A` / `00101010` | -- reserved --
`32` / `00110010` | -- reserved --
`3A` / `00111010` | -- reserved --
`42` / `01000010` | -- reserved --
`4A` / `01001010` | -- reserved --
`52` / `01010010` | -- reserved --
`5A` / `01011010` | -- reserved --
`62` / `01100010` | `stw [dst + off], imm`
`6A` / `01101010` | `sth [dst + off], imm`
`72` / `01110010` | `stb [dst + off], imm`
`7A` / `01111010` | `stdw [dst + off], imm`
`82` / `10000010` | -- reserved --
`8A` / `10001010` | -- reserved --
`92` / `10010010` | -- reserved --
`9A` / `10011010` | -- reserved --
`A2` / `10100010` | -- reserved --
`AA` / `10101010` | -- reserved --
`B2` / `10110010` | -- reserved --
`BA` / `10111010` | -- reserved --
`C2` / `11000010` | -- reserved --
`CA` / `11001010` | -- reserved --
`D2` / `11010010` | -- reserved --
`DA` / `11011010` | -- reserved --
`E2` / `11100010` | -- reserved --
`EA` / `11101010` | -- reserved --
`F2` / `11110010` | -- reserved --
`FA` / `11111010` | -- reserved --

opcode (hex / bin) | assembler mnemonic
--- | ---
`03` / `00000011` | -- reserved --
`0B` / `00001011` | -- reserved --
`13` / `00010011` | -- reserved --
`1B` / `00011011` | -- reserved --
`23` / `00100011` | -- reserved --
`2B` / `00101011` | -- reserved --
`33` / `00110011` | -- reserved --
`3B` / `00111011` | -- reserved --
`43` / `01000011` | -- reserved --
`4B` / `01001011` | -- reserved --
`53` / `01010011` | -- reserved --
`5B` / `01011011` | -- reserved --
`63` / `01100011` | `stxw [dst + off], src`
`6B` / `01101011` | `stxh [dst + off], src`
`73` / `01110011` | `stxb [dst + off], src`
`7B` / `01111011` | `stxdw [dst + off], src`
`83` / `10000011` | -- reserved --
`8B` / `10001011` | -- reserved --
`93` / `10010011` | -- reserved --
`9B` / `10011011` | -- reserved --
`A3` / `10100011` | -- reserved --
`AB` / `10101011` | -- reserved --
`B3` / `10110011` | -- reserved --
`BB` / `10111011` | -- reserved --
`C3` / `11000011` | -- reserved --
`CB` / `11001011` | -- reserved --
`D3` / `11010011` | -- reserved --
`DB` / `11011011` | -- reserved --
`E3` / `11100011` | -- reserved --
`EB` / `11101011` | -- reserved --
`F3` / `11110011` | -- reserved --
`FB` / `11111011` | -- reserved --

### Control Flow

The target location is the end of the current instruction offsetted by the signed `off` field.
The final instruction of a function must be `ja` or `exit`.

#### Panics
- Out of bounds: When the target location is outside the current function for jumps, and outside the text section for calls.
- Stack overflow: When one too many nested call happens.

opcode (hex / bin) | assembler mnemonic | condition Rust equivalent
--- | --- | ---
`05` / `00000101` | `ja off` | `true`
`0D` / `00001101` | -- reserved --
`15` / `00010101` | `jeq dst, imm, off` | `dst == (imm as i32 as i64 as u64)`
`1D` / `00011101` | `jeq dst, src, off` | `dst == src`
`25` / `00100101` | `jgt dst, imm, off` | `dst > (imm as i32 as i64 as u64)`
`2D` / `00101101` | `jgt dst, src, off` | `dst > src`
`35` / `00110101` | `jge dst, imm, off` | `dst >= (imm as i32 as i64 as u64)`
`3D` / `00111101` | `jge dst, src, off` | `dst >= src`
`45` / `01000101` | `jset dst, imm, off` | `dst.and(imm as i32 as i64 as u64) != 0`
`4D` / `01001101` | `jset dst, src, off` | `dst.and(src) != 0`
`55` / `01010101` | `jne dst, imm, off` | `dst != (imm as i32 as i64 as u64)`
`5D` / `01011101` | `jne dst, src, off` | `dst != src`
`65` / `01100101` | `jsgt dst, imm, off` | `(dst as i64) > (imm as i32 as i64)`
`6D` / `01101101` | `jsgt dst, src, off` | `(dst as i64) > (src as i64)`
`75` / `01110101` | `jsge dst, imm, off` | `(dst as i64) >= (imm as i32 as i64)`
`7D` / `01111101` | `jsge dst, src, off` | `(dst as i64) >= (src as i64)`
`85` / `10000101` | `call off`
`8D` / `10001101` | `callx src`
`95` / `10010101` | `exit`
`9D` / `10011101` | -- reserved --
`A5` / `10100101` | `jlt dst, imm, off` | `dst < imm as i32 as i64 as u64`
`AD` / `10101101` | `jlt dst, src, off` | `dst < src`
`B5` / `10110101` | `jle dst, imm, off` | `dst <= imm as i32 as i64 as u64`
`BD` / `10111101` | `jle dst, src, off` | `dst <= src`
`C5` / `11000101` | `jslt dst, imm, off` | `(dst as i64) < (imm as i32 as i64)`
`CD` / `11001101` | `jslt dst, src, off` | `(dst as i64) < (src as i64)`
`D5` / `11010101` | `jsle dst, imm, off` | `(dst as i64) <= (imm as i32 as i64)`
`DD` / `11011101` | `jsle dst, src, off` | `(dst as i64) <= (src as i64)`
`E5` / `11100101` | -- reserved --
`ED` / `11101101` | -- reserved --
`F5` / `11110101` | -- reserved --
`FD` / `11111101` | -- reserved --
