=====
SETUP
-9.103
10.639
1.537
inst_w12/phase_counter_1_s0
1.778
2.236
inst_w12/n20_s0
3.090
4.122
n166_s5
4.618
5.717
n166_s4
6.207
7.239
ch1_phase_b_s2
10.639
=====
SETUP
-7.387
8.924
1.537
inst_w12/phase_counter_1_s0
1.778
2.236
n170_s8
3.548
4.173
n168_s5
4.594
5.693
ch1_INB2_s2
8.924
=====
SETUP
-7.120
8.657
1.537
inst_12/phase_counter_1_s2
1.778
2.236
n168_s6
3.078
4.110
n167_s5
4.604
5.426
ch1_INB1_s2
8.657
=====
SETUP
-7.019
8.556
1.537
inst_w12/phase_counter_2_s0
1.778
2.236
n165_s6
3.076
4.175
n165_s5
4.181
5.003
n165_s7
5.008
5.634
ch1_phase_a_s2
8.556
=====
SETUP
-6.670
8.207
1.537
inst_12/phase_counter_1_s2
1.778
2.236
n170_s7
3.078
4.104
n170_s5
4.527
5.626
ch1_INA2_s2
8.207
=====
SETUP
-6.275
7.812
1.537
inst_w12/phase_counter_0_s0
1.778
2.236
inst_2/phase_counter_1_s4
3.230
4.256
n169_s5
4.677
5.709
ch1_INA1_s2
7.812
=====
SETUP
-3.172
18.144
14.972
dvi_out_inst/video_regs[0].data_22_s0
1.904
2.363
dvi_out_inst/n445_s5
3.182
4.243
dvi_out_inst/n443_s2
4.664
5.763
dvi_out_inst/n444_s4
5.774
6.596
dvi_out_inst/n444_s0
6.932
7.977
dvi_out_inst/n443_s0
7.977
8.505
dvi_out_inst/n453_s4
8.928
9.750
dvi_out_inst/n686_s
11.226
11.927
dvi_out_inst/n805_s4
12.352
13.154
dvi_out_inst/n804_s4
13.582
14.614
dvi_out_inst/n804_s6
15.419
16.241
dvi_out_inst/n804_s0
17.045
18.144
dvi_out_inst/counter1_6_s0
18.144
=====
SETUP
-2.742
17.714
14.972
dvi_out_inst/video_regs[0].data_22_s0
1.904
2.363
dvi_out_inst/n445_s5
3.182
4.243
dvi_out_inst/n443_s2
4.664
5.763
dvi_out_inst/n444_s4
5.774
6.596
dvi_out_inst/n444_s0
6.932
7.977
dvi_out_inst/n443_s0
7.977
8.505
dvi_out_inst/n453_s4
8.928
9.750
dvi_out_inst/n678_s
11.070
11.771
dvi_out_inst/n805_s5
12.564
13.190
dvi_out_inst/n803_s3
14.017
15.043
dvi_out_inst/n803_s2
15.462
16.088
dvi_out_inst/n803_s0
16.892
17.714
dvi_out_inst/counter1_7_s0
17.714
=====
SETUP
-2.670
17.643
14.972
dvi_out_inst/video_regs[0].data_22_s0
1.904
2.363
dvi_out_inst/n445_s5
3.182
4.243
dvi_out_inst/n443_s2
4.664
5.763
dvi_out_inst/n444_s4
5.774
6.596
dvi_out_inst/n444_s0
6.932
7.635
dvi_out_inst/n454_s4
8.468
9.290
dvi_out_inst/n488_s
10.601
11.151
dvi_out_inst/n487_s
11.151
11.714
dvi_out_inst/n614_s5
12.065
13.097
dvi_out_inst/n613_s5
13.603
14.702
dvi_out_inst/n613_s6
14.707
15.739
dvi_out_inst/n613_s0
16.544
17.643
dvi_out_inst/counter0_6_s0
17.643
=====
SETUP
-2.525
17.498
14.972
dvi_out_inst/video_regs[0].data_22_s0
1.904
2.363
dvi_out_inst/n445_s5
3.182
4.243
dvi_out_inst/n443_s2
4.664
5.763
dvi_out_inst/n444_s4
5.774
6.596
dvi_out_inst/n444_s0
6.932
7.977
dvi_out_inst/n443_s0
7.977
8.505
dvi_out_inst/n452_s5
8.932
10.031
dvi_out_inst/n486_s
11.507
12.057
dvi_out_inst/n485_s0
12.057
12.585
dvi_out_inst/n612_s9
13.005
14.104
dvi_out_inst/n612_s4
14.110
14.932
dvi_out_inst/n612_s2
15.422
16.047
dvi_out_inst/n612_s0
16.466
17.498
dvi_out_inst/counter0_7_s0
17.498
=====
SETUP
-2.320
17.293
14.972
dvi_out_inst/video_regs[0].data_22_s0
1.904
2.363
dvi_out_inst/n445_s5
3.182
4.243
dvi_out_inst/n443_s2
4.664
5.763
dvi_out_inst/n444_s4
5.774
6.596
dvi_out_inst/n444_s0
6.932
7.977
dvi_out_inst/n443_s0
7.977
8.505
dvi_out_inst/n452_s5
8.932
10.031
dvi_out_inst/n868_s
11.183
11.733
dvi_out_inst/n867_s0
11.733
12.296
dvi_out_inst/n994_s5
13.105
13.730
dvi_out_inst/n994_s3
14.149
15.210
dvi_out_inst/n994_s2
15.629
16.661
dvi_out_inst/n994_s0
16.667
17.293
dvi_out_inst/counter2_7_s0
17.293
=====
SETUP
-2.047
17.019
14.972
dvi_out_inst/video_regs[0].data_22_s0
1.904
2.363
dvi_out_inst/n445_s5
3.182
4.243
dvi_out_inst/n443_s2
4.664
5.763
dvi_out_inst/n444_s4
5.774
6.596
dvi_out_inst/n444_s0
6.932
7.977
dvi_out_inst/n443_s0
7.977
8.505
dvi_out_inst/n453_s4
8.928
9.750
dvi_out_inst/n877_s
11.070
11.771
dvi_out_inst/n997_s4
12.111
13.143
dvi_out_inst/n996_s4
13.648
14.747
dvi_out_inst/n996_s5
14.753
15.779
dvi_out_inst/n996_s0
16.197
17.019
dvi_out_inst/counter2_5_s0
17.019
=====
SETUP
-1.881
16.853
14.972
dvi_out_inst/video_regs[0].data_22_s0
1.904
2.363
dvi_out_inst/n445_s5
3.182
4.243
dvi_out_inst/n443_s2
4.664
5.763
dvi_out_inst/n444_s4
5.774
6.596
dvi_out_inst/n444_s0
6.932
7.635
dvi_out_inst/n454_s4
8.468
9.290
dvi_out_inst/n488_s
10.601
11.151
dvi_out_inst/n487_s
11.151
11.714
dvi_out_inst/n616_s3
12.065
13.097
dvi_out_inst/n616_s5
13.901
15.000
dvi_out_inst/n616_s0
15.821
16.853
dvi_out_inst/counter0_3_s0
16.853
=====
SETUP
-1.683
16.656
14.972
dvi_out_inst/video_regs[0].data_22_s0
1.904
2.363
dvi_out_inst/n445_s5
3.182
4.243
dvi_out_inst/n443_s2
4.664
5.763
dvi_out_inst/n444_s4
5.774
6.596
dvi_out_inst/n444_s0
6.932
7.977
dvi_out_inst/n443_s0
7.977
8.031
dvi_out_inst/n612_s8
8.980
10.079
dvi_out_inst/n794_s1
11.549
12.648
dvi_out_inst/n794_s4
13.480
14.302
dvi_out_inst/n785_s0
15.624
16.656
dvi_out_inst/dvi_data1_3_s0
16.656
=====
SETUP
-1.413
16.385
14.972
dvi_out_inst/video_regs[0].data_22_s0
1.904
2.363
dvi_out_inst/n445_s5
3.182
4.243
dvi_out_inst/n443_s2
4.664
5.763
dvi_out_inst/n444_s4
5.774
6.596
dvi_out_inst/n444_s0
6.932
7.977
dvi_out_inst/n443_s0
7.977
8.505
dvi_out_inst/n453_s4
8.928
9.750
dvi_out_inst/n877_s
11.070
11.771
dvi_out_inst/n997_s4
12.111
13.143
dvi_out_inst/n995_s3
13.648
14.709
dvi_out_inst/n995_s2
15.128
15.754
dvi_out_inst/n995_s0
15.759
16.385
dvi_out_inst/counter2_6_s0
16.385
=====
SETUP
-1.307
16.280
14.972
dvi_out_inst/video_regs[0].data_22_s0
1.904
2.363
dvi_out_inst/n445_s5
3.182
4.243
dvi_out_inst/n443_s2
4.664
5.763
dvi_out_inst/n444_s4
5.774
6.596
dvi_out_inst/n444_s0
6.932
7.977
dvi_out_inst/n443_s0
7.977
8.031
dvi_out_inst/n612_s8
8.980
10.079
dvi_out_inst/n794_s1
11.549
12.648
dvi_out_inst/n794_s4
13.480
14.302
dvi_out_inst/n1011_s1
15.458
16.280
dvi_out_inst/dvi_data1_9_s0
16.280
=====
SETUP
-1.282
16.254
14.972
dvi_out_inst/video_regs[0].data_22_s0
1.904
2.363
dvi_out_inst/n445_s5
3.182
4.243
dvi_out_inst/n443_s2
4.664
5.763
dvi_out_inst/n444_s4
5.774
6.596
dvi_out_inst/n444_s0
6.932
7.977
dvi_out_inst/n443_s0
7.977
8.031
dvi_out_inst/n612_s8
8.980
10.079
dvi_out_inst/n794_s1
11.549
12.648
dvi_out_inst/n794_s4
13.480
14.302
dvi_out_inst/n781_s0
15.628
16.254
dvi_out_inst/dvi_data1_5_s0
16.254
=====
SETUP
-1.282
16.254
14.972
dvi_out_inst/video_regs[0].data_22_s0
1.904
2.363
dvi_out_inst/n445_s5
3.182
4.243
dvi_out_inst/n443_s2
4.664
5.763
dvi_out_inst/n444_s4
5.774
6.596
dvi_out_inst/n444_s0
6.932
7.977
dvi_out_inst/n443_s0
7.977
8.031
dvi_out_inst/n612_s8
8.980
10.079
dvi_out_inst/n794_s1
11.549
12.648
dvi_out_inst/n794_s4
13.480
14.302
dvi_out_inst/n1014_s1
15.628
16.254
dvi_out_inst/dvi_data1_6_s0
16.254
=====
SETUP
-1.282
16.254
14.972
dvi_out_inst/video_regs[0].data_22_s0
1.904
2.363
dvi_out_inst/n445_s5
3.182
4.243
dvi_out_inst/n443_s2
4.664
5.763
dvi_out_inst/n444_s4
5.774
6.596
dvi_out_inst/n444_s0
6.932
7.977
dvi_out_inst/n443_s0
7.977
8.031
dvi_out_inst/n612_s8
8.980
10.079
dvi_out_inst/n794_s1
11.549
12.648
dvi_out_inst/n794_s4
13.480
14.302
dvi_out_inst/n779_s0
15.628
16.254
dvi_out_inst/dvi_data1_7_s0
16.254
=====
SETUP
-1.278
16.250
14.972
dvi_out_inst/video_regs[0].data_22_s0
1.904
2.363
dvi_out_inst/n445_s5
3.182
4.243
dvi_out_inst/n443_s2
4.664
5.763
dvi_out_inst/n444_s4
5.774
6.596
dvi_out_inst/n444_s0
6.932
7.977
dvi_out_inst/n443_s0
7.977
8.031
dvi_out_inst/n612_s8
8.980
10.079
dvi_out_inst/n794_s1
11.549
12.648
dvi_out_inst/n794_s4
13.480
14.302
dvi_out_inst/dvi_data1_0_s0
16.250
=====
SETUP
-1.254
16.227
14.972
dvi_out_inst/video_regs[0].data_22_s0
1.904
2.363
dvi_out_inst/n445_s5
3.182
4.243
dvi_out_inst/n443_s2
4.664
5.763
dvi_out_inst/n444_s4
5.774
6.596
dvi_out_inst/n444_s0
6.932
7.977
dvi_out_inst/n443_s0
7.977
8.031
dvi_out_inst/n612_s8
8.980
10.079
dvi_out_inst/n612_s3
11.379
12.411
dvi_out_inst/n1001_s2
13.264
14.296
dvi_out_inst/n1004_s0
15.128
16.227
dvi_out_inst/dvi_data0_6_s0
16.227
=====
SETUP
-1.254
16.227
14.972
dvi_out_inst/video_regs[0].data_22_s0
1.904
2.363
dvi_out_inst/n445_s5
3.182
4.243
dvi_out_inst/n443_s2
4.664
5.763
dvi_out_inst/n444_s4
5.774
6.596
dvi_out_inst/n444_s0
6.932
7.977
dvi_out_inst/n443_s0
7.977
8.031
dvi_out_inst/n612_s8
8.980
10.079
dvi_out_inst/n612_s3
11.379
12.411
dvi_out_inst/n1001_s2
13.264
14.296
dvi_out_inst/n1001_s0
15.128
16.227
dvi_out_inst/dvi_data0_9_s0
16.227
=====
SETUP
-1.221
16.194
14.972
dvi_out_inst/video_regs[0].data_22_s0
1.904
2.363
dvi_out_inst/n445_s5
3.182
4.243
dvi_out_inst/n443_s2
4.664
5.763
dvi_out_inst/n444_s4
5.774
6.596
dvi_out_inst/n444_s0
6.932
7.977
dvi_out_inst/n443_s0
7.977
8.505
dvi_out_inst/n834_s5
8.932
10.031
dvi_out_inst/n508_s0
11.064
12.163
dvi_out_inst/n602_s0
13.827
14.264
dvi_out_inst/n618_s0
15.095
16.194
dvi_out_inst/counter0_1_s0
16.194
=====
SETUP
-1.181
16.153
14.972
dvi_out_inst/video_regs[0].data_22_s0
1.904
2.363
dvi_out_inst/n445_s5
3.182
4.243
dvi_out_inst/n443_s2
4.664
5.763
dvi_out_inst/n444_s4
5.774
6.596
dvi_out_inst/n444_s0
6.932
7.977
dvi_out_inst/n443_s0
7.977
8.031
dvi_out_inst/n612_s8
8.980
10.079
dvi_out_inst/n612_s3
11.379
12.411
dvi_out_inst/n1001_s2
13.264
14.296
dvi_out_inst/n1010_s0
15.121
16.153
dvi_out_inst/dvi_data0_0_s0
16.153
=====
SETUP
-1.181
16.153
14.972
dvi_out_inst/video_regs[0].data_22_s0
1.904
2.363
dvi_out_inst/n445_s5
3.182
4.243
dvi_out_inst/n443_s2
4.664
5.763
dvi_out_inst/n444_s4
5.774
6.596
dvi_out_inst/n444_s0
6.932
7.977
dvi_out_inst/n443_s0
7.977
8.031
dvi_out_inst/n612_s8
8.980
10.079
dvi_out_inst/n612_s3
11.379
12.411
dvi_out_inst/n1001_s2
13.264
14.296
dvi_out_inst/n1003_s0
15.121
16.153
dvi_out_inst/dvi_data0_7_s0
16.153
=====
HOLD
-0.685
0.374
1.059
n130_s2
0.002
0.374
motor_pulse_s1
0.374
=====
HOLD
0.128
2.003
1.875
clk_ibuf
0.000
0.844
reset_button_0_s1
1.029
1.362
n219_s0
1.631
2.003
reset_seq_ext/reset_seq_16_s0
2.003
=====
HOLD
0.402
2.292
1.890
clk_ibuf
0.000
0.844
reset_button_0_s1
1.029
1.362
n221_s3
1.631
2.016
reset_seq_ext/reset_seq_0_s0
2.292
=====
HOLD
0.402
2.292
1.890
clk_ibuf
0.000
0.844
reset_button_0_s1
1.029
1.362
n221_s3
1.631
2.016
reset_seq_ext/reset_seq_1_s0
2.292
=====
HOLD
0.402
2.292
1.890
clk_ibuf
0.000
0.844
reset_button_0_s1
1.029
1.362
n221_s3
1.631
2.016
reset_seq_ext/reset_seq_2_s0
2.292
=====
HOLD
0.402
2.292
1.890
clk_ibuf
0.000
0.844
reset_button_0_s1
1.029
1.362
n221_s3
1.631
2.016
reset_seq_ext/reset_seq_3_s0
2.292
=====
HOLD
0.402
2.292
1.890
clk_ibuf
0.000
0.844
reset_button_0_s1
1.029
1.362
n221_s3
1.631
2.016
reset_seq_ext/reset_seq_4_s0
2.292
=====
HOLD
0.402
2.292
1.890
clk_ibuf
0.000
0.844
reset_button_0_s1
1.029
1.362
n221_s3
1.631
2.016
reset_seq_ext/reset_seq_5_s0
2.292
=====
HOLD
0.555
1.599
1.044
clk_ibuf
0.000
0.844
timer_i/overflow_s0
1.029
1.362
motor_pulse_s1
1.599
=====
HOLD
0.707
2.597
1.890
clk_ibuf
0.000
0.844
reset_button_0_s1
1.029
1.362
n221_s3
1.631
2.016
reset_seq_ext/reset_seq_6_s0
2.597
=====
HOLD
0.707
2.597
1.890
clk_ibuf
0.000
0.844
reset_button_0_s1
1.029
1.362
n221_s3
1.631
2.016
reset_seq_ext/reset_seq_7_s0
2.597
=====
HOLD
0.707
2.597
1.890
clk_ibuf
0.000
0.844
reset_button_0_s1
1.029
1.362
n221_s3
1.631
2.016
reset_seq_ext/reset_seq_8_s0
2.597
=====
HOLD
0.707
2.597
1.890
clk_ibuf
0.000
0.844
reset_button_0_s1
1.029
1.362
n221_s3
1.631
2.016
reset_seq_ext/reset_seq_9_s0
2.597
=====
HOLD
0.707
2.597
1.890
clk_ibuf
0.000
0.844
reset_button_0_s1
1.029
1.362
n221_s3
1.631
2.016
reset_seq_ext/reset_seq_10_s0
2.597
=====
HOLD
0.707
2.597
1.890
clk_ibuf
0.000
0.844
reset_button_0_s1
1.029
1.362
n221_s3
1.631
2.016
reset_seq_ext/reset_seq_11_s0
2.597
=====
HOLD
0.708
1.737
1.029
clk_ibuf
0.000
0.844
antiChatter_rotary1_1_s3
1.029
1.362
n108_s3
1.365
1.737
antiChatter_rotary1_1_s3
1.737
=====
HOLD
0.709
2.554
1.845
tpg_inst/vcounter_5_s0
1.845
2.178
tpg_inst/n35_s1
2.182
2.554
tpg_inst/vcounter_5_s0
2.554
=====
HOLD
0.709
2.554
1.845
tpg_inst/vcounter_6_s0
1.845
2.178
tpg_inst/n34_s1
2.182
2.554
tpg_inst/vcounter_6_s0
2.554
=====
HOLD
0.709
2.554
1.845
tpg_inst/hcounter_0_s0
1.845
2.178
tpg_inst/n52_s2
2.182
2.554
tpg_inst/hcounter_0_s0
2.554
=====
HOLD
0.709
1.738
1.029
clk_ibuf
0.000
0.844
timer_i/counter_0_s0
1.029
1.362
timer_i/n28_s2
1.366
1.738
timer_i/counter_0_s0
1.738
=====
HOLD
0.709
1.738
1.029
clk_ibuf
0.000
0.844
antiChatter_rotary1_3_s1
1.029
1.362
n106_s1
1.366
1.738
antiChatter_rotary1_3_s1
1.738
=====
HOLD
0.710
1.739
1.029
clk_ibuf
0.000
0.844
inst_w12/vref_count_3_s0
1.029
1.362
inst_2/n11_s0
1.367
1.739
inst_w12/vref_count_3_s0
1.739
=====
HOLD
0.710
1.739
1.029
clk_ibuf
0.000
0.844
inst_w12/vref_count_1_s0
1.029
1.362
inst_2/n13_s0
1.367
1.739
inst_w12/vref_count_1_s0
1.739
=====
HOLD
0.710
1.739
1.029
clk_ibuf
0.000
0.844
antiChatter_sw2_4_s5
1.029
1.362
n152_s3
1.367
1.739
antiChatter_sw2_4_s5
1.739
=====
HOLD
0.710
2.555
1.845
tpg_inst/vcounter_8_s0
1.845
2.178
tpg_inst/n32_s3
2.183
2.555
tpg_inst/vcounter_8_s0
2.555
