;buildInfoPackage: chisel3, version: 3.4.1, scalaVersion: 2.12.12, sbtVersion: 1.3.10
circuit FunctionalMin : 
  module FunctionalMin : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : UInt<32>[2], min : UInt<32>, resA : UInt<32>, idxA : UInt<8>, resB : UInt<32>, idxB : UInt<8>, resC : UInt<32>, idxC : UInt<8>}
    
    node _T = lt(io.in[0], io.in[1]) @[functional.scala 61:44]
    node _T_1 = mux(_T, io.in[0], io.in[1]) @[functional.scala 61:41]
    wire _WIRE : UInt<32>[1] @[functional.scala 61:27]
    _WIRE[0] <= _T_1 @[functional.scala 61:27]
    wire vecTwo : {v : UInt<32>, idx : UInt<8>}[2] @[functional.scala 70:20]
    vecTwo[0].v <= io.in[0] @[functional.scala 72:17]
    vecTwo[0].idx <= UInt<1>("h00") @[functional.scala 73:19]
    vecTwo[1].v <= io.in[1] @[functional.scala 72:17]
    vecTwo[1].idx <= UInt<1>("h01") @[functional.scala 73:19]
    node _T_2 = lt(vecTwo[0].v, vecTwo[1].v) @[functional.scala 76:49]
    node _T_3 = mux(_T_2, vecTwo[0], vecTwo[1]) @[functional.scala 76:44]
    wire _WIRE_1 : {v : UInt<32>, idx : UInt<8>}[1] @[functional.scala 76:30]
    _WIRE_1[0].idx <= _T_3.idx @[functional.scala 76:30]
    _WIRE_1[0].v <= _T_3.v @[functional.scala 76:30]
    node _T_4 = lt(io.in[0], io.in[1]) @[functional.scala 82:33]
    node _T_5 = mux(_T_4, io.in[0], io.in[1]) @[functional.scala 82:27]
    node _T_6 = lt(io.in[0], io.in[1]) @[functional.scala 82:63]
    node _T_7 = mux(_T_6, UInt<1>("h00"), UInt<1>("h01")) @[functional.scala 82:57]
    wire scalaVector_0 : {1 : UInt<8>, 0 : UInt<32>} @[MixedVec.scala 27:26]
    scalaVector_0.0 <= io.in[0] @[MixedVec.scala 30:9]
    scalaVector_0.1 <= UInt<8>("h00") @[MixedVec.scala 30:9]
    wire scalaVector_1 : {1 : UInt<8>, 0 : UInt<32>} @[MixedVec.scala 27:26]
    scalaVector_1.0 <= io.in[1] @[MixedVec.scala 30:9]
    scalaVector_1.1 <= UInt<8>("h01") @[MixedVec.scala 30:9]
    wire _WIRE_2 : {1 : UInt<8>, 0 : UInt<32>}[2] @[functional.scala 95:24]
    _WIRE_2[0].0 <= scalaVector_0.0 @[functional.scala 95:24]
    _WIRE_2[0].1 <= scalaVector_0.1 @[functional.scala 95:24]
    _WIRE_2[1].0 <= scalaVector_1.0 @[functional.scala 95:24]
    _WIRE_2[1].1 <= scalaVector_1.1 @[functional.scala 95:24]
    node _T_8 = lt(_WIRE_2[0].0, _WIRE_2[1].0) @[functional.scala 96:36]
    node _T_9 = mux(_T_8, _WIRE_2[0], _WIRE_2[1]) @[functional.scala 96:30]
    wire _WIRE_3 : {1 : UInt<8>, 0 : UInt<32>}[1] @[functional.scala 96:16]
    _WIRE_3[0].0 <= _T_9.0 @[functional.scala 96:16]
    _WIRE_3[0].1 <= _T_9.1 @[functional.scala 96:16]
    io.min <= _WIRE[0] @[functional.scala 99:10]
    io.resA <= _WIRE_1[0].v @[functional.scala 101:11]
    io.idxA <= _WIRE_1[0].idx @[functional.scala 102:11]
    io.resB <= _T_5 @[functional.scala 104:11]
    io.idxB <= _T_7 @[functional.scala 105:11]
    io.resC <= _WIRE_3[0].0 @[functional.scala 107:11]
    io.idxC <= _WIRE_3[0].1 @[functional.scala 108:11]
    
