// Seed: 204421057
module module_0 (
    input tri1 id_0,
    input wire id_1
    , id_3
);
  always @(1 or posedge 1) begin : LABEL_0
    id_3 <= id_1 + $unsigned(4);
    ;
    id_3 = id_1;
  end
endmodule
module module_1 (
    output tri1  id_0,
    input  wire  id_1,
    output uwire id_2,
    input  tri0  id_3,
    output tri1  id_4,
    input  tri0  id_5
);
  assign id_4 = -1;
  assign id_4 = -1 - id_5;
  module_0 modCall_1 (
      id_3,
      id_5
  );
  assign modCall_1.id_3 = 0;
endmodule
