# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do ex_8_5_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/home/Downloads/digital_design/ex_8_5_multiplier {C:/Users/home/Downloads/digital_design/ex_8_5_multiplier/ex_8_5_pkg.sv}
# ** Note: (vlog-1901) OptionFile "C:/Users/home/Documents/Fpga_proj/moore_binary_counter/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:29:07 on Nov 29,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/home/Downloads/digital_design/ex_8_5_multiplier" C:/Users/home/Downloads/digital_design/ex_8_5_multiplier/ex_8_5_pkg.sv 
# -- Compiling package ex_8_5_pkg
# 
# Top level modules:
# 	--none--
# End time: 11:29:07 on Nov 29,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/home/Downloads/digital_design/ex_8_5_multiplier {C:/Users/home/Downloads/digital_design/ex_8_5_multiplier/ex_8_5.sv}
# ** Note: (vlog-1901) OptionFile "C:/Users/home/Documents/Fpga_proj/moore_binary_counter/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:29:07 on Nov 29,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/home/Downloads/digital_design/ex_8_5_multiplier" C:/Users/home/Downloads/digital_design/ex_8_5_multiplier/ex_8_5.sv 
# -- Compiling package ex_8_5_sv_unit
# -- Importing package ex_8_5_pkg
# -- Compiling module ex_8_5
# 
# Top level modules:
# 	ex_8_5
# End time: 11:29:07 on Nov 29,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/home/Downloads/digital_design/ex_8_5_multiplier/ex_8_5_tb.sv
# ** Note: (vlog-1901) OptionFile "C:/Users/home/Documents/Fpga_proj/moore_binary_counter/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:29:14 on Nov 29,2019
# vlog -reportprogress 300 -work work C:/Users/home/Downloads/digital_design/ex_8_5_multiplier/ex_8_5_tb.sv 
# -- Compiling package ex_8_5_tb_sv_unit
# -- Importing package ex_8_5_pkg
# -- Compiling module ex_8_5_tb
# 
# Top level modules:
# 	ex_8_5_tb
# End time: 11:29:14 on Nov 29,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.ex_8_5_tb
# vsim work.ex_8_5_tb 
# Start time: 11:29:24 on Nov 29,2019
# Loading sv_std.std
# Loading work.ex_8_5_pkg
# Loading work.ex_8_5_tb_sv_unit
# Loading work.ex_8_5_tb
# Loading work.ex_8_5_sv_unit
# Loading work.ex_8_5
add wave -position insertpoint  \
sim:/ex_8_5_tb/rstb \
sim:/ex_8_5_tb/clk \
sim:/ex_8_5_tb/start \
sim:/ex_8_5_tb/state \
sim:/ex_8_5_tb/next_state \
sim:/ex_8_5_tb/load_regs \
sim:/ex_8_5_tb/decr_p \
sim:/ex_8_5_tb/add_regs \
sim:/ex_8_5_tb/shift_regs \
sim:/ex_8_5_tb/P \
sim:/ex_8_5_tb/zero \
sim:/ex_8_5_tb/B \
sim:/ex_8_5_tb/A \
sim:/ex_8_5_tb/Q \
sim:/ex_8_5_tb/C \
sim:/ex_8_5_tb/rdy \
sim:/ex_8_5_tb/product \
sim:/ex_8_5_tb/multiplicand \
sim:/ex_8_5_tb/multiplier
run
# ** Note: $finish    : C:/Users/home/Downloads/digital_design/ex_8_5_multiplier/ex_8_5_tb.sv(24)
#    Time: 103 ns  Iteration: 0  Instance: /ex_8_5_tb
# 1
# Break in Module ex_8_5_tb at C:/Users/home/Downloads/digital_design/ex_8_5_multiplier/ex_8_5_tb.sv line 24
# End time: 12:44:13 on Nov 29,2019, Elapsed time: 1:14:49
# Errors: 0, Warnings: 0
