|RISCV1
ZERO <= TEST_DP:inst.ZERO
CLK => TEST_DP:inst.CLK
PC <= CONTROLV1:inst1.PC
REG_SRC <= CONTROLV1:inst1.REG_SRC
REG_EN <= CONTROLV1:inst1.REG_EN
ALU_SRC <= CONTROLV1:inst1.ALU_SRC
EN_MEM <= CONTROLV1:inst1.EN_MEM
W_MEM <= CONTROLV1:inst1.W_MEM
SHIFT_R_L <= CONTROLV1:inst1.SHIFT_R_L
A[0] <= TEST_DP:inst.A[0]
A[1] <= TEST_DP:inst.A[1]
A[2] <= TEST_DP:inst.A[2]
A[3] <= TEST_DP:inst.A[3]
A[4] <= TEST_DP:inst.A[4]
A[5] <= TEST_DP:inst.A[5]
A[6] <= TEST_DP:inst.A[6]
A[7] <= TEST_DP:inst.A[7]
A[8] <= TEST_DP:inst.A[8]
A[9] <= TEST_DP:inst.A[9]
A[10] <= TEST_DP:inst.A[10]
A[11] <= TEST_DP:inst.A[11]
A[12] <= TEST_DP:inst.A[12]
A[13] <= TEST_DP:inst.A[13]
A[14] <= TEST_DP:inst.A[14]
A[15] <= TEST_DP:inst.A[15]
ALU_OP[0] <= CONTROLV1:inst1.ALU_OP[0]
ALU_OP[1] <= CONTROLV1:inst1.ALU_OP[1]
ALU_OP[2] <= CONTROLV1:inst1.ALU_OP[2]
B[0] <= TEST_DP:inst.B[0]
B[1] <= TEST_DP:inst.B[1]
B[2] <= TEST_DP:inst.B[2]
B[3] <= TEST_DP:inst.B[3]
B[4] <= TEST_DP:inst.B[4]
B[5] <= TEST_DP:inst.B[5]
B[6] <= TEST_DP:inst.B[6]
B[7] <= TEST_DP:inst.B[7]
B[8] <= TEST_DP:inst.B[8]
B[9] <= TEST_DP:inst.B[9]
B[10] <= TEST_DP:inst.B[10]
B[11] <= TEST_DP:inst.B[11]
B[12] <= TEST_DP:inst.B[12]
B[13] <= TEST_DP:inst.B[13]
B[14] <= TEST_DP:inst.B[14]
B[15] <= TEST_DP:inst.B[15]
data_out_ram[0] <= TEST_DP:inst.data_out_ram[0]
data_out_ram[1] <= TEST_DP:inst.data_out_ram[1]
data_out_ram[2] <= TEST_DP:inst.data_out_ram[2]
data_out_ram[3] <= TEST_DP:inst.data_out_ram[3]
data_out_ram[4] <= TEST_DP:inst.data_out_ram[4]
data_out_ram[5] <= TEST_DP:inst.data_out_ram[5]
data_out_ram[6] <= TEST_DP:inst.data_out_ram[6]
data_out_ram[7] <= TEST_DP:inst.data_out_ram[7]
data_out_ram[8] <= TEST_DP:inst.data_out_ram[8]
data_out_ram[9] <= TEST_DP:inst.data_out_ram[9]
data_out_ram[10] <= TEST_DP:inst.data_out_ram[10]
data_out_ram[11] <= TEST_DP:inst.data_out_ram[11]
data_out_ram[12] <= TEST_DP:inst.data_out_ram[12]
data_out_ram[13] <= TEST_DP:inst.data_out_ram[13]
data_out_ram[14] <= TEST_DP:inst.data_out_ram[14]
data_out_ram[15] <= TEST_DP:inst.data_out_ram[15]
O[0] <= TEST_DP:inst.O[0]
O[1] <= TEST_DP:inst.O[1]
O[2] <= TEST_DP:inst.O[2]
O[3] <= TEST_DP:inst.O[3]
O[4] <= TEST_DP:inst.O[4]
O[5] <= TEST_DP:inst.O[5]
O[6] <= TEST_DP:inst.O[6]
O[7] <= TEST_DP:inst.O[7]
O[8] <= TEST_DP:inst.O[8]
O[9] <= TEST_DP:inst.O[9]
O[10] <= TEST_DP:inst.O[10]
O[11] <= TEST_DP:inst.O[11]
O[12] <= TEST_DP:inst.O[12]
O[13] <= TEST_DP:inst.O[13]
O[14] <= TEST_DP:inst.O[14]
O[15] <= TEST_DP:inst.O[15]
OUT_INS[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUT_INS[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUT_INS[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUT_INS[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUT_INS[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUT_INS[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUT_INS[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUT_INS[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
OUT_INS[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
OUT_INS[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
OUT_INS[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
OUT_INS[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
OUT_INS[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
OUT_INS[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
OUT_INS[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
OUT_INS[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
R0[0] <= TEST_DP:inst.R0[0]
R0[1] <= TEST_DP:inst.R0[1]
R0[2] <= TEST_DP:inst.R0[2]
R0[3] <= TEST_DP:inst.R0[3]
R0[4] <= TEST_DP:inst.R0[4]
R0[5] <= TEST_DP:inst.R0[5]
R0[6] <= TEST_DP:inst.R0[6]
R0[7] <= TEST_DP:inst.R0[7]
R0[8] <= TEST_DP:inst.R0[8]
R0[9] <= TEST_DP:inst.R0[9]
R0[10] <= TEST_DP:inst.R0[10]
R0[11] <= TEST_DP:inst.R0[11]
R0[12] <= TEST_DP:inst.R0[12]
R0[13] <= TEST_DP:inst.R0[13]
R0[14] <= TEST_DP:inst.R0[14]
R0[15] <= TEST_DP:inst.R0[15]
R1[0] <= TEST_DP:inst.R1[0]
R1[1] <= TEST_DP:inst.R1[1]
R1[2] <= TEST_DP:inst.R1[2]
R1[3] <= TEST_DP:inst.R1[3]
R1[4] <= TEST_DP:inst.R1[4]
R1[5] <= TEST_DP:inst.R1[5]
R1[6] <= TEST_DP:inst.R1[6]
R1[7] <= TEST_DP:inst.R1[7]
R1[8] <= TEST_DP:inst.R1[8]
R1[9] <= TEST_DP:inst.R1[9]
R1[10] <= TEST_DP:inst.R1[10]
R1[11] <= TEST_DP:inst.R1[11]
R1[12] <= TEST_DP:inst.R1[12]
R1[13] <= TEST_DP:inst.R1[13]
R1[14] <= TEST_DP:inst.R1[14]
R1[15] <= TEST_DP:inst.R1[15]
R2[0] <= TEST_DP:inst.R2[0]
R2[1] <= TEST_DP:inst.R2[1]
R2[2] <= TEST_DP:inst.R2[2]
R2[3] <= TEST_DP:inst.R2[3]
R2[4] <= TEST_DP:inst.R2[4]
R2[5] <= TEST_DP:inst.R2[5]
R2[6] <= TEST_DP:inst.R2[6]
R2[7] <= TEST_DP:inst.R2[7]
R2[8] <= TEST_DP:inst.R2[8]
R2[9] <= TEST_DP:inst.R2[9]
R2[10] <= TEST_DP:inst.R2[10]
R2[11] <= TEST_DP:inst.R2[11]
R2[12] <= TEST_DP:inst.R2[12]
R2[13] <= TEST_DP:inst.R2[13]
R2[14] <= TEST_DP:inst.R2[14]
R2[15] <= TEST_DP:inst.R2[15]
R3[0] <= TEST_DP:inst.R3[0]
R3[1] <= TEST_DP:inst.R3[1]
R3[2] <= TEST_DP:inst.R3[2]
R3[3] <= TEST_DP:inst.R3[3]
R3[4] <= TEST_DP:inst.R3[4]
R3[5] <= TEST_DP:inst.R3[5]
R3[6] <= TEST_DP:inst.R3[6]
R3[7] <= TEST_DP:inst.R3[7]
R3[8] <= TEST_DP:inst.R3[8]
R3[9] <= TEST_DP:inst.R3[9]
R3[10] <= TEST_DP:inst.R3[10]
R3[11] <= TEST_DP:inst.R3[11]
R3[12] <= TEST_DP:inst.R3[12]
R3[13] <= TEST_DP:inst.R3[13]
R3[14] <= TEST_DP:inst.R3[14]
R3[15] <= TEST_DP:inst.R3[15]
R4[0] <= TEST_DP:inst.R4[0]
R4[1] <= TEST_DP:inst.R4[1]
R4[2] <= TEST_DP:inst.R4[2]
R4[3] <= TEST_DP:inst.R4[3]
R4[4] <= TEST_DP:inst.R4[4]
R4[5] <= TEST_DP:inst.R4[5]
R4[6] <= TEST_DP:inst.R4[6]
R4[7] <= TEST_DP:inst.R4[7]
R4[8] <= TEST_DP:inst.R4[8]
R4[9] <= TEST_DP:inst.R4[9]
R4[10] <= TEST_DP:inst.R4[10]
R4[11] <= TEST_DP:inst.R4[11]
R4[12] <= TEST_DP:inst.R4[12]
R4[13] <= TEST_DP:inst.R4[13]
R4[14] <= TEST_DP:inst.R4[14]
R4[15] <= TEST_DP:inst.R4[15]
R5[0] <= TEST_DP:inst.R5[0]
R5[1] <= TEST_DP:inst.R5[1]
R5[2] <= TEST_DP:inst.R5[2]
R5[3] <= TEST_DP:inst.R5[3]
R5[4] <= TEST_DP:inst.R5[4]
R5[5] <= TEST_DP:inst.R5[5]
R5[6] <= TEST_DP:inst.R5[6]
R5[7] <= TEST_DP:inst.R5[7]
R5[8] <= TEST_DP:inst.R5[8]
R5[9] <= TEST_DP:inst.R5[9]
R5[10] <= TEST_DP:inst.R5[10]
R5[11] <= TEST_DP:inst.R5[11]
R5[12] <= TEST_DP:inst.R5[12]
R5[13] <= TEST_DP:inst.R5[13]
R5[14] <= TEST_DP:inst.R5[14]
R5[15] <= TEST_DP:inst.R5[15]
R6[0] <= TEST_DP:inst.R6[0]
R6[1] <= TEST_DP:inst.R6[1]
R6[2] <= TEST_DP:inst.R6[2]
R6[3] <= TEST_DP:inst.R6[3]
R6[4] <= TEST_DP:inst.R6[4]
R6[5] <= TEST_DP:inst.R6[5]
R6[6] <= TEST_DP:inst.R6[6]
R6[7] <= TEST_DP:inst.R6[7]
R6[8] <= TEST_DP:inst.R6[8]
R6[9] <= TEST_DP:inst.R6[9]
R6[10] <= TEST_DP:inst.R6[10]
R6[11] <= TEST_DP:inst.R6[11]
R6[12] <= TEST_DP:inst.R6[12]
R6[13] <= TEST_DP:inst.R6[13]
R6[14] <= TEST_DP:inst.R6[14]
R6[15] <= TEST_DP:inst.R6[15]
R7[0] <= TEST_DP:inst.R7[0]
R7[1] <= TEST_DP:inst.R7[1]
R7[2] <= TEST_DP:inst.R7[2]
R7[3] <= TEST_DP:inst.R7[3]
R7[4] <= TEST_DP:inst.R7[4]
R7[5] <= TEST_DP:inst.R7[5]
R7[6] <= TEST_DP:inst.R7[6]
R7[7] <= TEST_DP:inst.R7[7]
R7[8] <= TEST_DP:inst.R7[8]
R7[9] <= TEST_DP:inst.R7[9]
R7[10] <= TEST_DP:inst.R7[10]
R7[11] <= TEST_DP:inst.R7[11]
R7[12] <= TEST_DP:inst.R7[12]
R7[13] <= TEST_DP:inst.R7[13]
R7[14] <= TEST_DP:inst.R7[14]
R7[15] <= TEST_DP:inst.R7[15]
W_SRC[0] <= CONTROLV1:inst1.W_SRC[0]
W_SRC[1] <= CONTROLV1:inst1.W_SRC[1]


|RISCV1|TEST_DP:inst
ZERO <= ALU:inst1.ZERO
A[0] <= TEST_RF:inst12.DATA_OUT_A[0]
A[1] <= TEST_RF:inst12.DATA_OUT_A[1]
A[2] <= TEST_RF:inst12.DATA_OUT_A[2]
A[3] <= TEST_RF:inst12.DATA_OUT_A[3]
A[4] <= TEST_RF:inst12.DATA_OUT_A[4]
A[5] <= TEST_RF:inst12.DATA_OUT_A[5]
A[6] <= TEST_RF:inst12.DATA_OUT_A[6]
A[7] <= TEST_RF:inst12.DATA_OUT_A[7]
A[8] <= TEST_RF:inst12.DATA_OUT_A[8]
A[9] <= TEST_RF:inst12.DATA_OUT_A[9]
A[10] <= TEST_RF:inst12.DATA_OUT_A[10]
A[11] <= TEST_RF:inst12.DATA_OUT_A[11]
A[12] <= TEST_RF:inst12.DATA_OUT_A[12]
A[13] <= TEST_RF:inst12.DATA_OUT_A[13]
A[14] <= TEST_RF:inst12.DATA_OUT_A[14]
A[15] <= TEST_RF:inst12.DATA_OUT_A[15]
REG_EN => TEST_RF:inst12.EN
CLK => TEST_RF:inst12.CLK
CLK => COUNTER4BIT:inst4.CLK
PCSRC => COUNTER4BIT:inst4.S
REGSRC => BUSMUX:inst5.sel
O[0] <= ALU:inst1.O[0]
O[1] <= ALU:inst1.O[1]
O[2] <= ALU:inst1.O[2]
O[3] <= ALU:inst1.O[3]
O[4] <= ALU:inst1.O[4]
O[5] <= ALU:inst1.O[5]
O[6] <= ALU:inst1.O[6]
O[7] <= ALU:inst1.O[7]
O[8] <= ALU:inst1.O[8]
O[9] <= ALU:inst1.O[9]
O[10] <= ALU:inst1.O[10]
O[11] <= ALU:inst1.O[11]
O[12] <= ALU:inst1.O[12]
O[13] <= ALU:inst1.O[13]
O[14] <= ALU:inst1.O[14]
O[15] <= ALU:inst1.O[15]
data_out_ram[0] <= RAM:inst2.DATA_OUT[0]
data_out_ram[1] <= RAM:inst2.DATA_OUT[1]
data_out_ram[2] <= RAM:inst2.DATA_OUT[2]
data_out_ram[3] <= RAM:inst2.DATA_OUT[3]
data_out_ram[4] <= RAM:inst2.DATA_OUT[4]
data_out_ram[5] <= RAM:inst2.DATA_OUT[5]
data_out_ram[6] <= RAM:inst2.DATA_OUT[6]
data_out_ram[7] <= RAM:inst2.DATA_OUT[7]
data_out_ram[8] <= RAM:inst2.DATA_OUT[8]
data_out_ram[9] <= RAM:inst2.DATA_OUT[9]
data_out_ram[10] <= RAM:inst2.DATA_OUT[10]
data_out_ram[11] <= RAM:inst2.DATA_OUT[11]
data_out_ram[12] <= RAM:inst2.DATA_OUT[12]
data_out_ram[13] <= RAM:inst2.DATA_OUT[13]
data_out_ram[14] <= RAM:inst2.DATA_OUT[14]
data_out_ram[15] <= RAM:inst2.DATA_OUT[15]
WR_DMEM => RAM:inst2.W
EN_DMEM => RAM:inst2.EN
B[0] <= TEST_RF:inst12.DATA_OUT_B[0]
B[1] <= TEST_RF:inst12.DATA_OUT_B[1]
B[2] <= TEST_RF:inst12.DATA_OUT_B[2]
B[3] <= TEST_RF:inst12.DATA_OUT_B[3]
B[4] <= TEST_RF:inst12.DATA_OUT_B[4]
B[5] <= TEST_RF:inst12.DATA_OUT_B[5]
B[6] <= TEST_RF:inst12.DATA_OUT_B[6]
B[7] <= TEST_RF:inst12.DATA_OUT_B[7]
B[8] <= TEST_RF:inst12.DATA_OUT_B[8]
B[9] <= TEST_RF:inst12.DATA_OUT_B[9]
B[10] <= TEST_RF:inst12.DATA_OUT_B[10]
B[11] <= TEST_RF:inst12.DATA_OUT_B[11]
B[12] <= TEST_RF:inst12.DATA_OUT_B[12]
B[13] <= TEST_RF:inst12.DATA_OUT_B[13]
B[14] <= TEST_RF:inst12.DATA_OUT_B[14]
B[15] <= TEST_RF:inst12.DATA_OUT_B[15]
SHIFT_R_L => SHIFT_16BIT:inst.SEL
ALUSRC => BUSMUX:inst6.sel
WR_SRC[0] => MUX4TO1:inst8.S[0]
WR_SRC[1] => MUX4TO1:inst8.S[1]
ALU_OP[0] => ALU:inst1.OPCODE[0]
ALU_OP[1] => ALU:inst1.OPCODE[1]
ALU_OP[2] => ALU:inst1.OPCODE[2]
OUT_INS[0] <= INS[0].DB_MAX_OUTPUT_PORT_TYPE
OUT_INS[1] <= INS[1].DB_MAX_OUTPUT_PORT_TYPE
OUT_INS[2] <= INS[2].DB_MAX_OUTPUT_PORT_TYPE
OUT_INS[3] <= INS[3].DB_MAX_OUTPUT_PORT_TYPE
OUT_INS[4] <= INS[4].DB_MAX_OUTPUT_PORT_TYPE
OUT_INS[5] <= INS[5].DB_MAX_OUTPUT_PORT_TYPE
OUT_INS[6] <= INS[6].DB_MAX_OUTPUT_PORT_TYPE
OUT_INS[7] <= INS[7].DB_MAX_OUTPUT_PORT_TYPE
OUT_INS[8] <= INS[8].DB_MAX_OUTPUT_PORT_TYPE
OUT_INS[9] <= INS[9].DB_MAX_OUTPUT_PORT_TYPE
OUT_INS[10] <= INS[10].DB_MAX_OUTPUT_PORT_TYPE
OUT_INS[11] <= INS[11].DB_MAX_OUTPUT_PORT_TYPE
OUT_INS[12] <= INS[12].DB_MAX_OUTPUT_PORT_TYPE
OUT_INS[13] <= INS[13].DB_MAX_OUTPUT_PORT_TYPE
OUT_INS[14] <= INS[14].DB_MAX_OUTPUT_PORT_TYPE
OUT_INS[15] <= INS[15].DB_MAX_OUTPUT_PORT_TYPE
R0[0] <= TEST_RF:inst12.R0[0]
R0[1] <= TEST_RF:inst12.R0[1]
R0[2] <= TEST_RF:inst12.R0[2]
R0[3] <= TEST_RF:inst12.R0[3]
R0[4] <= TEST_RF:inst12.R0[4]
R0[5] <= TEST_RF:inst12.R0[5]
R0[6] <= TEST_RF:inst12.R0[6]
R0[7] <= TEST_RF:inst12.R0[7]
R0[8] <= TEST_RF:inst12.R0[8]
R0[9] <= TEST_RF:inst12.R0[9]
R0[10] <= TEST_RF:inst12.R0[10]
R0[11] <= TEST_RF:inst12.R0[11]
R0[12] <= TEST_RF:inst12.R0[12]
R0[13] <= TEST_RF:inst12.R0[13]
R0[14] <= TEST_RF:inst12.R0[14]
R0[15] <= TEST_RF:inst12.R0[15]
R1[0] <= TEST_RF:inst12.R1[0]
R1[1] <= TEST_RF:inst12.R1[1]
R1[2] <= TEST_RF:inst12.R1[2]
R1[3] <= TEST_RF:inst12.R1[3]
R1[4] <= TEST_RF:inst12.R1[4]
R1[5] <= TEST_RF:inst12.R1[5]
R1[6] <= TEST_RF:inst12.R1[6]
R1[7] <= TEST_RF:inst12.R1[7]
R1[8] <= TEST_RF:inst12.R1[8]
R1[9] <= TEST_RF:inst12.R1[9]
R1[10] <= TEST_RF:inst12.R1[10]
R1[11] <= TEST_RF:inst12.R1[11]
R1[12] <= TEST_RF:inst12.R1[12]
R1[13] <= TEST_RF:inst12.R1[13]
R1[14] <= TEST_RF:inst12.R1[14]
R1[15] <= TEST_RF:inst12.R1[15]
R2[0] <= TEST_RF:inst12.R2[0]
R2[1] <= TEST_RF:inst12.R2[1]
R2[2] <= TEST_RF:inst12.R2[2]
R2[3] <= TEST_RF:inst12.R2[3]
R2[4] <= TEST_RF:inst12.R2[4]
R2[5] <= TEST_RF:inst12.R2[5]
R2[6] <= TEST_RF:inst12.R2[6]
R2[7] <= TEST_RF:inst12.R2[7]
R2[8] <= TEST_RF:inst12.R2[8]
R2[9] <= TEST_RF:inst12.R2[9]
R2[10] <= TEST_RF:inst12.R2[10]
R2[11] <= TEST_RF:inst12.R2[11]
R2[12] <= TEST_RF:inst12.R2[12]
R2[13] <= TEST_RF:inst12.R2[13]
R2[14] <= TEST_RF:inst12.R2[14]
R2[15] <= TEST_RF:inst12.R2[15]
R3[0] <= TEST_RF:inst12.R3[0]
R3[1] <= TEST_RF:inst12.R3[1]
R3[2] <= TEST_RF:inst12.R3[2]
R3[3] <= TEST_RF:inst12.R3[3]
R3[4] <= TEST_RF:inst12.R3[4]
R3[5] <= TEST_RF:inst12.R3[5]
R3[6] <= TEST_RF:inst12.R3[6]
R3[7] <= TEST_RF:inst12.R3[7]
R3[8] <= TEST_RF:inst12.R3[8]
R3[9] <= TEST_RF:inst12.R3[9]
R3[10] <= TEST_RF:inst12.R3[10]
R3[11] <= TEST_RF:inst12.R3[11]
R3[12] <= TEST_RF:inst12.R3[12]
R3[13] <= TEST_RF:inst12.R3[13]
R3[14] <= TEST_RF:inst12.R3[14]
R3[15] <= TEST_RF:inst12.R3[15]
R4[0] <= TEST_RF:inst12.R4[0]
R4[1] <= TEST_RF:inst12.R4[1]
R4[2] <= TEST_RF:inst12.R4[2]
R4[3] <= TEST_RF:inst12.R4[3]
R4[4] <= TEST_RF:inst12.R4[4]
R4[5] <= TEST_RF:inst12.R4[5]
R4[6] <= TEST_RF:inst12.R4[6]
R4[7] <= TEST_RF:inst12.R4[7]
R4[8] <= TEST_RF:inst12.R4[8]
R4[9] <= TEST_RF:inst12.R4[9]
R4[10] <= TEST_RF:inst12.R4[10]
R4[11] <= TEST_RF:inst12.R4[11]
R4[12] <= TEST_RF:inst12.R4[12]
R4[13] <= TEST_RF:inst12.R4[13]
R4[14] <= TEST_RF:inst12.R4[14]
R4[15] <= TEST_RF:inst12.R4[15]
R5[0] <= TEST_RF:inst12.R5[0]
R5[1] <= TEST_RF:inst12.R5[1]
R5[2] <= TEST_RF:inst12.R5[2]
R5[3] <= TEST_RF:inst12.R5[3]
R5[4] <= TEST_RF:inst12.R5[4]
R5[5] <= TEST_RF:inst12.R5[5]
R5[6] <= TEST_RF:inst12.R5[6]
R5[7] <= TEST_RF:inst12.R5[7]
R5[8] <= TEST_RF:inst12.R5[8]
R5[9] <= TEST_RF:inst12.R5[9]
R5[10] <= TEST_RF:inst12.R5[10]
R5[11] <= TEST_RF:inst12.R5[11]
R5[12] <= TEST_RF:inst12.R5[12]
R5[13] <= TEST_RF:inst12.R5[13]
R5[14] <= TEST_RF:inst12.R5[14]
R5[15] <= TEST_RF:inst12.R5[15]
R6[0] <= TEST_RF:inst12.R6[0]
R6[1] <= TEST_RF:inst12.R6[1]
R6[2] <= TEST_RF:inst12.R6[2]
R6[3] <= TEST_RF:inst12.R6[3]
R6[4] <= TEST_RF:inst12.R6[4]
R6[5] <= TEST_RF:inst12.R6[5]
R6[6] <= TEST_RF:inst12.R6[6]
R6[7] <= TEST_RF:inst12.R6[7]
R6[8] <= TEST_RF:inst12.R6[8]
R6[9] <= TEST_RF:inst12.R6[9]
R6[10] <= TEST_RF:inst12.R6[10]
R6[11] <= TEST_RF:inst12.R6[11]
R6[12] <= TEST_RF:inst12.R6[12]
R6[13] <= TEST_RF:inst12.R6[13]
R6[14] <= TEST_RF:inst12.R6[14]
R6[15] <= TEST_RF:inst12.R6[15]
R7[0] <= TEST_RF:inst12.R7[0]
R7[1] <= TEST_RF:inst12.R7[1]
R7[2] <= TEST_RF:inst12.R7[2]
R7[3] <= TEST_RF:inst12.R7[3]
R7[4] <= TEST_RF:inst12.R7[4]
R7[5] <= TEST_RF:inst12.R7[5]
R7[6] <= TEST_RF:inst12.R7[6]
R7[7] <= TEST_RF:inst12.R7[7]
R7[8] <= TEST_RF:inst12.R7[8]
R7[9] <= TEST_RF:inst12.R7[9]
R7[10] <= TEST_RF:inst12.R7[10]
R7[11] <= TEST_RF:inst12.R7[11]
R7[12] <= TEST_RF:inst12.R7[12]
R7[13] <= TEST_RF:inst12.R7[13]
R7[14] <= TEST_RF:inst12.R7[14]
R7[15] <= TEST_RF:inst12.R7[15]


|RISCV1|TEST_DP:inst|ALU:inst1
ZERO <= NOR16:inst8.OUT
O[0] <= BUSMUX:inst2.result[0]
O[1] <= BUSMUX:inst2.result[1]
O[2] <= BUSMUX:inst2.result[2]
O[3] <= BUSMUX:inst2.result[3]
O[4] <= BUSMUX:inst2.result[4]
O[5] <= BUSMUX:inst2.result[5]
O[6] <= BUSMUX:inst2.result[6]
O[7] <= BUSMUX:inst2.result[7]
O[8] <= BUSMUX:inst2.result[8]
O[9] <= BUSMUX:inst2.result[9]
O[10] <= BUSMUX:inst2.result[10]
O[11] <= BUSMUX:inst2.result[11]
O[12] <= BUSMUX:inst2.result[12]
O[13] <= BUSMUX:inst2.result[13]
O[14] <= BUSMUX:inst2.result[14]
O[15] <= BUSMUX:inst2.result[15]
OPCODE[0] => AU:inst.SELECT[0]
OPCODE[0] => LU:inst1.SELECT[0]
OPCODE[1] => AU:inst.SELECT[1]
OPCODE[1] => LU:inst1.SELECT[1]
OPCODE[2] => BUSMUX:inst2.sel
A[0] => AU:inst.A[0]
A[0] => LU:inst1.A[0]
A[1] => AU:inst.A[1]
A[1] => LU:inst1.A[1]
A[2] => AU:inst.A[2]
A[2] => LU:inst1.A[2]
A[3] => AU:inst.A[3]
A[3] => LU:inst1.A[3]
A[4] => AU:inst.A[4]
A[4] => LU:inst1.A[4]
A[5] => AU:inst.A[5]
A[5] => LU:inst1.A[5]
A[6] => AU:inst.A[6]
A[6] => LU:inst1.A[6]
A[7] => AU:inst.A[7]
A[7] => LU:inst1.A[7]
A[8] => AU:inst.A[8]
A[8] => LU:inst1.A[8]
A[9] => AU:inst.A[9]
A[9] => LU:inst1.A[9]
A[10] => AU:inst.A[10]
A[10] => LU:inst1.A[10]
A[11] => AU:inst.A[11]
A[11] => LU:inst1.A[11]
A[12] => AU:inst.A[12]
A[12] => LU:inst1.A[12]
A[13] => AU:inst.A[13]
A[13] => LU:inst1.A[13]
A[14] => AU:inst.A[14]
A[14] => LU:inst1.A[14]
A[15] => AU:inst.A[15]
A[15] => LU:inst1.A[15]
B[0] => AU:inst.B[0]
B[0] => LU:inst1.B[0]
B[1] => AU:inst.B[1]
B[1] => LU:inst1.B[1]
B[2] => AU:inst.B[2]
B[2] => LU:inst1.B[2]
B[3] => AU:inst.B[3]
B[3] => LU:inst1.B[3]
B[4] => AU:inst.B[4]
B[4] => LU:inst1.B[4]
B[5] => AU:inst.B[5]
B[5] => LU:inst1.B[5]
B[6] => AU:inst.B[6]
B[6] => LU:inst1.B[6]
B[7] => AU:inst.B[7]
B[7] => LU:inst1.B[7]
B[8] => AU:inst.B[8]
B[8] => LU:inst1.B[8]
B[9] => AU:inst.B[9]
B[9] => LU:inst1.B[9]
B[10] => AU:inst.B[10]
B[10] => LU:inst1.B[10]
B[11] => AU:inst.B[11]
B[11] => LU:inst1.B[11]
B[12] => AU:inst.B[12]
B[12] => LU:inst1.B[12]
B[13] => AU:inst.B[13]
B[13] => LU:inst1.B[13]
B[14] => AU:inst.B[14]
B[14] => LU:inst1.B[14]
B[15] => AU:inst.B[15]
B[15] => LU:inst1.B[15]


|RISCV1|TEST_DP:inst|ALU:inst1|NOR16:inst8
OUT <= 20.DB_MAX_OUTPUT_PORT_TYPE
IN9 => 18.IN0
IN10 => 18.IN1
IN11 => 18.IN2
IN12 => 18.IN3
IN8 => 18.IN4
IN7 => 18.IN5
IN6 => 18.IN6
IN5 => 18.IN7
IN4 => 18.IN8
IN3 => 18.IN9
IN2 => 18.IN10
IN1 => 18.IN11
IN13 => 19.IN0
IN14 => 19.IN1
IN15 => 19.IN2
IN16 => 19.IN3


|RISCV1|TEST_DP:inst|ALU:inst1|BUSMUX:inst2
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|RISCV1|TEST_DP:inst|ALU:inst1|BUSMUX:inst2|lpm_mux:$00000
data[0][0] => mux_boc:auto_generated.data[0]
data[0][1] => mux_boc:auto_generated.data[1]
data[0][2] => mux_boc:auto_generated.data[2]
data[0][3] => mux_boc:auto_generated.data[3]
data[0][4] => mux_boc:auto_generated.data[4]
data[0][5] => mux_boc:auto_generated.data[5]
data[0][6] => mux_boc:auto_generated.data[6]
data[0][7] => mux_boc:auto_generated.data[7]
data[0][8] => mux_boc:auto_generated.data[8]
data[0][9] => mux_boc:auto_generated.data[9]
data[0][10] => mux_boc:auto_generated.data[10]
data[0][11] => mux_boc:auto_generated.data[11]
data[0][12] => mux_boc:auto_generated.data[12]
data[0][13] => mux_boc:auto_generated.data[13]
data[0][14] => mux_boc:auto_generated.data[14]
data[0][15] => mux_boc:auto_generated.data[15]
data[1][0] => mux_boc:auto_generated.data[16]
data[1][1] => mux_boc:auto_generated.data[17]
data[1][2] => mux_boc:auto_generated.data[18]
data[1][3] => mux_boc:auto_generated.data[19]
data[1][4] => mux_boc:auto_generated.data[20]
data[1][5] => mux_boc:auto_generated.data[21]
data[1][6] => mux_boc:auto_generated.data[22]
data[1][7] => mux_boc:auto_generated.data[23]
data[1][8] => mux_boc:auto_generated.data[24]
data[1][9] => mux_boc:auto_generated.data[25]
data[1][10] => mux_boc:auto_generated.data[26]
data[1][11] => mux_boc:auto_generated.data[27]
data[1][12] => mux_boc:auto_generated.data[28]
data[1][13] => mux_boc:auto_generated.data[29]
data[1][14] => mux_boc:auto_generated.data[30]
data[1][15] => mux_boc:auto_generated.data[31]
sel[0] => mux_boc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_boc:auto_generated.result[0]
result[1] <= mux_boc:auto_generated.result[1]
result[2] <= mux_boc:auto_generated.result[2]
result[3] <= mux_boc:auto_generated.result[3]
result[4] <= mux_boc:auto_generated.result[4]
result[5] <= mux_boc:auto_generated.result[5]
result[6] <= mux_boc:auto_generated.result[6]
result[7] <= mux_boc:auto_generated.result[7]
result[8] <= mux_boc:auto_generated.result[8]
result[9] <= mux_boc:auto_generated.result[9]
result[10] <= mux_boc:auto_generated.result[10]
result[11] <= mux_boc:auto_generated.result[11]
result[12] <= mux_boc:auto_generated.result[12]
result[13] <= mux_boc:auto_generated.result[13]
result[14] <= mux_boc:auto_generated.result[14]
result[15] <= mux_boc:auto_generated.result[15]


|RISCV1|TEST_DP:inst|ALU:inst1|BUSMUX:inst2|lpm_mux:$00000|mux_boc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|ALU:inst1|AU:inst
CARRY <= FA1BIT:inst31.Cout
SELECT[0] => in1st.IN0
SELECT[0] => AE:inst1.S0
SELECT[0] => AE:inst2.S0
SELECT[0] => AE:inst4.S0
SELECT[0] => AE:inst6.S0
SELECT[0] => AE:inst8.S0
SELECT[0] => AE:inst10.S0
SELECT[0] => AE:inst12.S0
SELECT[0] => AE:inst14.S0
SELECT[0] => AE:inst16.S0
SELECT[0] => AE:inst18.S0
SELECT[0] => AE:inst20.S0
SELECT[0] => AE:inst22.S0
SELECT[0] => AE:inst24.S0
SELECT[0] => AE:inst26.S0
SELECT[0] => AE:inst28.S0
SELECT[0] => AE:inst30.S0
SELECT[1] => in1st.IN1
SELECT[1] => AE:inst1.S1
SELECT[1] => AE:inst2.S1
SELECT[1] => AE:inst4.S1
SELECT[1] => AE:inst6.S1
SELECT[1] => AE:inst8.S1
SELECT[1] => AE:inst10.S1
SELECT[1] => AE:inst12.S1
SELECT[1] => AE:inst14.S1
SELECT[1] => AE:inst16.S1
SELECT[1] => AE:inst18.S1
SELECT[1] => AE:inst20.S1
SELECT[1] => AE:inst22.S1
SELECT[1] => AE:inst24.S1
SELECT[1] => AE:inst26.S1
SELECT[1] => AE:inst28.S1
SELECT[1] => AE:inst30.S1
A[0] => FA1BIT:inst.A
A[1] => FA1BIT:inst3.A
A[2] => FA1BIT:inst5.A
A[3] => FA1BIT:inst7.A
A[4] => FA1BIT:inst9.A
A[5] => FA1BIT:inst11.A
A[6] => FA1BIT:inst13.A
A[7] => FA1BIT:inst15.A
A[8] => FA1BIT:inst17.A
A[9] => FA1BIT:inst19.A
A[10] => FA1BIT:inst21.A
A[11] => FA1BIT:inst23.A
A[12] => FA1BIT:inst25.A
A[13] => FA1BIT:inst27.A
A[14] => FA1BIT:inst29.A
A[15] => FA1BIT:inst31.A
B[0] => AE:inst1.Bi
B[1] => AE:inst2.Bi
B[2] => AE:inst4.Bi
B[3] => AE:inst6.Bi
B[4] => AE:inst8.Bi
B[5] => AE:inst10.Bi
B[6] => AE:inst12.Bi
B[7] => AE:inst14.Bi
B[8] => AE:inst16.Bi
B[9] => AE:inst18.Bi
B[10] => AE:inst20.Bi
B[11] => AE:inst22.Bi
B[12] => AE:inst24.Bi
B[13] => AE:inst26.Bi
B[14] => AE:inst28.Bi
B[15] => AE:inst30.Bi
OVERFLOW <= inst32.DB_MAX_OUTPUT_PORT_TYPE
S[0] <= FA1BIT:inst.S
S[1] <= FA1BIT:inst3.S
S[2] <= FA1BIT:inst5.S
S[3] <= FA1BIT:inst7.S
S[4] <= FA1BIT:inst9.S
S[5] <= FA1BIT:inst11.S
S[6] <= FA1BIT:inst13.S
S[7] <= FA1BIT:inst15.S
S[8] <= FA1BIT:inst17.S
S[9] <= FA1BIT:inst19.S
S[10] <= FA1BIT:inst21.S
S[11] <= FA1BIT:inst23.S
S[12] <= FA1BIT:inst25.S
S[13] <= FA1BIT:inst27.S
S[14] <= FA1BIT:inst29.S
S[15] <= FA1BIT:inst31.S


|RISCV1|TEST_DP:inst|ALU:inst1|AU:inst|FA1BIT:inst31
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst6.IN1
Cin => inst3.IN1
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|RISCV1|TEST_DP:inst|ALU:inst1|AU:inst|FA1BIT:inst29
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst6.IN1
Cin => inst3.IN1
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|RISCV1|TEST_DP:inst|ALU:inst1|AU:inst|FA1BIT:inst27
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst6.IN1
Cin => inst3.IN1
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|RISCV1|TEST_DP:inst|ALU:inst1|AU:inst|FA1BIT:inst25
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst6.IN1
Cin => inst3.IN1
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|RISCV1|TEST_DP:inst|ALU:inst1|AU:inst|FA1BIT:inst23
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst6.IN1
Cin => inst3.IN1
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|RISCV1|TEST_DP:inst|ALU:inst1|AU:inst|FA1BIT:inst21
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst6.IN1
Cin => inst3.IN1
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|RISCV1|TEST_DP:inst|ALU:inst1|AU:inst|FA1BIT:inst19
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst6.IN1
Cin => inst3.IN1
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|RISCV1|TEST_DP:inst|ALU:inst1|AU:inst|FA1BIT:inst17
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst6.IN1
Cin => inst3.IN1
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|RISCV1|TEST_DP:inst|ALU:inst1|AU:inst|FA1BIT:inst15
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst6.IN1
Cin => inst3.IN1
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|RISCV1|TEST_DP:inst|ALU:inst1|AU:inst|FA1BIT:inst13
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst6.IN1
Cin => inst3.IN1
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|RISCV1|TEST_DP:inst|ALU:inst1|AU:inst|FA1BIT:inst11
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst6.IN1
Cin => inst3.IN1
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|RISCV1|TEST_DP:inst|ALU:inst1|AU:inst|FA1BIT:inst9
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst6.IN1
Cin => inst3.IN1
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|RISCV1|TEST_DP:inst|ALU:inst1|AU:inst|FA1BIT:inst7
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst6.IN1
Cin => inst3.IN1
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|RISCV1|TEST_DP:inst|ALU:inst1|AU:inst|FA1BIT:inst5
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst6.IN1
Cin => inst3.IN1
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|RISCV1|TEST_DP:inst|ALU:inst1|AU:inst|FA1BIT:inst3
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst6.IN1
Cin => inst3.IN1
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|RISCV1|TEST_DP:inst|ALU:inst1|AU:inst|FA1BIT:inst
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst6.IN1
Cin => inst3.IN1
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|RISCV1|TEST_DP:inst|ALU:inst1|AU:inst|AE:inst1
Yi <= in1st.DB_MAX_OUTPUT_PORT_TYPE
Bi => inst1.IN0
Bi => inst4.IN0
S1 => inst.IN1
S1 => inst2.IN0
S1 => inst6.IN0
S0 => inst2.IN1
S0 => inst5.IN0


|RISCV1|TEST_DP:inst|ALU:inst1|AU:inst|AE:inst2
Yi <= in1st.DB_MAX_OUTPUT_PORT_TYPE
Bi => inst1.IN0
Bi => inst4.IN0
S1 => inst.IN1
S1 => inst2.IN0
S1 => inst6.IN0
S0 => inst2.IN1
S0 => inst5.IN0


|RISCV1|TEST_DP:inst|ALU:inst1|AU:inst|AE:inst4
Yi <= in1st.DB_MAX_OUTPUT_PORT_TYPE
Bi => inst1.IN0
Bi => inst4.IN0
S1 => inst.IN1
S1 => inst2.IN0
S1 => inst6.IN0
S0 => inst2.IN1
S0 => inst5.IN0


|RISCV1|TEST_DP:inst|ALU:inst1|AU:inst|AE:inst6
Yi <= in1st.DB_MAX_OUTPUT_PORT_TYPE
Bi => inst1.IN0
Bi => inst4.IN0
S1 => inst.IN1
S1 => inst2.IN0
S1 => inst6.IN0
S0 => inst2.IN1
S0 => inst5.IN0


|RISCV1|TEST_DP:inst|ALU:inst1|AU:inst|AE:inst8
Yi <= in1st.DB_MAX_OUTPUT_PORT_TYPE
Bi => inst1.IN0
Bi => inst4.IN0
S1 => inst.IN1
S1 => inst2.IN0
S1 => inst6.IN0
S0 => inst2.IN1
S0 => inst5.IN0


|RISCV1|TEST_DP:inst|ALU:inst1|AU:inst|AE:inst10
Yi <= in1st.DB_MAX_OUTPUT_PORT_TYPE
Bi => inst1.IN0
Bi => inst4.IN0
S1 => inst.IN1
S1 => inst2.IN0
S1 => inst6.IN0
S0 => inst2.IN1
S0 => inst5.IN0


|RISCV1|TEST_DP:inst|ALU:inst1|AU:inst|AE:inst12
Yi <= in1st.DB_MAX_OUTPUT_PORT_TYPE
Bi => inst1.IN0
Bi => inst4.IN0
S1 => inst.IN1
S1 => inst2.IN0
S1 => inst6.IN0
S0 => inst2.IN1
S0 => inst5.IN0


|RISCV1|TEST_DP:inst|ALU:inst1|AU:inst|AE:inst14
Yi <= in1st.DB_MAX_OUTPUT_PORT_TYPE
Bi => inst1.IN0
Bi => inst4.IN0
S1 => inst.IN1
S1 => inst2.IN0
S1 => inst6.IN0
S0 => inst2.IN1
S0 => inst5.IN0


|RISCV1|TEST_DP:inst|ALU:inst1|AU:inst|AE:inst16
Yi <= in1st.DB_MAX_OUTPUT_PORT_TYPE
Bi => inst1.IN0
Bi => inst4.IN0
S1 => inst.IN1
S1 => inst2.IN0
S1 => inst6.IN0
S0 => inst2.IN1
S0 => inst5.IN0


|RISCV1|TEST_DP:inst|ALU:inst1|AU:inst|AE:inst18
Yi <= in1st.DB_MAX_OUTPUT_PORT_TYPE
Bi => inst1.IN0
Bi => inst4.IN0
S1 => inst.IN1
S1 => inst2.IN0
S1 => inst6.IN0
S0 => inst2.IN1
S0 => inst5.IN0


|RISCV1|TEST_DP:inst|ALU:inst1|AU:inst|AE:inst20
Yi <= in1st.DB_MAX_OUTPUT_PORT_TYPE
Bi => inst1.IN0
Bi => inst4.IN0
S1 => inst.IN1
S1 => inst2.IN0
S1 => inst6.IN0
S0 => inst2.IN1
S0 => inst5.IN0


|RISCV1|TEST_DP:inst|ALU:inst1|AU:inst|AE:inst22
Yi <= in1st.DB_MAX_OUTPUT_PORT_TYPE
Bi => inst1.IN0
Bi => inst4.IN0
S1 => inst.IN1
S1 => inst2.IN0
S1 => inst6.IN0
S0 => inst2.IN1
S0 => inst5.IN0


|RISCV1|TEST_DP:inst|ALU:inst1|AU:inst|AE:inst24
Yi <= in1st.DB_MAX_OUTPUT_PORT_TYPE
Bi => inst1.IN0
Bi => inst4.IN0
S1 => inst.IN1
S1 => inst2.IN0
S1 => inst6.IN0
S0 => inst2.IN1
S0 => inst5.IN0


|RISCV1|TEST_DP:inst|ALU:inst1|AU:inst|AE:inst26
Yi <= in1st.DB_MAX_OUTPUT_PORT_TYPE
Bi => inst1.IN0
Bi => inst4.IN0
S1 => inst.IN1
S1 => inst2.IN0
S1 => inst6.IN0
S0 => inst2.IN1
S0 => inst5.IN0


|RISCV1|TEST_DP:inst|ALU:inst1|AU:inst|AE:inst28
Yi <= in1st.DB_MAX_OUTPUT_PORT_TYPE
Bi => inst1.IN0
Bi => inst4.IN0
S1 => inst.IN1
S1 => inst2.IN0
S1 => inst6.IN0
S0 => inst2.IN1
S0 => inst5.IN0


|RISCV1|TEST_DP:inst|ALU:inst1|AU:inst|AE:inst30
Yi <= in1st.DB_MAX_OUTPUT_PORT_TYPE
Bi => inst1.IN0
Bi => inst4.IN0
S1 => inst.IN1
S1 => inst2.IN0
S1 => inst6.IN0
S0 => inst2.IN1
S0 => inst5.IN0


|RISCV1|TEST_DP:inst|ALU:inst1|LU:inst1
O[0] <= LE:inst15.Y
O[1] <= LE:inst14.Y
O[2] <= LE:inst13.Y
O[3] <= LE:inst12.Y
O[4] <= LE:inst11.Y
O[5] <= LE:inst10.Y
O[6] <= LE:inst9.Y
O[7] <= LE:inst8.Y
O[8] <= LE:inst7.Y
O[9] <= LE:inst6.Y
O[10] <= LE:inst5.Y
O[11] <= LE:inst4.Y
O[12] <= LE:inst3.Y
O[13] <= LE:inst2.Y
O[14] <= LE:inst1.Y
O[15] <= LE:inst.Y
A[0] => LE:inst15.A
A[1] => LE:inst14.A
A[2] => LE:inst13.A
A[3] => LE:inst12.A
A[4] => LE:inst11.A
A[5] => LE:inst10.A
A[6] => LE:inst9.A
A[7] => LE:inst8.A
A[8] => LE:inst7.A
A[9] => LE:inst6.A
A[10] => LE:inst5.A
A[11] => LE:inst4.A
A[12] => LE:inst3.A
A[13] => LE:inst2.A
A[14] => LE:inst1.A
A[15] => LE:inst.A
B[0] => LE:inst15.B
B[1] => LE:inst14.B
B[2] => LE:inst13.B
B[3] => LE:inst12.B
B[4] => LE:inst11.B
B[5] => LE:inst10.B
B[6] => LE:inst9.B
B[7] => LE:inst8.B
B[8] => LE:inst7.B
B[9] => LE:inst6.B
B[10] => LE:inst5.B
B[11] => LE:inst4.B
B[12] => LE:inst3.B
B[13] => LE:inst2.B
B[14] => LE:inst1.B
B[15] => LE:inst.B
SELECT[0] => LE:inst.S0
SELECT[0] => LE:inst1.S0
SELECT[0] => LE:inst2.S0
SELECT[0] => LE:inst3.S0
SELECT[0] => LE:inst4.S0
SELECT[0] => LE:inst5.S0
SELECT[0] => LE:inst6.S0
SELECT[0] => LE:inst7.S0
SELECT[0] => LE:inst8.S0
SELECT[0] => LE:inst9.S0
SELECT[0] => LE:inst10.S0
SELECT[0] => LE:inst11.S0
SELECT[0] => LE:inst12.S0
SELECT[0] => LE:inst13.S0
SELECT[0] => LE:inst14.S0
SELECT[0] => LE:inst15.S0
SELECT[1] => LE:inst.S1
SELECT[1] => LE:inst1.S1
SELECT[1] => LE:inst2.S1
SELECT[1] => LE:inst3.S1
SELECT[1] => LE:inst4.S1
SELECT[1] => LE:inst5.S1
SELECT[1] => LE:inst6.S1
SELECT[1] => LE:inst7.S1
SELECT[1] => LE:inst8.S1
SELECT[1] => LE:inst9.S1
SELECT[1] => LE:inst10.S1
SELECT[1] => LE:inst11.S1
SELECT[1] => LE:inst12.S1
SELECT[1] => LE:inst13.S1
SELECT[1] => LE:inst14.S1
SELECT[1] => LE:inst15.S1


|RISCV1|TEST_DP:inst|ALU:inst1|LU:inst1|LE:inst
Y <= inst10.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst7.IN1
A => inst2.IN0
B => inst.IN1
B => inst3.IN0
B => inst6.IN0
B => inst9.IN0
S1 => inst4.IN0
S1 => inst9.IN2
S1 => inst8.IN2
S0 => inst7.IN2
S0 => inst6.IN1
S0 => inst5.IN0


|RISCV1|TEST_DP:inst|ALU:inst1|LU:inst1|LE:inst1
Y <= inst10.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst7.IN1
A => inst2.IN0
B => inst.IN1
B => inst3.IN0
B => inst6.IN0
B => inst9.IN0
S1 => inst4.IN0
S1 => inst9.IN2
S1 => inst8.IN2
S0 => inst7.IN2
S0 => inst6.IN1
S0 => inst5.IN0


|RISCV1|TEST_DP:inst|ALU:inst1|LU:inst1|LE:inst2
Y <= inst10.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst7.IN1
A => inst2.IN0
B => inst.IN1
B => inst3.IN0
B => inst6.IN0
B => inst9.IN0
S1 => inst4.IN0
S1 => inst9.IN2
S1 => inst8.IN2
S0 => inst7.IN2
S0 => inst6.IN1
S0 => inst5.IN0


|RISCV1|TEST_DP:inst|ALU:inst1|LU:inst1|LE:inst3
Y <= inst10.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst7.IN1
A => inst2.IN0
B => inst.IN1
B => inst3.IN0
B => inst6.IN0
B => inst9.IN0
S1 => inst4.IN0
S1 => inst9.IN2
S1 => inst8.IN2
S0 => inst7.IN2
S0 => inst6.IN1
S0 => inst5.IN0


|RISCV1|TEST_DP:inst|ALU:inst1|LU:inst1|LE:inst4
Y <= inst10.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst7.IN1
A => inst2.IN0
B => inst.IN1
B => inst3.IN0
B => inst6.IN0
B => inst9.IN0
S1 => inst4.IN0
S1 => inst9.IN2
S1 => inst8.IN2
S0 => inst7.IN2
S0 => inst6.IN1
S0 => inst5.IN0


|RISCV1|TEST_DP:inst|ALU:inst1|LU:inst1|LE:inst5
Y <= inst10.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst7.IN1
A => inst2.IN0
B => inst.IN1
B => inst3.IN0
B => inst6.IN0
B => inst9.IN0
S1 => inst4.IN0
S1 => inst9.IN2
S1 => inst8.IN2
S0 => inst7.IN2
S0 => inst6.IN1
S0 => inst5.IN0


|RISCV1|TEST_DP:inst|ALU:inst1|LU:inst1|LE:inst6
Y <= inst10.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst7.IN1
A => inst2.IN0
B => inst.IN1
B => inst3.IN0
B => inst6.IN0
B => inst9.IN0
S1 => inst4.IN0
S1 => inst9.IN2
S1 => inst8.IN2
S0 => inst7.IN2
S0 => inst6.IN1
S0 => inst5.IN0


|RISCV1|TEST_DP:inst|ALU:inst1|LU:inst1|LE:inst7
Y <= inst10.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst7.IN1
A => inst2.IN0
B => inst.IN1
B => inst3.IN0
B => inst6.IN0
B => inst9.IN0
S1 => inst4.IN0
S1 => inst9.IN2
S1 => inst8.IN2
S0 => inst7.IN2
S0 => inst6.IN1
S0 => inst5.IN0


|RISCV1|TEST_DP:inst|ALU:inst1|LU:inst1|LE:inst8
Y <= inst10.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst7.IN1
A => inst2.IN0
B => inst.IN1
B => inst3.IN0
B => inst6.IN0
B => inst9.IN0
S1 => inst4.IN0
S1 => inst9.IN2
S1 => inst8.IN2
S0 => inst7.IN2
S0 => inst6.IN1
S0 => inst5.IN0


|RISCV1|TEST_DP:inst|ALU:inst1|LU:inst1|LE:inst9
Y <= inst10.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst7.IN1
A => inst2.IN0
B => inst.IN1
B => inst3.IN0
B => inst6.IN0
B => inst9.IN0
S1 => inst4.IN0
S1 => inst9.IN2
S1 => inst8.IN2
S0 => inst7.IN2
S0 => inst6.IN1
S0 => inst5.IN0


|RISCV1|TEST_DP:inst|ALU:inst1|LU:inst1|LE:inst10
Y <= inst10.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst7.IN1
A => inst2.IN0
B => inst.IN1
B => inst3.IN0
B => inst6.IN0
B => inst9.IN0
S1 => inst4.IN0
S1 => inst9.IN2
S1 => inst8.IN2
S0 => inst7.IN2
S0 => inst6.IN1
S0 => inst5.IN0


|RISCV1|TEST_DP:inst|ALU:inst1|LU:inst1|LE:inst11
Y <= inst10.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst7.IN1
A => inst2.IN0
B => inst.IN1
B => inst3.IN0
B => inst6.IN0
B => inst9.IN0
S1 => inst4.IN0
S1 => inst9.IN2
S1 => inst8.IN2
S0 => inst7.IN2
S0 => inst6.IN1
S0 => inst5.IN0


|RISCV1|TEST_DP:inst|ALU:inst1|LU:inst1|LE:inst12
Y <= inst10.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst7.IN1
A => inst2.IN0
B => inst.IN1
B => inst3.IN0
B => inst6.IN0
B => inst9.IN0
S1 => inst4.IN0
S1 => inst9.IN2
S1 => inst8.IN2
S0 => inst7.IN2
S0 => inst6.IN1
S0 => inst5.IN0


|RISCV1|TEST_DP:inst|ALU:inst1|LU:inst1|LE:inst13
Y <= inst10.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst7.IN1
A => inst2.IN0
B => inst.IN1
B => inst3.IN0
B => inst6.IN0
B => inst9.IN0
S1 => inst4.IN0
S1 => inst9.IN2
S1 => inst8.IN2
S0 => inst7.IN2
S0 => inst6.IN1
S0 => inst5.IN0


|RISCV1|TEST_DP:inst|ALU:inst1|LU:inst1|LE:inst14
Y <= inst10.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst7.IN1
A => inst2.IN0
B => inst.IN1
B => inst3.IN0
B => inst6.IN0
B => inst9.IN0
S1 => inst4.IN0
S1 => inst9.IN2
S1 => inst8.IN2
S0 => inst7.IN2
S0 => inst6.IN1
S0 => inst5.IN0


|RISCV1|TEST_DP:inst|ALU:inst1|LU:inst1|LE:inst15
Y <= inst10.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst7.IN1
A => inst2.IN0
B => inst.IN1
B => inst3.IN0
B => inst6.IN0
B => inst9.IN0
S1 => inst4.IN0
S1 => inst9.IN2
S1 => inst8.IN2
S0 => inst7.IN2
S0 => inst6.IN1
S0 => inst5.IN0


|RISCV1|TEST_DP:inst|TEST_RF:inst12
DATA_OUT_A[0] <= MUX8_1:inst11.O[0]
DATA_OUT_A[1] <= MUX8_1:inst11.O[1]
DATA_OUT_A[2] <= MUX8_1:inst11.O[2]
DATA_OUT_A[3] <= MUX8_1:inst11.O[3]
DATA_OUT_A[4] <= MUX8_1:inst11.O[4]
DATA_OUT_A[5] <= MUX8_1:inst11.O[5]
DATA_OUT_A[6] <= MUX8_1:inst11.O[6]
DATA_OUT_A[7] <= MUX8_1:inst11.O[7]
DATA_OUT_A[8] <= MUX8_1:inst11.O[8]
DATA_OUT_A[9] <= MUX8_1:inst11.O[9]
DATA_OUT_A[10] <= MUX8_1:inst11.O[10]
DATA_OUT_A[11] <= MUX8_1:inst11.O[11]
DATA_OUT_A[12] <= MUX8_1:inst11.O[12]
DATA_OUT_A[13] <= MUX8_1:inst11.O[13]
DATA_OUT_A[14] <= MUX8_1:inst11.O[14]
DATA_OUT_A[15] <= MUX8_1:inst11.O[15]
EN => DECODER3_8:inst9.EN
ADD_WR[0] => DECODER3_8:inst9.I[0]
ADD_WR[1] => DECODER3_8:inst9.I[1]
ADD_WR[2] => DECODER3_8:inst9.I[2]
CLK => REGISTER16BIT:inst.CLK
CLK => REGISTER16BIT:inst1.CLK
CLK => REGISTER16BIT:inst2.CLK
CLK => REGISTER16BIT:inst3.CLK
CLK => REGISTER16BIT:inst4.CLK
CLK => REGISTER16BIT:inst5.CLK
CLK => REGISTER16BIT:inst6.CLK
CLK => REGISTER16BIT:inst7.CLK
DATA_IN[0] => REGISTER16BIT:inst1.IN[0]
DATA_IN[0] => REGISTER16BIT:inst2.IN[0]
DATA_IN[0] => REGISTER16BIT:inst3.IN[0]
DATA_IN[0] => REGISTER16BIT:inst4.IN[0]
DATA_IN[0] => REGISTER16BIT:inst5.IN[0]
DATA_IN[0] => REGISTER16BIT:inst6.IN[0]
DATA_IN[0] => REGISTER16BIT:inst7.IN[0]
DATA_IN[1] => REGISTER16BIT:inst1.IN[1]
DATA_IN[1] => REGISTER16BIT:inst2.IN[1]
DATA_IN[1] => REGISTER16BIT:inst3.IN[1]
DATA_IN[1] => REGISTER16BIT:inst4.IN[1]
DATA_IN[1] => REGISTER16BIT:inst5.IN[1]
DATA_IN[1] => REGISTER16BIT:inst6.IN[1]
DATA_IN[1] => REGISTER16BIT:inst7.IN[1]
DATA_IN[2] => REGISTER16BIT:inst1.IN[2]
DATA_IN[2] => REGISTER16BIT:inst2.IN[2]
DATA_IN[2] => REGISTER16BIT:inst3.IN[2]
DATA_IN[2] => REGISTER16BIT:inst4.IN[2]
DATA_IN[2] => REGISTER16BIT:inst5.IN[2]
DATA_IN[2] => REGISTER16BIT:inst6.IN[2]
DATA_IN[2] => REGISTER16BIT:inst7.IN[2]
DATA_IN[3] => REGISTER16BIT:inst1.IN[3]
DATA_IN[3] => REGISTER16BIT:inst2.IN[3]
DATA_IN[3] => REGISTER16BIT:inst3.IN[3]
DATA_IN[3] => REGISTER16BIT:inst4.IN[3]
DATA_IN[3] => REGISTER16BIT:inst5.IN[3]
DATA_IN[3] => REGISTER16BIT:inst6.IN[3]
DATA_IN[3] => REGISTER16BIT:inst7.IN[3]
DATA_IN[4] => REGISTER16BIT:inst1.IN[4]
DATA_IN[4] => REGISTER16BIT:inst2.IN[4]
DATA_IN[4] => REGISTER16BIT:inst3.IN[4]
DATA_IN[4] => REGISTER16BIT:inst4.IN[4]
DATA_IN[4] => REGISTER16BIT:inst5.IN[4]
DATA_IN[4] => REGISTER16BIT:inst6.IN[4]
DATA_IN[4] => REGISTER16BIT:inst7.IN[4]
DATA_IN[5] => REGISTER16BIT:inst1.IN[5]
DATA_IN[5] => REGISTER16BIT:inst2.IN[5]
DATA_IN[5] => REGISTER16BIT:inst3.IN[5]
DATA_IN[5] => REGISTER16BIT:inst4.IN[5]
DATA_IN[5] => REGISTER16BIT:inst5.IN[5]
DATA_IN[5] => REGISTER16BIT:inst6.IN[5]
DATA_IN[5] => REGISTER16BIT:inst7.IN[5]
DATA_IN[6] => REGISTER16BIT:inst1.IN[6]
DATA_IN[6] => REGISTER16BIT:inst2.IN[6]
DATA_IN[6] => REGISTER16BIT:inst3.IN[6]
DATA_IN[6] => REGISTER16BIT:inst4.IN[6]
DATA_IN[6] => REGISTER16BIT:inst5.IN[6]
DATA_IN[6] => REGISTER16BIT:inst6.IN[6]
DATA_IN[6] => REGISTER16BIT:inst7.IN[6]
DATA_IN[7] => REGISTER16BIT:inst1.IN[7]
DATA_IN[7] => REGISTER16BIT:inst2.IN[7]
DATA_IN[7] => REGISTER16BIT:inst3.IN[7]
DATA_IN[7] => REGISTER16BIT:inst4.IN[7]
DATA_IN[7] => REGISTER16BIT:inst5.IN[7]
DATA_IN[7] => REGISTER16BIT:inst6.IN[7]
DATA_IN[7] => REGISTER16BIT:inst7.IN[7]
DATA_IN[8] => REGISTER16BIT:inst1.IN[8]
DATA_IN[8] => REGISTER16BIT:inst2.IN[8]
DATA_IN[8] => REGISTER16BIT:inst3.IN[8]
DATA_IN[8] => REGISTER16BIT:inst4.IN[8]
DATA_IN[8] => REGISTER16BIT:inst5.IN[8]
DATA_IN[8] => REGISTER16BIT:inst6.IN[8]
DATA_IN[8] => REGISTER16BIT:inst7.IN[8]
DATA_IN[9] => REGISTER16BIT:inst1.IN[9]
DATA_IN[9] => REGISTER16BIT:inst2.IN[9]
DATA_IN[9] => REGISTER16BIT:inst3.IN[9]
DATA_IN[9] => REGISTER16BIT:inst4.IN[9]
DATA_IN[9] => REGISTER16BIT:inst5.IN[9]
DATA_IN[9] => REGISTER16BIT:inst6.IN[9]
DATA_IN[9] => REGISTER16BIT:inst7.IN[9]
DATA_IN[10] => REGISTER16BIT:inst1.IN[10]
DATA_IN[10] => REGISTER16BIT:inst2.IN[10]
DATA_IN[10] => REGISTER16BIT:inst3.IN[10]
DATA_IN[10] => REGISTER16BIT:inst4.IN[10]
DATA_IN[10] => REGISTER16BIT:inst5.IN[10]
DATA_IN[10] => REGISTER16BIT:inst6.IN[10]
DATA_IN[10] => REGISTER16BIT:inst7.IN[10]
DATA_IN[11] => REGISTER16BIT:inst1.IN[11]
DATA_IN[11] => REGISTER16BIT:inst2.IN[11]
DATA_IN[11] => REGISTER16BIT:inst3.IN[11]
DATA_IN[11] => REGISTER16BIT:inst4.IN[11]
DATA_IN[11] => REGISTER16BIT:inst5.IN[11]
DATA_IN[11] => REGISTER16BIT:inst6.IN[11]
DATA_IN[11] => REGISTER16BIT:inst7.IN[11]
DATA_IN[12] => REGISTER16BIT:inst1.IN[12]
DATA_IN[12] => REGISTER16BIT:inst2.IN[12]
DATA_IN[12] => REGISTER16BIT:inst3.IN[12]
DATA_IN[12] => REGISTER16BIT:inst4.IN[12]
DATA_IN[12] => REGISTER16BIT:inst5.IN[12]
DATA_IN[12] => REGISTER16BIT:inst6.IN[12]
DATA_IN[12] => REGISTER16BIT:inst7.IN[12]
DATA_IN[13] => REGISTER16BIT:inst1.IN[13]
DATA_IN[13] => REGISTER16BIT:inst2.IN[13]
DATA_IN[13] => REGISTER16BIT:inst3.IN[13]
DATA_IN[13] => REGISTER16BIT:inst4.IN[13]
DATA_IN[13] => REGISTER16BIT:inst5.IN[13]
DATA_IN[13] => REGISTER16BIT:inst6.IN[13]
DATA_IN[13] => REGISTER16BIT:inst7.IN[13]
DATA_IN[14] => REGISTER16BIT:inst1.IN[14]
DATA_IN[14] => REGISTER16BIT:inst2.IN[14]
DATA_IN[14] => REGISTER16BIT:inst3.IN[14]
DATA_IN[14] => REGISTER16BIT:inst4.IN[14]
DATA_IN[14] => REGISTER16BIT:inst5.IN[14]
DATA_IN[14] => REGISTER16BIT:inst6.IN[14]
DATA_IN[14] => REGISTER16BIT:inst7.IN[14]
DATA_IN[15] => REGISTER16BIT:inst1.IN[15]
DATA_IN[15] => REGISTER16BIT:inst2.IN[15]
DATA_IN[15] => REGISTER16BIT:inst3.IN[15]
DATA_IN[15] => REGISTER16BIT:inst4.IN[15]
DATA_IN[15] => REGISTER16BIT:inst5.IN[15]
DATA_IN[15] => REGISTER16BIT:inst6.IN[15]
DATA_IN[15] => REGISTER16BIT:inst7.IN[15]
ADD_RDA[0] => MUX8_1:inst11.S[0]
ADD_RDA[1] => MUX8_1:inst11.S[1]
ADD_RDA[2] => MUX8_1:inst11.S[2]
DATA_OUT_B[0] <= MUX8_1:inst12.O[0]
DATA_OUT_B[1] <= MUX8_1:inst12.O[1]
DATA_OUT_B[2] <= MUX8_1:inst12.O[2]
DATA_OUT_B[3] <= MUX8_1:inst12.O[3]
DATA_OUT_B[4] <= MUX8_1:inst12.O[4]
DATA_OUT_B[5] <= MUX8_1:inst12.O[5]
DATA_OUT_B[6] <= MUX8_1:inst12.O[6]
DATA_OUT_B[7] <= MUX8_1:inst12.O[7]
DATA_OUT_B[8] <= MUX8_1:inst12.O[8]
DATA_OUT_B[9] <= MUX8_1:inst12.O[9]
DATA_OUT_B[10] <= MUX8_1:inst12.O[10]
DATA_OUT_B[11] <= MUX8_1:inst12.O[11]
DATA_OUT_B[12] <= MUX8_1:inst12.O[12]
DATA_OUT_B[13] <= MUX8_1:inst12.O[13]
DATA_OUT_B[14] <= MUX8_1:inst12.O[14]
DATA_OUT_B[15] <= MUX8_1:inst12.O[15]
ADD_RDB[0] => MUX8_1:inst12.S[0]
ADD_RDB[1] => MUX8_1:inst12.S[1]
ADD_RDB[2] => MUX8_1:inst12.S[2]
R0[0] <= REGISTER16BIT:inst.O[0]
R0[1] <= REGISTER16BIT:inst.O[1]
R0[2] <= REGISTER16BIT:inst.O[2]
R0[3] <= REGISTER16BIT:inst.O[3]
R0[4] <= REGISTER16BIT:inst.O[4]
R0[5] <= REGISTER16BIT:inst.O[5]
R0[6] <= REGISTER16BIT:inst.O[6]
R0[7] <= REGISTER16BIT:inst.O[7]
R0[8] <= REGISTER16BIT:inst.O[8]
R0[9] <= REGISTER16BIT:inst.O[9]
R0[10] <= REGISTER16BIT:inst.O[10]
R0[11] <= REGISTER16BIT:inst.O[11]
R0[12] <= REGISTER16BIT:inst.O[12]
R0[13] <= REGISTER16BIT:inst.O[13]
R0[14] <= REGISTER16BIT:inst.O[14]
R0[15] <= REGISTER16BIT:inst.O[15]
R1[0] <= REGISTER16BIT:inst1.O[0]
R1[1] <= REGISTER16BIT:inst1.O[1]
R1[2] <= REGISTER16BIT:inst1.O[2]
R1[3] <= REGISTER16BIT:inst1.O[3]
R1[4] <= REGISTER16BIT:inst1.O[4]
R1[5] <= REGISTER16BIT:inst1.O[5]
R1[6] <= REGISTER16BIT:inst1.O[6]
R1[7] <= REGISTER16BIT:inst1.O[7]
R1[8] <= REGISTER16BIT:inst1.O[8]
R1[9] <= REGISTER16BIT:inst1.O[9]
R1[10] <= REGISTER16BIT:inst1.O[10]
R1[11] <= REGISTER16BIT:inst1.O[11]
R1[12] <= REGISTER16BIT:inst1.O[12]
R1[13] <= REGISTER16BIT:inst1.O[13]
R1[14] <= REGISTER16BIT:inst1.O[14]
R1[15] <= REGISTER16BIT:inst1.O[15]
R2[0] <= REGISTER16BIT:inst2.O[0]
R2[1] <= REGISTER16BIT:inst2.O[1]
R2[2] <= REGISTER16BIT:inst2.O[2]
R2[3] <= REGISTER16BIT:inst2.O[3]
R2[4] <= REGISTER16BIT:inst2.O[4]
R2[5] <= REGISTER16BIT:inst2.O[5]
R2[6] <= REGISTER16BIT:inst2.O[6]
R2[7] <= REGISTER16BIT:inst2.O[7]
R2[8] <= REGISTER16BIT:inst2.O[8]
R2[9] <= REGISTER16BIT:inst2.O[9]
R2[10] <= REGISTER16BIT:inst2.O[10]
R2[11] <= REGISTER16BIT:inst2.O[11]
R2[12] <= REGISTER16BIT:inst2.O[12]
R2[13] <= REGISTER16BIT:inst2.O[13]
R2[14] <= REGISTER16BIT:inst2.O[14]
R2[15] <= REGISTER16BIT:inst2.O[15]
R3[0] <= REGISTER16BIT:inst3.O[0]
R3[1] <= REGISTER16BIT:inst3.O[1]
R3[2] <= REGISTER16BIT:inst3.O[2]
R3[3] <= REGISTER16BIT:inst3.O[3]
R3[4] <= REGISTER16BIT:inst3.O[4]
R3[5] <= REGISTER16BIT:inst3.O[5]
R3[6] <= REGISTER16BIT:inst3.O[6]
R3[7] <= REGISTER16BIT:inst3.O[7]
R3[8] <= REGISTER16BIT:inst3.O[8]
R3[9] <= REGISTER16BIT:inst3.O[9]
R3[10] <= REGISTER16BIT:inst3.O[10]
R3[11] <= REGISTER16BIT:inst3.O[11]
R3[12] <= REGISTER16BIT:inst3.O[12]
R3[13] <= REGISTER16BIT:inst3.O[13]
R3[14] <= REGISTER16BIT:inst3.O[14]
R3[15] <= REGISTER16BIT:inst3.O[15]
R4[0] <= REGISTER16BIT:inst4.O[0]
R4[1] <= REGISTER16BIT:inst4.O[1]
R4[2] <= REGISTER16BIT:inst4.O[2]
R4[3] <= REGISTER16BIT:inst4.O[3]
R4[4] <= REGISTER16BIT:inst4.O[4]
R4[5] <= REGISTER16BIT:inst4.O[5]
R4[6] <= REGISTER16BIT:inst4.O[6]
R4[7] <= REGISTER16BIT:inst4.O[7]
R4[8] <= REGISTER16BIT:inst4.O[8]
R4[9] <= REGISTER16BIT:inst4.O[9]
R4[10] <= REGISTER16BIT:inst4.O[10]
R4[11] <= REGISTER16BIT:inst4.O[11]
R4[12] <= REGISTER16BIT:inst4.O[12]
R4[13] <= REGISTER16BIT:inst4.O[13]
R4[14] <= REGISTER16BIT:inst4.O[14]
R4[15] <= REGISTER16BIT:inst4.O[15]
R5[0] <= REGISTER16BIT:inst5.O[0]
R5[1] <= REGISTER16BIT:inst5.O[1]
R5[2] <= REGISTER16BIT:inst5.O[2]
R5[3] <= REGISTER16BIT:inst5.O[3]
R5[4] <= REGISTER16BIT:inst5.O[4]
R5[5] <= REGISTER16BIT:inst5.O[5]
R5[6] <= REGISTER16BIT:inst5.O[6]
R5[7] <= REGISTER16BIT:inst5.O[7]
R5[8] <= REGISTER16BIT:inst5.O[8]
R5[9] <= REGISTER16BIT:inst5.O[9]
R5[10] <= REGISTER16BIT:inst5.O[10]
R5[11] <= REGISTER16BIT:inst5.O[11]
R5[12] <= REGISTER16BIT:inst5.O[12]
R5[13] <= REGISTER16BIT:inst5.O[13]
R5[14] <= REGISTER16BIT:inst5.O[14]
R5[15] <= REGISTER16BIT:inst5.O[15]
R6[0] <= REGISTER16BIT:inst6.O[0]
R6[1] <= REGISTER16BIT:inst6.O[1]
R6[2] <= REGISTER16BIT:inst6.O[2]
R6[3] <= REGISTER16BIT:inst6.O[3]
R6[4] <= REGISTER16BIT:inst6.O[4]
R6[5] <= REGISTER16BIT:inst6.O[5]
R6[6] <= REGISTER16BIT:inst6.O[6]
R6[7] <= REGISTER16BIT:inst6.O[7]
R6[8] <= REGISTER16BIT:inst6.O[8]
R6[9] <= REGISTER16BIT:inst6.O[9]
R6[10] <= REGISTER16BIT:inst6.O[10]
R6[11] <= REGISTER16BIT:inst6.O[11]
R6[12] <= REGISTER16BIT:inst6.O[12]
R6[13] <= REGISTER16BIT:inst6.O[13]
R6[14] <= REGISTER16BIT:inst6.O[14]
R6[15] <= REGISTER16BIT:inst6.O[15]
R7[0] <= REGISTER16BIT:inst7.O[0]
R7[1] <= REGISTER16BIT:inst7.O[1]
R7[2] <= REGISTER16BIT:inst7.O[2]
R7[3] <= REGISTER16BIT:inst7.O[3]
R7[4] <= REGISTER16BIT:inst7.O[4]
R7[5] <= REGISTER16BIT:inst7.O[5]
R7[6] <= REGISTER16BIT:inst7.O[6]
R7[7] <= REGISTER16BIT:inst7.O[7]
R7[8] <= REGISTER16BIT:inst7.O[8]
R7[9] <= REGISTER16BIT:inst7.O[9]
R7[10] <= REGISTER16BIT:inst7.O[10]
R7[11] <= REGISTER16BIT:inst7.O[11]
R7[12] <= REGISTER16BIT:inst7.O[12]
R7[13] <= REGISTER16BIT:inst7.O[13]
R7[14] <= REGISTER16BIT:inst7.O[14]
R7[15] <= REGISTER16BIT:inst7.O[15]


|RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst11
O[0] <= BUSMUX:inst8.result[0]
O[1] <= BUSMUX:inst8.result[1]
O[2] <= BUSMUX:inst8.result[2]
O[3] <= BUSMUX:inst8.result[3]
O[4] <= BUSMUX:inst8.result[4]
O[5] <= BUSMUX:inst8.result[5]
O[6] <= BUSMUX:inst8.result[6]
O[7] <= BUSMUX:inst8.result[7]
O[8] <= BUSMUX:inst8.result[8]
O[9] <= BUSMUX:inst8.result[9]
O[10] <= BUSMUX:inst8.result[10]
O[11] <= BUSMUX:inst8.result[11]
O[12] <= BUSMUX:inst8.result[12]
O[13] <= BUSMUX:inst8.result[13]
O[14] <= BUSMUX:inst8.result[14]
O[15] <= BUSMUX:inst8.result[15]
S[0] => BUSMUX:inst.sel
S[0] => BUSMUX:inst3.sel
S[0] => BUSMUX:inst4.sel
S[0] => BUSMUX:inst5.sel
S[1] => BUSMUX:inst6.sel
S[1] => BUSMUX:inst7.sel
S[2] => BUSMUX:inst8.sel
0[0] => BUSMUX:inst.dataa[0]
0[1] => BUSMUX:inst.dataa[1]
0[2] => BUSMUX:inst.dataa[2]
0[3] => BUSMUX:inst.dataa[3]
0[4] => BUSMUX:inst.dataa[4]
0[5] => BUSMUX:inst.dataa[5]
0[6] => BUSMUX:inst.dataa[6]
0[7] => BUSMUX:inst.dataa[7]
0[8] => BUSMUX:inst.dataa[8]
0[9] => BUSMUX:inst.dataa[9]
0[10] => BUSMUX:inst.dataa[10]
0[11] => BUSMUX:inst.dataa[11]
0[12] => BUSMUX:inst.dataa[12]
0[13] => BUSMUX:inst.dataa[13]
0[14] => BUSMUX:inst.dataa[14]
0[15] => BUSMUX:inst.dataa[15]
1[0] => BUSMUX:inst.datab[0]
1[1] => BUSMUX:inst.datab[1]
1[2] => BUSMUX:inst.datab[2]
1[3] => BUSMUX:inst.datab[3]
1[4] => BUSMUX:inst.datab[4]
1[5] => BUSMUX:inst.datab[5]
1[6] => BUSMUX:inst.datab[6]
1[7] => BUSMUX:inst.datab[7]
1[8] => BUSMUX:inst.datab[8]
1[9] => BUSMUX:inst.datab[9]
1[10] => BUSMUX:inst.datab[10]
1[11] => BUSMUX:inst.datab[11]
1[12] => BUSMUX:inst.datab[12]
1[13] => BUSMUX:inst.datab[13]
1[14] => BUSMUX:inst.datab[14]
1[15] => BUSMUX:inst.datab[15]
2[0] => BUSMUX:inst3.dataa[0]
2[1] => BUSMUX:inst3.dataa[1]
2[2] => BUSMUX:inst3.dataa[2]
2[3] => BUSMUX:inst3.dataa[3]
2[4] => BUSMUX:inst3.dataa[4]
2[5] => BUSMUX:inst3.dataa[5]
2[6] => BUSMUX:inst3.dataa[6]
2[7] => BUSMUX:inst3.dataa[7]
2[8] => BUSMUX:inst3.dataa[8]
2[9] => BUSMUX:inst3.dataa[9]
2[10] => BUSMUX:inst3.dataa[10]
2[11] => BUSMUX:inst3.dataa[11]
2[12] => BUSMUX:inst3.dataa[12]
2[13] => BUSMUX:inst3.dataa[13]
2[14] => BUSMUX:inst3.dataa[14]
2[15] => BUSMUX:inst3.dataa[15]
3[0] => BUSMUX:inst3.datab[0]
3[1] => BUSMUX:inst3.datab[1]
3[2] => BUSMUX:inst3.datab[2]
3[3] => BUSMUX:inst3.datab[3]
3[4] => BUSMUX:inst3.datab[4]
3[5] => BUSMUX:inst3.datab[5]
3[6] => BUSMUX:inst3.datab[6]
3[7] => BUSMUX:inst3.datab[7]
3[8] => BUSMUX:inst3.datab[8]
3[9] => BUSMUX:inst3.datab[9]
3[10] => BUSMUX:inst3.datab[10]
3[11] => BUSMUX:inst3.datab[11]
3[12] => BUSMUX:inst3.datab[12]
3[13] => BUSMUX:inst3.datab[13]
3[14] => BUSMUX:inst3.datab[14]
3[15] => BUSMUX:inst3.datab[15]
4[0] => BUSMUX:inst4.dataa[0]
4[1] => BUSMUX:inst4.dataa[1]
4[2] => BUSMUX:inst4.dataa[2]
4[3] => BUSMUX:inst4.dataa[3]
4[4] => BUSMUX:inst4.dataa[4]
4[5] => BUSMUX:inst4.dataa[5]
4[6] => BUSMUX:inst4.dataa[6]
4[7] => BUSMUX:inst4.dataa[7]
4[8] => BUSMUX:inst4.dataa[8]
4[9] => BUSMUX:inst4.dataa[9]
4[10] => BUSMUX:inst4.dataa[10]
4[11] => BUSMUX:inst4.dataa[11]
4[12] => BUSMUX:inst4.dataa[12]
4[13] => BUSMUX:inst4.dataa[13]
4[14] => BUSMUX:inst4.dataa[14]
4[15] => BUSMUX:inst4.dataa[15]
5[0] => BUSMUX:inst4.datab[0]
5[1] => BUSMUX:inst4.datab[1]
5[2] => BUSMUX:inst4.datab[2]
5[3] => BUSMUX:inst4.datab[3]
5[4] => BUSMUX:inst4.datab[4]
5[5] => BUSMUX:inst4.datab[5]
5[6] => BUSMUX:inst4.datab[6]
5[7] => BUSMUX:inst4.datab[7]
5[8] => BUSMUX:inst4.datab[8]
5[9] => BUSMUX:inst4.datab[9]
5[10] => BUSMUX:inst4.datab[10]
5[11] => BUSMUX:inst4.datab[11]
5[12] => BUSMUX:inst4.datab[12]
5[13] => BUSMUX:inst4.datab[13]
5[14] => BUSMUX:inst4.datab[14]
5[15] => BUSMUX:inst4.datab[15]
6[0] => BUSMUX:inst5.dataa[0]
6[1] => BUSMUX:inst5.dataa[1]
6[2] => BUSMUX:inst5.dataa[2]
6[3] => BUSMUX:inst5.dataa[3]
6[4] => BUSMUX:inst5.dataa[4]
6[5] => BUSMUX:inst5.dataa[5]
6[6] => BUSMUX:inst5.dataa[6]
6[7] => BUSMUX:inst5.dataa[7]
6[8] => BUSMUX:inst5.dataa[8]
6[9] => BUSMUX:inst5.dataa[9]
6[10] => BUSMUX:inst5.dataa[10]
6[11] => BUSMUX:inst5.dataa[11]
6[12] => BUSMUX:inst5.dataa[12]
6[13] => BUSMUX:inst5.dataa[13]
6[14] => BUSMUX:inst5.dataa[14]
6[15] => BUSMUX:inst5.dataa[15]
7[0] => BUSMUX:inst5.datab[0]
7[1] => BUSMUX:inst5.datab[1]
7[2] => BUSMUX:inst5.datab[2]
7[3] => BUSMUX:inst5.datab[3]
7[4] => BUSMUX:inst5.datab[4]
7[5] => BUSMUX:inst5.datab[5]
7[6] => BUSMUX:inst5.datab[6]
7[7] => BUSMUX:inst5.datab[7]
7[8] => BUSMUX:inst5.datab[8]
7[9] => BUSMUX:inst5.datab[9]
7[10] => BUSMUX:inst5.datab[10]
7[11] => BUSMUX:inst5.datab[11]
7[12] => BUSMUX:inst5.datab[12]
7[13] => BUSMUX:inst5.datab[13]
7[14] => BUSMUX:inst5.datab[14]
7[15] => BUSMUX:inst5.datab[15]


|RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst11|BUSMUX:inst8
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst11|BUSMUX:inst8|lpm_mux:$00000
data[0][0] => mux_boc:auto_generated.data[0]
data[0][1] => mux_boc:auto_generated.data[1]
data[0][2] => mux_boc:auto_generated.data[2]
data[0][3] => mux_boc:auto_generated.data[3]
data[0][4] => mux_boc:auto_generated.data[4]
data[0][5] => mux_boc:auto_generated.data[5]
data[0][6] => mux_boc:auto_generated.data[6]
data[0][7] => mux_boc:auto_generated.data[7]
data[0][8] => mux_boc:auto_generated.data[8]
data[0][9] => mux_boc:auto_generated.data[9]
data[0][10] => mux_boc:auto_generated.data[10]
data[0][11] => mux_boc:auto_generated.data[11]
data[0][12] => mux_boc:auto_generated.data[12]
data[0][13] => mux_boc:auto_generated.data[13]
data[0][14] => mux_boc:auto_generated.data[14]
data[0][15] => mux_boc:auto_generated.data[15]
data[1][0] => mux_boc:auto_generated.data[16]
data[1][1] => mux_boc:auto_generated.data[17]
data[1][2] => mux_boc:auto_generated.data[18]
data[1][3] => mux_boc:auto_generated.data[19]
data[1][4] => mux_boc:auto_generated.data[20]
data[1][5] => mux_boc:auto_generated.data[21]
data[1][6] => mux_boc:auto_generated.data[22]
data[1][7] => mux_boc:auto_generated.data[23]
data[1][8] => mux_boc:auto_generated.data[24]
data[1][9] => mux_boc:auto_generated.data[25]
data[1][10] => mux_boc:auto_generated.data[26]
data[1][11] => mux_boc:auto_generated.data[27]
data[1][12] => mux_boc:auto_generated.data[28]
data[1][13] => mux_boc:auto_generated.data[29]
data[1][14] => mux_boc:auto_generated.data[30]
data[1][15] => mux_boc:auto_generated.data[31]
sel[0] => mux_boc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_boc:auto_generated.result[0]
result[1] <= mux_boc:auto_generated.result[1]
result[2] <= mux_boc:auto_generated.result[2]
result[3] <= mux_boc:auto_generated.result[3]
result[4] <= mux_boc:auto_generated.result[4]
result[5] <= mux_boc:auto_generated.result[5]
result[6] <= mux_boc:auto_generated.result[6]
result[7] <= mux_boc:auto_generated.result[7]
result[8] <= mux_boc:auto_generated.result[8]
result[9] <= mux_boc:auto_generated.result[9]
result[10] <= mux_boc:auto_generated.result[10]
result[11] <= mux_boc:auto_generated.result[11]
result[12] <= mux_boc:auto_generated.result[12]
result[13] <= mux_boc:auto_generated.result[13]
result[14] <= mux_boc:auto_generated.result[14]
result[15] <= mux_boc:auto_generated.result[15]


|RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst11|BUSMUX:inst8|lpm_mux:$00000|mux_boc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst11|BUSMUX:inst6
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst11|BUSMUX:inst6|lpm_mux:$00000
data[0][0] => mux_boc:auto_generated.data[0]
data[0][1] => mux_boc:auto_generated.data[1]
data[0][2] => mux_boc:auto_generated.data[2]
data[0][3] => mux_boc:auto_generated.data[3]
data[0][4] => mux_boc:auto_generated.data[4]
data[0][5] => mux_boc:auto_generated.data[5]
data[0][6] => mux_boc:auto_generated.data[6]
data[0][7] => mux_boc:auto_generated.data[7]
data[0][8] => mux_boc:auto_generated.data[8]
data[0][9] => mux_boc:auto_generated.data[9]
data[0][10] => mux_boc:auto_generated.data[10]
data[0][11] => mux_boc:auto_generated.data[11]
data[0][12] => mux_boc:auto_generated.data[12]
data[0][13] => mux_boc:auto_generated.data[13]
data[0][14] => mux_boc:auto_generated.data[14]
data[0][15] => mux_boc:auto_generated.data[15]
data[1][0] => mux_boc:auto_generated.data[16]
data[1][1] => mux_boc:auto_generated.data[17]
data[1][2] => mux_boc:auto_generated.data[18]
data[1][3] => mux_boc:auto_generated.data[19]
data[1][4] => mux_boc:auto_generated.data[20]
data[1][5] => mux_boc:auto_generated.data[21]
data[1][6] => mux_boc:auto_generated.data[22]
data[1][7] => mux_boc:auto_generated.data[23]
data[1][8] => mux_boc:auto_generated.data[24]
data[1][9] => mux_boc:auto_generated.data[25]
data[1][10] => mux_boc:auto_generated.data[26]
data[1][11] => mux_boc:auto_generated.data[27]
data[1][12] => mux_boc:auto_generated.data[28]
data[1][13] => mux_boc:auto_generated.data[29]
data[1][14] => mux_boc:auto_generated.data[30]
data[1][15] => mux_boc:auto_generated.data[31]
sel[0] => mux_boc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_boc:auto_generated.result[0]
result[1] <= mux_boc:auto_generated.result[1]
result[2] <= mux_boc:auto_generated.result[2]
result[3] <= mux_boc:auto_generated.result[3]
result[4] <= mux_boc:auto_generated.result[4]
result[5] <= mux_boc:auto_generated.result[5]
result[6] <= mux_boc:auto_generated.result[6]
result[7] <= mux_boc:auto_generated.result[7]
result[8] <= mux_boc:auto_generated.result[8]
result[9] <= mux_boc:auto_generated.result[9]
result[10] <= mux_boc:auto_generated.result[10]
result[11] <= mux_boc:auto_generated.result[11]
result[12] <= mux_boc:auto_generated.result[12]
result[13] <= mux_boc:auto_generated.result[13]
result[14] <= mux_boc:auto_generated.result[14]
result[15] <= mux_boc:auto_generated.result[15]


|RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst11|BUSMUX:inst6|lpm_mux:$00000|mux_boc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst11|BUSMUX:inst
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst11|BUSMUX:inst|lpm_mux:$00000
data[0][0] => mux_boc:auto_generated.data[0]
data[0][1] => mux_boc:auto_generated.data[1]
data[0][2] => mux_boc:auto_generated.data[2]
data[0][3] => mux_boc:auto_generated.data[3]
data[0][4] => mux_boc:auto_generated.data[4]
data[0][5] => mux_boc:auto_generated.data[5]
data[0][6] => mux_boc:auto_generated.data[6]
data[0][7] => mux_boc:auto_generated.data[7]
data[0][8] => mux_boc:auto_generated.data[8]
data[0][9] => mux_boc:auto_generated.data[9]
data[0][10] => mux_boc:auto_generated.data[10]
data[0][11] => mux_boc:auto_generated.data[11]
data[0][12] => mux_boc:auto_generated.data[12]
data[0][13] => mux_boc:auto_generated.data[13]
data[0][14] => mux_boc:auto_generated.data[14]
data[0][15] => mux_boc:auto_generated.data[15]
data[1][0] => mux_boc:auto_generated.data[16]
data[1][1] => mux_boc:auto_generated.data[17]
data[1][2] => mux_boc:auto_generated.data[18]
data[1][3] => mux_boc:auto_generated.data[19]
data[1][4] => mux_boc:auto_generated.data[20]
data[1][5] => mux_boc:auto_generated.data[21]
data[1][6] => mux_boc:auto_generated.data[22]
data[1][7] => mux_boc:auto_generated.data[23]
data[1][8] => mux_boc:auto_generated.data[24]
data[1][9] => mux_boc:auto_generated.data[25]
data[1][10] => mux_boc:auto_generated.data[26]
data[1][11] => mux_boc:auto_generated.data[27]
data[1][12] => mux_boc:auto_generated.data[28]
data[1][13] => mux_boc:auto_generated.data[29]
data[1][14] => mux_boc:auto_generated.data[30]
data[1][15] => mux_boc:auto_generated.data[31]
sel[0] => mux_boc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_boc:auto_generated.result[0]
result[1] <= mux_boc:auto_generated.result[1]
result[2] <= mux_boc:auto_generated.result[2]
result[3] <= mux_boc:auto_generated.result[3]
result[4] <= mux_boc:auto_generated.result[4]
result[5] <= mux_boc:auto_generated.result[5]
result[6] <= mux_boc:auto_generated.result[6]
result[7] <= mux_boc:auto_generated.result[7]
result[8] <= mux_boc:auto_generated.result[8]
result[9] <= mux_boc:auto_generated.result[9]
result[10] <= mux_boc:auto_generated.result[10]
result[11] <= mux_boc:auto_generated.result[11]
result[12] <= mux_boc:auto_generated.result[12]
result[13] <= mux_boc:auto_generated.result[13]
result[14] <= mux_boc:auto_generated.result[14]
result[15] <= mux_boc:auto_generated.result[15]


|RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst11|BUSMUX:inst|lpm_mux:$00000|mux_boc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst11|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst11|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_boc:auto_generated.data[0]
data[0][1] => mux_boc:auto_generated.data[1]
data[0][2] => mux_boc:auto_generated.data[2]
data[0][3] => mux_boc:auto_generated.data[3]
data[0][4] => mux_boc:auto_generated.data[4]
data[0][5] => mux_boc:auto_generated.data[5]
data[0][6] => mux_boc:auto_generated.data[6]
data[0][7] => mux_boc:auto_generated.data[7]
data[0][8] => mux_boc:auto_generated.data[8]
data[0][9] => mux_boc:auto_generated.data[9]
data[0][10] => mux_boc:auto_generated.data[10]
data[0][11] => mux_boc:auto_generated.data[11]
data[0][12] => mux_boc:auto_generated.data[12]
data[0][13] => mux_boc:auto_generated.data[13]
data[0][14] => mux_boc:auto_generated.data[14]
data[0][15] => mux_boc:auto_generated.data[15]
data[1][0] => mux_boc:auto_generated.data[16]
data[1][1] => mux_boc:auto_generated.data[17]
data[1][2] => mux_boc:auto_generated.data[18]
data[1][3] => mux_boc:auto_generated.data[19]
data[1][4] => mux_boc:auto_generated.data[20]
data[1][5] => mux_boc:auto_generated.data[21]
data[1][6] => mux_boc:auto_generated.data[22]
data[1][7] => mux_boc:auto_generated.data[23]
data[1][8] => mux_boc:auto_generated.data[24]
data[1][9] => mux_boc:auto_generated.data[25]
data[1][10] => mux_boc:auto_generated.data[26]
data[1][11] => mux_boc:auto_generated.data[27]
data[1][12] => mux_boc:auto_generated.data[28]
data[1][13] => mux_boc:auto_generated.data[29]
data[1][14] => mux_boc:auto_generated.data[30]
data[1][15] => mux_boc:auto_generated.data[31]
sel[0] => mux_boc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_boc:auto_generated.result[0]
result[1] <= mux_boc:auto_generated.result[1]
result[2] <= mux_boc:auto_generated.result[2]
result[3] <= mux_boc:auto_generated.result[3]
result[4] <= mux_boc:auto_generated.result[4]
result[5] <= mux_boc:auto_generated.result[5]
result[6] <= mux_boc:auto_generated.result[6]
result[7] <= mux_boc:auto_generated.result[7]
result[8] <= mux_boc:auto_generated.result[8]
result[9] <= mux_boc:auto_generated.result[9]
result[10] <= mux_boc:auto_generated.result[10]
result[11] <= mux_boc:auto_generated.result[11]
result[12] <= mux_boc:auto_generated.result[12]
result[13] <= mux_boc:auto_generated.result[13]
result[14] <= mux_boc:auto_generated.result[14]
result[15] <= mux_boc:auto_generated.result[15]


|RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst11|BUSMUX:inst3|lpm_mux:$00000|mux_boc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst11|BUSMUX:inst7
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst11|BUSMUX:inst7|lpm_mux:$00000
data[0][0] => mux_boc:auto_generated.data[0]
data[0][1] => mux_boc:auto_generated.data[1]
data[0][2] => mux_boc:auto_generated.data[2]
data[0][3] => mux_boc:auto_generated.data[3]
data[0][4] => mux_boc:auto_generated.data[4]
data[0][5] => mux_boc:auto_generated.data[5]
data[0][6] => mux_boc:auto_generated.data[6]
data[0][7] => mux_boc:auto_generated.data[7]
data[0][8] => mux_boc:auto_generated.data[8]
data[0][9] => mux_boc:auto_generated.data[9]
data[0][10] => mux_boc:auto_generated.data[10]
data[0][11] => mux_boc:auto_generated.data[11]
data[0][12] => mux_boc:auto_generated.data[12]
data[0][13] => mux_boc:auto_generated.data[13]
data[0][14] => mux_boc:auto_generated.data[14]
data[0][15] => mux_boc:auto_generated.data[15]
data[1][0] => mux_boc:auto_generated.data[16]
data[1][1] => mux_boc:auto_generated.data[17]
data[1][2] => mux_boc:auto_generated.data[18]
data[1][3] => mux_boc:auto_generated.data[19]
data[1][4] => mux_boc:auto_generated.data[20]
data[1][5] => mux_boc:auto_generated.data[21]
data[1][6] => mux_boc:auto_generated.data[22]
data[1][7] => mux_boc:auto_generated.data[23]
data[1][8] => mux_boc:auto_generated.data[24]
data[1][9] => mux_boc:auto_generated.data[25]
data[1][10] => mux_boc:auto_generated.data[26]
data[1][11] => mux_boc:auto_generated.data[27]
data[1][12] => mux_boc:auto_generated.data[28]
data[1][13] => mux_boc:auto_generated.data[29]
data[1][14] => mux_boc:auto_generated.data[30]
data[1][15] => mux_boc:auto_generated.data[31]
sel[0] => mux_boc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_boc:auto_generated.result[0]
result[1] <= mux_boc:auto_generated.result[1]
result[2] <= mux_boc:auto_generated.result[2]
result[3] <= mux_boc:auto_generated.result[3]
result[4] <= mux_boc:auto_generated.result[4]
result[5] <= mux_boc:auto_generated.result[5]
result[6] <= mux_boc:auto_generated.result[6]
result[7] <= mux_boc:auto_generated.result[7]
result[8] <= mux_boc:auto_generated.result[8]
result[9] <= mux_boc:auto_generated.result[9]
result[10] <= mux_boc:auto_generated.result[10]
result[11] <= mux_boc:auto_generated.result[11]
result[12] <= mux_boc:auto_generated.result[12]
result[13] <= mux_boc:auto_generated.result[13]
result[14] <= mux_boc:auto_generated.result[14]
result[15] <= mux_boc:auto_generated.result[15]


|RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst11|BUSMUX:inst7|lpm_mux:$00000|mux_boc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst11|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst11|BUSMUX:inst4|lpm_mux:$00000
data[0][0] => mux_boc:auto_generated.data[0]
data[0][1] => mux_boc:auto_generated.data[1]
data[0][2] => mux_boc:auto_generated.data[2]
data[0][3] => mux_boc:auto_generated.data[3]
data[0][4] => mux_boc:auto_generated.data[4]
data[0][5] => mux_boc:auto_generated.data[5]
data[0][6] => mux_boc:auto_generated.data[6]
data[0][7] => mux_boc:auto_generated.data[7]
data[0][8] => mux_boc:auto_generated.data[8]
data[0][9] => mux_boc:auto_generated.data[9]
data[0][10] => mux_boc:auto_generated.data[10]
data[0][11] => mux_boc:auto_generated.data[11]
data[0][12] => mux_boc:auto_generated.data[12]
data[0][13] => mux_boc:auto_generated.data[13]
data[0][14] => mux_boc:auto_generated.data[14]
data[0][15] => mux_boc:auto_generated.data[15]
data[1][0] => mux_boc:auto_generated.data[16]
data[1][1] => mux_boc:auto_generated.data[17]
data[1][2] => mux_boc:auto_generated.data[18]
data[1][3] => mux_boc:auto_generated.data[19]
data[1][4] => mux_boc:auto_generated.data[20]
data[1][5] => mux_boc:auto_generated.data[21]
data[1][6] => mux_boc:auto_generated.data[22]
data[1][7] => mux_boc:auto_generated.data[23]
data[1][8] => mux_boc:auto_generated.data[24]
data[1][9] => mux_boc:auto_generated.data[25]
data[1][10] => mux_boc:auto_generated.data[26]
data[1][11] => mux_boc:auto_generated.data[27]
data[1][12] => mux_boc:auto_generated.data[28]
data[1][13] => mux_boc:auto_generated.data[29]
data[1][14] => mux_boc:auto_generated.data[30]
data[1][15] => mux_boc:auto_generated.data[31]
sel[0] => mux_boc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_boc:auto_generated.result[0]
result[1] <= mux_boc:auto_generated.result[1]
result[2] <= mux_boc:auto_generated.result[2]
result[3] <= mux_boc:auto_generated.result[3]
result[4] <= mux_boc:auto_generated.result[4]
result[5] <= mux_boc:auto_generated.result[5]
result[6] <= mux_boc:auto_generated.result[6]
result[7] <= mux_boc:auto_generated.result[7]
result[8] <= mux_boc:auto_generated.result[8]
result[9] <= mux_boc:auto_generated.result[9]
result[10] <= mux_boc:auto_generated.result[10]
result[11] <= mux_boc:auto_generated.result[11]
result[12] <= mux_boc:auto_generated.result[12]
result[13] <= mux_boc:auto_generated.result[13]
result[14] <= mux_boc:auto_generated.result[14]
result[15] <= mux_boc:auto_generated.result[15]


|RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst11|BUSMUX:inst4|lpm_mux:$00000|mux_boc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst11|BUSMUX:inst5
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst11|BUSMUX:inst5|lpm_mux:$00000
data[0][0] => mux_boc:auto_generated.data[0]
data[0][1] => mux_boc:auto_generated.data[1]
data[0][2] => mux_boc:auto_generated.data[2]
data[0][3] => mux_boc:auto_generated.data[3]
data[0][4] => mux_boc:auto_generated.data[4]
data[0][5] => mux_boc:auto_generated.data[5]
data[0][6] => mux_boc:auto_generated.data[6]
data[0][7] => mux_boc:auto_generated.data[7]
data[0][8] => mux_boc:auto_generated.data[8]
data[0][9] => mux_boc:auto_generated.data[9]
data[0][10] => mux_boc:auto_generated.data[10]
data[0][11] => mux_boc:auto_generated.data[11]
data[0][12] => mux_boc:auto_generated.data[12]
data[0][13] => mux_boc:auto_generated.data[13]
data[0][14] => mux_boc:auto_generated.data[14]
data[0][15] => mux_boc:auto_generated.data[15]
data[1][0] => mux_boc:auto_generated.data[16]
data[1][1] => mux_boc:auto_generated.data[17]
data[1][2] => mux_boc:auto_generated.data[18]
data[1][3] => mux_boc:auto_generated.data[19]
data[1][4] => mux_boc:auto_generated.data[20]
data[1][5] => mux_boc:auto_generated.data[21]
data[1][6] => mux_boc:auto_generated.data[22]
data[1][7] => mux_boc:auto_generated.data[23]
data[1][8] => mux_boc:auto_generated.data[24]
data[1][9] => mux_boc:auto_generated.data[25]
data[1][10] => mux_boc:auto_generated.data[26]
data[1][11] => mux_boc:auto_generated.data[27]
data[1][12] => mux_boc:auto_generated.data[28]
data[1][13] => mux_boc:auto_generated.data[29]
data[1][14] => mux_boc:auto_generated.data[30]
data[1][15] => mux_boc:auto_generated.data[31]
sel[0] => mux_boc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_boc:auto_generated.result[0]
result[1] <= mux_boc:auto_generated.result[1]
result[2] <= mux_boc:auto_generated.result[2]
result[3] <= mux_boc:auto_generated.result[3]
result[4] <= mux_boc:auto_generated.result[4]
result[5] <= mux_boc:auto_generated.result[5]
result[6] <= mux_boc:auto_generated.result[6]
result[7] <= mux_boc:auto_generated.result[7]
result[8] <= mux_boc:auto_generated.result[8]
result[9] <= mux_boc:auto_generated.result[9]
result[10] <= mux_boc:auto_generated.result[10]
result[11] <= mux_boc:auto_generated.result[11]
result[12] <= mux_boc:auto_generated.result[12]
result[13] <= mux_boc:auto_generated.result[13]
result[14] <= mux_boc:auto_generated.result[14]
result[15] <= mux_boc:auto_generated.result[15]


|RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst11|BUSMUX:inst5|lpm_mux:$00000|mux_boc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst
O[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
O[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
O[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
O[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
O[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
O[5] <= inst[5].DB_MAX_OUTPUT_PORT_TYPE
O[6] <= inst[6].DB_MAX_OUTPUT_PORT_TYPE
O[7] <= inst[7].DB_MAX_OUTPUT_PORT_TYPE
O[8] <= inst[8].DB_MAX_OUTPUT_PORT_TYPE
O[9] <= inst[9].DB_MAX_OUTPUT_PORT_TYPE
O[10] <= inst[10].DB_MAX_OUTPUT_PORT_TYPE
O[11] <= inst[11].DB_MAX_OUTPUT_PORT_TYPE
O[12] <= inst[12].DB_MAX_OUTPUT_PORT_TYPE
O[13] <= inst[13].DB_MAX_OUTPUT_PORT_TYPE
O[14] <= inst[14].DB_MAX_OUTPUT_PORT_TYPE
O[15] <= inst[15].DB_MAX_OUTPUT_PORT_TYPE
CLK => inst[15].CLK
CLK => inst[14].CLK
CLK => inst[13].CLK
CLK => inst[12].CLK
CLK => inst[11].CLK
CLK => inst[10].CLK
CLK => inst[9].CLK
CLK => inst[8].CLK
CLK => inst[7].CLK
CLK => inst[6].CLK
CLK => inst[5].CLK
CLK => inst[4].CLK
CLK => inst[3].CLK
CLK => inst[2].CLK
CLK => inst[1].CLK
CLK => inst[0].CLK
LE => BUSMUX:inst1.sel
IN[0] => BUSMUX:inst1.datab[0]
IN[1] => BUSMUX:inst1.datab[1]
IN[2] => BUSMUX:inst1.datab[2]
IN[3] => BUSMUX:inst1.datab[3]
IN[4] => BUSMUX:inst1.datab[4]
IN[5] => BUSMUX:inst1.datab[5]
IN[6] => BUSMUX:inst1.datab[6]
IN[7] => BUSMUX:inst1.datab[7]
IN[8] => BUSMUX:inst1.datab[8]
IN[9] => BUSMUX:inst1.datab[9]
IN[10] => BUSMUX:inst1.datab[10]
IN[11] => BUSMUX:inst1.datab[11]
IN[12] => BUSMUX:inst1.datab[12]
IN[13] => BUSMUX:inst1.datab[13]
IN[14] => BUSMUX:inst1.datab[14]
IN[15] => BUSMUX:inst1.datab[15]


|RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst|BUSMUX:inst1
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst|BUSMUX:inst1|lpm_mux:$00000
data[0][0] => mux_boc:auto_generated.data[0]
data[0][1] => mux_boc:auto_generated.data[1]
data[0][2] => mux_boc:auto_generated.data[2]
data[0][3] => mux_boc:auto_generated.data[3]
data[0][4] => mux_boc:auto_generated.data[4]
data[0][5] => mux_boc:auto_generated.data[5]
data[0][6] => mux_boc:auto_generated.data[6]
data[0][7] => mux_boc:auto_generated.data[7]
data[0][8] => mux_boc:auto_generated.data[8]
data[0][9] => mux_boc:auto_generated.data[9]
data[0][10] => mux_boc:auto_generated.data[10]
data[0][11] => mux_boc:auto_generated.data[11]
data[0][12] => mux_boc:auto_generated.data[12]
data[0][13] => mux_boc:auto_generated.data[13]
data[0][14] => mux_boc:auto_generated.data[14]
data[0][15] => mux_boc:auto_generated.data[15]
data[1][0] => mux_boc:auto_generated.data[16]
data[1][1] => mux_boc:auto_generated.data[17]
data[1][2] => mux_boc:auto_generated.data[18]
data[1][3] => mux_boc:auto_generated.data[19]
data[1][4] => mux_boc:auto_generated.data[20]
data[1][5] => mux_boc:auto_generated.data[21]
data[1][6] => mux_boc:auto_generated.data[22]
data[1][7] => mux_boc:auto_generated.data[23]
data[1][8] => mux_boc:auto_generated.data[24]
data[1][9] => mux_boc:auto_generated.data[25]
data[1][10] => mux_boc:auto_generated.data[26]
data[1][11] => mux_boc:auto_generated.data[27]
data[1][12] => mux_boc:auto_generated.data[28]
data[1][13] => mux_boc:auto_generated.data[29]
data[1][14] => mux_boc:auto_generated.data[30]
data[1][15] => mux_boc:auto_generated.data[31]
sel[0] => mux_boc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_boc:auto_generated.result[0]
result[1] <= mux_boc:auto_generated.result[1]
result[2] <= mux_boc:auto_generated.result[2]
result[3] <= mux_boc:auto_generated.result[3]
result[4] <= mux_boc:auto_generated.result[4]
result[5] <= mux_boc:auto_generated.result[5]
result[6] <= mux_boc:auto_generated.result[6]
result[7] <= mux_boc:auto_generated.result[7]
result[8] <= mux_boc:auto_generated.result[8]
result[9] <= mux_boc:auto_generated.result[9]
result[10] <= mux_boc:auto_generated.result[10]
result[11] <= mux_boc:auto_generated.result[11]
result[12] <= mux_boc:auto_generated.result[12]
result[13] <= mux_boc:auto_generated.result[13]
result[14] <= mux_boc:auto_generated.result[14]
result[15] <= mux_boc:auto_generated.result[15]


|RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst|BUSMUX:inst1|lpm_mux:$00000|mux_boc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|TEST_RF:inst12|DECODER3_8:inst9
O0 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
EN => inst7.IN0
EN => inst8.IN0
EN => inst9.IN0
EN => inst110.IN0
EN => inst111.IN0
EN => inst12.IN0
EN => inst10.IN0
EN => inst11.IN0
I[0] => inst6.IN0
I[0] => inst8.IN3
I[0] => inst110.IN3
I[0] => inst12.IN3
I[0] => inst11.IN3
I[1] => inst5.IN0
I[1] => inst9.IN2
I[1] => inst110.IN2
I[1] => inst10.IN2
I[1] => inst11.IN2
I[2] => inst.IN0
I[2] => inst111.IN1
I[2] => inst12.IN1
I[2] => inst10.IN1
I[2] => inst11.IN1
O1 <= inst8.DB_MAX_OUTPUT_PORT_TYPE
O2 <= inst9.DB_MAX_OUTPUT_PORT_TYPE
O3 <= inst110.DB_MAX_OUTPUT_PORT_TYPE
O4 <= inst111.DB_MAX_OUTPUT_PORT_TYPE
O5 <= inst12.DB_MAX_OUTPUT_PORT_TYPE
O6 <= inst10.DB_MAX_OUTPUT_PORT_TYPE
O7 <= inst11.DB_MAX_OUTPUT_PORT_TYPE


|RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst1
O[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
O[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
O[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
O[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
O[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
O[5] <= inst[5].DB_MAX_OUTPUT_PORT_TYPE
O[6] <= inst[6].DB_MAX_OUTPUT_PORT_TYPE
O[7] <= inst[7].DB_MAX_OUTPUT_PORT_TYPE
O[8] <= inst[8].DB_MAX_OUTPUT_PORT_TYPE
O[9] <= inst[9].DB_MAX_OUTPUT_PORT_TYPE
O[10] <= inst[10].DB_MAX_OUTPUT_PORT_TYPE
O[11] <= inst[11].DB_MAX_OUTPUT_PORT_TYPE
O[12] <= inst[12].DB_MAX_OUTPUT_PORT_TYPE
O[13] <= inst[13].DB_MAX_OUTPUT_PORT_TYPE
O[14] <= inst[14].DB_MAX_OUTPUT_PORT_TYPE
O[15] <= inst[15].DB_MAX_OUTPUT_PORT_TYPE
CLK => inst[15].CLK
CLK => inst[14].CLK
CLK => inst[13].CLK
CLK => inst[12].CLK
CLK => inst[11].CLK
CLK => inst[10].CLK
CLK => inst[9].CLK
CLK => inst[8].CLK
CLK => inst[7].CLK
CLK => inst[6].CLK
CLK => inst[5].CLK
CLK => inst[4].CLK
CLK => inst[3].CLK
CLK => inst[2].CLK
CLK => inst[1].CLK
CLK => inst[0].CLK
LE => BUSMUX:inst1.sel
IN[0] => BUSMUX:inst1.datab[0]
IN[1] => BUSMUX:inst1.datab[1]
IN[2] => BUSMUX:inst1.datab[2]
IN[3] => BUSMUX:inst1.datab[3]
IN[4] => BUSMUX:inst1.datab[4]
IN[5] => BUSMUX:inst1.datab[5]
IN[6] => BUSMUX:inst1.datab[6]
IN[7] => BUSMUX:inst1.datab[7]
IN[8] => BUSMUX:inst1.datab[8]
IN[9] => BUSMUX:inst1.datab[9]
IN[10] => BUSMUX:inst1.datab[10]
IN[11] => BUSMUX:inst1.datab[11]
IN[12] => BUSMUX:inst1.datab[12]
IN[13] => BUSMUX:inst1.datab[13]
IN[14] => BUSMUX:inst1.datab[14]
IN[15] => BUSMUX:inst1.datab[15]


|RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst1|BUSMUX:inst1
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst1|BUSMUX:inst1|lpm_mux:$00000
data[0][0] => mux_boc:auto_generated.data[0]
data[0][1] => mux_boc:auto_generated.data[1]
data[0][2] => mux_boc:auto_generated.data[2]
data[0][3] => mux_boc:auto_generated.data[3]
data[0][4] => mux_boc:auto_generated.data[4]
data[0][5] => mux_boc:auto_generated.data[5]
data[0][6] => mux_boc:auto_generated.data[6]
data[0][7] => mux_boc:auto_generated.data[7]
data[0][8] => mux_boc:auto_generated.data[8]
data[0][9] => mux_boc:auto_generated.data[9]
data[0][10] => mux_boc:auto_generated.data[10]
data[0][11] => mux_boc:auto_generated.data[11]
data[0][12] => mux_boc:auto_generated.data[12]
data[0][13] => mux_boc:auto_generated.data[13]
data[0][14] => mux_boc:auto_generated.data[14]
data[0][15] => mux_boc:auto_generated.data[15]
data[1][0] => mux_boc:auto_generated.data[16]
data[1][1] => mux_boc:auto_generated.data[17]
data[1][2] => mux_boc:auto_generated.data[18]
data[1][3] => mux_boc:auto_generated.data[19]
data[1][4] => mux_boc:auto_generated.data[20]
data[1][5] => mux_boc:auto_generated.data[21]
data[1][6] => mux_boc:auto_generated.data[22]
data[1][7] => mux_boc:auto_generated.data[23]
data[1][8] => mux_boc:auto_generated.data[24]
data[1][9] => mux_boc:auto_generated.data[25]
data[1][10] => mux_boc:auto_generated.data[26]
data[1][11] => mux_boc:auto_generated.data[27]
data[1][12] => mux_boc:auto_generated.data[28]
data[1][13] => mux_boc:auto_generated.data[29]
data[1][14] => mux_boc:auto_generated.data[30]
data[1][15] => mux_boc:auto_generated.data[31]
sel[0] => mux_boc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_boc:auto_generated.result[0]
result[1] <= mux_boc:auto_generated.result[1]
result[2] <= mux_boc:auto_generated.result[2]
result[3] <= mux_boc:auto_generated.result[3]
result[4] <= mux_boc:auto_generated.result[4]
result[5] <= mux_boc:auto_generated.result[5]
result[6] <= mux_boc:auto_generated.result[6]
result[7] <= mux_boc:auto_generated.result[7]
result[8] <= mux_boc:auto_generated.result[8]
result[9] <= mux_boc:auto_generated.result[9]
result[10] <= mux_boc:auto_generated.result[10]
result[11] <= mux_boc:auto_generated.result[11]
result[12] <= mux_boc:auto_generated.result[12]
result[13] <= mux_boc:auto_generated.result[13]
result[14] <= mux_boc:auto_generated.result[14]
result[15] <= mux_boc:auto_generated.result[15]


|RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst1|BUSMUX:inst1|lpm_mux:$00000|mux_boc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst2
O[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
O[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
O[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
O[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
O[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
O[5] <= inst[5].DB_MAX_OUTPUT_PORT_TYPE
O[6] <= inst[6].DB_MAX_OUTPUT_PORT_TYPE
O[7] <= inst[7].DB_MAX_OUTPUT_PORT_TYPE
O[8] <= inst[8].DB_MAX_OUTPUT_PORT_TYPE
O[9] <= inst[9].DB_MAX_OUTPUT_PORT_TYPE
O[10] <= inst[10].DB_MAX_OUTPUT_PORT_TYPE
O[11] <= inst[11].DB_MAX_OUTPUT_PORT_TYPE
O[12] <= inst[12].DB_MAX_OUTPUT_PORT_TYPE
O[13] <= inst[13].DB_MAX_OUTPUT_PORT_TYPE
O[14] <= inst[14].DB_MAX_OUTPUT_PORT_TYPE
O[15] <= inst[15].DB_MAX_OUTPUT_PORT_TYPE
CLK => inst[15].CLK
CLK => inst[14].CLK
CLK => inst[13].CLK
CLK => inst[12].CLK
CLK => inst[11].CLK
CLK => inst[10].CLK
CLK => inst[9].CLK
CLK => inst[8].CLK
CLK => inst[7].CLK
CLK => inst[6].CLK
CLK => inst[5].CLK
CLK => inst[4].CLK
CLK => inst[3].CLK
CLK => inst[2].CLK
CLK => inst[1].CLK
CLK => inst[0].CLK
LE => BUSMUX:inst1.sel
IN[0] => BUSMUX:inst1.datab[0]
IN[1] => BUSMUX:inst1.datab[1]
IN[2] => BUSMUX:inst1.datab[2]
IN[3] => BUSMUX:inst1.datab[3]
IN[4] => BUSMUX:inst1.datab[4]
IN[5] => BUSMUX:inst1.datab[5]
IN[6] => BUSMUX:inst1.datab[6]
IN[7] => BUSMUX:inst1.datab[7]
IN[8] => BUSMUX:inst1.datab[8]
IN[9] => BUSMUX:inst1.datab[9]
IN[10] => BUSMUX:inst1.datab[10]
IN[11] => BUSMUX:inst1.datab[11]
IN[12] => BUSMUX:inst1.datab[12]
IN[13] => BUSMUX:inst1.datab[13]
IN[14] => BUSMUX:inst1.datab[14]
IN[15] => BUSMUX:inst1.datab[15]


|RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst2|BUSMUX:inst1
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst2|BUSMUX:inst1|lpm_mux:$00000
data[0][0] => mux_boc:auto_generated.data[0]
data[0][1] => mux_boc:auto_generated.data[1]
data[0][2] => mux_boc:auto_generated.data[2]
data[0][3] => mux_boc:auto_generated.data[3]
data[0][4] => mux_boc:auto_generated.data[4]
data[0][5] => mux_boc:auto_generated.data[5]
data[0][6] => mux_boc:auto_generated.data[6]
data[0][7] => mux_boc:auto_generated.data[7]
data[0][8] => mux_boc:auto_generated.data[8]
data[0][9] => mux_boc:auto_generated.data[9]
data[0][10] => mux_boc:auto_generated.data[10]
data[0][11] => mux_boc:auto_generated.data[11]
data[0][12] => mux_boc:auto_generated.data[12]
data[0][13] => mux_boc:auto_generated.data[13]
data[0][14] => mux_boc:auto_generated.data[14]
data[0][15] => mux_boc:auto_generated.data[15]
data[1][0] => mux_boc:auto_generated.data[16]
data[1][1] => mux_boc:auto_generated.data[17]
data[1][2] => mux_boc:auto_generated.data[18]
data[1][3] => mux_boc:auto_generated.data[19]
data[1][4] => mux_boc:auto_generated.data[20]
data[1][5] => mux_boc:auto_generated.data[21]
data[1][6] => mux_boc:auto_generated.data[22]
data[1][7] => mux_boc:auto_generated.data[23]
data[1][8] => mux_boc:auto_generated.data[24]
data[1][9] => mux_boc:auto_generated.data[25]
data[1][10] => mux_boc:auto_generated.data[26]
data[1][11] => mux_boc:auto_generated.data[27]
data[1][12] => mux_boc:auto_generated.data[28]
data[1][13] => mux_boc:auto_generated.data[29]
data[1][14] => mux_boc:auto_generated.data[30]
data[1][15] => mux_boc:auto_generated.data[31]
sel[0] => mux_boc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_boc:auto_generated.result[0]
result[1] <= mux_boc:auto_generated.result[1]
result[2] <= mux_boc:auto_generated.result[2]
result[3] <= mux_boc:auto_generated.result[3]
result[4] <= mux_boc:auto_generated.result[4]
result[5] <= mux_boc:auto_generated.result[5]
result[6] <= mux_boc:auto_generated.result[6]
result[7] <= mux_boc:auto_generated.result[7]
result[8] <= mux_boc:auto_generated.result[8]
result[9] <= mux_boc:auto_generated.result[9]
result[10] <= mux_boc:auto_generated.result[10]
result[11] <= mux_boc:auto_generated.result[11]
result[12] <= mux_boc:auto_generated.result[12]
result[13] <= mux_boc:auto_generated.result[13]
result[14] <= mux_boc:auto_generated.result[14]
result[15] <= mux_boc:auto_generated.result[15]


|RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst2|BUSMUX:inst1|lpm_mux:$00000|mux_boc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst3
O[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
O[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
O[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
O[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
O[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
O[5] <= inst[5].DB_MAX_OUTPUT_PORT_TYPE
O[6] <= inst[6].DB_MAX_OUTPUT_PORT_TYPE
O[7] <= inst[7].DB_MAX_OUTPUT_PORT_TYPE
O[8] <= inst[8].DB_MAX_OUTPUT_PORT_TYPE
O[9] <= inst[9].DB_MAX_OUTPUT_PORT_TYPE
O[10] <= inst[10].DB_MAX_OUTPUT_PORT_TYPE
O[11] <= inst[11].DB_MAX_OUTPUT_PORT_TYPE
O[12] <= inst[12].DB_MAX_OUTPUT_PORT_TYPE
O[13] <= inst[13].DB_MAX_OUTPUT_PORT_TYPE
O[14] <= inst[14].DB_MAX_OUTPUT_PORT_TYPE
O[15] <= inst[15].DB_MAX_OUTPUT_PORT_TYPE
CLK => inst[15].CLK
CLK => inst[14].CLK
CLK => inst[13].CLK
CLK => inst[12].CLK
CLK => inst[11].CLK
CLK => inst[10].CLK
CLK => inst[9].CLK
CLK => inst[8].CLK
CLK => inst[7].CLK
CLK => inst[6].CLK
CLK => inst[5].CLK
CLK => inst[4].CLK
CLK => inst[3].CLK
CLK => inst[2].CLK
CLK => inst[1].CLK
CLK => inst[0].CLK
LE => BUSMUX:inst1.sel
IN[0] => BUSMUX:inst1.datab[0]
IN[1] => BUSMUX:inst1.datab[1]
IN[2] => BUSMUX:inst1.datab[2]
IN[3] => BUSMUX:inst1.datab[3]
IN[4] => BUSMUX:inst1.datab[4]
IN[5] => BUSMUX:inst1.datab[5]
IN[6] => BUSMUX:inst1.datab[6]
IN[7] => BUSMUX:inst1.datab[7]
IN[8] => BUSMUX:inst1.datab[8]
IN[9] => BUSMUX:inst1.datab[9]
IN[10] => BUSMUX:inst1.datab[10]
IN[11] => BUSMUX:inst1.datab[11]
IN[12] => BUSMUX:inst1.datab[12]
IN[13] => BUSMUX:inst1.datab[13]
IN[14] => BUSMUX:inst1.datab[14]
IN[15] => BUSMUX:inst1.datab[15]


|RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst3|BUSMUX:inst1
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst3|BUSMUX:inst1|lpm_mux:$00000
data[0][0] => mux_boc:auto_generated.data[0]
data[0][1] => mux_boc:auto_generated.data[1]
data[0][2] => mux_boc:auto_generated.data[2]
data[0][3] => mux_boc:auto_generated.data[3]
data[0][4] => mux_boc:auto_generated.data[4]
data[0][5] => mux_boc:auto_generated.data[5]
data[0][6] => mux_boc:auto_generated.data[6]
data[0][7] => mux_boc:auto_generated.data[7]
data[0][8] => mux_boc:auto_generated.data[8]
data[0][9] => mux_boc:auto_generated.data[9]
data[0][10] => mux_boc:auto_generated.data[10]
data[0][11] => mux_boc:auto_generated.data[11]
data[0][12] => mux_boc:auto_generated.data[12]
data[0][13] => mux_boc:auto_generated.data[13]
data[0][14] => mux_boc:auto_generated.data[14]
data[0][15] => mux_boc:auto_generated.data[15]
data[1][0] => mux_boc:auto_generated.data[16]
data[1][1] => mux_boc:auto_generated.data[17]
data[1][2] => mux_boc:auto_generated.data[18]
data[1][3] => mux_boc:auto_generated.data[19]
data[1][4] => mux_boc:auto_generated.data[20]
data[1][5] => mux_boc:auto_generated.data[21]
data[1][6] => mux_boc:auto_generated.data[22]
data[1][7] => mux_boc:auto_generated.data[23]
data[1][8] => mux_boc:auto_generated.data[24]
data[1][9] => mux_boc:auto_generated.data[25]
data[1][10] => mux_boc:auto_generated.data[26]
data[1][11] => mux_boc:auto_generated.data[27]
data[1][12] => mux_boc:auto_generated.data[28]
data[1][13] => mux_boc:auto_generated.data[29]
data[1][14] => mux_boc:auto_generated.data[30]
data[1][15] => mux_boc:auto_generated.data[31]
sel[0] => mux_boc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_boc:auto_generated.result[0]
result[1] <= mux_boc:auto_generated.result[1]
result[2] <= mux_boc:auto_generated.result[2]
result[3] <= mux_boc:auto_generated.result[3]
result[4] <= mux_boc:auto_generated.result[4]
result[5] <= mux_boc:auto_generated.result[5]
result[6] <= mux_boc:auto_generated.result[6]
result[7] <= mux_boc:auto_generated.result[7]
result[8] <= mux_boc:auto_generated.result[8]
result[9] <= mux_boc:auto_generated.result[9]
result[10] <= mux_boc:auto_generated.result[10]
result[11] <= mux_boc:auto_generated.result[11]
result[12] <= mux_boc:auto_generated.result[12]
result[13] <= mux_boc:auto_generated.result[13]
result[14] <= mux_boc:auto_generated.result[14]
result[15] <= mux_boc:auto_generated.result[15]


|RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst3|BUSMUX:inst1|lpm_mux:$00000|mux_boc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst4
O[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
O[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
O[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
O[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
O[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
O[5] <= inst[5].DB_MAX_OUTPUT_PORT_TYPE
O[6] <= inst[6].DB_MAX_OUTPUT_PORT_TYPE
O[7] <= inst[7].DB_MAX_OUTPUT_PORT_TYPE
O[8] <= inst[8].DB_MAX_OUTPUT_PORT_TYPE
O[9] <= inst[9].DB_MAX_OUTPUT_PORT_TYPE
O[10] <= inst[10].DB_MAX_OUTPUT_PORT_TYPE
O[11] <= inst[11].DB_MAX_OUTPUT_PORT_TYPE
O[12] <= inst[12].DB_MAX_OUTPUT_PORT_TYPE
O[13] <= inst[13].DB_MAX_OUTPUT_PORT_TYPE
O[14] <= inst[14].DB_MAX_OUTPUT_PORT_TYPE
O[15] <= inst[15].DB_MAX_OUTPUT_PORT_TYPE
CLK => inst[15].CLK
CLK => inst[14].CLK
CLK => inst[13].CLK
CLK => inst[12].CLK
CLK => inst[11].CLK
CLK => inst[10].CLK
CLK => inst[9].CLK
CLK => inst[8].CLK
CLK => inst[7].CLK
CLK => inst[6].CLK
CLK => inst[5].CLK
CLK => inst[4].CLK
CLK => inst[3].CLK
CLK => inst[2].CLK
CLK => inst[1].CLK
CLK => inst[0].CLK
LE => BUSMUX:inst1.sel
IN[0] => BUSMUX:inst1.datab[0]
IN[1] => BUSMUX:inst1.datab[1]
IN[2] => BUSMUX:inst1.datab[2]
IN[3] => BUSMUX:inst1.datab[3]
IN[4] => BUSMUX:inst1.datab[4]
IN[5] => BUSMUX:inst1.datab[5]
IN[6] => BUSMUX:inst1.datab[6]
IN[7] => BUSMUX:inst1.datab[7]
IN[8] => BUSMUX:inst1.datab[8]
IN[9] => BUSMUX:inst1.datab[9]
IN[10] => BUSMUX:inst1.datab[10]
IN[11] => BUSMUX:inst1.datab[11]
IN[12] => BUSMUX:inst1.datab[12]
IN[13] => BUSMUX:inst1.datab[13]
IN[14] => BUSMUX:inst1.datab[14]
IN[15] => BUSMUX:inst1.datab[15]


|RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst4|BUSMUX:inst1
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst4|BUSMUX:inst1|lpm_mux:$00000
data[0][0] => mux_boc:auto_generated.data[0]
data[0][1] => mux_boc:auto_generated.data[1]
data[0][2] => mux_boc:auto_generated.data[2]
data[0][3] => mux_boc:auto_generated.data[3]
data[0][4] => mux_boc:auto_generated.data[4]
data[0][5] => mux_boc:auto_generated.data[5]
data[0][6] => mux_boc:auto_generated.data[6]
data[0][7] => mux_boc:auto_generated.data[7]
data[0][8] => mux_boc:auto_generated.data[8]
data[0][9] => mux_boc:auto_generated.data[9]
data[0][10] => mux_boc:auto_generated.data[10]
data[0][11] => mux_boc:auto_generated.data[11]
data[0][12] => mux_boc:auto_generated.data[12]
data[0][13] => mux_boc:auto_generated.data[13]
data[0][14] => mux_boc:auto_generated.data[14]
data[0][15] => mux_boc:auto_generated.data[15]
data[1][0] => mux_boc:auto_generated.data[16]
data[1][1] => mux_boc:auto_generated.data[17]
data[1][2] => mux_boc:auto_generated.data[18]
data[1][3] => mux_boc:auto_generated.data[19]
data[1][4] => mux_boc:auto_generated.data[20]
data[1][5] => mux_boc:auto_generated.data[21]
data[1][6] => mux_boc:auto_generated.data[22]
data[1][7] => mux_boc:auto_generated.data[23]
data[1][8] => mux_boc:auto_generated.data[24]
data[1][9] => mux_boc:auto_generated.data[25]
data[1][10] => mux_boc:auto_generated.data[26]
data[1][11] => mux_boc:auto_generated.data[27]
data[1][12] => mux_boc:auto_generated.data[28]
data[1][13] => mux_boc:auto_generated.data[29]
data[1][14] => mux_boc:auto_generated.data[30]
data[1][15] => mux_boc:auto_generated.data[31]
sel[0] => mux_boc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_boc:auto_generated.result[0]
result[1] <= mux_boc:auto_generated.result[1]
result[2] <= mux_boc:auto_generated.result[2]
result[3] <= mux_boc:auto_generated.result[3]
result[4] <= mux_boc:auto_generated.result[4]
result[5] <= mux_boc:auto_generated.result[5]
result[6] <= mux_boc:auto_generated.result[6]
result[7] <= mux_boc:auto_generated.result[7]
result[8] <= mux_boc:auto_generated.result[8]
result[9] <= mux_boc:auto_generated.result[9]
result[10] <= mux_boc:auto_generated.result[10]
result[11] <= mux_boc:auto_generated.result[11]
result[12] <= mux_boc:auto_generated.result[12]
result[13] <= mux_boc:auto_generated.result[13]
result[14] <= mux_boc:auto_generated.result[14]
result[15] <= mux_boc:auto_generated.result[15]


|RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst4|BUSMUX:inst1|lpm_mux:$00000|mux_boc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst5
O[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
O[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
O[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
O[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
O[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
O[5] <= inst[5].DB_MAX_OUTPUT_PORT_TYPE
O[6] <= inst[6].DB_MAX_OUTPUT_PORT_TYPE
O[7] <= inst[7].DB_MAX_OUTPUT_PORT_TYPE
O[8] <= inst[8].DB_MAX_OUTPUT_PORT_TYPE
O[9] <= inst[9].DB_MAX_OUTPUT_PORT_TYPE
O[10] <= inst[10].DB_MAX_OUTPUT_PORT_TYPE
O[11] <= inst[11].DB_MAX_OUTPUT_PORT_TYPE
O[12] <= inst[12].DB_MAX_OUTPUT_PORT_TYPE
O[13] <= inst[13].DB_MAX_OUTPUT_PORT_TYPE
O[14] <= inst[14].DB_MAX_OUTPUT_PORT_TYPE
O[15] <= inst[15].DB_MAX_OUTPUT_PORT_TYPE
CLK => inst[15].CLK
CLK => inst[14].CLK
CLK => inst[13].CLK
CLK => inst[12].CLK
CLK => inst[11].CLK
CLK => inst[10].CLK
CLK => inst[9].CLK
CLK => inst[8].CLK
CLK => inst[7].CLK
CLK => inst[6].CLK
CLK => inst[5].CLK
CLK => inst[4].CLK
CLK => inst[3].CLK
CLK => inst[2].CLK
CLK => inst[1].CLK
CLK => inst[0].CLK
LE => BUSMUX:inst1.sel
IN[0] => BUSMUX:inst1.datab[0]
IN[1] => BUSMUX:inst1.datab[1]
IN[2] => BUSMUX:inst1.datab[2]
IN[3] => BUSMUX:inst1.datab[3]
IN[4] => BUSMUX:inst1.datab[4]
IN[5] => BUSMUX:inst1.datab[5]
IN[6] => BUSMUX:inst1.datab[6]
IN[7] => BUSMUX:inst1.datab[7]
IN[8] => BUSMUX:inst1.datab[8]
IN[9] => BUSMUX:inst1.datab[9]
IN[10] => BUSMUX:inst1.datab[10]
IN[11] => BUSMUX:inst1.datab[11]
IN[12] => BUSMUX:inst1.datab[12]
IN[13] => BUSMUX:inst1.datab[13]
IN[14] => BUSMUX:inst1.datab[14]
IN[15] => BUSMUX:inst1.datab[15]


|RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst5|BUSMUX:inst1
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst5|BUSMUX:inst1|lpm_mux:$00000
data[0][0] => mux_boc:auto_generated.data[0]
data[0][1] => mux_boc:auto_generated.data[1]
data[0][2] => mux_boc:auto_generated.data[2]
data[0][3] => mux_boc:auto_generated.data[3]
data[0][4] => mux_boc:auto_generated.data[4]
data[0][5] => mux_boc:auto_generated.data[5]
data[0][6] => mux_boc:auto_generated.data[6]
data[0][7] => mux_boc:auto_generated.data[7]
data[0][8] => mux_boc:auto_generated.data[8]
data[0][9] => mux_boc:auto_generated.data[9]
data[0][10] => mux_boc:auto_generated.data[10]
data[0][11] => mux_boc:auto_generated.data[11]
data[0][12] => mux_boc:auto_generated.data[12]
data[0][13] => mux_boc:auto_generated.data[13]
data[0][14] => mux_boc:auto_generated.data[14]
data[0][15] => mux_boc:auto_generated.data[15]
data[1][0] => mux_boc:auto_generated.data[16]
data[1][1] => mux_boc:auto_generated.data[17]
data[1][2] => mux_boc:auto_generated.data[18]
data[1][3] => mux_boc:auto_generated.data[19]
data[1][4] => mux_boc:auto_generated.data[20]
data[1][5] => mux_boc:auto_generated.data[21]
data[1][6] => mux_boc:auto_generated.data[22]
data[1][7] => mux_boc:auto_generated.data[23]
data[1][8] => mux_boc:auto_generated.data[24]
data[1][9] => mux_boc:auto_generated.data[25]
data[1][10] => mux_boc:auto_generated.data[26]
data[1][11] => mux_boc:auto_generated.data[27]
data[1][12] => mux_boc:auto_generated.data[28]
data[1][13] => mux_boc:auto_generated.data[29]
data[1][14] => mux_boc:auto_generated.data[30]
data[1][15] => mux_boc:auto_generated.data[31]
sel[0] => mux_boc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_boc:auto_generated.result[0]
result[1] <= mux_boc:auto_generated.result[1]
result[2] <= mux_boc:auto_generated.result[2]
result[3] <= mux_boc:auto_generated.result[3]
result[4] <= mux_boc:auto_generated.result[4]
result[5] <= mux_boc:auto_generated.result[5]
result[6] <= mux_boc:auto_generated.result[6]
result[7] <= mux_boc:auto_generated.result[7]
result[8] <= mux_boc:auto_generated.result[8]
result[9] <= mux_boc:auto_generated.result[9]
result[10] <= mux_boc:auto_generated.result[10]
result[11] <= mux_boc:auto_generated.result[11]
result[12] <= mux_boc:auto_generated.result[12]
result[13] <= mux_boc:auto_generated.result[13]
result[14] <= mux_boc:auto_generated.result[14]
result[15] <= mux_boc:auto_generated.result[15]


|RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst5|BUSMUX:inst1|lpm_mux:$00000|mux_boc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst6
O[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
O[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
O[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
O[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
O[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
O[5] <= inst[5].DB_MAX_OUTPUT_PORT_TYPE
O[6] <= inst[6].DB_MAX_OUTPUT_PORT_TYPE
O[7] <= inst[7].DB_MAX_OUTPUT_PORT_TYPE
O[8] <= inst[8].DB_MAX_OUTPUT_PORT_TYPE
O[9] <= inst[9].DB_MAX_OUTPUT_PORT_TYPE
O[10] <= inst[10].DB_MAX_OUTPUT_PORT_TYPE
O[11] <= inst[11].DB_MAX_OUTPUT_PORT_TYPE
O[12] <= inst[12].DB_MAX_OUTPUT_PORT_TYPE
O[13] <= inst[13].DB_MAX_OUTPUT_PORT_TYPE
O[14] <= inst[14].DB_MAX_OUTPUT_PORT_TYPE
O[15] <= inst[15].DB_MAX_OUTPUT_PORT_TYPE
CLK => inst[15].CLK
CLK => inst[14].CLK
CLK => inst[13].CLK
CLK => inst[12].CLK
CLK => inst[11].CLK
CLK => inst[10].CLK
CLK => inst[9].CLK
CLK => inst[8].CLK
CLK => inst[7].CLK
CLK => inst[6].CLK
CLK => inst[5].CLK
CLK => inst[4].CLK
CLK => inst[3].CLK
CLK => inst[2].CLK
CLK => inst[1].CLK
CLK => inst[0].CLK
LE => BUSMUX:inst1.sel
IN[0] => BUSMUX:inst1.datab[0]
IN[1] => BUSMUX:inst1.datab[1]
IN[2] => BUSMUX:inst1.datab[2]
IN[3] => BUSMUX:inst1.datab[3]
IN[4] => BUSMUX:inst1.datab[4]
IN[5] => BUSMUX:inst1.datab[5]
IN[6] => BUSMUX:inst1.datab[6]
IN[7] => BUSMUX:inst1.datab[7]
IN[8] => BUSMUX:inst1.datab[8]
IN[9] => BUSMUX:inst1.datab[9]
IN[10] => BUSMUX:inst1.datab[10]
IN[11] => BUSMUX:inst1.datab[11]
IN[12] => BUSMUX:inst1.datab[12]
IN[13] => BUSMUX:inst1.datab[13]
IN[14] => BUSMUX:inst1.datab[14]
IN[15] => BUSMUX:inst1.datab[15]


|RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst6|BUSMUX:inst1
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst6|BUSMUX:inst1|lpm_mux:$00000
data[0][0] => mux_boc:auto_generated.data[0]
data[0][1] => mux_boc:auto_generated.data[1]
data[0][2] => mux_boc:auto_generated.data[2]
data[0][3] => mux_boc:auto_generated.data[3]
data[0][4] => mux_boc:auto_generated.data[4]
data[0][5] => mux_boc:auto_generated.data[5]
data[0][6] => mux_boc:auto_generated.data[6]
data[0][7] => mux_boc:auto_generated.data[7]
data[0][8] => mux_boc:auto_generated.data[8]
data[0][9] => mux_boc:auto_generated.data[9]
data[0][10] => mux_boc:auto_generated.data[10]
data[0][11] => mux_boc:auto_generated.data[11]
data[0][12] => mux_boc:auto_generated.data[12]
data[0][13] => mux_boc:auto_generated.data[13]
data[0][14] => mux_boc:auto_generated.data[14]
data[0][15] => mux_boc:auto_generated.data[15]
data[1][0] => mux_boc:auto_generated.data[16]
data[1][1] => mux_boc:auto_generated.data[17]
data[1][2] => mux_boc:auto_generated.data[18]
data[1][3] => mux_boc:auto_generated.data[19]
data[1][4] => mux_boc:auto_generated.data[20]
data[1][5] => mux_boc:auto_generated.data[21]
data[1][6] => mux_boc:auto_generated.data[22]
data[1][7] => mux_boc:auto_generated.data[23]
data[1][8] => mux_boc:auto_generated.data[24]
data[1][9] => mux_boc:auto_generated.data[25]
data[1][10] => mux_boc:auto_generated.data[26]
data[1][11] => mux_boc:auto_generated.data[27]
data[1][12] => mux_boc:auto_generated.data[28]
data[1][13] => mux_boc:auto_generated.data[29]
data[1][14] => mux_boc:auto_generated.data[30]
data[1][15] => mux_boc:auto_generated.data[31]
sel[0] => mux_boc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_boc:auto_generated.result[0]
result[1] <= mux_boc:auto_generated.result[1]
result[2] <= mux_boc:auto_generated.result[2]
result[3] <= mux_boc:auto_generated.result[3]
result[4] <= mux_boc:auto_generated.result[4]
result[5] <= mux_boc:auto_generated.result[5]
result[6] <= mux_boc:auto_generated.result[6]
result[7] <= mux_boc:auto_generated.result[7]
result[8] <= mux_boc:auto_generated.result[8]
result[9] <= mux_boc:auto_generated.result[9]
result[10] <= mux_boc:auto_generated.result[10]
result[11] <= mux_boc:auto_generated.result[11]
result[12] <= mux_boc:auto_generated.result[12]
result[13] <= mux_boc:auto_generated.result[13]
result[14] <= mux_boc:auto_generated.result[14]
result[15] <= mux_boc:auto_generated.result[15]


|RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst6|BUSMUX:inst1|lpm_mux:$00000|mux_boc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst7
O[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
O[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
O[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
O[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
O[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
O[5] <= inst[5].DB_MAX_OUTPUT_PORT_TYPE
O[6] <= inst[6].DB_MAX_OUTPUT_PORT_TYPE
O[7] <= inst[7].DB_MAX_OUTPUT_PORT_TYPE
O[8] <= inst[8].DB_MAX_OUTPUT_PORT_TYPE
O[9] <= inst[9].DB_MAX_OUTPUT_PORT_TYPE
O[10] <= inst[10].DB_MAX_OUTPUT_PORT_TYPE
O[11] <= inst[11].DB_MAX_OUTPUT_PORT_TYPE
O[12] <= inst[12].DB_MAX_OUTPUT_PORT_TYPE
O[13] <= inst[13].DB_MAX_OUTPUT_PORT_TYPE
O[14] <= inst[14].DB_MAX_OUTPUT_PORT_TYPE
O[15] <= inst[15].DB_MAX_OUTPUT_PORT_TYPE
CLK => inst[15].CLK
CLK => inst[14].CLK
CLK => inst[13].CLK
CLK => inst[12].CLK
CLK => inst[11].CLK
CLK => inst[10].CLK
CLK => inst[9].CLK
CLK => inst[8].CLK
CLK => inst[7].CLK
CLK => inst[6].CLK
CLK => inst[5].CLK
CLK => inst[4].CLK
CLK => inst[3].CLK
CLK => inst[2].CLK
CLK => inst[1].CLK
CLK => inst[0].CLK
LE => BUSMUX:inst1.sel
IN[0] => BUSMUX:inst1.datab[0]
IN[1] => BUSMUX:inst1.datab[1]
IN[2] => BUSMUX:inst1.datab[2]
IN[3] => BUSMUX:inst1.datab[3]
IN[4] => BUSMUX:inst1.datab[4]
IN[5] => BUSMUX:inst1.datab[5]
IN[6] => BUSMUX:inst1.datab[6]
IN[7] => BUSMUX:inst1.datab[7]
IN[8] => BUSMUX:inst1.datab[8]
IN[9] => BUSMUX:inst1.datab[9]
IN[10] => BUSMUX:inst1.datab[10]
IN[11] => BUSMUX:inst1.datab[11]
IN[12] => BUSMUX:inst1.datab[12]
IN[13] => BUSMUX:inst1.datab[13]
IN[14] => BUSMUX:inst1.datab[14]
IN[15] => BUSMUX:inst1.datab[15]


|RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst7|BUSMUX:inst1
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst7|BUSMUX:inst1|lpm_mux:$00000
data[0][0] => mux_boc:auto_generated.data[0]
data[0][1] => mux_boc:auto_generated.data[1]
data[0][2] => mux_boc:auto_generated.data[2]
data[0][3] => mux_boc:auto_generated.data[3]
data[0][4] => mux_boc:auto_generated.data[4]
data[0][5] => mux_boc:auto_generated.data[5]
data[0][6] => mux_boc:auto_generated.data[6]
data[0][7] => mux_boc:auto_generated.data[7]
data[0][8] => mux_boc:auto_generated.data[8]
data[0][9] => mux_boc:auto_generated.data[9]
data[0][10] => mux_boc:auto_generated.data[10]
data[0][11] => mux_boc:auto_generated.data[11]
data[0][12] => mux_boc:auto_generated.data[12]
data[0][13] => mux_boc:auto_generated.data[13]
data[0][14] => mux_boc:auto_generated.data[14]
data[0][15] => mux_boc:auto_generated.data[15]
data[1][0] => mux_boc:auto_generated.data[16]
data[1][1] => mux_boc:auto_generated.data[17]
data[1][2] => mux_boc:auto_generated.data[18]
data[1][3] => mux_boc:auto_generated.data[19]
data[1][4] => mux_boc:auto_generated.data[20]
data[1][5] => mux_boc:auto_generated.data[21]
data[1][6] => mux_boc:auto_generated.data[22]
data[1][7] => mux_boc:auto_generated.data[23]
data[1][8] => mux_boc:auto_generated.data[24]
data[1][9] => mux_boc:auto_generated.data[25]
data[1][10] => mux_boc:auto_generated.data[26]
data[1][11] => mux_boc:auto_generated.data[27]
data[1][12] => mux_boc:auto_generated.data[28]
data[1][13] => mux_boc:auto_generated.data[29]
data[1][14] => mux_boc:auto_generated.data[30]
data[1][15] => mux_boc:auto_generated.data[31]
sel[0] => mux_boc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_boc:auto_generated.result[0]
result[1] <= mux_boc:auto_generated.result[1]
result[2] <= mux_boc:auto_generated.result[2]
result[3] <= mux_boc:auto_generated.result[3]
result[4] <= mux_boc:auto_generated.result[4]
result[5] <= mux_boc:auto_generated.result[5]
result[6] <= mux_boc:auto_generated.result[6]
result[7] <= mux_boc:auto_generated.result[7]
result[8] <= mux_boc:auto_generated.result[8]
result[9] <= mux_boc:auto_generated.result[9]
result[10] <= mux_boc:auto_generated.result[10]
result[11] <= mux_boc:auto_generated.result[11]
result[12] <= mux_boc:auto_generated.result[12]
result[13] <= mux_boc:auto_generated.result[13]
result[14] <= mux_boc:auto_generated.result[14]
result[15] <= mux_boc:auto_generated.result[15]


|RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst7|BUSMUX:inst1|lpm_mux:$00000|mux_boc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst12
O[0] <= BUSMUX:inst8.result[0]
O[1] <= BUSMUX:inst8.result[1]
O[2] <= BUSMUX:inst8.result[2]
O[3] <= BUSMUX:inst8.result[3]
O[4] <= BUSMUX:inst8.result[4]
O[5] <= BUSMUX:inst8.result[5]
O[6] <= BUSMUX:inst8.result[6]
O[7] <= BUSMUX:inst8.result[7]
O[8] <= BUSMUX:inst8.result[8]
O[9] <= BUSMUX:inst8.result[9]
O[10] <= BUSMUX:inst8.result[10]
O[11] <= BUSMUX:inst8.result[11]
O[12] <= BUSMUX:inst8.result[12]
O[13] <= BUSMUX:inst8.result[13]
O[14] <= BUSMUX:inst8.result[14]
O[15] <= BUSMUX:inst8.result[15]
S[0] => BUSMUX:inst.sel
S[0] => BUSMUX:inst3.sel
S[0] => BUSMUX:inst4.sel
S[0] => BUSMUX:inst5.sel
S[1] => BUSMUX:inst6.sel
S[1] => BUSMUX:inst7.sel
S[2] => BUSMUX:inst8.sel
0[0] => BUSMUX:inst.dataa[0]
0[1] => BUSMUX:inst.dataa[1]
0[2] => BUSMUX:inst.dataa[2]
0[3] => BUSMUX:inst.dataa[3]
0[4] => BUSMUX:inst.dataa[4]
0[5] => BUSMUX:inst.dataa[5]
0[6] => BUSMUX:inst.dataa[6]
0[7] => BUSMUX:inst.dataa[7]
0[8] => BUSMUX:inst.dataa[8]
0[9] => BUSMUX:inst.dataa[9]
0[10] => BUSMUX:inst.dataa[10]
0[11] => BUSMUX:inst.dataa[11]
0[12] => BUSMUX:inst.dataa[12]
0[13] => BUSMUX:inst.dataa[13]
0[14] => BUSMUX:inst.dataa[14]
0[15] => BUSMUX:inst.dataa[15]
1[0] => BUSMUX:inst.datab[0]
1[1] => BUSMUX:inst.datab[1]
1[2] => BUSMUX:inst.datab[2]
1[3] => BUSMUX:inst.datab[3]
1[4] => BUSMUX:inst.datab[4]
1[5] => BUSMUX:inst.datab[5]
1[6] => BUSMUX:inst.datab[6]
1[7] => BUSMUX:inst.datab[7]
1[8] => BUSMUX:inst.datab[8]
1[9] => BUSMUX:inst.datab[9]
1[10] => BUSMUX:inst.datab[10]
1[11] => BUSMUX:inst.datab[11]
1[12] => BUSMUX:inst.datab[12]
1[13] => BUSMUX:inst.datab[13]
1[14] => BUSMUX:inst.datab[14]
1[15] => BUSMUX:inst.datab[15]
2[0] => BUSMUX:inst3.dataa[0]
2[1] => BUSMUX:inst3.dataa[1]
2[2] => BUSMUX:inst3.dataa[2]
2[3] => BUSMUX:inst3.dataa[3]
2[4] => BUSMUX:inst3.dataa[4]
2[5] => BUSMUX:inst3.dataa[5]
2[6] => BUSMUX:inst3.dataa[6]
2[7] => BUSMUX:inst3.dataa[7]
2[8] => BUSMUX:inst3.dataa[8]
2[9] => BUSMUX:inst3.dataa[9]
2[10] => BUSMUX:inst3.dataa[10]
2[11] => BUSMUX:inst3.dataa[11]
2[12] => BUSMUX:inst3.dataa[12]
2[13] => BUSMUX:inst3.dataa[13]
2[14] => BUSMUX:inst3.dataa[14]
2[15] => BUSMUX:inst3.dataa[15]
3[0] => BUSMUX:inst3.datab[0]
3[1] => BUSMUX:inst3.datab[1]
3[2] => BUSMUX:inst3.datab[2]
3[3] => BUSMUX:inst3.datab[3]
3[4] => BUSMUX:inst3.datab[4]
3[5] => BUSMUX:inst3.datab[5]
3[6] => BUSMUX:inst3.datab[6]
3[7] => BUSMUX:inst3.datab[7]
3[8] => BUSMUX:inst3.datab[8]
3[9] => BUSMUX:inst3.datab[9]
3[10] => BUSMUX:inst3.datab[10]
3[11] => BUSMUX:inst3.datab[11]
3[12] => BUSMUX:inst3.datab[12]
3[13] => BUSMUX:inst3.datab[13]
3[14] => BUSMUX:inst3.datab[14]
3[15] => BUSMUX:inst3.datab[15]
4[0] => BUSMUX:inst4.dataa[0]
4[1] => BUSMUX:inst4.dataa[1]
4[2] => BUSMUX:inst4.dataa[2]
4[3] => BUSMUX:inst4.dataa[3]
4[4] => BUSMUX:inst4.dataa[4]
4[5] => BUSMUX:inst4.dataa[5]
4[6] => BUSMUX:inst4.dataa[6]
4[7] => BUSMUX:inst4.dataa[7]
4[8] => BUSMUX:inst4.dataa[8]
4[9] => BUSMUX:inst4.dataa[9]
4[10] => BUSMUX:inst4.dataa[10]
4[11] => BUSMUX:inst4.dataa[11]
4[12] => BUSMUX:inst4.dataa[12]
4[13] => BUSMUX:inst4.dataa[13]
4[14] => BUSMUX:inst4.dataa[14]
4[15] => BUSMUX:inst4.dataa[15]
5[0] => BUSMUX:inst4.datab[0]
5[1] => BUSMUX:inst4.datab[1]
5[2] => BUSMUX:inst4.datab[2]
5[3] => BUSMUX:inst4.datab[3]
5[4] => BUSMUX:inst4.datab[4]
5[5] => BUSMUX:inst4.datab[5]
5[6] => BUSMUX:inst4.datab[6]
5[7] => BUSMUX:inst4.datab[7]
5[8] => BUSMUX:inst4.datab[8]
5[9] => BUSMUX:inst4.datab[9]
5[10] => BUSMUX:inst4.datab[10]
5[11] => BUSMUX:inst4.datab[11]
5[12] => BUSMUX:inst4.datab[12]
5[13] => BUSMUX:inst4.datab[13]
5[14] => BUSMUX:inst4.datab[14]
5[15] => BUSMUX:inst4.datab[15]
6[0] => BUSMUX:inst5.dataa[0]
6[1] => BUSMUX:inst5.dataa[1]
6[2] => BUSMUX:inst5.dataa[2]
6[3] => BUSMUX:inst5.dataa[3]
6[4] => BUSMUX:inst5.dataa[4]
6[5] => BUSMUX:inst5.dataa[5]
6[6] => BUSMUX:inst5.dataa[6]
6[7] => BUSMUX:inst5.dataa[7]
6[8] => BUSMUX:inst5.dataa[8]
6[9] => BUSMUX:inst5.dataa[9]
6[10] => BUSMUX:inst5.dataa[10]
6[11] => BUSMUX:inst5.dataa[11]
6[12] => BUSMUX:inst5.dataa[12]
6[13] => BUSMUX:inst5.dataa[13]
6[14] => BUSMUX:inst5.dataa[14]
6[15] => BUSMUX:inst5.dataa[15]
7[0] => BUSMUX:inst5.datab[0]
7[1] => BUSMUX:inst5.datab[1]
7[2] => BUSMUX:inst5.datab[2]
7[3] => BUSMUX:inst5.datab[3]
7[4] => BUSMUX:inst5.datab[4]
7[5] => BUSMUX:inst5.datab[5]
7[6] => BUSMUX:inst5.datab[6]
7[7] => BUSMUX:inst5.datab[7]
7[8] => BUSMUX:inst5.datab[8]
7[9] => BUSMUX:inst5.datab[9]
7[10] => BUSMUX:inst5.datab[10]
7[11] => BUSMUX:inst5.datab[11]
7[12] => BUSMUX:inst5.datab[12]
7[13] => BUSMUX:inst5.datab[13]
7[14] => BUSMUX:inst5.datab[14]
7[15] => BUSMUX:inst5.datab[15]


|RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst12|BUSMUX:inst8
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst12|BUSMUX:inst8|lpm_mux:$00000
data[0][0] => mux_boc:auto_generated.data[0]
data[0][1] => mux_boc:auto_generated.data[1]
data[0][2] => mux_boc:auto_generated.data[2]
data[0][3] => mux_boc:auto_generated.data[3]
data[0][4] => mux_boc:auto_generated.data[4]
data[0][5] => mux_boc:auto_generated.data[5]
data[0][6] => mux_boc:auto_generated.data[6]
data[0][7] => mux_boc:auto_generated.data[7]
data[0][8] => mux_boc:auto_generated.data[8]
data[0][9] => mux_boc:auto_generated.data[9]
data[0][10] => mux_boc:auto_generated.data[10]
data[0][11] => mux_boc:auto_generated.data[11]
data[0][12] => mux_boc:auto_generated.data[12]
data[0][13] => mux_boc:auto_generated.data[13]
data[0][14] => mux_boc:auto_generated.data[14]
data[0][15] => mux_boc:auto_generated.data[15]
data[1][0] => mux_boc:auto_generated.data[16]
data[1][1] => mux_boc:auto_generated.data[17]
data[1][2] => mux_boc:auto_generated.data[18]
data[1][3] => mux_boc:auto_generated.data[19]
data[1][4] => mux_boc:auto_generated.data[20]
data[1][5] => mux_boc:auto_generated.data[21]
data[1][6] => mux_boc:auto_generated.data[22]
data[1][7] => mux_boc:auto_generated.data[23]
data[1][8] => mux_boc:auto_generated.data[24]
data[1][9] => mux_boc:auto_generated.data[25]
data[1][10] => mux_boc:auto_generated.data[26]
data[1][11] => mux_boc:auto_generated.data[27]
data[1][12] => mux_boc:auto_generated.data[28]
data[1][13] => mux_boc:auto_generated.data[29]
data[1][14] => mux_boc:auto_generated.data[30]
data[1][15] => mux_boc:auto_generated.data[31]
sel[0] => mux_boc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_boc:auto_generated.result[0]
result[1] <= mux_boc:auto_generated.result[1]
result[2] <= mux_boc:auto_generated.result[2]
result[3] <= mux_boc:auto_generated.result[3]
result[4] <= mux_boc:auto_generated.result[4]
result[5] <= mux_boc:auto_generated.result[5]
result[6] <= mux_boc:auto_generated.result[6]
result[7] <= mux_boc:auto_generated.result[7]
result[8] <= mux_boc:auto_generated.result[8]
result[9] <= mux_boc:auto_generated.result[9]
result[10] <= mux_boc:auto_generated.result[10]
result[11] <= mux_boc:auto_generated.result[11]
result[12] <= mux_boc:auto_generated.result[12]
result[13] <= mux_boc:auto_generated.result[13]
result[14] <= mux_boc:auto_generated.result[14]
result[15] <= mux_boc:auto_generated.result[15]


|RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst12|BUSMUX:inst8|lpm_mux:$00000|mux_boc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst12|BUSMUX:inst6
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst12|BUSMUX:inst6|lpm_mux:$00000
data[0][0] => mux_boc:auto_generated.data[0]
data[0][1] => mux_boc:auto_generated.data[1]
data[0][2] => mux_boc:auto_generated.data[2]
data[0][3] => mux_boc:auto_generated.data[3]
data[0][4] => mux_boc:auto_generated.data[4]
data[0][5] => mux_boc:auto_generated.data[5]
data[0][6] => mux_boc:auto_generated.data[6]
data[0][7] => mux_boc:auto_generated.data[7]
data[0][8] => mux_boc:auto_generated.data[8]
data[0][9] => mux_boc:auto_generated.data[9]
data[0][10] => mux_boc:auto_generated.data[10]
data[0][11] => mux_boc:auto_generated.data[11]
data[0][12] => mux_boc:auto_generated.data[12]
data[0][13] => mux_boc:auto_generated.data[13]
data[0][14] => mux_boc:auto_generated.data[14]
data[0][15] => mux_boc:auto_generated.data[15]
data[1][0] => mux_boc:auto_generated.data[16]
data[1][1] => mux_boc:auto_generated.data[17]
data[1][2] => mux_boc:auto_generated.data[18]
data[1][3] => mux_boc:auto_generated.data[19]
data[1][4] => mux_boc:auto_generated.data[20]
data[1][5] => mux_boc:auto_generated.data[21]
data[1][6] => mux_boc:auto_generated.data[22]
data[1][7] => mux_boc:auto_generated.data[23]
data[1][8] => mux_boc:auto_generated.data[24]
data[1][9] => mux_boc:auto_generated.data[25]
data[1][10] => mux_boc:auto_generated.data[26]
data[1][11] => mux_boc:auto_generated.data[27]
data[1][12] => mux_boc:auto_generated.data[28]
data[1][13] => mux_boc:auto_generated.data[29]
data[1][14] => mux_boc:auto_generated.data[30]
data[1][15] => mux_boc:auto_generated.data[31]
sel[0] => mux_boc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_boc:auto_generated.result[0]
result[1] <= mux_boc:auto_generated.result[1]
result[2] <= mux_boc:auto_generated.result[2]
result[3] <= mux_boc:auto_generated.result[3]
result[4] <= mux_boc:auto_generated.result[4]
result[5] <= mux_boc:auto_generated.result[5]
result[6] <= mux_boc:auto_generated.result[6]
result[7] <= mux_boc:auto_generated.result[7]
result[8] <= mux_boc:auto_generated.result[8]
result[9] <= mux_boc:auto_generated.result[9]
result[10] <= mux_boc:auto_generated.result[10]
result[11] <= mux_boc:auto_generated.result[11]
result[12] <= mux_boc:auto_generated.result[12]
result[13] <= mux_boc:auto_generated.result[13]
result[14] <= mux_boc:auto_generated.result[14]
result[15] <= mux_boc:auto_generated.result[15]


|RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst12|BUSMUX:inst6|lpm_mux:$00000|mux_boc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst12|BUSMUX:inst
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst12|BUSMUX:inst|lpm_mux:$00000
data[0][0] => mux_boc:auto_generated.data[0]
data[0][1] => mux_boc:auto_generated.data[1]
data[0][2] => mux_boc:auto_generated.data[2]
data[0][3] => mux_boc:auto_generated.data[3]
data[0][4] => mux_boc:auto_generated.data[4]
data[0][5] => mux_boc:auto_generated.data[5]
data[0][6] => mux_boc:auto_generated.data[6]
data[0][7] => mux_boc:auto_generated.data[7]
data[0][8] => mux_boc:auto_generated.data[8]
data[0][9] => mux_boc:auto_generated.data[9]
data[0][10] => mux_boc:auto_generated.data[10]
data[0][11] => mux_boc:auto_generated.data[11]
data[0][12] => mux_boc:auto_generated.data[12]
data[0][13] => mux_boc:auto_generated.data[13]
data[0][14] => mux_boc:auto_generated.data[14]
data[0][15] => mux_boc:auto_generated.data[15]
data[1][0] => mux_boc:auto_generated.data[16]
data[1][1] => mux_boc:auto_generated.data[17]
data[1][2] => mux_boc:auto_generated.data[18]
data[1][3] => mux_boc:auto_generated.data[19]
data[1][4] => mux_boc:auto_generated.data[20]
data[1][5] => mux_boc:auto_generated.data[21]
data[1][6] => mux_boc:auto_generated.data[22]
data[1][7] => mux_boc:auto_generated.data[23]
data[1][8] => mux_boc:auto_generated.data[24]
data[1][9] => mux_boc:auto_generated.data[25]
data[1][10] => mux_boc:auto_generated.data[26]
data[1][11] => mux_boc:auto_generated.data[27]
data[1][12] => mux_boc:auto_generated.data[28]
data[1][13] => mux_boc:auto_generated.data[29]
data[1][14] => mux_boc:auto_generated.data[30]
data[1][15] => mux_boc:auto_generated.data[31]
sel[0] => mux_boc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_boc:auto_generated.result[0]
result[1] <= mux_boc:auto_generated.result[1]
result[2] <= mux_boc:auto_generated.result[2]
result[3] <= mux_boc:auto_generated.result[3]
result[4] <= mux_boc:auto_generated.result[4]
result[5] <= mux_boc:auto_generated.result[5]
result[6] <= mux_boc:auto_generated.result[6]
result[7] <= mux_boc:auto_generated.result[7]
result[8] <= mux_boc:auto_generated.result[8]
result[9] <= mux_boc:auto_generated.result[9]
result[10] <= mux_boc:auto_generated.result[10]
result[11] <= mux_boc:auto_generated.result[11]
result[12] <= mux_boc:auto_generated.result[12]
result[13] <= mux_boc:auto_generated.result[13]
result[14] <= mux_boc:auto_generated.result[14]
result[15] <= mux_boc:auto_generated.result[15]


|RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst12|BUSMUX:inst|lpm_mux:$00000|mux_boc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst12|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst12|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_boc:auto_generated.data[0]
data[0][1] => mux_boc:auto_generated.data[1]
data[0][2] => mux_boc:auto_generated.data[2]
data[0][3] => mux_boc:auto_generated.data[3]
data[0][4] => mux_boc:auto_generated.data[4]
data[0][5] => mux_boc:auto_generated.data[5]
data[0][6] => mux_boc:auto_generated.data[6]
data[0][7] => mux_boc:auto_generated.data[7]
data[0][8] => mux_boc:auto_generated.data[8]
data[0][9] => mux_boc:auto_generated.data[9]
data[0][10] => mux_boc:auto_generated.data[10]
data[0][11] => mux_boc:auto_generated.data[11]
data[0][12] => mux_boc:auto_generated.data[12]
data[0][13] => mux_boc:auto_generated.data[13]
data[0][14] => mux_boc:auto_generated.data[14]
data[0][15] => mux_boc:auto_generated.data[15]
data[1][0] => mux_boc:auto_generated.data[16]
data[1][1] => mux_boc:auto_generated.data[17]
data[1][2] => mux_boc:auto_generated.data[18]
data[1][3] => mux_boc:auto_generated.data[19]
data[1][4] => mux_boc:auto_generated.data[20]
data[1][5] => mux_boc:auto_generated.data[21]
data[1][6] => mux_boc:auto_generated.data[22]
data[1][7] => mux_boc:auto_generated.data[23]
data[1][8] => mux_boc:auto_generated.data[24]
data[1][9] => mux_boc:auto_generated.data[25]
data[1][10] => mux_boc:auto_generated.data[26]
data[1][11] => mux_boc:auto_generated.data[27]
data[1][12] => mux_boc:auto_generated.data[28]
data[1][13] => mux_boc:auto_generated.data[29]
data[1][14] => mux_boc:auto_generated.data[30]
data[1][15] => mux_boc:auto_generated.data[31]
sel[0] => mux_boc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_boc:auto_generated.result[0]
result[1] <= mux_boc:auto_generated.result[1]
result[2] <= mux_boc:auto_generated.result[2]
result[3] <= mux_boc:auto_generated.result[3]
result[4] <= mux_boc:auto_generated.result[4]
result[5] <= mux_boc:auto_generated.result[5]
result[6] <= mux_boc:auto_generated.result[6]
result[7] <= mux_boc:auto_generated.result[7]
result[8] <= mux_boc:auto_generated.result[8]
result[9] <= mux_boc:auto_generated.result[9]
result[10] <= mux_boc:auto_generated.result[10]
result[11] <= mux_boc:auto_generated.result[11]
result[12] <= mux_boc:auto_generated.result[12]
result[13] <= mux_boc:auto_generated.result[13]
result[14] <= mux_boc:auto_generated.result[14]
result[15] <= mux_boc:auto_generated.result[15]


|RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst12|BUSMUX:inst3|lpm_mux:$00000|mux_boc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst12|BUSMUX:inst7
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst12|BUSMUX:inst7|lpm_mux:$00000
data[0][0] => mux_boc:auto_generated.data[0]
data[0][1] => mux_boc:auto_generated.data[1]
data[0][2] => mux_boc:auto_generated.data[2]
data[0][3] => mux_boc:auto_generated.data[3]
data[0][4] => mux_boc:auto_generated.data[4]
data[0][5] => mux_boc:auto_generated.data[5]
data[0][6] => mux_boc:auto_generated.data[6]
data[0][7] => mux_boc:auto_generated.data[7]
data[0][8] => mux_boc:auto_generated.data[8]
data[0][9] => mux_boc:auto_generated.data[9]
data[0][10] => mux_boc:auto_generated.data[10]
data[0][11] => mux_boc:auto_generated.data[11]
data[0][12] => mux_boc:auto_generated.data[12]
data[0][13] => mux_boc:auto_generated.data[13]
data[0][14] => mux_boc:auto_generated.data[14]
data[0][15] => mux_boc:auto_generated.data[15]
data[1][0] => mux_boc:auto_generated.data[16]
data[1][1] => mux_boc:auto_generated.data[17]
data[1][2] => mux_boc:auto_generated.data[18]
data[1][3] => mux_boc:auto_generated.data[19]
data[1][4] => mux_boc:auto_generated.data[20]
data[1][5] => mux_boc:auto_generated.data[21]
data[1][6] => mux_boc:auto_generated.data[22]
data[1][7] => mux_boc:auto_generated.data[23]
data[1][8] => mux_boc:auto_generated.data[24]
data[1][9] => mux_boc:auto_generated.data[25]
data[1][10] => mux_boc:auto_generated.data[26]
data[1][11] => mux_boc:auto_generated.data[27]
data[1][12] => mux_boc:auto_generated.data[28]
data[1][13] => mux_boc:auto_generated.data[29]
data[1][14] => mux_boc:auto_generated.data[30]
data[1][15] => mux_boc:auto_generated.data[31]
sel[0] => mux_boc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_boc:auto_generated.result[0]
result[1] <= mux_boc:auto_generated.result[1]
result[2] <= mux_boc:auto_generated.result[2]
result[3] <= mux_boc:auto_generated.result[3]
result[4] <= mux_boc:auto_generated.result[4]
result[5] <= mux_boc:auto_generated.result[5]
result[6] <= mux_boc:auto_generated.result[6]
result[7] <= mux_boc:auto_generated.result[7]
result[8] <= mux_boc:auto_generated.result[8]
result[9] <= mux_boc:auto_generated.result[9]
result[10] <= mux_boc:auto_generated.result[10]
result[11] <= mux_boc:auto_generated.result[11]
result[12] <= mux_boc:auto_generated.result[12]
result[13] <= mux_boc:auto_generated.result[13]
result[14] <= mux_boc:auto_generated.result[14]
result[15] <= mux_boc:auto_generated.result[15]


|RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst12|BUSMUX:inst7|lpm_mux:$00000|mux_boc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst12|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst12|BUSMUX:inst4|lpm_mux:$00000
data[0][0] => mux_boc:auto_generated.data[0]
data[0][1] => mux_boc:auto_generated.data[1]
data[0][2] => mux_boc:auto_generated.data[2]
data[0][3] => mux_boc:auto_generated.data[3]
data[0][4] => mux_boc:auto_generated.data[4]
data[0][5] => mux_boc:auto_generated.data[5]
data[0][6] => mux_boc:auto_generated.data[6]
data[0][7] => mux_boc:auto_generated.data[7]
data[0][8] => mux_boc:auto_generated.data[8]
data[0][9] => mux_boc:auto_generated.data[9]
data[0][10] => mux_boc:auto_generated.data[10]
data[0][11] => mux_boc:auto_generated.data[11]
data[0][12] => mux_boc:auto_generated.data[12]
data[0][13] => mux_boc:auto_generated.data[13]
data[0][14] => mux_boc:auto_generated.data[14]
data[0][15] => mux_boc:auto_generated.data[15]
data[1][0] => mux_boc:auto_generated.data[16]
data[1][1] => mux_boc:auto_generated.data[17]
data[1][2] => mux_boc:auto_generated.data[18]
data[1][3] => mux_boc:auto_generated.data[19]
data[1][4] => mux_boc:auto_generated.data[20]
data[1][5] => mux_boc:auto_generated.data[21]
data[1][6] => mux_boc:auto_generated.data[22]
data[1][7] => mux_boc:auto_generated.data[23]
data[1][8] => mux_boc:auto_generated.data[24]
data[1][9] => mux_boc:auto_generated.data[25]
data[1][10] => mux_boc:auto_generated.data[26]
data[1][11] => mux_boc:auto_generated.data[27]
data[1][12] => mux_boc:auto_generated.data[28]
data[1][13] => mux_boc:auto_generated.data[29]
data[1][14] => mux_boc:auto_generated.data[30]
data[1][15] => mux_boc:auto_generated.data[31]
sel[0] => mux_boc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_boc:auto_generated.result[0]
result[1] <= mux_boc:auto_generated.result[1]
result[2] <= mux_boc:auto_generated.result[2]
result[3] <= mux_boc:auto_generated.result[3]
result[4] <= mux_boc:auto_generated.result[4]
result[5] <= mux_boc:auto_generated.result[5]
result[6] <= mux_boc:auto_generated.result[6]
result[7] <= mux_boc:auto_generated.result[7]
result[8] <= mux_boc:auto_generated.result[8]
result[9] <= mux_boc:auto_generated.result[9]
result[10] <= mux_boc:auto_generated.result[10]
result[11] <= mux_boc:auto_generated.result[11]
result[12] <= mux_boc:auto_generated.result[12]
result[13] <= mux_boc:auto_generated.result[13]
result[14] <= mux_boc:auto_generated.result[14]
result[15] <= mux_boc:auto_generated.result[15]


|RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst12|BUSMUX:inst4|lpm_mux:$00000|mux_boc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst12|BUSMUX:inst5
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst12|BUSMUX:inst5|lpm_mux:$00000
data[0][0] => mux_boc:auto_generated.data[0]
data[0][1] => mux_boc:auto_generated.data[1]
data[0][2] => mux_boc:auto_generated.data[2]
data[0][3] => mux_boc:auto_generated.data[3]
data[0][4] => mux_boc:auto_generated.data[4]
data[0][5] => mux_boc:auto_generated.data[5]
data[0][6] => mux_boc:auto_generated.data[6]
data[0][7] => mux_boc:auto_generated.data[7]
data[0][8] => mux_boc:auto_generated.data[8]
data[0][9] => mux_boc:auto_generated.data[9]
data[0][10] => mux_boc:auto_generated.data[10]
data[0][11] => mux_boc:auto_generated.data[11]
data[0][12] => mux_boc:auto_generated.data[12]
data[0][13] => mux_boc:auto_generated.data[13]
data[0][14] => mux_boc:auto_generated.data[14]
data[0][15] => mux_boc:auto_generated.data[15]
data[1][0] => mux_boc:auto_generated.data[16]
data[1][1] => mux_boc:auto_generated.data[17]
data[1][2] => mux_boc:auto_generated.data[18]
data[1][3] => mux_boc:auto_generated.data[19]
data[1][4] => mux_boc:auto_generated.data[20]
data[1][5] => mux_boc:auto_generated.data[21]
data[1][6] => mux_boc:auto_generated.data[22]
data[1][7] => mux_boc:auto_generated.data[23]
data[1][8] => mux_boc:auto_generated.data[24]
data[1][9] => mux_boc:auto_generated.data[25]
data[1][10] => mux_boc:auto_generated.data[26]
data[1][11] => mux_boc:auto_generated.data[27]
data[1][12] => mux_boc:auto_generated.data[28]
data[1][13] => mux_boc:auto_generated.data[29]
data[1][14] => mux_boc:auto_generated.data[30]
data[1][15] => mux_boc:auto_generated.data[31]
sel[0] => mux_boc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_boc:auto_generated.result[0]
result[1] <= mux_boc:auto_generated.result[1]
result[2] <= mux_boc:auto_generated.result[2]
result[3] <= mux_boc:auto_generated.result[3]
result[4] <= mux_boc:auto_generated.result[4]
result[5] <= mux_boc:auto_generated.result[5]
result[6] <= mux_boc:auto_generated.result[6]
result[7] <= mux_boc:auto_generated.result[7]
result[8] <= mux_boc:auto_generated.result[8]
result[9] <= mux_boc:auto_generated.result[9]
result[10] <= mux_boc:auto_generated.result[10]
result[11] <= mux_boc:auto_generated.result[11]
result[12] <= mux_boc:auto_generated.result[12]
result[13] <= mux_boc:auto_generated.result[13]
result[14] <= mux_boc:auto_generated.result[14]
result[15] <= mux_boc:auto_generated.result[15]


|RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst12|BUSMUX:inst5|lpm_mux:$00000|mux_boc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|IMEM:inst3
addr[0] => rom.RADDR
addr[1] => rom.RADDR1
addr[2] => rom.RADDR2
addr[3] => rom.RADDR3
addr[4] => rom.RADDR4
instruction[0] <= rom.DATAOUT
instruction[1] <= rom.DATAOUT1
instruction[2] <= rom.DATAOUT2
instruction[3] <= rom.DATAOUT3
instruction[4] <= rom.DATAOUT4
instruction[5] <= rom.DATAOUT5
instruction[6] <= rom.DATAOUT6
instruction[7] <= rom.DATAOUT7
instruction[8] <= rom.DATAOUT8
instruction[9] <= rom.DATAOUT9
instruction[10] <= rom.DATAOUT10
instruction[11] <= rom.DATAOUT11
instruction[12] <= rom.DATAOUT12
instruction[13] <= rom.DATAOUT13
instruction[14] <= rom.DATAOUT14
instruction[15] <= rom.DATAOUT15


|RISCV1|TEST_DP:inst|COUNTER4BIT:inst4
O[0] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst11.CLK
CLK => inst9.CLK
CLK => inst7.CLK
CLK => inst5.CLK
CLK => inst15.CLK
S => MUX2TO1:inst2.S
S => MUX2TO1:inst3.S
S => MUX2TO1:inst4.S
S => MUX2TO1:inst12.S
S => MUX2TO1:inst14.S
D => HAS:inst10.A
D => HAS:inst8.A
D => HAS:inst6.A
D => HAS:inst.A
D => HAS:inst13.A
EN => HAS:inst.Ci
I[0] => MUX2TO1:inst12.B
I[1] => MUX2TO1:inst4.B
I[2] => MUX2TO1:inst3.B
I[3] => MUX2TO1:inst2.B
I[4] => MUX2TO1:inst14.B


|RISCV1|TEST_DP:inst|COUNTER4BIT:inst4|MUX2TO1:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
B => inst3.IN0
S => inst3.IN1
S => inst2.IN0
A => inst.IN0


|RISCV1|TEST_DP:inst|COUNTER4BIT:inst4|HAS:inst10
Ci1 <= 7.DB_MAX_OUTPUT_PORT_TYPE
Qi => inst7.IN0
Qi => inst3.IN0
Qi => inst5.IN1
Ci => inst7.IN1
Ci => inst6.IN1
Ci => inst.IN0
Ci => inst4.IN0
A => 1.IN0
A => inst6.IN2
Di <= 6.DB_MAX_OUTPUT_PORT_TYPE


|RISCV1|TEST_DP:inst|COUNTER4BIT:inst4|HAS:inst8
Ci1 <= 7.DB_MAX_OUTPUT_PORT_TYPE
Qi => inst7.IN0
Qi => inst3.IN0
Qi => inst5.IN1
Ci => inst7.IN1
Ci => inst6.IN1
Ci => inst.IN0
Ci => inst4.IN0
A => 1.IN0
A => inst6.IN2
Di <= 6.DB_MAX_OUTPUT_PORT_TYPE


|RISCV1|TEST_DP:inst|COUNTER4BIT:inst4|HAS:inst6
Ci1 <= 7.DB_MAX_OUTPUT_PORT_TYPE
Qi => inst7.IN0
Qi => inst3.IN0
Qi => inst5.IN1
Ci => inst7.IN1
Ci => inst6.IN1
Ci => inst.IN0
Ci => inst4.IN0
A => 1.IN0
A => inst6.IN2
Di <= 6.DB_MAX_OUTPUT_PORT_TYPE


|RISCV1|TEST_DP:inst|COUNTER4BIT:inst4|HAS:inst
Ci1 <= 7.DB_MAX_OUTPUT_PORT_TYPE
Qi => inst7.IN0
Qi => inst3.IN0
Qi => inst5.IN1
Ci => inst7.IN1
Ci => inst6.IN1
Ci => inst.IN0
Ci => inst4.IN0
A => 1.IN0
A => inst6.IN2
Di <= 6.DB_MAX_OUTPUT_PORT_TYPE


|RISCV1|TEST_DP:inst|COUNTER4BIT:inst4|MUX2TO1:inst3
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
B => inst3.IN0
S => inst3.IN1
S => inst2.IN0
A => inst.IN0


|RISCV1|TEST_DP:inst|COUNTER4BIT:inst4|MUX2TO1:inst4
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
B => inst3.IN0
S => inst3.IN1
S => inst2.IN0
A => inst.IN0


|RISCV1|TEST_DP:inst|COUNTER4BIT:inst4|MUX2TO1:inst12
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
B => inst3.IN0
S => inst3.IN1
S => inst2.IN0
A => inst.IN0


|RISCV1|TEST_DP:inst|COUNTER4BIT:inst4|MUX2TO1:inst14
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
B => inst3.IN0
S => inst3.IN1
S => inst2.IN0
A => inst.IN0


|RISCV1|TEST_DP:inst|COUNTER4BIT:inst4|HAS:inst13
Ci1 <= 7.DB_MAX_OUTPUT_PORT_TYPE
Qi => inst7.IN0
Qi => inst3.IN0
Qi => inst5.IN1
Ci => inst7.IN1
Ci => inst6.IN1
Ci => inst.IN0
Ci => inst4.IN0
A => 1.IN0
A => inst6.IN2
Di <= 6.DB_MAX_OUTPUT_PORT_TYPE


|RISCV1|TEST_DP:inst|ADD5BIT:inst10
O[0] <= FA1BIT:inst.S
O[1] <= FA1BIT:inst1.S
O[2] <= FA1BIT:inst2.S
O[3] <= FA1BIT:inst3.S
O[4] <= FA1BIT:inst4.S
A[0] => FA1BIT:inst.A
A[1] => FA1BIT:inst1.A
A[2] => FA1BIT:inst2.A
A[3] => FA1BIT:inst3.A
A[4] => FA1BIT:inst4.A
B[0] => FA1BIT:inst.B
B[1] => FA1BIT:inst1.B
B[2] => FA1BIT:inst2.B
B[3] => FA1BIT:inst3.B
B[4] => FA1BIT:inst4.B


|RISCV1|TEST_DP:inst|ADD5BIT:inst10|FA1BIT:inst
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst6.IN1
Cin => inst3.IN1
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|RISCV1|TEST_DP:inst|ADD5BIT:inst10|FA1BIT:inst1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst6.IN1
Cin => inst3.IN1
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|RISCV1|TEST_DP:inst|ADD5BIT:inst10|FA1BIT:inst2
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst6.IN1
Cin => inst3.IN1
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|RISCV1|TEST_DP:inst|ADD5BIT:inst10|FA1BIT:inst3
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst6.IN1
Cin => inst3.IN1
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|RISCV1|TEST_DP:inst|ADD5BIT:inst10|FA1BIT:inst4
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst6.IN1
Cin => inst3.IN1
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|RISCV1|TEST_DP:inst|BUSMUX:inst5
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]


|RISCV1|TEST_DP:inst|BUSMUX:inst5|lpm_mux:$00000
data[0][0] => mux_nmc:auto_generated.data[0]
data[0][1] => mux_nmc:auto_generated.data[1]
data[0][2] => mux_nmc:auto_generated.data[2]
data[1][0] => mux_nmc:auto_generated.data[3]
data[1][1] => mux_nmc:auto_generated.data[4]
data[1][2] => mux_nmc:auto_generated.data[5]
sel[0] => mux_nmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_nmc:auto_generated.result[0]
result[1] <= mux_nmc:auto_generated.result[1]
result[2] <= mux_nmc:auto_generated.result[2]


|RISCV1|TEST_DP:inst|BUSMUX:inst5|lpm_mux:$00000|mux_nmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[0].IN1
data[4] => result_node[1].IN1
data[5] => result_node[2].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|MUX4TO1:inst8
O[0] <= BUSMUX:inst3.result[0]
O[1] <= BUSMUX:inst3.result[1]
O[2] <= BUSMUX:inst3.result[2]
O[3] <= BUSMUX:inst3.result[3]
O[4] <= BUSMUX:inst3.result[4]
O[5] <= BUSMUX:inst3.result[5]
O[6] <= BUSMUX:inst3.result[6]
O[7] <= BUSMUX:inst3.result[7]
O[8] <= BUSMUX:inst3.result[8]
O[9] <= BUSMUX:inst3.result[9]
O[10] <= BUSMUX:inst3.result[10]
O[11] <= BUSMUX:inst3.result[11]
O[12] <= BUSMUX:inst3.result[12]
O[13] <= BUSMUX:inst3.result[13]
O[14] <= BUSMUX:inst3.result[14]
O[15] <= BUSMUX:inst3.result[15]
S[0] => BUSMUX:inst.sel
S[0] => BUSMUX:inst2.sel
S[1] => BUSMUX:inst3.sel
0[0] => BUSMUX:inst.dataa[0]
0[1] => BUSMUX:inst.dataa[1]
0[2] => BUSMUX:inst.dataa[2]
0[3] => BUSMUX:inst.dataa[3]
0[4] => BUSMUX:inst.dataa[4]
0[5] => BUSMUX:inst.dataa[5]
0[6] => BUSMUX:inst.dataa[6]
0[7] => BUSMUX:inst.dataa[7]
0[8] => BUSMUX:inst.dataa[8]
0[9] => BUSMUX:inst.dataa[9]
0[10] => BUSMUX:inst.dataa[10]
0[11] => BUSMUX:inst.dataa[11]
0[12] => BUSMUX:inst.dataa[12]
0[13] => BUSMUX:inst.dataa[13]
0[14] => BUSMUX:inst.dataa[14]
0[15] => BUSMUX:inst.dataa[15]
1[0] => BUSMUX:inst.datab[0]
1[1] => BUSMUX:inst.datab[1]
1[2] => BUSMUX:inst.datab[2]
1[3] => BUSMUX:inst.datab[3]
1[4] => BUSMUX:inst.datab[4]
1[5] => BUSMUX:inst.datab[5]
1[6] => BUSMUX:inst.datab[6]
1[7] => BUSMUX:inst.datab[7]
1[8] => BUSMUX:inst.datab[8]
1[9] => BUSMUX:inst.datab[9]
1[10] => BUSMUX:inst.datab[10]
1[11] => BUSMUX:inst.datab[11]
1[12] => BUSMUX:inst.datab[12]
1[13] => BUSMUX:inst.datab[13]
1[14] => BUSMUX:inst.datab[14]
1[15] => BUSMUX:inst.datab[15]
2[0] => BUSMUX:inst2.dataa[0]
2[1] => BUSMUX:inst2.dataa[1]
2[2] => BUSMUX:inst2.dataa[2]
2[3] => BUSMUX:inst2.dataa[3]
2[4] => BUSMUX:inst2.dataa[4]
2[5] => BUSMUX:inst2.dataa[5]
2[6] => BUSMUX:inst2.dataa[6]
2[7] => BUSMUX:inst2.dataa[7]
2[8] => BUSMUX:inst2.dataa[8]
2[9] => BUSMUX:inst2.dataa[9]
2[10] => BUSMUX:inst2.dataa[10]
2[11] => BUSMUX:inst2.dataa[11]
2[12] => BUSMUX:inst2.dataa[12]
2[13] => BUSMUX:inst2.dataa[13]
2[14] => BUSMUX:inst2.dataa[14]
2[15] => BUSMUX:inst2.dataa[15]
3[0] => BUSMUX:inst2.datab[0]
3[1] => BUSMUX:inst2.datab[1]
3[2] => BUSMUX:inst2.datab[2]
3[3] => BUSMUX:inst2.datab[3]
3[4] => BUSMUX:inst2.datab[4]
3[5] => BUSMUX:inst2.datab[5]
3[6] => BUSMUX:inst2.datab[6]
3[7] => BUSMUX:inst2.datab[7]
3[8] => BUSMUX:inst2.datab[8]
3[9] => BUSMUX:inst2.datab[9]
3[10] => BUSMUX:inst2.datab[10]
3[11] => BUSMUX:inst2.datab[11]
3[12] => BUSMUX:inst2.datab[12]
3[13] => BUSMUX:inst2.datab[13]
3[14] => BUSMUX:inst2.datab[14]
3[15] => BUSMUX:inst2.datab[15]


|RISCV1|TEST_DP:inst|MUX4TO1:inst8|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|RISCV1|TEST_DP:inst|MUX4TO1:inst8|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_boc:auto_generated.data[0]
data[0][1] => mux_boc:auto_generated.data[1]
data[0][2] => mux_boc:auto_generated.data[2]
data[0][3] => mux_boc:auto_generated.data[3]
data[0][4] => mux_boc:auto_generated.data[4]
data[0][5] => mux_boc:auto_generated.data[5]
data[0][6] => mux_boc:auto_generated.data[6]
data[0][7] => mux_boc:auto_generated.data[7]
data[0][8] => mux_boc:auto_generated.data[8]
data[0][9] => mux_boc:auto_generated.data[9]
data[0][10] => mux_boc:auto_generated.data[10]
data[0][11] => mux_boc:auto_generated.data[11]
data[0][12] => mux_boc:auto_generated.data[12]
data[0][13] => mux_boc:auto_generated.data[13]
data[0][14] => mux_boc:auto_generated.data[14]
data[0][15] => mux_boc:auto_generated.data[15]
data[1][0] => mux_boc:auto_generated.data[16]
data[1][1] => mux_boc:auto_generated.data[17]
data[1][2] => mux_boc:auto_generated.data[18]
data[1][3] => mux_boc:auto_generated.data[19]
data[1][4] => mux_boc:auto_generated.data[20]
data[1][5] => mux_boc:auto_generated.data[21]
data[1][6] => mux_boc:auto_generated.data[22]
data[1][7] => mux_boc:auto_generated.data[23]
data[1][8] => mux_boc:auto_generated.data[24]
data[1][9] => mux_boc:auto_generated.data[25]
data[1][10] => mux_boc:auto_generated.data[26]
data[1][11] => mux_boc:auto_generated.data[27]
data[1][12] => mux_boc:auto_generated.data[28]
data[1][13] => mux_boc:auto_generated.data[29]
data[1][14] => mux_boc:auto_generated.data[30]
data[1][15] => mux_boc:auto_generated.data[31]
sel[0] => mux_boc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_boc:auto_generated.result[0]
result[1] <= mux_boc:auto_generated.result[1]
result[2] <= mux_boc:auto_generated.result[2]
result[3] <= mux_boc:auto_generated.result[3]
result[4] <= mux_boc:auto_generated.result[4]
result[5] <= mux_boc:auto_generated.result[5]
result[6] <= mux_boc:auto_generated.result[6]
result[7] <= mux_boc:auto_generated.result[7]
result[8] <= mux_boc:auto_generated.result[8]
result[9] <= mux_boc:auto_generated.result[9]
result[10] <= mux_boc:auto_generated.result[10]
result[11] <= mux_boc:auto_generated.result[11]
result[12] <= mux_boc:auto_generated.result[12]
result[13] <= mux_boc:auto_generated.result[13]
result[14] <= mux_boc:auto_generated.result[14]
result[15] <= mux_boc:auto_generated.result[15]


|RISCV1|TEST_DP:inst|MUX4TO1:inst8|BUSMUX:inst3|lpm_mux:$00000|mux_boc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|MUX4TO1:inst8|BUSMUX:inst
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|RISCV1|TEST_DP:inst|MUX4TO1:inst8|BUSMUX:inst|lpm_mux:$00000
data[0][0] => mux_boc:auto_generated.data[0]
data[0][1] => mux_boc:auto_generated.data[1]
data[0][2] => mux_boc:auto_generated.data[2]
data[0][3] => mux_boc:auto_generated.data[3]
data[0][4] => mux_boc:auto_generated.data[4]
data[0][5] => mux_boc:auto_generated.data[5]
data[0][6] => mux_boc:auto_generated.data[6]
data[0][7] => mux_boc:auto_generated.data[7]
data[0][8] => mux_boc:auto_generated.data[8]
data[0][9] => mux_boc:auto_generated.data[9]
data[0][10] => mux_boc:auto_generated.data[10]
data[0][11] => mux_boc:auto_generated.data[11]
data[0][12] => mux_boc:auto_generated.data[12]
data[0][13] => mux_boc:auto_generated.data[13]
data[0][14] => mux_boc:auto_generated.data[14]
data[0][15] => mux_boc:auto_generated.data[15]
data[1][0] => mux_boc:auto_generated.data[16]
data[1][1] => mux_boc:auto_generated.data[17]
data[1][2] => mux_boc:auto_generated.data[18]
data[1][3] => mux_boc:auto_generated.data[19]
data[1][4] => mux_boc:auto_generated.data[20]
data[1][5] => mux_boc:auto_generated.data[21]
data[1][6] => mux_boc:auto_generated.data[22]
data[1][7] => mux_boc:auto_generated.data[23]
data[1][8] => mux_boc:auto_generated.data[24]
data[1][9] => mux_boc:auto_generated.data[25]
data[1][10] => mux_boc:auto_generated.data[26]
data[1][11] => mux_boc:auto_generated.data[27]
data[1][12] => mux_boc:auto_generated.data[28]
data[1][13] => mux_boc:auto_generated.data[29]
data[1][14] => mux_boc:auto_generated.data[30]
data[1][15] => mux_boc:auto_generated.data[31]
sel[0] => mux_boc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_boc:auto_generated.result[0]
result[1] <= mux_boc:auto_generated.result[1]
result[2] <= mux_boc:auto_generated.result[2]
result[3] <= mux_boc:auto_generated.result[3]
result[4] <= mux_boc:auto_generated.result[4]
result[5] <= mux_boc:auto_generated.result[5]
result[6] <= mux_boc:auto_generated.result[6]
result[7] <= mux_boc:auto_generated.result[7]
result[8] <= mux_boc:auto_generated.result[8]
result[9] <= mux_boc:auto_generated.result[9]
result[10] <= mux_boc:auto_generated.result[10]
result[11] <= mux_boc:auto_generated.result[11]
result[12] <= mux_boc:auto_generated.result[12]
result[13] <= mux_boc:auto_generated.result[13]
result[14] <= mux_boc:auto_generated.result[14]
result[15] <= mux_boc:auto_generated.result[15]


|RISCV1|TEST_DP:inst|MUX4TO1:inst8|BUSMUX:inst|lpm_mux:$00000|mux_boc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|MUX4TO1:inst8|BUSMUX:inst2
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|RISCV1|TEST_DP:inst|MUX4TO1:inst8|BUSMUX:inst2|lpm_mux:$00000
data[0][0] => mux_boc:auto_generated.data[0]
data[0][1] => mux_boc:auto_generated.data[1]
data[0][2] => mux_boc:auto_generated.data[2]
data[0][3] => mux_boc:auto_generated.data[3]
data[0][4] => mux_boc:auto_generated.data[4]
data[0][5] => mux_boc:auto_generated.data[5]
data[0][6] => mux_boc:auto_generated.data[6]
data[0][7] => mux_boc:auto_generated.data[7]
data[0][8] => mux_boc:auto_generated.data[8]
data[0][9] => mux_boc:auto_generated.data[9]
data[0][10] => mux_boc:auto_generated.data[10]
data[0][11] => mux_boc:auto_generated.data[11]
data[0][12] => mux_boc:auto_generated.data[12]
data[0][13] => mux_boc:auto_generated.data[13]
data[0][14] => mux_boc:auto_generated.data[14]
data[0][15] => mux_boc:auto_generated.data[15]
data[1][0] => mux_boc:auto_generated.data[16]
data[1][1] => mux_boc:auto_generated.data[17]
data[1][2] => mux_boc:auto_generated.data[18]
data[1][3] => mux_boc:auto_generated.data[19]
data[1][4] => mux_boc:auto_generated.data[20]
data[1][5] => mux_boc:auto_generated.data[21]
data[1][6] => mux_boc:auto_generated.data[22]
data[1][7] => mux_boc:auto_generated.data[23]
data[1][8] => mux_boc:auto_generated.data[24]
data[1][9] => mux_boc:auto_generated.data[25]
data[1][10] => mux_boc:auto_generated.data[26]
data[1][11] => mux_boc:auto_generated.data[27]
data[1][12] => mux_boc:auto_generated.data[28]
data[1][13] => mux_boc:auto_generated.data[29]
data[1][14] => mux_boc:auto_generated.data[30]
data[1][15] => mux_boc:auto_generated.data[31]
sel[0] => mux_boc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_boc:auto_generated.result[0]
result[1] <= mux_boc:auto_generated.result[1]
result[2] <= mux_boc:auto_generated.result[2]
result[3] <= mux_boc:auto_generated.result[3]
result[4] <= mux_boc:auto_generated.result[4]
result[5] <= mux_boc:auto_generated.result[5]
result[6] <= mux_boc:auto_generated.result[6]
result[7] <= mux_boc:auto_generated.result[7]
result[8] <= mux_boc:auto_generated.result[8]
result[9] <= mux_boc:auto_generated.result[9]
result[10] <= mux_boc:auto_generated.result[10]
result[11] <= mux_boc:auto_generated.result[11]
result[12] <= mux_boc:auto_generated.result[12]
result[13] <= mux_boc:auto_generated.result[13]
result[14] <= mux_boc:auto_generated.result[14]
result[15] <= mux_boc:auto_generated.result[15]


|RISCV1|TEST_DP:inst|MUX4TO1:inst8|BUSMUX:inst2|lpm_mux:$00000|mux_boc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|RAM:inst2
DATA_OUT[0] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[4] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[5] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[6] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[7] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[8] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[9] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[10] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[11] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[12] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[13] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[14] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[15] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
EN => DECODER4_16:inst16.EN
ADDRESS[0] => DECODER4_16:inst16.I[0]
ADDRESS[1] => DECODER4_16:inst16.I[1]
ADDRESS[2] => DECODER4_16:inst16.I[2]
ADDRESS[3] => DECODER4_16:inst16.I[3]
W => WORD16BIT:inst15.W
W => WORD16BIT:inst11.W
W => WORD16BIT:inst7.W
W => WORD16BIT:inst3.W
W => WORD16BIT:inst14.W
W => WORD16BIT:inst10.W
W => WORD16BIT:inst6.W
W => WORD16BIT:inst1.W
W => WORD16BIT:inst12.W
W => WORD16BIT:inst8.W
W => WORD16BIT:inst4.W
W => WORD16BIT:inst.W
W => WORD16BIT:inst13.W
W => WORD16BIT:inst9.W
W => WORD16BIT:inst5.W
W => WORD16BIT:inst2.W
DATA_IN[0] => WORD16BIT:inst15.IN[0]
DATA_IN[0] => WORD16BIT:inst11.IN[0]
DATA_IN[0] => WORD16BIT:inst7.IN[0]
DATA_IN[0] => WORD16BIT:inst3.IN[0]
DATA_IN[0] => WORD16BIT:inst14.IN[0]
DATA_IN[0] => WORD16BIT:inst10.IN[0]
DATA_IN[0] => WORD16BIT:inst6.IN[0]
DATA_IN[0] => WORD16BIT:inst1.IN[0]
DATA_IN[0] => WORD16BIT:inst12.IN[0]
DATA_IN[0] => WORD16BIT:inst8.IN[0]
DATA_IN[0] => WORD16BIT:inst4.IN[0]
DATA_IN[0] => WORD16BIT:inst.IN[0]
DATA_IN[0] => WORD16BIT:inst13.IN[0]
DATA_IN[0] => WORD16BIT:inst9.IN[0]
DATA_IN[0] => WORD16BIT:inst5.IN[0]
DATA_IN[0] => WORD16BIT:inst2.IN[0]
DATA_IN[1] => WORD16BIT:inst15.IN[1]
DATA_IN[1] => WORD16BIT:inst11.IN[1]
DATA_IN[1] => WORD16BIT:inst7.IN[1]
DATA_IN[1] => WORD16BIT:inst3.IN[1]
DATA_IN[1] => WORD16BIT:inst14.IN[1]
DATA_IN[1] => WORD16BIT:inst10.IN[1]
DATA_IN[1] => WORD16BIT:inst6.IN[1]
DATA_IN[1] => WORD16BIT:inst1.IN[1]
DATA_IN[1] => WORD16BIT:inst12.IN[1]
DATA_IN[1] => WORD16BIT:inst8.IN[1]
DATA_IN[1] => WORD16BIT:inst4.IN[1]
DATA_IN[1] => WORD16BIT:inst.IN[1]
DATA_IN[1] => WORD16BIT:inst13.IN[1]
DATA_IN[1] => WORD16BIT:inst9.IN[1]
DATA_IN[1] => WORD16BIT:inst5.IN[1]
DATA_IN[1] => WORD16BIT:inst2.IN[1]
DATA_IN[2] => WORD16BIT:inst15.IN[2]
DATA_IN[2] => WORD16BIT:inst11.IN[2]
DATA_IN[2] => WORD16BIT:inst7.IN[2]
DATA_IN[2] => WORD16BIT:inst3.IN[2]
DATA_IN[2] => WORD16BIT:inst14.IN[2]
DATA_IN[2] => WORD16BIT:inst10.IN[2]
DATA_IN[2] => WORD16BIT:inst6.IN[2]
DATA_IN[2] => WORD16BIT:inst1.IN[2]
DATA_IN[2] => WORD16BIT:inst12.IN[2]
DATA_IN[2] => WORD16BIT:inst8.IN[2]
DATA_IN[2] => WORD16BIT:inst4.IN[2]
DATA_IN[2] => WORD16BIT:inst.IN[2]
DATA_IN[2] => WORD16BIT:inst13.IN[2]
DATA_IN[2] => WORD16BIT:inst9.IN[2]
DATA_IN[2] => WORD16BIT:inst5.IN[2]
DATA_IN[2] => WORD16BIT:inst2.IN[2]
DATA_IN[3] => WORD16BIT:inst15.IN[3]
DATA_IN[3] => WORD16BIT:inst11.IN[3]
DATA_IN[3] => WORD16BIT:inst7.IN[3]
DATA_IN[3] => WORD16BIT:inst3.IN[3]
DATA_IN[3] => WORD16BIT:inst14.IN[3]
DATA_IN[3] => WORD16BIT:inst10.IN[3]
DATA_IN[3] => WORD16BIT:inst6.IN[3]
DATA_IN[3] => WORD16BIT:inst1.IN[3]
DATA_IN[3] => WORD16BIT:inst12.IN[3]
DATA_IN[3] => WORD16BIT:inst8.IN[3]
DATA_IN[3] => WORD16BIT:inst4.IN[3]
DATA_IN[3] => WORD16BIT:inst.IN[3]
DATA_IN[3] => WORD16BIT:inst13.IN[3]
DATA_IN[3] => WORD16BIT:inst9.IN[3]
DATA_IN[3] => WORD16BIT:inst5.IN[3]
DATA_IN[3] => WORD16BIT:inst2.IN[3]
DATA_IN[4] => WORD16BIT:inst15.IN[4]
DATA_IN[4] => WORD16BIT:inst11.IN[4]
DATA_IN[4] => WORD16BIT:inst7.IN[4]
DATA_IN[4] => WORD16BIT:inst3.IN[4]
DATA_IN[4] => WORD16BIT:inst14.IN[4]
DATA_IN[4] => WORD16BIT:inst10.IN[4]
DATA_IN[4] => WORD16BIT:inst6.IN[4]
DATA_IN[4] => WORD16BIT:inst1.IN[4]
DATA_IN[4] => WORD16BIT:inst12.IN[4]
DATA_IN[4] => WORD16BIT:inst8.IN[4]
DATA_IN[4] => WORD16BIT:inst4.IN[4]
DATA_IN[4] => WORD16BIT:inst.IN[4]
DATA_IN[4] => WORD16BIT:inst13.IN[4]
DATA_IN[4] => WORD16BIT:inst9.IN[4]
DATA_IN[4] => WORD16BIT:inst5.IN[4]
DATA_IN[4] => WORD16BIT:inst2.IN[4]
DATA_IN[5] => WORD16BIT:inst15.IN[5]
DATA_IN[5] => WORD16BIT:inst11.IN[5]
DATA_IN[5] => WORD16BIT:inst7.IN[5]
DATA_IN[5] => WORD16BIT:inst3.IN[5]
DATA_IN[5] => WORD16BIT:inst14.IN[5]
DATA_IN[5] => WORD16BIT:inst10.IN[5]
DATA_IN[5] => WORD16BIT:inst6.IN[5]
DATA_IN[5] => WORD16BIT:inst1.IN[5]
DATA_IN[5] => WORD16BIT:inst12.IN[5]
DATA_IN[5] => WORD16BIT:inst8.IN[5]
DATA_IN[5] => WORD16BIT:inst4.IN[5]
DATA_IN[5] => WORD16BIT:inst.IN[5]
DATA_IN[5] => WORD16BIT:inst13.IN[5]
DATA_IN[5] => WORD16BIT:inst9.IN[5]
DATA_IN[5] => WORD16BIT:inst5.IN[5]
DATA_IN[5] => WORD16BIT:inst2.IN[5]
DATA_IN[6] => WORD16BIT:inst15.IN[6]
DATA_IN[6] => WORD16BIT:inst11.IN[6]
DATA_IN[6] => WORD16BIT:inst7.IN[6]
DATA_IN[6] => WORD16BIT:inst3.IN[6]
DATA_IN[6] => WORD16BIT:inst14.IN[6]
DATA_IN[6] => WORD16BIT:inst10.IN[6]
DATA_IN[6] => WORD16BIT:inst6.IN[6]
DATA_IN[6] => WORD16BIT:inst1.IN[6]
DATA_IN[6] => WORD16BIT:inst12.IN[6]
DATA_IN[6] => WORD16BIT:inst8.IN[6]
DATA_IN[6] => WORD16BIT:inst4.IN[6]
DATA_IN[6] => WORD16BIT:inst.IN[6]
DATA_IN[6] => WORD16BIT:inst13.IN[6]
DATA_IN[6] => WORD16BIT:inst9.IN[6]
DATA_IN[6] => WORD16BIT:inst5.IN[6]
DATA_IN[6] => WORD16BIT:inst2.IN[6]
DATA_IN[7] => WORD16BIT:inst15.IN[7]
DATA_IN[7] => WORD16BIT:inst11.IN[7]
DATA_IN[7] => WORD16BIT:inst7.IN[7]
DATA_IN[7] => WORD16BIT:inst3.IN[7]
DATA_IN[7] => WORD16BIT:inst14.IN[7]
DATA_IN[7] => WORD16BIT:inst10.IN[7]
DATA_IN[7] => WORD16BIT:inst6.IN[7]
DATA_IN[7] => WORD16BIT:inst1.IN[7]
DATA_IN[7] => WORD16BIT:inst12.IN[7]
DATA_IN[7] => WORD16BIT:inst8.IN[7]
DATA_IN[7] => WORD16BIT:inst4.IN[7]
DATA_IN[7] => WORD16BIT:inst.IN[7]
DATA_IN[7] => WORD16BIT:inst13.IN[7]
DATA_IN[7] => WORD16BIT:inst9.IN[7]
DATA_IN[7] => WORD16BIT:inst5.IN[7]
DATA_IN[7] => WORD16BIT:inst2.IN[7]
DATA_IN[8] => WORD16BIT:inst15.IN[8]
DATA_IN[8] => WORD16BIT:inst11.IN[8]
DATA_IN[8] => WORD16BIT:inst7.IN[8]
DATA_IN[8] => WORD16BIT:inst3.IN[8]
DATA_IN[8] => WORD16BIT:inst14.IN[8]
DATA_IN[8] => WORD16BIT:inst10.IN[8]
DATA_IN[8] => WORD16BIT:inst6.IN[8]
DATA_IN[8] => WORD16BIT:inst1.IN[8]
DATA_IN[8] => WORD16BIT:inst12.IN[8]
DATA_IN[8] => WORD16BIT:inst8.IN[8]
DATA_IN[8] => WORD16BIT:inst4.IN[8]
DATA_IN[8] => WORD16BIT:inst.IN[8]
DATA_IN[8] => WORD16BIT:inst13.IN[8]
DATA_IN[8] => WORD16BIT:inst9.IN[8]
DATA_IN[8] => WORD16BIT:inst5.IN[8]
DATA_IN[8] => WORD16BIT:inst2.IN[8]
DATA_IN[9] => WORD16BIT:inst15.IN[9]
DATA_IN[9] => WORD16BIT:inst11.IN[9]
DATA_IN[9] => WORD16BIT:inst7.IN[9]
DATA_IN[9] => WORD16BIT:inst3.IN[9]
DATA_IN[9] => WORD16BIT:inst14.IN[9]
DATA_IN[9] => WORD16BIT:inst10.IN[9]
DATA_IN[9] => WORD16BIT:inst6.IN[9]
DATA_IN[9] => WORD16BIT:inst1.IN[9]
DATA_IN[9] => WORD16BIT:inst12.IN[9]
DATA_IN[9] => WORD16BIT:inst8.IN[9]
DATA_IN[9] => WORD16BIT:inst4.IN[9]
DATA_IN[9] => WORD16BIT:inst.IN[9]
DATA_IN[9] => WORD16BIT:inst13.IN[9]
DATA_IN[9] => WORD16BIT:inst9.IN[9]
DATA_IN[9] => WORD16BIT:inst5.IN[9]
DATA_IN[9] => WORD16BIT:inst2.IN[9]
DATA_IN[10] => WORD16BIT:inst15.IN[10]
DATA_IN[10] => WORD16BIT:inst11.IN[10]
DATA_IN[10] => WORD16BIT:inst7.IN[10]
DATA_IN[10] => WORD16BIT:inst3.IN[10]
DATA_IN[10] => WORD16BIT:inst14.IN[10]
DATA_IN[10] => WORD16BIT:inst10.IN[10]
DATA_IN[10] => WORD16BIT:inst6.IN[10]
DATA_IN[10] => WORD16BIT:inst1.IN[10]
DATA_IN[10] => WORD16BIT:inst12.IN[10]
DATA_IN[10] => WORD16BIT:inst8.IN[10]
DATA_IN[10] => WORD16BIT:inst4.IN[10]
DATA_IN[10] => WORD16BIT:inst.IN[10]
DATA_IN[10] => WORD16BIT:inst13.IN[10]
DATA_IN[10] => WORD16BIT:inst9.IN[10]
DATA_IN[10] => WORD16BIT:inst5.IN[10]
DATA_IN[10] => WORD16BIT:inst2.IN[10]
DATA_IN[11] => WORD16BIT:inst15.IN[11]
DATA_IN[11] => WORD16BIT:inst11.IN[11]
DATA_IN[11] => WORD16BIT:inst7.IN[11]
DATA_IN[11] => WORD16BIT:inst3.IN[11]
DATA_IN[11] => WORD16BIT:inst14.IN[11]
DATA_IN[11] => WORD16BIT:inst10.IN[11]
DATA_IN[11] => WORD16BIT:inst6.IN[11]
DATA_IN[11] => WORD16BIT:inst1.IN[11]
DATA_IN[11] => WORD16BIT:inst12.IN[11]
DATA_IN[11] => WORD16BIT:inst8.IN[11]
DATA_IN[11] => WORD16BIT:inst4.IN[11]
DATA_IN[11] => WORD16BIT:inst.IN[11]
DATA_IN[11] => WORD16BIT:inst13.IN[11]
DATA_IN[11] => WORD16BIT:inst9.IN[11]
DATA_IN[11] => WORD16BIT:inst5.IN[11]
DATA_IN[11] => WORD16BIT:inst2.IN[11]
DATA_IN[12] => WORD16BIT:inst15.IN[12]
DATA_IN[12] => WORD16BIT:inst11.IN[12]
DATA_IN[12] => WORD16BIT:inst7.IN[12]
DATA_IN[12] => WORD16BIT:inst3.IN[12]
DATA_IN[12] => WORD16BIT:inst14.IN[12]
DATA_IN[12] => WORD16BIT:inst10.IN[12]
DATA_IN[12] => WORD16BIT:inst6.IN[12]
DATA_IN[12] => WORD16BIT:inst1.IN[12]
DATA_IN[12] => WORD16BIT:inst12.IN[12]
DATA_IN[12] => WORD16BIT:inst8.IN[12]
DATA_IN[12] => WORD16BIT:inst4.IN[12]
DATA_IN[12] => WORD16BIT:inst.IN[12]
DATA_IN[12] => WORD16BIT:inst13.IN[12]
DATA_IN[12] => WORD16BIT:inst9.IN[12]
DATA_IN[12] => WORD16BIT:inst5.IN[12]
DATA_IN[12] => WORD16BIT:inst2.IN[12]
DATA_IN[13] => WORD16BIT:inst15.IN[13]
DATA_IN[13] => WORD16BIT:inst11.IN[13]
DATA_IN[13] => WORD16BIT:inst7.IN[13]
DATA_IN[13] => WORD16BIT:inst3.IN[13]
DATA_IN[13] => WORD16BIT:inst14.IN[13]
DATA_IN[13] => WORD16BIT:inst10.IN[13]
DATA_IN[13] => WORD16BIT:inst6.IN[13]
DATA_IN[13] => WORD16BIT:inst1.IN[13]
DATA_IN[13] => WORD16BIT:inst12.IN[13]
DATA_IN[13] => WORD16BIT:inst8.IN[13]
DATA_IN[13] => WORD16BIT:inst4.IN[13]
DATA_IN[13] => WORD16BIT:inst.IN[13]
DATA_IN[13] => WORD16BIT:inst13.IN[13]
DATA_IN[13] => WORD16BIT:inst9.IN[13]
DATA_IN[13] => WORD16BIT:inst5.IN[13]
DATA_IN[13] => WORD16BIT:inst2.IN[13]
DATA_IN[14] => WORD16BIT:inst15.IN[14]
DATA_IN[14] => WORD16BIT:inst11.IN[14]
DATA_IN[14] => WORD16BIT:inst7.IN[14]
DATA_IN[14] => WORD16BIT:inst3.IN[14]
DATA_IN[14] => WORD16BIT:inst14.IN[14]
DATA_IN[14] => WORD16BIT:inst10.IN[14]
DATA_IN[14] => WORD16BIT:inst6.IN[14]
DATA_IN[14] => WORD16BIT:inst1.IN[14]
DATA_IN[14] => WORD16BIT:inst12.IN[14]
DATA_IN[14] => WORD16BIT:inst8.IN[14]
DATA_IN[14] => WORD16BIT:inst4.IN[14]
DATA_IN[14] => WORD16BIT:inst.IN[14]
DATA_IN[14] => WORD16BIT:inst13.IN[14]
DATA_IN[14] => WORD16BIT:inst9.IN[14]
DATA_IN[14] => WORD16BIT:inst5.IN[14]
DATA_IN[14] => WORD16BIT:inst2.IN[14]
DATA_IN[15] => WORD16BIT:inst15.IN[15]
DATA_IN[15] => WORD16BIT:inst11.IN[15]
DATA_IN[15] => WORD16BIT:inst7.IN[15]
DATA_IN[15] => WORD16BIT:inst3.IN[15]
DATA_IN[15] => WORD16BIT:inst14.IN[15]
DATA_IN[15] => WORD16BIT:inst10.IN[15]
DATA_IN[15] => WORD16BIT:inst6.IN[15]
DATA_IN[15] => WORD16BIT:inst1.IN[15]
DATA_IN[15] => WORD16BIT:inst12.IN[15]
DATA_IN[15] => WORD16BIT:inst8.IN[15]
DATA_IN[15] => WORD16BIT:inst4.IN[15]
DATA_IN[15] => WORD16BIT:inst.IN[15]
DATA_IN[15] => WORD16BIT:inst13.IN[15]
DATA_IN[15] => WORD16BIT:inst9.IN[15]
DATA_IN[15] => WORD16BIT:inst5.IN[15]
DATA_IN[15] => WORD16BIT:inst2.IN[15]


|RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst15
OUT[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= inst[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= inst[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= inst[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= inst[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= inst[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= inst[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= inst[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= inst[15].DB_MAX_OUTPUT_PORT_TYPE
IN[0] => inst1[0].DATAIN
IN[1] => inst1[1].DATAIN
IN[2] => inst1[2].DATAIN
IN[3] => inst1[3].DATAIN
IN[4] => inst1[4].DATAIN
IN[5] => inst1[5].DATAIN
IN[6] => inst1[6].DATAIN
IN[7] => inst1[7].DATAIN
IN[8] => inst1[8].DATAIN
IN[9] => inst1[9].DATAIN
IN[10] => inst1[10].DATAIN
IN[11] => inst1[11].DATAIN
IN[12] => inst1[12].DATAIN
IN[13] => inst1[13].DATAIN
IN[14] => inst1[14].DATAIN
IN[15] => inst1[15].DATAIN
CS => inst2.IN0
CS => inst3.IN0
W => inst2.IN1
W => inst4.IN0


|RISCV1|TEST_DP:inst|RAM:inst2|DECODER4_16:inst16
O0 <= ins1t5.DB_MAX_OUTPUT_PORT_TYPE
I[0] => inst4.IN0
I[0] => inst5.IN3
I[0] => inst7.IN3
I[0] => inst9.IN3
I[0] => inst11.IN3
I[0] => inst13.IN3
I[0] => inst15.IN3
I[0] => inst17.IN3
I[0] => inst19.IN3
I[1] => inst3.IN0
I[1] => inst6.IN4
I[1] => inst7.IN4
I[1] => inst10.IN4
I[1] => inst11.IN4
I[1] => inst14.IN4
I[1] => inst15.IN4
I[1] => inst18.IN4
I[1] => inst19.IN4
I[2] => inst2.IN0
I[2] => inst8.IN0
I[2] => inst9.IN0
I[2] => inst10.IN0
I[2] => inst11.IN0
I[2] => inst16.IN0
I[2] => inst17.IN0
I[2] => inst18.IN0
I[2] => inst19.IN0
I[3] => inst.IN0
I[3] => inst12.IN1
I[3] => inst13.IN1
I[3] => inst14.IN1
I[3] => inst15.IN1
I[3] => inst16.IN1
I[3] => inst17.IN1
I[3] => inst18.IN1
I[3] => inst19.IN1
EN => ins1t5.IN2
EN => inst5.IN2
EN => inst6.IN2
EN => inst7.IN2
EN => inst8.IN2
EN => inst9.IN2
EN => inst10.IN2
EN => inst11.IN2
EN => inst12.IN2
EN => inst13.IN2
EN => inst14.IN2
EN => inst15.IN2
EN => inst16.IN2
EN => inst17.IN2
EN => inst18.IN2
EN => inst19.IN2
O1 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
O2 <= inst6.DB_MAX_OUTPUT_PORT_TYPE
O3 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
O4 <= inst8.DB_MAX_OUTPUT_PORT_TYPE
O5 <= inst9.DB_MAX_OUTPUT_PORT_TYPE
O6 <= inst10.DB_MAX_OUTPUT_PORT_TYPE
O7 <= inst11.DB_MAX_OUTPUT_PORT_TYPE
O8 <= inst12.DB_MAX_OUTPUT_PORT_TYPE
O9 <= inst13.DB_MAX_OUTPUT_PORT_TYPE
O10 <= inst14.DB_MAX_OUTPUT_PORT_TYPE
O11 <= inst15.DB_MAX_OUTPUT_PORT_TYPE
O12 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
O13 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
O14 <= inst18.DB_MAX_OUTPUT_PORT_TYPE
O15 <= inst19.DB_MAX_OUTPUT_PORT_TYPE


|RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst11
OUT[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= inst[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= inst[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= inst[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= inst[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= inst[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= inst[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= inst[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= inst[15].DB_MAX_OUTPUT_PORT_TYPE
IN[0] => inst1[0].DATAIN
IN[1] => inst1[1].DATAIN
IN[2] => inst1[2].DATAIN
IN[3] => inst1[3].DATAIN
IN[4] => inst1[4].DATAIN
IN[5] => inst1[5].DATAIN
IN[6] => inst1[6].DATAIN
IN[7] => inst1[7].DATAIN
IN[8] => inst1[8].DATAIN
IN[9] => inst1[9].DATAIN
IN[10] => inst1[10].DATAIN
IN[11] => inst1[11].DATAIN
IN[12] => inst1[12].DATAIN
IN[13] => inst1[13].DATAIN
IN[14] => inst1[14].DATAIN
IN[15] => inst1[15].DATAIN
CS => inst2.IN0
CS => inst3.IN0
W => inst2.IN1
W => inst4.IN0


|RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst7
OUT[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= inst[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= inst[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= inst[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= inst[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= inst[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= inst[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= inst[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= inst[15].DB_MAX_OUTPUT_PORT_TYPE
IN[0] => inst1[0].DATAIN
IN[1] => inst1[1].DATAIN
IN[2] => inst1[2].DATAIN
IN[3] => inst1[3].DATAIN
IN[4] => inst1[4].DATAIN
IN[5] => inst1[5].DATAIN
IN[6] => inst1[6].DATAIN
IN[7] => inst1[7].DATAIN
IN[8] => inst1[8].DATAIN
IN[9] => inst1[9].DATAIN
IN[10] => inst1[10].DATAIN
IN[11] => inst1[11].DATAIN
IN[12] => inst1[12].DATAIN
IN[13] => inst1[13].DATAIN
IN[14] => inst1[14].DATAIN
IN[15] => inst1[15].DATAIN
CS => inst2.IN0
CS => inst3.IN0
W => inst2.IN1
W => inst4.IN0


|RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst3
OUT[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= inst[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= inst[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= inst[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= inst[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= inst[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= inst[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= inst[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= inst[15].DB_MAX_OUTPUT_PORT_TYPE
IN[0] => inst1[0].DATAIN
IN[1] => inst1[1].DATAIN
IN[2] => inst1[2].DATAIN
IN[3] => inst1[3].DATAIN
IN[4] => inst1[4].DATAIN
IN[5] => inst1[5].DATAIN
IN[6] => inst1[6].DATAIN
IN[7] => inst1[7].DATAIN
IN[8] => inst1[8].DATAIN
IN[9] => inst1[9].DATAIN
IN[10] => inst1[10].DATAIN
IN[11] => inst1[11].DATAIN
IN[12] => inst1[12].DATAIN
IN[13] => inst1[13].DATAIN
IN[14] => inst1[14].DATAIN
IN[15] => inst1[15].DATAIN
CS => inst2.IN0
CS => inst3.IN0
W => inst2.IN1
W => inst4.IN0


|RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst14
OUT[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= inst[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= inst[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= inst[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= inst[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= inst[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= inst[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= inst[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= inst[15].DB_MAX_OUTPUT_PORT_TYPE
IN[0] => inst1[0].DATAIN
IN[1] => inst1[1].DATAIN
IN[2] => inst1[2].DATAIN
IN[3] => inst1[3].DATAIN
IN[4] => inst1[4].DATAIN
IN[5] => inst1[5].DATAIN
IN[6] => inst1[6].DATAIN
IN[7] => inst1[7].DATAIN
IN[8] => inst1[8].DATAIN
IN[9] => inst1[9].DATAIN
IN[10] => inst1[10].DATAIN
IN[11] => inst1[11].DATAIN
IN[12] => inst1[12].DATAIN
IN[13] => inst1[13].DATAIN
IN[14] => inst1[14].DATAIN
IN[15] => inst1[15].DATAIN
CS => inst2.IN0
CS => inst3.IN0
W => inst2.IN1
W => inst4.IN0


|RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst10
OUT[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= inst[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= inst[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= inst[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= inst[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= inst[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= inst[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= inst[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= inst[15].DB_MAX_OUTPUT_PORT_TYPE
IN[0] => inst1[0].DATAIN
IN[1] => inst1[1].DATAIN
IN[2] => inst1[2].DATAIN
IN[3] => inst1[3].DATAIN
IN[4] => inst1[4].DATAIN
IN[5] => inst1[5].DATAIN
IN[6] => inst1[6].DATAIN
IN[7] => inst1[7].DATAIN
IN[8] => inst1[8].DATAIN
IN[9] => inst1[9].DATAIN
IN[10] => inst1[10].DATAIN
IN[11] => inst1[11].DATAIN
IN[12] => inst1[12].DATAIN
IN[13] => inst1[13].DATAIN
IN[14] => inst1[14].DATAIN
IN[15] => inst1[15].DATAIN
CS => inst2.IN0
CS => inst3.IN0
W => inst2.IN1
W => inst4.IN0


|RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst6
OUT[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= inst[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= inst[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= inst[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= inst[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= inst[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= inst[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= inst[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= inst[15].DB_MAX_OUTPUT_PORT_TYPE
IN[0] => inst1[0].DATAIN
IN[1] => inst1[1].DATAIN
IN[2] => inst1[2].DATAIN
IN[3] => inst1[3].DATAIN
IN[4] => inst1[4].DATAIN
IN[5] => inst1[5].DATAIN
IN[6] => inst1[6].DATAIN
IN[7] => inst1[7].DATAIN
IN[8] => inst1[8].DATAIN
IN[9] => inst1[9].DATAIN
IN[10] => inst1[10].DATAIN
IN[11] => inst1[11].DATAIN
IN[12] => inst1[12].DATAIN
IN[13] => inst1[13].DATAIN
IN[14] => inst1[14].DATAIN
IN[15] => inst1[15].DATAIN
CS => inst2.IN0
CS => inst3.IN0
W => inst2.IN1
W => inst4.IN0


|RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst1
OUT[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= inst[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= inst[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= inst[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= inst[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= inst[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= inst[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= inst[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= inst[15].DB_MAX_OUTPUT_PORT_TYPE
IN[0] => inst1[0].DATAIN
IN[1] => inst1[1].DATAIN
IN[2] => inst1[2].DATAIN
IN[3] => inst1[3].DATAIN
IN[4] => inst1[4].DATAIN
IN[5] => inst1[5].DATAIN
IN[6] => inst1[6].DATAIN
IN[7] => inst1[7].DATAIN
IN[8] => inst1[8].DATAIN
IN[9] => inst1[9].DATAIN
IN[10] => inst1[10].DATAIN
IN[11] => inst1[11].DATAIN
IN[12] => inst1[12].DATAIN
IN[13] => inst1[13].DATAIN
IN[14] => inst1[14].DATAIN
IN[15] => inst1[15].DATAIN
CS => inst2.IN0
CS => inst3.IN0
W => inst2.IN1
W => inst4.IN0


|RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst12
OUT[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= inst[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= inst[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= inst[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= inst[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= inst[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= inst[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= inst[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= inst[15].DB_MAX_OUTPUT_PORT_TYPE
IN[0] => inst1[0].DATAIN
IN[1] => inst1[1].DATAIN
IN[2] => inst1[2].DATAIN
IN[3] => inst1[3].DATAIN
IN[4] => inst1[4].DATAIN
IN[5] => inst1[5].DATAIN
IN[6] => inst1[6].DATAIN
IN[7] => inst1[7].DATAIN
IN[8] => inst1[8].DATAIN
IN[9] => inst1[9].DATAIN
IN[10] => inst1[10].DATAIN
IN[11] => inst1[11].DATAIN
IN[12] => inst1[12].DATAIN
IN[13] => inst1[13].DATAIN
IN[14] => inst1[14].DATAIN
IN[15] => inst1[15].DATAIN
CS => inst2.IN0
CS => inst3.IN0
W => inst2.IN1
W => inst4.IN0


|RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst8
OUT[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= inst[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= inst[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= inst[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= inst[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= inst[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= inst[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= inst[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= inst[15].DB_MAX_OUTPUT_PORT_TYPE
IN[0] => inst1[0].DATAIN
IN[1] => inst1[1].DATAIN
IN[2] => inst1[2].DATAIN
IN[3] => inst1[3].DATAIN
IN[4] => inst1[4].DATAIN
IN[5] => inst1[5].DATAIN
IN[6] => inst1[6].DATAIN
IN[7] => inst1[7].DATAIN
IN[8] => inst1[8].DATAIN
IN[9] => inst1[9].DATAIN
IN[10] => inst1[10].DATAIN
IN[11] => inst1[11].DATAIN
IN[12] => inst1[12].DATAIN
IN[13] => inst1[13].DATAIN
IN[14] => inst1[14].DATAIN
IN[15] => inst1[15].DATAIN
CS => inst2.IN0
CS => inst3.IN0
W => inst2.IN1
W => inst4.IN0


|RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst4
OUT[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= inst[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= inst[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= inst[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= inst[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= inst[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= inst[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= inst[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= inst[15].DB_MAX_OUTPUT_PORT_TYPE
IN[0] => inst1[0].DATAIN
IN[1] => inst1[1].DATAIN
IN[2] => inst1[2].DATAIN
IN[3] => inst1[3].DATAIN
IN[4] => inst1[4].DATAIN
IN[5] => inst1[5].DATAIN
IN[6] => inst1[6].DATAIN
IN[7] => inst1[7].DATAIN
IN[8] => inst1[8].DATAIN
IN[9] => inst1[9].DATAIN
IN[10] => inst1[10].DATAIN
IN[11] => inst1[11].DATAIN
IN[12] => inst1[12].DATAIN
IN[13] => inst1[13].DATAIN
IN[14] => inst1[14].DATAIN
IN[15] => inst1[15].DATAIN
CS => inst2.IN0
CS => inst3.IN0
W => inst2.IN1
W => inst4.IN0


|RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst
OUT[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= inst[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= inst[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= inst[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= inst[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= inst[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= inst[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= inst[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= inst[15].DB_MAX_OUTPUT_PORT_TYPE
IN[0] => inst1[0].DATAIN
IN[1] => inst1[1].DATAIN
IN[2] => inst1[2].DATAIN
IN[3] => inst1[3].DATAIN
IN[4] => inst1[4].DATAIN
IN[5] => inst1[5].DATAIN
IN[6] => inst1[6].DATAIN
IN[7] => inst1[7].DATAIN
IN[8] => inst1[8].DATAIN
IN[9] => inst1[9].DATAIN
IN[10] => inst1[10].DATAIN
IN[11] => inst1[11].DATAIN
IN[12] => inst1[12].DATAIN
IN[13] => inst1[13].DATAIN
IN[14] => inst1[14].DATAIN
IN[15] => inst1[15].DATAIN
CS => inst2.IN0
CS => inst3.IN0
W => inst2.IN1
W => inst4.IN0


|RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst13
OUT[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= inst[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= inst[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= inst[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= inst[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= inst[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= inst[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= inst[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= inst[15].DB_MAX_OUTPUT_PORT_TYPE
IN[0] => inst1[0].DATAIN
IN[1] => inst1[1].DATAIN
IN[2] => inst1[2].DATAIN
IN[3] => inst1[3].DATAIN
IN[4] => inst1[4].DATAIN
IN[5] => inst1[5].DATAIN
IN[6] => inst1[6].DATAIN
IN[7] => inst1[7].DATAIN
IN[8] => inst1[8].DATAIN
IN[9] => inst1[9].DATAIN
IN[10] => inst1[10].DATAIN
IN[11] => inst1[11].DATAIN
IN[12] => inst1[12].DATAIN
IN[13] => inst1[13].DATAIN
IN[14] => inst1[14].DATAIN
IN[15] => inst1[15].DATAIN
CS => inst2.IN0
CS => inst3.IN0
W => inst2.IN1
W => inst4.IN0


|RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst9
OUT[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= inst[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= inst[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= inst[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= inst[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= inst[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= inst[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= inst[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= inst[15].DB_MAX_OUTPUT_PORT_TYPE
IN[0] => inst1[0].DATAIN
IN[1] => inst1[1].DATAIN
IN[2] => inst1[2].DATAIN
IN[3] => inst1[3].DATAIN
IN[4] => inst1[4].DATAIN
IN[5] => inst1[5].DATAIN
IN[6] => inst1[6].DATAIN
IN[7] => inst1[7].DATAIN
IN[8] => inst1[8].DATAIN
IN[9] => inst1[9].DATAIN
IN[10] => inst1[10].DATAIN
IN[11] => inst1[11].DATAIN
IN[12] => inst1[12].DATAIN
IN[13] => inst1[13].DATAIN
IN[14] => inst1[14].DATAIN
IN[15] => inst1[15].DATAIN
CS => inst2.IN0
CS => inst3.IN0
W => inst2.IN1
W => inst4.IN0


|RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst5
OUT[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= inst[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= inst[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= inst[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= inst[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= inst[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= inst[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= inst[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= inst[15].DB_MAX_OUTPUT_PORT_TYPE
IN[0] => inst1[0].DATAIN
IN[1] => inst1[1].DATAIN
IN[2] => inst1[2].DATAIN
IN[3] => inst1[3].DATAIN
IN[4] => inst1[4].DATAIN
IN[5] => inst1[5].DATAIN
IN[6] => inst1[6].DATAIN
IN[7] => inst1[7].DATAIN
IN[8] => inst1[8].DATAIN
IN[9] => inst1[9].DATAIN
IN[10] => inst1[10].DATAIN
IN[11] => inst1[11].DATAIN
IN[12] => inst1[12].DATAIN
IN[13] => inst1[13].DATAIN
IN[14] => inst1[14].DATAIN
IN[15] => inst1[15].DATAIN
CS => inst2.IN0
CS => inst3.IN0
W => inst2.IN1
W => inst4.IN0


|RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst2
OUT[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= inst[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= inst[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= inst[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= inst[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= inst[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= inst[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= inst[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= inst[15].DB_MAX_OUTPUT_PORT_TYPE
IN[0] => inst1[0].DATAIN
IN[1] => inst1[1].DATAIN
IN[2] => inst1[2].DATAIN
IN[3] => inst1[3].DATAIN
IN[4] => inst1[4].DATAIN
IN[5] => inst1[5].DATAIN
IN[6] => inst1[6].DATAIN
IN[7] => inst1[7].DATAIN
IN[8] => inst1[8].DATAIN
IN[9] => inst1[9].DATAIN
IN[10] => inst1[10].DATAIN
IN[11] => inst1[11].DATAIN
IN[12] => inst1[12].DATAIN
IN[13] => inst1[13].DATAIN
IN[14] => inst1[14].DATAIN
IN[15] => inst1[15].DATAIN
CS => inst2.IN0
CS => inst3.IN0
W => inst2.IN1
W => inst4.IN0


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst
O[0] <= BUSMUX:inst15.result[0]
O[1] <= BUSMUX:inst15.result[1]
O[2] <= BUSMUX:inst15.result[2]
O[3] <= BUSMUX:inst15.result[3]
O[4] <= BUSMUX:inst15.result[4]
O[5] <= BUSMUX:inst15.result[5]
O[6] <= BUSMUX:inst15.result[6]
O[7] <= BUSMUX:inst15.result[7]
O[8] <= BUSMUX:inst15.result[8]
O[9] <= BUSMUX:inst15.result[9]
O[10] <= BUSMUX:inst15.result[10]
O[11] <= BUSMUX:inst15.result[11]
O[12] <= BUSMUX:inst15.result[12]
O[13] <= BUSMUX:inst15.result[13]
O[14] <= BUSMUX:inst15.result[14]
O[15] <= BUSMUX:inst15.result[15]
SEL => BUSMUX:inst15.sel
IN[0] => SHIFT16BIT:in1st.IN[0]
IN[1] => SHIFT16BIT:in1st.IN[1]
IN[2] => SHIFT16BIT:in1st.IN[2]
IN[3] => SHIFT16BIT:in1st.IN[3]
IN[4] => SHIFT16BIT:in1st.IN[4]
IN[5] => SHIFT16BIT:in1st.IN[5]
IN[6] => SHIFT16BIT:in1st.IN[6]
IN[7] => SHIFT16BIT:in1st.IN[7]
IN[8] => SHIFT16BIT:in1st.IN[8]
IN[9] => SHIFT16BIT:in1st.IN[9]
IN[10] => SHIFT16BIT:in1st.IN[10]
IN[11] => SHIFT16BIT:in1st.IN[11]
IN[12] => SHIFT16BIT:in1st.IN[12]
IN[13] => SHIFT16BIT:in1st.IN[13]
IN[14] => SHIFT16BIT:in1st.IN[14]
IN[15] => SHIFT16BIT:in1st.IN[15]
SHIFT[0] => SHIFT16BIT:in1st.SE[0]
SHIFT[1] => SHIFT16BIT:in1st.SE[1]
SHIFT[2] => SHIFT16BIT:in1st.SE[2]
SHIFT[3] => SHIFT16BIT:in1st.SE[3]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|BUSMUX:inst15
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|BUSMUX:inst15|lpm_mux:$00000
data[0][0] => mux_boc:auto_generated.data[0]
data[0][1] => mux_boc:auto_generated.data[1]
data[0][2] => mux_boc:auto_generated.data[2]
data[0][3] => mux_boc:auto_generated.data[3]
data[0][4] => mux_boc:auto_generated.data[4]
data[0][5] => mux_boc:auto_generated.data[5]
data[0][6] => mux_boc:auto_generated.data[6]
data[0][7] => mux_boc:auto_generated.data[7]
data[0][8] => mux_boc:auto_generated.data[8]
data[0][9] => mux_boc:auto_generated.data[9]
data[0][10] => mux_boc:auto_generated.data[10]
data[0][11] => mux_boc:auto_generated.data[11]
data[0][12] => mux_boc:auto_generated.data[12]
data[0][13] => mux_boc:auto_generated.data[13]
data[0][14] => mux_boc:auto_generated.data[14]
data[0][15] => mux_boc:auto_generated.data[15]
data[1][0] => mux_boc:auto_generated.data[16]
data[1][1] => mux_boc:auto_generated.data[17]
data[1][2] => mux_boc:auto_generated.data[18]
data[1][3] => mux_boc:auto_generated.data[19]
data[1][4] => mux_boc:auto_generated.data[20]
data[1][5] => mux_boc:auto_generated.data[21]
data[1][6] => mux_boc:auto_generated.data[22]
data[1][7] => mux_boc:auto_generated.data[23]
data[1][8] => mux_boc:auto_generated.data[24]
data[1][9] => mux_boc:auto_generated.data[25]
data[1][10] => mux_boc:auto_generated.data[26]
data[1][11] => mux_boc:auto_generated.data[27]
data[1][12] => mux_boc:auto_generated.data[28]
data[1][13] => mux_boc:auto_generated.data[29]
data[1][14] => mux_boc:auto_generated.data[30]
data[1][15] => mux_boc:auto_generated.data[31]
sel[0] => mux_boc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_boc:auto_generated.result[0]
result[1] <= mux_boc:auto_generated.result[1]
result[2] <= mux_boc:auto_generated.result[2]
result[3] <= mux_boc:auto_generated.result[3]
result[4] <= mux_boc:auto_generated.result[4]
result[5] <= mux_boc:auto_generated.result[5]
result[6] <= mux_boc:auto_generated.result[6]
result[7] <= mux_boc:auto_generated.result[7]
result[8] <= mux_boc:auto_generated.result[8]
result[9] <= mux_boc:auto_generated.result[9]
result[10] <= mux_boc:auto_generated.result[10]
result[11] <= mux_boc:auto_generated.result[11]
result[12] <= mux_boc:auto_generated.result[12]
result[13] <= mux_boc:auto_generated.result[13]
result[14] <= mux_boc:auto_generated.result[14]
result[15] <= mux_boc:auto_generated.result[15]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|BUSMUX:inst15|lpm_mux:$00000|mux_boc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st
O[0] <= SHIFT8BIT:inst.O[0]
O[1] <= SHIFT8BIT:inst.O[1]
O[2] <= SHIFT8BIT:inst.O[2]
O[3] <= SHIFT8BIT:inst.O[3]
O[4] <= SHIFT8BIT:inst.O[4]
O[5] <= SHIFT8BIT:inst.O[5]
O[6] <= SHIFT8BIT:inst.O[6]
O[7] <= SHIFT8BIT:inst.O[7]
O[8] <= SHIFT8BIT:inst.O[8]
O[9] <= SHIFT8BIT:inst.O[9]
O[10] <= SHIFT8BIT:inst.O[10]
O[11] <= SHIFT8BIT:inst.O[11]
O[12] <= SHIFT8BIT:inst.O[12]
O[13] <= SHIFT8BIT:inst.O[13]
O[14] <= SHIFT8BIT:inst.O[14]
O[15] <= SHIFT8BIT:inst.O[15]
SE[0] => SHIFT1BIT:inst3.SE
SE[1] => SHIFT2BIT:inst2.SE
SE[2] => SHIFT4BIT:inst1.SE
SE[3] => SHIFT8BIT:inst.SE
IN[0] => SHIFT1BIT:inst3.IN[0]
IN[1] => SHIFT1BIT:inst3.IN[1]
IN[2] => SHIFT1BIT:inst3.IN[2]
IN[3] => SHIFT1BIT:inst3.IN[3]
IN[4] => SHIFT1BIT:inst3.IN[4]
IN[5] => SHIFT1BIT:inst3.IN[5]
IN[6] => SHIFT1BIT:inst3.IN[6]
IN[7] => SHIFT1BIT:inst3.IN[7]
IN[8] => SHIFT1BIT:inst3.IN[8]
IN[9] => SHIFT1BIT:inst3.IN[9]
IN[10] => SHIFT1BIT:inst3.IN[10]
IN[11] => SHIFT1BIT:inst3.IN[11]
IN[12] => SHIFT1BIT:inst3.IN[12]
IN[13] => SHIFT1BIT:inst3.IN[13]
IN[14] => SHIFT1BIT:inst3.IN[14]
IN[15] => SHIFT1BIT:inst3.IN[15]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT8BIT:inst
O[0] <= BUSMUX:inst16.result[0]
O[1] <= BUSMUX:inst15.result[0]
O[2] <= BUSMUX:inst14.result[0]
O[3] <= BUSMUX:inst13.result[0]
O[4] <= BUSMUX:inst12.result[0]
O[5] <= BUSMUX:inst11.result[0]
O[6] <= BUSMUX:inst10.result[0]
O[7] <= BUSMUX:inst9.result[0]
O[8] <= BUSMUX:inst8.result[0]
O[9] <= BUSMUX:inst7.result[0]
O[10] <= BUSMUX:inst6.result[0]
O[11] <= BUSMUX:inst5.result[0]
O[12] <= BUSMUX:inst4.result[0]
O[13] <= BUSMUX:inst3.result[0]
O[14] <= BUSMUX:inst2.result[0]
O[15] <= BUSMUX:inst.result[0]
SE => BUSMUX:inst.sel
SE => BUSMUX:inst2.sel
SE => BUSMUX:inst3.sel
SE => BUSMUX:inst4.sel
SE => BUSMUX:inst5.sel
SE => BUSMUX:inst6.sel
SE => BUSMUX:inst7.sel
SE => BUSMUX:inst8.sel
SE => BUSMUX:inst9.sel
SE => BUSMUX:inst10.sel
SE => BUSMUX:inst11.sel
SE => BUSMUX:inst12.sel
SE => BUSMUX:inst13.sel
SE => BUSMUX:inst14.sel
SE => BUSMUX:inst15.sel
SE => BUSMUX:inst16.sel
IN[0] => BUSMUX:inst16.dataa[0]
IN[1] => BUSMUX:inst15.dataa[0]
IN[2] => BUSMUX:inst14.dataa[0]
IN[3] => BUSMUX:inst13.dataa[0]
IN[4] => BUSMUX:inst12.dataa[0]
IN[5] => BUSMUX:inst11.dataa[0]
IN[6] => BUSMUX:inst10.dataa[0]
IN[7] => BUSMUX:inst9.dataa[0]
IN[8] => BUSMUX:inst8.dataa[0]
IN[8] => BUSMUX:inst16.datab[0]
IN[9] => BUSMUX:inst7.dataa[0]
IN[9] => BUSMUX:inst15.datab[0]
IN[10] => BUSMUX:inst6.dataa[0]
IN[10] => BUSMUX:inst14.datab[0]
IN[11] => BUSMUX:inst5.dataa[0]
IN[11] => BUSMUX:inst13.datab[0]
IN[12] => BUSMUX:inst4.dataa[0]
IN[12] => BUSMUX:inst12.datab[0]
IN[13] => BUSMUX:inst3.dataa[0]
IN[13] => BUSMUX:inst11.datab[0]
IN[14] => BUSMUX:inst2.dataa[0]
IN[14] => BUSMUX:inst10.datab[0]
IN[15] => BUSMUX:inst.dataa[0]
IN[15] => BUSMUX:inst9.datab[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT8BIT:inst|BUSMUX:inst
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT8BIT:inst|BUSMUX:inst|lpm_mux:$00000
data[0][0] => mux_lmc:auto_generated.data[0]
data[1][0] => mux_lmc:auto_generated.data[1]
sel[0] => mux_lmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_lmc:auto_generated.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT8BIT:inst|BUSMUX:inst|lpm_mux:$00000|mux_lmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT8BIT:inst|BUSMUX:inst2
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT8BIT:inst|BUSMUX:inst2|lpm_mux:$00000
data[0][0] => mux_lmc:auto_generated.data[0]
data[1][0] => mux_lmc:auto_generated.data[1]
sel[0] => mux_lmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_lmc:auto_generated.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT8BIT:inst|BUSMUX:inst2|lpm_mux:$00000|mux_lmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT8BIT:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT8BIT:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_lmc:auto_generated.data[0]
data[1][0] => mux_lmc:auto_generated.data[1]
sel[0] => mux_lmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_lmc:auto_generated.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT8BIT:inst|BUSMUX:inst3|lpm_mux:$00000|mux_lmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT8BIT:inst|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT8BIT:inst|BUSMUX:inst4|lpm_mux:$00000
data[0][0] => mux_lmc:auto_generated.data[0]
data[1][0] => mux_lmc:auto_generated.data[1]
sel[0] => mux_lmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_lmc:auto_generated.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT8BIT:inst|BUSMUX:inst4|lpm_mux:$00000|mux_lmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT8BIT:inst|BUSMUX:inst5
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT8BIT:inst|BUSMUX:inst5|lpm_mux:$00000
data[0][0] => mux_lmc:auto_generated.data[0]
data[1][0] => mux_lmc:auto_generated.data[1]
sel[0] => mux_lmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_lmc:auto_generated.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT8BIT:inst|BUSMUX:inst5|lpm_mux:$00000|mux_lmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT8BIT:inst|BUSMUX:inst6
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT8BIT:inst|BUSMUX:inst6|lpm_mux:$00000
data[0][0] => mux_lmc:auto_generated.data[0]
data[1][0] => mux_lmc:auto_generated.data[1]
sel[0] => mux_lmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_lmc:auto_generated.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT8BIT:inst|BUSMUX:inst6|lpm_mux:$00000|mux_lmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT8BIT:inst|BUSMUX:inst7
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT8BIT:inst|BUSMUX:inst7|lpm_mux:$00000
data[0][0] => mux_lmc:auto_generated.data[0]
data[1][0] => mux_lmc:auto_generated.data[1]
sel[0] => mux_lmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_lmc:auto_generated.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT8BIT:inst|BUSMUX:inst7|lpm_mux:$00000|mux_lmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT8BIT:inst|BUSMUX:inst8
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT8BIT:inst|BUSMUX:inst8|lpm_mux:$00000
data[0][0] => mux_lmc:auto_generated.data[0]
data[1][0] => mux_lmc:auto_generated.data[1]
sel[0] => mux_lmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_lmc:auto_generated.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT8BIT:inst|BUSMUX:inst8|lpm_mux:$00000|mux_lmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT8BIT:inst|BUSMUX:inst9
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT8BIT:inst|BUSMUX:inst9|lpm_mux:$00000
data[0][0] => mux_lmc:auto_generated.data[0]
data[1][0] => mux_lmc:auto_generated.data[1]
sel[0] => mux_lmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_lmc:auto_generated.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT8BIT:inst|BUSMUX:inst9|lpm_mux:$00000|mux_lmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT8BIT:inst|BUSMUX:inst10
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT8BIT:inst|BUSMUX:inst10|lpm_mux:$00000
data[0][0] => mux_lmc:auto_generated.data[0]
data[1][0] => mux_lmc:auto_generated.data[1]
sel[0] => mux_lmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_lmc:auto_generated.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT8BIT:inst|BUSMUX:inst10|lpm_mux:$00000|mux_lmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT8BIT:inst|BUSMUX:inst11
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT8BIT:inst|BUSMUX:inst11|lpm_mux:$00000
data[0][0] => mux_lmc:auto_generated.data[0]
data[1][0] => mux_lmc:auto_generated.data[1]
sel[0] => mux_lmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_lmc:auto_generated.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT8BIT:inst|BUSMUX:inst11|lpm_mux:$00000|mux_lmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT8BIT:inst|BUSMUX:inst12
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT8BIT:inst|BUSMUX:inst12|lpm_mux:$00000
data[0][0] => mux_lmc:auto_generated.data[0]
data[1][0] => mux_lmc:auto_generated.data[1]
sel[0] => mux_lmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_lmc:auto_generated.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT8BIT:inst|BUSMUX:inst12|lpm_mux:$00000|mux_lmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT8BIT:inst|BUSMUX:inst13
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT8BIT:inst|BUSMUX:inst13|lpm_mux:$00000
data[0][0] => mux_lmc:auto_generated.data[0]
data[1][0] => mux_lmc:auto_generated.data[1]
sel[0] => mux_lmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_lmc:auto_generated.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT8BIT:inst|BUSMUX:inst13|lpm_mux:$00000|mux_lmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT8BIT:inst|BUSMUX:inst14
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT8BIT:inst|BUSMUX:inst14|lpm_mux:$00000
data[0][0] => mux_lmc:auto_generated.data[0]
data[1][0] => mux_lmc:auto_generated.data[1]
sel[0] => mux_lmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_lmc:auto_generated.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT8BIT:inst|BUSMUX:inst14|lpm_mux:$00000|mux_lmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT8BIT:inst|BUSMUX:inst15
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT8BIT:inst|BUSMUX:inst15|lpm_mux:$00000
data[0][0] => mux_lmc:auto_generated.data[0]
data[1][0] => mux_lmc:auto_generated.data[1]
sel[0] => mux_lmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_lmc:auto_generated.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT8BIT:inst|BUSMUX:inst15|lpm_mux:$00000|mux_lmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT8BIT:inst|BUSMUX:inst16
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT8BIT:inst|BUSMUX:inst16|lpm_mux:$00000
data[0][0] => mux_lmc:auto_generated.data[0]
data[1][0] => mux_lmc:auto_generated.data[1]
sel[0] => mux_lmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_lmc:auto_generated.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT8BIT:inst|BUSMUX:inst16|lpm_mux:$00000|mux_lmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT4BIT:inst1
O[0] <= BUSMUX:inst16.result[0]
O[1] <= BUSMUX:inst15.result[0]
O[2] <= BUSMUX:inst14.result[0]
O[3] <= BUSMUX:inst13.result[0]
O[4] <= BUSMUX:inst12.result[0]
O[5] <= BUSMUX:inst11.result[0]
O[6] <= BUSMUX:inst10.result[0]
O[7] <= BUSMUX:inst9.result[0]
O[8] <= BUSMUX:inst8.result[0]
O[9] <= BUSMUX:inst7.result[0]
O[10] <= BUSMUX:inst6.result[0]
O[11] <= BUSMUX:inst5.result[0]
O[12] <= BUSMUX:inst4.result[0]
O[13] <= BUSMUX:inst3.result[0]
O[14] <= BUSMUX:inst2.result[0]
O[15] <= BUSMUX:inst.result[0]
SE => BUSMUX:inst.sel
SE => BUSMUX:inst2.sel
SE => BUSMUX:inst3.sel
SE => BUSMUX:inst4.sel
SE => BUSMUX:inst5.sel
SE => BUSMUX:inst6.sel
SE => BUSMUX:inst7.sel
SE => BUSMUX:inst8.sel
SE => BUSMUX:inst9.sel
SE => BUSMUX:inst10.sel
SE => BUSMUX:inst11.sel
SE => BUSMUX:inst12.sel
SE => BUSMUX:inst13.sel
SE => BUSMUX:inst14.sel
SE => BUSMUX:inst15.sel
SE => BUSMUX:inst16.sel
IN[0] => BUSMUX:inst16.dataa[0]
IN[1] => BUSMUX:inst15.dataa[0]
IN[2] => BUSMUX:inst14.dataa[0]
IN[3] => BUSMUX:inst13.dataa[0]
IN[4] => BUSMUX:inst12.dataa[0]
IN[4] => BUSMUX:inst16.datab[0]
IN[5] => BUSMUX:inst11.dataa[0]
IN[5] => BUSMUX:inst15.datab[0]
IN[6] => BUSMUX:inst10.dataa[0]
IN[6] => BUSMUX:inst14.datab[0]
IN[7] => BUSMUX:inst9.dataa[0]
IN[7] => BUSMUX:inst13.datab[0]
IN[8] => BUSMUX:inst8.dataa[0]
IN[8] => BUSMUX:inst12.datab[0]
IN[9] => BUSMUX:inst7.dataa[0]
IN[9] => BUSMUX:inst11.datab[0]
IN[10] => BUSMUX:inst6.dataa[0]
IN[10] => BUSMUX:inst10.datab[0]
IN[11] => BUSMUX:inst5.dataa[0]
IN[11] => BUSMUX:inst9.datab[0]
IN[12] => BUSMUX:inst4.dataa[0]
IN[12] => BUSMUX:inst8.datab[0]
IN[13] => BUSMUX:inst3.dataa[0]
IN[13] => BUSMUX:inst7.datab[0]
IN[14] => BUSMUX:inst2.dataa[0]
IN[14] => BUSMUX:inst6.datab[0]
IN[15] => BUSMUX:inst.dataa[0]
IN[15] => BUSMUX:inst5.datab[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT4BIT:inst1|BUSMUX:inst
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT4BIT:inst1|BUSMUX:inst|lpm_mux:$00000
data[0][0] => mux_lmc:auto_generated.data[0]
data[1][0] => mux_lmc:auto_generated.data[1]
sel[0] => mux_lmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_lmc:auto_generated.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT4BIT:inst1|BUSMUX:inst|lpm_mux:$00000|mux_lmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT4BIT:inst1|BUSMUX:inst2
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT4BIT:inst1|BUSMUX:inst2|lpm_mux:$00000
data[0][0] => mux_lmc:auto_generated.data[0]
data[1][0] => mux_lmc:auto_generated.data[1]
sel[0] => mux_lmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_lmc:auto_generated.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT4BIT:inst1|BUSMUX:inst2|lpm_mux:$00000|mux_lmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT4BIT:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT4BIT:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_lmc:auto_generated.data[0]
data[1][0] => mux_lmc:auto_generated.data[1]
sel[0] => mux_lmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_lmc:auto_generated.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT4BIT:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_lmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT4BIT:inst1|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT4BIT:inst1|BUSMUX:inst4|lpm_mux:$00000
data[0][0] => mux_lmc:auto_generated.data[0]
data[1][0] => mux_lmc:auto_generated.data[1]
sel[0] => mux_lmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_lmc:auto_generated.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT4BIT:inst1|BUSMUX:inst4|lpm_mux:$00000|mux_lmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT4BIT:inst1|BUSMUX:inst5
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT4BIT:inst1|BUSMUX:inst5|lpm_mux:$00000
data[0][0] => mux_lmc:auto_generated.data[0]
data[1][0] => mux_lmc:auto_generated.data[1]
sel[0] => mux_lmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_lmc:auto_generated.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT4BIT:inst1|BUSMUX:inst5|lpm_mux:$00000|mux_lmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT4BIT:inst1|BUSMUX:inst6
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT4BIT:inst1|BUSMUX:inst6|lpm_mux:$00000
data[0][0] => mux_lmc:auto_generated.data[0]
data[1][0] => mux_lmc:auto_generated.data[1]
sel[0] => mux_lmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_lmc:auto_generated.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT4BIT:inst1|BUSMUX:inst6|lpm_mux:$00000|mux_lmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT4BIT:inst1|BUSMUX:inst7
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT4BIT:inst1|BUSMUX:inst7|lpm_mux:$00000
data[0][0] => mux_lmc:auto_generated.data[0]
data[1][0] => mux_lmc:auto_generated.data[1]
sel[0] => mux_lmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_lmc:auto_generated.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT4BIT:inst1|BUSMUX:inst7|lpm_mux:$00000|mux_lmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT4BIT:inst1|BUSMUX:inst8
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT4BIT:inst1|BUSMUX:inst8|lpm_mux:$00000
data[0][0] => mux_lmc:auto_generated.data[0]
data[1][0] => mux_lmc:auto_generated.data[1]
sel[0] => mux_lmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_lmc:auto_generated.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT4BIT:inst1|BUSMUX:inst8|lpm_mux:$00000|mux_lmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT4BIT:inst1|BUSMUX:inst9
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT4BIT:inst1|BUSMUX:inst9|lpm_mux:$00000
data[0][0] => mux_lmc:auto_generated.data[0]
data[1][0] => mux_lmc:auto_generated.data[1]
sel[0] => mux_lmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_lmc:auto_generated.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT4BIT:inst1|BUSMUX:inst9|lpm_mux:$00000|mux_lmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT4BIT:inst1|BUSMUX:inst10
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT4BIT:inst1|BUSMUX:inst10|lpm_mux:$00000
data[0][0] => mux_lmc:auto_generated.data[0]
data[1][0] => mux_lmc:auto_generated.data[1]
sel[0] => mux_lmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_lmc:auto_generated.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT4BIT:inst1|BUSMUX:inst10|lpm_mux:$00000|mux_lmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT4BIT:inst1|BUSMUX:inst11
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT4BIT:inst1|BUSMUX:inst11|lpm_mux:$00000
data[0][0] => mux_lmc:auto_generated.data[0]
data[1][0] => mux_lmc:auto_generated.data[1]
sel[0] => mux_lmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_lmc:auto_generated.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT4BIT:inst1|BUSMUX:inst11|lpm_mux:$00000|mux_lmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT4BIT:inst1|BUSMUX:inst12
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT4BIT:inst1|BUSMUX:inst12|lpm_mux:$00000
data[0][0] => mux_lmc:auto_generated.data[0]
data[1][0] => mux_lmc:auto_generated.data[1]
sel[0] => mux_lmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_lmc:auto_generated.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT4BIT:inst1|BUSMUX:inst12|lpm_mux:$00000|mux_lmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT4BIT:inst1|BUSMUX:inst13
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT4BIT:inst1|BUSMUX:inst13|lpm_mux:$00000
data[0][0] => mux_lmc:auto_generated.data[0]
data[1][0] => mux_lmc:auto_generated.data[1]
sel[0] => mux_lmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_lmc:auto_generated.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT4BIT:inst1|BUSMUX:inst13|lpm_mux:$00000|mux_lmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT4BIT:inst1|BUSMUX:inst14
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT4BIT:inst1|BUSMUX:inst14|lpm_mux:$00000
data[0][0] => mux_lmc:auto_generated.data[0]
data[1][0] => mux_lmc:auto_generated.data[1]
sel[0] => mux_lmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_lmc:auto_generated.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT4BIT:inst1|BUSMUX:inst14|lpm_mux:$00000|mux_lmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT4BIT:inst1|BUSMUX:inst15
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT4BIT:inst1|BUSMUX:inst15|lpm_mux:$00000
data[0][0] => mux_lmc:auto_generated.data[0]
data[1][0] => mux_lmc:auto_generated.data[1]
sel[0] => mux_lmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_lmc:auto_generated.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT4BIT:inst1|BUSMUX:inst15|lpm_mux:$00000|mux_lmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT4BIT:inst1|BUSMUX:inst16
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT4BIT:inst1|BUSMUX:inst16|lpm_mux:$00000
data[0][0] => mux_lmc:auto_generated.data[0]
data[1][0] => mux_lmc:auto_generated.data[1]
sel[0] => mux_lmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_lmc:auto_generated.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT4BIT:inst1|BUSMUX:inst16|lpm_mux:$00000|mux_lmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT2BIT:inst2
O[0] <= BUSMUX:inst15.result[0]
O[1] <= BUSMUX:inst14.result[0]
O[2] <= BUSMUX:inst13.result[0]
O[3] <= BUSMUX:inst12.result[0]
O[4] <= BUSMUX:inst11.result[0]
O[5] <= BUSMUX:inst10.result[0]
O[6] <= BUSMUX:inst9.result[0]
O[7] <= BUSMUX:inst8.result[0]
O[8] <= BUSMUX:inst7.result[0]
O[9] <= BUSMUX:inst6.result[0]
O[10] <= BUSMUX:inst5.result[0]
O[11] <= BUSMUX:inst4.result[0]
O[12] <= BUSMUX:inst3.result[0]
O[13] <= BUSMUX:inst2.result[0]
O[14] <= BUSMUX:inst1.result[0]
O[15] <= BUSMUX:inst.result[0]
SE => BUSMUX:inst.sel
SE => BUSMUX:inst1.sel
SE => BUSMUX:inst2.sel
SE => BUSMUX:inst3.sel
SE => BUSMUX:inst4.sel
SE => BUSMUX:inst5.sel
SE => BUSMUX:inst6.sel
SE => BUSMUX:inst7.sel
SE => BUSMUX:inst8.sel
SE => BUSMUX:inst9.sel
SE => BUSMUX:inst10.sel
SE => BUSMUX:inst11.sel
SE => BUSMUX:inst12.sel
SE => BUSMUX:inst13.sel
SE => BUSMUX:inst14.sel
SE => BUSMUX:inst15.sel
IN[0] => BUSMUX:inst15.dataa[0]
IN[1] => BUSMUX:inst14.dataa[0]
IN[2] => BUSMUX:inst13.dataa[0]
IN[2] => BUSMUX:inst15.datab[0]
IN[3] => BUSMUX:inst12.dataa[0]
IN[3] => BUSMUX:inst14.datab[0]
IN[4] => BUSMUX:inst11.dataa[0]
IN[4] => BUSMUX:inst13.datab[0]
IN[5] => BUSMUX:inst10.dataa[0]
IN[5] => BUSMUX:inst12.datab[0]
IN[6] => BUSMUX:inst9.dataa[0]
IN[6] => BUSMUX:inst11.datab[0]
IN[7] => BUSMUX:inst8.dataa[0]
IN[7] => BUSMUX:inst10.datab[0]
IN[8] => BUSMUX:inst7.dataa[0]
IN[8] => BUSMUX:inst9.datab[0]
IN[9] => BUSMUX:inst6.dataa[0]
IN[9] => BUSMUX:inst8.datab[0]
IN[10] => BUSMUX:inst5.dataa[0]
IN[10] => BUSMUX:inst7.datab[0]
IN[11] => BUSMUX:inst4.dataa[0]
IN[11] => BUSMUX:inst6.datab[0]
IN[12] => BUSMUX:inst3.dataa[0]
IN[12] => BUSMUX:inst5.datab[0]
IN[13] => BUSMUX:inst2.dataa[0]
IN[13] => BUSMUX:inst4.datab[0]
IN[14] => BUSMUX:inst1.dataa[0]
IN[14] => BUSMUX:inst3.datab[0]
IN[15] => BUSMUX:inst.dataa[0]
IN[15] => BUSMUX:inst2.datab[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT2BIT:inst2|BUSMUX:inst
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT2BIT:inst2|BUSMUX:inst|lpm_mux:$00000
data[0][0] => mux_lmc:auto_generated.data[0]
data[1][0] => mux_lmc:auto_generated.data[1]
sel[0] => mux_lmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_lmc:auto_generated.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT2BIT:inst2|BUSMUX:inst|lpm_mux:$00000|mux_lmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT2BIT:inst2|BUSMUX:inst1
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT2BIT:inst2|BUSMUX:inst1|lpm_mux:$00000
data[0][0] => mux_lmc:auto_generated.data[0]
data[1][0] => mux_lmc:auto_generated.data[1]
sel[0] => mux_lmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_lmc:auto_generated.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT2BIT:inst2|BUSMUX:inst1|lpm_mux:$00000|mux_lmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT2BIT:inst2|BUSMUX:inst2
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT2BIT:inst2|BUSMUX:inst2|lpm_mux:$00000
data[0][0] => mux_lmc:auto_generated.data[0]
data[1][0] => mux_lmc:auto_generated.data[1]
sel[0] => mux_lmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_lmc:auto_generated.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT2BIT:inst2|BUSMUX:inst2|lpm_mux:$00000|mux_lmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT2BIT:inst2|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT2BIT:inst2|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_lmc:auto_generated.data[0]
data[1][0] => mux_lmc:auto_generated.data[1]
sel[0] => mux_lmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_lmc:auto_generated.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT2BIT:inst2|BUSMUX:inst3|lpm_mux:$00000|mux_lmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT2BIT:inst2|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT2BIT:inst2|BUSMUX:inst4|lpm_mux:$00000
data[0][0] => mux_lmc:auto_generated.data[0]
data[1][0] => mux_lmc:auto_generated.data[1]
sel[0] => mux_lmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_lmc:auto_generated.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT2BIT:inst2|BUSMUX:inst4|lpm_mux:$00000|mux_lmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT2BIT:inst2|BUSMUX:inst5
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT2BIT:inst2|BUSMUX:inst5|lpm_mux:$00000
data[0][0] => mux_lmc:auto_generated.data[0]
data[1][0] => mux_lmc:auto_generated.data[1]
sel[0] => mux_lmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_lmc:auto_generated.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT2BIT:inst2|BUSMUX:inst5|lpm_mux:$00000|mux_lmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT2BIT:inst2|BUSMUX:inst6
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT2BIT:inst2|BUSMUX:inst6|lpm_mux:$00000
data[0][0] => mux_lmc:auto_generated.data[0]
data[1][0] => mux_lmc:auto_generated.data[1]
sel[0] => mux_lmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_lmc:auto_generated.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT2BIT:inst2|BUSMUX:inst6|lpm_mux:$00000|mux_lmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT2BIT:inst2|BUSMUX:inst7
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT2BIT:inst2|BUSMUX:inst7|lpm_mux:$00000
data[0][0] => mux_lmc:auto_generated.data[0]
data[1][0] => mux_lmc:auto_generated.data[1]
sel[0] => mux_lmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_lmc:auto_generated.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT2BIT:inst2|BUSMUX:inst7|lpm_mux:$00000|mux_lmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT2BIT:inst2|BUSMUX:inst8
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT2BIT:inst2|BUSMUX:inst8|lpm_mux:$00000
data[0][0] => mux_lmc:auto_generated.data[0]
data[1][0] => mux_lmc:auto_generated.data[1]
sel[0] => mux_lmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_lmc:auto_generated.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT2BIT:inst2|BUSMUX:inst8|lpm_mux:$00000|mux_lmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT2BIT:inst2|BUSMUX:inst9
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT2BIT:inst2|BUSMUX:inst9|lpm_mux:$00000
data[0][0] => mux_lmc:auto_generated.data[0]
data[1][0] => mux_lmc:auto_generated.data[1]
sel[0] => mux_lmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_lmc:auto_generated.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT2BIT:inst2|BUSMUX:inst9|lpm_mux:$00000|mux_lmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT2BIT:inst2|BUSMUX:inst10
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT2BIT:inst2|BUSMUX:inst10|lpm_mux:$00000
data[0][0] => mux_lmc:auto_generated.data[0]
data[1][0] => mux_lmc:auto_generated.data[1]
sel[0] => mux_lmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_lmc:auto_generated.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT2BIT:inst2|BUSMUX:inst10|lpm_mux:$00000|mux_lmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT2BIT:inst2|BUSMUX:inst11
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT2BIT:inst2|BUSMUX:inst11|lpm_mux:$00000
data[0][0] => mux_lmc:auto_generated.data[0]
data[1][0] => mux_lmc:auto_generated.data[1]
sel[0] => mux_lmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_lmc:auto_generated.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT2BIT:inst2|BUSMUX:inst11|lpm_mux:$00000|mux_lmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT2BIT:inst2|BUSMUX:inst12
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT2BIT:inst2|BUSMUX:inst12|lpm_mux:$00000
data[0][0] => mux_lmc:auto_generated.data[0]
data[1][0] => mux_lmc:auto_generated.data[1]
sel[0] => mux_lmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_lmc:auto_generated.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT2BIT:inst2|BUSMUX:inst12|lpm_mux:$00000|mux_lmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT2BIT:inst2|BUSMUX:inst13
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT2BIT:inst2|BUSMUX:inst13|lpm_mux:$00000
data[0][0] => mux_lmc:auto_generated.data[0]
data[1][0] => mux_lmc:auto_generated.data[1]
sel[0] => mux_lmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_lmc:auto_generated.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT2BIT:inst2|BUSMUX:inst13|lpm_mux:$00000|mux_lmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT2BIT:inst2|BUSMUX:inst14
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT2BIT:inst2|BUSMUX:inst14|lpm_mux:$00000
data[0][0] => mux_lmc:auto_generated.data[0]
data[1][0] => mux_lmc:auto_generated.data[1]
sel[0] => mux_lmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_lmc:auto_generated.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT2BIT:inst2|BUSMUX:inst14|lpm_mux:$00000|mux_lmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT2BIT:inst2|BUSMUX:inst15
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT2BIT:inst2|BUSMUX:inst15|lpm_mux:$00000
data[0][0] => mux_lmc:auto_generated.data[0]
data[1][0] => mux_lmc:auto_generated.data[1]
sel[0] => mux_lmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_lmc:auto_generated.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT2BIT:inst2|BUSMUX:inst15|lpm_mux:$00000|mux_lmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT1BIT:inst3
O[0] <= BUSMUX:inst14.result[0]
O[1] <= BUSMUX:inst15.result[0]
O[2] <= BUSMUX:inst13.result[0]
O[3] <= BUSMUX:inst12.result[0]
O[4] <= BUSMUX:inst10.result[0]
O[5] <= BUSMUX:inst11.result[0]
O[6] <= BUSMUX:inst9.result[0]
O[7] <= BUSMUX:inst8.result[0]
O[8] <= BUSMUX:inst6.result[0]
O[9] <= BUSMUX:inst7.result[0]
O[10] <= BUSMUX:inst5.result[0]
O[11] <= BUSMUX:inst4.result[0]
O[12] <= BUSMUX:inst2.result[0]
O[13] <= BUSMUX:inst3.result[0]
O[14] <= BUSMUX:inst1.result[0]
O[15] <= BUSMUX:inst.result[0]
SE => BUSMUX:inst.sel
SE => BUSMUX:inst1.sel
SE => BUSMUX:inst3.sel
SE => BUSMUX:inst2.sel
SE => BUSMUX:inst4.sel
SE => BUSMUX:inst5.sel
SE => BUSMUX:inst7.sel
SE => BUSMUX:inst6.sel
SE => BUSMUX:inst8.sel
SE => BUSMUX:inst9.sel
SE => BUSMUX:inst11.sel
SE => BUSMUX:inst10.sel
SE => BUSMUX:inst12.sel
SE => BUSMUX:inst13.sel
SE => BUSMUX:inst15.sel
SE => BUSMUX:inst14.sel
IN[0] => BUSMUX:inst14.dataa[0]
IN[1] => BUSMUX:inst15.dataa[0]
IN[1] => BUSMUX:inst14.datab[0]
IN[2] => BUSMUX:inst13.dataa[0]
IN[2] => BUSMUX:inst15.datab[0]
IN[3] => BUSMUX:inst12.dataa[0]
IN[3] => BUSMUX:inst13.datab[0]
IN[4] => BUSMUX:inst10.dataa[0]
IN[4] => BUSMUX:inst12.datab[0]
IN[5] => BUSMUX:inst11.dataa[0]
IN[5] => BUSMUX:inst10.datab[0]
IN[6] => BUSMUX:inst9.dataa[0]
IN[6] => BUSMUX:inst11.datab[0]
IN[7] => BUSMUX:inst8.dataa[0]
IN[7] => BUSMUX:inst9.datab[0]
IN[8] => BUSMUX:inst6.dataa[0]
IN[8] => BUSMUX:inst8.datab[0]
IN[9] => BUSMUX:inst7.dataa[0]
IN[9] => BUSMUX:inst6.datab[0]
IN[10] => BUSMUX:inst5.dataa[0]
IN[10] => BUSMUX:inst7.datab[0]
IN[11] => BUSMUX:inst4.dataa[0]
IN[11] => BUSMUX:inst5.datab[0]
IN[12] => BUSMUX:inst2.dataa[0]
IN[12] => BUSMUX:inst4.datab[0]
IN[13] => BUSMUX:inst3.dataa[0]
IN[13] => BUSMUX:inst2.datab[0]
IN[14] => BUSMUX:inst1.dataa[0]
IN[14] => BUSMUX:inst3.datab[0]
IN[15] => BUSMUX:inst.dataa[0]
IN[15] => BUSMUX:inst1.datab[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT1BIT:inst3|BUSMUX:inst
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT1BIT:inst3|BUSMUX:inst|lpm_mux:$00000
data[0][0] => mux_lmc:auto_generated.data[0]
data[1][0] => mux_lmc:auto_generated.data[1]
sel[0] => mux_lmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_lmc:auto_generated.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT1BIT:inst3|BUSMUX:inst|lpm_mux:$00000|mux_lmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT1BIT:inst3|BUSMUX:inst1
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT1BIT:inst3|BUSMUX:inst1|lpm_mux:$00000
data[0][0] => mux_lmc:auto_generated.data[0]
data[1][0] => mux_lmc:auto_generated.data[1]
sel[0] => mux_lmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_lmc:auto_generated.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT1BIT:inst3|BUSMUX:inst1|lpm_mux:$00000|mux_lmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT1BIT:inst3|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT1BIT:inst3|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_lmc:auto_generated.data[0]
data[1][0] => mux_lmc:auto_generated.data[1]
sel[0] => mux_lmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_lmc:auto_generated.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT1BIT:inst3|BUSMUX:inst3|lpm_mux:$00000|mux_lmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT1BIT:inst3|BUSMUX:inst2
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT1BIT:inst3|BUSMUX:inst2|lpm_mux:$00000
data[0][0] => mux_lmc:auto_generated.data[0]
data[1][0] => mux_lmc:auto_generated.data[1]
sel[0] => mux_lmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_lmc:auto_generated.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT1BIT:inst3|BUSMUX:inst2|lpm_mux:$00000|mux_lmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT1BIT:inst3|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT1BIT:inst3|BUSMUX:inst4|lpm_mux:$00000
data[0][0] => mux_lmc:auto_generated.data[0]
data[1][0] => mux_lmc:auto_generated.data[1]
sel[0] => mux_lmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_lmc:auto_generated.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT1BIT:inst3|BUSMUX:inst4|lpm_mux:$00000|mux_lmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT1BIT:inst3|BUSMUX:inst5
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT1BIT:inst3|BUSMUX:inst5|lpm_mux:$00000
data[0][0] => mux_lmc:auto_generated.data[0]
data[1][0] => mux_lmc:auto_generated.data[1]
sel[0] => mux_lmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_lmc:auto_generated.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT1BIT:inst3|BUSMUX:inst5|lpm_mux:$00000|mux_lmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT1BIT:inst3|BUSMUX:inst7
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT1BIT:inst3|BUSMUX:inst7|lpm_mux:$00000
data[0][0] => mux_lmc:auto_generated.data[0]
data[1][0] => mux_lmc:auto_generated.data[1]
sel[0] => mux_lmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_lmc:auto_generated.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT1BIT:inst3|BUSMUX:inst7|lpm_mux:$00000|mux_lmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT1BIT:inst3|BUSMUX:inst6
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT1BIT:inst3|BUSMUX:inst6|lpm_mux:$00000
data[0][0] => mux_lmc:auto_generated.data[0]
data[1][0] => mux_lmc:auto_generated.data[1]
sel[0] => mux_lmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_lmc:auto_generated.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT1BIT:inst3|BUSMUX:inst6|lpm_mux:$00000|mux_lmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT1BIT:inst3|BUSMUX:inst8
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT1BIT:inst3|BUSMUX:inst8|lpm_mux:$00000
data[0][0] => mux_lmc:auto_generated.data[0]
data[1][0] => mux_lmc:auto_generated.data[1]
sel[0] => mux_lmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_lmc:auto_generated.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT1BIT:inst3|BUSMUX:inst8|lpm_mux:$00000|mux_lmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT1BIT:inst3|BUSMUX:inst9
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT1BIT:inst3|BUSMUX:inst9|lpm_mux:$00000
data[0][0] => mux_lmc:auto_generated.data[0]
data[1][0] => mux_lmc:auto_generated.data[1]
sel[0] => mux_lmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_lmc:auto_generated.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT1BIT:inst3|BUSMUX:inst9|lpm_mux:$00000|mux_lmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT1BIT:inst3|BUSMUX:inst11
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT1BIT:inst3|BUSMUX:inst11|lpm_mux:$00000
data[0][0] => mux_lmc:auto_generated.data[0]
data[1][0] => mux_lmc:auto_generated.data[1]
sel[0] => mux_lmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_lmc:auto_generated.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT1BIT:inst3|BUSMUX:inst11|lpm_mux:$00000|mux_lmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT1BIT:inst3|BUSMUX:inst10
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT1BIT:inst3|BUSMUX:inst10|lpm_mux:$00000
data[0][0] => mux_lmc:auto_generated.data[0]
data[1][0] => mux_lmc:auto_generated.data[1]
sel[0] => mux_lmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_lmc:auto_generated.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT1BIT:inst3|BUSMUX:inst10|lpm_mux:$00000|mux_lmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT1BIT:inst3|BUSMUX:inst12
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT1BIT:inst3|BUSMUX:inst12|lpm_mux:$00000
data[0][0] => mux_lmc:auto_generated.data[0]
data[1][0] => mux_lmc:auto_generated.data[1]
sel[0] => mux_lmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_lmc:auto_generated.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT1BIT:inst3|BUSMUX:inst12|lpm_mux:$00000|mux_lmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT1BIT:inst3|BUSMUX:inst13
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT1BIT:inst3|BUSMUX:inst13|lpm_mux:$00000
data[0][0] => mux_lmc:auto_generated.data[0]
data[1][0] => mux_lmc:auto_generated.data[1]
sel[0] => mux_lmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_lmc:auto_generated.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT1BIT:inst3|BUSMUX:inst13|lpm_mux:$00000|mux_lmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT1BIT:inst3|BUSMUX:inst15
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT1BIT:inst3|BUSMUX:inst15|lpm_mux:$00000
data[0][0] => mux_lmc:auto_generated.data[0]
data[1][0] => mux_lmc:auto_generated.data[1]
sel[0] => mux_lmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_lmc:auto_generated.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT1BIT:inst3|BUSMUX:inst15|lpm_mux:$00000|mux_lmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT1BIT:inst3|BUSMUX:inst14
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT1BIT:inst3|BUSMUX:inst14|lpm_mux:$00000
data[0][0] => mux_lmc:auto_generated.data[0]
data[1][0] => mux_lmc:auto_generated.data[1]
sel[0] => mux_lmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_lmc:auto_generated.result[0]


|RISCV1|TEST_DP:inst|SHIFT_16BIT:inst|SHIFT16BIT:in1st|SHIFT1BIT:inst3|BUSMUX:inst14|lpm_mux:$00000|mux_lmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|BUSMUX:inst6
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|RISCV1|TEST_DP:inst|BUSMUX:inst6|lpm_mux:$00000
data[0][0] => mux_boc:auto_generated.data[0]
data[0][1] => mux_boc:auto_generated.data[1]
data[0][2] => mux_boc:auto_generated.data[2]
data[0][3] => mux_boc:auto_generated.data[3]
data[0][4] => mux_boc:auto_generated.data[4]
data[0][5] => mux_boc:auto_generated.data[5]
data[0][6] => mux_boc:auto_generated.data[6]
data[0][7] => mux_boc:auto_generated.data[7]
data[0][8] => mux_boc:auto_generated.data[8]
data[0][9] => mux_boc:auto_generated.data[9]
data[0][10] => mux_boc:auto_generated.data[10]
data[0][11] => mux_boc:auto_generated.data[11]
data[0][12] => mux_boc:auto_generated.data[12]
data[0][13] => mux_boc:auto_generated.data[13]
data[0][14] => mux_boc:auto_generated.data[14]
data[0][15] => mux_boc:auto_generated.data[15]
data[1][0] => mux_boc:auto_generated.data[16]
data[1][1] => mux_boc:auto_generated.data[17]
data[1][2] => mux_boc:auto_generated.data[18]
data[1][3] => mux_boc:auto_generated.data[19]
data[1][4] => mux_boc:auto_generated.data[20]
data[1][5] => mux_boc:auto_generated.data[21]
data[1][6] => mux_boc:auto_generated.data[22]
data[1][7] => mux_boc:auto_generated.data[23]
data[1][8] => mux_boc:auto_generated.data[24]
data[1][9] => mux_boc:auto_generated.data[25]
data[1][10] => mux_boc:auto_generated.data[26]
data[1][11] => mux_boc:auto_generated.data[27]
data[1][12] => mux_boc:auto_generated.data[28]
data[1][13] => mux_boc:auto_generated.data[29]
data[1][14] => mux_boc:auto_generated.data[30]
data[1][15] => mux_boc:auto_generated.data[31]
sel[0] => mux_boc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_boc:auto_generated.result[0]
result[1] <= mux_boc:auto_generated.result[1]
result[2] <= mux_boc:auto_generated.result[2]
result[3] <= mux_boc:auto_generated.result[3]
result[4] <= mux_boc:auto_generated.result[4]
result[5] <= mux_boc:auto_generated.result[5]
result[6] <= mux_boc:auto_generated.result[6]
result[7] <= mux_boc:auto_generated.result[7]
result[8] <= mux_boc:auto_generated.result[8]
result[9] <= mux_boc:auto_generated.result[9]
result[10] <= mux_boc:auto_generated.result[10]
result[11] <= mux_boc:auto_generated.result[11]
result[12] <= mux_boc:auto_generated.result[12]
result[13] <= mux_boc:auto_generated.result[13]
result[14] <= mux_boc:auto_generated.result[14]
result[15] <= mux_boc:auto_generated.result[15]


|RISCV1|TEST_DP:inst|BUSMUX:inst6|lpm_mux:$00000|mux_boc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|TEST_DP:inst|SIGNEXTEND:inst7
O[0] <= BUSMUX:inst.result[0]
O[1] <= BUSMUX:inst.result[1]
O[2] <= BUSMUX:inst.result[2]
O[3] <= BUSMUX:inst.result[3]
O[4] <= BUSMUX:inst.result[4]
O[5] <= BUSMUX:inst.result[5]
O[6] <= BUSMUX:inst.result[6]
O[7] <= BUSMUX:inst.result[7]
O[8] <= BUSMUX:inst.result[8]
O[9] <= BUSMUX:inst.result[9]
O[10] <= BUSMUX:inst.result[10]
O[11] <= BUSMUX:inst.result[11]
O[12] <= BUSMUX:inst.result[12]
O[13] <= BUSMUX:inst.result[13]
O[14] <= BUSMUX:inst.result[14]
O[15] <= BUSMUX:inst.result[15]
DATA[0] => BUSMUX:inst.dataa[0]
DATA[0] => inst3[0].IN0
DATA[1] => BUSMUX:inst.dataa[1]
DATA[1] => inst3[1].IN0
DATA[2] => BUSMUX:inst.dataa[2]
DATA[2] => inst3[2].IN0
DATA[3] => BUSMUX:inst.dataa[3]
DATA[3] => inst3[3].IN0
DATA[4] => BUSMUX:inst.sel
DATA[4] => BUSMUX:inst.dataa[4]
DATA[4] => inst3[4].IN0


|RISCV1|TEST_DP:inst|SIGNEXTEND:inst7|BUSMUX:inst
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|RISCV1|TEST_DP:inst|SIGNEXTEND:inst7|BUSMUX:inst|lpm_mux:$00000
data[0][0] => mux_boc:auto_generated.data[0]
data[0][1] => mux_boc:auto_generated.data[1]
data[0][2] => mux_boc:auto_generated.data[2]
data[0][3] => mux_boc:auto_generated.data[3]
data[0][4] => mux_boc:auto_generated.data[4]
data[0][5] => mux_boc:auto_generated.data[5]
data[0][6] => mux_boc:auto_generated.data[6]
data[0][7] => mux_boc:auto_generated.data[7]
data[0][8] => mux_boc:auto_generated.data[8]
data[0][9] => mux_boc:auto_generated.data[9]
data[0][10] => mux_boc:auto_generated.data[10]
data[0][11] => mux_boc:auto_generated.data[11]
data[0][12] => mux_boc:auto_generated.data[12]
data[0][13] => mux_boc:auto_generated.data[13]
data[0][14] => mux_boc:auto_generated.data[14]
data[0][15] => mux_boc:auto_generated.data[15]
data[1][0] => mux_boc:auto_generated.data[16]
data[1][1] => mux_boc:auto_generated.data[17]
data[1][2] => mux_boc:auto_generated.data[18]
data[1][3] => mux_boc:auto_generated.data[19]
data[1][4] => mux_boc:auto_generated.data[20]
data[1][5] => mux_boc:auto_generated.data[21]
data[1][6] => mux_boc:auto_generated.data[22]
data[1][7] => mux_boc:auto_generated.data[23]
data[1][8] => mux_boc:auto_generated.data[24]
data[1][9] => mux_boc:auto_generated.data[25]
data[1][10] => mux_boc:auto_generated.data[26]
data[1][11] => mux_boc:auto_generated.data[27]
data[1][12] => mux_boc:auto_generated.data[28]
data[1][13] => mux_boc:auto_generated.data[29]
data[1][14] => mux_boc:auto_generated.data[30]
data[1][15] => mux_boc:auto_generated.data[31]
sel[0] => mux_boc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_boc:auto_generated.result[0]
result[1] <= mux_boc:auto_generated.result[1]
result[2] <= mux_boc:auto_generated.result[2]
result[3] <= mux_boc:auto_generated.result[3]
result[4] <= mux_boc:auto_generated.result[4]
result[5] <= mux_boc:auto_generated.result[5]
result[6] <= mux_boc:auto_generated.result[6]
result[7] <= mux_boc:auto_generated.result[7]
result[8] <= mux_boc:auto_generated.result[8]
result[9] <= mux_boc:auto_generated.result[9]
result[10] <= mux_boc:auto_generated.result[10]
result[11] <= mux_boc:auto_generated.result[11]
result[12] <= mux_boc:auto_generated.result[12]
result[13] <= mux_boc:auto_generated.result[13]
result[14] <= mux_boc:auto_generated.result[14]
result[15] <= mux_boc:auto_generated.result[15]


|RISCV1|TEST_DP:inst|SIGNEXTEND:inst7|BUSMUX:inst|lpm_mux:$00000|mux_boc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RISCV1|CONTROLV1:inst1
PC <= inst8.DB_MAX_OUTPUT_PORT_TYPE
I[0] => inst6.IN4
I[0] => inst5.IN4
I[0] => inst4.IN0
I[0] => inst13.IN3
I[0] => inst117.IN2
I[0] => inst18.IN1
I[1] => inst6.IN3
I[1] => inst5.IN3
I[1] => inst3.IN0
I[1] => inst116.IN1
I[1] => inst112.IN3
I[1] => inst12.IN2
I[1] => inst117.IN1
I[1] => inst16.IN1
I[1] => inst22.IN4
I[1] => inst23.IN4
I[2] => inst6.IN0
I[2] => inst2.IN0
I[2] => inst15.IN1
I[2] => inst22.IN0
I[3] => inst6.IN2
I[3] => inst5.IN2
I[3] => inst1.IN0
I[3] => inst112.IN1
I[3] => inst12.IN1
I[3] => inst13.IN1
I[3] => inst19.IN1
I[3] => inst22.IN1
I[3] => inst23.IN1
I[4] => inst6.IN1
I[4] => inst5.IN1
I[4] => inst.IN0
I[4] => inst115.IN0
I[4] => inst116.IN0
I[4] => inst12.IN0
I[4] => inst117.IN0
I[4] => inst22.IN2
I[4] => inst23.IN2
ZERO => inst7.IN0
ZERO => inst5.IN5
REG_SRC <= inst11.DB_MAX_OUTPUT_PORT_TYPE
REG_EN <= inst26.DB_MAX_OUTPUT_PORT_TYPE
ALU_SRC <= inst17.DB_MAX_OUTPUT_PORT_TYPE
EN_MEM <= inst12.DB_MAX_OUTPUT_PORT_TYPE
W_MEM <= inst22.DB_MAX_OUTPUT_PORT_TYPE
SHIFT_R_L <= inst13.DB_MAX_OUTPUT_PORT_TYPE
ALU_OP[0] <= inst18.DB_MAX_OUTPUT_PORT_TYPE
ALU_OP[1] <= inst114.DB_MAX_OUTPUT_PORT_TYPE
ALU_OP[2] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
W_SRC[0] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
W_SRC[1] <= inst19.DB_MAX_OUTPUT_PORT_TYPE


