{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 03 10:46:18 2019 " "Info: Processing started: Fri May 03 10:46:18 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SomadorBCD -c SomadorBCD --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SomadorBCD -c SomadorBCD --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "B\[0\] Display1\[1\] 11.986 ns Longest " "Info: Longest tpd from source pin \"B\[0\]\" to destination pin \"Display1\[1\]\" is 11.986 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns B\[0\] 1 PIN PIN_W11 3 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_W11; Fanout = 3; PIN Node = 'B\[0\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[0] } "NODE_NAME" } } { "ULA-DISPLAY-DIAGRAMA.bdf" "" { Schematic "C:/Users/lssa/Documents/PROJETOSD/projeto/ULA-DISPLAY-DIAGRAMA.bdf" { { 200 256 424 216 "B\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.440 ns) + CELL(0.366 ns) 5.643 ns ULA-DIAGRAMA:inst\|SOMA4-DIAGRAMA:inst1\|SOMA1-DIAGRAMA:inst1\|inst7~0 2 COMB LCCOMB_X29_Y3_N2 4 " "Info: 2: + IC(4.440 ns) + CELL(0.366 ns) = 5.643 ns; Loc. = LCCOMB_X29_Y3_N2; Fanout = 4; COMB Node = 'ULA-DIAGRAMA:inst\|SOMA4-DIAGRAMA:inst1\|SOMA1-DIAGRAMA:inst1\|inst7~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "4.806 ns" { B[0] ULA-DIAGRAMA:inst|SOMA4-DIAGRAMA:inst1|SOMA1-DIAGRAMA:inst1|inst7~0 } "NODE_NAME" } } { "SOMA1-DIAGRAMA.bdf" "" { Schematic "C:/Users/lssa/Documents/PROJETOSD/projeto/SOMA1-DIAGRAMA.bdf" { { 88 528 592 136 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.366 ns) 6.305 ns ULA-DIAGRAMA:inst\|mux81:inst7\|inst19\[2\]~0 3 COMB LCCOMB_X29_Y3_N6 8 " "Info: 3: + IC(0.296 ns) + CELL(0.366 ns) = 6.305 ns; Loc. = LCCOMB_X29_Y3_N6; Fanout = 8; COMB Node = 'ULA-DIAGRAMA:inst\|mux81:inst7\|inst19\[2\]~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.662 ns" { ULA-DIAGRAMA:inst|SOMA4-DIAGRAMA:inst1|SOMA1-DIAGRAMA:inst1|inst7~0 ULA-DIAGRAMA:inst|mux81:inst7|inst19[2]~0 } "NODE_NAME" } } { "mux81.bdf" "" { Schematic "C:/Users/lssa/Documents/PROJETOSD/projeto/mux81.bdf" { { -192 1088 1152 -48 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.234 ns) + CELL(0.225 ns) 6.764 ns DISPLAY-DIAGRAMA:inst2\|inst57~0 4 COMB LCCOMB_X29_Y3_N18 4 " "Info: 4: + IC(0.234 ns) + CELL(0.225 ns) = 6.764 ns; Loc. = LCCOMB_X29_Y3_N18; Fanout = 4; COMB Node = 'DISPLAY-DIAGRAMA:inst2\|inst57~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.459 ns" { ULA-DIAGRAMA:inst|mux81:inst7|inst19[2]~0 DISPLAY-DIAGRAMA:inst2|inst57~0 } "NODE_NAME" } } { "DISPLAY-DIAGRAMA.bdf" "" { Schematic "C:/Users/lssa/Documents/PROJETOSD/projeto/DISPLAY-DIAGRAMA.bdf" { { 2520 520 584 2568 "inst57" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.250 ns) + CELL(1.972 ns) 11.986 ns Display1\[1\] 5 PIN PIN_C4 0 " "Info: 5: + IC(3.250 ns) + CELL(1.972 ns) = 11.986 ns; Loc. = PIN_C4; Fanout = 0; PIN Node = 'Display1\[1\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "5.222 ns" { DISPLAY-DIAGRAMA:inst2|inst57~0 Display1[1] } "NODE_NAME" } } { "ULA-DISPLAY-DIAGRAMA.bdf" "" { Schematic "C:/Users/lssa/Documents/PROJETOSD/projeto/ULA-DISPLAY-DIAGRAMA.bdf" { { 192 1152 1328 208 "Display1\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.766 ns ( 31.42 % ) " "Info: Total cell delay = 3.766 ns ( 31.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.220 ns ( 68.58 % ) " "Info: Total interconnect delay = 8.220 ns ( 68.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "11.986 ns" { B[0] ULA-DIAGRAMA:inst|SOMA4-DIAGRAMA:inst1|SOMA1-DIAGRAMA:inst1|inst7~0 ULA-DIAGRAMA:inst|mux81:inst7|inst19[2]~0 DISPLAY-DIAGRAMA:inst2|inst57~0 Display1[1] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "11.986 ns" { B[0] {} B[0]~combout {} ULA-DIAGRAMA:inst|SOMA4-DIAGRAMA:inst1|SOMA1-DIAGRAMA:inst1|inst7~0 {} ULA-DIAGRAMA:inst|mux81:inst7|inst19[2]~0 {} DISPLAY-DIAGRAMA:inst2|inst57~0 {} Display1[1] {} } { 0.000ns 0.000ns 4.440ns 0.296ns 0.234ns 3.250ns } { 0.000ns 0.837ns 0.366ns 0.366ns 0.225ns 1.972ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "238 " "Info: Peak virtual memory: 238 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 03 10:46:18 2019 " "Info: Processing ended: Fri May 03 10:46:18 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
