#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Apr 29 11:24:51 2025
# Process ID: 2208562
# Current directory: /import/lab/users/seckinger/Master-Thesis/masterarbeit
# Command line: vivado
# Log file: /import/lab/users/seckinger/Master-Thesis/masterarbeit/vivado.log
# Journal file: /import/lab/users/seckinger/Master-Thesis/masterarbeit/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /import/lab/users/seckinger/Master-Thesis/masterarbeit/Vivado/Wrapper_MA_single/Wrapper_MA_single.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/import/lab/users/seckinger/Master-Thesis/masterarbeit/Vivado/Wrapper_MA_single/Wrapper_MA_single.srcs/sources_1'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/import/public/common/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 7078.508 ; gain = 30.023 ; free physical = 9881 ; free virtual = 24673
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/import/lab/users/seckinger/Master-Thesis/masterarbeit/Vivado/Wrapper_MA_single/Wrapper_MA_single.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'serdiv_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/import/lab/users/seckinger/Master-Thesis/masterarbeit/Vivado/Wrapper_MA_single/Wrapper_MA_single.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj serdiv_wrapper_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/import/lab/users/seckinger/Master-Thesis/masterarbeit/cva6-serdiv/common/ariane_dm_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/import/lab/users/seckinger/Master-Thesis/masterarbeit/cva6-serdiv/common/cv64a6_imafdc_sv39_config_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/import/lab/users/seckinger/Master-Thesis/masterarbeit/cva6-serdiv/common/riscv_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/import/lab/users/seckinger/Master-Thesis/masterarbeit/cva6-serdiv/common/rvfi_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/import/lab/users/seckinger/Master-Thesis/masterarbeit/cva6-serdiv/common/ariane_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/import/lab/users/seckinger/Master-Thesis/masterarbeit/cva6-serdiv/common/cf_math_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/import/lab/users/seckinger/Master-Thesis/masterarbeit/cva6-serdiv/common/lzc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lzc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/import/lab/users/seckinger/Master-Thesis/masterarbeit/cva6-serdiv/optimized/serdiv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serdiv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/import/lab/users/seckinger/Master-Thesis/masterarbeit/cva6-serdiv/serdiv_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serdiv_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/import/lab/users/seckinger/Master-Thesis/masterarbeit/cva6-serdiv/wrapper_serdiv_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serdiv_wrapper_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/import/lab/users/seckinger/Master-Thesis/masterarbeit/Vivado/Wrapper_MA_single/Wrapper_MA_single.sim/sim_1/behav/xsim'
xelab -wto f0325244ff7e4847b343528a836617e6 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot serdiv_wrapper_tb_behav xil_defaultlib.serdiv_wrapper_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /import/public/common/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto f0325244ff7e4847b343528a836617e6 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot serdiv_wrapper_tb_behav xil_defaultlib.serdiv_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'in_rdy_o_q' might have multiple concurrent drivers [/import/lab/users/seckinger/Master-Thesis/masterarbeit/cva6-serdiv/serdiv_wrapper.sv:154]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/import/lab/users/seckinger/Master-Thesis/masterarbeit/cva6-serdiv/wrapper_serdiv_tb.sv" Line 24. Module serdiv_wrapper_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/import/lab/users/seckinger/Master-Thesis/masterarbeit/cva6-serdiv/serdiv_wrapper.sv" Line 4. Module serdiv_wrapper has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/import/lab/users/seckinger/Master-Thesis/masterarbeit/cva6-serdiv/wrapper_serdiv_tb.sv" Line 24. Module serdiv_wrapper_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/import/lab/users/seckinger/Master-Thesis/masterarbeit/cva6-serdiv/serdiv_wrapper.sv" Line 4. Module serdiv_wrapper has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/import/lab/users/seckinger/Master-Thesis/masterarbeit/Vivado/Wrapper_MA_single/Wrapper_MA_single.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/import/lab/users/seckinger/Master-Thesis/masterarbeit/Vivado/Wrapper_MA_single/Wrapper_MA_single.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.ariane_pkg
Compiling package xil_defaultlib.riscv
Compiling package xil_defaultlib.ariane_dm_pkg
Compiling package xil_defaultlib.rvfi_pkg
Compiling module xil_defaultlib.lzc(WIDTH=32'b01000,MODE=1'b1)
Compiling module xil_defaultlib.serdiv(WIDTH=8)
Compiling module xil_defaultlib.serdiv_wrapper
Compiling module xil_defaultlib.serdiv_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot serdiv_wrapper_tb_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /import/lab/users/seckinger/Master-Thesis/masterarbeit/Vivado/Wrapper_MA_single/Wrapper_MA_single.sim/sim_1/behav/xsim/xsim.dir/serdiv_wrapper_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 29 11:26:16 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/import/lab/users/seckinger/Master-Thesis/masterarbeit/Vivado/Wrapper_MA_single/Wrapper_MA_single.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "serdiv_wrapper_tb_behav -key {Behavioral:sim_1:Functional:serdiv_wrapper_tb} -tclbatch {serdiv_wrapper_tb.tcl} -view {/import/lab/users/seckinger/Master-Thesis/masterarbeit/Vivado/Wrapper_MA_single/serdiv_wrapper_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config /import/lab/users/seckinger/Master-Thesis/masterarbeit/Vivado/Wrapper_MA_single/serdiv_wrapper_tb_behav.wcfg
source serdiv_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Final simulation time (clock cycles): -19960
$finish called at time : 830 ns : File "/import/lab/users/seckinger/Master-Thesis/masterarbeit/cva6-serdiv/wrapper_serdiv_tb.sv" Line 153
INFO: [USF-XSim-96] XSim completed. Design snapshot 'serdiv_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 7348.148 ; gain = 231.762 ; free physical = 9893 ; free virtual = 24697
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/import/lab/users/seckinger/Master-Thesis/masterarbeit/Vivado/Wrapper_MA_single/Wrapper_MA_single.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'serdiv_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/import/lab/users/seckinger/Master-Thesis/masterarbeit/Vivado/Wrapper_MA_single/Wrapper_MA_single.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj serdiv_wrapper_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/import/lab/users/seckinger/Master-Thesis/masterarbeit/cva6-serdiv/common/ariane_dm_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/import/lab/users/seckinger/Master-Thesis/masterarbeit/cva6-serdiv/common/cv64a6_imafdc_sv39_config_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/import/lab/users/seckinger/Master-Thesis/masterarbeit/cva6-serdiv/common/riscv_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/import/lab/users/seckinger/Master-Thesis/masterarbeit/cva6-serdiv/common/rvfi_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/import/lab/users/seckinger/Master-Thesis/masterarbeit/cva6-serdiv/common/ariane_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/import/lab/users/seckinger/Master-Thesis/masterarbeit/cva6-serdiv/common/cf_math_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/import/lab/users/seckinger/Master-Thesis/masterarbeit/cva6-serdiv/common/lzc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lzc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/import/lab/users/seckinger/Master-Thesis/masterarbeit/cva6-serdiv/optimized/serdiv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serdiv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/import/lab/users/seckinger/Master-Thesis/masterarbeit/cva6-serdiv/serdiv_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serdiv_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/import/lab/users/seckinger/Master-Thesis/masterarbeit/cva6-serdiv/wrapper_serdiv_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serdiv_wrapper_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/import/lab/users/seckinger/Master-Thesis/masterarbeit/Vivado/Wrapper_MA_single/Wrapper_MA_single.sim/sim_1/behav/xsim'
xelab -wto f0325244ff7e4847b343528a836617e6 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot serdiv_wrapper_tb_behav xil_defaultlib.serdiv_wrapper_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /import/public/common/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto f0325244ff7e4847b343528a836617e6 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot serdiv_wrapper_tb_behav xil_defaultlib.serdiv_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'in_rdy_o_q' might have multiple concurrent drivers [/import/lab/users/seckinger/Master-Thesis/masterarbeit/cva6-serdiv/serdiv_wrapper.sv:154]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/import/lab/users/seckinger/Master-Thesis/masterarbeit/cva6-serdiv/wrapper_serdiv_tb.sv" Line 24. Module serdiv_wrapper_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/import/lab/users/seckinger/Master-Thesis/masterarbeit/cva6-serdiv/serdiv_wrapper.sv" Line 4. Module serdiv_wrapper has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/import/lab/users/seckinger/Master-Thesis/masterarbeit/cva6-serdiv/wrapper_serdiv_tb.sv" Line 24. Module serdiv_wrapper_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/import/lab/users/seckinger/Master-Thesis/masterarbeit/cva6-serdiv/serdiv_wrapper.sv" Line 4. Module serdiv_wrapper has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/import/lab/users/seckinger/Master-Thesis/masterarbeit/Vivado/Wrapper_MA_single/Wrapper_MA_single.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/import/lab/users/seckinger/Master-Thesis/masterarbeit/Vivado/Wrapper_MA_single/Wrapper_MA_single.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.ariane_pkg
Compiling package xil_defaultlib.riscv
Compiling package xil_defaultlib.ariane_dm_pkg
Compiling package xil_defaultlib.rvfi_pkg
Compiling module xil_defaultlib.lzc(WIDTH=32'b01000,MODE=1'b1)
Compiling module xil_defaultlib.serdiv(WIDTH=8)
Compiling module xil_defaultlib.serdiv_wrapper
Compiling module xil_defaultlib.serdiv_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot serdiv_wrapper_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/import/lab/users/seckinger/Master-Thesis/masterarbeit/Vivado/Wrapper_MA_single/Wrapper_MA_single.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "serdiv_wrapper_tb_behav -key {Behavioral:sim_1:Functional:serdiv_wrapper_tb} -tclbatch {serdiv_wrapper_tb.tcl} -view {/import/lab/users/seckinger/Master-Thesis/masterarbeit/Vivado/Wrapper_MA_single/serdiv_wrapper_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config /import/lab/users/seckinger/Master-Thesis/masterarbeit/Vivado/Wrapper_MA_single/serdiv_wrapper_tb_behav.wcfg
source serdiv_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Final simulation time (clock cycles): -19955
$finish called at time : 930 ns : File "/import/lab/users/seckinger/Master-Thesis/masterarbeit/cva6-serdiv/wrapper_serdiv_tb.sv" Line 159
INFO: [USF-XSim-96] XSim completed. Design snapshot 'serdiv_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/import/lab/users/seckinger/Master-Thesis/masterarbeit/Vivado/Wrapper_MA_single/Wrapper_MA_single.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'serdiv_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/import/lab/users/seckinger/Master-Thesis/masterarbeit/Vivado/Wrapper_MA_single/Wrapper_MA_single.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj serdiv_wrapper_tb_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/import/lab/users/seckinger/Master-Thesis/masterarbeit/Vivado/Wrapper_MA_single/Wrapper_MA_single.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/import/lab/users/seckinger/Master-Thesis/masterarbeit/Vivado/Wrapper_MA_single/Wrapper_MA_single.sim/sim_1/behav/xsim'
xelab -wto f0325244ff7e4847b343528a836617e6 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot serdiv_wrapper_tb_behav xil_defaultlib.serdiv_wrapper_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /import/public/common/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto f0325244ff7e4847b343528a836617e6 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot serdiv_wrapper_tb_behav xil_defaultlib.serdiv_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'in_rdy_o_q' might have multiple concurrent drivers [/import/lab/users/seckinger/Master-Thesis/masterarbeit/cva6-serdiv/serdiv_wrapper.sv:154]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
Final simulation time (clock cycles): -19955
$finish called at time : 930 ns : File "/import/lab/users/seckinger/Master-Thesis/masterarbeit/cva6-serdiv/wrapper_serdiv_tb.sv" Line 159
save_wave_config {/import/lab/users/seckinger/Master-Thesis/masterarbeit/Vivado/Wrapper_MA_single/serdiv_wrapper_tb_behav.wcfg}
close_sim
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See /import/lab/users/seckinger/Master-Thesis/masterarbeit/vivado_pid2208562.debug)
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-39] 'close_sim' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/import/lab/users/seckinger/Master-Thesis/masterarbeit/Vivado/Wrapper_MA_single/Wrapper_MA_single.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'serdiv_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/import/lab/users/seckinger/Master-Thesis/masterarbeit/Vivado/Wrapper_MA_single/Wrapper_MA_single.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj serdiv_wrapper_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/import/lab/users/seckinger/Master-Thesis/masterarbeit/cva6-serdiv/common/ariane_dm_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/import/lab/users/seckinger/Master-Thesis/masterarbeit/cva6-serdiv/common/cv64a6_imafdc_sv39_config_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/import/lab/users/seckinger/Master-Thesis/masterarbeit/cva6-serdiv/common/riscv_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/import/lab/users/seckinger/Master-Thesis/masterarbeit/cva6-serdiv/common/rvfi_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/import/lab/users/seckinger/Master-Thesis/masterarbeit/cva6-serdiv/common/ariane_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/import/lab/users/seckinger/Master-Thesis/masterarbeit/cva6-serdiv/common/cf_math_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/import/lab/users/seckinger/Master-Thesis/masterarbeit/cva6-serdiv/common/lzc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lzc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/import/lab/users/seckinger/Master-Thesis/masterarbeit/cva6-serdiv/optimized/serdiv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serdiv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/import/lab/users/seckinger/Master-Thesis/masterarbeit/cva6-serdiv/serdiv_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serdiv_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/import/lab/users/seckinger/Master-Thesis/masterarbeit/cva6-serdiv/wrapper_serdiv_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serdiv_wrapper_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/import/lab/users/seckinger/Master-Thesis/masterarbeit/Vivado/Wrapper_MA_single/Wrapper_MA_single.sim/sim_1/behav/xsim'
xelab -wto f0325244ff7e4847b343528a836617e6 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot serdiv_wrapper_tb_behav xil_defaultlib.serdiv_wrapper_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /import/public/common/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto f0325244ff7e4847b343528a836617e6 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot serdiv_wrapper_tb_behav xil_defaultlib.serdiv_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'in_rdy_o_q' might have multiple concurrent drivers [/import/lab/users/seckinger/Master-Thesis/masterarbeit/cva6-serdiv/serdiv_wrapper.sv:154]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/import/lab/users/seckinger/Master-Thesis/masterarbeit/cva6-serdiv/wrapper_serdiv_tb.sv" Line 24. Module serdiv_wrapper_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/import/lab/users/seckinger/Master-Thesis/masterarbeit/cva6-serdiv/serdiv_wrapper.sv" Line 4. Module serdiv_wrapper has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/import/lab/users/seckinger/Master-Thesis/masterarbeit/cva6-serdiv/wrapper_serdiv_tb.sv" Line 24. Module serdiv_wrapper_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/import/lab/users/seckinger/Master-Thesis/masterarbeit/cva6-serdiv/serdiv_wrapper.sv" Line 4. Module serdiv_wrapper has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/import/lab/users/seckinger/Master-Thesis/masterarbeit/Vivado/Wrapper_MA_single/Wrapper_MA_single.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/import/lab/users/seckinger/Master-Thesis/masterarbeit/Vivado/Wrapper_MA_single/Wrapper_MA_single.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.ariane_pkg
Compiling package xil_defaultlib.riscv
Compiling package xil_defaultlib.ariane_dm_pkg
Compiling package xil_defaultlib.rvfi_pkg
Compiling module xil_defaultlib.lzc(WIDTH=32'b01000,MODE=1'b1)
Compiling module xil_defaultlib.serdiv(WIDTH=8)
Compiling module xil_defaultlib.serdiv_wrapper
Compiling module xil_defaultlib.serdiv_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot serdiv_wrapper_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/import/lab/users/seckinger/Master-Thesis/masterarbeit/Vivado/Wrapper_MA_single/Wrapper_MA_single.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "serdiv_wrapper_tb_behav -key {Behavioral:sim_1:Functional:serdiv_wrapper_tb} -tclbatch {serdiv_wrapper_tb.tcl} -view {/import/lab/users/seckinger/Master-Thesis/masterarbeit/Vivado/Wrapper_MA_single/serdiv_wrapper_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config /import/lab/users/seckinger/Master-Thesis/masterarbeit/Vivado/Wrapper_MA_single/serdiv_wrapper_tb_behav.wcfg
source serdiv_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Final simulation time (clock cycles): -19956
$finish called at time : 910 ns : File "/import/lab/users/seckinger/Master-Thesis/masterarbeit/cva6-serdiv/wrapper_serdiv_tb.sv" Line 159
INFO: [USF-XSim-96] XSim completed. Design snapshot 'serdiv_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/import/lab/users/seckinger/Master-Thesis/masterarbeit/Vivado/Wrapper_MA_single/Wrapper_MA_single.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'serdiv_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/import/lab/users/seckinger/Master-Thesis/masterarbeit/Vivado/Wrapper_MA_single/Wrapper_MA_single.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj serdiv_wrapper_tb_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/import/lab/users/seckinger/Master-Thesis/masterarbeit/Vivado/Wrapper_MA_single/Wrapper_MA_single.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/import/lab/users/seckinger/Master-Thesis/masterarbeit/Vivado/Wrapper_MA_single/Wrapper_MA_single.sim/sim_1/behav/xsim'
xelab -wto f0325244ff7e4847b343528a836617e6 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot serdiv_wrapper_tb_behav xil_defaultlib.serdiv_wrapper_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /import/public/common/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto f0325244ff7e4847b343528a836617e6 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot serdiv_wrapper_tb_behav xil_defaultlib.serdiv_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'in_rdy_o_q' might have multiple concurrent drivers [/import/lab/users/seckinger/Master-Thesis/masterarbeit/cva6-serdiv/serdiv_wrapper.sv:154]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
Final simulation time (clock cycles): -19956
$finish called at time : 910 ns : File "/import/lab/users/seckinger/Master-Thesis/masterarbeit/cva6-serdiv/wrapper_serdiv_tb.sv" Line 159
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 29 11:44:56 2025...
