module counter16bit(input logic CLK,CLR,T,output logic [15:0]Q);
    always_ff @(posedge CLK)
    begin
        Q <= 0;
        if (~CLR)
            Q <= 16'h0;
        else
            if (T == 1'b1) Q <= Q + 16'h1;
    end
endmodule

module counter16bit_testbench();
	logic [15:0]Q;
	logic CLK,CLR,T;
	counter16bit DUT(CLK,CLR,T,Q);
	initial
	begin
		$display("Toggle	   Q");
	end
	initial
	begin
		T = 1'b1;
		CLK = 0;
		CLR = 1;
		$monitor("%b	%d",T,Q);
		repeat (131072)//65536*2=131072
		begin
			#1 CLK = !CLK;
			//assert(Q3*16**3+Q2*16**2+Q1*16**1+Q0*16**0  == Q);
		end
	end
endmodule