 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : i2c_master_top
Version: V-2023.12
Date   : Sat May 11 18:29:04 2024
****************************************

Operating Conditions: WORST   Library: saed90nm_max_lth
Wire Load Model Mode: enclosed

  Startpoint: wb_rst_i (input port clocked by wb_clk_i)
  Endpoint: byte_controller/bit_controller/cnt_reg[2]
            (rising edge-triggered flip-flop clocked by wb_clk_i)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     8000                  saed90nm_max_lth

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.25       0.25
  input external delay                                    0.10       0.35 r
  wb_rst_i (in)                                           0.09       0.44 r
  U325/ZN (INVX0)                                         0.14       0.58 f
  U403/QN (NAND4X0)                                       0.15       0.72 r
  U442/QN (NOR2X0)                                        0.12       0.84 f
  U392/ZN (INVX0)                                         0.07       0.91 r
  U710/QN (NOR3X0)                                        0.08       0.99 f
  U714/Q (MUX21X1)                                        0.06       1.04 f
  U715/Q (AO21X1)                                         0.04       1.08 f
  byte_controller/bit_controller/cnt_reg[2]/D (DFFARX1)
                                                          0.00       1.08 f
  data arrival time                                                  1.08

  clock wb_clk_i (rise edge)                              1.70       1.70
  clock network delay (ideal)                             0.25       1.95
  clock uncertainty                                      -0.30       1.65
  byte_controller/bit_controller/cnt_reg[2]/CLK (DFFARX1)
                                                          0.00       1.65 r
  library setup time                                     -0.04       1.61
  data required time                                                 1.61
  --------------------------------------------------------------------------
  data required time                                                 1.61
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: wb_rst_i (input port clocked by wb_clk_i)
  Endpoint: byte_controller/bit_controller/cnt_reg[4]
            (rising edge-triggered flip-flop clocked by wb_clk_i)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     8000                  saed90nm_max_lth

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.25       0.25
  input external delay                                    0.10       0.35 f
  wb_rst_i (in)                                           0.10       0.45 f
  U325/ZN (INVX0)                                         0.11       0.56 r
  U403/QN (NAND4X0)                                       0.16       0.72 f
  U442/QN (NOR2X0)                                        0.08       0.80 r
  U392/ZN (INVX0)                                         0.08       0.88 f
  U443/QN (NOR2X0)                                        0.04       0.92 r
  U716/Q (MUX21X1)                                        0.07       0.98 r
  U717/Q (AO21X1)                                         0.05       1.03 r
  byte_controller/bit_controller/cnt_reg[4]/D (DFFARX1)
                                                          0.00       1.03 r
  data arrival time                                                  1.03

  clock wb_clk_i (rise edge)                              1.70       1.70
  clock network delay (ideal)                             0.25       1.95
  clock uncertainty                                      -0.30       1.65
  byte_controller/bit_controller/cnt_reg[4]/CLK (DFFARX1)
                                                          0.00       1.65 r
  library setup time                                     -0.06       1.59
  data required time                                                 1.59
  --------------------------------------------------------------------------
  data required time                                                 1.59
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: wb_rst_i (input port clocked by wb_clk_i)
  Endpoint: byte_controller/bit_controller/cnt_reg[6]
            (rising edge-triggered flip-flop clocked by wb_clk_i)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     8000                  saed90nm_max_lth

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.25       0.25
  input external delay                                    0.10       0.35 f
  wb_rst_i (in)                                           0.10       0.45 f
  U325/ZN (INVX0)                                         0.11       0.56 r
  U403/QN (NAND4X0)                                       0.16       0.72 f
  U442/QN (NOR2X0)                                        0.08       0.80 r
  U392/ZN (INVX0)                                         0.08       0.88 f
  U470/QN (NOR2X0)                                        0.04       0.92 r
  U718/Q (MUX21X1)                                        0.07       0.98 r
  U719/Q (AO21X1)                                         0.05       1.03 r
  byte_controller/bit_controller/cnt_reg[6]/D (DFFARX1)
                                                          0.00       1.03 r
  data arrival time                                                  1.03

  clock wb_clk_i (rise edge)                              1.70       1.70
  clock network delay (ideal)                             0.25       1.95
  clock uncertainty                                      -0.30       1.65
  byte_controller/bit_controller/cnt_reg[6]/CLK (DFFARX1)
                                                          0.00       1.65 r
  library setup time                                     -0.06       1.59
  data required time                                                 1.59
  --------------------------------------------------------------------------
  data required time                                                 1.59
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: wb_rst_i (input port clocked by wb_clk_i)
  Endpoint: byte_controller/bit_controller/cnt_reg[8]
            (rising edge-triggered flip-flop clocked by wb_clk_i)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     8000                  saed90nm_max_lth

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.25       0.25
  input external delay                                    0.10       0.35 f
  wb_rst_i (in)                                           0.10       0.45 f
  U325/ZN (INVX0)                                         0.11       0.56 r
  U403/QN (NAND4X0)                                       0.16       0.72 f
  U442/QN (NOR2X0)                                        0.08       0.80 r
  U392/ZN (INVX0)                                         0.08       0.88 f
  U455/QN (NOR2X0)                                        0.04       0.92 r
  U720/Q (MUX21X1)                                        0.07       0.98 r
  U721/Q (AO21X1)                                         0.05       1.03 r
  byte_controller/bit_controller/cnt_reg[8]/D (DFFARX1)
                                                          0.00       1.03 r
  data arrival time                                                  1.03

  clock wb_clk_i (rise edge)                              1.70       1.70
  clock network delay (ideal)                             0.25       1.95
  clock uncertainty                                      -0.30       1.65
  byte_controller/bit_controller/cnt_reg[8]/CLK (DFFARX1)
                                                          0.00       1.65 r
  library setup time                                     -0.06       1.59
  data required time                                                 1.59
  --------------------------------------------------------------------------
  data required time                                                 1.59
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: wb_rst_i (input port clocked by wb_clk_i)
  Endpoint: byte_controller/bit_controller/cnt_reg[10]
            (rising edge-triggered flip-flop clocked by wb_clk_i)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     8000                  saed90nm_max_lth

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.25       0.25
  input external delay                                    0.10       0.35 f
  wb_rst_i (in)                                           0.10       0.45 f
  U325/ZN (INVX0)                                         0.11       0.56 r
  U403/QN (NAND4X0)                                       0.16       0.72 f
  U442/QN (NOR2X0)                                        0.08       0.80 r
  U392/ZN (INVX0)                                         0.08       0.88 f
  U460/QN (NOR2X0)                                        0.04       0.92 r
  U722/Q (MUX21X1)                                        0.07       0.98 r
  U723/Q (AO21X1)                                         0.05       1.03 r
  byte_controller/bit_controller/cnt_reg[10]/D (DFFARX1)
                                                          0.00       1.03 r
  data arrival time                                                  1.03

  clock wb_clk_i (rise edge)                              1.70       1.70
  clock network delay (ideal)                             0.25       1.95
  clock uncertainty                                      -0.30       1.65
  byte_controller/bit_controller/cnt_reg[10]/CLK (DFFARX1)
                                                          0.00       1.65 r
  library setup time                                     -0.06       1.59
  data required time                                                 1.59
  --------------------------------------------------------------------------
  data required time                                                 1.59
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: wb_rst_i (input port clocked by wb_clk_i)
  Endpoint: byte_controller/bit_controller/cnt_reg[12]
            (rising edge-triggered flip-flop clocked by wb_clk_i)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     8000                  saed90nm_max_lth

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.25       0.25
  input external delay                                    0.10       0.35 f
  wb_rst_i (in)                                           0.10       0.45 f
  U325/ZN (INVX0)                                         0.11       0.56 r
  U403/QN (NAND4X0)                                       0.16       0.72 f
  U442/QN (NOR2X0)                                        0.08       0.80 r
  U392/ZN (INVX0)                                         0.08       0.88 f
  U465/QN (NOR2X0)                                        0.04       0.92 r
  U724/Q (MUX21X1)                                        0.07       0.98 r
  U725/Q (AO21X1)                                         0.05       1.03 r
  byte_controller/bit_controller/cnt_reg[12]/D (DFFARX1)
                                                          0.00       1.03 r
  data arrival time                                                  1.03

  clock wb_clk_i (rise edge)                              1.70       1.70
  clock network delay (ideal)                             0.25       1.95
  clock uncertainty                                      -0.30       1.65
  byte_controller/bit_controller/cnt_reg[12]/CLK (DFFARX1)
                                                          0.00       1.65 r
  library setup time                                     -0.06       1.59
  data required time                                                 1.59
  --------------------------------------------------------------------------
  data required time                                                 1.59
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: wb_rst_i (input port clocked by wb_clk_i)
  Endpoint: byte_controller/bit_controller/cnt_reg[14]
            (rising edge-triggered flip-flop clocked by wb_clk_i)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     8000                  saed90nm_max_lth

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.25       0.25
  input external delay                                    0.10       0.35 f
  wb_rst_i (in)                                           0.10       0.45 f
  U325/ZN (INVX0)                                         0.11       0.56 r
  U403/QN (NAND4X0)                                       0.16       0.72 f
  U442/QN (NOR2X0)                                        0.08       0.80 r
  U392/ZN (INVX0)                                         0.08       0.88 f
  U452/QN (NOR2X0)                                        0.04       0.92 r
  U705/Q (MUX21X1)                                        0.07       0.98 r
  U706/Q (AO21X1)                                         0.05       1.03 r
  byte_controller/bit_controller/cnt_reg[14]/D (DFFARX1)
                                                          0.00       1.03 r
  data arrival time                                                  1.03

  clock wb_clk_i (rise edge)                              1.70       1.70
  clock network delay (ideal)                             0.25       1.95
  clock uncertainty                                      -0.30       1.65
  byte_controller/bit_controller/cnt_reg[14]/CLK (DFFARX1)
                                                          0.00       1.65 r
  library setup time                                     -0.06       1.59
  data required time                                                 1.59
  --------------------------------------------------------------------------
  data required time                                                 1.59
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: wb_rst_i (input port clocked by wb_clk_i)
  Endpoint: byte_controller/bit_controller/cnt_reg[1]
            (rising edge-triggered flip-flop clocked by wb_clk_i)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     8000                  saed90nm_max_lth

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.25       0.25
  input external delay                                    0.10       0.35 r
  wb_rst_i (in)                                           0.09       0.44 r
  U325/ZN (INVX0)                                         0.14       0.58 f
  U403/QN (NAND4X0)                                       0.15       0.72 r
  U442/QN (NOR2X0)                                        0.12       0.84 f
  U392/ZN (INVX0)                                         0.07       0.91 r
  U710/QN (NOR3X0)                                        0.08       0.99 f
  U713/Q (OR2X1)                                          0.04       1.03 f
  byte_controller/bit_controller/cnt_reg[1]/D (DFFARX1)
                                                          0.00       1.03 f
  data arrival time                                                  1.03

  clock wb_clk_i (rise edge)                              1.70       1.70
  clock network delay (ideal)                             0.25       1.95
  clock uncertainty                                      -0.30       1.65
  byte_controller/bit_controller/cnt_reg[1]/CLK (DFFARX1)
                                                          0.00       1.65 r
  library setup time                                     -0.03       1.62
  data required time                                                 1.62
  --------------------------------------------------------------------------
  data required time                                                 1.62
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: wb_rst_i (input port clocked by wb_clk_i)
  Endpoint: byte_controller/bit_controller/cnt_reg[5]
            (rising edge-triggered flip-flop clocked by wb_clk_i)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     8000                  saed90nm_max_lth

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.25       0.25
  input external delay                                    0.10       0.35 f
  wb_rst_i (in)                                           0.10       0.45 f
  U325/ZN (INVX0)                                         0.11       0.56 r
  U403/QN (NAND4X0)                                       0.16       0.72 f
  U449/ZN (INVX0)                                         0.07       0.79 r
  U471/Q (OA21X1)                                         0.07       0.86 r
  U472/Q (OA221X1)                                        0.08       0.94 r
  U473/QN (NOR2X0)                                        0.03       0.97 f
  U332/QN (NAND2X0)                                       0.02       0.99 r
  byte_controller/bit_controller/cnt_reg[5]/D (DFFARX1)
                                                          0.00       0.99 r
  data arrival time                                                  0.99

  clock wb_clk_i (rise edge)                              1.70       1.70
  clock network delay (ideal)                             0.25       1.95
  clock uncertainty                                      -0.30       1.65
  byte_controller/bit_controller/cnt_reg[5]/CLK (DFFARX1)
                                                          0.00       1.65 r
  library setup time                                     -0.07       1.58
  data required time                                                 1.58
  --------------------------------------------------------------------------
  data required time                                                 1.58
  data arrival time                                                 -0.99
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: wb_rst_i (input port clocked by wb_clk_i)
  Endpoint: byte_controller/bit_controller/cnt_reg[7]
            (rising edge-triggered flip-flop clocked by wb_clk_i)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     8000                  saed90nm_max_lth

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.25       0.25
  input external delay                                    0.10       0.35 f
  wb_rst_i (in)                                           0.10       0.45 f
  U325/ZN (INVX0)                                         0.11       0.56 r
  U403/QN (NAND4X0)                                       0.16       0.72 f
  U449/ZN (INVX0)                                         0.07       0.79 r
  U456/Q (OA21X1)                                         0.07       0.86 r
  U457/Q (OA221X1)                                        0.08       0.94 r
  U458/QN (NOR2X0)                                        0.03       0.97 f
  U331/QN (NAND2X0)                                       0.02       0.99 r
  byte_controller/bit_controller/cnt_reg[7]/D (DFFARX1)
                                                          0.00       0.99 r
  data arrival time                                                  0.99

  clock wb_clk_i (rise edge)                              1.70       1.70
  clock network delay (ideal)                             0.25       1.95
  clock uncertainty                                      -0.30       1.65
  byte_controller/bit_controller/cnt_reg[7]/CLK (DFFARX1)
                                                          0.00       1.65 r
  library setup time                                     -0.07       1.58
  data required time                                                 1.58
  --------------------------------------------------------------------------
  data required time                                                 1.58
  data arrival time                                                 -0.99
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: byte_controller/bit_controller/scl_oen_reg
              (rising edge-triggered flip-flop clocked by wb_clk_i)
  Endpoint: scl_padoen_o
            (output port clocked by wb_clk_i)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     8000                  saed90nm_max_lth

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.25       0.25
  byte_controller/bit_controller/scl_oen_reg/CLK (DFFASX1)
                                                          0.00       0.25 r
  byte_controller/bit_controller/scl_oen_reg/Q (DFFASX1)
                                                          0.17       0.42 f
  scl_padoen_o (out)                                      0.00       0.42 f
  data arrival time                                                  0.42

  clock wb_clk_i (rise edge)                              1.70       1.70
  clock network delay (ideal)                             0.25       1.95
  clock uncertainty                                      -0.30       1.65
  output external delay                                  -0.10       1.55
  data required time                                                 1.55
  --------------------------------------------------------------------------
  data required time                                                 1.55
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.13


  Startpoint: byte_controller/bit_controller/sda_oen_reg
              (rising edge-triggered flip-flop clocked by wb_clk_i)
  Endpoint: sda_padoen_o
            (output port clocked by wb_clk_i)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     8000                  saed90nm_max_lth

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.25       0.25
  byte_controller/bit_controller/sda_oen_reg/CLK (DFFASX1)
                                                          0.00       0.25 r
  byte_controller/bit_controller/sda_oen_reg/Q (DFFASX1)
                                                          0.17       0.42 f
  sda_padoen_o (out)                                      0.00       0.42 f
  data arrival time                                                  0.42

  clock wb_clk_i (rise edge)                              1.70       1.70
  clock network delay (ideal)                             0.25       1.95
  clock uncertainty                                      -0.30       1.65
  output external delay                                  -0.10       1.55
  data required time                                                 1.55
  --------------------------------------------------------------------------
  data required time                                                 1.55
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.13


  Startpoint: wb_inta_o_reg
              (rising edge-triggered flip-flop clocked by wb_clk_i)
  Endpoint: wb_inta_o (output port clocked by wb_clk_i)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     8000                  saed90nm_max_lth

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock wb_clk_i (rise edge)               0.00       0.00
  clock network delay (ideal)              0.25       0.25
  wb_inta_o_reg/CLK (DFFARX1)              0.00       0.25 r
  wb_inta_o_reg/Q (DFFARX1)                0.16       0.41 f
  wb_inta_o (out)                          0.00       0.41 f
  data arrival time                                   0.41

  clock wb_clk_i (rise edge)               1.70       1.70
  clock network delay (ideal)              0.25       1.95
  clock uncertainty                       -0.30       1.65
  output external delay                   -0.10       1.55
  data required time                                  1.55
  -----------------------------------------------------------
  data required time                                  1.55
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: wb_ack_o_reg
              (rising edge-triggered flip-flop clocked by wb_clk_i)
  Endpoint: wb_ack_o (output port clocked by wb_clk_i)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     8000                  saed90nm_max_lth

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock wb_clk_i (rise edge)               0.00       0.00
  clock network delay (ideal)              0.25       0.25
  wb_ack_o_reg/CLK (DFFX1)                 0.00       0.25 r
  wb_ack_o_reg/Q (DFFX1)                   0.15       0.40 f
  wb_ack_o (out)                           0.00       0.40 f
  data arrival time                                   0.40

  clock wb_clk_i (rise edge)               1.70       1.70
  clock network delay (ideal)              0.25       1.95
  clock uncertainty                       -0.30       1.65
  output external delay                   -0.10       1.55
  data required time                                  1.55
  -----------------------------------------------------------
  data required time                                  1.55
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         1.15


  Startpoint: wb_dat_o_reg[5]
              (rising edge-triggered flip-flop clocked by wb_clk_i)
  Endpoint: wb_dat_o[5]
            (output port clocked by wb_clk_i)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     8000                  saed90nm_max_lth

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock wb_clk_i (rise edge)               0.00       0.00
  clock network delay (ideal)              0.25       0.25
  wb_dat_o_reg[5]/CLK (DFFX1)              0.00       0.25 r
  wb_dat_o_reg[5]/Q (DFFX1)                0.15       0.40 f
  wb_dat_o[5] (out)                        0.00       0.40 f
  data arrival time                                   0.40

  clock wb_clk_i (rise edge)               1.70       1.70
  clock network delay (ideal)              0.25       1.95
  clock uncertainty                       -0.30       1.65
  output external delay                   -0.10       1.55
  data required time                                  1.55
  -----------------------------------------------------------
  data required time                                  1.55
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         1.15


  Startpoint: wb_dat_o_reg[4]
              (rising edge-triggered flip-flop clocked by wb_clk_i)
  Endpoint: wb_dat_o[4]
            (output port clocked by wb_clk_i)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     8000                  saed90nm_max_lth

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock wb_clk_i (rise edge)               0.00       0.00
  clock network delay (ideal)              0.25       0.25
  wb_dat_o_reg[4]/CLK (DFFX1)              0.00       0.25 r
  wb_dat_o_reg[4]/Q (DFFX1)                0.15       0.40 f
  wb_dat_o[4] (out)                        0.00       0.40 f
  data arrival time                                   0.40

  clock wb_clk_i (rise edge)               1.70       1.70
  clock network delay (ideal)              0.25       1.95
  clock uncertainty                       -0.30       1.65
  output external delay                   -0.10       1.55
  data required time                                  1.55
  -----------------------------------------------------------
  data required time                                  1.55
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         1.15


  Startpoint: wb_dat_o_reg[3]
              (rising edge-triggered flip-flop clocked by wb_clk_i)
  Endpoint: wb_dat_o[3]
            (output port clocked by wb_clk_i)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     8000                  saed90nm_max_lth

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock wb_clk_i (rise edge)               0.00       0.00
  clock network delay (ideal)              0.25       0.25
  wb_dat_o_reg[3]/CLK (DFFX1)              0.00       0.25 r
  wb_dat_o_reg[3]/Q (DFFX1)                0.15       0.40 f
  wb_dat_o[3] (out)                        0.00       0.40 f
  data arrival time                                   0.40

  clock wb_clk_i (rise edge)               1.70       1.70
  clock network delay (ideal)              0.25       1.95
  clock uncertainty                       -0.30       1.65
  output external delay                   -0.10       1.55
  data required time                                  1.55
  -----------------------------------------------------------
  data required time                                  1.55
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         1.15


  Startpoint: wb_dat_o_reg[2]
              (rising edge-triggered flip-flop clocked by wb_clk_i)
  Endpoint: wb_dat_o[2]
            (output port clocked by wb_clk_i)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     8000                  saed90nm_max_lth

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock wb_clk_i (rise edge)               0.00       0.00
  clock network delay (ideal)              0.25       0.25
  wb_dat_o_reg[2]/CLK (DFFX1)              0.00       0.25 r
  wb_dat_o_reg[2]/Q (DFFX1)                0.15       0.40 f
  wb_dat_o[2] (out)                        0.00       0.40 f
  data arrival time                                   0.40

  clock wb_clk_i (rise edge)               1.70       1.70
  clock network delay (ideal)              0.25       1.95
  clock uncertainty                       -0.30       1.65
  output external delay                   -0.10       1.55
  data required time                                  1.55
  -----------------------------------------------------------
  data required time                                  1.55
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         1.15


  Startpoint: wb_dat_o_reg[1]
              (rising edge-triggered flip-flop clocked by wb_clk_i)
  Endpoint: wb_dat_o[1]
            (output port clocked by wb_clk_i)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     8000                  saed90nm_max_lth

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock wb_clk_i (rise edge)               0.00       0.00
  clock network delay (ideal)              0.25       0.25
  wb_dat_o_reg[1]/CLK (DFFX1)              0.00       0.25 r
  wb_dat_o_reg[1]/Q (DFFX1)                0.15       0.40 f
  wb_dat_o[1] (out)                        0.00       0.40 f
  data arrival time                                   0.40

  clock wb_clk_i (rise edge)               1.70       1.70
  clock network delay (ideal)              0.25       1.95
  clock uncertainty                       -0.30       1.65
  output external delay                   -0.10       1.55
  data required time                                  1.55
  -----------------------------------------------------------
  data required time                                  1.55
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         1.15


  Startpoint: wb_dat_o_reg[0]
              (rising edge-triggered flip-flop clocked by wb_clk_i)
  Endpoint: wb_dat_o[0]
            (output port clocked by wb_clk_i)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     8000                  saed90nm_max_lth

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock wb_clk_i (rise edge)               0.00       0.00
  clock network delay (ideal)              0.25       0.25
  wb_dat_o_reg[0]/CLK (DFFX1)              0.00       0.25 r
  wb_dat_o_reg[0]/Q (DFFX1)                0.15       0.40 f
  wb_dat_o[0] (out)                        0.00       0.40 f
  data arrival time                                   0.40

  clock wb_clk_i (rise edge)               1.70       1.70
  clock network delay (ideal)              0.25       1.95
  clock uncertainty                       -0.30       1.65
  output external delay                   -0.10       1.55
  data required time                                  1.55
  -----------------------------------------------------------
  data required time                                  1.55
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         1.15


  Startpoint: byte_controller/bit_controller/cnt_reg[0]
              (rising edge-triggered flip-flop clocked by wb_clk_i)
  Endpoint: byte_controller/bit_controller/cnt_reg[2]
            (rising edge-triggered flip-flop clocked by wb_clk_i)
  Path Group: wb_clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     8000                  saed90nm_max_lth

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.25       0.25
  byte_controller/bit_controller/cnt_reg[0]/CLK (DFFARX1)
                                                          0.00       0.25 r
  byte_controller/bit_controller/cnt_reg[0]/Q (DFFARX1)
                                                          0.15       0.40 r
  U395/Q (OR4X1)                                          0.10       0.50 r
  U396/Q (OR3X1)                                          0.08       0.57 r
  U397/Q (OR3X1)                                          0.08       0.65 r
  U398/Q (OR3X1)                                          0.08       0.72 r
  U399/Q (OR3X1)                                          0.08       0.80 r
  U400/Q (OR3X1)                                          0.08       0.88 r
  U401/Q (OR3X1)                                          0.07       0.95 r
  U403/QN (NAND4X0)                                       0.13       1.08 f
  U442/QN (NOR2X0)                                        0.08       1.15 r
  U392/ZN (INVX0)                                         0.08       1.24 f
  U710/QN (NOR3X0)                                        0.04       1.28 r
  U714/Q (MUX21X1)                                        0.07       1.35 r
  U715/Q (AO21X1)                                         0.05       1.40 r
  byte_controller/bit_controller/cnt_reg[2]/D (DFFARX1)
                                                          0.00       1.40 r
  data arrival time                                                  1.40

  clock wb_clk_i (rise edge)                              1.70       1.70
  clock network delay (ideal)                             0.25       1.95
  clock uncertainty                                      -0.30       1.65
  byte_controller/bit_controller/cnt_reg[2]/CLK (DFFARX1)
                                                          0.00       1.65 r
  library setup time                                     -0.06       1.59
  data required time                                                 1.59
  --------------------------------------------------------------------------
  data required time                                                 1.59
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: byte_controller/bit_controller/cnt_reg[0]
              (rising edge-triggered flip-flop clocked by wb_clk_i)
  Endpoint: byte_controller/bit_controller/cnt_reg[4]
            (rising edge-triggered flip-flop clocked by wb_clk_i)
  Path Group: wb_clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     8000                  saed90nm_max_lth

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.25       0.25
  byte_controller/bit_controller/cnt_reg[0]/CLK (DFFARX1)
                                                          0.00       0.25 r
  byte_controller/bit_controller/cnt_reg[0]/Q (DFFARX1)
                                                          0.15       0.40 r
  U395/Q (OR4X1)                                          0.10       0.50 r
  U396/Q (OR3X1)                                          0.08       0.57 r
  U397/Q (OR3X1)                                          0.08       0.65 r
  U398/Q (OR3X1)                                          0.08       0.72 r
  U399/Q (OR3X1)                                          0.08       0.80 r
  U400/Q (OR3X1)                                          0.08       0.88 r
  U401/Q (OR3X1)                                          0.07       0.95 r
  U403/QN (NAND4X0)                                       0.13       1.08 f
  U442/QN (NOR2X0)                                        0.08       1.15 r
  U392/ZN (INVX0)                                         0.08       1.24 f
  U443/QN (NOR2X0)                                        0.04       1.28 r
  U716/Q (MUX21X1)                                        0.07       1.34 r
  U717/Q (AO21X1)                                         0.05       1.39 r
  byte_controller/bit_controller/cnt_reg[4]/D (DFFARX1)
                                                          0.00       1.39 r
  data arrival time                                                  1.39

  clock wb_clk_i (rise edge)                              1.70       1.70
  clock network delay (ideal)                             0.25       1.95
  clock uncertainty                                      -0.30       1.65
  byte_controller/bit_controller/cnt_reg[4]/CLK (DFFARX1)
                                                          0.00       1.65 r
  library setup time                                     -0.06       1.59
  data required time                                                 1.59
  --------------------------------------------------------------------------
  data required time                                                 1.59
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


  Startpoint: byte_controller/bit_controller/cnt_reg[0]
              (rising edge-triggered flip-flop clocked by wb_clk_i)
  Endpoint: byte_controller/bit_controller/cnt_reg[6]
            (rising edge-triggered flip-flop clocked by wb_clk_i)
  Path Group: wb_clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     8000                  saed90nm_max_lth

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.25       0.25
  byte_controller/bit_controller/cnt_reg[0]/CLK (DFFARX1)
                                                          0.00       0.25 r
  byte_controller/bit_controller/cnt_reg[0]/Q (DFFARX1)
                                                          0.15       0.40 r
  U395/Q (OR4X1)                                          0.10       0.50 r
  U396/Q (OR3X1)                                          0.08       0.57 r
  U397/Q (OR3X1)                                          0.08       0.65 r
  U398/Q (OR3X1)                                          0.08       0.72 r
  U399/Q (OR3X1)                                          0.08       0.80 r
  U400/Q (OR3X1)                                          0.08       0.88 r
  U401/Q (OR3X1)                                          0.07       0.95 r
  U403/QN (NAND4X0)                                       0.13       1.08 f
  U442/QN (NOR2X0)                                        0.08       1.15 r
  U392/ZN (INVX0)                                         0.08       1.24 f
  U470/QN (NOR2X0)                                        0.04       1.28 r
  U718/Q (MUX21X1)                                        0.07       1.34 r
  U719/Q (AO21X1)                                         0.05       1.39 r
  byte_controller/bit_controller/cnt_reg[6]/D (DFFARX1)
                                                          0.00       1.39 r
  data arrival time                                                  1.39

  clock wb_clk_i (rise edge)                              1.70       1.70
  clock network delay (ideal)                             0.25       1.95
  clock uncertainty                                      -0.30       1.65
  byte_controller/bit_controller/cnt_reg[6]/CLK (DFFARX1)
                                                          0.00       1.65 r
  library setup time                                     -0.06       1.59
  data required time                                                 1.59
  --------------------------------------------------------------------------
  data required time                                                 1.59
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


  Startpoint: byte_controller/bit_controller/cnt_reg[0]
              (rising edge-triggered flip-flop clocked by wb_clk_i)
  Endpoint: byte_controller/bit_controller/cnt_reg[8]
            (rising edge-triggered flip-flop clocked by wb_clk_i)
  Path Group: wb_clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     8000                  saed90nm_max_lth

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.25       0.25
  byte_controller/bit_controller/cnt_reg[0]/CLK (DFFARX1)
                                                          0.00       0.25 r
  byte_controller/bit_controller/cnt_reg[0]/Q (DFFARX1)
                                                          0.15       0.40 r
  U395/Q (OR4X1)                                          0.10       0.50 r
  U396/Q (OR3X1)                                          0.08       0.57 r
  U397/Q (OR3X1)                                          0.08       0.65 r
  U398/Q (OR3X1)                                          0.08       0.72 r
  U399/Q (OR3X1)                                          0.08       0.80 r
  U400/Q (OR3X1)                                          0.08       0.88 r
  U401/Q (OR3X1)                                          0.07       0.95 r
  U403/QN (NAND4X0)                                       0.13       1.08 f
  U442/QN (NOR2X0)                                        0.08       1.15 r
  U392/ZN (INVX0)                                         0.08       1.24 f
  U455/QN (NOR2X0)                                        0.04       1.28 r
  U720/Q (MUX21X1)                                        0.07       1.34 r
  U721/Q (AO21X1)                                         0.05       1.39 r
  byte_controller/bit_controller/cnt_reg[8]/D (DFFARX1)
                                                          0.00       1.39 r
  data arrival time                                                  1.39

  clock wb_clk_i (rise edge)                              1.70       1.70
  clock network delay (ideal)                             0.25       1.95
  clock uncertainty                                      -0.30       1.65
  byte_controller/bit_controller/cnt_reg[8]/CLK (DFFARX1)
                                                          0.00       1.65 r
  library setup time                                     -0.06       1.59
  data required time                                                 1.59
  --------------------------------------------------------------------------
  data required time                                                 1.59
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


  Startpoint: byte_controller/bit_controller/cnt_reg[0]
              (rising edge-triggered flip-flop clocked by wb_clk_i)
  Endpoint: byte_controller/bit_controller/cnt_reg[10]
            (rising edge-triggered flip-flop clocked by wb_clk_i)
  Path Group: wb_clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     8000                  saed90nm_max_lth

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.25       0.25
  byte_controller/bit_controller/cnt_reg[0]/CLK (DFFARX1)
                                                          0.00       0.25 r
  byte_controller/bit_controller/cnt_reg[0]/Q (DFFARX1)
                                                          0.15       0.40 r
  U395/Q (OR4X1)                                          0.10       0.50 r
  U396/Q (OR3X1)                                          0.08       0.57 r
  U397/Q (OR3X1)                                          0.08       0.65 r
  U398/Q (OR3X1)                                          0.08       0.72 r
  U399/Q (OR3X1)                                          0.08       0.80 r
  U400/Q (OR3X1)                                          0.08       0.88 r
  U401/Q (OR3X1)                                          0.07       0.95 r
  U403/QN (NAND4X0)                                       0.13       1.08 f
  U442/QN (NOR2X0)                                        0.08       1.15 r
  U392/ZN (INVX0)                                         0.08       1.24 f
  U460/QN (NOR2X0)                                        0.04       1.28 r
  U722/Q (MUX21X1)                                        0.07       1.34 r
  U723/Q (AO21X1)                                         0.05       1.39 r
  byte_controller/bit_controller/cnt_reg[10]/D (DFFARX1)
                                                          0.00       1.39 r
  data arrival time                                                  1.39

  clock wb_clk_i (rise edge)                              1.70       1.70
  clock network delay (ideal)                             0.25       1.95
  clock uncertainty                                      -0.30       1.65
  byte_controller/bit_controller/cnt_reg[10]/CLK (DFFARX1)
                                                          0.00       1.65 r
  library setup time                                     -0.06       1.59
  data required time                                                 1.59
  --------------------------------------------------------------------------
  data required time                                                 1.59
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


  Startpoint: byte_controller/bit_controller/cnt_reg[0]
              (rising edge-triggered flip-flop clocked by wb_clk_i)
  Endpoint: byte_controller/bit_controller/cnt_reg[12]
            (rising edge-triggered flip-flop clocked by wb_clk_i)
  Path Group: wb_clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     8000                  saed90nm_max_lth

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.25       0.25
  byte_controller/bit_controller/cnt_reg[0]/CLK (DFFARX1)
                                                          0.00       0.25 r
  byte_controller/bit_controller/cnt_reg[0]/Q (DFFARX1)
                                                          0.15       0.40 r
  U395/Q (OR4X1)                                          0.10       0.50 r
  U396/Q (OR3X1)                                          0.08       0.57 r
  U397/Q (OR3X1)                                          0.08       0.65 r
  U398/Q (OR3X1)                                          0.08       0.72 r
  U399/Q (OR3X1)                                          0.08       0.80 r
  U400/Q (OR3X1)                                          0.08       0.88 r
  U401/Q (OR3X1)                                          0.07       0.95 r
  U403/QN (NAND4X0)                                       0.13       1.08 f
  U442/QN (NOR2X0)                                        0.08       1.15 r
  U392/ZN (INVX0)                                         0.08       1.24 f
  U465/QN (NOR2X0)                                        0.04       1.28 r
  U724/Q (MUX21X1)                                        0.07       1.34 r
  U725/Q (AO21X1)                                         0.05       1.39 r
  byte_controller/bit_controller/cnt_reg[12]/D (DFFARX1)
                                                          0.00       1.39 r
  data arrival time                                                  1.39

  clock wb_clk_i (rise edge)                              1.70       1.70
  clock network delay (ideal)                             0.25       1.95
  clock uncertainty                                      -0.30       1.65
  byte_controller/bit_controller/cnt_reg[12]/CLK (DFFARX1)
                                                          0.00       1.65 r
  library setup time                                     -0.06       1.59
  data required time                                                 1.59
  --------------------------------------------------------------------------
  data required time                                                 1.59
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


  Startpoint: byte_controller/bit_controller/cnt_reg[0]
              (rising edge-triggered flip-flop clocked by wb_clk_i)
  Endpoint: byte_controller/bit_controller/cnt_reg[14]
            (rising edge-triggered flip-flop clocked by wb_clk_i)
  Path Group: wb_clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     8000                  saed90nm_max_lth

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.25       0.25
  byte_controller/bit_controller/cnt_reg[0]/CLK (DFFARX1)
                                                          0.00       0.25 r
  byte_controller/bit_controller/cnt_reg[0]/Q (DFFARX1)
                                                          0.15       0.40 r
  U395/Q (OR4X1)                                          0.10       0.50 r
  U396/Q (OR3X1)                                          0.08       0.57 r
  U397/Q (OR3X1)                                          0.08       0.65 r
  U398/Q (OR3X1)                                          0.08       0.72 r
  U399/Q (OR3X1)                                          0.08       0.80 r
  U400/Q (OR3X1)                                          0.08       0.88 r
  U401/Q (OR3X1)                                          0.07       0.95 r
  U403/QN (NAND4X0)                                       0.13       1.08 f
  U442/QN (NOR2X0)                                        0.08       1.15 r
  U392/ZN (INVX0)                                         0.08       1.24 f
  U452/QN (NOR2X0)                                        0.04       1.27 r
  U705/Q (MUX21X1)                                        0.07       1.34 r
  U706/Q (AO21X1)                                         0.05       1.39 r
  byte_controller/bit_controller/cnt_reg[14]/D (DFFARX1)
                                                          0.00       1.39 r
  data arrival time                                                  1.39

  clock wb_clk_i (rise edge)                              1.70       1.70
  clock network delay (ideal)                             0.25       1.95
  clock uncertainty                                      -0.30       1.65
  byte_controller/bit_controller/cnt_reg[14]/CLK (DFFARX1)
                                                          0.00       1.65 r
  library setup time                                     -0.06       1.59
  data required time                                                 1.59
  --------------------------------------------------------------------------
  data required time                                                 1.59
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


  Startpoint: byte_controller/bit_controller/cnt_reg[0]
              (rising edge-triggered flip-flop clocked by wb_clk_i)
  Endpoint: byte_controller/bit_controller/cnt_reg[5]
            (rising edge-triggered flip-flop clocked by wb_clk_i)
  Path Group: wb_clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     8000                  saed90nm_max_lth

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.25       0.25
  byte_controller/bit_controller/cnt_reg[0]/CLK (DFFARX1)
                                                          0.00       0.25 r
  byte_controller/bit_controller/cnt_reg[0]/Q (DFFARX1)
                                                          0.15       0.40 r
  U395/Q (OR4X1)                                          0.10       0.50 r
  U396/Q (OR3X1)                                          0.08       0.57 r
  U397/Q (OR3X1)                                          0.08       0.65 r
  U398/Q (OR3X1)                                          0.08       0.72 r
  U399/Q (OR3X1)                                          0.08       0.80 r
  U400/Q (OR3X1)                                          0.08       0.88 r
  U401/Q (OR3X1)                                          0.07       0.95 r
  U403/QN (NAND4X0)                                       0.13       1.08 f
  U449/ZN (INVX0)                                         0.07       1.14 r
  U471/Q (OA21X1)                                         0.07       1.22 r
  U472/Q (OA221X1)                                        0.08       1.30 r
  U473/QN (NOR2X0)                                        0.03       1.33 f
  U332/QN (NAND2X0)                                       0.02       1.35 r
  byte_controller/bit_controller/cnt_reg[5]/D (DFFARX1)
                                                          0.00       1.35 r
  data arrival time                                                  1.35

  clock wb_clk_i (rise edge)                              1.70       1.70
  clock network delay (ideal)                             0.25       1.95
  clock uncertainty                                      -0.30       1.65
  byte_controller/bit_controller/cnt_reg[5]/CLK (DFFARX1)
                                                          0.00       1.65 r
  library setup time                                     -0.07       1.58
  data required time                                                 1.58
  --------------------------------------------------------------------------
  data required time                                                 1.58
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.23


  Startpoint: byte_controller/bit_controller/cnt_reg[0]
              (rising edge-triggered flip-flop clocked by wb_clk_i)
  Endpoint: byte_controller/bit_controller/cnt_reg[7]
            (rising edge-triggered flip-flop clocked by wb_clk_i)
  Path Group: wb_clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     8000                  saed90nm_max_lth

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.25       0.25
  byte_controller/bit_controller/cnt_reg[0]/CLK (DFFARX1)
                                                          0.00       0.25 r
  byte_controller/bit_controller/cnt_reg[0]/Q (DFFARX1)
                                                          0.15       0.40 r
  U395/Q (OR4X1)                                          0.10       0.50 r
  U396/Q (OR3X1)                                          0.08       0.57 r
  U397/Q (OR3X1)                                          0.08       0.65 r
  U398/Q (OR3X1)                                          0.08       0.72 r
  U399/Q (OR3X1)                                          0.08       0.80 r
  U400/Q (OR3X1)                                          0.08       0.88 r
  U401/Q (OR3X1)                                          0.07       0.95 r
  U403/QN (NAND4X0)                                       0.13       1.08 f
  U449/ZN (INVX0)                                         0.07       1.14 r
  U456/Q (OA21X1)                                         0.07       1.22 r
  U457/Q (OA221X1)                                        0.08       1.30 r
  U458/QN (NOR2X0)                                        0.03       1.33 f
  U331/QN (NAND2X0)                                       0.02       1.35 r
  byte_controller/bit_controller/cnt_reg[7]/D (DFFARX1)
                                                          0.00       1.35 r
  data arrival time                                                  1.35

  clock wb_clk_i (rise edge)                              1.70       1.70
  clock network delay (ideal)                             0.25       1.95
  clock uncertainty                                      -0.30       1.65
  byte_controller/bit_controller/cnt_reg[7]/CLK (DFFARX1)
                                                          0.00       1.65 r
  library setup time                                     -0.07       1.58
  data required time                                                 1.58
  --------------------------------------------------------------------------
  data required time                                                 1.58
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.23


  Startpoint: byte_controller/bit_controller/cnt_reg[0]
              (rising edge-triggered flip-flop clocked by wb_clk_i)
  Endpoint: byte_controller/bit_controller/cnt_reg[9]
            (rising edge-triggered flip-flop clocked by wb_clk_i)
  Path Group: wb_clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     8000                  saed90nm_max_lth

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.25       0.25
  byte_controller/bit_controller/cnt_reg[0]/CLK (DFFARX1)
                                                          0.00       0.25 r
  byte_controller/bit_controller/cnt_reg[0]/Q (DFFARX1)
                                                          0.15       0.40 r
  U395/Q (OR4X1)                                          0.10       0.50 r
  U396/Q (OR3X1)                                          0.08       0.57 r
  U397/Q (OR3X1)                                          0.08       0.65 r
  U398/Q (OR3X1)                                          0.08       0.72 r
  U399/Q (OR3X1)                                          0.08       0.80 r
  U400/Q (OR3X1)                                          0.08       0.88 r
  U401/Q (OR3X1)                                          0.07       0.95 r
  U403/QN (NAND4X0)                                       0.13       1.08 f
  U449/ZN (INVX0)                                         0.07       1.14 r
  U461/Q (OA21X1)                                         0.07       1.22 r
  U462/Q (OA221X1)                                        0.08       1.30 r
  U463/QN (NOR2X0)                                        0.03       1.33 f
  U329/QN (NAND2X0)                                       0.02       1.35 r
  byte_controller/bit_controller/cnt_reg[9]/D (DFFARX1)
                                                          0.00       1.35 r
  data arrival time                                                  1.35

  clock wb_clk_i (rise edge)                              1.70       1.70
  clock network delay (ideal)                             0.25       1.95
  clock uncertainty                                      -0.30       1.65
  byte_controller/bit_controller/cnt_reg[9]/CLK (DFFARX1)
                                                          0.00       1.65 r
  library setup time                                     -0.07       1.58
  data required time                                                 1.58
  --------------------------------------------------------------------------
  data required time                                                 1.58
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.23


1
