INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LiuUtin/Desktop/Logic_Design_Lab/Lab_1/Advance/Lab1_111060013_Dmux_1x4_4bit/Lab1_111060013_Dmux_1x4_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmux_1x4_4bit
INFO: [VRFC 10-311] analyzing module Dmux_1x2_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LiuUtin/Desktop/Logic_Design_Lab/Lab_1/Advance/Lab1_111060013_Dmux_1x4_4bit/Lab1_111060013_Dmux_1x4_4bit.srcs/sources_1/new/Lab1_111060013_Dmux_1x4_4bit_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab1_111060013_Dmux_1x4_4bit_t
