// Seed: 1427644036
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign module_1.id_1 = 0;
  assign id_5 = -1;
  assign id_5 = id_4;
  wand id_6 = id_3 + id_4 && id_6;
  assign id_1 = 1;
endmodule
module module_1 (
    output uwire id_0,
    input  wire  id_1,
    input  tri   id_2,
    input  wand  id_3,
    input  tri0  id_4,
    input  wand  id_5,
    output tri1  id_6,
    output wor   id_7
);
  id_9(
      .id_0(-1), .id_1(-1 - -1)
  );
  wire id_10;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_10,
      id_10
  );
endmodule
