Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,2669
design__instance__area,39731.7
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.001264606136828661
power__switching__total,0.00029060515225864947
power__leakage__total,0.0000017252943962375866
power__total,0.0015569365350529552
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.26922373425967383
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.27194997024047096
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10870449292837873
timing__setup__ws__corner:nom_fast_1p32V_m40C,14.422638602744316
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.108704
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,17.557487
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2967244034466209
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.3029760139639415
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6104865674667563
timing__setup__ws__corner:nom_slow_1p08V_125C,12.539260651396733
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.610487
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,14.426733
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2796360167017516
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2837809234591131
timing__hold__ws__corner:nom_typ_1p20V_25C,0.29531450343219906
timing__setup__ws__corner:nom_typ_1p20V_25C,13.726629110781277
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.295314
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,16.395018
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.26922373425967383
clock__skew__worst_setup,0.27194997024047096
timing__hold__ws,0.10870449292837873
timing__setup__ws,12.539260651396733
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.108704
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,14.426733
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 313.74
design__core__bbox,2.88 3.78 199.2 309.96
design__io,45
design__die__area,63400.6
design__core__area,60109.3
design__instance__count__stdcell,2669
design__instance__area__stdcell,39731.7
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.660992
design__instance__utilization__stdcell,0.660992
design__rows,81
design__rows:CoreSite,81
design__sites,33129
design__sites:CoreSite,33129
design__instance__count__class:buffer,8
design__instance__area__class:buffer,63.504
design__instance__count__class:inverter,414
design__instance__area__class:inverter,2282.52
design__instance__count__class:sequential_cell,313
design__instance__area__class:sequential_cell,14765.6
design__instance__count__class:multi_input_combinational_cell,1226
design__instance__area__class:multi_input_combinational_cell,12570.2
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,640
design__instance__area__class:timing_repair_buffer,9447.58
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,56164.9
design__violations,0
design__instance__count__class:clock_buffer,57
design__instance__area__class:clock_buffer,517.104
design__instance__count__class:clock_inverter,11
design__instance__area__class:clock_inverter,85.2768
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,487
antenna__violating__nets,2
antenna__violating__pins,2
route__antenna_violation__count,2
antenna_diodes_count,0
route__net,2984
route__net__special,2
route__drc_errors__iter:0,1251
route__wirelength__iter:0,60959
route__drc_errors__iter:1,496
route__wirelength__iter:1,60208
route__drc_errors__iter:2,504
route__wirelength__iter:2,60001
route__drc_errors__iter:3,48
route__wirelength__iter:3,59779
route__drc_errors__iter:4,0
route__wirelength__iter:4,59750
route__drc_errors,0
route__wirelength,59750
route__vias,15581
route__vias__singlecut,15581
route__vias__multicut,0
design__disconnected_pin__count,15
design__critical_disconnected_pin__count,0
route__wirelength__max,437.89
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,309
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,309
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,309
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,309
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.00002161
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000197716
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000816591
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000197716
design_powergrid__voltage__worst,0.0000197716
design_powergrid__voltage__worst__net:VPWR,1.19998
design_powergrid__drop__worst,0.00002161
design_powergrid__drop__worst__net:VPWR,0.00002161
design_powergrid__voltage__worst__net:VGND,0.0000197716
design_powergrid__drop__worst__net:VGND,0.0000197716
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00000921999999999999981571165152960389832514920271933078765869140625
ir__drop__worst,0.00002159999999999999986959216269344352667758357711136341094970703125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
