#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\FPGA\PANGOMICRO\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19045
#Hostname: FLY-TT-G14LAPTOP
Generated by Fabric Compiler (version 2022.1 build 99559) at Mon Aug  7 10:03:09 2023
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ddr_test_top.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ddr_test_top.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ddr_test_top.v(line number: 10)] Analyzing module test_ddr (library work)
I: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ddr_test_top.v(line number: 30)] Convert attribute name from syn_keep to PAP_KEEP
W: Verilog-2018: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ddr_test_top.v(line number: 30)] The value type of attribute syn_keep is illegal, ignore the attribute
W: Verilog-2015: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ddr_test_top.v(line number: 1164)] eth0_img_de is already declared in this scope
W: Verilog-2015: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ddr_test_top.v(line number: 1165)] eth0_img_data is already declared in this scope
W: Verilog-2006: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ddr_test_top.v(line number: 107)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ddr_test_top.v(line number: 108)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ddr_test_top.v(line number: 109)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ddr_test_top.v(line number: 110)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ddr_test_top.v(line number: 112)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ddr_test_top.v(line number: 113)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ddr_test_top.v(line number: 114)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ddr_test_top.v(line number: 116)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ddr_test_top.v(line number: 117)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ddr_test_top.v(line number: 118)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ddr_test_top.v(line number: 120)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ddr_test_top.v(line number: 121)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ddr_test_top.v(line number: 122)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ddr_test_top.v(line number: 124)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ddr_test_top.v(line number: 126)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ddr_test_top.v(line number: 128)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ddr_test_top.v(line number: 133)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ddr_test_top.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/axi_m.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/axi_m.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/axi_m.v(line number: 2)] Analyzing module AXI_FULL_M (library work)
W: Verilog-2006: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/axi_m.v(line number: 54)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/axi_m.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/rw_fifo_ctrl.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/rw_fifo_ctrl.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/rw_fifo_ctrl.v(line number: 1)] Analyzing module rw_fifo_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/rw_fifo_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/sync_generator.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/sync_generator.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/sync_generator.v(line number: 37)] Analyzing module sync_generator (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/sync_generator.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/hdmi_ctrl.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/hdmi_ctrl.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/hdmi_ctrl.v(line number: 22)] Analyzing module hdmi_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/hdmi_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ms7200_ctrl.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ms7200_ctrl.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ms7200_ctrl.v(line number: 22)] Analyzing module ms7200_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ms7200_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ms7210_ctrl.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ms7210_ctrl.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ms7210_ctrl.v(line number: 22)] Analyzing module ms7210_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ms7210_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/iic_rx_driver.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/iic_rx_driver.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/iic_rx_driver.v(line number: 28)] Analyzing module iic_rx_driver (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/iic_rx_driver.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/iic_tx_driver.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/iic_tx_driver.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/iic_tx_driver.v(line number: 28)] Analyzing module iic_tx_driver (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/iic_tx_driver.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/video_zoom.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/video_zoom.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/video_zoom.v(line number: 4)] Analyzing module video_zoom (library work)
W: Verilog-2006: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/video_zoom.v(line number: 19)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/video_zoom.v(line number: 20)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/video_zoom.v(line number: 21)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/video_zoom.v(line number: 23)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/video_zoom.v(line number: 24)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/video_zoom.v(line number: 25)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/video_zoom.v(line number: 26)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/video_zoom.v(line number: 28)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/video_zoom.v(line number: 29)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/video_zoom.v(line number: 30)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/video_zoom.v(line number: 31)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/video_zoom.v(line number: 34)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/video_zoom.v(line number: 35)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/video_zoom.v(line number: 37)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/video_zoom.v(line number: 38)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/video_zoom.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/axi_m_arbitration.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/axi_m_arbitration.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/axi_m_arbitration.v(line number: 1)] Analyzing module axi_m_arbitration (library work)
W: Verilog-2006: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/axi_m_arbitration.v(line number: 84)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/axi_m_arbitration.v(line number: 85)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/axi_m_arbitration.v(line number: 86)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/axi_m_arbitration.v(line number: 87)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/axi_m_arbitration.v(line number: 94)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/axi_m_arbitration.v(line number: 95)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/axi_m_arbitration.v(line number: 96)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/axi_m_arbitration.v(line number: 97)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/axi_m_arbitration.v(line number: 98)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/axi_m_arbitration.v(line number: 99)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/axi_m_arbitration.v(line number: 100)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/axi_m_arbitration.v(line number: 101)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/axi_m_arbitration.v(line number: 102)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/axi_m_arbitration.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ov5640_reg_config.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ov5640_reg_config.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ov5640_reg_config.v(line number: 22)] Analyzing module ov5640_reg_config (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ov5640_reg_config.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/i2c_com.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/i2c_com.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/i2c_com.v(line number: 21)] Analyzing module i2c_com (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/i2c_com.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ov5640_power_on_delay.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ov5640_power_on_delay.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ov5640_power_on_delay.v(line number: 22)] Analyzing module ov5640_power_on_delay (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ov5640_power_on_delay.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/cmos_8_16bit.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/cmos_8_16bit.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/cmos_8_16bit.v(line number: 24)] Analyzing module cmos_8_16bit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/cmos_8_16bit.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/pcie_dma_ctrl.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/pcie_dma_ctrl.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/pcie_dma_ctrl.v(line number: 1)] Analyzing module pcie_dma_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/pcie_dma_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ov5640_reg_cfg_0.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ov5640_reg_cfg_0.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ov5640_reg_cfg_0.v(line number: 2)] Analyzing module ov5640_reg_cfg_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ov5640_reg_cfg_0.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/gmii_to_rgmii.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/gmii_to_rgmii.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/gmii_to_rgmii.v(line number: 3)] Analyzing module gmii_to_rgmii (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/gmii_to_rgmii.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/udp_top.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/udp_top.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/udp_top.v(line number: 1)] Analyzing module udp_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/udp_top.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/udp_rx.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/udp_rx.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/udp_rx.v(line number: 1)] Analyzing module udp_rx (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/udp_rx.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/udp_tx.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/udp_tx.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/udp_tx.v(line number: 1)] Analyzing module udp_tx (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/udp_tx.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/crc32_d8.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/crc32_d8.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/crc32_d8.v(line number: 22)] Analyzing module crc32_d8 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/crc32_d8.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/eth_img_pkt.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/eth_img_pkt.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/eth_img_pkt.v(line number: 1)] Analyzing module eth_img_pkt (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/eth_img_pkt.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/vesa_debug.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/vesa_debug.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/vesa_debug.v(line number: 1)] Analyzing module vesa_debug (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/vesa_debug.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/eth_img_rec.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/eth_img_rec.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/eth_img_rec.v(line number: 1)] Analyzing module eth_img_rec (library work)
W: Verilog-2006: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/eth_img_rec.v(line number: 17)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/eth_img_rec.v(line number: 18)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/eth_img_rec.v(line number: 19)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/eth_img_rec.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/ddr_test.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/ddr_test.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/ddr_test.v(line number: 9)] Analyzing module ddr_test (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/ddr_test.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/ddr_test_ddrphy_top.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/ddr_test_ddrphy_top.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/ddr_test_ddrphy_top.v(line number: 10)] Analyzing module ddr_test_ddrphy_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/ddr_test_ddrphy_top.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ipsxb_rst_sync_v1_1.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ipsxb_rst_sync_v1_1.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ipsxb_rst_sync_v1_1.v(line number: 10)] Analyzing module ipsxb_rst_sync_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ipsxb_rst_sync_v1_1.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_calib_mux_v1_3.vp
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_calib_mux_v1_3.vp
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_calib_mux_v1_3.vp(line number: 145)] Analyzing module ipsxb_ddrphy_calib_mux_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_calib_mux_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp(line number: 327)] Analyzing module ipsxb_ddrphy_calib_top_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_control_path_adj_v1_0.vp
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_control_path_adj_v1_0.vp
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_control_path_adj_v1_0.vp(line number: 150)] Analyzing module ipsxb_ddrphy_control_path_adj_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_control_path_adj_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 360)] Analyzing module ipsxb_ddrphy_data_slice_v1_4 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3.vp
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3.vp
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3.vp(line number: 98)] Analyzing module ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp(line number: 234)] Analyzing module ipsxb_ddrphy_data_slice_wrlvl_v1_4 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp(line number: 259)] Analyzing module ipsxb_ddrphy_dfi_v1_4 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_dll_update_ctrl_v1_0.vp
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_dll_update_ctrl_v1_0.vp
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_dll_update_ctrl_v1_0.vp(line number: 96)] Analyzing module ipsxb_ddrphy_dll_update_ctrl_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_dll_update_ctrl_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp(line number: 305)] Analyzing module ipsxb_ddrphy_dqsi_rdel_cal_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp(line number: 156)] Analyzing module ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp(line number: 192)] Analyzing module ipsxb_ddrphy_dqs_rddata_align_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_drift_ctrl_v1_3.vp
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_drift_ctrl_v1_3.vp
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_drift_ctrl_v1_3.vp(line number: 197)] Analyzing module ipsxb_ddrphy_drift_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_drift_ctrl_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_gate_update_ctrl_v1_3.vp
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_gate_update_ctrl_v1_3.vp
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_gate_update_ctrl_v1_3.vp(line number: 93)] Analyzing module ipsxb_ddrphy_gate_update_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_gate_update_ctrl_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp(line number: 269)] Analyzing module ipsxb_ddrphy_gatecal_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp(line number: 135)] Analyzing module ipsxb_ddrphy_info_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp(line number: 258)] Analyzing module ipsxb_ddrphy_init_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_main_ctrl_v1_3.vp
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_main_ctrl_v1_3.vp
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_main_ctrl_v1_3.vp(line number: 118)] Analyzing module ipsxb_ddrphy_main_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_main_ctrl_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp(line number: 505)] Analyzing module ipsxb_ddrphy_rdcal_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp(line number: 184)] Analyzing module ipsxb_ddrphy_reset_ctrl_v1_4 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp(line number: 62)] Analyzing module ipsxb_ddrphy_rst_debounce_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_slice_rddata_align_v1_0.vp
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_slice_rddata_align_v1_0.vp
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_slice_rddata_align_v1_0.vp(line number: 117)] Analyzing module ipsxb_ddrphy_slice_rddata_align_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_slice_rddata_align_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_training_ctrl_v1_0.vp
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_training_ctrl_v1_0.vp
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_training_ctrl_v1_0.vp(line number: 64)] Analyzing module ipsxb_ddrphy_training_ctrl_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_training_ctrl_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_upcal_v1_4.vp
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_upcal_v1_4.vp
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_upcal_v1_4.vp(line number: 414)] Analyzing module ipsxb_ddrphy_upcal_v1_4 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_upcal_v1_4.vp successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_wdata_path_adj_v1_0.vp
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_wdata_path_adj_v1_0.vp
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_wdata_path_adj_v1_0.vp(line number: 150)] Analyzing module ipsxb_ddrphy_wdata_path_adj_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_wdata_path_adj_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp(line number: 173)] Analyzing module ipsxb_ddrphy_wrlvl_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 9)] Analyzing module ipsxb_ddrphy_slice_top_v1_4 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/pll/ipsxb_ddrphy_pll_v1_0.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/pll/ipsxb_ddrphy_pll_v1_0.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 20)] Analyzing module ipsxb_ddrphy_pll_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/pll/ipsxb_ddrphy_pll_v1_0.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_apb_cross_v1_2.vp
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_apb_cross_v1_2.vp
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_apb_cross_v1_2.vp(line number: 145)] Analyzing module ipsxb_mcdq_apb_cross_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_apb_cross_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp(line number: 101)] Analyzing module ipsxb_mcdq_calib_delay_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_cfg_apb_v1_2.vp
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_cfg_apb_v1_2.vp
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_cfg_apb_v1_2.vp(line number: 559)] Analyzing module ipsxb_mcdq_cfg_apb_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_cfg_apb_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp(line number: 243)] Analyzing module ipsxb_mcdq_dcd_bm_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_rowaddr_v1_2.vp
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_rowaddr_v1_2.vp
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_rowaddr_v1_2.vp(line number: 76)] Analyzing module ipsxb_mcdq_dcd_rowaddr_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_rowaddr_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp(line number: 209)] Analyzing module ipsxb_mcdq_dcd_sm_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_top_v1_2.vp
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_top_v1_2.vp
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_top_v1_2.vp(line number: 174)] Analyzing module ipsxb_mcdq_dcd_top_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_top_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 643)] Analyzing module ipsxb_mcdq_dcp_back_ctrl_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp(line number: 298)] Analyzing module ipsxb_mcdq_dcp_buf_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp(line number: 210)] Analyzing module ipsxb_mcdq_dcp_out_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_top_v1_2.vp
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_top_v1_2.vp
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_top_v1_2.vp(line number: 329)] Analyzing module ipsxb_mcdq_dcp_top_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_top_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp(line number: 432)] Analyzing module ipsxb_mcdq_dfi_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_lp_v1_2.vp
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_lp_v1_2.vp
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_lp_v1_2.vp(line number: 315)] Analyzing module ipsxb_mcdq_lp_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_lp_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_mrs_v1_2.vp
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_mrs_v1_2.vp
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_mrs_v1_2.vp(line number: 321)] Analyzing module ipsxb_mcdq_mrs_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_mrs_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_prefetch_fifo_v1_2.vp
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_prefetch_fifo_v1_2.vp
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_prefetch_fifo_v1_2.vp(line number: 95)] Analyzing module ipsxb_mcdq_prefetch_fifo_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_prefetch_fifo_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_rdatapath_v1_2.vp
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_rdatapath_v1_2.vp
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_rdatapath_v1_2.vp(line number: 83)] Analyzing module ipsxb_mcdq_rdatapath_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_rdatapath_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp(line number: 78)] Analyzing module ipsxb_mcdq_reg_fifo2_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp(line number: 271)] Analyzing module ipsxb_mcdq_ui_axi_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_wdatapath_v1_2.vp
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_wdatapath_v1_2.vp
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_wdatapath_v1_2.vp(line number: 171)] Analyzing module ipsxb_mcdq_wdatapath_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_wdatapath_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_align_v1_2.vp
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_align_v1_2.vp
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_align_v1_2.vp(line number: 140)] Analyzing module ipsxb_mcdq_wdp_align_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_align_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_dcp_v1_2.vp
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_dcp_v1_2.vp
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_dcp_v1_2.vp(line number: 133)] Analyzing module ipsxb_mcdq_wdp_dcp_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_dcp_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 619)] Analyzing module ipsxb_mcdq_wrapper_v1_2a (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Analyzing module ipsxb_mcdq_com_timing_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_timing_v1_2.vp
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_timing_v1_2.vp
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_timing_v1_2.vp(line number: 128)] Analyzing module ipsxb_mcdq_tfaw_timing_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_timing_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp(line number: 68)] Analyzing module ipsxb_mcdq_tfaw_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act2wr_pass_v1_2.vp
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act2wr_pass_v1_2.vp
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act2wr_pass_v1_2.vp(line number: 115)] Analyzing module ipsxb_mcdq_timing_act2wr_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act2wr_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act_pass_v1_2.vp
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act_pass_v1_2.vp
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act_pass_v1_2.vp(line number: 92)] Analyzing module ipsxb_mcdq_timing_act_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Analyzing module ipsxb_mcdq_timing_pre_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_rd_pass_v1_2.vp
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_rd_pass_v1_2.vp
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_rd_pass_v1_2.vp(line number: 128)] Analyzing module ipsxb_mcdq_timing_rd_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_rd_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_ref_pass_v1_2.vp
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_ref_pass_v1_2.vp
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_ref_pass_v1_2.vp(line number: 90)] Analyzing module ipsxb_mcdq_timing_ref_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_ref_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_wr_pass_v1_2.vp
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_wr_pass_v1_2.vp
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_wr_pass_v1_2.vp(line number: 127)] Analyzing module ipsxb_mcdq_timing_wr_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_wr_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp(line number: 149)] Analyzing module ipsxb_mcdq_trc_timing_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v(line number: 20)] Analyzing module ipsxb_distributed_fifo_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v(line number: 18)] Analyzing module ipsxb_distributed_fifo_ctr_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v(line number: 21)] Analyzing module ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 22)] Analyzing module ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0 (library work)
I: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 31)] Convert attribute name from syn_ramstyle to PAP_RAM_STYLE
W: Verilog-2010: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 59)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 64)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 70)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_fifo_ctrl_v1_3.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_fifo_ctrl_v1_3.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Analyzing module ipml_fifo_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_fifo_ctrl_v1_3.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 20)] Analyzing module ipml_sdpram_v1_6_write_ddr_fifo (library work)
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 309)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 310)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 313)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 317)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 321)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 325)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 329)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 330)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 333)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 334)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 337)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 338)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 341)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 342)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 345)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 346)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 349)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 350)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 353)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 354)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 357)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 358)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 361)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 362)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 365)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 366)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 369)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 370)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 374)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 375)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 378)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 379)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 383)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 384)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 387)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 388)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 391)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 392)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 395)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 396)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 399)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 400)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 405)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 406)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 409)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 410)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 415)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 416)] Ignore 'system task' $finish
W: Verilog-2010: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 307)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_fifo_v1_6_write_ddr_fifo.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_fifo_v1_6_write_ddr_fifo.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_fifo_v1_6_write_ddr_fifo.v(line number: 25)] Analyzing module ipml_fifo_v1_6_write_ddr_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_fifo_v1_6_write_ddr_fifo.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/write_ddr_fifo.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/write_ddr_fifo.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/write_ddr_fifo.v(line number: 18)] Analyzing module write_ddr_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/write_ddr_fifo.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/eth_pkt_fifo.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/eth_pkt_fifo.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/eth_pkt_fifo.v(line number: 18)] Analyzing module eth_pkt_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/eth_pkt_fifo.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 20)] Analyzing module ipml_sdpram_v1_6_read_ddr_fifo (library work)
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 309)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 310)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 313)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 317)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 321)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 325)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 329)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 330)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 333)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 334)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 337)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 338)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 341)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 342)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 345)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 346)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 349)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 350)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 353)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 354)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 357)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 358)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 361)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 362)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 365)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 366)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 369)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 370)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 374)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 375)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 378)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 379)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 383)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 384)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 387)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 388)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 391)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 392)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 395)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 396)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 399)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 400)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 405)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 406)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 409)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 410)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 415)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 416)] Ignore 'system task' $finish
W: Verilog-2010: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 307)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_fifo_v1_6_read_ddr_fifo.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_fifo_v1_6_read_ddr_fifo.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_fifo_v1_6_read_ddr_fifo.v(line number: 25)] Analyzing module ipml_fifo_v1_6_read_ddr_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_fifo_v1_6_read_ddr_fifo.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/read_ddr_fifo.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/read_ddr_fifo.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/read_ddr_fifo.v(line number: 18)] Analyzing module read_ddr_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/read_ddr_fifo.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pll_cfg/pll_cfg.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pll_cfg/pll_cfg.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pll_cfg/pll_cfg.v(line number: 20)] Analyzing module pll_cfg (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pll_cfg/pll_cfg.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 20)] Analyzing module ipml_sdpram_v1_6_interpolation_ram (library work)
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 312)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 313)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 316)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 320)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 324)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 328)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 332)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 333)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 336)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 337)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 340)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 341)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 344)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 345)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 348)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 349)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 352)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 353)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 356)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 357)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 360)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 361)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 364)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 365)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 368)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 369)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 372)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 373)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 377)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 378)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 381)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 382)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 386)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 387)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 390)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 391)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 394)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 395)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 398)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 399)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 402)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 403)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 408)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 409)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 412)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 413)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 418)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 419)] Ignore 'system task' $finish
W: Verilog-2010: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 310)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/interpolation_ram.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/interpolation_ram.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/interpolation_ram.v(line number: 18)] Analyzing module interpolation_ram (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/interpolation_ram.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_apb_cross_v1_0.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_apb_cross_v1_0.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_apb_cross_v1_0.v(line number: 11)] Analyzing module ipsl_pcie_apb_cross_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_apb_cross_v1_0.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_apb_mux_v1_1.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_apb_mux_v1_1.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_apb_mux_v1_1.v(line number: 11)] Analyzing module ipsl_pcie_apb_mux_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_apb_mux_v1_1.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_apb2dbi_v1_0.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_apb2dbi_v1_0.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_apb2dbi_v1_0.v(line number: 11)] Analyzing module ipsl_pcie_apb2dbi_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_apb2dbi_v1_0.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_cfg_init_v1_3.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_cfg_init_v1_3.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_cfg_init_v1_3.v(line number: 11)] Analyzing module ipsl_pcie_cfg_init_v1_3 (library work)
I: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_cfg_init_v1_3.v(line number: 123)] Convert attribute name from syn_romstyle to PAP_RAM_STYLE
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_cfg_init_v1_3.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_hard_ctrl_v1_3.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_hard_ctrl_v1_3.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_hard_ctrl_v1_3.v(line number: 11)] Analyzing module ipsl_pcie_hard_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_hard_ctrl_v1_3.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_soft_phy_v1_2a.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_soft_phy_v1_2a.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_soft_phy_v1_2a.v(line number: 15)] Analyzing module ipsl_pcie_soft_phy_v1_2a (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_soft_phy_v1_2a.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_seio_intf_v1_0.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_seio_intf_v1_0.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_seio_intf_v1_0.v(line number: 11)] Analyzing module ipsl_pcie_seio_intf_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_seio_intf_v1_0.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_sync_v1_0.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_sync_v1_0.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_sync_v1_0.v(line number: 5)] Analyzing module ipsl_pcie_sync_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_sync_v1_0.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_top_v1_3.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_top_v1_3.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_top_v1_3.v(line number: 11)] Analyzing module ipsl_pcie_top_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_top_v1_3.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvd_ram/ipsl_pcie_ext_rcvd_ram.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvd_ram/ipsl_pcie_ext_rcvd_ram.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvd_ram/ipsl_pcie_ext_rcvd_ram.v(line number: 18)] Analyzing module ipsl_pcie_ext_rcvd_ram (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvd_ram/ipsl_pcie_ext_rcvd_ram.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvd_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvd_ram.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvd_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvd_ram.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvd_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvd_ram.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_ipsl_pcie_ext_rcvd_ram (library work)
I: Found Verilog include file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvd_ram/rtl/ipsl_pcie_ext_rcvd_ram_init_param.v
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvd_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvd_ram.v(line number: 314)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvd_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvd_ram.v(line number: 315)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvd_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvd_ram.v(line number: 318)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvd_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvd_ram.v(line number: 322)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvd_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvd_ram.v(line number: 326)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvd_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvd_ram.v(line number: 330)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvd_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvd_ram.v(line number: 334)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvd_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvd_ram.v(line number: 335)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvd_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvd_ram.v(line number: 338)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvd_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvd_ram.v(line number: 339)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvd_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvd_ram.v(line number: 342)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvd_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvd_ram.v(line number: 343)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvd_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvd_ram.v(line number: 346)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvd_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvd_ram.v(line number: 347)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvd_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvd_ram.v(line number: 350)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvd_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvd_ram.v(line number: 351)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvd_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvd_ram.v(line number: 354)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvd_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvd_ram.v(line number: 355)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvd_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvd_ram.v(line number: 358)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvd_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvd_ram.v(line number: 359)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvd_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvd_ram.v(line number: 362)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvd_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvd_ram.v(line number: 363)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvd_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvd_ram.v(line number: 366)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvd_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvd_ram.v(line number: 367)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvd_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvd_ram.v(line number: 370)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvd_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvd_ram.v(line number: 371)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvd_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvd_ram.v(line number: 374)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvd_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvd_ram.v(line number: 375)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvd_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvd_ram.v(line number: 379)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvd_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvd_ram.v(line number: 380)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvd_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvd_ram.v(line number: 383)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvd_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvd_ram.v(line number: 384)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvd_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvd_ram.v(line number: 388)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvd_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvd_ram.v(line number: 389)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvd_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvd_ram.v(line number: 392)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvd_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvd_ram.v(line number: 393)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvd_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvd_ram.v(line number: 396)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvd_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvd_ram.v(line number: 397)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvd_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvd_ram.v(line number: 400)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvd_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvd_ram.v(line number: 401)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvd_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvd_ram.v(line number: 404)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvd_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvd_ram.v(line number: 405)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvd_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvd_ram.v(line number: 410)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvd_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvd_ram.v(line number: 411)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvd_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvd_ram.v(line number: 414)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvd_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvd_ram.v(line number: 415)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvd_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvd_ram.v(line number: 420)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvd_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvd_ram.v(line number: 421)] Ignore 'system task' $finish
W: Verilog-2010: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvd_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvd_ram.v(line number: 312)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvd_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvd_ram.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvh_ram/ipsl_pcie_ext_rcvh_ram.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvh_ram/ipsl_pcie_ext_rcvh_ram.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvh_ram/ipsl_pcie_ext_rcvh_ram.v(line number: 18)] Analyzing module ipsl_pcie_ext_rcvh_ram (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvh_ram/ipsl_pcie_ext_rcvh_ram.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvh_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvh_ram.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvh_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvh_ram.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvh_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvh_ram.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_ipsl_pcie_ext_rcvh_ram (library work)
I: Found Verilog include file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvh_ram/rtl/ipsl_pcie_ext_rcvh_ram_init_param.v
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvh_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvh_ram.v(line number: 314)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvh_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvh_ram.v(line number: 315)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvh_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvh_ram.v(line number: 318)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvh_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvh_ram.v(line number: 322)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvh_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvh_ram.v(line number: 326)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvh_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvh_ram.v(line number: 330)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvh_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvh_ram.v(line number: 334)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvh_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvh_ram.v(line number: 335)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvh_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvh_ram.v(line number: 338)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvh_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvh_ram.v(line number: 339)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvh_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvh_ram.v(line number: 342)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvh_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvh_ram.v(line number: 343)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvh_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvh_ram.v(line number: 346)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvh_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvh_ram.v(line number: 347)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvh_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvh_ram.v(line number: 350)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvh_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvh_ram.v(line number: 351)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvh_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvh_ram.v(line number: 354)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvh_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvh_ram.v(line number: 355)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvh_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvh_ram.v(line number: 358)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvh_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvh_ram.v(line number: 359)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvh_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvh_ram.v(line number: 362)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvh_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvh_ram.v(line number: 363)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvh_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvh_ram.v(line number: 366)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvh_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvh_ram.v(line number: 367)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvh_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvh_ram.v(line number: 370)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvh_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvh_ram.v(line number: 371)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvh_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvh_ram.v(line number: 374)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvh_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvh_ram.v(line number: 375)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvh_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvh_ram.v(line number: 379)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvh_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvh_ram.v(line number: 380)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvh_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvh_ram.v(line number: 383)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvh_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvh_ram.v(line number: 384)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvh_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvh_ram.v(line number: 388)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvh_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvh_ram.v(line number: 389)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvh_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvh_ram.v(line number: 392)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvh_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvh_ram.v(line number: 393)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvh_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvh_ram.v(line number: 396)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvh_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvh_ram.v(line number: 397)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvh_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvh_ram.v(line number: 400)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvh_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvh_ram.v(line number: 401)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvh_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvh_ram.v(line number: 404)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvh_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvh_ram.v(line number: 405)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvh_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvh_ram.v(line number: 410)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvh_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvh_ram.v(line number: 411)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvh_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvh_ram.v(line number: 414)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvh_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvh_ram.v(line number: 415)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvh_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvh_ram.v(line number: 420)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvh_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvh_ram.v(line number: 421)] Ignore 'system task' $finish
W: Verilog-2010: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvh_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvh_ram.v(line number: 312)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvh_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvh_ram.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_retryd_ram/ipsl_pcie_retryd_ram.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_retryd_ram/ipsl_pcie_retryd_ram.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_retryd_ram/ipsl_pcie_retryd_ram.v(line number: 18)] Analyzing module ipsl_pcie_retryd_ram (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_retryd_ram/ipsl_pcie_retryd_ram.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_retryd_ram/rtl/ipml_spram_v1_4_ipsl_pcie_retryd_ram.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_retryd_ram/rtl/ipml_spram_v1_4_ipsl_pcie_retryd_ram.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_retryd_ram/rtl/ipml_spram_v1_4_ipsl_pcie_retryd_ram.v(line number: 19)] Analyzing module ipml_spram_v1_4_ipsl_pcie_retryd_ram (library work)
I: Found Verilog include file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_retryd_ram/rtl/ipsl_pcie_retryd_ram_init_param.v
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_retryd_ram/rtl/ipml_spram_v1_4_ipsl_pcie_retryd_ram.v(line number: 142)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_retryd_ram/rtl/ipml_spram_v1_4_ipsl_pcie_retryd_ram.v(line number: 146)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_retryd_ram/rtl/ipml_spram_v1_4_ipsl_pcie_retryd_ram.v(line number: 150)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_retryd_ram/rtl/ipml_spram_v1_4_ipsl_pcie_retryd_ram.v(line number: 151)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_retryd_ram/rtl/ipml_spram_v1_4_ipsl_pcie_retryd_ram.v(line number: 154)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_retryd_ram/rtl/ipml_spram_v1_4_ipsl_pcie_retryd_ram.v(line number: 155)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_retryd_ram/rtl/ipml_spram_v1_4_ipsl_pcie_retryd_ram.v(line number: 158)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_retryd_ram/rtl/ipml_spram_v1_4_ipsl_pcie_retryd_ram.v(line number: 159)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_retryd_ram/rtl/ipml_spram_v1_4_ipsl_pcie_retryd_ram.v(line number: 162)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_retryd_ram/rtl/ipml_spram_v1_4_ipsl_pcie_retryd_ram.v(line number: 163)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_retryd_ram/rtl/ipml_spram_v1_4_ipsl_pcie_retryd_ram.v(line number: 166)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_retryd_ram/rtl/ipml_spram_v1_4_ipsl_pcie_retryd_ram.v(line number: 167)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_retryd_ram/rtl/ipml_spram_v1_4_ipsl_pcie_retryd_ram.v(line number: 170)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_retryd_ram/rtl/ipml_spram_v1_4_ipsl_pcie_retryd_ram.v(line number: 171)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_retryd_ram/rtl/ipml_spram_v1_4_ipsl_pcie_retryd_ram.v(line number: 174)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_retryd_ram/rtl/ipml_spram_v1_4_ipsl_pcie_retryd_ram.v(line number: 175)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_retryd_ram/rtl/ipml_spram_v1_4_ipsl_pcie_retryd_ram.v(line number: 178)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_retryd_ram/rtl/ipml_spram_v1_4_ipsl_pcie_retryd_ram.v(line number: 179)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_retryd_ram/rtl/ipml_spram_v1_4_ipsl_pcie_retryd_ram.v(line number: 182)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_retryd_ram/rtl/ipml_spram_v1_4_ipsl_pcie_retryd_ram.v(line number: 183)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_retryd_ram/rtl/ipml_spram_v1_4_ipsl_pcie_retryd_ram.v(line number: 186)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_retryd_ram/rtl/ipml_spram_v1_4_ipsl_pcie_retryd_ram.v(line number: 187)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_retryd_ram/rtl/ipml_spram_v1_4_ipsl_pcie_retryd_ram.v(line number: 190)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_retryd_ram/rtl/ipml_spram_v1_4_ipsl_pcie_retryd_ram.v(line number: 191)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_retryd_ram/rtl/ipml_spram_v1_4_ipsl_pcie_retryd_ram.v(line number: 194)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_retryd_ram/rtl/ipml_spram_v1_4_ipsl_pcie_retryd_ram.v(line number: 195)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_retryd_ram/rtl/ipml_spram_v1_4_ipsl_pcie_retryd_ram.v(line number: 199)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_retryd_ram/rtl/ipml_spram_v1_4_ipsl_pcie_retryd_ram.v(line number: 200)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_retryd_ram/rtl/ipml_spram_v1_4_ipsl_pcie_retryd_ram.v(line number: 203)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_retryd_ram/rtl/ipml_spram_v1_4_ipsl_pcie_retryd_ram.v(line number: 204)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_retryd_ram/rtl/ipml_spram_v1_4_ipsl_pcie_retryd_ram.v(line number: 208)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_retryd_ram/rtl/ipml_spram_v1_4_ipsl_pcie_retryd_ram.v(line number: 209)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_retryd_ram/rtl/ipml_spram_v1_4_ipsl_pcie_retryd_ram.v(line number: 216)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_retryd_ram/rtl/ipml_spram_v1_4_ipsl_pcie_retryd_ram.v(line number: 217)] Ignore 'system task' $finish
W: Verilog-2010: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_retryd_ram/rtl/ipml_spram_v1_4_ipsl_pcie_retryd_ram.v(line number: 140)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_retryd_ram/rtl/ipml_spram_v1_4_ipsl_pcie_retryd_ram.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_pipe/hsst_rst_cross_sync_v1_0.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_pipe/hsst_rst_cross_sync_v1_0.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_pipe/hsst_rst_cross_sync_v1_0.v(line number: 6)] Analyzing module hsst_rst_cross_sync_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_pipe/hsst_rst_cross_sync_v1_0.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_pipe/hsst_rst_debounce_v1_0.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_pipe/hsst_rst_debounce_v1_0.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_pipe/hsst_rst_debounce_v1_0.v(line number: 6)] Analyzing module hsst_rst_debounce_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_pipe/hsst_rst_debounce_v1_0.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_pipe/hsst_rst_wtchdg_v1_0.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_pipe/hsst_rst_wtchdg_v1_0.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_pipe/hsst_rst_wtchdg_v1_0.v(line number: 6)] Analyzing module hsst_rst_wtchdg_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_pipe/hsst_rst_wtchdg_v1_0.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_pipe/hsstl_phy_mac_rdata_proc.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_pipe/hsstl_phy_mac_rdata_proc.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_pipe/hsstl_phy_mac_rdata_proc.v(line number: 5)] Analyzing module hsstl_phy_mac_rdata_proc (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_pipe/hsstl_phy_mac_rdata_proc.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v(line number: 6)] Analyzing module hsstl_rst4mcrsw_rx_init_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_pipe/hsstl_rst4mcrsw_rx_rst_fsm_v1_0.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_pipe/hsstl_rst4mcrsw_rx_rst_fsm_v1_0.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_pipe/hsstl_rst4mcrsw_rx_rst_fsm_v1_0.v(line number: 6)] Analyzing module hsstl_rst4mcrsw_rx_rst_fsm_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_pipe/hsstl_rst4mcrsw_rx_rst_fsm_v1_0.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_pipe/hsstl_rst4mcrsw_rx_rst_initfsm_v1_0.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_pipe/hsstl_rst4mcrsw_rx_rst_initfsm_v1_0.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_pipe/hsstl_rst4mcrsw_rx_rst_initfsm_v1_0.v(line number: 6)] Analyzing module hsstl_rst4mcrsw_rx_rst_initfsm_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_pipe/hsstl_rst4mcrsw_rx_rst_initfsm_v1_0.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_pipe/hsstl_rst4mcrsw_rx_v1_0.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_pipe/hsstl_rst4mcrsw_rx_v1_0.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_pipe/hsstl_rst4mcrsw_rx_v1_0.v(line number: 6)] Analyzing module hsstl_rst4mcrsw_rx_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_pipe/hsstl_rst4mcrsw_rx_v1_0.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_pipe/hsstl_rst4mcrsw_tx_rst_fsm_v1_1.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_pipe/hsstl_rst4mcrsw_tx_rst_fsm_v1_1.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_pipe/hsstl_rst4mcrsw_tx_rst_fsm_v1_1.v(line number: 6)] Analyzing module hsstl_rst4mcrsw_tx_rst_fsm_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_pipe/hsstl_rst4mcrsw_tx_rst_fsm_v1_1.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_pipe/hsstl_rst4mcrsw_tx_v1_0.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_pipe/hsstl_rst4mcrsw_tx_v1_0.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_pipe/hsstl_rst4mcrsw_tx_v1_0.v(line number: 6)] Analyzing module hsstl_rst4mcrsw_tx_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_pipe/hsstl_rst4mcrsw_tx_v1_0.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_pipe/hsstl_rst4mcrsw_v1_0.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_pipe/hsstl_rst4mcrsw_v1_0.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_pipe/hsstl_rst4mcrsw_v1_0.v(line number: 6)] Analyzing module hsstl_rst4mcrsw_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipsl_pcie_pipe/hsstl_rst4mcrsw_v1_0.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipml_pcie_hsst/ipml_pcie_hsst_x1_top.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipml_pcie_hsst/ipml_pcie_hsst_x1_top.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipml_pcie_hsst/ipml_pcie_hsst_x1_top.v(line number: 21)] Analyzing module ipml_pcie_hsst_x1_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipml_pcie_hsst/ipml_pcie_hsst_x1_top.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipml_pcie_hsst/ipml_pcie_hsst_x2_top.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipml_pcie_hsst/ipml_pcie_hsst_x2_top.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipml_pcie_hsst/ipml_pcie_hsst_x2_top.v(line number: 21)] Analyzing module ipml_pcie_hsst_x2_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipml_pcie_hsst/ipml_pcie_hsst_x2_top.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipml_pcie_hsst/ipml_pcie_hsst_x4_top.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipml_pcie_hsst/ipml_pcie_hsst_x4_top.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipml_pcie_hsst/ipml_pcie_hsst_x4_top.v(line number: 21)] Analyzing module ipml_pcie_hsst_x4_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipml_pcie_hsst/ipml_pcie_hsst_x4_top.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipml_pcie_hsst/rtl/ipml_pcie_hsst_x1_wrapper_v1_3e.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipml_pcie_hsst/rtl/ipml_pcie_hsst_x1_wrapper_v1_3e.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipml_pcie_hsst/rtl/ipml_pcie_hsst_x1_wrapper_v1_3e.v(line number: 20)] Analyzing module ipml_pcie_hsst_x1_wrapper_v1_3e (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipml_pcie_hsst/rtl/ipml_pcie_hsst_x1_wrapper_v1_3e.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipml_pcie_hsst/rtl/ipml_pcie_hsst_x2_wrapper_v1_3e.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipml_pcie_hsst/rtl/ipml_pcie_hsst_x2_wrapper_v1_3e.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipml_pcie_hsst/rtl/ipml_pcie_hsst_x2_wrapper_v1_3e.v(line number: 20)] Analyzing module ipml_pcie_hsst_x2_wrapper_v1_3e (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipml_pcie_hsst/rtl/ipml_pcie_hsst_x2_wrapper_v1_3e.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipml_pcie_hsst/rtl/ipml_pcie_hsst_x4_wrapper_v1_3e.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipml_pcie_hsst/rtl/ipml_pcie_hsst_x4_wrapper_v1_3e.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipml_pcie_hsst/rtl/ipml_pcie_hsst_x4_wrapper_v1_3e.v(line number: 20)] Analyzing module ipml_pcie_hsst_x4_wrapper_v1_3e (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipml_pcie_hsst/rtl/ipml_pcie_hsst_x4_wrapper_v1_3e.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipml_pcie_hsst/rtl/ipml_hsst_rst/ipml_hsst_fifo_clr_v1_0.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipml_pcie_hsst/rtl/ipml_hsst_rst/ipml_hsst_fifo_clr_v1_0.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipml_pcie_hsst/rtl/ipml_hsst_rst/ipml_hsst_fifo_clr_v1_0.v(line number: 16)] Analyzing module ipml_hsst_fifo_clr_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipml_pcie_hsst/rtl/ipml_hsst_rst/ipml_hsst_fifo_clr_v1_0.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipml_pcie_hsst/rtl/ipml_hsst_rst/ipml_hsst_lane_powerup_v1_0.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipml_pcie_hsst/rtl/ipml_hsst_rst/ipml_hsst_lane_powerup_v1_0.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipml_pcie_hsst/rtl/ipml_hsst_rst/ipml_hsst_lane_powerup_v1_0.v(line number: 16)] Analyzing module ipml_hsst_lane_powerup_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipml_pcie_hsst/rtl/ipml_hsst_rst/ipml_hsst_lane_powerup_v1_0.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipml_pcie_hsst/rtl/ipml_hsst_rst/ipml_hsst_pll_rst_fsm_v1_0.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipml_pcie_hsst/rtl/ipml_hsst_rst/ipml_hsst_pll_rst_fsm_v1_0.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipml_pcie_hsst/rtl/ipml_hsst_rst/ipml_hsst_pll_rst_fsm_v1_0.v(line number: 16)] Analyzing module ipml_hsst_pll_rst_fsm_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipml_pcie_hsst/rtl/ipml_hsst_rst/ipml_hsst_pll_rst_fsm_v1_0.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipml_pcie_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_debounce_v1_0.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipml_pcie_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_debounce_v1_0.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipml_pcie_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_debounce_v1_0.v(line number: 16)] Analyzing module ipml_hsst_rst_debounce_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipml_pcie_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_debounce_v1_0.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipml_pcie_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_pll_v1_0.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipml_pcie_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_pll_v1_0.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipml_pcie_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_pll_v1_0.v(line number: 16)] Analyzing module ipml_hsst_rst_pll_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipml_pcie_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_pll_v1_0.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipml_pcie_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipml_pcie_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipml_pcie_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v(line number: 16)] Analyzing module ipml_hsst_rst_rx_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipml_pcie_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipml_pcie_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipml_pcie_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipml_pcie_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.v(line number: 16)] Analyzing module ipml_hsst_rst_sync_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipml_pcie_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipml_pcie_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_tx_v1_0.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipml_pcie_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_tx_v1_0.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipml_pcie_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_tx_v1_0.v(line number: 16)] Analyzing module ipml_hsst_rst_tx_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipml_pcie_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_tx_v1_0.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipml_pcie_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_v1_1.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipml_pcie_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_v1_1.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipml_pcie_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_v1_1.v(line number: 16)] Analyzing module ipml_hsst_rst_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipml_pcie_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_v1_1.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipml_pcie_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_wtchdg_v1_0.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipml_pcie_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_wtchdg_v1_0.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipml_pcie_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_wtchdg_v1_0.v(line number: 16)] Analyzing module ipml_hsst_rst_wtchdg_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipml_pcie_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_wtchdg_v1_0.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipml_pcie_hsst/rtl/ipml_hsst_rst/ipml_hsst_rxlane_rst_fsm_v1_1.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipml_pcie_hsst/rtl/ipml_hsst_rst/ipml_hsst_rxlane_rst_fsm_v1_1.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipml_pcie_hsst/rtl/ipml_hsst_rst/ipml_hsst_rxlane_rst_fsm_v1_1.v(line number: 16)] Analyzing module ipml_hsst_rxlane_rst_fsm_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipml_pcie_hsst/rtl/ipml_hsst_rst/ipml_hsst_rxlane_rst_fsm_v1_1.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipml_pcie_hsst/rtl/ipml_hsst_rst/ipml_hsst_txlane_rst_fsm_v1_0.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipml_pcie_hsst/rtl/ipml_hsst_rst/ipml_hsst_txlane_rst_fsm_v1_0.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipml_pcie_hsst/rtl/ipml_hsst_rst/ipml_hsst_txlane_rst_fsm_v1_0.v(line number: 16)] Analyzing module ipml_hsst_txlane_rst_fsm_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/rtl/ipml_pcie_hsst/rtl/ipml_hsst_rst/ipml_hsst_txlane_rst_fsm_v1_0.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/pcie_test.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/pcie_test.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/pcie_test.v(line number: 18)] Analyzing module pcie_test (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pcie_test/pcie_test.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/rtl/ipml_fifo_v1_6_eth_pkt_fifo.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/rtl/ipml_fifo_v1_6_eth_pkt_fifo.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/rtl/ipml_fifo_v1_6_eth_pkt_fifo.v(line number: 25)] Analyzing module ipml_fifo_v1_6_eth_pkt_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/rtl/ipml_fifo_v1_6_eth_pkt_fifo.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 20)] Analyzing module ipml_sdpram_v1_6_hdmi_pcie_fifo (library work)
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 308)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 309)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 312)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 316)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 320)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 324)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 328)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 329)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 332)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 333)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 336)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 337)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 340)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 341)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 344)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 345)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 348)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 349)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 352)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 353)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 356)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 357)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 360)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 361)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 364)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 365)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 368)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 369)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 373)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 374)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 377)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 378)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 382)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 383)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 386)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 387)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 390)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 391)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 394)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 395)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 398)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 399)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 404)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 405)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 408)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 409)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 414)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 415)] Ignore 'system task' $finish
W: Verilog-2010: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 306)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/hdmi_pcie_fifo/rtl/ipml_fifo_v1_6_hdmi_pcie_fifo.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/hdmi_pcie_fifo/rtl/ipml_fifo_v1_6_hdmi_pcie_fifo.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/hdmi_pcie_fifo/rtl/ipml_fifo_v1_6_hdmi_pcie_fifo.v(line number: 25)] Analyzing module ipml_fifo_v1_6_hdmi_pcie_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/hdmi_pcie_fifo/rtl/ipml_fifo_v1_6_hdmi_pcie_fifo.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/hdmi_pcie_fifo/hdmi_pcie_fifo.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/hdmi_pcie_fifo/hdmi_pcie_fifo.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/hdmi_pcie_fifo/hdmi_pcie_fifo.v(line number: 18)] Analyzing module hdmi_pcie_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/hdmi_pcie_fifo/hdmi_pcie_fifo.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pll_video_out/pll_video_out.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pll_video_out/pll_video_out.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pll_video_out/pll_video_out.v(line number: 20)] Analyzing module pll_video_out (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pll_video_out/pll_video_out.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v
I: Verilog-0001: Analyzing file D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v
I: Verilog-0002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 20)] Analyzing module ipml_sdpram_v1_6_eth_pkt_fifo (library work)
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 308)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 309)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 312)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 316)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 320)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 324)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 328)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 329)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 332)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 333)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 336)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 337)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 340)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 341)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 344)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 345)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 348)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 349)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 352)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 353)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 356)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 357)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 360)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 361)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 364)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 365)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 368)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 369)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 373)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 374)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 377)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 378)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 382)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 383)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 386)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 387)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 390)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 391)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 394)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 395)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 398)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 399)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 404)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 405)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 408)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 409)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 414)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 415)] Ignore 'system task' $finish
W: Verilog-2010: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 306)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1} D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v successfully.
I: Module "test_ddr" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 2.881s wall, 0.422s user + 0.047s system = 0.469s CPU (16.3%)

Start rtl-elaborate.
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ddr_test_top.v(line number: 10)] Elaborating module test_ddr
I: Module instance {test_ddr} parameter value:
    PCIE_ENABLE = 32'b00000000000000000000000000000001
    PROJECT_MODE = 32'b00000000000000000000000000000001
    VIDEO_LENGTH = 32'b00000000000000000000011110000000
    VIDEO_HIGTH = 32'b00000000000000000000010000111000
    ZOOM_VIDEO_LENGTH = 32'b00000000000000000000001111000000
    ZOOM_VIDEO_HIGTH = 32'b00000000000000000000001000011100
    PIXEL_WIDTH = 32'b00000000000000000000000000100000
    MEM_ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    MEM_BADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    MEM_DM_WIDTH = 32'b00000000000000000000000000000100
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000100
    M_AXI_BRUST_LEN = 32'b00000000000000000000000000001000
    RW_ADDR_MIN = 20'b00000000000000000000
    RW_ADDR_MAX = 32'b00000000000001111110100100000000
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    DQ_WIDTH = 32'b00000000000000000000000000100000
    DE_IN_WAIT = 4'b0000
    DE_IN_CNT = 4'b0001
    DE_IN_END = 4'b0010
    DE_OUT_WAIT = 4'b0000
    DE_OUT_CNT = 4'b0001
    DE_OUT_END = 4'b0010
    PIX_IN_WAIT = 3'b000
    PIX_IN_CNT = 3'b001
    PIX_IN_END = 3'b010
    PIX_OUT_WAIT = 3'b000
    PIX_OUT_CNT = 3'b001
    PIX_OUT_END = 3'b010
    BOARD_MAC = 48'b000000000001000100100010001100110100010001010101
    BOARD_IP = 32'b11000000101010000000000100001010
    DES_MAC = 48'b010110000001000100100010100100010011100000110001
    DES_IP = 32'b11000000101010000000000101100110
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ddr_test_top.v(line number: 542)] Elaborating instance user_hdmi_ctrl
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/hdmi_ctrl.v(line number: 22)] Elaborating module hdmi_ctrl
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/hdmi_ctrl.v(line number: 76)] Elaborating instance user_ms7200_ctrl
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ms7200_ctrl.v(line number: 22)] Elaborating module ms7200_ctrl
I: Module instance {test_ddr.user_hdmi_ctrl.user_ms7200_ctrl} parameter value:
    IDLE = 7'b0000001
    CONECT = 7'b0000010
    INIT = 7'b0000100
    WAIT = 7'b0001000
    STA_RD = 7'b0010000
    SETING = 7'b0100000
    RD_BAK = 7'b1000000
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/hdmi_ctrl.v(line number: 91)] Elaborating instance user_ms7210_ctrl
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ms7210_ctrl.v(line number: 22)] Elaborating module ms7210_ctrl
I: Module instance {test_ddr.user_hdmi_ctrl.user_ms7210_ctrl} parameter value:
    IDLE = 6'b000001
    CONECT = 6'b000010
    INIT = 6'b000100
    WAIT = 6'b001000
    SETING = 6'b010000
    STA_RD = 6'b100000
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/hdmi_ctrl.v(line number: 129)] Elaborating instance user_iic_rx_driver
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/iic_rx_driver.v(line number: 28)] Elaborating module iic_rx_driver
I: Module instance {test_ddr.user_hdmi_ctrl.user_iic_rx_driver} parameter value:
    CLK_FRE = 27'b000100110001001011010000000
    IIC_FREQ = 20'b01100001101010000000
    T_WR = 10'b0000000001
    ADDR_BYTE = 2'b10
    LEN_WIDTH = 8'b00000011
    DATA_BYTE = 2'b01
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/hdmi_ctrl.v(line number: 164)] Elaborating instance user_iic_tx_driver
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/iic_tx_driver.v(line number: 28)] Elaborating module iic_tx_driver
I: Module instance {test_ddr.user_hdmi_ctrl.user_iic_tx_driver} parameter value:
    CLK_FRE = 27'b000100110001001011010000000
    IIC_FREQ = 20'b01100001101010000000
    T_WR = 10'b0000000001
    ADDR_BYTE = 2'b10
    LEN_WIDTH = 8'b00000011
    DATA_BYTE = 2'b01
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ddr_test_top.v(line number: 553)] Elaborating instance coms1_reg_config
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ov5640_reg_cfg_0.v(line number: 2)] Elaborating module ov5640_reg_cfg_0
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ov5640_reg_cfg_0.v(line number: 21)] Elaborating instance u1
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/i2c_com.v(line number: 21)] Elaborating module i2c_com
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ddr_test_top.v(line number: 564)] Elaborating instance coms2_reg_config
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ov5640_reg_config.v(line number: 22)] Elaborating module ov5640_reg_config
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ov5640_reg_config.v(line number: 40)] Elaborating instance u1
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/i2c_com.v(line number: 21)] Elaborating module i2c_com
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ddr_test_top.v(line number: 574)] Elaborating instance power_on_delay_inst
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ov5640_power_on_delay.v(line number: 22)] Elaborating module ov5640_power_on_delay
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ddr_test_top.v(line number: 591)] Elaborating instance cmos1_8_16bit
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/cmos_8_16bit.v(line number: 24)] Elaborating module cmos_8_16bit
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/cmos_8_16bit.v(line number: 62)] Elaborating instance u_GTP_IOCLKBUF
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/cmos_8_16bit.v(line number: 71)] Elaborating instance u_GTP_IOCLKDIV
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ddr_test_top.v(line number: 610)] Elaborating instance cmos2_8_16bit
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/cmos_8_16bit.v(line number: 24)] Elaborating module cmos_8_16bit
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ddr_test_top.v(line number: 624)] Elaborating instance u_core_clk_rst_sync
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ipsxb_rst_sync_v1_1.v(line number: 10)] Elaborating module ipsxb_rst_sync_v1_1
I: Module instance {test_ddr.u_core_clk_rst_sync} parameter value:
    DATA_WIDTH = 1'b1
    DFT_VALUE = 1'b0
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ddr_test_top.v(line number: 642)] Elaborating instance user_axi_m_arbitration
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/axi_m_arbitration.v(line number: 1)] Elaborating module axi_m_arbitration
I: Module instance {test_ddr.user_axi_m_arbitration} parameter value:
    VIDEO_LENGTH = 32'b00000000000000000000011110000000
    VIDEO_HIGTH = 32'b00000000000000000000010000111000
    ZOOM_VIDEO_LENGTH = 32'b00000000000000000000001111000000
    ZOOM_VIDEO_HIGTH = 32'b00000000000000000000001000011100
    PIXEL_WIDTH = 32'b00000000000000000000000000100000
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    DQ_WIDTH = 32'b00000000000000000000000000100000
    M_AXI_BRUST_LEN = 32'b00000000000000000000000000001000
    VIDEO0_BASE_ADDR = 2'b00
    VIDEO1_BASE_ADDR = 2'b01
    VIDEO2_BASE_ADDR = 2'b10
    VIDEO3_BASE_ADDR = 2'b11
    M0_WRITE = 2'b00
    M1_WRITE = 2'b01
    M2_WRITE = 2'b10
    M3_WRITE = 2'b11
    READ_ARBITRATION = 3'b000
    M0_READ = 3'b001
    M1_READ = 3'b010
    M2_READ = 3'b011
    M3_READ = 3'b100
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/axi_m_arbitration.v(line number: 450)] Elaborating instance u_axi_full_m0
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/axi_m.v(line number: 2)] Elaborating module AXI_FULL_M
I: Module instance {test_ddr.user_axi_m_arbitration.u_axi_full_m0} parameter value:
    VIDEO_LENGTH = 32'b00000000000000000000001111000000
    VIDEO_HIGTH = 32'b00000000000000000000001000011100
    PIXEL_WIDTH = 32'b00000000000000000000000000100000
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    DQ_WIDTH = 32'b00000000000000000000000000100000
    M_AXI_BRUST_LEN = 32'b00000000000000000000000000001000
    VIDEO_BASE_ADDR = 32'b00000000000000000000000000000000
    IDLE = 32'b00000000000000000000000000000000
    WRITE_START = 32'b00000000000000000000000000000001
    WRITE_ADDR = 32'b00000000000000000000000000000010
    WRITE_DATA = 32'b00000000000000000000000000000011
    READ_START = 32'b00000000000000000000000000000001
    READ_ADDR = 32'b00000000000000000000000000000010
    READ_DATA = 32'b00000000000000000000000000000011
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/axi_m_arbitration.v(line number: 499)] Elaborating instance u_axi_full_m1
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/axi_m.v(line number: 2)] Elaborating module AXI_FULL_M
I: Module instance {test_ddr.user_axi_m_arbitration.u_axi_full_m1} parameter value:
    VIDEO_LENGTH = 32'b00000000000000000000001111000000
    VIDEO_HIGTH = 32'b00000000000000000000001000011100
    PIXEL_WIDTH = 32'b00000000000000000000000000100000
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    DQ_WIDTH = 32'b00000000000000000000000000100000
    M_AXI_BRUST_LEN = 32'b00000000000000000000000000001000
    VIDEO_BASE_ADDR = 32'b00000000000000000000000000000001
    IDLE = 32'b00000000000000000000000000000000
    WRITE_START = 32'b00000000000000000000000000000001
    WRITE_ADDR = 32'b00000000000000000000000000000010
    WRITE_DATA = 32'b00000000000000000000000000000011
    READ_START = 32'b00000000000000000000000000000001
    READ_ADDR = 32'b00000000000000000000000000000010
    READ_DATA = 32'b00000000000000000000000000000011
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/axi_m_arbitration.v(line number: 547)] Elaborating instance u_axi_full_m2
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/axi_m.v(line number: 2)] Elaborating module AXI_FULL_M
I: Module instance {test_ddr.user_axi_m_arbitration.u_axi_full_m2} parameter value:
    VIDEO_LENGTH = 32'b00000000000000000000001111000000
    VIDEO_HIGTH = 32'b00000000000000000000001000011100
    PIXEL_WIDTH = 32'b00000000000000000000000000100000
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    DQ_WIDTH = 32'b00000000000000000000000000100000
    M_AXI_BRUST_LEN = 32'b00000000000000000000000000001000
    VIDEO_BASE_ADDR = 32'b00000000000000000000000000000010
    IDLE = 32'b00000000000000000000000000000000
    WRITE_START = 32'b00000000000000000000000000000001
    WRITE_ADDR = 32'b00000000000000000000000000000010
    WRITE_DATA = 32'b00000000000000000000000000000011
    READ_START = 32'b00000000000000000000000000000001
    READ_ADDR = 32'b00000000000000000000000000000010
    READ_DATA = 32'b00000000000000000000000000000011
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/axi_m_arbitration.v(line number: 595)] Elaborating instance u_axi_full_m3
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/axi_m.v(line number: 2)] Elaborating module AXI_FULL_M
I: Module instance {test_ddr.user_axi_m_arbitration.u_axi_full_m3} parameter value:
    VIDEO_LENGTH = 32'b00000000000000000000001111000000
    VIDEO_HIGTH = 32'b00000000000000000000001000011100
    PIXEL_WIDTH = 32'b00000000000000000000000000100000
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    DQ_WIDTH = 32'b00000000000000000000000000100000
    M_AXI_BRUST_LEN = 32'b00000000000000000000000000001000
    VIDEO_BASE_ADDR = 32'b00000000000000000000000000000011
    IDLE = 32'b00000000000000000000000000000000
    WRITE_START = 32'b00000000000000000000000000000001
    WRITE_ADDR = 32'b00000000000000000000000000000010
    WRITE_DATA = 32'b00000000000000000000000000000011
    READ_START = 32'b00000000000000000000000000000001
    READ_ADDR = 32'b00000000000000000000000000000010
    READ_DATA = 32'b00000000000000000000000000000011
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/axi_m_arbitration.v(line number: 636)] Elaborating instance user_rw_fifo_ctrl0
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/rw_fifo_ctrl.v(line number: 1)] Elaborating module rw_fifo_ctrl
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/rw_fifo_ctrl.v(line number: 93)] Elaborating instance user_write_ddr_fifo
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/write_ddr_fifo.v(line number: 18)] Elaborating module write_ddr_fifo
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/write_ddr_fifo.v(line number: 164)] Elaborating instance U_ipml_fifo_write_ddr_fifo
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_fifo_v1_6_write_ddr_fifo.v(line number: 25)] Elaborating module ipml_fifo_v1_6_write_ddr_fifo
I: Module instance {test_ddr.user_axi_m_arbitration.user_rw_fifo_ctrl0.user_write_ddr_fifo.U_ipml_fifo_write_ddr_fifo} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001011
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001000
    c_RD_DATA_WIDTH = 32'b00000000000000000000000100000000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000011111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_fifo_v1_6_write_ddr_fifo.v(line number: 93)] Elaborating instance U_ipml_sdpram
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 20)] Elaborating module ipml_sdpram_v1_6_write_ddr_fifo
I: Module instance {test_ddr.user_axi_m_arbitration.user_rw_fifo_ctrl0.user_write_ddr_fifo.U_ipml_fifo_write_ddr_fifo.U_ipml_sdpram} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001011
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001000
    c_RD_DATA_WIDTH = 32'b00000000000000000000000100000000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
W: Verilog-2039: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 474)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 476)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 486)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 487)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 486)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 487)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 486)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 487)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 486)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 487)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 486)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 487)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 486)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 487)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 486)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 487)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 486)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 487)] Case condition never applies
W: Verilog-2039: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 622)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 682)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 683)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 684)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 685)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 685)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 686)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 686)] Case condition never applies
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 852)] Elaborating instance U_GTP_DRM9K
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 852)] Elaborating instance U_GTP_DRM9K
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 852)] Elaborating instance U_GTP_DRM9K
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 852)] Elaborating instance U_GTP_DRM9K
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 852)] Elaborating instance U_GTP_DRM9K
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 852)] Elaborating instance U_GTP_DRM9K
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 852)] Elaborating instance U_GTP_DRM9K
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 852)] Elaborating instance U_GTP_DRM9K
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[4] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[5] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[6] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[7] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[8] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[9] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[10] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[11] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[12] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[13] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[14] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[15] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[16] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[17] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[22] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[23] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[24] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[25] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[26] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[27] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[28] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[29] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[30] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[31] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[32] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[33] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[34] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[35] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[40] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[41] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[42] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[43] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[44] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[45] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[46] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[47] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[48] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[49] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[50] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[51] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[52] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[53] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[58] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[59] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[60] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[61] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[62] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[63] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[64] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[65] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[66] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[67] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[68] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[69] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[70] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[71] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[76] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[77] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[78] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[79] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[80] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[81] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[82] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[83] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[84] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[85] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[86] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[87] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[88] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[89] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[94] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[95] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[96] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[97] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[98] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[99] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[100] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[101] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[102] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[103] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[104] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[105] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[106] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[107] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[112] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[113] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[114] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[115] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[116] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[117] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[118] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[119] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[120] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[121] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[122] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[123] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[124] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[125] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[130] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[131] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[132] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[133] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[134] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[135] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[136] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[137] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[138] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[139] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[140] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[141] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[142] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[143] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 774)] Net DB_bus[8] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 774)] Net DB_bus[17] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 774)] Net DB_bus[26] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 774)] Net DB_bus[35] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 774)] Net DB_bus[44] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 774)] Net DB_bus[53] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 774)] Net DB_bus[62] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 774)] Net DB_bus[71] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 774)] Net DB_bus[80] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 774)] Net DB_bus[89] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 774)] Net DB_bus[98] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 774)] Net DB_bus[107] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 774)] Net DB_bus[116] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 774)] Net DB_bus[125] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 774)] Net DB_bus[134] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 774)] Net DB_bus[143] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_fifo_v1_6_write_ddr_fifo.v(line number: 121)] Elaborating instance U_ipml_fifo_ctrl
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Elaborating module ipml_fifo_ctrl_v1_3
I: Module instance {test_ddr.user_axi_m_arbitration.user_rw_fifo_ctrl0.user_write_ddr_fifo.U_ipml_fifo_write_ddr_fifo.U_ipml_fifo_ctrl} parameter value:
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001011
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001000
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000011111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/rw_fifo_ctrl.v(line number: 110)] Elaborating instance user_read_ddr_fifo
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/read_ddr_fifo.v(line number: 18)] Elaborating module read_ddr_fifo
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/read_ddr_fifo.v(line number: 164)] Elaborating instance U_ipml_fifo_read_ddr_fifo
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_fifo_v1_6_read_ddr_fifo.v(line number: 25)] Elaborating module ipml_fifo_v1_6_read_ddr_fifo
I: Module instance {test_ddr.user_axi_m_arbitration.user_rw_fifo_ctrl0.user_read_ddr_fifo.U_ipml_fifo_read_ddr_fifo} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001000
    c_WR_DATA_WIDTH = 32'b00000000000000000000000100000000
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001011
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000000001111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_fifo_v1_6_read_ddr_fifo.v(line number: 93)] Elaborating instance U_ipml_sdpram
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 20)] Elaborating module ipml_sdpram_v1_6_read_ddr_fifo
I: Module instance {test_ddr.user_axi_m_arbitration.user_rw_fifo_ctrl0.user_read_ddr_fifo.U_ipml_fifo_read_ddr_fifo.U_ipml_sdpram} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001000
    c_WR_DATA_WIDTH = 32'b00000000000000000000000100000000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001011
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
W: Verilog-2039: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 474)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 476)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 486)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 487)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 488)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 489)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 489)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 490)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 490)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 486)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 487)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 488)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 489)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 489)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 490)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 490)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 486)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 487)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 488)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 489)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 489)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 490)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 490)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 486)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 487)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 488)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 489)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 489)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 490)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 490)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 486)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 487)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 488)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 489)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 489)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 490)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 490)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 486)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 487)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 488)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 489)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 489)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 490)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 490)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 486)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 487)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 488)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 489)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 489)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 490)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 490)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 486)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 487)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 488)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 489)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 489)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 490)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 490)] Case condition never applies
W: Verilog-2039: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 622)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 682)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 683)] Case condition never applies
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 852)] Elaborating instance U_GTP_DRM9K
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 852)] Elaborating instance U_GTP_DRM9K
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 852)] Elaborating instance U_GTP_DRM9K
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 852)] Elaborating instance U_GTP_DRM9K
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 852)] Elaborating instance U_GTP_DRM9K
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 852)] Elaborating instance U_GTP_DRM9K
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 852)] Elaborating instance U_GTP_DRM9K
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 852)] Elaborating instance U_GTP_DRM9K
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 773)] Net DA_bus[8] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 773)] Net DA_bus[17] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 773)] Net DA_bus[26] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 773)] Net DA_bus[35] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 773)] Net DA_bus[44] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 773)] Net DA_bus[53] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 773)] Net DA_bus[62] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 773)] Net DA_bus[71] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 773)] Net DA_bus[80] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 773)] Net DA_bus[89] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 773)] Net DA_bus[98] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 773)] Net DA_bus[107] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 773)] Net DA_bus[116] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 773)] Net DA_bus[125] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 773)] Net DA_bus[134] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 773)] Net DA_bus[143] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 774)] Net DB_bus[8] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 774)] Net DB_bus[17] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 774)] Net DB_bus[26] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 774)] Net DB_bus[35] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 774)] Net DB_bus[44] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 774)] Net DB_bus[53] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 774)] Net DB_bus[62] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 774)] Net DB_bus[71] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 774)] Net DB_bus[80] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 774)] Net DB_bus[89] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 774)] Net DB_bus[98] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 774)] Net DB_bus[107] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 774)] Net DB_bus[116] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 774)] Net DB_bus[125] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 774)] Net DB_bus[134] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 774)] Net DB_bus[143] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/read_ddr_fifo/rtl/ipml_fifo_v1_6_read_ddr_fifo.v(line number: 121)] Elaborating instance U_ipml_fifo_ctrl
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Elaborating module ipml_fifo_ctrl_v1_3
I: Module instance {test_ddr.user_axi_m_arbitration.user_rw_fifo_ctrl0.user_read_ddr_fifo.U_ipml_fifo_read_ddr_fifo.U_ipml_fifo_ctrl} parameter value:
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001000
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001011
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000000001111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/axi_m_arbitration.v(line number: 658)] Elaborating instance user_rw_fifo_ctrl1
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/rw_fifo_ctrl.v(line number: 1)] Elaborating module rw_fifo_ctrl
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/axi_m_arbitration.v(line number: 680)] Elaborating instance user_rw_fifo_ctrl2
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/rw_fifo_ctrl.v(line number: 1)] Elaborating module rw_fifo_ctrl
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/axi_m_arbitration.v(line number: 702)] Elaborating instance user_rw_fifo_ctrl3
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/rw_fifo_ctrl.v(line number: 1)] Elaborating module rw_fifo_ctrl
W: Verilog-2019: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ddr_test_top.v(line number: 718)] Width mismatch between port wr_addr_max and signal bound to it for instantiated module axi_m_arbitration
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ddr_test_top.v(line number: 724)] Elaborating instance user_sync_gen
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/sync_generator.v(line number: 37)] Elaborating module sync_generator
I: Module instance {test_ddr.user_sync_gen} parameter value:
    X_BITS = 32'b00000000000000000000000000001100
    Y_BITS = 32'b00000000000000000000000000001100
    V_TOTAL = 12'b010001100101
    V_FP = 12'b000000000100
    V_BP = 12'b000000100100
    V_SYNC = 12'b000000000101
    V_ACT = 12'b010000111000
    H_TOTAL = 12'b100010011000
    H_FP = 12'b000001011000
    H_BP = 12'b000010010100
    H_SYNC = 12'b000000101100
    H_ACT = 12'b011110000000
    HV_OFFSET = 12'b000000000000
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ddr_test_top.v(line number: 735)] Elaborating instance user_video_zoom
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/video_zoom.v(line number: 4)] Elaborating module video_zoom
I: Module instance {test_ddr.user_video_zoom} parameter value:
    PIXEL_WIDTH = 32'b00000000000000000000000000100000
    VIDEO_LENGTH = 12'b011110000000
    VIDEO_HIGTH = 12'b010000111000
    VIDEO_WAIT = 2'b00
    VIDEO_ZOOM = 2'b01
    VIDEO_END = 2'b10
    FIRST_PIX = 2'b00
    SECOND_PIX = 2'b01
    THIRD_PIX = 2'b10
    FOURTH_PIX = 2'b11
    FIRST_LINE = 2'b00
    SECOND_LINE = 2'b01
    THIRD_LINE = 2'b10
    FOURTH_LINE = 2'b11
    DE_IN_WAIT = 1'b0
    DE_IN_CNT = 1'b1
    OFFSET_ADDR = 11'b00000000000
    DELAY_OUTPUT = 11'b00000000010
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/video_zoom.v(line number: 455)] Elaborating instance user_interpolation_ram0
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/interpolation_ram.v(line number: 18)] Elaborating module interpolation_ram
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/interpolation_ram.v(line number: 159)] Elaborating instance U_ipml_sdpram_interpolation_ram
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 20)] Elaborating module ipml_sdpram_v1_6_interpolation_ram
I: Module instance {test_ddr.user_video_zoom.user_interpolation_ram0.U_ipml_sdpram_interpolation_ram} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001011
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001011
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000000
    c_RD_CLK_EN = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
W: Verilog-2039: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 473)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 475)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 485)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 486)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 487)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 485)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 486)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 487)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 485)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 486)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 487)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 485)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 486)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 487)] Case condition never applies
W: Verilog-2039: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 621)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 681)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 682)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 683)] Case condition never applies
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 851)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 851)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 851)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 851)] Elaborating instance U_GTP_DRM18K
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 772)] Net DA_bus[8] in ipml_sdpram_v1_6_interpolation_ram(original module ipml_sdpram_v1_6_interpolation_ram) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 772)] Net DA_bus[9] in ipml_sdpram_v1_6_interpolation_ram(original module ipml_sdpram_v1_6_interpolation_ram) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 772)] Net DA_bus[10] in ipml_sdpram_v1_6_interpolation_ram(original module ipml_sdpram_v1_6_interpolation_ram) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 772)] Net DA_bus[11] in ipml_sdpram_v1_6_interpolation_ram(original module ipml_sdpram_v1_6_interpolation_ram) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 772)] Net DA_bus[12] in ipml_sdpram_v1_6_interpolation_ram(original module ipml_sdpram_v1_6_interpolation_ram) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 772)] Net DA_bus[13] in ipml_sdpram_v1_6_interpolation_ram(original module ipml_sdpram_v1_6_interpolation_ram) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 772)] Net DA_bus[14] in ipml_sdpram_v1_6_interpolation_ram(original module ipml_sdpram_v1_6_interpolation_ram) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 772)] Net DA_bus[15] in ipml_sdpram_v1_6_interpolation_ram(original module ipml_sdpram_v1_6_interpolation_ram) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 772)] Net DA_bus[16] in ipml_sdpram_v1_6_interpolation_ram(original module ipml_sdpram_v1_6_interpolation_ram) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 772)] Net DA_bus[17] in ipml_sdpram_v1_6_interpolation_ram(original module ipml_sdpram_v1_6_interpolation_ram) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 772)] Net DA_bus[26] in ipml_sdpram_v1_6_interpolation_ram(original module ipml_sdpram_v1_6_interpolation_ram) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 772)] Net DA_bus[27] in ipml_sdpram_v1_6_interpolation_ram(original module ipml_sdpram_v1_6_interpolation_ram) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 772)] Net DA_bus[28] in ipml_sdpram_v1_6_interpolation_ram(original module ipml_sdpram_v1_6_interpolation_ram) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 772)] Net DA_bus[29] in ipml_sdpram_v1_6_interpolation_ram(original module ipml_sdpram_v1_6_interpolation_ram) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 772)] Net DA_bus[30] in ipml_sdpram_v1_6_interpolation_ram(original module ipml_sdpram_v1_6_interpolation_ram) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 772)] Net DA_bus[31] in ipml_sdpram_v1_6_interpolation_ram(original module ipml_sdpram_v1_6_interpolation_ram) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 772)] Net DA_bus[32] in ipml_sdpram_v1_6_interpolation_ram(original module ipml_sdpram_v1_6_interpolation_ram) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 772)] Net DA_bus[33] in ipml_sdpram_v1_6_interpolation_ram(original module ipml_sdpram_v1_6_interpolation_ram) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 772)] Net DA_bus[34] in ipml_sdpram_v1_6_interpolation_ram(original module ipml_sdpram_v1_6_interpolation_ram) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 772)] Net DA_bus[35] in ipml_sdpram_v1_6_interpolation_ram(original module ipml_sdpram_v1_6_interpolation_ram) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 772)] Net DA_bus[44] in ipml_sdpram_v1_6_interpolation_ram(original module ipml_sdpram_v1_6_interpolation_ram) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 772)] Net DA_bus[45] in ipml_sdpram_v1_6_interpolation_ram(original module ipml_sdpram_v1_6_interpolation_ram) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 772)] Net DA_bus[46] in ipml_sdpram_v1_6_interpolation_ram(original module ipml_sdpram_v1_6_interpolation_ram) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 772)] Net DA_bus[47] in ipml_sdpram_v1_6_interpolation_ram(original module ipml_sdpram_v1_6_interpolation_ram) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 772)] Net DA_bus[48] in ipml_sdpram_v1_6_interpolation_ram(original module ipml_sdpram_v1_6_interpolation_ram) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 772)] Net DA_bus[49] in ipml_sdpram_v1_6_interpolation_ram(original module ipml_sdpram_v1_6_interpolation_ram) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 772)] Net DA_bus[50] in ipml_sdpram_v1_6_interpolation_ram(original module ipml_sdpram_v1_6_interpolation_ram) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 772)] Net DA_bus[51] in ipml_sdpram_v1_6_interpolation_ram(original module ipml_sdpram_v1_6_interpolation_ram) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 772)] Net DA_bus[52] in ipml_sdpram_v1_6_interpolation_ram(original module ipml_sdpram_v1_6_interpolation_ram) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 772)] Net DA_bus[53] in ipml_sdpram_v1_6_interpolation_ram(original module ipml_sdpram_v1_6_interpolation_ram) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 772)] Net DA_bus[62] in ipml_sdpram_v1_6_interpolation_ram(original module ipml_sdpram_v1_6_interpolation_ram) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 772)] Net DA_bus[63] in ipml_sdpram_v1_6_interpolation_ram(original module ipml_sdpram_v1_6_interpolation_ram) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 772)] Net DA_bus[64] in ipml_sdpram_v1_6_interpolation_ram(original module ipml_sdpram_v1_6_interpolation_ram) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 772)] Net DA_bus[65] in ipml_sdpram_v1_6_interpolation_ram(original module ipml_sdpram_v1_6_interpolation_ram) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 772)] Net DA_bus[66] in ipml_sdpram_v1_6_interpolation_ram(original module ipml_sdpram_v1_6_interpolation_ram) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 772)] Net DA_bus[67] in ipml_sdpram_v1_6_interpolation_ram(original module ipml_sdpram_v1_6_interpolation_ram) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 772)] Net DA_bus[68] in ipml_sdpram_v1_6_interpolation_ram(original module ipml_sdpram_v1_6_interpolation_ram) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 772)] Net DA_bus[69] in ipml_sdpram_v1_6_interpolation_ram(original module ipml_sdpram_v1_6_interpolation_ram) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 772)] Net DA_bus[70] in ipml_sdpram_v1_6_interpolation_ram(original module ipml_sdpram_v1_6_interpolation_ram) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 772)] Net DA_bus[71] in ipml_sdpram_v1_6_interpolation_ram(original module ipml_sdpram_v1_6_interpolation_ram) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 773)] Net DB_bus[8] in ipml_sdpram_v1_6_interpolation_ram(original module ipml_sdpram_v1_6_interpolation_ram) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 773)] Net DB_bus[9] in ipml_sdpram_v1_6_interpolation_ram(original module ipml_sdpram_v1_6_interpolation_ram) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 773)] Net DB_bus[10] in ipml_sdpram_v1_6_interpolation_ram(original module ipml_sdpram_v1_6_interpolation_ram) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 773)] Net DB_bus[11] in ipml_sdpram_v1_6_interpolation_ram(original module ipml_sdpram_v1_6_interpolation_ram) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 773)] Net DB_bus[12] in ipml_sdpram_v1_6_interpolation_ram(original module ipml_sdpram_v1_6_interpolation_ram) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 773)] Net DB_bus[13] in ipml_sdpram_v1_6_interpolation_ram(original module ipml_sdpram_v1_6_interpolation_ram) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 773)] Net DB_bus[14] in ipml_sdpram_v1_6_interpolation_ram(original module ipml_sdpram_v1_6_interpolation_ram) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 773)] Net DB_bus[15] in ipml_sdpram_v1_6_interpolation_ram(original module ipml_sdpram_v1_6_interpolation_ram) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 773)] Net DB_bus[16] in ipml_sdpram_v1_6_interpolation_ram(original module ipml_sdpram_v1_6_interpolation_ram) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 773)] Net DB_bus[17] in ipml_sdpram_v1_6_interpolation_ram(original module ipml_sdpram_v1_6_interpolation_ram) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 773)] Net DB_bus[26] in ipml_sdpram_v1_6_interpolation_ram(original module ipml_sdpram_v1_6_interpolation_ram) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 773)] Net DB_bus[27] in ipml_sdpram_v1_6_interpolation_ram(original module ipml_sdpram_v1_6_interpolation_ram) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 773)] Net DB_bus[28] in ipml_sdpram_v1_6_interpolation_ram(original module ipml_sdpram_v1_6_interpolation_ram) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 773)] Net DB_bus[29] in ipml_sdpram_v1_6_interpolation_ram(original module ipml_sdpram_v1_6_interpolation_ram) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 773)] Net DB_bus[30] in ipml_sdpram_v1_6_interpolation_ram(original module ipml_sdpram_v1_6_interpolation_ram) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 773)] Net DB_bus[31] in ipml_sdpram_v1_6_interpolation_ram(original module ipml_sdpram_v1_6_interpolation_ram) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 773)] Net DB_bus[32] in ipml_sdpram_v1_6_interpolation_ram(original module ipml_sdpram_v1_6_interpolation_ram) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 773)] Net DB_bus[33] in ipml_sdpram_v1_6_interpolation_ram(original module ipml_sdpram_v1_6_interpolation_ram) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 773)] Net DB_bus[34] in ipml_sdpram_v1_6_interpolation_ram(original module ipml_sdpram_v1_6_interpolation_ram) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 773)] Net DB_bus[35] in ipml_sdpram_v1_6_interpolation_ram(original module ipml_sdpram_v1_6_interpolation_ram) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 773)] Net DB_bus[44] in ipml_sdpram_v1_6_interpolation_ram(original module ipml_sdpram_v1_6_interpolation_ram) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 773)] Net DB_bus[45] in ipml_sdpram_v1_6_interpolation_ram(original module ipml_sdpram_v1_6_interpolation_ram) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 773)] Net DB_bus[46] in ipml_sdpram_v1_6_interpolation_ram(original module ipml_sdpram_v1_6_interpolation_ram) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 773)] Net DB_bus[47] in ipml_sdpram_v1_6_interpolation_ram(original module ipml_sdpram_v1_6_interpolation_ram) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 773)] Net DB_bus[48] in ipml_sdpram_v1_6_interpolation_ram(original module ipml_sdpram_v1_6_interpolation_ram) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 773)] Net DB_bus[49] in ipml_sdpram_v1_6_interpolation_ram(original module ipml_sdpram_v1_6_interpolation_ram) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 773)] Net DB_bus[50] in ipml_sdpram_v1_6_interpolation_ram(original module ipml_sdpram_v1_6_interpolation_ram) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 773)] Net DB_bus[51] in ipml_sdpram_v1_6_interpolation_ram(original module ipml_sdpram_v1_6_interpolation_ram) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 773)] Net DB_bus[52] in ipml_sdpram_v1_6_interpolation_ram(original module ipml_sdpram_v1_6_interpolation_ram) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 773)] Net DB_bus[53] in ipml_sdpram_v1_6_interpolation_ram(original module ipml_sdpram_v1_6_interpolation_ram) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 773)] Net DB_bus[62] in ipml_sdpram_v1_6_interpolation_ram(original module ipml_sdpram_v1_6_interpolation_ram) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 773)] Net DB_bus[63] in ipml_sdpram_v1_6_interpolation_ram(original module ipml_sdpram_v1_6_interpolation_ram) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 773)] Net DB_bus[64] in ipml_sdpram_v1_6_interpolation_ram(original module ipml_sdpram_v1_6_interpolation_ram) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 773)] Net DB_bus[65] in ipml_sdpram_v1_6_interpolation_ram(original module ipml_sdpram_v1_6_interpolation_ram) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 773)] Net DB_bus[66] in ipml_sdpram_v1_6_interpolation_ram(original module ipml_sdpram_v1_6_interpolation_ram) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 773)] Net DB_bus[67] in ipml_sdpram_v1_6_interpolation_ram(original module ipml_sdpram_v1_6_interpolation_ram) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 773)] Net DB_bus[68] in ipml_sdpram_v1_6_interpolation_ram(original module ipml_sdpram_v1_6_interpolation_ram) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 773)] Net DB_bus[69] in ipml_sdpram_v1_6_interpolation_ram(original module ipml_sdpram_v1_6_interpolation_ram) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 773)] Net DB_bus[70] in ipml_sdpram_v1_6_interpolation_ram(original module ipml_sdpram_v1_6_interpolation_ram) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/rtl/ipml_sdpram_v1_6_interpolation_ram.v(line number: 773)] Net DB_bus[71] in ipml_sdpram_v1_6_interpolation_ram(original module ipml_sdpram_v1_6_interpolation_ram) does not have a driver, tie it to 0
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/video_zoom.v(line number: 468)] Elaborating instance user_interpolation_ram1
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/interpolation_ram/interpolation_ram.v(line number: 18)] Elaborating module interpolation_ram
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ddr_test_top.v(line number: 757)] Elaborating instance user_pll_cfg
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pll_cfg/pll_cfg.v(line number: 20)] Elaborating module pll_cfg
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pll_cfg/pll_cfg.v(line number: 232)] Elaborating instance u_pll_e3
W: Verilog-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pll_cfg/pll_cfg.v(line number: 119)] Net clkfb in pll_cfg(original module pll_cfg) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pll_cfg/pll_cfg.v(line number: 122)] Net pfden in pll_cfg(original module pll_cfg) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pll_cfg/pll_cfg.v(line number: 123)] Net clkout0_gate in pll_cfg(original module pll_cfg) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pll_cfg/pll_cfg.v(line number: 124)] Net clkout0_2pad_gate in pll_cfg(original module pll_cfg) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pll_cfg/pll_cfg.v(line number: 125)] Net clkout1_gate in pll_cfg(original module pll_cfg) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pll_cfg/pll_cfg.v(line number: 126)] Net clkout2_gate in pll_cfg(original module pll_cfg) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pll_cfg/pll_cfg.v(line number: 127)] Net clkout3_gate in pll_cfg(original module pll_cfg) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pll_cfg/pll_cfg.v(line number: 128)] Net clkout4_gate in pll_cfg(original module pll_cfg) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pll_cfg/pll_cfg.v(line number: 129)] Net clkout5_gate in pll_cfg(original module pll_cfg) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pll_cfg/pll_cfg.v(line number: 130)] Net dyn_idiv in pll_cfg(original module pll_cfg) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pll_cfg/pll_cfg.v(line number: 131)] Net dyn_odiv0 in pll_cfg(original module pll_cfg) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pll_cfg/pll_cfg.v(line number: 132)] Net dyn_odiv1 in pll_cfg(original module pll_cfg) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pll_cfg/pll_cfg.v(line number: 133)] Net dyn_odiv2 in pll_cfg(original module pll_cfg) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pll_cfg/pll_cfg.v(line number: 134)] Net dyn_odiv3 in pll_cfg(original module pll_cfg) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pll_cfg/pll_cfg.v(line number: 135)] Net dyn_odiv4 in pll_cfg(original module pll_cfg) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pll_cfg/pll_cfg.v(line number: 136)] Net dyn_fdiv in pll_cfg(original module pll_cfg) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pll_cfg/pll_cfg.v(line number: 137)] Net dyn_duty0 in pll_cfg(original module pll_cfg) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pll_cfg/pll_cfg.v(line number: 138)] Net dyn_duty1 in pll_cfg(original module pll_cfg) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pll_cfg/pll_cfg.v(line number: 139)] Net dyn_duty2 in pll_cfg(original module pll_cfg) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pll_cfg/pll_cfg.v(line number: 140)] Net dyn_duty3 in pll_cfg(original module pll_cfg) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pll_cfg/pll_cfg.v(line number: 141)] Net dyn_duty4 in pll_cfg(original module pll_cfg) does not have a driver, tie it to 0
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ddr_test_top.v(line number: 764)] Elaborating instance user_pll_video_out
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pll_video_out/pll_video_out.v(line number: 20)] Elaborating module pll_video_out
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pll_video_out/pll_video_out.v(line number: 230)] Elaborating instance u_pll_e3
W: Verilog-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pll_video_out/pll_video_out.v(line number: 117)] Net clkfb in pll_video_out(original module pll_video_out) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pll_video_out/pll_video_out.v(line number: 120)] Net pfden in pll_video_out(original module pll_video_out) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pll_video_out/pll_video_out.v(line number: 121)] Net clkout0_gate in pll_video_out(original module pll_video_out) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pll_video_out/pll_video_out.v(line number: 122)] Net clkout0_2pad_gate in pll_video_out(original module pll_video_out) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pll_video_out/pll_video_out.v(line number: 123)] Net clkout1_gate in pll_video_out(original module pll_video_out) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pll_video_out/pll_video_out.v(line number: 124)] Net clkout2_gate in pll_video_out(original module pll_video_out) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pll_video_out/pll_video_out.v(line number: 125)] Net clkout3_gate in pll_video_out(original module pll_video_out) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pll_video_out/pll_video_out.v(line number: 126)] Net clkout4_gate in pll_video_out(original module pll_video_out) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pll_video_out/pll_video_out.v(line number: 127)] Net clkout5_gate in pll_video_out(original module pll_video_out) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pll_video_out/pll_video_out.v(line number: 128)] Net dyn_idiv in pll_video_out(original module pll_video_out) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pll_video_out/pll_video_out.v(line number: 129)] Net dyn_odiv0 in pll_video_out(original module pll_video_out) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pll_video_out/pll_video_out.v(line number: 130)] Net dyn_odiv1 in pll_video_out(original module pll_video_out) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pll_video_out/pll_video_out.v(line number: 131)] Net dyn_odiv2 in pll_video_out(original module pll_video_out) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pll_video_out/pll_video_out.v(line number: 132)] Net dyn_odiv3 in pll_video_out(original module pll_video_out) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pll_video_out/pll_video_out.v(line number: 133)] Net dyn_odiv4 in pll_video_out(original module pll_video_out) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pll_video_out/pll_video_out.v(line number: 134)] Net dyn_fdiv in pll_video_out(original module pll_video_out) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pll_video_out/pll_video_out.v(line number: 135)] Net dyn_duty0 in pll_video_out(original module pll_video_out) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pll_video_out/pll_video_out.v(line number: 136)] Net dyn_duty1 in pll_video_out(original module pll_video_out) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pll_video_out/pll_video_out.v(line number: 137)] Net dyn_duty2 in pll_video_out(original module pll_video_out) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pll_video_out/pll_video_out.v(line number: 138)] Net dyn_duty3 in pll_video_out(original module pll_video_out) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/pll_video_out/pll_video_out.v(line number: 139)] Net dyn_duty4 in pll_video_out(original module pll_video_out) does not have a driver, tie it to 0
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ddr_test_top.v(line number: 837)] Elaborating instance I_ipsxb_ddr_top
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/ddr_test.v(line number: 9)] Elaborating module ddr_test
I: Module instance {test_ddr.I_ipsxb_ddr_top} parameter value:
    DFI_CLK_PERIOD = 32'b00000000000000000010011100010000
    MEM_ROW_WIDTH = 32'b00000000000000000000000000001111
    MEM_COLUMN_WIDTH = 32'b00000000000000000000000000001010
    MEM_BANK_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    MEM_DM_WIDTH = 32'b00000000000000000000000000000100
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000100
    REGION_NUM = 32'b00000000000000000000000000000011
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/ddr_test.v(line number: 267)] Elaborating instance u_ddrp_rstn_sync
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ipsxb_rst_sync_v1_1.v(line number: 10)] Elaborating module ipsxb_rst_sync_v1_1
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ddrp_rstn_sync} parameter value:
    DATA_WIDTH = 1'b1
    DFT_VALUE = 1'b0
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/ddr_test.v(line number: 274)] Elaborating instance u_clkbufg
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/ddr_test.v(line number: 290)] Elaborating instance u_ipsxb_ddrphy_pll_0
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 20)] Elaborating module ipsxb_ddrphy_pll_v1_0
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ipsxb_ddrphy_pll_0} parameter value:
    CLKIN_FREQ = 50.000000
    STATIC_RATIOI = 32'b00000000000000000000000000000001
    STATIC_RATIOF = 32'b00000000000000000000000000010000
    STATIC_RATIO0 = 32'b00000000000000000000000000000010
    STATIC_RATIO1 = 32'b00000000000000000000000000001000
    STATIC_DUTY0 = 32'b00000000000000000000000000000010
    STATIC_DUTY1 = 32'b00000000000000000000000000001000
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 235)] Elaborating instance u_pll_e3
W: Verilog-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 124)] Net clkfb in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 127)] Net pfden in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 129)] Net clkout0_2pad_gate in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 130)] Net clkout1_gate in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 131)] Net clkout2_gate in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 132)] Net clkout3_gate in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 133)] Net clkout4_gate in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 134)] Net clkout5_gate in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 135)] Net dyn_idiv in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 136)] Net dyn_odiv0 in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 137)] Net dyn_odiv1 in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 138)] Net dyn_odiv2 in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 139)] Net dyn_odiv3 in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 140)] Net dyn_odiv4 in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 141)] Net dyn_fdiv in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 142)] Net dyn_duty0 in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 143)] Net dyn_duty1 in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 144)] Net dyn_duty2 in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 145)] Net dyn_duty3 in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 146)] Net dyn_duty4 in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/ddr_test.v(line number: 308)] Elaborating instance u_ipsxb_ddrphy_pll_1
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 20)] Elaborating module ipsxb_ddrphy_pll_v1_0
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ipsxb_ddrphy_pll_1} parameter value:
    CLKIN_FREQ = 50.000000
    STATIC_RATIOI = 32'b00000000000000000000000000000001
    STATIC_RATIOF = 32'b00000000000000000000000000010000
    STATIC_RATIO0 = 32'b00000000000000000000000000000010
    STATIC_RATIO1 = 32'b00000000000000000000000000001000
    STATIC_DUTY0 = 32'b00000000000000000000000000000010
    STATIC_DUTY1 = 32'b00000000000000000000000000001000
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/ddr_test.v(line number: 318)] Elaborating instance I_GTP_IOCLKBUF_0
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/ddr_test.v(line number: 326)] Elaborating instance I_GTP_IOCLKBUF_1
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/ddr_test.v(line number: 334)] Elaborating instance I_GTP_IOCLKBUF_2
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/ddr_test.v(line number: 343)] Elaborating instance I_GTP_CLKDIV
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/ddr_test.v(line number: 352)] Elaborating instance u_clkbufg_gate
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/ddr_test.v(line number: 387)] Elaborating instance u_ipsxb_ddrc_top
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 619)] Elaborating module ipsxb_mcdq_wrapper_v1_2a
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ipsxb_ddrc_top} parameter value:
    DDR_TYPE = 2'b00
    MEM_ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    MEM_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ADDR_MAPPING_SEL = 32'b00000000000000000000000000000001
    TOTAL_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MR0_DDR3 = 16'b0001010100100000
    MR1_DDR3 = 16'b0000000000010100
    MR2_DDR3 = 16'b0000000000000000
    MR3_DDR3 = 16'b0000000000000000
    MR_DDR2 = 16'b0000000000000000
    EMR1_DDR2 = 16'b0000000000000000
    EMR2_DDR2 = 16'b0000000000000000
    EMR3_DDR2 = 16'b0000000000000000
    MR_LPDDR = 16'b0000000000000000
    EMR_LPDDR = 16'b0000000000000000
    TXSDLL = 32'b00000000000000000000001000000000
    TCCD = 32'b00000000000000000000000000000100
    TXP = 32'b00000000000000000000000000000011
    TFAW = 32'b00000000000000000000000000010010
    TRAS = 32'b00000000000000000000000000001111
    TRCD = 32'b00000000000000000000000000000110
    TREFI = 32'b00000000000000000000110000110000
    TRFC = 32'b00000000000000000000000001111000
    TRC = 32'b00000000000000000000000000010100
    TRP = 32'b00000000000000000000000000000110
    TRRD = 32'b00000000000000000000000000000100
    TRTP = 32'b00000000000000000000000000000100
    TWR = 32'b00000000000000000000000000000110
    TWTR = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 867)] Elaborating instance mcdq_ui_axi
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp(line number: 271)] Elaborating module ipsxb_mcdq_ui_axi_v1_2
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ipsxb_ddrc_top.mcdq_ui_axi} parameter value:
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    MEM_ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    ADDR_MAPPING_SEL = 32'b00000000000000000000000000000001
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp(line number: 427)] Elaborating instance mcdq_reg_fifo2
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp(line number: 78)] Elaborating module ipsxb_mcdq_reg_fifo2_v1_2
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ipsxb_ddrc_top.mcdq_ui_axi.mcdq_reg_fifo2} parameter value:
    W = 32'b00000000000000000000000000100110
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp(line number: 543)] Elaborating instance u_user_cmd_fifo
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp(line number: 78)] Elaborating module ipsxb_mcdq_reg_fifo2_v1_2
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ipsxb_ddrc_top.mcdq_ui_axi.u_user_cmd_fifo} parameter value:
    W = 32'b00000000000000000000000000110111
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 902)] Elaborating instance mcdq_wdatapath
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_wdatapath_v1_2.vp(line number: 171)] Elaborating module ipsxb_mcdq_wdatapath_v1_2
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ipsxb_ddrc_top.mcdq_wdatapath} parameter value:
    DDR_TYPE = 2'b00
    DQ_WIDTH = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_wdatapath_v1_2.vp(line number: 239)] Elaborating instance ipsxb_distributed_fifo
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v(line number: 20)] Elaborating module ipsxb_distributed_fifo_v1_0
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ipsxb_ddrc_top.mcdq_wdatapath.ipsxb_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000000010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v(line number: 82)] Elaborating instance u_ipsxb_distributed_fifo_distributed_fifo_v1_0
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v(line number: 21)] Elaborating module ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ipsxb_ddrc_top.mcdq_wdatapath.ipsxb_distributed_fifo.u_ipsxb_distributed_fifo_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000000010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v(line number: 64)] Elaborating instance ipsxb_distributed_sdpram_distributed_fifo_v1_0
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 22)] Elaborating module ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ipsxb_ddrc_top.mcdq_wdatapath.ipsxb_distributed_fifo.u_ipsxb_distributed_fifo_distributed_fifo_v1_0.ipsxb_distributed_sdpram_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000000010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v(line number: 84)] Elaborating instance u_ipsxb_distributed_fifo_ctr
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v(line number: 18)] Elaborating module ipsxb_distributed_fifo_ctr_v1_0
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ipsxb_ddrc_top.mcdq_wdatapath.ipsxb_distributed_fifo.u_ipsxb_distributed_fifo_distributed_fifo_v1_0.u_ipsxb_distributed_fifo_ctr} parameter value:
    DEPTH = 32'b00000000000000000000000000000100
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_wdatapath_v1_2.vp(line number: 278)] Elaborating instance mc3q_wdp_dcp
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_dcp_v1_2.vp(line number: 133)] Elaborating module ipsxb_mcdq_wdp_dcp_v1_2
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_wdatapath_v1_2.vp(line number: 313)] Elaborating instance mcdq_wdp_align
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_align_v1_2.vp(line number: 140)] Elaborating module ipsxb_mcdq_wdp_align_v1_2
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ipsxb_ddrc_top.mcdq_wdatapath.mcdq_wdp_align} parameter value:
    DQ_WIDTH = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 929)] Elaborating instance mcdq_rdatapath
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_rdatapath_v1_2.vp(line number: 83)] Elaborating module ipsxb_mcdq_rdatapath_v1_2
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ipsxb_ddrc_top.mcdq_rdatapath} parameter value:
    DQ_WIDTH = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_rdatapath_v1_2.vp(line number: 114)] Elaborating instance mcdq_prefetch_fifo
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_prefetch_fifo_v1_2.vp(line number: 95)] Elaborating module ipsxb_mcdq_prefetch_fifo_v1_2
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ipsxb_ddrc_top.mcdq_rdatapath.mcdq_prefetch_fifo} parameter value:
    D = 32'b00000000000000000000000000100000
    W = 32'b00000000000000000000000000000101
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_prefetch_fifo_v1_2.vp(line number: 165)] Elaborating instance ipsxb_distributed_fifo
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v(line number: 20)] Elaborating module ipsxb_distributed_fifo_v1_0
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ipsxb_ddrc_top.mcdq_rdatapath.mcdq_prefetch_fifo.ipsxb_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000000101
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v(line number: 82)] Elaborating instance u_ipsxb_distributed_fifo_distributed_fifo_v1_0
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v(line number: 21)] Elaborating module ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ipsxb_ddrc_top.mcdq_rdatapath.mcdq_prefetch_fifo.ipsxb_distributed_fifo.u_ipsxb_distributed_fifo_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000000101
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v(line number: 64)] Elaborating instance ipsxb_distributed_sdpram_distributed_fifo_v1_0
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 22)] Elaborating module ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ipsxb_ddrc_top.mcdq_rdatapath.mcdq_prefetch_fifo.ipsxb_distributed_fifo.u_ipsxb_distributed_fifo_distributed_fifo_v1_0.ipsxb_distributed_sdpram_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000000101
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v(line number: 84)] Elaborating instance u_ipsxb_distributed_fifo_ctr
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v(line number: 18)] Elaborating module ipsxb_distributed_fifo_ctr_v1_0
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ipsxb_ddrc_top.mcdq_rdatapath.mcdq_prefetch_fifo.ipsxb_distributed_fifo.u_ipsxb_distributed_fifo_distributed_fifo_v1_0.u_ipsxb_distributed_fifo_ctr} parameter value:
    DEPTH = 32'b00000000000000000000000000000101
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 957)] Elaborating instance mcdq_dcd_top
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_top_v1_2.vp(line number: 174)] Elaborating module ipsxb_mcdq_dcd_top_v1_2
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ipsxb_ddrc_top.mcdq_dcd_top} parameter value:
    SINGLE_RANK = true
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    RADDR_WIDTH = 32'b00000000000000000000000000000001
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    BURST_LENGTH = 32'b00000000000000000000000000001000
    TREFI = 32'b00000000000000000000001100001100
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_top_v1_2.vp(line number: 238)] Elaborating instance mcdq_dcd_bm
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp(line number: 243)] Elaborating module ipsxb_mcdq_dcd_bm_v1_2
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ipsxb_ddrc_top.mcdq_dcd_top.mcdq_dcd_bm} parameter value:
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    TOTAL_BANK_WIDTH = 32'b00000000000000000000000000000011
    TREFI = 32'b00000000000000000000001100001100
    REF_NUM = 32'b00000000000000000000000000001000
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp(line number: 374)] Elaborating instance mcdq_dcd_rowaddr
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_rowaddr_v1_2.vp(line number: 76)] Elaborating module ipsxb_mcdq_dcd_rowaddr_v1_2
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ipsxb_ddrc_top.mcdq_dcd_top.mcdq_dcd_bm.mcdq_dcd_rowaddr} parameter value:
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    TOTAL_BANK_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_top_v1_2.vp(line number: 282)] Elaborating instance mcdq_dcd_sm
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp(line number: 209)] Elaborating module ipsxb_mcdq_dcd_sm_v1_2
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ipsxb_ddrc_top.mcdq_dcd_top.mcdq_dcd_sm} parameter value:
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    BURST_LENGTH = 32'b00000000000000000000000000001000
    REF_NUM = 32'b00000000000000000000000000001000
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 1006)] Elaborating instance mcdq_dcp_top
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_top_v1_2.vp(line number: 329)] Elaborating module ipsxb_mcdq_dcp_top_v1_2
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ipsxb_ddrc_top.mcdq_dcp_top} parameter value:
    SINGLE_RANK = true
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    RADDR_WIDTH = 32'b00000000000000000000000000000001
    TZQCS = 32'b00000000000000000000000001001011
    TRP = 32'b00000000000000000000000000000110
    TFAW = 32'b00000000000000000000000000010010
    TRAS = 32'b00000000000000000000000000001111
    TRCD = 32'b00000000000000000000000000000110
    TRFC = 32'b00000000000000000000000001111000
    TRRD = 32'b00000000000000000000000000000100
    TRC = 32'b00000000000000000000000000010100
    TCCD = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_top_v1_2.vp(line number: 434)] Elaborating instance mcdq_dcp_buf
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp(line number: 298)] Elaborating module ipsxb_mcdq_dcp_buf_v1_2
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_buf} parameter value:
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    FIFO_DATA_WIDTH = 32'b00000000000000000000000000101011
    TRFC = 32'b00000000000000000000000001111000
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp(line number: 408)] Elaborating instance A_ipsxb_distributed_fifo
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v(line number: 20)] Elaborating module ipsxb_distributed_fifo_v1_0
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_buf.A_ipsxb_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000101011
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v(line number: 82)] Elaborating instance u_ipsxb_distributed_fifo_distributed_fifo_v1_0
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v(line number: 21)] Elaborating module ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_buf.A_ipsxb_distributed_fifo.u_ipsxb_distributed_fifo_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000101011
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v(line number: 64)] Elaborating instance ipsxb_distributed_sdpram_distributed_fifo_v1_0
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 22)] Elaborating module ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_buf.A_ipsxb_distributed_fifo.u_ipsxb_distributed_fifo_distributed_fifo_v1_0.ipsxb_distributed_sdpram_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000101011
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v(line number: 84)] Elaborating instance u_ipsxb_distributed_fifo_ctr
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v(line number: 18)] Elaborating module ipsxb_distributed_fifo_ctr_v1_0
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_buf.A_ipsxb_distributed_fifo.u_ipsxb_distributed_fifo_distributed_fifo_v1_0.u_ipsxb_distributed_fifo_ctr} parameter value:
    DEPTH = 32'b00000000000000000000000000000100
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp(line number: 459)] Elaborating instance B_ipsxb_distributed_fifo
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v(line number: 20)] Elaborating module ipsxb_distributed_fifo_v1_0
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_buf.B_ipsxb_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000101011
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_top_v1_2.vp(line number: 498)] Elaborating instance mcdq_dcp_back_ctrl
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 643)] Elaborating module ipsxb_mcdq_dcp_back_ctrl_v1_2
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl} parameter value:
    SINGLE_RANK = true
    FIFO_DATA_WIDTH = 32'b00000000000000000000000000101011
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    RADDR_WIDTH = 32'b00000000000000000000000000000001
    TZQCS = 32'b00000000000000000000000001001011
    TRP = 32'b00000000000000000000000000000110
    TFAW = 32'b00000000000000000000000000010010
    TRAS = 32'b00000000000000000000000000001111
    TRCD = 32'b00000000000000000000000000000110
    TRFC = 32'b00000000000000000000000001111000
    TRRD = 32'b00000000000000000000000000000100
    TRC = 32'b00000000000000000000000000010100
    TCCD = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1038)] Elaborating instance timing_act2wr_pass
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act2wr_pass_v1_2.vp(line number: 115)] Elaborating module ipsxb_mcdq_timing_act2wr_pass_v1_2
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.timing_act2wr_pass} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1052)] Elaborating instance mcdq_timing_rd_pass
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_rd_pass_v1_2.vp(line number: 128)] Elaborating module ipsxb_mcdq_timing_rd_pass_v1_2
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.mcdq_timing_rd_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000011
    CNT1_WIDTH = 32'b00000000000000000000000000000111
W: Verilog-2019: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1056)] Width mismatch between port cnt_init0 and signal bound to it for instantiated module ipsxb_mcdq_timing_rd_pass_v1_2
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1071)] Elaborating instance timing_wr_pass
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_wr_pass_v1_2.vp(line number: 127)] Elaborating module ipsxb_mcdq_timing_wr_pass_v1_2
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.timing_wr_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000011
    CNT1_WIDTH = 32'b00000000000000000000000000000110
W: Verilog-2019: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1075)] Width mismatch between port cnt_init0 and signal bound to it for instantiated module ipsxb_mcdq_timing_wr_pass_v1_2
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ipsxb_mcdq_timing_pre_pass_v1_2
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1139)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ipsxb_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ipsxb_mcdq_timing_pre_pass_v1_2
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1139)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ipsxb_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ipsxb_mcdq_timing_pre_pass_v1_2
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1139)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ipsxb_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ipsxb_mcdq_timing_pre_pass_v1_2
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1139)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ipsxb_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ipsxb_mcdq_timing_pre_pass_v1_2
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1139)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ipsxb_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ipsxb_mcdq_timing_pre_pass_v1_2
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1139)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ipsxb_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ipsxb_mcdq_timing_pre_pass_v1_2
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1139)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ipsxb_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ipsxb_mcdq_timing_pre_pass_v1_2
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1139)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ipsxb_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1158)] Elaborating instance timing_prea_pass
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ipsxb_mcdq_timing_pre_pass_v1_2
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.timing_prea_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1164)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ipsxb_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1178)] Elaborating instance timing_ref_pass
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_ref_pass_v1_2.vp(line number: 90)] Elaborating module ipsxb_mcdq_timing_ref_pass_v1_2
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.timing_ref_pass} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
W: Verilog-2019: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1182)] Width mismatch between port cnt_init0 and signal bound to it for instantiated module ipsxb_mcdq_timing_ref_pass_v1_2
W: Verilog-2019: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1183)] Width mismatch between port cnt_init1 and signal bound to it for instantiated module ipsxb_mcdq_timing_ref_pass_v1_2
W: Verilog-2019: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1184)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ipsxb_mcdq_timing_ref_pass_v1_2
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ipsxb_mcdq_trc_timing_v1_2
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ipsxb_mcdq_trc_timing_v1_2
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ipsxb_mcdq_trc_timing_v1_2
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ipsxb_mcdq_trc_timing_v1_2
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ipsxb_mcdq_trc_timing_v1_2
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ipsxb_mcdq_trc_timing_v1_2
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ipsxb_mcdq_trc_timing_v1_2
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ipsxb_mcdq_trc_timing_v1_2
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1245)] Elaborating instance tfaw_timing
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_timing_v1_2.vp(line number: 128)] Elaborating module ipsxb_mcdq_tfaw_timing_v1_2
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.tfaw_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TFAW = 32'b00000000000000000000000000010010
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_timing_v1_2.vp(line number: 168)] Elaborating instance mcdq_tfaw
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp(line number: 68)] Elaborating module ipsxb_mcdq_tfaw_v1_2
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.tfaw_timing.mcdq_tfaw} parameter value:
    TFAW = 32'b00000000000000000000000000010010
    CNT_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_timing_v1_2.vp(line number: 168)] Elaborating instance mcdq_tfaw
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp(line number: 68)] Elaborating module ipsxb_mcdq_tfaw_v1_2
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.tfaw_timing.mcdq_tfaw} parameter value:
    TFAW = 32'b00000000000000000000000000010010
    CNT_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_timing_v1_2.vp(line number: 168)] Elaborating instance mcdq_tfaw
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp(line number: 68)] Elaborating module ipsxb_mcdq_tfaw_v1_2
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.tfaw_timing.mcdq_tfaw} parameter value:
    TFAW = 32'b00000000000000000000000000010010
    CNT_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1330)] Elaborating instance timing_act_pass
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act_pass_v1_2.vp(line number: 92)] Elaborating module ipsxb_mcdq_timing_act_pass_v1_2
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.timing_act_pass} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
W: Verilog-2019: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1334)] Width mismatch between port cnt_init0 and signal bound to it for instantiated module ipsxb_mcdq_timing_act_pass_v1_2
W: Verilog-2019: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1335)] Width mismatch between port cnt_init1 and signal bound to it for instantiated module ipsxb_mcdq_timing_act_pass_v1_2
W: Verilog-2019: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1336)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ipsxb_mcdq_timing_act_pass_v1_2
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_top_v1_2.vp(line number: 535)] Elaborating instance mcdq_dcp_out
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp(line number: 210)] Elaborating module ipsxb_mcdq_dcp_out_v1_2
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_out} parameter value:
    SINGLE_RANK = true
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    BADDR_WIDTH = 32'b00000000000000000000000000000011
    RADDR_WIDTH = 32'b00000000000000000000000000000001
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 1057)] Elaborating instance mcdq_calib_delay
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp(line number: 101)] Elaborating module ipsxb_mcdq_calib_delay_v1_2
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ipsxb_ddrc_top.mcdq_calib_delay} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000001111
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 1085)] Elaborating instance mcdq_dfi
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp(line number: 432)] Elaborating module ipsxb_mcdq_dfi_v1_2
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ipsxb_ddrc_top.mcdq_dfi} parameter value:
    BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    TOTAL_ADDR_WIDTH = 32'b00000000000000000000000000001111
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
W: Verilog-2039: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp(line number: 553)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp(line number: 617)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp(line number: 729)] Repeat multiplier in concatenation evaluates to 0
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 1123)] Elaborating instance mcdq_apb_cross_v1_2
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_apb_cross_v1_2.vp(line number: 145)] Elaborating module ipsxb_mcdq_apb_cross_v1_2
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 1158)] Elaborating instance mcdq_cfg_apb
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_cfg_apb_v1_2.vp(line number: 559)] Elaborating module ipsxb_mcdq_cfg_apb_v1_2
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ipsxb_ddrc_top.mcdq_cfg_apb} parameter value:
    DDR_TYPE = 2'b00
    MR0_DDR3 = 16'b0001010100100000
    MR1_DDR3 = 16'b0000000000010100
    MR2_DDR3 = 16'b0000000000000000
    MR3_DDR3 = 16'b0000000000000000
    MR_DDR2 = 16'b0000000000000000
    EMR1_DDR2 = 16'b0000000000000000
    EMR2_DDR2 = 16'b0000000000000000
    EMR3_DDR2 = 16'b0000000000000000
    MR_LPDDR = 16'b0000000000000000
    EMR_LPDDR = 16'b0000000000000000
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 1207)] Elaborating instance mcdq_mrs
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_mrs_v1_2.vp(line number: 321)] Elaborating module ipsxb_mcdq_mrs_v1_2
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ipsxb_ddrc_top.mcdq_mrs} parameter value:
    DDR_TYPE = 2'b00
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    TRFC = 32'b00000000000000000000000001111000
    TRP = 32'b00000000000000000000000000000110
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 1233)] Elaborating instance mcdq_lp
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/ipsxb_mcdq_lp_v1_2.vp(line number: 315)] Elaborating module ipsxb_mcdq_lp_v1_2
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ipsxb_ddrc_top.mcdq_lp} parameter value:
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    TRFC = 32'b00000000000000000000000001111000
    TREFI = 32'b00000000000000000000001100001100
    TRP = 32'b00000000000000000000000000000110
    TXSDLL = 32'b00000000000000000000000010000000
    TXP = 32'b00000000000000000000000000000011
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/ddr_test.v(line number: 462)] Elaborating instance u_ddrphy_top
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/ddr_test_ddrphy_top.v(line number: 10)] Elaborating module ddr_test_ddrphy_top
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ddrphy_top} parameter value:
    T200US = 16'b0100111000100000
    T500US = 16'b1100001101010000
    MEM_TYPE = DDR3
    TMRD = 8'b00000001
    TMOD = 8'b00000011
    TZQINIT = 10'b0010000000
    TXPR = 8'b00011111
    TRP = 8'b00000010
    TRFC = 8'b00011110
    TRCD = 8'b00000010
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANK_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    MEM_DM_WIDTH = 32'b00000000000000000000000000000100
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000100
    REGION_NUM = 32'b00000000000000000000000000000011
    DM_GROUP_EN = 32'b00000000000000000000000000000000
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/ddr_test_ddrphy_top.v(line number: 249)] Elaborating instance I_GTP_DLL
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/ddr_test_ddrphy_top.v(line number: 260)] Elaborating instance ddrphy_reset_ctrl
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp(line number: 184)] Elaborating module ipsxb_ddrphy_reset_ctrl_v1_4
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp(line number: 259)] Elaborating instance ddrphy_pll_lock_debounce
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp(line number: 62)] Elaborating module ipsxb_ddrphy_rst_debounce_v1_0
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ddrphy_top.ddrphy_reset_ctrl.ddrphy_pll_lock_debounce} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000010011
    RISE_CNTR_VALUE = 19'b1000000000000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp(line number: 414)] Elaborating instance u_ddrphy_rstn_sync
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ipsxb_rst_sync_v1_1.v(line number: 10)] Elaborating module ipsxb_rst_sync_v1_1
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ddrphy_top.ddrphy_reset_ctrl.u_ddrphy_rstn_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp(line number: 424)] Elaborating instance u_dll_rst_sync
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ipsxb_rst_sync_v1_1.v(line number: 10)] Elaborating module ipsxb_rst_sync_v1_1
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ddrphy_top.ddrphy_reset_ctrl.u_dll_rst_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b1
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/ddr_test_ddrphy_top.v(line number: 284)] Elaborating instance ddrphy_gate_update_ctrl
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_gate_update_ctrl_v1_3.vp(line number: 93)] Elaborating module ipsxb_ddrphy_gate_update_ctrl_v1_3
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ddrphy_top.ddrphy_gate_update_ctrl} parameter value:
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_gate_update_ctrl_v1_3.vp(line number: 167)] Elaborating instance ddrphy_drift_ctrl
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_drift_ctrl_v1_3.vp(line number: 197)] Elaborating module ipsxb_ddrphy_drift_ctrl_v1_3
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ddrphy_top.ddrphy_gate_update_ctrl.ddrphy_drift_ctrl} parameter value:
    SAMP_CNT = 10'b0111110100
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_gate_update_ctrl_v1_3.vp(line number: 167)] Elaborating instance ddrphy_drift_ctrl
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_drift_ctrl_v1_3.vp(line number: 197)] Elaborating module ipsxb_ddrphy_drift_ctrl_v1_3
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ddrphy_top.ddrphy_gate_update_ctrl.ddrphy_drift_ctrl} parameter value:
    SAMP_CNT = 10'b0111110100
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_gate_update_ctrl_v1_3.vp(line number: 167)] Elaborating instance ddrphy_drift_ctrl
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_drift_ctrl_v1_3.vp(line number: 197)] Elaborating module ipsxb_ddrphy_drift_ctrl_v1_3
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ddrphy_top.ddrphy_gate_update_ctrl.ddrphy_drift_ctrl} parameter value:
    SAMP_CNT = 10'b0111110100
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_gate_update_ctrl_v1_3.vp(line number: 167)] Elaborating instance ddrphy_drift_ctrl
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_drift_ctrl_v1_3.vp(line number: 197)] Elaborating module ipsxb_ddrphy_drift_ctrl_v1_3
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ddrphy_top.ddrphy_gate_update_ctrl.ddrphy_drift_ctrl} parameter value:
    SAMP_CNT = 10'b0111110100
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/ddr_test_ddrphy_top.v(line number: 298)] Elaborating instance ddrphy_dll_update_ctrl
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_dll_update_ctrl_v1_0.vp(line number: 96)] Elaborating module ipsxb_ddrphy_dll_update_ctrl_v1_0
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/ddr_test_ddrphy_top.v(line number: 313)] Elaborating instance u_dll_freeze_sync
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ipsxb_rst_sync_v1_1.v(line number: 10)] Elaborating module ipsxb_rst_sync_v1_1
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ddrphy_top.u_dll_freeze_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/ddr_test_ddrphy_top.v(line number: 334)] Elaborating instance ddrphy_calib_top
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp(line number: 327)] Elaborating module ipsxb_ddrphy_calib_top_v1_3
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ddrphy_top.ddrphy_calib_top} parameter value:
    T200US = 16'b0100111000100000
    T500US = 16'b1100001101010000
    TMRD = 8'b00000001
    TMOD = 8'b00000011
    TXPR = 8'b00011111
    TZQINIT = 10'b0010000000
    TRFC = 8'b00011110
    TRCD = 8'b00000010
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    MEM_DM_WIDTH = 32'b00000000000000000000000000000100
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp(line number: 492)] Elaborating instance ddrphy_main_ctrl
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_main_ctrl_v1_3.vp(line number: 118)] Elaborating module ipsxb_ddrphy_main_ctrl_v1_3
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ddrphy_top.ddrphy_calib_top.ddrphy_main_ctrl} parameter value:
    WL_EN = 32'b00000000000000000000000000000001
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp(line number: 520)] Elaborating instance ddrphy_init
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp(line number: 258)] Elaborating module ipsxb_ddrphy_init_v1_0
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ddrphy_top.ddrphy_calib_top.ddrphy_init} parameter value:
    T200US = 16'b0100111000100000
    T500US = 16'b1100001101010000
    TMRD = 8'b00000001
    TMOD = 8'b00000011
    TXPR = 8'b00011111
    TZQINIT = 10'b0010000000
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp(line number: 548)] Elaborating instance ddrphy_wrlvl
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp(line number: 173)] Elaborating module ipsxb_ddrphy_wrlvl_v1_0
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ddrphy_top.ddrphy_calib_top.ddrphy_wrlvl} parameter value:
    TMOD = 8'b00000011
    TRFC = 8'b00011110
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp(line number: 577)] Elaborating instance rdcal
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp(line number: 505)] Elaborating module ipsxb_ddrphy_rdcal_v1_2
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ddrphy_top.ddrphy_calib_top.rdcal} parameter value:
    TRFC = 8'b00011110
    TRCD = 8'b00000010
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    MEM_DM_WIDTH = 32'b00000000000000000000000000000100
W: Verilog-2039: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp(line number: 1046)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp(line number: 1074)] Repeat multiplier in concatenation evaluates to 0
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp(line number: 629)] Elaborating instance calib_mux
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_calib_mux_v1_3.vp(line number: 145)] Elaborating module ipsxb_ddrphy_calib_mux_v1_3
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ddrphy_top.ddrphy_calib_top.calib_mux} parameter value:
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp(line number: 689)] Elaborating instance upcal
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_upcal_v1_4.vp(line number: 414)] Elaborating module ipsxb_ddrphy_upcal_v1_4
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ddrphy_top.ddrphy_calib_top.upcal} parameter value:
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000100
    MEM_DM_WIDTH = 32'b00000000000000000000000000000100
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/ddr_test_ddrphy_top.v(line number: 400)] Elaborating instance ddrphy_training_ctrl
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_training_ctrl_v1_0.vp(line number: 64)] Elaborating module ipsxb_ddrphy_training_ctrl_v1_0
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ddrphy_top.ddrphy_training_ctrl} parameter value:
    SRB_DQS_RST_TRAINING_HIGH_CLK = 32'b00000000000000000000000000000011
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/ddr_test_ddrphy_top.v(line number: 417)] Elaborating instance ddrphy_slice_top
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 9)] Elaborating module ipsxb_ddrphy_slice_top_v1_4
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ddrphy_top.ddrphy_slice_top} parameter value:
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000100
    MEM_DM_WIDTH = 32'b00000000000000000000000000000100
    DM_GROUP_EN = 32'b00000000000000000000000000000000
    WL_EXTEND = FALSE
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 464)] Elaborating instance u_logic_rstn_sync
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ipsxb_rst_sync_v1_1.v(line number: 10)] Elaborating module ipsxb_rst_sync_v1_1
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ddrphy_top.ddrphy_slice_top.u_logic_rstn_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 546)] Elaborating instance u_ddrphy_data_slice
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 360)] Elaborating module ipsxb_ddrphy_data_slice_v1_4
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ddrphy_top.ddrphy_slice_top.u_ddrphy_data_slice} parameter value:
    WL_EN = 32'b00000000000000000000000000000001
    INIT_WRLVL_STEP = 8'b00000000
    WL_MAX_STEP = 8'b11111111
    WL_MAX_CHECK = 5'b11111
    WL_SETTING = 32'b00000000000000000000000000000000
    RDEL_ADJ_MAX_RANG = 8'b00011111
    MIN_DQSI_WIN = 32'b00000000000000000000000000001010
    WL_EXTEND = FALSE
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 521)] Elaborating instance data_slice_wrlvl
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp(line number: 234)] Elaborating module ipsxb_ddrphy_data_slice_wrlvl_v1_4
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ddrphy_top.ddrphy_slice_top.u_ddrphy_data_slice.data_slice_wrlvl} parameter value:
    WL_EN = 32'b00000000000000000000000000000001
    INIT_WRLVL_STEP = 8'b00000000
    WL_MAX_STEP = 8'b11111111
    CK_MAX_STEP = 8'b01001000
    WL_MAX_CHECK = 5'b11111
    WL_SETTING = 32'b00000000000000000000000000000000
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 546)] Elaborating instance data_slice_dqs_gate_cal
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3.vp(line number: 98)] Elaborating module ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3.vp(line number: 135)] Elaborating instance dqs_gate_coarse_cal
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp(line number: 156)] Elaborating module ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3.vp(line number: 151)] Elaborating instance gatecal
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp(line number: 269)] Elaborating module ipsxb_ddrphy_gatecal_v1_3
W: Verilog-2024: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3.vp(line number: 98)] Give an initial value for the no drive output pin dbg_dqs_gate_cal in graph of sdm module ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 584)] Elaborating instance dqsi_rdel_cal
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp(line number: 305)] Elaborating module ipsxb_ddrphy_dqsi_rdel_cal_v1_2
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ddrphy_top.ddrphy_slice_top.u_ddrphy_data_slice.dqsi_rdel_cal} parameter value:
    RDEL_ADJ_MAX_RANG = 8'b00011111
    MIN_DQSI_WIN = 32'b00000000000000000000000000001010
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 613)] Elaborating instance dqs_rddata_align
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp(line number: 192)] Elaborating module ipsxb_ddrphy_dqs_rddata_align_v1_3
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 639)] Elaborating instance wdata_path_adj
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_wdata_path_adj_v1_0.vp(line number: 150)] Elaborating module ipsxb_ddrphy_wdata_path_adj_v1_0
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ddrphy_top.ddrphy_slice_top.u_ddrphy_data_slice.wdata_path_adj} parameter value:
    DQ_WIDTH = 32'b00000000000000000000000000001000
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 672)] Elaborating instance u_ddc_dqs
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 712)] Elaborating instance u_oserdes_dqs
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 723)] Elaborating instance u_iobufco_dqs
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 740)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 752)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 762)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 773)] Elaborating instance DQ0_GTP_ISERDES
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 740)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 752)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 762)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 773)] Elaborating instance DQ0_GTP_ISERDES
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 740)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 752)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 762)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 773)] Elaborating instance DQ0_GTP_ISERDES
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 740)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 752)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 762)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 773)] Elaborating instance DQ0_GTP_ISERDES
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 740)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 752)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 762)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 773)] Elaborating instance DQ0_GTP_ISERDES
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 740)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 752)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 762)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 773)] Elaborating instance DQ0_GTP_ISERDES
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 740)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 752)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 762)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 773)] Elaborating instance DQ0_GTP_ISERDES
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 740)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 752)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 762)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 773)] Elaborating instance DQ0_GTP_ISERDES
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 791)] Elaborating instance u_oserdes_dm
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 802)] Elaborating instance u_outbuft_dm
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 546)] Elaborating instance u_ddrphy_data_slice
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 360)] Elaborating module ipsxb_ddrphy_data_slice_v1_4
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ddrphy_top.ddrphy_slice_top.u_ddrphy_data_slice} parameter value:
    WL_EN = 32'b00000000000000000000000000000001
    INIT_WRLVL_STEP = 8'b00000000
    WL_MAX_STEP = 8'b11111111
    WL_MAX_CHECK = 5'b11111
    WL_SETTING = 32'b00000000000000000000000000000000
    RDEL_ADJ_MAX_RANG = 8'b00011111
    MIN_DQSI_WIN = 32'b00000000000000000000000000001010
    WL_EXTEND = FALSE
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 546)] Elaborating instance u_ddrphy_data_slice
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 360)] Elaborating module ipsxb_ddrphy_data_slice_v1_4
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ddrphy_top.ddrphy_slice_top.u_ddrphy_data_slice} parameter value:
    WL_EN = 32'b00000000000000000000000000000001
    INIT_WRLVL_STEP = 8'b00000000
    WL_MAX_STEP = 8'b11111111
    WL_MAX_CHECK = 5'b11111
    WL_SETTING = 32'b00000000000000000000000000000000
    RDEL_ADJ_MAX_RANG = 8'b00011111
    MIN_DQSI_WIN = 32'b00000000000000000000000000001010
    WL_EXTEND = FALSE
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 546)] Elaborating instance u_ddrphy_data_slice
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 360)] Elaborating module ipsxb_ddrphy_data_slice_v1_4
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ddrphy_top.ddrphy_slice_top.u_ddrphy_data_slice} parameter value:
    WL_EN = 32'b00000000000000000000000000000001
    INIT_WRLVL_STEP = 8'b00000000
    WL_MAX_STEP = 8'b11111111
    WL_MAX_CHECK = 5'b11111
    WL_SETTING = 32'b00000000000000000000000000000000
    RDEL_ADJ_MAX_RANG = 8'b00011111
    MIN_DQSI_WIN = 32'b00000000000000000000000000001010
    WL_EXTEND = FALSE
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 629)] Elaborating instance u_slice_rddata_align
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_slice_rddata_align_v1_0.vp(line number: 117)] Elaborating module ipsxb_ddrphy_slice_rddata_align_v1_0
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ddrphy_top.ddrphy_slice_top.u_slice_rddata_align} parameter value:
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 645)] Elaborating instance u_control_path_adj
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_control_path_adj_v1_0.vp(line number: 150)] Elaborating module ipsxb_ddrphy_control_path_adj_v1_0
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ddrphy_top.ddrphy_slice_top.u_control_path_adj} parameter value:
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    SLIP_BIT_NUM = 32'b00000000000000000000000000000001
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 687)] Elaborating instance u_ddc_ca
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 687)] Elaborating instance u_ddc_ca
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 687)] Elaborating instance u_ddc_ca
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 687)] Elaborating instance u_ddc_ca
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 730)] Elaborating instance u_oserdes_csn
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 741)] Elaborating instance u_outbuft_csn
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 753)] Elaborating instance u_oserdes_odt
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 764)] Elaborating instance u_outbuft_odt
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 775)] Elaborating instance u_oserdes_cke
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 786)] Elaborating instance u_outbuft_cke
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 796)] Elaborating instance u_oserdes_ba0
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 807)] Elaborating instance u_outbuft_ba0
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 817)] Elaborating instance u_oserdes_addr_0
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 828)] Elaborating instance u_outbuft_addr_0
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 838)] Elaborating instance u_oserdes_addr_5
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 849)] Elaborating instance u_outbuft_addr_5
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 859)] Elaborating instance u_oserdes_addr_12
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 870)] Elaborating instance u_outbuft_addr_12
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 880)] Elaborating instance u_oserdes_addr_3
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 891)] Elaborating instance u_outbuft_addr_3
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 903)] Elaborating instance u_oserdes_ck
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 914)] Elaborating instance u_outbuftco_ck
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 925)] Elaborating instance u_oserdes_ba2
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 936)] Elaborating instance u_outbuft_ba2
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 947)] Elaborating instance u_oserdes_wen
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 958)] Elaborating instance u_outbuft_wen
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 970)] Elaborating instance u_oserdes_rasn
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 981)] Elaborating instance u_outbuft_rasn
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 991)] Elaborating instance u_oserdes_addr_2
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1002)] Elaborating instance u_outbuft_addr_2
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1012)] Elaborating instance u_oserdes_addr_6
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1023)] Elaborating instance u_outbuft_addr_6
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1033)] Elaborating instance u_oserdes_addr_8
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1044)] Elaborating instance u_outbuft_addr_8
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1055)] Elaborating instance u_oserdes_casn
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1066)] Elaborating instance u_outbuft_casn
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1078)] Elaborating instance u_oserdes_addr_14
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1089)] Elaborating instance u_outbuft_addr_14
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1100)] Elaborating instance u_oserdes_addr_9
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1111)] Elaborating instance u_outbuft_addr_9
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1121)] Elaborating instance u_oserdes_addr_1
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1132)] Elaborating instance u_outbuft_addr_1
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1142)] Elaborating instance u_oserdes_addr_10
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1153)] Elaborating instance u_outbuft_addr_10
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1163)] Elaborating instance u_oserdes_addr_11
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1174)] Elaborating instance u_outbuft_addr_11
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1184)] Elaborating instance u_oserdes_ba1
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1195)] Elaborating instance u_outbuft_ba1
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1205)] Elaborating instance u_oserdes_addr_7
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1216)] Elaborating instance u_outbuft_addr_7
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1226)] Elaborating instance u_oserdes_addr_4
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1237)] Elaborating instance u_outbuft_addr_4
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1249)] Elaborating instance u_oserdes_addr_13
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1260)] Elaborating instance u_outbuft_addr_13
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/ddr_test_ddrphy_top.v(line number: 515)] Elaborating instance ddrphy_dfi
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp(line number: 259)] Elaborating module ipsxb_ddrphy_dfi_v1_4
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ddrphy_top.ddrphy_dfi} parameter value:
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000100
    MEM_DM_WIDTH = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/ddr_test_ddrphy_top.v(line number: 584)] Elaborating instance ddrphy_info
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp(line number: 135)] Elaborating module ipsxb_ddrphy_info_v1_0
I: Module instance {test_ddr.I_ipsxb_ddr_top.u_ddrphy_top.ddrphy_info} parameter value:
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MR0_DDR3 = 16'b0001010100100000
    MR1_DDR3 = 16'b0000000000010100
    MR2_DDR3 = 16'b0000000000000000
    MR3_DDR3 = 16'b0000000000000000
W: Verilog-2036: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/ddr_test_ddrphy_top.v(line number: 313)] Net ddrphy_dll_rst_n connected to input port of module instance test_ddr.I_ipsxb_ddr_top.u_ddrphy_top.u_dll_freeze_sync has no driver, tie it to 0
W: Verilog-2023: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/ddr_test.v(line number: 387)] Give initial value 0 for the no drive pin ddr_zqcs_req in module instance test_ddr.I_ipsxb_ddr_top.u_ipsxb_ddrc_top
W: Verilog-2024: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/ddr_test.v(line number: 9)] Give an initial value for the no drive output pin apb_int in graph of sdm module ddr_test
W: Verilog-2019: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ddr_test_top.v(line number: 847)] Width mismatch between port axi_awlen and signal bound to it for instantiated module ddr_test
W: Verilog-2019: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ddr_test_top.v(line number: 860)] Width mismatch between port axi_arlen and signal bound to it for instantiated module ddr_test
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ddr_test_top.v(line number: 1190)] Elaborating instance eth_vesa_debug
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/vesa_debug.v(line number: 1)] Elaborating module vesa_debug
I: Module instance {test_ddr.eth_vesa_debug} parameter value:
    PIX_WIGHT = 32'b00000000000000000000000000010000
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ddr_test_top.v(line number: 1204)] Elaborating instance eth0_img_rec
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/eth_img_rec.v(line number: 1)] Elaborating module eth_img_rec
I: Module instance {test_ddr.eth0_img_rec} parameter value:
    PIXEL_WIDTH = 32'b00000000000000000000000000100000
    VIDEO_LENGTH = 32'b00000000000000000000001111000000
    VIDEO_HIGTH = 32'b00000000000000000000001000011100
    ETH_RX_WAIT_HEAD_0 = 2'b00
    ETH_RX_WAIT_HEAD_1 = 2'b01
    ETH_RX_RECV_DATA = 2'b10
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ddr_test_top.v(line number: 1214)] Elaborating instance eth0_img_pkt
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/eth_img_pkt.v(line number: 1)] Elaborating module eth_img_pkt
I: Module instance {test_ddr.eth0_img_pkt} parameter value:
    CMOS_H_PIXEL = 16'b0000001111000000
    CMOS_V_PIXEL = 16'b0000001000011100
    UDP_DATA_SIZE = 16'b0000001111000000
    ETH_TRAN_DELAY = 11'b01100100000
    IMG_FRAME_HEAD = 32'b11110000010110101010010100001111
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/eth_img_pkt.v(line number: 243)] Elaborating instance u_eth_pkt_fifo
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/eth_pkt_fifo.v(line number: 18)] Elaborating module eth_pkt_fifo
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/eth_pkt_fifo.v(line number: 164)] Elaborating instance U_ipml_fifo_eth_pkt_fifo
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/rtl/ipml_fifo_v1_6_eth_pkt_fifo.v(line number: 25)] Elaborating module ipml_fifo_v1_6_eth_pkt_fifo
I: Module instance {test_ddr.eth0_img_pkt.u_eth_pkt_fifo.U_ipml_fifo_eth_pkt_fifo} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000000111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/rtl/ipml_fifo_v1_6_eth_pkt_fifo.v(line number: 93)] Elaborating instance U_ipml_sdpram
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 20)] Elaborating module ipml_sdpram_v1_6_eth_pkt_fifo
I: Module instance {test_ddr.eth0_img_pkt.u_eth_pkt_fifo.U_ipml_fifo_eth_pkt_fifo.U_ipml_sdpram} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
W: Verilog-2039: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 469)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 471)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 482)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 483)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 484)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 484)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 482)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 483)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 484)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 484)] Case condition never applies
W: Verilog-2039: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 617)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 677)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 678)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 679)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 680)] Case condition never applies
W: Verilog-2038: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 680)] Case condition never applies
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 846)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 846)] Elaborating instance U_GTP_DRM18K
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 768)] Net DA_bus[8] in ipml_sdpram_v1_6_eth_pkt_fifo(original module ipml_sdpram_v1_6_eth_pkt_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 768)] Net DA_bus[17] in ipml_sdpram_v1_6_eth_pkt_fifo(original module ipml_sdpram_v1_6_eth_pkt_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 768)] Net DA_bus[26] in ipml_sdpram_v1_6_eth_pkt_fifo(original module ipml_sdpram_v1_6_eth_pkt_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 768)] Net DA_bus[35] in ipml_sdpram_v1_6_eth_pkt_fifo(original module ipml_sdpram_v1_6_eth_pkt_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 769)] Net DB_bus[8] in ipml_sdpram_v1_6_eth_pkt_fifo(original module ipml_sdpram_v1_6_eth_pkt_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 769)] Net DB_bus[17] in ipml_sdpram_v1_6_eth_pkt_fifo(original module ipml_sdpram_v1_6_eth_pkt_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 769)] Net DB_bus[26] in ipml_sdpram_v1_6_eth_pkt_fifo(original module ipml_sdpram_v1_6_eth_pkt_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 769)] Net DB_bus[35] in ipml_sdpram_v1_6_eth_pkt_fifo(original module ipml_sdpram_v1_6_eth_pkt_fifo) does not have a driver, tie it to 0
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/eth_pkt_fifo/rtl/ipml_fifo_v1_6_eth_pkt_fifo.v(line number: 121)] Elaborating instance U_ipml_fifo_ctrl
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Elaborating module ipml_fifo_ctrl_v1_3
I: Module instance {test_ddr.eth0_img_pkt.u_eth_pkt_fifo.U_ipml_fifo_eth_pkt_fifo.U_ipml_fifo_ctrl} parameter value:
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000000111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
W: Verilog-2039: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/write_ddr_fifo/rtl/ipml_fifo_ctrl_v1_3.v(line number: 196)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2019: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ddr_test_top.v(line number: 1221)] Width mismatch between port transfer_flag and signal bound to it for instantiated module eth_img_pkt
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ddr_test_top.v(line number: 1231)] Elaborating instance eth0_gmii_to_rgmii
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/gmii_to_rgmii.v(line number: 3)] Elaborating module gmii_to_rgmii
I: Module instance {test_ddr.eth0_gmii_to_rgmii} parameter value:
    DELAY_STEP = 8'b00001111
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/gmii_to_rgmii.v(line number: 43)] Elaborating instance tx_data_oddr
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/gmii_to_rgmii.v(line number: 54)] Elaborating instance gtp_outbuft1
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/gmii_to_rgmii.v(line number: 43)] Elaborating instance tx_data_oddr
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/gmii_to_rgmii.v(line number: 54)] Elaborating instance gtp_outbuft1
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/gmii_to_rgmii.v(line number: 43)] Elaborating instance tx_data_oddr
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/gmii_to_rgmii.v(line number: 54)] Elaborating instance gtp_outbuft1
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/gmii_to_rgmii.v(line number: 43)] Elaborating instance tx_data_oddr
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/gmii_to_rgmii.v(line number: 54)] Elaborating instance gtp_outbuft1
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/gmii_to_rgmii.v(line number: 68)] Elaborating instance tx_ctl_oddr
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/gmii_to_rgmii.v(line number: 79)] Elaborating instance gtp_outbuft1
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/gmii_to_rgmii.v(line number: 92)] Elaborating instance tx_clk_oddr
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/gmii_to_rgmii.v(line number: 102)] Elaborating instance gtp_outbuft6
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/gmii_to_rgmii.v(line number: 130)] Elaborating instance clk_dll
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/gmii_to_rgmii.v(line number: 142)] Elaborating instance rgmii_clk_delay
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/gmii_to_rgmii.v(line number: 152)] Elaborating instance GTP_CLKBUFG_RXSHFT
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/gmii_to_rgmii.v(line number: 161)] Elaborating instance u_rgmii_rx_ctl_ibuf
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/gmii_to_rgmii.v(line number: 176)] Elaborating instance gmii_ctl_in
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/gmii_to_rgmii.v(line number: 205)] Elaborating instance u_rgmii_rxd_ibuf
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/gmii_to_rgmii.v(line number: 214)] Elaborating instance gmii_rxd_in
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/gmii_to_rgmii.v(line number: 205)] Elaborating instance u_rgmii_rxd_ibuf
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/gmii_to_rgmii.v(line number: 214)] Elaborating instance gmii_rxd_in
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/gmii_to_rgmii.v(line number: 205)] Elaborating instance u_rgmii_rxd_ibuf
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/gmii_to_rgmii.v(line number: 214)] Elaborating instance gmii_rxd_in
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/gmii_to_rgmii.v(line number: 205)] Elaborating instance u_rgmii_rxd_ibuf
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/gmii_to_rgmii.v(line number: 214)] Elaborating instance gmii_rxd_in
W: Verilog-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/gmii_to_rgmii.v(line number: 76)] Net tx_reset_sync in gmii_to_rgmii(original module gmii_to_rgmii) does not have a driver, tie it to 0
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ddr_test_top.v(line number: 1259)] Elaborating instance u_udp
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/udp_top.v(line number: 1)] Elaborating module udp_top
I: Module instance {test_ddr.u_udp} parameter value:
    BOARD_MAC = 48'b000000000001000100100010001100110100010001010101
    BOARD_IP = 32'b11000000101010000000000100001010
    DES_MAC = 48'b010110000001000100100010100100010011100000110001
    DES_IP = 32'b11000000101010000000000101100110
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/udp_top.v(line number: 54)] Elaborating instance u_udp_rx
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/udp_rx.v(line number: 1)] Elaborating module udp_rx
I: Module instance {test_ddr.u_udp.u_udp_rx} parameter value:
    BOARD_MAC = 48'b000000000001000100100010001100110100010001010101
    BOARD_IP = 32'b11000000101010000000000100001010
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/udp_top.v(line number: 73)] Elaborating instance u_udp_tx
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/udp_tx.v(line number: 1)] Elaborating module udp_tx
I: Module instance {test_ddr.u_udp.u_udp_tx} parameter value:
    BOARD_MAC = 48'b000000000001000100100010001100110100010001010101
    BOARD_IP = 32'b11000000101010000000000100001010
    DES_MAC = 48'b010110000001000100100010100100010011100000110001
    DES_IP = 32'b11000000101010000000000101100110
I: Verilog-0004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/udp_top.v(line number: 92)] Elaborating instance u_crc32_d8
I: Verilog-0003: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/crc32_d8.v(line number: 22)] Elaborating module crc32_d8
Executing : rtl-elaborate successfully. Time elapsed: 0.727s wall, 0.562s user + 0.156s system = 0.719s CPU (98.9%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.504s wall, 0.484s user + 0.000s system = 0.484s CPU (96.1%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2004: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ov5640_reg_config.v(line number: 36)] Latch is generated for signal reg_data, possible missing assignment in an if or case statement.
I: Removed inst r_ram1_rd_addr that is redundant to r_ram0_rd_addr[10:0].
W: Sdm-2014: Feedback mux created for signal 'ip_head[6] [31]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[6] [30]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[0] [0]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[0] [1]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[0] [2]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[0] [3]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[0] [4]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[0] [5]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[0] [6]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[0] [7]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[0] [8]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[0] [9]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[0] [10]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[0] [11]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[0] [12]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[0] [13]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[0] [14]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[0] [15]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[0] [16]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[0] [17]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[0] [18]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[0] [19]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[0] [20]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[0] [21]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[0] [22]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[0] [23]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[0] [24]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[0] [25]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[0] [26]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[0] [27]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[0] [28]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[0] [29]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[0] [30]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[0] [31]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[1] [0]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[1] [1]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[1] [2]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[1] [3]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[1] [4]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[1] [5]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[1] [6]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[1] [7]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[1] [8]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[1] [9]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[1] [10]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[1] [11]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[1] [12]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[1] [13]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[1] [14]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[1] [15]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[2] [0]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[2] [1]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[2] [2]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[2] [3]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[2] [4]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[2] [5]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[2] [6]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[2] [7]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[2] [8]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[2] [9]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[2] [10]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[2] [11]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[2] [12]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[2] [13]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[2] [14]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[2] [15]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[2] [16]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[2] [17]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[2] [18]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[2] [19]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[2] [20]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[2] [21]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[2] [22]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[2] [23]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[2] [24]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[2] [25]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[2] [26]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[2] [27]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[2] [28]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[2] [29]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[2] [30]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[2] [31]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[3] [0]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[3] [1]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[3] [2]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[3] [3]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[3] [4]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[3] [5]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[3] [6]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[3] [7]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[3] [8]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[3] [9]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[3] [10]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[3] [11]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[3] [12]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[3] [13]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[3] [14]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[3] [15]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[3] [16]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[3] [17]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[3] [18]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[3] [19]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[3] [20]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[3] [21]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[3] [22]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[3] [23]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[3] [24]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[3] [25]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[3] [26]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[3] [27]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[3] [28]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[3] [29]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[3] [30]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[3] [31]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[4] [0]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[4] [1]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[4] [2]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[4] [3]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[4] [4]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[4] [5]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[4] [6]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[4] [7]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[4] [8]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[4] [9]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[4] [10]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[4] [11]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[4] [12]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[4] [13]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[4] [14]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[4] [15]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[4] [16]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[4] [17]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[4] [18]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[4] [19]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[4] [20]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[4] [21]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[4] [22]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[4] [23]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[4] [24]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[4] [25]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[4] [26]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[4] [27]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[4] [28]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[4] [29]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[4] [30]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[4] [31]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[5] [0]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[5] [1]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[5] [2]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[5] [3]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[5] [4]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[5] [5]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[5] [6]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[5] [7]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[5] [8]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[5] [9]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[5] [10]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[5] [11]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[5] [12]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[5] [13]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[5] [14]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[5] [15]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[5] [16]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[5] [17]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[5] [18]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[5] [19]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[5] [20]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[5] [21]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[5] [22]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[5] [23]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[5] [24]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[5] [25]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[5] [26]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[5] [27]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[5] [28]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[5] [29]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[5] [30]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[5] [31]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[6] [0]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[6] [1]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[6] [2]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[6] [3]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[6] [4]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[6] [5]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[6] [6]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[6] [7]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[6] [8]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[6] [9]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[6] [10]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[6] [11]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[6] [12]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[6] [13]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[6] [14]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[6] [15]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[6] [16]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[6] [17]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[6] [18]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[6] [19]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[6] [20]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[6] [21]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[6] [22]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[6] [23]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[6] [24]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[6] [25]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[6] [26]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[6] [27]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[6] [28]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[6] [29]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
I: Removed inst tx_done that is redundant to crc_clr.
I: Removed inst wrlvl_cs_n that is redundant to wrlvl_cas_n.
I: Removed inst wrlvl_we_n that is redundant to wrlvl_cas_n.
I: Removed inst init_ras_n that is redundant to init_cas_n.
Executing : DFF-inference successfully.
I: Removed inst ram1_rd_oce that is redundant to ram0_rd_oce.
I: Removed inst lp_ras_n[1:0] that is redundant to lp_cs_n[1:0].
I: Sdm-0001: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 82)] Found Ram mem, depth=16, width=2.
I: Sdm-0001: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 82)] Found Ram mem, depth=16, width=43.
I: Sdm-0001: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ipcore/ddr_test/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 82)] Found Ram mem, depth=32, width=5.
Executing : rtl-infer successfully. Time elapsed: 10.004s wall, 7.109s user + 2.859s system = 9.969s CPU (99.6%)

Start rtl-control-opt.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : rtl-control-opt successfully. Time elapsed: 0.094s wall, 0.094s user + 0.000s system = 0.094s CPU (99.8%)

Start rtl-data-opt.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : rtl-data-opt successfully. Time elapsed: 0.623s wall, 0.609s user + 0.000s system = 0.609s CPU (97.8%)

Start FSM inference.
I: FSM cmos1_de_in_state_fsm[3:0] inferred.
I: FSM de_out_state_fsm[3:0] inferred.
I: FSM out_state_fsm[2:0] inferred.
I: FSM de_in_state_fsm[3:0] inferred.
I: FSM zoom_de_in_state_fsm[3:0] inferred.
I: FSM config_step_fsm[1:0] inferred.
I: FSM config_step_fsm[1:0] inferred.
I: FSM arbitration_wr_state_fsm[4:0] inferred.
I: FSM arbitration_rd_state_fsm[2:0] inferred.
I: FSM interpolation_cnt_state_fsm[1:0] inferred.
I: FSM interpolation_data_state_fsm[1:0] inferred.
I: FSM eth_rx_state_fsm[3:0] inferred.
I: FSM state_fsm[6:0] inferred.
I: FSM state_fsm[5:0] inferred.
I: FSM state_fsm[2:0] inferred.
I: FSM state_fsm[2:0] inferred.
I: FSM w_fifo_state_fsm[1:0] inferred.
I: FSM r_fifo_state_fsm[1:0] inferred.
I: FSM w_fifo_state_fsm[1:0] inferred.
I: FSM r_fifo_state_fsm[1:0] inferred.
I: FSM w_fifo_state_fsm[1:0] inferred.
I: FSM r_fifo_state_fsm[1:0] inferred.
I: FSM w_fifo_state_fsm[1:0] inferred.
I: FSM r_fifo_state_fsm[1:0] inferred.
I: FSM cur_state_fsm[6:0] inferred.
I: FSM cur_state_fsm[6:0] inferred.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: FSM state_fsm[3:0] inferred.
I: FSM state_fsm[1:0] inferred.
I: FSM dcp2dfi_odt_fsm[1:0] inferred.
I: FSM dcp2dfi_odt_fsm[3:2] inferred.
I: FSM mode_state_fsm[1:0] inferred.
I: FSM cstate_fsm[5:0] inferred.
I: FSM state_fsm[9:0] inferred.
I: FSM state_fsm[6:0] inferred.
I: FSM upcal_state_fsm[3:0] inferred.
I: FSM main_state_fsm[2:0] inferred.
I: FSM init_state_fsm[4:0] inferred.
I: FSM wrlvl_state_fsm[4:0] inferred.
I: FSM rdcal_state_fsm[4:0] inferred.
I: FSM state_fsm[2:0] inferred.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: FSM wl_state_fsm[2:0] inferred.
I: FSM state_fsm[3:0] inferred.
I: FSM gdet_state_fsm[2:0] inferred.
I: FSM gate_state_fsm[2:0] inferred.
Executing : FSM inference successfully. Time elapsed: 0.982s wall, 0.781s user + 0.188s system = 0.969s CPU (98.6%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N248_1 (bmsWIDEMUX).
I: Constant propagation done on N21[0] (bmsWIDEMUX).
I: Constant propagation done on N1123 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N1117 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N810 (bmsWIDEMUX).
I: Constant propagation done on N1126 (bmsWIDEMUX).
I: Constant propagation done on N1039_1 (bmsWIDEMUX).
I: Constant propagation done on N955_1 (bmsWIDEMUX).
I: Constant propagation done on N1053_1 (bmsWIDEMUX).
I: Constant propagation done on N978_1 (bmsWIDEMUX).
C: DRC-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/video_zoom.v(line number: 85)] The net de_out_d0 is un-driven, tie it to 0.
C: DRC-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/video_zoom.v(line number: 86)] The net de_out_d1 is un-driven, tie it to 0.
C: DRC-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/video_zoom.v(line number: 87)] The net de_out_d2 is un-driven, tie it to 0.
C: DRC-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/video_zoom.v(line number: 88)] The net de_out_d3 is un-driven, tie it to 0.
C: DRC-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/video_zoom.v(line number: 89)] The net de_out_d4 is un-driven, tie it to 0.
C: DRC-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/video_zoom.v(line number: 90)] The net de_out_d5 is un-driven, tie it to 0.
C: DRC-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/video_zoom.v(line number: 91)] The net de_out_d6 is un-driven, tie it to 0.
C: DRC-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/video_zoom.v(line number: 92)] The net de_out_d7 is un-driven, tie it to 0.
C: DRC-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/video_zoom.v(line number: 93)] The net de_out_d8 is un-driven, tie it to 0.
C: DRC-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/video_zoom.v(line number: 94)] The net de_out_d9 is un-driven, tie it to 0.
C: DRC-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/video_zoom.v(line number: 95)] The net de_out_d10 is un-driven, tie it to 0.
C: DRC-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/video_zoom.v(line number: 96)] The net de_out_d11 is un-driven, tie it to 0.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
C: DRC-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/eth_img_rec.v(line number: 24)] The net eth_rx_next_state[3] is un-driven, tie it to 0.
C: DRC-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/eth_img_rec.v(line number: 24)] The net eth_rx_next_state[2] is un-driven, tie it to 0.
C: DRC-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/eth_img_rec.v(line number: 24)] The net eth_rx_next_state[1] is un-driven, tie it to 0.
C: DRC-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/eth_img_rec.v(line number: 24)] The net eth_rx_next_state[0] is un-driven, tie it to 0.
C: DRC-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ddr_test_top.v(line number: 1144)] The net eth0_img_de is un-driven, tie it to 0.
C: DRC-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ddr_test_top.v(line number: 1143)] The net eth0_img_data[15] is un-driven, tie it to 0.
C: DRC-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ddr_test_top.v(line number: 1143)] The net eth0_img_data[14] is un-driven, tie it to 0.
C: DRC-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ddr_test_top.v(line number: 1143)] The net eth0_img_data[13] is un-driven, tie it to 0.
C: DRC-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ddr_test_top.v(line number: 1143)] The net eth0_img_data[12] is un-driven, tie it to 0.
C: DRC-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ddr_test_top.v(line number: 1143)] The net eth0_img_data[11] is un-driven, tie it to 0.
C: DRC-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ddr_test_top.v(line number: 1143)] The net eth0_img_data[10] is un-driven, tie it to 0.
C: DRC-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ddr_test_top.v(line number: 1143)] The net eth0_img_data[9] is un-driven, tie it to 0.
C: DRC-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ddr_test_top.v(line number: 1143)] The net eth0_img_data[8] is un-driven, tie it to 0.
C: DRC-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ddr_test_top.v(line number: 1143)] The net eth0_img_data[7] is un-driven, tie it to 0.
C: DRC-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ddr_test_top.v(line number: 1143)] The net eth0_img_data[6] is un-driven, tie it to 0.
C: DRC-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ddr_test_top.v(line number: 1143)] The net eth0_img_data[5] is un-driven, tie it to 0.
C: DRC-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ddr_test_top.v(line number: 1143)] The net eth0_img_data[4] is un-driven, tie it to 0.
C: DRC-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ddr_test_top.v(line number: 1143)] The net eth0_img_data[3] is un-driven, tie it to 0.
C: DRC-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ddr_test_top.v(line number: 1143)] The net eth0_img_data[2] is un-driven, tie it to 0.
C: DRC-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ddr_test_top.v(line number: 1143)] The net eth0_img_data[1] is un-driven, tie it to 0.
C: DRC-2021: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/source/ddr_test_top.v(line number: 1143)] The net eth0_img_data[0] is un-driven, tie it to 0.
Executing : sdm2adm successfully. Time elapsed: 0.916s wall, 0.859s user + 0.031s system = 0.891s CPU (97.2%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:22s
Action compile: CPU time elapsed is 0h:0m:14s
Action compile: Process CPU time elapsed is 0h:0m:14s
Current time: Mon Aug  7 10:03:29 2023
Action compile: Peak memory pool usage is 235 MB
