AuthorID,Author,Date,Content,Attachments,Reactions
"803213471402688522","_luke_w_","2025-11-27T14:56:44.3850000+00:00","circled it here. from: https://gf180mcu-pdk.readthedocs.io/en/latest/digital/standard_cells/gf180mcu_fd_sc_mcu9t5v0/cells/icgtp/gf180mcu_fd_sc_mcu9t5v0__icgtp_1.html","project-template_media/image-90D97.png",""
"803213471402688522","_luke_w_","2025-11-27T14:57:37.0520000+00:00","it's clean with magic DRC (apart from all the overlapping filler cells)","",""
"803213471402688522","_luke_w_","2025-11-27T15:03:09.3390000+00:00","Yeah I clicked through all 200 CO.6a warnings and they're all the same spot in the `icgtp_1`. I also have four `PL.3a : Space on COMP/Field: 0.24¬µm` which are just for the four orientations of the same cell. Inclined to waive given it's a foundry cell...","",""
"596068704471482370","246tnt","2025-11-27T15:03:21.0020000+00:00","Yes, so for me that's valid and the KLayout DRC is an error.","","üëç (1)"
"803213471402688522","_luke_w_","2025-11-27T15:04:11.6580000+00:00","The points flagged by PL.3a are across this neck on 30/0 in the `icgtp_1` cell:","project-template_media/image-5D744.png",""
"803213471402688522","_luke_w_","2025-11-27T15:06:34.9510000+00:00","My pattern recognition monkey brain is telling me this is just the two-gate poly on the left-hand side of the cell in my picture","",""
"803213471402688522","_luke_w_","2025-11-27T15:08:04.9400000+00:00","Oh that's definitely a bug right? It's treating it as multiple polygons and saying they violate spacing","project-template_media/image-9873B.png",""
"596068704471482370","246tnt","2025-11-27T15:10:27.6040000+00:00","Yeah, that seems weird to me too. How wide is the neck down ?","",""
"803213471402688522","_luke_w_","2025-11-27T15:11:45.6000000+00:00","in x it's about 0.22 um","",""
"803213471402688522","_luke_w_","2025-11-27T15:12:20.7910000+00:00","I wonder if it's actually flagging the y distance between the two horizontals, since it's a spacing rule","",""
"803213471402688522","_luke_w_","2025-11-27T15:12:31.0150000+00:00","(the y distance is around 0.10 um)","",""
"596068704471482370","246tnt","2025-11-27T15:14:40.7080000+00:00","I looked at the cell, it all seems good to me.","",""
"803213471402688522","_luke_w_","2025-11-27T15:16:47.5020000+00:00","nice, thank you","",""
"803213471402688522","_luke_w_","2025-11-27T15:16:53.9240000+00:00","I think I'm DRC clean then (for now)","",""
"803213471402688522","_luke_w_","2025-11-27T15:17:05.9530000+00:00","is it possible to waive a specific cell for the klayout checks? (in librelane)","",""
"323371864074485771","mole99","2025-11-27T15:18:52.1590000+00:00","Thanks for the investigation, that makes things easy for me üòÅ

The easiest path forward is to exclude this cell from synthesis and PnR. Does `_icgtp_2` (if it exists) have the same issues?","",""
"803213471402688522","_luke_w_","2025-11-27T15:20:06.5600000+00:00","1 and 2 both have the metal neck around the via. 4 does not","",""
"803213471402688522","_luke_w_","2025-11-27T15:20:31.7420000+00:00","they all seem to have the same kink in the poly","",""
"803213471402688522","_luke_w_","2025-11-27T15:20:58.8820000+00:00","I'd rather not remove clock gating as it would hurt QoR quite a bit given this cell library lacks DFFEs","",""
"803213471402688522","_luke_w_","2025-11-27T15:21:50.4290000+00:00","also I think the map file for lighter is buried deep inside librelane or openroad somewhere","",""
"805909190333038612","trev5514","2025-11-27T15:22:23.9190000+00:00","Has anyone used Slang and gotten the power ports to work? It looks like yosys-slang doesn't support inout ports?","",""
"323371864074485771","mole99","2025-11-27T15:24:26.1710000+00:00","It does support them, but I think you need to keep the hierarchy, if I recall correctly. See here: https://github.com/mole99/greyhound-ihp/blob/2a2cf3e284a2f2486b71e48212d01458f55e8a0e/config.yaml#L103","","üëç (1)"
"805909190333038612","trev5514","2025-11-27T15:27:02.7140000+00:00","Looks like that worked, thanks!","","üëå (1)"
"323371864074485771","mole99","2025-11-27T15:28:29.9440000+00:00","Alright, I absolutely get your point. The problem with waiving is, there is currently no way to ignore a cell in KLayout with the current setup afaik.
In the worst case I can take a manual look at the submission and waive those errors.
Ideally, I would find the time to fix them before the tapeout, unfortunately time is currently rare.","",""
"323371864074485771","mole99","2025-11-27T15:29:16.2800000+00:00","Could you open an issue detailing both issues (collecting the info from above)?","",""
"803213471402688522","_luke_w_","2025-11-27T15:39:07.3440000+00:00","ok, in that case is there a way to add a `grep -v` or so to the log lint in librelane?","",""
"803213471402688522","_luke_w_","2025-11-27T15:40:10.3500000+00:00","Separately I get magic DRC errors for overlapping identical filler cells (I think other people have seen this) and this is harmless afaict but prevents me from running `make copy-final`","",""
"840182560252624916","logic_anarchy","2025-11-27T15:42:23.6770000+00:00","What causes  icgtp?","",""
"803213471402688522","_luke_w_","2025-11-27T15:42:36.8570000+00:00","either clock gating inference or manual instantiation (I have both)","",""
"840182560252624916","logic_anarchy","2025-11-27T15:43:10.7130000+00:00","hmm","",""
"323371864074485771","mole99","2025-11-27T15:43:39.6220000+00:00","LibreLane counts the DRC errors in the `.lydrb` that was produced by KLayout. So I don't think that would help. You would need a filter inside of that function.","",""
"803213471402688522","_luke_w_","2025-11-27T15:44:07.9140000+00:00","how have people waived DRCs on past tapeouts?","",""
"803213471402688522","_luke_w_","2025-11-27T15:44:43.3740000+00:00","(I'm filing an issue with all of the pictures)","","üëç (1)"
"323371864074485771","mole99","2025-11-27T15:45:02.7630000+00:00","I don't think that's the issue. The default template should also have these overlap issues, but they should be ignored by LibreLane afaik.
If you get any DRC violations, LibreLane won't create the `final` folder.","",""
"840182560252624916","logic_anarchy","2025-11-27T15:46:50.5730000+00:00","These are my primitives for GF180.","project-template_media/image-3DC8F.png",""
"803213471402688522","_luke_w_","2025-11-27T15:48:27.2930000+00:00","ohhh you're right, I actually have some new magic DRCs:

```
Poly overlap of contact < 0.065um (CO.3)
MV N-Diffusion overlap of contact < 0.065um (CO.4)
```","",""
"803213471402688522","_luke_w_","2025-11-27T15:55:48.2040000+00:00","Here's one of the CO.3 violations: contact poly overlap here in `dffrnq_4`. For scale the thick part of that poly is 500 nm across.","project-template_media/image-D21CF.png",""
