ModuleName SyncDataWithCounter
LanguageType Vhdl
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 37
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: b0
LV: 7
RV: 0
Width: 8
Edges
Edge X1: 72 ,Y1: 320 ,X2: 96 ,Y2: 320
Edge X1: 96 ,Y1: 40 ,X2: 96 ,Y2: 320
End
Branches
Branch Left: 96 ,Top: 72
BranchStrList
0
End
Branch Left: 96 ,Top: 104
BranchStrList
1
End
Branch Left: 96 ,Top: 168
BranchStrList
3
End
Branch Left: 96 ,Top: 200
BranchStrList
4
End
Branch Left: 96 ,Top: 232
BranchStrList
5
End
Branch Left: 96 ,Top: 264
BranchStrList
6
End
Branch Left: 96 ,Top: 296
BranchStrList
7
End
Branch Left: 96 ,Top: 136
BranchStrList
2
End
End
Wire Name: b1
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 360 ,Y1: 56 ,X2: 432 ,Y2: 56
Edge X1: 432 ,Y1: 56 ,X2: 432 ,Y2: 112
Edge X1: 432 ,Y1: 112 ,X2: 448 ,Y2: 112
End
Branches
End
Wire Name: b2
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 432 ,Y1: 208 ,X2: 448 ,Y2: 208
Edge X1: 432 ,Y1: 208 ,X2: 432 ,Y2: 248
Edge X1: 360 ,Y1: 248 ,X2: 432 ,Y2: 248
End
Branches
End
Wire Name: b4
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 360 ,Y1: 184 ,X2: 376 ,Y2: 184
Edge X1: 376 ,Y1: 176 ,X2: 376 ,Y2: 184
Edge X1: 376 ,Y1: 176 ,X2: 448 ,Y2: 176
End
Branches
End
Wire Name: b5
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 400 ,Y1: 192 ,X2: 448 ,Y2: 192
Edge X1: 400 ,Y1: 192 ,X2: 400 ,Y2: 216
Edge X1: 360 ,Y1: 216 ,X2: 400 ,Y2: 216
End
Branches
End
Wire Name: b6
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 376 ,Y1: 160 ,X2: 448 ,Y2: 160
Edge X1: 376 ,Y1: 152 ,X2: 376 ,Y2: 160
Edge X1: 360 ,Y1: 152 ,X2: 376 ,Y2: 152
End
Branches
End
Wire Name: b7
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 400 ,Y1: 144 ,X2: 448 ,Y2: 144
Edge X1: 400 ,Y1: 120 ,X2: 400 ,Y2: 144
Edge X1: 360 ,Y1: 120 ,X2: 400 ,Y2: 120
End
Branches
End
Wire Name: b8
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 416 ,Y1: 128 ,X2: 448 ,Y2: 128
Edge X1: 416 ,Y1: 88 ,X2: 416 ,Y2: 128
Edge X1: 360 ,Y1: 88 ,X2: 416 ,Y2: 88
End
Branches
End
Wire Name: b9
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 632 ,Y1: 112 ,X2: 656 ,Y2: 112
End
Branches
End
Wire Name: w11
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 72 ,Y1: 280 ,X2: 136 ,Y2: 280
End
Branches
End
Wire Name: b12
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 72 ,Y1: 248 ,X2: 128 ,Y2: 248
End
Branches
End
Wire Name: b13
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 72 ,Y1: 216 ,X2: 128 ,Y2: 216
End
Branches
End
Wire Name: b14
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 72 ,Y1: 184 ,X2: 128 ,Y2: 184
End
Branches
End
Wire Name: b15
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 72 ,Y1: 152 ,X2: 128 ,Y2: 152
End
Branches
End
Wire Name: b16
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 72 ,Y1: 120 ,X2: 128 ,Y2: 120
End
Branches
End
Wire Name: b17
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 72 ,Y1: 88 ,X2: 128 ,Y2: 88
End
Branches
End
Wire Name: b18
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 72 ,Y1: 56 ,X2: 128 ,Y2: 56
End
Branches
End
Wire Name: w19
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 96 ,Y1: 72 ,X2: 128 ,Y2: 72
End
Branches
End
Wire Name: w20
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 96 ,Y1: 104 ,X2: 128 ,Y2: 104
End
Branches
End
Wire Name: w22
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 96 ,Y1: 264 ,X2: 128 ,Y2: 264
End
Branches
End
Wire Name: w23
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 96 ,Y1: 232 ,X2: 128 ,Y2: 232
End
Branches
End
Wire Name: w24
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 96 ,Y1: 200 ,X2: 128 ,Y2: 200
End
Branches
End
Wire Name: w25
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 96 ,Y1: 168 ,X2: 128 ,Y2: 168
End
Branches
End
Wire Name: w26
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 96 ,Y1: 136 ,X2: 128 ,Y2: 136
End
Branches
End
Wire Name: w30
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 648 ,Y1: 168 ,X2: 904 ,Y2: 168
Edge X1: 648 ,Y1: 168 ,X2: 648 ,Y2: 320
Edge X1: 120 ,Y1: 320 ,X2: 648 ,Y2: 320
Edge X1: 120 ,Y1: 296 ,X2: 120 ,Y2: 320
Edge X1: 96 ,Y1: 296 ,X2: 120 ,Y2: 296
Edge X1: 120 ,Y1: 296 ,X2: 136 ,Y2: 296
End
Branches
End
Wire Name: w32
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 968 ,Y1: 160 ,X2: 992 ,Y2: 160
End
Branches
End
Wire Name: w31
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 200 ,Y1: 288 ,X2: 992 ,Y2: 288
End
Branches
End
Wire Name: b30
LV: 10
RV: 0
Width: 11
Edges
Edge X1: 992 ,Y1: 96 ,X2: 1024 ,Y2: 96
Edge X1: 992 ,Y1: 96 ,X2: 992 ,Y2: 328
End
Branches
Branch Left: 992 ,Top: 288
BranchStrList
10
End
Branch Left: 992 ,Top: 160
BranchStrList
0
End
Branch Left: 992 ,Top: 128
BranchStrList
[9:1]
End
End
Wire Name: w28
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 856 ,Y1: 112 ,X2: 872 ,Y2: 112
Edge X1: 872 ,Y1: 112 ,X2: 872 ,Y2: 152
Edge X1: 872 ,Y1: 152 ,X2: 904 ,Y2: 152
End
Branches
End
Wire Name: b29
LV: 8
RV: 0
Width: 9
Edges
Edge X1: 856 ,Y1: 128 ,X2: 992 ,Y2: 128
End
Branches
End
End
Ports
Port Left: 72 Top: 56 ,Orientation: 0
Portname: BCD0 ,PortType: std_logic_vector ,LanguageType: Vhdl ,PortDirection: 0 ,LV:
3
,Width:
4
,RV:
0
Port Left: 72 Top: 88 ,Orientation: 0
Portname: BCD1 ,PortType: std_logic_vector ,LanguageType: Vhdl ,PortDirection: 0 ,LV:
3
,Width:
4
,RV:
0
Port Left: 72 Top: 120 ,Orientation: 0
Portname: BCD2 ,PortType: std_logic_vector ,LanguageType: Vhdl ,PortDirection: 0 ,LV:
3
,Width:
4
,RV:
0
Port Left: 72 Top: 152 ,Orientation: 0
Portname: BCD3 ,PortType: std_logic_vector ,LanguageType: Vhdl ,PortDirection: 0 ,LV:
3
,Width:
4
,RV:
0
Port Left: 72 Top: 184 ,Orientation: 0
Portname: BCD4 ,PortType: std_logic_vector ,LanguageType: Vhdl ,PortDirection: 0 ,LV:
3
,Width:
4
,RV:
0
Port Left: 72 Top: 216 ,Orientation: 0
Portname: BCD5 ,PortType: std_logic_vector ,LanguageType: Vhdl ,PortDirection: 0 ,LV:
3
,Width:
4
,RV:
0
Port Left: 72 Top: 248 ,Orientation: 0
Portname: BCD6 ,PortType: std_logic_vector ,LanguageType: Vhdl ,PortDirection: 0 ,LV:
3
,Width:
4
,RV:
0
Port Left: 72 Top: 280 ,Orientation: 0
Portname: negSign ,PortType: std_logic ,LanguageType: Vhdl ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 72 Top: 320 ,Orientation: 0
Portname: counter8in ,PortType: std_logic_vector ,LanguageType: Vhdl ,PortDirection: 0 ,LV:
7
,Width:
8
,RV:
0
Port Left: 1024 Top: 96 ,Orientation: 0
Portname: numDataOut ,PortType: std_logic_vector ,LanguageType: Vhdl ,PortDirection: 2 ,LV:
10
,Width:
11
,RV:
0
End
Symbols
Symbol Left: 152 Top: 48
Name: s7
LibraryName: (NoLibraryName)
IpName: AND2For4n1bits
SymbolParameters
End
Symbol Left: 152 Top: 80
Name: s8
LibraryName: (NoLibraryName)
IpName: AND2For4n1bits
SymbolParameters
End
Symbol Left: 152 Top: 112
Name: s9
LibraryName: (NoLibraryName)
IpName: AND2For4n1bits
SymbolParameters
End
Symbol Left: 152 Top: 144
Name: s10
LibraryName: (NoLibraryName)
IpName: AND2For4n1bits
SymbolParameters
End
Symbol Left: 152 Top: 176
Name: s11
LibraryName: (NoLibraryName)
IpName: AND2For4n1bits
SymbolParameters
End
Symbol Left: 152 Top: 208
Name: s12
LibraryName: (NoLibraryName)
IpName: AND2For4n1bits
SymbolParameters
End
Symbol Left: 152 Top: 240
Name: s13
LibraryName: (NoLibraryName)
IpName: AND2For4n1bits
SymbolParameters
End
Symbol Left: 136 Top: 272
Name: s14
LibraryName: gtlib
IpName: GT_AND2
SymbolParameters
End
Symbol Left: 472 Top: 104
Name: s15
LibraryName: (NoLibraryName)
IpName: OR7For4Bits
SymbolParameters
End
Symbol Left: 904 Top: 144
Name: s16
LibraryName: gtlib
IpName: GT_AND_NOT
SymbolParameters
End
Symbol Left: 680 Top: 104
Name: s17
LibraryName: (NoLibraryName)
IpName: BCDtoNum
SymbolParameters
End
End
Texts
End
Links
End
