I 000053 55 1432          1725219909250 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725219909251 2024.09.01 16:45:09)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 1e1018194d494c081b19084449181a18181818181a)
	(_ent
		(_time 1725219909248)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1725219909281 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1725219909282 2024.09.01 16:45:09)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 3d336c38686b6d2b3f392562643b6e3b3c3a393b3e)
	(_ent
		(_time 1725219909279)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1412          1725219909291 Driver
(_unit VHDL(test_latch8 0 1(driver 0 3))
	(_version vf5)
	(_time 1725219909292 2024.09.01 16:45:09)
	(_source(\../src/TEST.vhd\))
	(_parameters tan)
	(_code 4d424b4f1c1b1a5a481d0b174f4b4c4a494b4e4b45)
	(_ent
		(_time 1725219909285)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 5(_ent (_in))))
				(_port(_int Clk -1 0 5(_ent (_in))))
				(_port(_int Pre -1 0 5(_ent (_in))))
				(_port(_int Clr -1 0 5(_ent (_in))))
				(_port(_int Q 0 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 10(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 5(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 7(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 7(_arch(_uni))))
		(_sig(_int Q 1 0 7(_arch(_uni))))
		(_sig(_int Clk -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 8(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 12(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 12(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 11(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725220432519 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725220432520 2024.09.01 16:53:52)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 20217124267772362527367a772624262626262624)
	(_ent
		(_time 1725219909247)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1725220432534 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1725220432535 2024.09.01 16:53:52)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 2f2e292b78797f392d2b377076297c292e282b292c)
	(_ent
		(_time 1725219909278)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1412          1725220432540 Driver
(_unit VHDL(test_latch8 0 1(driver 0 3))
	(_version vf5)
	(_time 1725220432541 2024.09.01 16:53:52)
	(_source(\../src/TEST.vhd\))
	(_parameters tan)
	(_code 2f2f7e2b7c7978382a7f69752d292e282b292c2927)
	(_ent
		(_time 1725219909284)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 5(_ent (_in))))
				(_port(_int Clk -1 0 5(_ent (_in))))
				(_port(_int Pre -1 0 5(_ent (_in))))
				(_port(_int Clr -1 0 5(_ent (_in))))
				(_port(_int Q 0 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 10(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 5(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 7(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 7(_arch(_uni))))
		(_sig(_int Q 1 0 7(_arch(_uni))))
		(_sig(_int Clk -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 8(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 12(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 12(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 11(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725220453935 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725220453936 2024.09.01 16:54:13)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code beecbbeaede9eca8bbb9a8e4e9b8bab8b8b8b8b8ba)
	(_ent
		(_time 1725219909247)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1725220453952 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1725220453953 2024.09.01 16:54:13)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code cd9f9f98989b9ddbcfc9d59294cb9ecbcccac9cbce)
	(_ent
		(_time 1725219909278)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1412          1725220453958 Driver
(_unit VHDL(test_latch8 0 1(driver 0 3))
	(_version vf5)
	(_time 1725220453959 2024.09.01 16:54:13)
	(_source(\../src/TEST.vhd\))
	(_parameters tan)
	(_code cd9ec8989c9b9adac89d8b97cfcbcccac9cbcecbc5)
	(_ent
		(_time 1725219909284)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 5(_ent (_in))))
				(_port(_int Clk -1 0 5(_ent (_in))))
				(_port(_int Pre -1 0 5(_ent (_in))))
				(_port(_int Clr -1 0 5(_ent (_in))))
				(_port(_int Q 0 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 10(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 5(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 7(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 7(_arch(_uni))))
		(_sig(_int Q 1 0 7(_arch(_uni))))
		(_sig(_int Clk -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 8(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 12(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 12(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 11(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725220537071 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725220537072 2024.09.01 16:55:37)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 8285808c86d5d094878594d8d58486848484848486)
	(_ent
		(_time 1725219909247)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1725220537186 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1725220537187 2024.09.01 16:55:37)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code f0f7a5a0f1a6a0e6f2f4e8afa9f6a3f6f1f7f4f6f3)
	(_ent
		(_time 1725219909278)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1412          1725220537192 Driver
(_unit VHDL(test_latch8 0 1(driver 0 3))
	(_version vf5)
	(_time 1725220537193 2024.09.01 16:55:37)
	(_source(\../src/TEST.vhd\))
	(_parameters tan)
	(_code f0f6f2a0f5a6a7e7f5a0b6aaf2f6f1f7f4f6f3f6f8)
	(_ent
		(_time 1725219909284)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 5(_ent (_in))))
				(_port(_int Clk -1 0 5(_ent (_in))))
				(_port(_int Pre -1 0 5(_ent (_in))))
				(_port(_int Clr -1 0 5(_ent (_in))))
				(_port(_int Q 0 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 10(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 5(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 7(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 7(_arch(_uni))))
		(_sig(_int Q 1 0 7(_arch(_uni))))
		(_sig(_int Clk -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 8(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 12(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 12(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 11(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1412          1725220612824 Driver
(_unit VHDL(test_latch8 0 1(driver 0 3))
	(_version vf5)
	(_time 1725220612825 2024.09.01 16:56:52)
	(_source(\../src/TEST.vhd\))
	(_parameters tan)
	(_code 686c3968653e3f7f6d382e326a6e696f6c6e6b6e60)
	(_ent
		(_time 1725219909284)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 5(_ent (_in))))
				(_port(_int Clk -1 0 5(_ent (_in))))
				(_port(_int Pre -1 0 5(_ent (_in))))
				(_port(_int Clr -1 0 5(_ent (_in))))
				(_port(_int Q 0 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 10(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 5(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 7(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 7(_arch(_uni))))
		(_sig(_int Q 1 0 7(_arch(_uni))))
		(_sig(_int Clk -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 8(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 12(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 12(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 11(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725220678487 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725220678488 2024.09.01 16:57:58)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code e1e4b0b2e6b6b3f7e4e6f7bbb6e7e5e7e7e7e7e7e5)
	(_ent
		(_time 1725219909247)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1725220678503 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1725220678504 2024.09.01 16:57:58)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code f0f5f6a0f1a6a0e6f2f4e8afa9f6a3f6f1f7f4f6f3)
	(_ent
		(_time 1725219909278)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1412          1725220678509 Driver
(_unit VHDL(test_latch8 0 1(driver 0 3))
	(_version vf5)
	(_time 1725220678510 2024.09.01 16:57:58)
	(_source(\../src/TEST.vhd\))
	(_parameters tan)
	(_code 00045206055657170550465a020601070406030608)
	(_ent
		(_time 1725219909284)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 5(_ent (_in))))
				(_port(_int Clk -1 0 5(_ent (_in))))
				(_port(_int Pre -1 0 5(_ent (_in))))
				(_port(_int Clr -1 0 5(_ent (_in))))
				(_port(_int Q 0 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 10(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 5(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 7(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 7(_arch(_uni))))
		(_sig(_int Q 1 0 7(_arch(_uni))))
		(_sig(_int Clk -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 8(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 12(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 12(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 11(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725220709710 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725220709711 2024.09.01 16:58:29)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code e3b7efb0e6b4b1f5e6e4f5b9b4e5e7e5e5e5e5e5e7)
	(_ent
		(_time 1725219909247)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1725220709724 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1725220709725 2024.09.01 16:58:29)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code f3a7a8a3f1a5a3e5f1f7ebacaaf5a0f5f2f4f7f5f0)
	(_ent
		(_time 1725219909278)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1412          1725220709730 Driver
(_unit VHDL(test_latch8 0 1(driver 0 3))
	(_version vf5)
	(_time 1725220709731 2024.09.01 16:58:29)
	(_source(\../src/TEST.vhd\))
	(_parameters tan)
	(_code f3a6ffa3f5a5a4e4f6a3b5a9f1f5f2f4f7f5f0f5fb)
	(_ent
		(_time 1725219909284)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 5(_ent (_in))))
				(_port(_int Clk -1 0 5(_ent (_in))))
				(_port(_int Pre -1 0 5(_ent (_in))))
				(_port(_int Clr -1 0 5(_ent (_in))))
				(_port(_int Q 0 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 10(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 5(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 7(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 7(_arch(_uni))))
		(_sig(_int Q 1 0 7(_arch(_uni))))
		(_sig(_int Clk -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 8(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 12(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 12(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 11(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725220762069 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725220762070 2024.09.01 16:59:22)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 6a646b6a3d3d387c6f6d7c303d6c6e6c6c6c6c6c6e)
	(_ent
		(_time 1725219909247)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1725220762083 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1725220762084 2024.09.01 16:59:22)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 7a742c7b2a2c2a6c787e6225237c297c7b7d7e7c79)
	(_ent
		(_time 1725219909278)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1412          1725220762089 Driver
(_unit VHDL(test_latch8 0 1(driver 0 3))
	(_version vf5)
	(_time 1725220762090 2024.09.01 16:59:22)
	(_source(\../src/TEST.vhd\))
	(_parameters tan)
	(_code 7a757b7b2e2c2d6d7f2a3c20787c7b7d7e7c797c72)
	(_ent
		(_time 1725219909284)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 5(_ent (_in))))
				(_port(_int Clk -1 0 5(_ent (_in))))
				(_port(_int Pre -1 0 5(_ent (_in))))
				(_port(_int Clr -1 0 5(_ent (_in))))
				(_port(_int Q 0 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 10(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 5(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 7(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 7(_arch(_uni))))
		(_sig(_int Q 1 0 7(_arch(_uni))))
		(_sig(_int Clk -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 8(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 12(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 12(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 11(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725220806851 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725220806852 2024.09.01 17:00:06)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 585d585b560f0a4e5d5f4e020f5e5c5e5e5e5e5e5c)
	(_ent
		(_time 1725219909247)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1725220806865 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1725220806866 2024.09.01 17:00:06)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 676230676131377165637f383e6134616660636164)
	(_ent
		(_time 1725219909278)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1412          1725220806871 Driver
(_unit VHDL(test_latch8 0 1(driver 0 3))
	(_version vf5)
	(_time 1725220806872 2024.09.01 17:00:06)
	(_source(\../src/TEST.vhd\))
	(_parameters tan)
	(_code 67636767653130706237213d65616660636164616f)
	(_ent
		(_time 1725219909284)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 5(_ent (_in))))
				(_port(_int Clk -1 0 5(_ent (_in))))
				(_port(_int Pre -1 0 5(_ent (_in))))
				(_port(_int Clr -1 0 5(_ent (_in))))
				(_port(_int Q 0 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 10(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 5(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 7(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 7(_arch(_uni))))
		(_sig(_int Q 1 0 7(_arch(_uni))))
		(_sig(_int Clk -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 8(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 12(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 12(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 11(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725220901602 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725220901603 2024.09.01 17:01:41)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 76217477762124607371602c217072707070707072)
	(_ent
		(_time 1725219909247)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1725220901617 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1725220901618 2024.09.01 17:01:41)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 85d2d08b81d3d59387819ddadc83d6838482818386)
	(_ent
		(_time 1725219909278)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1412          1725220901623 Driver
(_unit VHDL(test_latch8 0 1(driver 0 3))
	(_version vf5)
	(_time 1725220901624 2024.09.01 17:01:41)
	(_source(\../src/TEST.vhd\))
	(_parameters tan)
	(_code 85d3878b85d3d29280d5c3df87838482818386838d)
	(_ent
		(_time 1725219909284)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 5(_ent (_in))))
				(_port(_int Clk -1 0 5(_ent (_in))))
				(_port(_int Pre -1 0 5(_ent (_in))))
				(_port(_int Clr -1 0 5(_ent (_in))))
				(_port(_int Q 0 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 10(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 5(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 7(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 7(_arch(_uni))))
		(_sig(_int Q 1 0 7(_arch(_uni))))
		(_sig(_int Clk -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 8(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 12(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 12(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 11(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1412          1725220949270 Driver
(_unit VHDL(test_latch8 0 1(driver 0 3))
	(_version vf5)
	(_time 1725220949271 2024.09.01 17:02:29)
	(_source(\../src/TEST.vhd\))
	(_parameters tan)
	(_code 9e9f9a91cec8c9899bced8c49c989f999a989d9896)
	(_ent
		(_time 1725219909284)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 5(_ent (_in))))
				(_port(_int Clk -1 0 5(_ent (_in))))
				(_port(_int Pre -1 0 5(_ent (_in))))
				(_port(_int Clr -1 0 5(_ent (_in))))
				(_port(_int Q 0 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 10(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 5(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 7(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 7(_arch(_uni))))
		(_sig(_int Q 1 0 7(_arch(_uni))))
		(_sig(_int Clk -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 8(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 12(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 12(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 11(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725220986536 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725220986537 2024.09.01 17:03:06)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 30603635366762263537266a673634363636363634)
	(_ent
		(_time 1725219909247)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1725220986561 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1725220986562 2024.09.01 17:03:06)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 4f1f1e4d18191f594d4b571016491c494e484b494c)
	(_ent
		(_time 1725219909278)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1412          1725220986567 Driver
(_unit VHDL(test_latch8 0 1(driver 0 3))
	(_version vf5)
	(_time 1725220986568 2024.09.01 17:03:06)
	(_source(\../src/TEST.vhd\))
	(_parameters tan)
	(_code 4f1e494d1c1918584a1f09154d494e484b494c4947)
	(_ent
		(_time 1725219909284)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 5(_ent (_in))))
				(_port(_int Clk -1 0 5(_ent (_in))))
				(_port(_int Pre -1 0 5(_ent (_in))))
				(_port(_int Clr -1 0 5(_ent (_in))))
				(_port(_int Q 0 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 10(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 5(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 7(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 7(_arch(_uni))))
		(_sig(_int Q 1 0 7(_arch(_uni))))
		(_sig(_int Clk -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 8(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 12(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 12(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 11(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725221021740 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725221021741 2024.09.01 17:03:41)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code b3b2e5e7b6e4e1a5b6b4a5e9e4b5b7b5b5b5b5b5b7)
	(_ent
		(_time 1725219909247)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1725221021755 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1725221021756 2024.09.01 17:03:41)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code c2c3c397c19492d4c0c6da9d9bc491c4c3c5c6c4c1)
	(_ent
		(_time 1725219909278)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1412          1725221021761 Driver
(_unit VHDL(test_latch8 0 1(driver 0 3))
	(_version vf5)
	(_time 1725221021762 2024.09.01 17:03:41)
	(_source(\../src/TEST.vhd\))
	(_parameters tan)
	(_code c2c29497c59495d5c7928498c0c4c3c5c6c4c1c4ca)
	(_ent
		(_time 1725219909284)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 5(_ent (_in))))
				(_port(_int Clk -1 0 5(_ent (_in))))
				(_port(_int Pre -1 0 5(_ent (_in))))
				(_port(_int Clr -1 0 5(_ent (_in))))
				(_port(_int Q 0 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 10(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 5(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 7(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 7(_arch(_uni))))
		(_sig(_int Q 1 0 7(_arch(_uni))))
		(_sig(_int Clk -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 8(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 12(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 12(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 11(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725221056920 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725221056921 2024.09.01 17:04:16)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 26202722267174302321307c712022202020202022)
	(_ent
		(_time 1725219909247)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1725221056935 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1725221056936 2024.09.01 17:04:16)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 363060333160662034322e696f3065303731323035)
	(_ent
		(_time 1725219909278)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1412          1725221056941 Driver
(_unit VHDL(test_latch8 0 1(driver 0 3))
	(_version vf5)
	(_time 1725221056942 2024.09.01 17:04:16)
	(_source(\../src/TEST.vhd\))
	(_parameters tan)
	(_code 36313733356061213366706c34303731323035303e)
	(_ent
		(_time 1725219909284)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 5(_ent (_in))))
				(_port(_int Clk -1 0 5(_ent (_in))))
				(_port(_int Pre -1 0 5(_ent (_in))))
				(_port(_int Clr -1 0 5(_ent (_in))))
				(_port(_int Q 0 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 10(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 5(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 7(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 7(_arch(_uni))))
		(_sig(_int Q 1 0 7(_arch(_uni))))
		(_sig(_int Clk -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 8(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 12(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 12(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 11(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725221068947 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725221068948 2024.09.01 17:04:28)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 25202521267277332022337f722321232323232321)
	(_ent
		(_time 1725219909247)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1725221068961 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1725221068962 2024.09.01 17:04:28)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 353062303163652337312d6a6c3366333432313336)
	(_ent
		(_time 1725219909278)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1412          1725221068967 Driver
(_unit VHDL(test_latch8 0 1(driver 0 3))
	(_version vf5)
	(_time 1725221068968 2024.09.01 17:04:28)
	(_source(\../src/TEST.vhd\))
	(_parameters tan)
	(_code 35313530356362223065736f37333432313336333d)
	(_ent
		(_time 1725219909284)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 5(_ent (_in))))
				(_port(_int Clk -1 0 5(_ent (_in))))
				(_port(_int Pre -1 0 5(_ent (_in))))
				(_port(_int Clr -1 0 5(_ent (_in))))
				(_port(_int Q 0 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 10(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 5(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 7(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 7(_arch(_uni))))
		(_sig(_int Q 1 0 7(_arch(_uni))))
		(_sig(_int Clk -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 8(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 12(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 12(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 11(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725221112265 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725221112266 2024.09.01 17:05:12)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 56040655560104405351400c015052505050505052)
	(_ent
		(_time 1725219909247)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1725221112280 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1725221112281 2024.09.01 17:05:12)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 663461666130367064627e393f6035606761626065)
	(_ent
		(_time 1725219909278)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1412          1725221112286 Driver
(_unit VHDL(test_latch8 0 1(driver 0 3))
	(_version vf5)
	(_time 1725221112287 2024.09.01 17:05:12)
	(_source(\../src/TEST.vhd\))
	(_parameters tan)
	(_code 66353666653031716336203c64606761626065606e)
	(_ent
		(_time 1725219909284)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 5(_ent (_in))))
				(_port(_int Clk -1 0 5(_ent (_in))))
				(_port(_int Pre -1 0 5(_ent (_in))))
				(_port(_int Clr -1 0 5(_ent (_in))))
				(_port(_int Q 0 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 10(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 5(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 7(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 7(_arch(_uni))))
		(_sig(_int Q 1 0 7(_arch(_uni))))
		(_sig(_int Clk -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 8(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 12(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 12(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 11(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725221131128 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725221131129 2024.09.01 17:05:31)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 01050207065653170406175b560705070707070705)
	(_ent
		(_time 1725219909247)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1725221131142 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1725221131143 2024.09.01 17:05:31)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 11154516114741071315094e481742171016151712)
	(_ent
		(_time 1725219909278)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1412          1725221131148 Driver
(_unit VHDL(test_latch8 0 1(driver 0 3))
	(_version vf5)
	(_time 1725221131149 2024.09.01 17:05:31)
	(_source(\../src/TEST.vhd\))
	(_parameters tan)
	(_code 11141216154746061441574b131710161517121719)
	(_ent
		(_time 1725219909284)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 5(_ent (_in))))
				(_port(_int Clk -1 0 5(_ent (_in))))
				(_port(_int Pre -1 0 5(_ent (_in))))
				(_port(_int Clr -1 0 5(_ent (_in))))
				(_port(_int Q 0 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 10(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 5(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 7(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 7(_arch(_uni))))
		(_sig(_int Q 1 0 7(_arch(_uni))))
		(_sig(_int Clk -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 8(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 12(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 12(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 11(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1412          1725221150649 Driver
(_unit VHDL(test_latch8 0 1(driver 0 3))
	(_version vf5)
	(_time 1725221150650 2024.09.01 17:05:50)
	(_source(\../src/TEST.vhd\))
	(_parameters tan)
	(_code 4d4d4a4f1c1b1a5a481d0b174f4b4c4a494b4e4b45)
	(_ent
		(_time 1725219909284)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 5(_ent (_in))))
				(_port(_int Clk -1 0 5(_ent (_in))))
				(_port(_int Pre -1 0 5(_ent (_in))))
				(_port(_int Clr -1 0 5(_ent (_in))))
				(_port(_int Q 0 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 10(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 5(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 7(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 7(_arch(_uni))))
		(_sig(_int Q 1 0 7(_arch(_uni))))
		(_sig(_int Clk -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 8(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 12(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 12(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 11(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725221161282 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725221161283 2024.09.01 17:06:01)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code cec1999b9d999cd8cbc9d89499c8cac8c8c8c8c8ca)
	(_ent
		(_time 1725219909247)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1725221161297 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1725221161298 2024.09.01 17:06:01)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code ddd2dd8f888b8dcbdfd9c58284db8edbdcdad9dbde)
	(_ent
		(_time 1725219909278)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1412          1725221161303 Driver
(_unit VHDL(test_latch8 0 1(driver 0 3))
	(_version vf5)
	(_time 1725221161304 2024.09.01 17:06:01)
	(_source(\../src/TEST.vhd\))
	(_parameters tan)
	(_code ddd38a8f8c8b8acad88d9b87dfdbdcdad9dbdedbd5)
	(_ent
		(_time 1725219909284)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 5(_ent (_in))))
				(_port(_int Clk -1 0 5(_ent (_in))))
				(_port(_int Pre -1 0 5(_ent (_in))))
				(_port(_int Clr -1 0 5(_ent (_in))))
				(_port(_int Q 0 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 10(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 5(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 7(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 7(_arch(_uni))))
		(_sig(_int Q 1 0 7(_arch(_uni))))
		(_sig(_int Clk -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 8(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 12(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 12(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 11(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725221178454 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725221178455 2024.09.01 17:06:18)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code e1b3b3b2e6b6b3f7e4e6f7bbb6e7e5e7e7e7e7e7e5)
	(_ent
		(_time 1725219909247)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1725221178469 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1725221178470 2024.09.01 17:06:18)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code f1a3f4a1f1a7a1e7f3f5e9aea8f7a2f7f0f6f5f7f2)
	(_ent
		(_time 1725219909278)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1412          1725221178475 Driver
(_unit VHDL(test_latch8 0 1(driver 0 3))
	(_version vf5)
	(_time 1725221178476 2024.09.01 17:06:18)
	(_source(\../src/TEST.vhd\))
	(_parameters tan)
	(_code f1a2a3a1f5a7a6e6f4a1b7abf3f7f0f6f5f7f2f7f9)
	(_ent
		(_time 1725219909284)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 5(_ent (_in))))
				(_port(_int Clk -1 0 5(_ent (_in))))
				(_port(_int Pre -1 0 5(_ent (_in))))
				(_port(_int Clr -1 0 5(_ent (_in))))
				(_port(_int Q 0 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 10(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 5(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 7(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 7(_arch(_uni))))
		(_sig(_int Q 1 0 7(_arch(_uni))))
		(_sig(_int Clk -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 8(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 12(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 12(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 11(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725221193698 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725221193699 2024.09.01 17:06:33)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 737425727624216576746529247577757575757577)
	(_ent
		(_time 1725219909247)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1725221193713 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1725221193714 2024.09.01 17:06:33)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 8384828d81d5d39581879bdcda85d0858284878580)
	(_ent
		(_time 1725219909278)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1412          1725221193719 Driver
(_unit VHDL(test_latch8 0 1(driver 0 3))
	(_version vf5)
	(_time 1725221193720 2024.09.01 17:06:33)
	(_source(\../src/TEST.vhd\))
	(_parameters tan)
	(_code 8385d58d85d5d49486d3c5d981858284878580858b)
	(_ent
		(_time 1725219909284)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 5(_ent (_in))))
				(_port(_int Clk -1 0 5(_ent (_in))))
				(_port(_int Pre -1 0 5(_ent (_in))))
				(_port(_int Clr -1 0 5(_ent (_in))))
				(_port(_int Q 0 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 10(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 5(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 7(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 7(_arch(_uni))))
		(_sig(_int Q 1 0 7(_arch(_uni))))
		(_sig(_int Clk -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 8(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 12(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 12(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 11(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725221216922 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725221216923 2024.09.01 17:06:56)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 26272422267174302321307c712022202020202022)
	(_ent
		(_time 1725219909247)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1725221216937 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1725221216938 2024.09.01 17:06:56)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 363763333160662034322e696f3065303731323035)
	(_ent
		(_time 1725219909278)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1412          1725221216943 Driver
(_unit VHDL(test_latch8 0 1(driver 0 3))
	(_version vf5)
	(_time 1725221216944 2024.09.01 17:06:56)
	(_source(\../src/TEST.vhd\))
	(_parameters tan)
	(_code 36363433356061213366706c34303731323035303e)
	(_ent
		(_time 1725219909284)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 5(_ent (_in))))
				(_port(_int Clk -1 0 5(_ent (_in))))
				(_port(_int Pre -1 0 5(_ent (_in))))
				(_port(_int Clr -1 0 5(_ent (_in))))
				(_port(_int Q 0 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 10(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 5(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 7(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 7(_arch(_uni))))
		(_sig(_int Q 1 0 7(_arch(_uni))))
		(_sig(_int Clk -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 8(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 12(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 12(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 11(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725221233451 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725221233452 2024.09.01 17:07:13)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code b9edbbedb6eeebafbcbeafe3eebfbdbfbfbfbfbfbd)
	(_ent
		(_time 1725219909247)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1725221233466 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1725221233467 2024.09.01 17:07:13)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code c99d9c9cc19f99dfcbcdd19690cf9acfc8cecdcfca)
	(_ent
		(_time 1725219909278)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1412          1725221233472 Driver
(_unit VHDL(test_latch8 0 1(driver 0 3))
	(_version vf5)
	(_time 1725221233473 2024.09.01 17:07:13)
	(_source(\../src/TEST.vhd\))
	(_parameters tan)
	(_code c99ccb9cc59f9edecc998f93cbcfc8cecdcfcacfc1)
	(_ent
		(_time 1725219909284)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 5(_ent (_in))))
				(_port(_int Clk -1 0 5(_ent (_in))))
				(_port(_int Pre -1 0 5(_ent (_in))))
				(_port(_int Clr -1 0 5(_ent (_in))))
				(_port(_int Q 0 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 10(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 5(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 7(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 7(_arch(_uni))))
		(_sig(_int Q 1 0 7(_arch(_uni))))
		(_sig(_int Clk -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 8(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 12(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 12(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 11(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1412          1725221250828 Driver
(_unit VHDL(test_latch8 0 1(driver 0 3))
	(_version vf5)
	(_time 1725221250829 2024.09.01 17:07:30)
	(_source(\../src/TEST.vhd\))
	(_parameters tan)
	(_code 98c9cd9795cecf8f9dc8dec29a9e999f9c9e9b9e90)
	(_ent
		(_time 1725219909284)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 5(_ent (_in))))
				(_port(_int Clk -1 0 5(_ent (_in))))
				(_port(_int Pre -1 0 5(_ent (_in))))
				(_port(_int Clr -1 0 5(_ent (_in))))
				(_port(_int Q 0 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 10(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 5(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 7(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 7(_arch(_uni))))
		(_sig(_int Q 1 0 7(_arch(_uni))))
		(_sig(_int Clk -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 8(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 12(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 12(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 11(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1412          1725221265438 Driver
(_unit VHDL(test_latch8 0 1(driver 0 3))
	(_version vf5)
	(_time 1725221265439 2024.09.01 17:07:45)
	(_source(\../src/TEST.vhd\))
	(_parameters tan)
	(_code aaaeadfdfefcfdbdaffaecf0a8acabadaeaca9aca2)
	(_ent
		(_time 1725219909284)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 5(_ent (_in))))
				(_port(_int Clk -1 0 5(_ent (_in))))
				(_port(_int Pre -1 0 5(_ent (_in))))
				(_port(_int Clr -1 0 5(_ent (_in))))
				(_port(_int Q 0 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 10(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 5(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 7(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 7(_arch(_uni))))
		(_sig(_int Q 1 0 7(_arch(_uni))))
		(_sig(_int Clk -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 8(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 12(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 12(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 11(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1412          1725221282999 Driver
(_unit VHDL(test_latch8 0 1(driver 0 3))
	(_version vf5)
	(_time 1725221283000 2024.09.01 17:08:02)
	(_source(\../src/TEST.vhd\))
	(_parameters tan)
	(_code 44444846451213534114021e46424543404247424c)
	(_ent
		(_time 1725219909284)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 5(_ent (_in))))
				(_port(_int Clk -1 0 5(_ent (_in))))
				(_port(_int Pre -1 0 5(_ent (_in))))
				(_port(_int Clr -1 0 5(_ent (_in))))
				(_port(_int Q 0 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 10(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 5(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 7(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 7(_arch(_uni))))
		(_sig(_int Q 1 0 7(_arch(_uni))))
		(_sig(_int Clk -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 8(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 12(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 12(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 11(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725221298010 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725221298011 2024.09.01 17:08:18)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code ecb8eabfb9bbbefae9ebfab6bbeae8eaeaeaeaeae8)
	(_ent
		(_time 1725219909247)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1725221298025 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1725221298026 2024.09.01 17:08:18)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code ecb8bdbfbebabcfaeee8f4b3b5eabfeaedebe8eaef)
	(_ent
		(_time 1725219909278)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1412          1725221298031 Driver
(_unit VHDL(test_latch8 0 1(driver 0 3))
	(_version vf5)
	(_time 1725221298032 2024.09.01 17:08:18)
	(_source(\../src/TEST.vhd\))
	(_parameters tan)
	(_code fca9faacaaaaabebf9acbaa6fefafdfbf8fafffaf4)
	(_ent
		(_time 1725219909284)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 5(_ent (_in))))
				(_port(_int Clk -1 0 5(_ent (_in))))
				(_port(_int Pre -1 0 5(_ent (_in))))
				(_port(_int Clr -1 0 5(_ent (_in))))
				(_port(_int Q 0 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 10(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 5(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 7(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 7(_arch(_uni))))
		(_sig(_int Q 1 0 7(_arch(_uni))))
		(_sig(_int Clk -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 8(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 12(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 12(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 11(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1412          1725221324498 Driver
(_unit VHDL(test_latch8 0 1(driver 0 3))
	(_version vf5)
	(_time 1725221324499 2024.09.01 17:08:44)
	(_source(\../src/TEST.vhd\))
	(_parameters tan)
	(_code 60663560653637776530263a626661676466636668)
	(_ent
		(_time 1725219909284)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 5(_ent (_in))))
				(_port(_int Clk -1 0 5(_ent (_in))))
				(_port(_int Pre -1 0 5(_ent (_in))))
				(_port(_int Clr -1 0 5(_ent (_in))))
				(_port(_int Q 0 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 10(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 5(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 7(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 7(_arch(_uni))))
		(_sig(_int Q 1 0 7(_arch(_uni))))
		(_sig(_int Clk -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 8(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 12(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 12(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 11(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1412          1725221341513 Driver
(_unit VHDL(test_latch8 0 1(driver 0 3))
	(_version vf5)
	(_time 1725221341514 2024.09.01 17:09:01)
	(_source(\../src/TEST.vhd\))
	(_parameters tan)
	(_code d8da8f8ad58e8fcfdd889e82daded9dfdcdedbded0)
	(_ent
		(_time 1725219909284)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 5(_ent (_in))))
				(_port(_int Clk -1 0 5(_ent (_in))))
				(_port(_int Pre -1 0 5(_ent (_in))))
				(_port(_int Clr -1 0 5(_ent (_in))))
				(_port(_int Q 0 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 10(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 5(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 7(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 7(_arch(_uni))))
		(_sig(_int Q 1 0 7(_arch(_uni))))
		(_sig(_int Clk -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 8(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 12(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 12(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 11(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1412          1725221418340 Driver
(_unit VHDL(test_latch8 0 1(driver 0 3))
	(_version vf5)
	(_time 1725221418341 2024.09.01 17:10:18)
	(_source(\../src/TEST.vhd\))
	(_parameters tan)
	(_code f4fbf8a4f5a2a3e3f1a4b2aef6f2f5f3f0f2f7f2fc)
	(_ent
		(_time 1725219909284)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 5(_ent (_in))))
				(_port(_int Clk -1 0 5(_ent (_in))))
				(_port(_int Pre -1 0 5(_ent (_in))))
				(_port(_int Clr -1 0 5(_ent (_in))))
				(_port(_int Q 0 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 10(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 5(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 7(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 7(_arch(_uni))))
		(_sig(_int Q 1 0 7(_arch(_uni))))
		(_sig(_int Clk -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 8(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 12(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 12(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 11(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725221419540 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725221419541 2024.09.01 17:10:19)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 9896c89796cfca8e9d9f8ec2cf9e9c9e9e9e9e9e9c)
	(_ent
		(_time 1725219909247)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1725221419555 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1725221419556 2024.09.01 17:10:19)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code a7a9a0f0a1f1f7b1a5a3bff8fea1f4a1a6a0a3a1a4)
	(_ent
		(_time 1725219909278)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1412          1725221419561 Driver
(_unit VHDL(test_latch8 0 1(driver 0 3))
	(_version vf5)
	(_time 1725221419562 2024.09.01 17:10:19)
	(_source(\../src/TEST.vhd\))
	(_parameters tan)
	(_code a7a8f7f0a5f1f0b0a2f7e1fda5a1a6a0a3a1a4a1af)
	(_ent
		(_time 1725219909284)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 5(_ent (_in))))
				(_port(_int Clk -1 0 5(_ent (_in))))
				(_port(_int Pre -1 0 5(_ent (_in))))
				(_port(_int Clr -1 0 5(_ent (_in))))
				(_port(_int Q 0 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 10(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 5(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 7(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 7(_arch(_uni))))
		(_sig(_int Q 1 0 7(_arch(_uni))))
		(_sig(_int Clk -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 8(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 12(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 12(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 11(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725221504738 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725221504739 2024.09.01 17:11:44)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 6b393e6b3f3c397d6e6c7d313c6d6f6d6d6d6d6d6f)
	(_ent
		(_time 1725219909247)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1725221504755 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1725221504756 2024.09.01 17:11:44)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 7a28787b2a2c2a6c787e6225237c297c7b7d7e7c79)
	(_ent
		(_time 1725219909278)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1412          1725221504761 Driver
(_unit VHDL(test_latch8 0 1(driver 0 3))
	(_version vf5)
	(_time 1725221504762 2024.09.01 17:11:44)
	(_source(\../src/TEST.vhd\))
	(_parameters tan)
	(_code 7a292f7b2e2c2d6d7f2a3c20787c7b7d7e7c797c72)
	(_ent
		(_time 1725219909284)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 5(_ent (_in))))
				(_port(_int Clk -1 0 5(_ent (_in))))
				(_port(_int Pre -1 0 5(_ent (_in))))
				(_port(_int Clr -1 0 5(_ent (_in))))
				(_port(_int Q 0 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 10(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 5(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 7(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 7(_arch(_uni))))
		(_sig(_int Q 1 0 7(_arch(_uni))))
		(_sig(_int Clk -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 8(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 12(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 12(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 11(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1412          1725221564444 Driver
(_unit VHDL(test_latch8 0 1(driver 0 3))
	(_version vf5)
	(_time 1725221564445 2024.09.01 17:12:44)
	(_source(\../src/TEST.vhd\))
	(_parameters tan)
	(_code a2f6a5f5a5f4f5b5a7f2e4f8a0a4a3a5a6a4a1a4aa)
	(_ent
		(_time 1725219909284)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 5(_ent (_in))))
				(_port(_int Clk -1 0 5(_ent (_in))))
				(_port(_int Pre -1 0 5(_ent (_in))))
				(_port(_int Clr -1 0 5(_ent (_in))))
				(_port(_int Q 0 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 10(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 5(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 7(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 7(_arch(_uni))))
		(_sig(_int Q 1 0 7(_arch(_uni))))
		(_sig(_int Clk -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 8(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 12(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 12(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 11(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725221603530 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725221603531 2024.09.01 17:13:23)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 585b0f5b560f0a4e5d5f4e020f5e5c5e5e5e5e5e5c)
	(_ent
		(_time 1725219909247)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1725221603545 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1725221603546 2024.09.01 17:13:23)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 676467676131377165637f383e6134616660636164)
	(_ent
		(_time 1725219909278)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1412          1725221603551 Driver
(_unit VHDL(test_latch8 0 1(driver 0 3))
	(_version vf5)
	(_time 1725221603552 2024.09.01 17:13:23)
	(_source(\../src/TEST.vhd\))
	(_parameters tan)
	(_code 67653067653130706237213d65616660636164616f)
	(_ent
		(_time 1725219909284)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 5(_ent (_in))))
				(_port(_int Clk -1 0 5(_ent (_in))))
				(_port(_int Pre -1 0 5(_ent (_in))))
				(_port(_int Clr -1 0 5(_ent (_in))))
				(_port(_int Q 0 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 10(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 5(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 7(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 7(_arch(_uni))))
		(_sig(_int Q 1 0 7(_arch(_uni))))
		(_sig(_int Clk -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 8(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 12(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 12(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 11(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725221634740 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725221634741 2024.09.01 17:13:54)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 3b69393e6f6c692d3e3c2d616c3d3f3d3d3d3d3d3f)
	(_ent
		(_time 1725219909247)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1725221634755 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1725221634756 2024.09.01 17:13:54)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 4a181f481a1c1a5c484e5215134c194c4b4d4e4c49)
	(_ent
		(_time 1725219909278)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1412          1725221634761 Driver
(_unit VHDL(test_latch8 0 1(driver 0 3))
	(_version vf5)
	(_time 1725221634762 2024.09.01 17:13:54)
	(_source(\../src/TEST.vhd\))
	(_parameters tan)
	(_code 4a1948481e1c1d5d4f1a0c10484c4b4d4e4c494c42)
	(_ent
		(_time 1725219909284)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 5(_ent (_in))))
				(_port(_int Clk -1 0 5(_ent (_in))))
				(_port(_int Pre -1 0 5(_ent (_in))))
				(_port(_int Clr -1 0 5(_ent (_in))))
				(_port(_int Q 0 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 10(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 5(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 7(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 7(_arch(_uni))))
		(_sig(_int Q 1 0 7(_arch(_uni))))
		(_sig(_int Clk -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 8(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 12(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 12(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 11(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725221654538 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725221654539 2024.09.01 17:14:14)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 9094979f96c7c286959786cac79694969696969694)
	(_ent
		(_time 1725219909247)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1725221654554 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1725221654555 2024.09.01 17:14:14)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 9f9bcf90c8c9cf899d9b87c0c699cc999e989b999c)
	(_ent
		(_time 1725219909278)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1412          1725221654560 Driver
(_unit VHDL(test_latch8 0 1(driver 0 3))
	(_version vf5)
	(_time 1725221654561 2024.09.01 17:14:14)
	(_source(\../src/TEST.vhd\))
	(_parameters tan)
	(_code 9f9a9890ccc9c8889acfd9c59d999e989b999c9997)
	(_ent
		(_time 1725219909284)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 5(_ent (_in))))
				(_port(_int Clk -1 0 5(_ent (_in))))
				(_port(_int Pre -1 0 5(_ent (_in))))
				(_port(_int Clr -1 0 5(_ent (_in))))
				(_port(_int Q 0 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 10(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 5(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 7(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 7(_arch(_uni))))
		(_sig(_int Q 1 0 7(_arch(_uni))))
		(_sig(_int Clk -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 8(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 12(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 12(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 11(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1412          1725221680430 Driver
(_unit VHDL(test_latch8 0 1(driver 0 3))
	(_version vf5)
	(_time 1725221680431 2024.09.01 17:14:40)
	(_source(\../src/TEST.vhd\))
	(_parameters tan)
	(_code b2bdbee6b5e4e5a5b7e2f4e8b0b4b3b5b6b4b1b4ba)
	(_ent
		(_time 1725219909284)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 5(_ent (_in))))
				(_port(_int Clk -1 0 5(_ent (_in))))
				(_port(_int Pre -1 0 5(_ent (_in))))
				(_port(_int Clr -1 0 5(_ent (_in))))
				(_port(_int Q 0 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 10(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 5(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 7(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 7(_arch(_uni))))
		(_sig(_int Q 1 0 7(_arch(_uni))))
		(_sig(_int Clk -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 8(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 12(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 12(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 11(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1412          1725221713749 Driver
(_unit VHDL(test_latch8 0 1(driver 0 3))
	(_version vf5)
	(_time 1725221713750 2024.09.01 17:15:13)
	(_source(\../src/TEST.vhd\))
	(_parameters tan)
	(_code e2e5b7b1e5b4b5f5e7b2a4b8e0e4e3e5e6e4e1e4ea)
	(_ent
		(_time 1725219909284)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 5(_ent (_in))))
				(_port(_int Clk -1 0 5(_ent (_in))))
				(_port(_int Pre -1 0 5(_ent (_in))))
				(_port(_int Clr -1 0 5(_ent (_in))))
				(_port(_int Q 0 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 10(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 5(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 7(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 7(_arch(_uni))))
		(_sig(_int Q 1 0 7(_arch(_uni))))
		(_sig(_int Clk -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 8(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 12(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 12(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 11(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1412          1725221742735 Driver
(_unit VHDL(test_latch8 0 1(driver 0 3))
	(_version vf5)
	(_time 1725221742736 2024.09.01 17:15:42)
	(_source(\../src/TEST.vhd\))
	(_parameters tan)
	(_code 1b1b4c1c4c4d4c0c1e4b5d41191d1a1c1f1d181d13)
	(_ent
		(_time 1725219909284)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 5(_ent (_in))))
				(_port(_int Clk -1 0 5(_ent (_in))))
				(_port(_int Pre -1 0 5(_ent (_in))))
				(_port(_int Clr -1 0 5(_ent (_in))))
				(_port(_int Q 0 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 10(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 5(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 7(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 7(_arch(_uni))))
		(_sig(_int Q 1 0 7(_arch(_uni))))
		(_sig(_int Clk -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 8(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 12(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 12(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 11(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725221768198 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725221768199 2024.09.01 17:16:08)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 88dada8686dfda9e8d8f9ed2df8e8c8e8e8e8e8e8c)
	(_ent
		(_time 1725219909247)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1725221768214 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1725221768215 2024.09.01 17:16:08)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 97c5929891c1c78195938fc8ce91c4919690939194)
	(_ent
		(_time 1725219909278)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1412          1725221768220 Driver
(_unit VHDL(test_latch8 0 1(driver 0 3))
	(_version vf5)
	(_time 1725221768221 2024.09.01 17:16:08)
	(_source(\../src/TEST.vhd\))
	(_parameters tan)
	(_code a7f4f5f0a5f1f0b0a2f7e1fda5a1a6a0a3a1a4a1af)
	(_ent
		(_time 1725219909284)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 5(_ent (_in))))
				(_port(_int Clk -1 0 5(_ent (_in))))
				(_port(_int Pre -1 0 5(_ent (_in))))
				(_port(_int Clr -1 0 5(_ent (_in))))
				(_port(_int Q 0 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 10(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 5(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 7(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 7(_arch(_uni))))
		(_sig(_int Q 1 0 7(_arch(_uni))))
		(_sig(_int Clk -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 8(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 12(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 12(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 11(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1412          1725221784541 Driver
(_unit VHDL(test_latch8 0 1(driver 0 3))
	(_version vf5)
	(_time 1725221784542 2024.09.01 17:16:24)
	(_source(\../src/TEST.vhd\))
	(_parameters tan)
	(_code 60663260653637776530263a626661676466636668)
	(_ent
		(_time 1725219909284)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 5(_ent (_in))))
				(_port(_int Clk -1 0 5(_ent (_in))))
				(_port(_int Pre -1 0 5(_ent (_in))))
				(_port(_int Clr -1 0 5(_ent (_in))))
				(_port(_int Q 0 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 10(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 5(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 7(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 7(_arch(_uni))))
		(_sig(_int Q 1 0 7(_arch(_uni))))
		(_sig(_int Clk -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 8(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 12(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 12(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 11(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725221814416 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725221814417 2024.09.01 17:16:54)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 131c13141644410516140549441517151515151517)
	(_ent
		(_time 1725219909247)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1725221814431 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1725221814432 2024.09.01 17:16:54)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 222d75262174723420263a7d7b2471242325262421)
	(_ent
		(_time 1725219909278)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000053 55 1432          1725221834745 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725221834746 2024.09.01 17:17:14)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 7b287c7a2f2c296d7e7c6d212c7d7f7d7d7d7d7d7f)
	(_ent
		(_time 1725219909247)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1725221834883 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1725221834884 2024.09.01 17:17:14)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 075450010151571105031f585e0154010600030104)
	(_ent
		(_time 1725219909278)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1412          1725221845081 Driver
(_unit VHDL(test_latch8 0 1(driver 0 3))
	(_version vf5)
	(_time 1725221845082 2024.09.01 17:17:25)
	(_source(\../src/TEST.vhd\))
	(_parameters tan)
	(_code e2e5b4b1e5b4b5f5e7b2a4b8e0e4e3e5e6e4e1e4ea)
	(_ent
		(_time 1725219909284)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 5(_ent (_in))))
				(_port(_int Clk -1 0 5(_ent (_in))))
				(_port(_int Pre -1 0 5(_ent (_in))))
				(_port(_int Clr -1 0 5(_ent (_in))))
				(_port(_int Q 0 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 10(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 5(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 7(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 7(_arch(_uni))))
		(_sig(_int Q 1 0 7(_arch(_uni))))
		(_sig(_int Clk -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 8(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 12(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 12(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 11(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1412          1725221867121 Driver
(_unit VHDL(test_latch8 0 1(driver 0 3))
	(_version vf5)
	(_time 1725221867122 2024.09.01 17:17:47)
	(_source(\../src/TEST.vhd\))
	(_parameters tan)
	(_code 01000707055756160451475b030700060507020709)
	(_ent
		(_time 1725219909284)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 5(_ent (_in))))
				(_port(_int Clk -1 0 5(_ent (_in))))
				(_port(_int Pre -1 0 5(_ent (_in))))
				(_port(_int Clr -1 0 5(_ent (_in))))
				(_port(_int Q 0 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 10(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 5(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 7(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 7(_arch(_uni))))
		(_sig(_int Q 1 0 7(_arch(_uni))))
		(_sig(_int Clk -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 8(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 12(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 12(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 11(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1412          1725221882135 Driver
(_unit VHDL(test_latch8 0 1(driver 0 3))
	(_version vf5)
	(_time 1725221882136 2024.09.01 17:18:02)
	(_source(\../src/TEST.vhd\))
	(_parameters tan)
	(_code 9997ce9695cfce8e9cc9dfc39b9f989e9d9f9a9f91)
	(_ent
		(_time 1725219909284)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 5(_ent (_in))))
				(_port(_int Clk -1 0 5(_ent (_in))))
				(_port(_int Pre -1 0 5(_ent (_in))))
				(_port(_int Clr -1 0 5(_ent (_in))))
				(_port(_int Q 0 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 10(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 5(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 7(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 7(_arch(_uni))))
		(_sig(_int Q 1 0 7(_arch(_uni))))
		(_sig(_int Clk -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 8(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 12(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 12(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 11(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725221902717 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725221902718 2024.09.01 17:18:22)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 0b585b0d5f5c591d0e0c1d515c0d0f0d0d0d0d0d0f)
	(_ent
		(_time 1725219909247)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1725221902732 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1725221902733 2024.09.01 17:18:22)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 1b481c1c484d4b0d191f0344421d481d1a1c1f1d18)
	(_ent
		(_time 1725219909278)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1412          1725221902738 Driver
(_unit VHDL(test_latch8 0 1(driver 0 3))
	(_version vf5)
	(_time 1725221902739 2024.09.01 17:18:22)
	(_source(\../src/TEST.vhd\))
	(_parameters tan)
	(_code 1b494b1c4c4d4c0c1e4b5d41191d1a1c1f1d181d13)
	(_ent
		(_time 1725219909284)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 5(_ent (_in))))
				(_port(_int Clk -1 0 5(_ent (_in))))
				(_port(_int Pre -1 0 5(_ent (_in))))
				(_port(_int Clr -1 0 5(_ent (_in))))
				(_port(_int Q 0 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 10(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 5(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 7(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 7(_arch(_uni))))
		(_sig(_int Q 1 0 7(_arch(_uni))))
		(_sig(_int Clk -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 8(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 12(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 12(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 11(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1412          1725221920060 Driver
(_unit VHDL(test_latch8 0 1(driver 0 3))
	(_version vf5)
	(_time 1725221920061 2024.09.01 17:18:40)
	(_source(\../src/TEST.vhd\))
	(_parameters tan)
	(_code cbcfcf9e9c9d9cdcce9b8d91c9cdcacccfcdc8cdc3)
	(_ent
		(_time 1725219909284)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 5(_ent (_in))))
				(_port(_int Clk -1 0 5(_ent (_in))))
				(_port(_int Pre -1 0 5(_ent (_in))))
				(_port(_int Clr -1 0 5(_ent (_in))))
				(_port(_int Q 0 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 10(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 5(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 7(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 7(_arch(_uni))))
		(_sig(_int Q 1 0 7(_arch(_uni))))
		(_sig(_int Clk -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 8(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 12(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 12(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 11(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1412          1725221935248 Driver
(_unit VHDL(test_latch8 0 1(driver 0 3))
	(_version vf5)
	(_time 1725221935249 2024.09.01 17:18:55)
	(_source(\../src/TEST.vhd\))
	(_parameters tan)
	(_code 1e1f49194e4849091b4e58441c181f191a181d1816)
	(_ent
		(_time 1725219909284)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 5(_ent (_in))))
				(_port(_int Clk -1 0 5(_ent (_in))))
				(_port(_int Pre -1 0 5(_ent (_in))))
				(_port(_int Clr -1 0 5(_ent (_in))))
				(_port(_int Q 0 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 10(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 5(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 7(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 7(_arch(_uni))))
		(_sig(_int Q 1 0 7(_arch(_uni))))
		(_sig(_int Clk -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 8(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 12(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 12(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 11(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725221989190 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725221989191 2024.09.01 17:19:49)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code d0d58182d68782c6d5d7c68a87d6d4d6d6d6d6d6d4)
	(_ent
		(_time 1725219909247)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1725221989218 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1725221989219 2024.09.01 17:19:49)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code efeae9bcb8b9bff9edebf7b0b6e9bce9eee8ebe9ec)
	(_ent
		(_time 1725219909278)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1412          1725221989224 Driver
(_unit VHDL(test_latch8 0 1(driver 0 3))
	(_version vf5)
	(_time 1725221989225 2024.09.01 17:19:49)
	(_source(\../src/TEST.vhd\))
	(_parameters tan)
	(_code efebbebcbcb9b8f8eabfa9b5ede9eee8ebe9ece9e7)
	(_ent
		(_time 1725219909284)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 5(_ent (_in))))
				(_port(_int Clk -1 0 5(_ent (_in))))
				(_port(_int Pre -1 0 5(_ent (_in))))
				(_port(_int Clr -1 0 5(_ent (_in))))
				(_port(_int Q 0 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 10(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 5(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 7(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 7(_arch(_uni))))
		(_sig(_int Q 1 0 7(_arch(_uni))))
		(_sig(_int Clk -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 8(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 12(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 12(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 11(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725222030816 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725222030817 2024.09.01 17:20:30)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 693a6c69663e3b7f6c6e7f333e6f6d6f6f6f6f6f6d)
	(_ent
		(_time 1725219909247)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1725222030831 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1725222030832 2024.09.01 17:20:30)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 782b2a79712e286e7a7c6027217e2b7e797f7c7e7b)
	(_ent
		(_time 1725219909278)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1412          1725222030837 Driver
(_unit VHDL(test_latch8 0 1(driver 0 3))
	(_version vf5)
	(_time 1725222030838 2024.09.01 17:20:30)
	(_source(\../src/TEST.vhd\))
	(_parameters tan)
	(_code 782a7d79752e2f6f7d283e227a7e797f7c7e7b7e70)
	(_ent
		(_time 1725219909284)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 5(_ent (_in))))
				(_port(_int Clk -1 0 5(_ent (_in))))
				(_port(_int Pre -1 0 5(_ent (_in))))
				(_port(_int Clr -1 0 5(_ent (_in))))
				(_port(_int Q 0 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 10(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 5(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 7(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 7(_arch(_uni))))
		(_sig(_int Q 1 0 7(_arch(_uni))))
		(_sig(_int Clk -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 8(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 12(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 12(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 11(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725222049921 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725222049922 2024.09.01 17:20:49)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 0e0a59085d595c180b09185459080a08080808080a)
	(_ent
		(_time 1725219909247)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1725222049937 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1725222049938 2024.09.01 17:20:49)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 1e1a1e194a484e081c1a064147184d181f191a181d)
	(_ent
		(_time 1725219909278)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000053 55 1432          1725222063112 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725222063113 2024.09.01 17:21:03)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 9291c09d96c5c084979584c8c59496949494949496)
	(_ent
		(_time 1725219909247)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1725222063127 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1725222063128 2024.09.01 17:21:03)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code a1a2a4f6a1f7f1b7a3a5b9fef8a7f2a7a0a6a5a7a2)
	(_ent
		(_time 1725219909278)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1412          1725222063133 Driver
(_unit VHDL(test_latch8 0 1(driver 0 3))
	(_version vf5)
	(_time 1725222063134 2024.09.01 17:21:03)
	(_source(\../src/TEST.vhd\))
	(_parameters tan)
	(_code a1a3f3f6a5f7f6b6a4f1e7fba3a7a0a6a5a7a2a7a9)
	(_ent
		(_time 1725219909284)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 5(_ent (_in))))
				(_port(_int Clk -1 0 5(_ent (_in))))
				(_port(_int Pre -1 0 5(_ent (_in))))
				(_port(_int Clr -1 0 5(_ent (_in))))
				(_port(_int Q 0 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 10(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 5(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 7(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 7(_arch(_uni))))
		(_sig(_int Q 1 0 7(_arch(_uni))))
		(_sig(_int Clk -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 8(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 12(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 12(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 11(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725222083441 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725222083442 2024.09.01 17:21:23)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code faadabaaadada8ecfffdeca0adfcfefcfcfcfcfcfe)
	(_ent
		(_time 1725219909247)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1725222083456 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1725222083457 2024.09.01 17:21:23)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 095e0c0f015f591f0b0d1156500f5a0f080e0d0f0a)
	(_ent
		(_time 1725219909278)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1412          1725222083462 Driver
(_unit VHDL(test_latch8 0 1(driver 0 3))
	(_version vf5)
	(_time 1725222083463 2024.09.01 17:21:23)
	(_source(\../src/TEST.vhd\))
	(_parameters tan)
	(_code 095f5b0f055f5e1e0c594f530b0f080e0d0f0a0f01)
	(_ent
		(_time 1725219909284)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 5(_ent (_in))))
				(_port(_int Clk -1 0 5(_ent (_in))))
				(_port(_int Pre -1 0 5(_ent (_in))))
				(_port(_int Clr -1 0 5(_ent (_in))))
				(_port(_int Q 0 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 10(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 5(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 7(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 7(_arch(_uni))))
		(_sig(_int Q 1 0 7(_arch(_uni))))
		(_sig(_int Clk -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 8(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 12(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 12(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 11(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725222104251 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725222104252 2024.09.01 17:21:44)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 46404244461114504341501c114042404040404042)
	(_ent
		(_time 1725219909247)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1725222104270 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1725222104271 2024.09.01 17:21:44)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 565005555100064054524e090f5005505751525055)
	(_ent
		(_time 1725219909278)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1412          1725222104276 Driver
(_unit VHDL(test_latch8 0 1(driver 0 3))
	(_version vf5)
	(_time 1725222104277 2024.09.01 17:21:44)
	(_source(\../src/TEST.vhd\))
	(_parameters tan)
	(_code 56515255550001415306100c54505751525055505e)
	(_ent
		(_time 1725219909284)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 5(_ent (_in))))
				(_port(_int Clk -1 0 5(_ent (_in))))
				(_port(_int Pre -1 0 5(_ent (_in))))
				(_port(_int Clr -1 0 5(_ent (_in))))
				(_port(_int Q 0 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 10(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 5(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 7(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 7(_arch(_uni))))
		(_sig(_int Q 1 0 7(_arch(_uni))))
		(_sig(_int Clk -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 8(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 12(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 12(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 11(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1412          1725222118772 Driver
(_unit VHDL(test_latch8 0 1(driver 0 3))
	(_version vf5)
	(_time 1725222118773 2024.09.01 17:21:58)
	(_source(\../src/TEST.vhd\))
	(_parameters tan)
	(_code fafef6aaaeacadedffaabca0f8fcfbfdfefcf9fcf2)
	(_ent
		(_time 1725219909284)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 5(_ent (_in))))
				(_port(_int Clk -1 0 5(_ent (_in))))
				(_port(_int Pre -1 0 5(_ent (_in))))
				(_port(_int Clr -1 0 5(_ent (_in))))
				(_port(_int Q 0 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 10(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 5(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 7(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 7(_arch(_uni))))
		(_sig(_int Q 1 0 7(_arch(_uni))))
		(_sig(_int Clk -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 8(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 12(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 12(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 11(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725222131409 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725222131410 2024.09.01 17:22:11)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 5b5b0e580f0c094d5e5c4d010c5d5f5d5d5d5d5d5f)
	(_ent
		(_time 1725219909247)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1725222131424 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1725222131425 2024.09.01 17:22:11)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 6a6a686a3a3c3a7c686e7235336c396c6b6d6e6c69)
	(_ent
		(_time 1725219909278)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1412          1725222131430 Driver
(_unit VHDL(test_latch8 0 1(driver 0 3))
	(_version vf5)
	(_time 1725222131431 2024.09.01 17:22:11)
	(_source(\../src/TEST.vhd\))
	(_parameters tan)
	(_code 6a6b3f6a3e3c3d7d6f3a2c30686c6b6d6e6c696c62)
	(_ent
		(_time 1725219909284)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 5(_ent (_in))))
				(_port(_int Clk -1 0 5(_ent (_in))))
				(_port(_int Pre -1 0 5(_ent (_in))))
				(_port(_int Clr -1 0 5(_ent (_in))))
				(_port(_int Q 0 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 10(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 5(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 7(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 7(_arch(_uni))))
		(_sig(_int Q 1 0 7(_arch(_uni))))
		(_sig(_int Clk -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 8(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 12(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 12(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 11(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725222146621 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725222146622 2024.09.01 17:22:26)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code bee9bfeaede9eca8bbb9a8e4e9b8bab8b8b8b8b8ba)
	(_ent
		(_time 1725219909247)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1725222146640 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1725222146641 2024.09.01 17:22:26)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code dd8a8b8f888b8dcbdfd9c58284db8edbdcdad9dbde)
	(_ent
		(_time 1725219909278)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1412          1725222146646 Driver
(_unit VHDL(test_latch8 0 1(driver 0 3))
	(_version vf5)
	(_time 1725222146647 2024.09.01 17:22:26)
	(_source(\../src/TEST.vhd\))
	(_parameters tan)
	(_code dd8bdc8f8c8b8acad88d9b87dfdbdcdad9dbdedbd5)
	(_ent
		(_time 1725219909284)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 5(_ent (_in))))
				(_port(_int Clk -1 0 5(_ent (_in))))
				(_port(_int Pre -1 0 5(_ent (_in))))
				(_port(_int Clr -1 0 5(_ent (_in))))
				(_port(_int Q 0 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 10(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 5(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 7(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 7(_arch(_uni))))
		(_sig(_int Q 1 0 7(_arch(_uni))))
		(_sig(_int Clk -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 8(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 12(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 12(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 11(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725222150196 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725222150197 2024.09.01 17:22:30)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code b8ecbfecb6efeaaebdbfaee2efbebcbebebebebebc)
	(_ent
		(_time 1725219909247)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1725222150211 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1725222150212 2024.09.01 17:22:30)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code c7939792c19197d1c5c3df989ec194c1c6c0c3c1c4)
	(_ent
		(_time 1725219909278)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1412          1725222150217 Driver
(_unit VHDL(test_latch8 0 1(driver 0 3))
	(_version vf5)
	(_time 1725222150218 2024.09.01 17:22:30)
	(_source(\../src/TEST.vhd\))
	(_parameters tan)
	(_code c792c092c59190d0c297819dc5c1c6c0c3c1c4c1cf)
	(_ent
		(_time 1725219909284)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 5(_ent (_in))))
				(_port(_int Clk -1 0 5(_ent (_in))))
				(_port(_int Pre -1 0 5(_ent (_in))))
				(_port(_int Clr -1 0 5(_ent (_in))))
				(_port(_int Q 0 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 10(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 5(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 7(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 7(_arch(_uni))))
		(_sig(_int Q 1 0 7(_arch(_uni))))
		(_sig(_int Clk -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 8(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 12(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 12(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 11(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725222203899 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725222203900 2024.09.01 17:23:23)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 7f717e7e2f282d697a78692528797b79797979797b)
	(_ent
		(_time 1725219909247)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1725222203913 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1725222203914 2024.09.01 17:23:23)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 8f81d981d8d9df998d8b97d0d689dc898e888b898c)
	(_ent
		(_time 1725219909278)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1412          1725222203919 Driver
(_unit VHDL(test_latch8 0 1(driver 0 3))
	(_version vf5)
	(_time 1725222203920 2024.09.01 17:23:23)
	(_source(\../src/TEST.vhd\))
	(_parameters tan)
	(_code 8f808e81dcd9d8988adfc9d58d898e888b898c8987)
	(_ent
		(_time 1725219909284)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 5(_ent (_in))))
				(_port(_int Clk -1 0 5(_ent (_in))))
				(_port(_int Pre -1 0 5(_ent (_in))))
				(_port(_int Clr -1 0 5(_ent (_in))))
				(_port(_int Q 0 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 10(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 5(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 7(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 7(_arch(_uni))))
		(_sig(_int Q 1 0 7(_arch(_uni))))
		(_sig(_int Clk -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 8(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 12(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 12(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 11(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725222228799 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725222228800 2024.09.01 17:23:48)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code c99acb9cc69e9bdfcccedf939ecfcdcfcfcfcfcfcd)
	(_ent
		(_time 1725219909247)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1725222229171 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1725222229172 2024.09.01 17:23:49)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 40131b42411610564244581f194613464147444643)
	(_ent
		(_time 1725219909278)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1412          1725222229177 Driver
(_unit VHDL(test_latch8 0 1(driver 0 3))
	(_version vf5)
	(_time 1725222229178 2024.09.01 17:23:49)
	(_source(\../src/TEST.vhd\))
	(_parameters tan)
	(_code 40124c42451617574510061a424641474446434648)
	(_ent
		(_time 1725219909284)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 5(_ent (_in))))
				(_port(_int Clk -1 0 5(_ent (_in))))
				(_port(_int Pre -1 0 5(_ent (_in))))
				(_port(_int Clr -1 0 5(_ent (_in))))
				(_port(_int Q 0 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 10(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 5(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 7(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 7(_arch(_uni))))
		(_sig(_int Q 1 0 7(_arch(_uni))))
		(_sig(_int Clk -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 8(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 12(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 12(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 11(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725222274186 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725222274187 2024.09.01 17:24:34)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 1817141f164f4a0e1d1f0e424f1e1c1e1e1e1e1e1c)
	(_ent
		(_time 1725219909247)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1725222274201 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1725222274202 2024.09.01 17:24:34)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 1817431f114e480e1a1c0047411e4b1e191f1c1e1b)
	(_ent
		(_time 1725219909278)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1412          1725222274207 Driver
(_unit VHDL(test_latch8 0 1(driver 0 3))
	(_version vf5)
	(_time 1725222274208 2024.09.01 17:24:34)
	(_source(\../src/TEST.vhd\))
	(_parameters tan)
	(_code 1816141f154e4f0f1d485e421a1e191f1c1e1b1e10)
	(_ent
		(_time 1725219909284)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 5(_ent (_in))))
				(_port(_int Clk -1 0 5(_ent (_in))))
				(_port(_int Pre -1 0 5(_ent (_in))))
				(_port(_int Clr -1 0 5(_ent (_in))))
				(_port(_int Q 0 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 10(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 5(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 7(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 7(_arch(_uni))))
		(_sig(_int Q 1 0 7(_arch(_uni))))
		(_sig(_int Clk -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 8(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 12(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 12(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 11(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1412          1725222291241 Driver
(_unit VHDL(test_latch8 0 1(driver 0 3))
	(_version vf5)
	(_time 1725222291242 2024.09.01 17:24:51)
	(_source(\../src/TEST.vhd\))
	(_parameters tan)
	(_code affcfaf8fcf9f8b8aaffe9f5ada9aea8aba9aca9a7)
	(_ent
		(_time 1725219909284)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 5(_ent (_in))))
				(_port(_int Clk -1 0 5(_ent (_in))))
				(_port(_int Pre -1 0 5(_ent (_in))))
				(_port(_int Clr -1 0 5(_ent (_in))))
				(_port(_int Q 0 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 10(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 5(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 7(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 7(_arch(_uni))))
		(_sig(_int Q 1 0 7(_arch(_uni))))
		(_sig(_int Clk -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 8(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 12(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 12(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 11(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725222363351 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725222363352 2024.09.01 17:26:03)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 5c0c5c5f090b0e4a595b4a060b5a585a5a5a5a5a58)
	(_ent
		(_time 1725219909247)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1725222363366 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1725222363367 2024.09.01 17:26:03)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 6c3c3b6c3e3a3c7a6e687433356a3f6a6d6b686a6f)
	(_ent
		(_time 1725219909278)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1412          1725222363372 Driver
(_unit VHDL(test_latch8 0 1(driver 0 3))
	(_version vf5)
	(_time 1725222363373 2024.09.01 17:26:03)
	(_source(\../src/TEST.vhd\))
	(_parameters tan)
	(_code 6c3d6c6c3a3a3b7b693c2a366e6a6d6b686a6f6a64)
	(_ent
		(_time 1725219909284)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 5(_ent (_in))))
				(_port(_int Clk -1 0 5(_ent (_in))))
				(_port(_int Pre -1 0 5(_ent (_in))))
				(_port(_int Clr -1 0 5(_ent (_in))))
				(_port(_int Q 0 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 10(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 5(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 7(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 7(_arch(_uni))))
		(_sig(_int Q 1 0 7(_arch(_uni))))
		(_sig(_int Clk -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 8(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 12(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 12(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 11(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725222384697 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725222384698 2024.09.01 17:26:24)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code bcbebfe8e9ebeeaab9bbaae6ebbab8bababababab8)
	(_ent
		(_time 1725219909247)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1725222384712 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1725222384713 2024.09.01 17:26:24)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code cbc99f9e989d9bddc9cfd39492cd98cdcacccfcdc8)
	(_ent
		(_time 1725219909278)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1412          1725222384718 Driver
(_unit VHDL(test_latch8 0 1(driver 0 3))
	(_version vf5)
	(_time 1725222384719 2024.09.01 17:26:24)
	(_source(\../src/TEST.vhd\))
	(_parameters tan)
	(_code cbc8c89e9c9d9cdcce9b8d91c9cdcacccfcdc8cdc3)
	(_ent
		(_time 1725219909284)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 5(_ent (_in))))
				(_port(_int Clk -1 0 5(_ent (_in))))
				(_port(_int Pre -1 0 5(_ent (_in))))
				(_port(_int Clr -1 0 5(_ent (_in))))
				(_port(_int Q 0 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 10(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 5(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 7(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 7(_arch(_uni))))
		(_sig(_int Q 1 0 7(_arch(_uni))))
		(_sig(_int Clk -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 8(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 12(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 12(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 11(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725222427407 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725222427408 2024.09.01 17:27:07)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 9bc8ca94cfccc98d9e9c8dc1cc9d9f9d9d9d9d9d9f)
	(_ent
		(_time 1725219909247)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1725222427422 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1725222427423 2024.09.01 17:27:07)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code aaf9acfdfafcfabca8aeb2f5f3acf9acabadaeaca9)
	(_ent
		(_time 1725219909278)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1412          1725222427428 Driver
(_unit VHDL(test_latch8 0 1(driver 0 3))
	(_version vf5)
	(_time 1725222427429 2024.09.01 17:27:07)
	(_source(\../src/TEST.vhd\))
	(_parameters tan)
	(_code aaf8fbfdfefcfdbdaffaecf0a8acabadaeaca9aca2)
	(_ent
		(_time 1725219909284)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 5(_ent (_in))))
				(_port(_int Clk -1 0 5(_ent (_in))))
				(_port(_int Pre -1 0 5(_ent (_in))))
				(_port(_int Clr -1 0 5(_ent (_in))))
				(_port(_int Q 0 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 10(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 5(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 7(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 7(_arch(_uni))))
		(_sig(_int Q 1 0 7(_arch(_uni))))
		(_sig(_int Clk -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 8(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 12(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 12(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 11(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1412          1725222559461 Driver
(_unit VHDL(test_latch8 0 1(driver 0 3))
	(_version vf5)
	(_time 1725222559462 2024.09.01 17:29:19)
	(_source(\../src/TEST.vhd\))
	(_parameters tan)
	(_code 69386f69653f3e7e6c392f336b6f686e6d6f6a6f61)
	(_ent
		(_time 1725219909284)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 5(_ent (_in))))
				(_port(_int Clk -1 0 5(_ent (_in))))
				(_port(_int Pre -1 0 5(_ent (_in))))
				(_port(_int Clr -1 0 5(_ent (_in))))
				(_port(_int Q 0 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 10(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 5(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 7(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 7(_arch(_uni))))
		(_sig(_int Q 1 0 7(_arch(_uni))))
		(_sig(_int Clk -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 8(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 12(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 12(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 11(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725222595716 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725222595717 2024.09.01 17:29:55)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 030d07050654511506041559540507050505050507)
	(_ent
		(_time 1725219909247)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1725222595733 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1725222595734 2024.09.01 17:29:55)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 131d40141145430511170b4c4a1540151214171510)
	(_ent
		(_time 1725219909278)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1412          1725222595739 Driver
(_unit VHDL(test_latch8 0 1(driver 0 3))
	(_version vf5)
	(_time 1725222595740 2024.09.01 17:29:55)
	(_source(\../src/TEST.vhd\))
	(_parameters tan)
	(_code 131c1714154544041643554911151214171510151b)
	(_ent
		(_time 1725219909284)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 5(_ent (_in))))
				(_port(_int Clk -1 0 5(_ent (_in))))
				(_port(_int Pre -1 0 5(_ent (_in))))
				(_port(_int Clr -1 0 5(_ent (_in))))
				(_port(_int Q 0 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 10(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 5(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 7(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 7(_arch(_uni))))
		(_sig(_int Q 1 0 7(_arch(_uni))))
		(_sig(_int Clk -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 8(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 12(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 12(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 11(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725222625533 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725222625534 2024.09.01 17:30:25)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 88d8888686dfda9e8d8f9ed2df8e8c8e8e8e8e8e8c)
	(_ent
		(_time 1725219909247)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1725222625548 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1725222625549 2024.09.01 17:30:25)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 97c7c09891c1c78195938fc8ce91c4919690939194)
	(_ent
		(_time 1725219909278)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1412          1725222625554 Driver
(_unit VHDL(test_latch8 0 1(driver 0 3))
	(_version vf5)
	(_time 1725222625555 2024.09.01 17:30:25)
	(_source(\../src/TEST.vhd\))
	(_parameters tan)
	(_code 97c6979895c1c08092c7d1cd95919690939194919f)
	(_ent
		(_time 1725219909284)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 5(_ent (_in))))
				(_port(_int Clk -1 0 5(_ent (_in))))
				(_port(_int Pre -1 0 5(_ent (_in))))
				(_port(_int Clr -1 0 5(_ent (_in))))
				(_port(_int Q 0 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 10(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 5(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 7(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 7(_arch(_uni))))
		(_sig(_int Q 1 0 7(_arch(_uni))))
		(_sig(_int Clk -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 8(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 12(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 12(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 11(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000053 55 1432          1726168276080 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1726168276081 2024.09.12 16:11:16)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 535d06505604014556544509045557555555555557)
	(_ent
		(_time 1725219909247)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1726168276143 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1726168276144 2024.09.12 16:11:16)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 919f939e91c7c187939589cec897c2979096959792)
	(_ent
		(_time 1725219909278)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000053 55 1432          1726168346068 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1726168346069 2024.09.12 16:12:26)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code b3bce5e7b6e4e1a5b6b4a5e9e4b5b7b5b5b5b5b5b7)
	(_ent
		(_time 1725219909247)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1726168346084 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1726168346085 2024.09.12 16:12:26)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code c3ccc296c19593d5c1c7db9c9ac590c5c2c4c7c5c0)
	(_ent
		(_time 1725219909278)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000053 55 1432          1726168355785 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1726168355786 2024.09.12 16:12:35)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code aaffaffdfdfdf8bcafadbcf0fdacaeacacacacacae)
	(_ent
		(_time 1725219909247)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1726168355802 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1726168355803 2024.09.12 16:12:35)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code b9ecebedb1efe9afbbbda1e6e0bfeabfb8bebdbfba)
	(_ent
		(_time 1725219909278)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1412          1726168355808 Driver
(_unit VHDL(test_latch8 0 1(driver 0 3))
	(_version vf5)
	(_time 1726168355809 2024.09.12 16:12:35)
	(_source(\../src/TEST.vhd\))
	(_parameters tan)
	(_code b9edbcedb5efeeaebce9ffe3bbbfb8bebdbfbabfb1)
	(_ent
		(_time 1725219909284)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 5(_ent (_in))))
				(_port(_int Clk -1 0 5(_ent (_in))))
				(_port(_int Pre -1 0 5(_ent (_in))))
				(_port(_int Clr -1 0 5(_ent (_in))))
				(_port(_int Q 0 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 10(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 5(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 7(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 7(_arch(_uni))))
		(_sig(_int Q 1 0 7(_arch(_uni))))
		(_sig(_int Clk -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 8(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 12(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 12(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 11(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000053 55 1432          1726169983140 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1726169983141 2024.09.12 16:39:43)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 1c131e1b494b4e0a191b0a464b1a181a1a1a1a1a18)
	(_ent
		(_time 1725219909247)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1726169983161 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1726169983162 2024.09.12 16:39:43)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 3b346e3e686d6b2d393f2364623d683d3a3c3f3d38)
	(_ent
		(_time 1725219909278)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000053 55 1432          1726170078728 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1726170078729 2024.09.12 16:41:18)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 8583d38b86d2d793808293dfd28381838383838381)
	(_ent
		(_time 1725219909247)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1726170078743 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1726170078744 2024.09.12 16:41:18)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 9593949a91c3c58397918dcacc93c6939492919396)
	(_ent
		(_time 1725219909278)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1412          1726170078749 Driver
(_unit VHDL(test_latch8 0 1(driver 0 3))
	(_version vf5)
	(_time 1726170078750 2024.09.12 16:41:18)
	(_source(\../src/TEST.vhd\))
	(_parameters tan)
	(_code 9592c39a95c3c28290c5d3cf97939492919396939d)
	(_ent
		(_time 1725219909284)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 5(_ent (_in))))
				(_port(_int Clk -1 0 5(_ent (_in))))
				(_port(_int Pre -1 0 5(_ent (_in))))
				(_port(_int Clr -1 0 5(_ent (_in))))
				(_port(_int Q 0 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 10(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 5(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 7(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 7(_arch(_uni))))
		(_sig(_int Q 1 0 7(_arch(_uni))))
		(_sig(_int Clk -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 8(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 12(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 12(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 11(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1412          1726170100091 Driver
(_unit VHDL(test_latch8 0 1(driver 0 3))
	(_version vf5)
	(_time 1726170100092 2024.09.12 16:41:40)
	(_source(\../src/TEST.vhd\))
	(_parameters tan)
	(_code f5f7a4a5f5a3a2e2f0a5b3aff7f3f4f2f1f3f6f3fd)
	(_ent
		(_time 1725219909284)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 5(_ent (_in))))
				(_port(_int Clk -1 0 5(_ent (_in))))
				(_port(_int Pre -1 0 5(_ent (_in))))
				(_port(_int Clr -1 0 5(_ent (_in))))
				(_port(_int Q 0 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 10(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 5(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 7(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 7(_arch(_uni))))
		(_sig(_int Q 1 0 7(_arch(_uni))))
		(_sig(_int Clk -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 8(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 12(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 12(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 11(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000053 55 1432          1726170197911 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1726170197912 2024.09.12 16:43:17)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 095b590f065e5b1f0c0e1f535e0f0d0f0f0f0f0f0d)
	(_ent
		(_time 1725219909247)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1726170197926 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1726170197927 2024.09.12 16:43:17)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 194b1e1e114f490f1b1d0146401f4a1f181e1d1f1a)
	(_ent
		(_time 1725219909278)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000053 55 1432          1726170210811 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1726170210812 2024.09.12 16:43:30)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 74722675762326627173622e237270727272727270)
	(_ent
		(_time 1725219909247)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1726170210826 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1726170210827 2024.09.12 16:43:30)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 747271757122246276706c2b2d7227727573707277)
	(_ent
		(_time 1725219909278)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1412          1726170210832 Driver
(_unit VHDL(test_latch8 0 1(driver 0 3))
	(_version vf5)
	(_time 1726170210833 2024.09.12 16:43:30)
	(_source(\../src/TEST.vhd\))
	(_parameters tan)
	(_code 8384d18d85d5d49486d3c5d981858284878580858b)
	(_ent
		(_time 1725219909284)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 5(_ent (_in))))
				(_port(_int Clk -1 0 5(_ent (_in))))
				(_port(_int Pre -1 0 5(_ent (_in))))
				(_port(_int Clr -1 0 5(_ent (_in))))
				(_port(_int Q 0 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 10(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 5(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 7(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 7(_arch(_uni))))
		(_sig(_int Q 1 0 7(_arch(_uni))))
		(_sig(_int Clk -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 8(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 12(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 12(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 11(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000053 55 1432          1726170897389 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1726170897390 2024.09.12 16:54:57)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 46484b44461114504341501c114042404040404042)
	(_ent
		(_time 1725219909247)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1726170897406 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1726170897407 2024.09.12 16:54:57)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 56580c555100064054524e090f5005505751525055)
	(_ent
		(_time 1725219909278)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1412          1726170897412 Driver
(_unit VHDL(test_latch8 0 1(driver 0 3))
	(_version vf5)
	(_time 1726170897413 2024.09.12 16:54:57)
	(_source(\../src/TEST.vhd\))
	(_parameters tan)
	(_code 56595b55550001415306100c54505751525055505e)
	(_ent
		(_time 1725219909284)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 5(_ent (_in))))
				(_port(_int Clk -1 0 5(_ent (_in))))
				(_port(_int Pre -1 0 5(_ent (_in))))
				(_port(_int Clr -1 0 5(_ent (_in))))
				(_port(_int Q 0 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 10(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 5(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 7(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 7(_arch(_uni))))
		(_sig(_int Q 1 0 7(_arch(_uni))))
		(_sig(_int Clk -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 8(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 12(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 12(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 11(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1412          1726171040863 Driver
(_unit VHDL(test_latch8 0 1(driver 0 3))
	(_version vf5)
	(_time 1726171040864 2024.09.12 16:57:20)
	(_source(\../src/TEST.vhd\))
	(_parameters tan)
	(_code b3e6bee7b5e5e4a4b6e3f5e9b1b5b2b4b7b5b0b5bb)
	(_ent
		(_time 1725219909284)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 5(_ent (_in))))
				(_port(_int Clk -1 0 5(_ent (_in))))
				(_port(_int Pre -1 0 5(_ent (_in))))
				(_port(_int Clr -1 0 5(_ent (_in))))
				(_port(_int Q 0 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 10(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 5(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 7(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 7(_arch(_uni))))
		(_sig(_int Q 1 0 7(_arch(_uni))))
		(_sig(_int Clk -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 8(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 12(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 12(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 11(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1412          1726171058441 Driver
(_unit VHDL(test_latch8 0 1(driver 0 3))
	(_version vf5)
	(_time 1726171058442 2024.09.12 16:57:38)
	(_source(\../src/TEST.vhd\))
	(_parameters tan)
	(_code 5d0c0c5e0c0b0a4a580d1b075f5b5c5a595b5e5b55)
	(_ent
		(_time 1725219909284)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 5(_ent (_in))))
				(_port(_int Clk -1 0 5(_ent (_in))))
				(_port(_int Pre -1 0 5(_ent (_in))))
				(_port(_int Clr -1 0 5(_ent (_in))))
				(_port(_int Q 0 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 10(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 5(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 7(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 7(_arch(_uni))))
		(_sig(_int Q 1 0 7(_arch(_uni))))
		(_sig(_int Clk -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 8(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 12(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 12(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 11(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1412          1726171253564 Driver
(_unit VHDL(test_latch8 0 1(driver 0 3))
	(_version vf5)
	(_time 1726171253565 2024.09.12 17:00:53)
	(_source(\../src/TEST.vhd\))
	(_parameters tan)
	(_code 92c39e9d95c4c58597c2d4c890949395969491949a)
	(_ent
		(_time 1725219909284)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 5(_ent (_in))))
				(_port(_int Clk -1 0 5(_ent (_in))))
				(_port(_int Pre -1 0 5(_ent (_in))))
				(_port(_int Clr -1 0 5(_ent (_in))))
				(_port(_int Q 0 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 10(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 5(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 7(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 7(_arch(_uni))))
		(_sig(_int Q 1 0 7(_arch(_uni))))
		(_sig(_int Clk -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 8(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 12(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 12(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 11(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1412          1726171280097 Driver
(_unit VHDL(test_latch8 0 1(driver 0 3))
	(_version vf5)
	(_time 1726171280098 2024.09.12 17:01:20)
	(_source(\../src/TEST.vhd\))
	(_parameters tan)
	(_code 36373233356061213366706c34303731323035303e)
	(_ent
		(_time 1725219909284)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 5(_ent (_in))))
				(_port(_int Clk -1 0 5(_ent (_in))))
				(_port(_int Pre -1 0 5(_ent (_in))))
				(_port(_int Clr -1 0 5(_ent (_in))))
				(_port(_int Q 0 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 10(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 5(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 7(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 7(_arch(_uni))))
		(_sig(_int Q 1 0 7(_arch(_uni))))
		(_sig(_int Clk -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 8(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 12(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 12(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 11(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
V 000053 55 1432          1726171363806 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1726171363807 2024.09.12 17:02:43)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 2d7a2e297f7a7f3b282a3b777a2b292b2b2b2b2b29)
	(_ent
		(_time 1725219909247)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
V 000051 55 2518          1726171363822 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1726171363823 2024.09.12 17:02:43)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 3c6b68396e6a6c2a3e382463653a6f3a3d3b383a3f)
	(_ent
		(_time 1725219909278)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
V 000047 55 1412          1726171372862 Driver
(_unit VHDL(test_latch8 0 1(driver 0 3))
	(_version vf5)
	(_time 1726171372863 2024.09.12 17:02:52)
	(_source(\../src/TEST.vhd\))
	(_parameters tan)
	(_code 84d0d18a85d2d39381d7c2de86828583808287828c)
	(_ent
		(_time 1725219909284)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 5(_ent (_in))))
				(_port(_int Clk -1 0 5(_ent (_in))))
				(_port(_int Pre -1 0 5(_ent (_in))))
				(_port(_int Clr -1 0 5(_ent (_in))))
				(_port(_int Q 0 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 10(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 5(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 7(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 7(_arch(_uni))))
		(_sig(_int Q 1 0 7(_arch(_uni))))
		(_sig(_int Clk -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 8(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 8(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 12(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 12(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 11(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
