
../repos/coreutils/gnulib-tests/bench-sha256:     file format elf32-littlearm


Disassembly of section .init:

0001043c <.init>:
   1043c:	push	{r3, lr}
   10440:	bl	1052c <abort@plt+0x4c>
   10444:	pop	{r3, pc}

Disassembly of section .plt:

00010448 <strtol@plt-0x14>:
   10448:	push	{lr}		; (str lr, [sp, #-4]!)
   1044c:	ldr	lr, [pc, #4]	; 10458 <strtol@plt-0x4>
   10450:	add	lr, pc, lr
   10454:	ldr	pc, [lr, #8]!
   10458:	andeq	r3, r1, r8, lsr #23

0001045c <strtol@plt>:
   1045c:	add	ip, pc, #0, 12
   10460:	add	ip, ip, #77824	; 0x13000
   10464:	ldr	pc, [ip, #2984]!	; 0xba8

00010468 <memcpy@plt>:
   10468:	add	ip, pc, #0, 12
   1046c:	add	ip, ip, #77824	; 0x13000
   10470:	ldr	pc, [ip, #2976]!	; 0xba0

00010474 <gettimeofday@plt>:
   10474:	add	ip, pc, #0, 12
   10478:	add	ip, ip, #77824	; 0x13000
   1047c:	ldr	pc, [ip, #2968]!	; 0xb98

00010480 <malloc@plt>:
   10480:	add	ip, pc, #0, 12
   10484:	add	ip, ip, #77824	; 0x13000
   10488:	ldr	pc, [ip, #2960]!	; 0xb90

0001048c <__libc_start_main@plt>:
   1048c:	add	ip, pc, #0, 12
   10490:	add	ip, ip, #77824	; 0x13000
   10494:	ldr	pc, [ip, #2952]!	; 0xb88

00010498 <__gmon_start__@plt>:
   10498:	add	ip, pc, #0, 12
   1049c:	add	ip, ip, #77824	; 0x13000
   104a0:	ldr	pc, [ip, #2944]!	; 0xb80

000104a4 <exit@plt>:
   104a4:	add	ip, pc, #0, 12
   104a8:	add	ip, ip, #77824	; 0x13000
   104ac:	ldr	pc, [ip, #2936]!	; 0xb78

000104b0 <__errno_location@plt>:
   104b0:	add	ip, pc, #0, 12
   104b4:	add	ip, ip, #77824	; 0x13000
   104b8:	ldr	pc, [ip, #2928]!	; 0xb70

000104bc <__printf_chk@plt>:
   104bc:	add	ip, pc, #0, 12
   104c0:	add	ip, ip, #77824	; 0x13000
   104c4:	ldr	pc, [ip, #2920]!	; 0xb68

000104c8 <__fprintf_chk@plt>:
   104c8:	add	ip, pc, #0, 12
   104cc:	add	ip, ip, #77824	; 0x13000
   104d0:	ldr	pc, [ip, #2912]!	; 0xb60

000104d4 <getrusage@plt>:
   104d4:	add	ip, pc, #0, 12
   104d8:	add	ip, ip, #77824	; 0x13000
   104dc:	ldr	pc, [ip, #2904]!	; 0xb58

000104e0 <abort@plt>:
   104e0:	add	ip, pc, #0, 12
   104e4:	add	ip, ip, #77824	; 0x13000
   104e8:	ldr	pc, [ip, #2896]!	; 0xb50

Disassembly of section .text:

000104f0 <.text>:
   104f0:	mov	fp, #0
   104f4:	mov	lr, #0
   104f8:	pop	{r1}		; (ldr r1, [sp], #4)
   104fc:	mov	r2, sp
   10500:	push	{r2}		; (str r2, [sp, #-4]!)
   10504:	push	{r0}		; (str r0, [sp, #-4]!)
   10508:	ldr	ip, [pc, #16]	; 10520 <abort@plt+0x40>
   1050c:	push	{ip}		; (str ip, [sp, #-4]!)
   10510:	ldr	r0, [pc, #12]	; 10524 <abort@plt+0x44>
   10514:	ldr	r3, [pc, #12]	; 10528 <abort@plt+0x48>
   10518:	bl	1048c <__libc_start_main@plt>
   1051c:	bl	104e0 <abort@plt>
   10520:	andeq	r2, r1, ip, asr pc
   10524:	andeq	r0, r1, r8, lsl r6
   10528:	strdeq	r2, [r1], -ip
   1052c:	ldr	r3, [pc, #20]	; 10548 <abort@plt+0x68>
   10530:	ldr	r2, [pc, #20]	; 1054c <abort@plt+0x6c>
   10534:	add	r3, pc, r3
   10538:	ldr	r2, [r3, r2]
   1053c:	cmp	r2, #0
   10540:	bxeq	lr
   10544:	b	10498 <__gmon_start__@plt>
   10548:	andeq	r3, r1, r4, asr #21
   1054c:	andeq	r0, r0, ip, lsr r0
   10550:	ldr	r3, [pc, #28]	; 10574 <abort@plt+0x94>
   10554:	ldr	r0, [pc, #28]	; 10578 <abort@plt+0x98>
   10558:	sub	r3, r3, r0
   1055c:	cmp	r3, #6
   10560:	bxls	lr
   10564:	ldr	r3, [pc, #16]	; 1057c <abort@plt+0x9c>
   10568:	cmp	r3, #0
   1056c:	bxeq	lr
   10570:	bx	r3
   10574:	andeq	r4, r2, fp, asr #32
   10578:	andeq	r4, r2, r8, asr #32
   1057c:	andeq	r0, r0, r0
   10580:	ldr	r1, [pc, #36]	; 105ac <abort@plt+0xcc>
   10584:	ldr	r0, [pc, #36]	; 105b0 <abort@plt+0xd0>
   10588:	sub	r1, r1, r0
   1058c:	asr	r1, r1, #2
   10590:	add	r1, r1, r1, lsr #31
   10594:	asrs	r1, r1, #1
   10598:	bxeq	lr
   1059c:	ldr	r3, [pc, #16]	; 105b4 <abort@plt+0xd4>
   105a0:	cmp	r3, #0
   105a4:	bxeq	lr
   105a8:	bx	r3
   105ac:	andeq	r4, r2, r8, asr #32
   105b0:	andeq	r4, r2, r8, asr #32
   105b4:	andeq	r0, r0, r0
   105b8:	push	{r4, lr}
   105bc:	ldr	r4, [pc, #24]	; 105dc <abort@plt+0xfc>
   105c0:	ldrb	r3, [r4]
   105c4:	cmp	r3, #0
   105c8:	popne	{r4, pc}
   105cc:	bl	10550 <abort@plt+0x70>
   105d0:	mov	r3, #1
   105d4:	strb	r3, [r4]
   105d8:	pop	{r4, pc}
   105dc:	andeq	r4, r2, ip, asr #32
   105e0:	ldr	r0, [pc, #40]	; 10610 <abort@plt+0x130>
   105e4:	ldr	r3, [r0]
   105e8:	cmp	r3, #0
   105ec:	bne	105f4 <abort@plt+0x114>
   105f0:	b	10580 <abort@plt+0xa0>
   105f4:	ldr	r3, [pc, #24]	; 10614 <abort@plt+0x134>
   105f8:	cmp	r3, #0
   105fc:	beq	105f0 <abort@plt+0x110>
   10600:	push	{r4, lr}
   10604:	blx	r3
   10608:	pop	{r4, lr}
   1060c:	b	10580 <abort@plt+0xa0>
   10610:	andeq	r3, r2, r4, lsl pc
   10614:	andeq	r0, r0, r0
   10618:	push	{r4, r5, r6, r7, r8, r9, lr}
   1061c:	vpush	{d8}
   10620:	sub	sp, sp, #124	; 0x7c
   10624:	mov	r7, r1
   10628:	cmp	r0, #3
   1062c:	bne	1081c <abort@plt+0x33c>
   10630:	mov	r2, #10
   10634:	mov	r1, #0
   10638:	ldr	r0, [r7, #4]
   1063c:	bl	1045c <strtol@plt>
   10640:	mov	r4, r0
   10644:	mov	r2, #10
   10648:	mov	r1, #0
   1064c:	ldr	r0, [r7, #8]
   10650:	bl	1045c <strtol@plt>
   10654:	mov	r5, r0
   10658:	mov	r0, r4
   1065c:	bl	12ecc <abort@plt+0x29ec>
   10660:	subs	r6, r0, #0
   10664:	beq	1083c <abort@plt+0x35c>
   10668:	cmp	r4, #0
   1066c:	beq	106d8 <abort@plt+0x1f8>
   10670:	mov	r1, r6
   10674:	mov	r2, #0
   10678:	ldr	lr, [pc, #488]	; 10868 <abort@plt+0x388>
   1067c:	ldr	ip, [pc, #488]	; 1086c <abort@plt+0x38c>
   10680:	mov	r0, #101	; 0x65
   10684:	sub	r7, r2, #1
   10688:	sub	r3, r2, #5
   1068c:	mul	r3, r3, r7
   10690:	mul	r7, r2, r3
   10694:	umull	r8, r3, lr, r2
   10698:	lsr	r3, r3, #6
   1069c:	rsb	r8, r3, r3, lsl #5
   106a0:	add	r8, r3, r8, lsl #3
   106a4:	add	r8, r3, r8, lsl #1
   106a8:	umull	r9, r3, ip, r2
   106ac:	sub	r9, r2, r3
   106b0:	add	r3, r3, r9, lsr #1
   106b4:	lsr	r3, r3, #6
   106b8:	mul	r3, r0, r3
   106bc:	rsb	r8, r8, r2, lsl #1
   106c0:	sub	r3, r8, r3
   106c4:	add	r3, r3, r7, lsr #6
   106c8:	strb	r3, [r1], #1
   106cc:	add	r2, r2, #1
   106d0:	cmp	r4, r2
   106d4:	bne	10684 <abort@plt+0x1a4>
   106d8:	add	r7, sp, #12
   106dc:	mov	r1, r7
   106e0:	mov	r0, #0
   106e4:	bl	104d4 <getrusage@plt>
   106e8:	add	r3, sp, #92	; 0x5c
   106ec:	ldm	r7, {r0, r1}
   106f0:	stm	r3, {r0, r1}
   106f4:	add	r3, sp, #100	; 0x64
   106f8:	add	r2, sp, #20
   106fc:	ldm	r2, {r0, r1}
   10700:	stm	r3, {r0, r1}
   10704:	mov	r1, #0
   10708:	add	r0, sp, #84	; 0x54
   1070c:	bl	10474 <gettimeofday@plt>
   10710:	cmp	r5, #0
   10714:	ble	10738 <abort@plt+0x258>
   10718:	mov	r7, #0
   1071c:	add	r2, sp, #12
   10720:	mov	r1, r4
   10724:	mov	r0, r6
   10728:	bl	12e4c <abort@plt+0x296c>
   1072c:	add	r7, r7, #1
   10730:	cmp	r7, r5
   10734:	bne	1071c <abort@plt+0x23c>
   10738:	mov	r1, #0
   1073c:	add	r0, sp, #4
   10740:	bl	10474 <gettimeofday@plt>
   10744:	add	r1, sp, #12
   10748:	mov	r0, #0
   1074c:	bl	104d4 <getrusage@plt>
   10750:	ldr	r2, [sp, #84]	; 0x54
   10754:	ldr	r3, [sp, #4]
   10758:	sub	r3, r3, r2
   1075c:	ldr	r0, [pc, #268]	; 10870 <abort@plt+0x390>
   10760:	ldr	r2, [sp, #8]
   10764:	mla	r3, r0, r3, r2
   10768:	ldr	r2, [sp, #88]	; 0x58
   1076c:	sub	r3, r3, r2
   10770:	str	r3, [sp, #108]	; 0x6c
   10774:	ldr	r2, [sp, #92]	; 0x5c
   10778:	ldr	r1, [sp, #12]
   1077c:	sub	r1, r1, r2
   10780:	ldr	r2, [sp, #16]
   10784:	mla	r1, r0, r1, r2
   10788:	ldr	r2, [sp, #96]	; 0x60
   1078c:	sub	r1, r1, r2
   10790:	str	r1, [sp, #112]	; 0x70
   10794:	ldr	r1, [sp, #100]	; 0x64
   10798:	ldr	r2, [sp, #20]
   1079c:	sub	r2, r2, r1
   107a0:	ldr	r1, [sp, #24]
   107a4:	mla	r2, r0, r2, r1
   107a8:	ldr	r1, [sp, #104]	; 0x68
   107ac:	sub	r2, r2, r1
   107b0:	str	r2, [sp, #116]	; 0x74
   107b4:	vmov	s15, r3
   107b8:	vcvt.f64.s32	d7, s15
   107bc:	vldr	d8, [pc, #156]	; 10860 <abort@plt+0x380>
   107c0:	vdiv.f64	d6, d7, d8
   107c4:	vmov	r2, r3, d6
   107c8:	ldr	r1, [pc, #164]	; 10874 <abort@plt+0x394>
   107cc:	mov	r0, #1
   107d0:	bl	104bc <__printf_chk@plt>
   107d4:	vldr	s15, [sp, #112]	; 0x70
   107d8:	vcvt.f64.s32	d7, s15
   107dc:	vdiv.f64	d6, d7, d8
   107e0:	vmov	r2, r3, d6
   107e4:	ldr	r1, [pc, #140]	; 10878 <abort@plt+0x398>
   107e8:	mov	r0, #1
   107ec:	bl	104bc <__printf_chk@plt>
   107f0:	vldr	s15, [sp, #116]	; 0x74
   107f4:	vcvt.f64.s32	d7, s15
   107f8:	vdiv.f64	d6, d7, d8
   107fc:	vmov	r2, r3, d6
   10800:	ldr	r1, [pc, #116]	; 1087c <abort@plt+0x39c>
   10804:	mov	r0, #1
   10808:	bl	104bc <__printf_chk@plt>
   1080c:	mov	r0, #0
   10810:	add	sp, sp, #124	; 0x7c
   10814:	vpop	{d8}
   10818:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1081c:	ldr	r3, [r1]
   10820:	ldr	r2, [pc, #88]	; 10880 <abort@plt+0x3a0>
   10824:	mov	r1, #1
   10828:	ldr	r0, [pc, #84]	; 10884 <abort@plt+0x3a4>
   1082c:	ldr	r0, [r0]
   10830:	bl	104c8 <__fprintf_chk@plt>
   10834:	mov	r0, #1
   10838:	bl	104a4 <exit@plt>
   1083c:	ldr	r3, [r7]
   10840:	ldr	r2, [pc, #64]	; 10888 <abort@plt+0x3a8>
   10844:	mov	r1, #1
   10848:	ldr	r0, [pc, #52]	; 10884 <abort@plt+0x3a4>
   1084c:	ldr	r0, [r0]
   10850:	bl	104c8 <__fprintf_chk@plt>
   10854:	mov	r0, #1
   10858:	b	10810 <abort@plt+0x330>
   1085c:	nop			; (mov r0, r0)
   10860:	andeq	r0, r0, r0
   10864:	smlawbmi	lr, r0, r4, r8
   10868:	sbcscs	r6, r5, r9, lsr fp
   1086c:	strbtmi	r8, [pc], #-1623	; 10874 <abort@plt+0x394>
   10870:	andeq	r4, pc, r0, asr #4
   10874:	andeq	r2, r1, r0, lsr #31
   10878:			; <UNDEFINED> instruction: 0x00012fb0
   1087c:			; <UNDEFINED> instruction: 0x00012fbc
   10880:	andeq	r2, r1, ip, ror #30
   10884:	andeq	r4, r2, r8, asr #32
   10888:	andeq	r2, r1, r8, lsl #31
   1088c:	ldr	r3, [pc, #76]	; 108e0 <abort@plt+0x400>
   10890:	str	r3, [r0]
   10894:	ldr	r3, [pc, #72]	; 108e4 <abort@plt+0x404>
   10898:	str	r3, [r0, #4]
   1089c:	ldr	r3, [pc, #68]	; 108e8 <abort@plt+0x408>
   108a0:	str	r3, [r0, #8]
   108a4:	ldr	r3, [pc, #64]	; 108ec <abort@plt+0x40c>
   108a8:	str	r3, [r0, #12]
   108ac:	ldr	r3, [pc, #60]	; 108f0 <abort@plt+0x410>
   108b0:	str	r3, [r0, #16]
   108b4:	ldr	r3, [pc, #56]	; 108f4 <abort@plt+0x414>
   108b8:	str	r3, [r0, #20]
   108bc:	ldr	r3, [pc, #52]	; 108f8 <abort@plt+0x418>
   108c0:	str	r3, [r0, #24]
   108c4:	ldr	r3, [pc, #48]	; 108fc <abort@plt+0x41c>
   108c8:	str	r3, [r0, #28]
   108cc:	mov	r3, #0
   108d0:	str	r3, [r0, #36]	; 0x24
   108d4:	str	r3, [r0, #32]
   108d8:	str	r3, [r0, #40]	; 0x28
   108dc:	bx	lr
   108e0:	bvs	28a284 <stderr@@GLIBC_2.4+0x26623c>
   108e4:	bllt	19fc300 <stderr@@GLIBC_2.4+0x19d82b8>
   108e8:	stclcc	3, cr15, [lr], #-456	; 0xfffffe38
   108ec:	strbge	pc, [pc, #-1338]	; 103ba <strtol@plt-0xa2>	; <UNPREDICTABLE>
   108f0:	tstpl	lr, pc, ror r2
   108f4:	blls	16ab2c <stderr@@GLIBC_2.4+0x146ae4>
   108f8:	svcne	0x0083d9ab
   108fc:	blpl	ff843d68 <stderr@@GLIBC_2.4+0xff81fd20>
   10900:	ldr	r3, [pc, #76]	; 10954 <abort@plt+0x474>
   10904:	str	r3, [r0]
   10908:	ldr	r3, [pc, #72]	; 10958 <abort@plt+0x478>
   1090c:	str	r3, [r0, #4]
   10910:	ldr	r3, [pc, #68]	; 1095c <abort@plt+0x47c>
   10914:	str	r3, [r0, #8]
   10918:	ldr	r3, [pc, #64]	; 10960 <abort@plt+0x480>
   1091c:	str	r3, [r0, #12]
   10920:	ldr	r3, [pc, #60]	; 10964 <abort@plt+0x484>
   10924:	str	r3, [r0, #16]
   10928:	ldr	r3, [pc, #56]	; 10968 <abort@plt+0x488>
   1092c:	str	r3, [r0, #20]
   10930:	ldr	r3, [pc, #52]	; 1096c <abort@plt+0x48c>
   10934:	str	r3, [r0, #24]
   10938:	ldr	r3, [pc, #48]	; 10970 <abort@plt+0x490>
   1093c:	str	r3, [r0, #28]
   10940:	mov	r3, #0
   10944:	str	r3, [r0, #36]	; 0x24
   10948:	str	r3, [r0, #32]
   1094c:	str	r3, [r0, #40]	; 0x28
   10950:	bx	lr
   10954:	ldrdgt	r9, [r5, -r8]
   10958:	ldrbtcc	sp, [ip], -r7, lsl #10
   1095c:	rsbscc	sp, r0, r7, lsl sp
   10960:			; <UNDEFINED> instruction: 0xf70e5939
   10964:			; <UNDEFINED> instruction: 0xffc00b31
   10968:	ldmdavs	r8, {r0, r4, r8, sl, ip}^
   1096c:	ldrbtvs	r8, [r9], #4007	; 0xfa7
   10970:	cdplt	15, 15, cr4, cr10, cr4, {5}
   10974:	push	{lr}		; (str lr, [sp, #-4]!)
   10978:	sub	r2, r0, #4
   1097c:	mov	ip, r1
   10980:	add	lr, r0, #28
   10984:	ldr	r3, [r2, #4]!
   10988:	rev	r3, r3
   1098c:	str	r3, [ip], #4
   10990:	cmp	r2, lr
   10994:	bne	10984 <abort@plt+0x4a4>
   10998:	mov	r0, r1
   1099c:	pop	{pc}		; (ldr pc, [sp], #4)
   109a0:	push	{lr}		; (str lr, [sp, #-4]!)
   109a4:	sub	r2, r0, #4
   109a8:	mov	ip, r1
   109ac:	add	lr, r0, #24
   109b0:	ldr	r3, [r2, #4]!
   109b4:	rev	r3, r3
   109b8:	str	r3, [ip], #4
   109bc:	cmp	r2, lr
   109c0:	bne	109b0 <abort@plt+0x4d0>
   109c4:	mov	r0, r1
   109c8:	pop	{pc}		; (ldr pc, [sp], #4)
   109cc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   109d0:	sub	sp, sp, #148	; 0x94
   109d4:	mov	r8, r2
   109d8:	str	r2, [sp, #76]	; 0x4c
   109dc:	bic	r3, r1, #3
   109e0:	add	r3, r0, r3
   109e4:	mov	sl, r3
   109e8:	str	r3, [sp, #72]	; 0x48
   109ec:	ldr	r3, [r2]
   109f0:	ldr	r2, [r2, #4]
   109f4:	ldr	fp, [r8, #8]
   109f8:	ldr	r9, [r8, #12]
   109fc:	ldr	ip, [r8, #16]
   10a00:	ldr	lr, [r8, #20]
   10a04:	ldr	r4, [r8, #24]
   10a08:	ldr	r6, [r8, #28]
   10a0c:	ldr	r5, [r8, #32]
   10a10:	add	r5, r1, r5
   10a14:	str	r5, [r8, #32]
   10a18:	ldr	r7, [r8, #36]	; 0x24
   10a1c:	cmp	r1, r5
   10a20:	movls	r1, r7
   10a24:	addhi	r1, r7, #1
   10a28:	str	r1, [r8, #36]	; 0x24
   10a2c:	cmp	r0, sl
   10a30:	bcs	12bcc <abort@plt+0x26ec>
   10a34:	str	r0, [sp, #68]	; 0x44
   10a38:	mov	r7, r3
   10a3c:	mov	r0, r9
   10a40:	mov	r3, r6
   10a44:	mov	r6, r4
   10a48:	mov	r4, r3
   10a4c:	ldr	r3, [sp, #68]	; 0x44
   10a50:	sub	r1, r3, #4
   10a54:	add	r5, sp, #80	; 0x50
   10a58:	add	r8, r3, #60	; 0x3c
   10a5c:	ldr	r3, [r1, #4]!
   10a60:	rev	r3, r3
   10a64:	str	r3, [r5], #4
   10a68:	cmp	r1, r8
   10a6c:	bne	10a5c <abort@plt+0x57c>
   10a70:	ldr	r3, [sp, #68]	; 0x44
   10a74:	add	r3, r3, #64	; 0x40
   10a78:	str	r3, [sp, #68]	; 0x44
   10a7c:	ror	r3, ip, #11
   10a80:	eor	r3, r3, ip, ror #6
   10a84:	eor	r3, r3, ip, ror #25
   10a88:	ldr	r1, [sp, #80]	; 0x50
   10a8c:	add	r1, r1, #1107296256	; 0x42000000
   10a90:	add	r1, r1, #9043968	; 0x8a0000
   10a94:	add	r1, r1, #12160	; 0x2f80
   10a98:	add	r1, r1, #24
   10a9c:	add	r4, r1, r4
   10aa0:	add	r3, r3, r4
   10aa4:	eor	r1, lr, r6
   10aa8:	and	r1, r1, ip
   10aac:	eor	r1, r1, r6
   10ab0:	add	r3, r3, r1
   10ab4:	add	r5, r3, r0
   10ab8:	ror	r0, r7, #13
   10abc:	eor	r0, r0, r7, ror #2
   10ac0:	eor	r0, r0, r7, ror #22
   10ac4:	orr	r1, r7, r2
   10ac8:	and	r1, r1, fp
   10acc:	and	r4, r7, r2
   10ad0:	orr	r1, r1, r4
   10ad4:	add	r0, r0, r1
   10ad8:	add	r0, r0, r3
   10adc:	ldr	sl, [sp, #84]	; 0x54
   10ae0:	eor	r1, ip, lr
   10ae4:	and	r1, r1, r5
   10ae8:	eor	r1, r1, lr
   10aec:	ldr	r3, [pc, #4088]	; 11aec <abort@plt+0x160c>
   10af0:	add	r3, sl, r3
   10af4:	add	r6, r3, r6
   10af8:	add	r1, r1, r6
   10afc:	ror	r3, r5, #11
   10b00:	eor	r3, r3, r5, ror #6
   10b04:	eor	r4, r3, r5, ror #25
   10b08:	add	r3, r1, r4
   10b0c:	add	r4, r3, fp
   10b10:	ror	r1, r0, #13
   10b14:	eor	r1, r1, r0, ror #2
   10b18:	eor	r1, r1, r0, ror #22
   10b1c:	orr	r6, r0, r7
   10b20:	and	r6, r6, r2
   10b24:	and	r8, r0, r7
   10b28:	orr	r6, r6, r8
   10b2c:	add	r1, r1, r6
   10b30:	add	r1, r1, r3
   10b34:	ldr	fp, [sp, #88]	; 0x58
   10b38:	eor	r6, r5, ip
   10b3c:	and	r6, r6, r4
   10b40:	eor	r6, r6, ip
   10b44:	ldr	r3, [pc, #4004]	; 11af0 <abort@plt+0x1610>
   10b48:	add	r3, fp, r3
   10b4c:	add	r3, r3, lr
   10b50:	add	r3, r6, r3
   10b54:	ror	lr, r4, #11
   10b58:	eor	lr, lr, r4, ror #6
   10b5c:	eor	lr, lr, r4, ror #25
   10b60:	add	r3, r3, lr
   10b64:	add	lr, r3, r2
   10b68:	ror	r2, r1, #13
   10b6c:	eor	r2, r2, r1, ror #2
   10b70:	eor	r2, r2, r1, ror #22
   10b74:	orr	r6, r0, r1
   10b78:	and	r6, r6, r7
   10b7c:	and	r8, r0, r1
   10b80:	orr	r6, r6, r8
   10b84:	add	r2, r2, r6
   10b88:	add	r2, r2, r3
   10b8c:	eor	r6, r5, r4
   10b90:	and	r6, r6, lr
   10b94:	eor	r6, r6, r5
   10b98:	ldr	r8, [sp, #92]	; 0x5c
   10b9c:	ldr	r3, [pc, #3920]	; 11af4 <abort@plt+0x1614>
   10ba0:	add	r3, r8, r3
   10ba4:	add	ip, r3, ip
   10ba8:	add	r3, r6, ip
   10bac:	ror	ip, lr, #11
   10bb0:	eor	ip, ip, lr, ror #6
   10bb4:	eor	r8, ip, lr, ror #25
   10bb8:	add	ip, r3, r8
   10bbc:	add	r7, ip, r7
   10bc0:	ror	r3, r2, #13
   10bc4:	eor	r3, r3, r2, ror #2
   10bc8:	eor	r3, r3, r2, ror #22
   10bcc:	orr	r6, r1, r2
   10bd0:	and	r6, r6, r0
   10bd4:	and	r8, r1, r2
   10bd8:	orr	r6, r6, r8
   10bdc:	add	r3, r3, r6
   10be0:	add	r3, r3, ip
   10be4:	eor	r6, r4, lr
   10be8:	and	r6, r6, r7
   10bec:	eor	r6, r6, r4
   10bf0:	ldr	ip, [sp, #96]	; 0x60
   10bf4:	add	ip, ip, #960495616	; 0x39400000
   10bf8:	add	ip, ip, #1490944	; 0x16c000
   10bfc:	add	ip, ip, #600	; 0x258
   10c00:	add	ip, ip, #3
   10c04:	add	r5, ip, r5
   10c08:	add	r5, r6, r5
   10c0c:	ror	ip, r7, #11
   10c10:	eor	ip, ip, r7, ror #6
   10c14:	eor	r8, ip, r7, ror #25
   10c18:	add	ip, r5, r8
   10c1c:	add	r0, r0, ip
   10c20:	ror	r5, r3, #13
   10c24:	eor	r5, r5, r3, ror #2
   10c28:	eor	r5, r5, r3, ror #22
   10c2c:	orr	r6, r2, r3
   10c30:	and	r6, r6, r1
   10c34:	and	r8, r2, r3
   10c38:	orr	r6, r6, r8
   10c3c:	add	r5, r5, r6
   10c40:	add	r5, r5, ip
   10c44:	eor	r6, lr, r7
   10c48:	and	r6, r6, r0
   10c4c:	eor	r6, r6, lr
   10c50:	ldr	ip, [sp, #100]	; 0x64
   10c54:	add	ip, ip, #1493172224	; 0x59000000
   10c58:	add	ip, ip, #15794176	; 0xf10000
   10c5c:	add	ip, ip, #4544	; 0x11c0
   10c60:	add	ip, ip, #49	; 0x31
   10c64:	add	r4, ip, r4
   10c68:	add	r4, r6, r4
   10c6c:	ror	ip, r0, #11
   10c70:	eor	ip, ip, r0, ror #6
   10c74:	eor	r8, ip, r0, ror #25
   10c78:	add	ip, r4, r8
   10c7c:	add	r1, r1, ip
   10c80:	ror	r4, r5, #13
   10c84:	eor	r4, r4, r5, ror #2
   10c88:	eor	r4, r4, r5, ror #22
   10c8c:	orr	r6, r3, r5
   10c90:	and	r6, r6, r2
   10c94:	and	r8, r3, r5
   10c98:	orr	r6, r6, r8
   10c9c:	add	r4, r4, r6
   10ca0:	add	r4, r4, ip
   10ca4:	eor	r6, r7, r0
   10ca8:	and	r6, r6, r1
   10cac:	eor	r6, r6, r7
   10cb0:	ldr	ip, [pc, #3648]	; 11af8 <abort@plt+0x1618>
   10cb4:	ldr	r8, [sp, #104]	; 0x68
   10cb8:	add	ip, r8, ip
   10cbc:	add	lr, ip, lr
   10cc0:	add	lr, r6, lr
   10cc4:	ror	ip, r1, #11
   10cc8:	eor	ip, ip, r1, ror #6
   10ccc:	eor	ip, ip, r1, ror #25
   10cd0:	add	ip, lr, ip
   10cd4:	add	r2, r2, ip
   10cd8:	ror	lr, r4, #13
   10cdc:	eor	lr, lr, r4, ror #2
   10ce0:	eor	lr, lr, r4, ror #22
   10ce4:	orr	r6, r5, r4
   10ce8:	and	r6, r6, r3
   10cec:	and	r8, r5, r4
   10cf0:	orr	r6, r6, r8
   10cf4:	add	lr, lr, r6
   10cf8:	add	lr, lr, ip
   10cfc:	eor	r6, r0, r1
   10d00:	and	r6, r6, r2
   10d04:	eor	r6, r6, r0
   10d08:	ldr	ip, [sp, #108]	; 0x6c
   10d0c:	add	ip, ip, #-1426063360	; 0xab000000
   10d10:	add	ip, ip, #1851392	; 0x1c4000
   10d14:	add	ip, ip, #7872	; 0x1ec0
   10d18:	add	ip, ip, #21
   10d1c:	add	ip, ip, r7
   10d20:	add	ip, r6, ip
   10d24:	ror	r6, r2, #11
   10d28:	eor	r6, r6, r2, ror #6
   10d2c:	eor	r8, r6, r2, ror #25
   10d30:	add	r6, ip, r8
   10d34:	add	r3, r3, r6
   10d38:	ror	ip, lr, #13
   10d3c:	eor	ip, ip, lr, ror #2
   10d40:	eor	ip, ip, lr, ror #22
   10d44:	orr	r7, r4, lr
   10d48:	and	r7, r7, r5
   10d4c:	and	r8, r4, lr
   10d50:	orr	r7, r7, r8
   10d54:	add	ip, ip, r7
   10d58:	add	ip, ip, r6
   10d5c:	eor	r7, r1, r2
   10d60:	and	r7, r7, r3
   10d64:	eor	r7, r7, r1
   10d68:	ldr	r6, [sp, #112]	; 0x70
   10d6c:	add	r6, r6, #-671088640	; 0xd8000000
   10d70:	add	r6, r6, #499712	; 0x7a000
   10d74:	add	r6, r6, #2704	; 0xa90
   10d78:	add	r6, r6, #8
   10d7c:	add	r0, r6, r0
   10d80:	add	r0, r7, r0
   10d84:	ror	r6, r3, #11
   10d88:	eor	r6, r6, r3, ror #6
   10d8c:	eor	r8, r6, r3, ror #25
   10d90:	add	r6, r0, r8
   10d94:	add	r5, r5, r6
   10d98:	ror	r0, ip, #13
   10d9c:	eor	r0, r0, ip, ror #2
   10da0:	eor	r0, r0, ip, ror #22
   10da4:	orr	r7, lr, ip
   10da8:	and	r7, r7, r4
   10dac:	and	r8, lr, ip
   10db0:	orr	r7, r7, r8
   10db4:	add	r0, r0, r7
   10db8:	add	r0, r0, r6
   10dbc:	eor	r7, r2, r3
   10dc0:	and	r7, r7, r5
   10dc4:	eor	r7, r7, r2
   10dc8:	ldr	r6, [sp, #116]	; 0x74
   10dcc:	add	r6, r6, #310378496	; 0x12800000
   10dd0:	add	r6, r6, #219136	; 0x35800
   10dd4:	add	r6, r6, #768	; 0x300
   10dd8:	add	r6, r6, #1
   10ddc:	add	r1, r6, r1
   10de0:	add	r1, r7, r1
   10de4:	ror	r6, r5, #11
   10de8:	eor	r6, r6, r5, ror #6
   10dec:	eor	r8, r6, r5, ror #25
   10df0:	add	r6, r1, r8
   10df4:	add	r4, r4, r6
   10df8:	ror	r1, r0, #13
   10dfc:	eor	r1, r1, r0, ror #2
   10e00:	eor	r1, r1, r0, ror #22
   10e04:	orr	r7, ip, r0
   10e08:	and	r7, r7, lr
   10e0c:	and	r8, ip, r0
   10e10:	orr	r7, r7, r8
   10e14:	add	r1, r1, r7
   10e18:	add	r1, r1, r6
   10e1c:	eor	r7, r3, r5
   10e20:	and	r7, r7, r4
   10e24:	eor	r7, r7, r3
   10e28:	ldr	r6, [sp, #120]	; 0x78
   10e2c:	add	r6, r6, #603979776	; 0x24000000
   10e30:	add	r6, r6, #3244032	; 0x318000
   10e34:	add	r6, r6, #1456	; 0x5b0
   10e38:	add	r6, r6, #14
   10e3c:	add	r2, r6, r2
   10e40:	add	r2, r7, r2
   10e44:	ror	r6, r4, #11
   10e48:	eor	r6, r6, r4, ror #6
   10e4c:	eor	r8, r6, r4, ror #25
   10e50:	add	r6, r2, r8
   10e54:	add	lr, lr, r6
   10e58:	ror	r2, r1, #13
   10e5c:	eor	r2, r2, r1, ror #2
   10e60:	eor	r2, r2, r1, ror #22
   10e64:	orr	r7, r0, r1
   10e68:	and	r7, r7, ip
   10e6c:	and	r8, r0, r1
   10e70:	orr	r7, r7, r8
   10e74:	add	r2, r2, r7
   10e78:	add	r2, r2, r6
   10e7c:	eor	r7, r5, r4
   10e80:	and	r7, r7, lr
   10e84:	eor	r7, r7, r5
   10e88:	ldr	r6, [sp, #124]	; 0x7c
   10e8c:	add	r6, r6, #1426063360	; 0x55000000
   10e90:	add	r6, r6, #815104	; 0xc7000
   10e94:	add	r6, r6, #3520	; 0xdc0
   10e98:	add	r6, r6, #3
   10e9c:	add	r3, r6, r3
   10ea0:	add	r3, r7, r3
   10ea4:	ror	r6, lr, #11
   10ea8:	eor	r6, r6, lr, ror #6
   10eac:	eor	r8, r6, lr, ror #25
   10eb0:	add	r6, r3, r8
   10eb4:	add	ip, ip, r6
   10eb8:	ror	r3, r2, #13
   10ebc:	eor	r3, r3, r2, ror #2
   10ec0:	eor	r3, r3, r2, ror #22
   10ec4:	orr	r7, r1, r2
   10ec8:	and	r7, r7, r0
   10ecc:	and	r8, r1, r2
   10ed0:	orr	r7, r7, r8
   10ed4:	add	r3, r3, r7
   10ed8:	add	r3, r3, r6
   10edc:	eor	r7, r4, lr
   10ee0:	and	r7, r7, ip
   10ee4:	eor	r7, r7, r4
   10ee8:	ldr	r6, [sp, #128]	; 0x80
   10eec:	add	r6, r6, #1912602624	; 0x72000000
   10ef0:	add	r6, r6, #12451840	; 0xbe0000
   10ef4:	add	r6, r6, #23808	; 0x5d00
   10ef8:	add	r6, r6, #116	; 0x74
   10efc:	add	r5, r6, r5
   10f00:	add	r7, r7, r5
   10f04:	ror	r5, ip, #11
   10f08:	eor	r5, r5, ip, ror #6
   10f0c:	eor	r8, r5, ip, ror #25
   10f10:	add	r5, r7, r8
   10f14:	add	r0, r0, r5
   10f18:	ror	r7, r3, #13
   10f1c:	eor	r7, r7, r3, ror #2
   10f20:	eor	r7, r7, r3, ror #22
   10f24:	orr	r6, r2, r3
   10f28:	and	r6, r6, r1
   10f2c:	and	r8, r2, r3
   10f30:	orr	r6, r6, r8
   10f34:	add	r7, r7, r6
   10f38:	add	r7, r7, r5
   10f3c:	eor	r6, lr, ip
   10f40:	and	r6, r6, r0
   10f44:	eor	r6, r6, lr
   10f48:	ldr	r5, [sp, #132]	; 0x84
   10f4c:	add	r5, r5, #-2147483648	; 0x80000000
   10f50:	add	r5, r5, #14548992	; 0xde0000
   10f54:	add	r5, r5, #45312	; 0xb100
   10f58:	add	r5, r5, #254	; 0xfe
   10f5c:	add	r4, r5, r4
   10f60:	add	r9, r6, r4
   10f64:	ror	r4, r0, #11
   10f68:	eor	r4, r4, r0, ror #6
   10f6c:	eor	r8, r4, r0, ror #25
   10f70:	add	r4, r9, r8
   10f74:	add	r1, r1, r4
   10f78:	ror	r9, r7, #13
   10f7c:	eor	r9, r9, r7, ror #2
   10f80:	eor	r9, r9, r7, ror #22
   10f84:	orr	r5, r3, r7
   10f88:	and	r5, r5, r2
   10f8c:	and	r6, r3, r7
   10f90:	orr	r5, r5, r6
   10f94:	add	r9, r9, r5
   10f98:	add	r9, r9, r4
   10f9c:	eor	r5, ip, r0
   10fa0:	and	r5, r5, r1
   10fa4:	eor	r5, r5, ip
   10fa8:	ldr	r4, [pc, #2892]	; 11afc <abort@plt+0x161c>
   10fac:	ldr	r6, [sp, #136]	; 0x88
   10fb0:	add	r4, r6, r4
   10fb4:	add	lr, r4, lr
   10fb8:	add	r8, r5, lr
   10fbc:	ror	lr, r1, #11
   10fc0:	eor	lr, lr, r1, ror #6
   10fc4:	eor	lr, lr, r1, ror #25
   10fc8:	add	lr, r8, lr
   10fcc:	add	r2, r2, lr
   10fd0:	ror	r8, r9, #13
   10fd4:	eor	r8, r8, r9, ror #2
   10fd8:	eor	r8, r8, r9, ror #22
   10fdc:	orr	r4, r7, r9
   10fe0:	and	r4, r4, r3
   10fe4:	and	r5, r7, r9
   10fe8:	orr	r4, r4, r5
   10fec:	add	r8, r8, r4
   10ff0:	add	r8, r8, lr
   10ff4:	eor	r4, r0, r1
   10ff8:	and	r4, r4, r2
   10ffc:	eor	r4, r4, r0
   11000:	ldr	lr, [pc, #2808]	; 11b00 <abort@plt+0x1620>
   11004:	ldr	r5, [sp, #140]	; 0x8c
   11008:	add	lr, r5, lr
   1100c:	add	ip, lr, ip
   11010:	add	lr, r4, ip
   11014:	ror	ip, r2, #11
   11018:	eor	ip, ip, r2, ror #6
   1101c:	eor	ip, ip, r2, ror #25
   11020:	add	ip, lr, ip
   11024:	add	r3, r3, ip
   11028:	ror	lr, r8, #13
   1102c:	eor	lr, lr, r8, ror #2
   11030:	eor	lr, lr, r8, ror #22
   11034:	orr	r4, r9, r8
   11038:	and	r4, r4, r7
   1103c:	and	r5, r9, r8
   11040:	orr	r4, r4, r5
   11044:	add	lr, lr, r4
   11048:	add	lr, lr, ip
   1104c:	mov	ip, r6
   11050:	ror	r6, r6, #19
   11054:	eor	r6, r6, ip, ror #17
   11058:	eor	r6, r6, ip, lsr #10
   1105c:	ldr	ip, [sp, #80]	; 0x50
   11060:	ldr	r4, [sp, #116]	; 0x74
   11064:	add	ip, ip, r4
   11068:	add	r6, r6, ip
   1106c:	ror	ip, sl, #18
   11070:	eor	ip, ip, sl, ror #7
   11074:	eor	ip, ip, sl, lsr #3
   11078:	add	r5, r6, ip
   1107c:	mov	r6, r5
   11080:	eor	r4, r1, r2
   11084:	and	r4, r4, r3
   11088:	eor	r4, r4, r1
   1108c:	ldr	ip, [pc, #2672]	; 11b04 <abort@plt+0x1624>
   11090:	add	ip, r5, ip
   11094:	add	r0, ip, r0
   11098:	add	ip, r4, r0
   1109c:	ror	r0, r3, #11
   110a0:	eor	r0, r0, r3, ror #6
   110a4:	eor	r0, r0, r3, ror #25
   110a8:	add	r0, ip, r0
   110ac:	add	r7, r7, r0
   110b0:	ror	ip, lr, #13
   110b4:	eor	ip, ip, lr, ror #2
   110b8:	eor	ip, ip, lr, ror #22
   110bc:	orr	r4, r8, lr
   110c0:	and	r4, r4, r9
   110c4:	and	r5, r8, lr
   110c8:	orr	r4, r4, r5
   110cc:	add	ip, ip, r4
   110d0:	add	ip, ip, r0
   110d4:	ldr	r0, [sp, #140]	; 0x8c
   110d8:	ror	r5, r0, #19
   110dc:	eor	r5, r5, r0, ror #17
   110e0:	eor	r5, r5, r0, lsr #10
   110e4:	ldr	r0, [sp, #120]	; 0x78
   110e8:	add	r0, sl, r0
   110ec:	add	r5, r5, r0
   110f0:	ror	r0, fp, #18
   110f4:	eor	r0, r0, fp, ror #7
   110f8:	eor	r0, r0, fp, lsr #3
   110fc:	add	r5, r5, r0
   11100:	eor	r4, r2, r3
   11104:	and	r4, r4, r7
   11108:	eor	r4, r4, r2
   1110c:	ldr	r0, [pc, #2548]	; 11b08 <abort@plt+0x1628>
   11110:	add	r0, r5, r0
   11114:	add	r1, r0, r1
   11118:	add	r0, r4, r1
   1111c:	ror	r1, r7, #11
   11120:	eor	r1, r1, r7, ror #6
   11124:	eor	r1, r1, r7, ror #25
   11128:	add	r1, r0, r1
   1112c:	add	r9, r9, r1
   11130:	ror	r0, ip, #13
   11134:	eor	r0, r0, ip, ror #2
   11138:	eor	r0, r0, ip, ror #22
   1113c:	orr	r4, lr, ip
   11140:	and	r4, r4, r8
   11144:	and	sl, lr, ip
   11148:	orr	r4, r4, sl
   1114c:	add	r0, r0, r4
   11150:	add	r0, r0, r1
   11154:	ror	r4, r6, #19
   11158:	eor	r4, r4, r6, ror #17
   1115c:	str	r6, [sp, #52]	; 0x34
   11160:	eor	sl, r4, r6, lsr #10
   11164:	ldr	r1, [sp, #92]	; 0x5c
   11168:	ror	r1, r1, #18
   1116c:	ldr	r4, [sp, #92]	; 0x5c
   11170:	eor	r1, r1, r4, ror #7
   11174:	eor	r1, r1, r4, lsr #3
   11178:	ldr	r4, [sp, #124]	; 0x7c
   1117c:	add	r4, fp, r4
   11180:	add	r4, r1, r4
   11184:	add	r4, r4, sl
   11188:	eor	sl, r3, r7
   1118c:	and	sl, sl, r9
   11190:	eor	sl, sl, r3
   11194:	ldr	r1, [pc, #2416]	; 11b0c <abort@plt+0x162c>
   11198:	add	r1, r4, r1
   1119c:	add	r2, r1, r2
   111a0:	add	r1, sl, r2
   111a4:	ror	r2, r9, #11
   111a8:	eor	r2, r2, r9, ror #6
   111ac:	eor	r2, r2, r9, ror #25
   111b0:	add	r2, r1, r2
   111b4:	add	r8, r8, r2
   111b8:	ror	r1, r0, #13
   111bc:	eor	r1, r1, r0, ror #2
   111c0:	eor	r1, r1, r0, ror #22
   111c4:	orr	sl, ip, r0
   111c8:	and	sl, sl, lr
   111cc:	and	fp, ip, r0
   111d0:	orr	sl, sl, fp
   111d4:	add	r1, r1, sl
   111d8:	add	r1, r1, r2
   111dc:	ror	fp, r5, #19
   111e0:	eor	fp, fp, r5, ror #17
   111e4:	eor	fp, fp, r5, lsr #10
   111e8:	ldr	r2, [sp, #96]	; 0x60
   111ec:	ror	r2, r2, #18
   111f0:	ldr	sl, [sp, #96]	; 0x60
   111f4:	eor	r2, r2, sl, ror #7
   111f8:	eor	r2, r2, sl, lsr #3
   111fc:	ldr	sl, [sp, #92]	; 0x5c
   11200:	ldr	r6, [sp, #128]	; 0x80
   11204:	add	sl, sl, r6
   11208:	add	r2, r2, sl
   1120c:	add	r2, r2, fp
   11210:	mov	fp, r2
   11214:	eor	sl, r7, r9
   11218:	and	sl, sl, r8
   1121c:	eor	sl, sl, r7
   11220:	ldr	r2, [pc, #2280]	; 11b10 <abort@plt+0x1630>
   11224:	str	fp, [sp, #4]
   11228:	add	r2, fp, r2
   1122c:	add	r3, r2, r3
   11230:	add	r3, sl, r3
   11234:	ror	r2, r8, #11
   11238:	eor	r2, r2, r8, ror #6
   1123c:	eor	r2, r2, r8, ror #25
   11240:	add	r2, r3, r2
   11244:	add	lr, lr, r2
   11248:	ror	r3, r1, #13
   1124c:	eor	r3, r3, r1, ror #2
   11250:	eor	r3, r3, r1, ror #22
   11254:	orr	sl, r0, r1
   11258:	and	sl, sl, ip
   1125c:	and	fp, r0, r1
   11260:	orr	sl, sl, fp
   11264:	add	r3, r3, sl
   11268:	add	r3, r3, r2
   1126c:	ror	fp, r4, #19
   11270:	eor	fp, fp, r4, ror #17
   11274:	eor	fp, fp, r4, lsr #10
   11278:	ldr	r2, [sp, #100]	; 0x64
   1127c:	ror	r2, r2, #18
   11280:	ldr	r6, [sp, #100]	; 0x64
   11284:	eor	r2, r2, r6, ror #7
   11288:	eor	r2, r2, r6, lsr #3
   1128c:	ldr	r6, [sp, #96]	; 0x60
   11290:	ldr	sl, [sp, #132]	; 0x84
   11294:	add	sl, r6, sl
   11298:	add	r2, r2, sl
   1129c:	add	r2, r2, fp
   112a0:	mov	fp, r2
   112a4:	eor	sl, r9, r8
   112a8:	and	sl, sl, lr
   112ac:	eor	sl, sl, r9
   112b0:	ldr	r2, [pc, #2140]	; 11b14 <abort@plt+0x1634>
   112b4:	str	fp, [sp, #8]
   112b8:	add	r2, fp, r2
   112bc:	add	r2, r2, r7
   112c0:	add	r2, sl, r2
   112c4:	ror	r7, lr, #11
   112c8:	eor	r7, r7, lr, ror #6
   112cc:	eor	r7, r7, lr, ror #25
   112d0:	add	r7, r2, r7
   112d4:	add	ip, ip, r7
   112d8:	ror	r2, r3, #13
   112dc:	eor	r2, r2, r3, ror #2
   112e0:	eor	r2, r2, r3, ror #22
   112e4:	orr	sl, r1, r3
   112e8:	and	sl, sl, r0
   112ec:	and	fp, r1, r3
   112f0:	orr	sl, sl, fp
   112f4:	add	r2, r2, sl
   112f8:	add	r2, r2, r7
   112fc:	ldr	r7, [sp, #4]
   11300:	ror	fp, r7, #19
   11304:	eor	fp, fp, r7, ror #17
   11308:	eor	fp, fp, r7, lsr #10
   1130c:	ldr	r6, [sp, #104]	; 0x68
   11310:	ror	r7, r6, #18
   11314:	eor	r7, r7, r6, ror #7
   11318:	eor	r7, r7, r6, lsr #3
   1131c:	ldr	r6, [sp, #100]	; 0x64
   11320:	ldr	sl, [sp, #136]	; 0x88
   11324:	add	sl, r6, sl
   11328:	add	r7, r7, sl
   1132c:	add	sl, r7, fp
   11330:	mov	fp, sl
   11334:	eor	sl, r8, lr
   11338:	and	sl, sl, ip
   1133c:	eor	sl, sl, r8
   11340:	ldr	r7, [pc, #2000]	; 11b18 <abort@plt+0x1638>
   11344:	str	fp, [sp, #12]
   11348:	add	r7, fp, r7
   1134c:	add	r7, r7, r9
   11350:	add	sl, sl, r7
   11354:	ror	r7, ip, #11
   11358:	eor	r7, r7, ip, ror #6
   1135c:	eor	r7, r7, ip, ror #25
   11360:	add	r7, sl, r7
   11364:	add	r0, r0, r7
   11368:	ror	sl, r2, #13
   1136c:	eor	sl, sl, r2, ror #2
   11370:	eor	sl, sl, r2, ror #22
   11374:	orr	r9, r3, r2
   11378:	and	r9, r9, r1
   1137c:	and	fp, r3, r2
   11380:	orr	r9, r9, fp
   11384:	add	sl, sl, r9
   11388:	add	sl, sl, r7
   1138c:	ldr	r9, [sp, #8]
   11390:	ror	fp, r9, #19
   11394:	eor	fp, fp, r9, ror #17
   11398:	eor	fp, fp, r9, lsr #10
   1139c:	ldr	r6, [sp, #108]	; 0x6c
   113a0:	ror	r7, r6, #18
   113a4:	eor	r7, r7, r6, ror #7
   113a8:	eor	r7, r7, r6, lsr #3
   113ac:	ldr	r6, [sp, #104]	; 0x68
   113b0:	ldr	r9, [sp, #140]	; 0x8c
   113b4:	add	r9, r6, r9
   113b8:	add	r7, r7, r9
   113bc:	add	r9, r7, fp
   113c0:	mov	fp, r9
   113c4:	eor	r9, lr, ip
   113c8:	and	r9, r9, r0
   113cc:	eor	r9, r9, lr
   113d0:	ldr	r7, [pc, #1860]	; 11b1c <abort@plt+0x163c>
   113d4:	str	fp, [sp, #16]
   113d8:	add	r7, fp, r7
   113dc:	add	r7, r7, r8
   113e0:	add	r9, r9, r7
   113e4:	ror	r7, r0, #11
   113e8:	eor	r7, r7, r0, ror #6
   113ec:	eor	r7, r7, r0, ror #25
   113f0:	add	r7, r9, r7
   113f4:	add	r1, r1, r7
   113f8:	ror	r9, sl, #13
   113fc:	eor	r9, r9, sl, ror #2
   11400:	eor	r9, r9, sl, ror #22
   11404:	orr	r8, r2, sl
   11408:	and	r8, r8, r3
   1140c:	and	fp, r2, sl
   11410:	orr	r8, r8, fp
   11414:	add	r9, r9, r8
   11418:	add	r9, r9, r7
   1141c:	ldr	fp, [sp, #12]
   11420:	ror	r8, fp, #19
   11424:	eor	r8, r8, fp, ror #17
   11428:	eor	r8, r8, fp, lsr #10
   1142c:	ldr	r6, [sp, #112]	; 0x70
   11430:	ror	r7, r6, #18
   11434:	eor	r7, r7, r6, ror #7
   11438:	eor	r7, r7, r6, lsr #3
   1143c:	ldr	r6, [sp, #108]	; 0x6c
   11440:	add	r7, r7, r6
   11444:	ldr	r6, [sp, #52]	; 0x34
   11448:	add	r7, r7, r6
   1144c:	add	r8, r8, r7
   11450:	mov	fp, r8
   11454:	eor	r8, ip, r0
   11458:	and	r8, r8, r1
   1145c:	eor	r8, r8, ip
   11460:	ldr	r7, [pc, #1720]	; 11b20 <abort@plt+0x1640>
   11464:	str	fp, [sp, #20]
   11468:	add	r7, fp, r7
   1146c:	add	lr, r7, lr
   11470:	add	r8, r8, lr
   11474:	ror	lr, r1, #11
   11478:	eor	lr, lr, r1, ror #6
   1147c:	eor	lr, lr, r1, ror #25
   11480:	add	lr, r8, lr
   11484:	add	r3, r3, lr
   11488:	ror	r8, r9, #13
   1148c:	eor	r8, r8, r9, ror #2
   11490:	eor	r8, r8, r9, ror #22
   11494:	orr	r7, sl, r9
   11498:	and	r7, r7, r2
   1149c:	and	fp, sl, r9
   114a0:	orr	r7, r7, fp
   114a4:	add	r8, r8, r7
   114a8:	add	r8, r8, lr
   114ac:	ldr	lr, [sp, #16]
   114b0:	ror	r7, lr, #19
   114b4:	eor	r7, r7, lr, ror #17
   114b8:	eor	r7, r7, lr, lsr #10
   114bc:	ldr	r6, [sp, #116]	; 0x74
   114c0:	ror	lr, r6, #18
   114c4:	eor	lr, lr, r6, ror #7
   114c8:	eor	lr, lr, r6, lsr #3
   114cc:	ldr	r6, [sp, #112]	; 0x70
   114d0:	add	lr, lr, r6
   114d4:	add	lr, lr, r5
   114d8:	add	lr, r7, lr
   114dc:	mov	fp, lr
   114e0:	eor	r7, r0, r1
   114e4:	and	r7, r7, r3
   114e8:	eor	r7, r7, r0
   114ec:	ldr	lr, [pc, #1584]	; 11b24 <abort@plt+0x1644>
   114f0:	str	fp, [sp, #24]
   114f4:	add	lr, fp, lr
   114f8:	add	ip, lr, ip
   114fc:	add	r7, r7, ip
   11500:	ror	ip, r3, #11
   11504:	eor	ip, ip, r3, ror #6
   11508:	eor	ip, ip, r3, ror #25
   1150c:	add	ip, r7, ip
   11510:	add	r2, r2, ip
   11514:	ror	r7, r8, #13
   11518:	eor	r7, r7, r8, ror #2
   1151c:	eor	r7, r7, r8, ror #22
   11520:	orr	lr, r9, r8
   11524:	and	lr, lr, sl
   11528:	and	fp, r9, r8
   1152c:	orr	lr, lr, fp
   11530:	add	r7, r7, lr
   11534:	add	r7, r7, ip
   11538:	ldr	ip, [sp, #20]
   1153c:	ror	lr, ip, #19
   11540:	eor	lr, lr, ip, ror #17
   11544:	eor	lr, lr, ip, lsr #10
   11548:	ldr	r6, [sp, #120]	; 0x78
   1154c:	ror	ip, r6, #18
   11550:	eor	ip, ip, r6, ror #7
   11554:	eor	ip, ip, r6, lsr #3
   11558:	ldr	r6, [sp, #116]	; 0x74
   1155c:	add	ip, ip, r6
   11560:	add	ip, ip, r4
   11564:	add	ip, lr, ip
   11568:	mov	fp, ip
   1156c:	eor	lr, r1, r3
   11570:	and	lr, lr, r2
   11574:	eor	lr, lr, r1
   11578:	ldr	ip, [pc, #1448]	; 11b28 <abort@plt+0x1648>
   1157c:	str	fp, [sp, #28]
   11580:	add	ip, fp, ip
   11584:	add	r0, ip, r0
   11588:	add	lr, lr, r0
   1158c:	ror	r0, r2, #11
   11590:	eor	r0, r0, r2, ror #6
   11594:	eor	r0, r0, r2, ror #25
   11598:	add	r0, lr, r0
   1159c:	add	sl, sl, r0
   115a0:	ror	lr, r7, #13
   115a4:	eor	lr, lr, r7, ror #2
   115a8:	eor	lr, lr, r7, ror #22
   115ac:	orr	ip, r8, r7
   115b0:	and	ip, ip, r9
   115b4:	and	fp, r8, r7
   115b8:	orr	ip, ip, fp
   115bc:	add	lr, lr, ip
   115c0:	add	lr, lr, r0
   115c4:	ldr	r0, [sp, #24]
   115c8:	ror	ip, r0, #19
   115cc:	eor	ip, ip, r0, ror #17
   115d0:	eor	ip, ip, r0, lsr #10
   115d4:	ldr	r6, [sp, #124]	; 0x7c
   115d8:	ror	r0, r6, #18
   115dc:	eor	r0, r0, r6, ror #7
   115e0:	eor	r0, r0, r6, lsr #3
   115e4:	ldr	r6, [sp, #120]	; 0x78
   115e8:	add	r0, r0, r6
   115ec:	ldr	fp, [sp, #4]
   115f0:	add	r0, r0, fp
   115f4:	add	r0, ip, r0
   115f8:	mov	fp, r0
   115fc:	eor	ip, r3, r2
   11600:	and	ip, ip, sl
   11604:	eor	ip, ip, r3
   11608:	ldr	r0, [pc, #1308]	; 11b2c <abort@plt+0x164c>
   1160c:	str	fp, [sp, #32]
   11610:	add	r0, fp, r0
   11614:	add	r1, r0, r1
   11618:	add	ip, ip, r1
   1161c:	ror	r1, sl, #11
   11620:	eor	r1, r1, sl, ror #6
   11624:	eor	r1, r1, sl, ror #25
   11628:	add	r1, ip, r1
   1162c:	add	r9, r9, r1
   11630:	ror	ip, lr, #13
   11634:	eor	ip, ip, lr, ror #2
   11638:	eor	ip, ip, lr, ror #22
   1163c:	orr	r0, r7, lr
   11640:	and	r0, r0, r8
   11644:	and	fp, r7, lr
   11648:	orr	r0, r0, fp
   1164c:	add	ip, ip, r0
   11650:	add	ip, ip, r1
   11654:	ldr	r1, [sp, #28]
   11658:	ror	r0, r1, #19
   1165c:	eor	r0, r0, r1, ror #17
   11660:	eor	r0, r0, r1, lsr #10
   11664:	ldr	r6, [sp, #128]	; 0x80
   11668:	ror	r1, r6, #18
   1166c:	eor	r1, r1, r6, ror #7
   11670:	eor	r1, r1, r6, lsr #3
   11674:	ldr	r6, [sp, #124]	; 0x7c
   11678:	add	r1, r1, r6
   1167c:	ldr	fp, [sp, #8]
   11680:	add	r1, r1, fp
   11684:	add	r1, r0, r1
   11688:	mov	fp, r1
   1168c:	eor	r0, r2, sl
   11690:	and	r0, r0, r9
   11694:	eor	r0, r0, r2
   11698:	ldr	r1, [pc, #1168]	; 11b30 <abort@plt+0x1650>
   1169c:	str	fp, [sp, #36]	; 0x24
   116a0:	add	r1, fp, r1
   116a4:	add	r3, r1, r3
   116a8:	add	r3, r0, r3
   116ac:	ror	r1, r9, #11
   116b0:	eor	r1, r1, r9, ror #6
   116b4:	eor	r1, r1, r9, ror #25
   116b8:	add	r1, r3, r1
   116bc:	add	r8, r8, r1
   116c0:	ror	r3, ip, #13
   116c4:	eor	r3, r3, ip, ror #2
   116c8:	eor	r3, r3, ip, ror #22
   116cc:	orr	r0, lr, ip
   116d0:	and	r0, r0, r7
   116d4:	and	fp, lr, ip
   116d8:	orr	r0, r0, fp
   116dc:	add	r3, r3, r0
   116e0:	add	r3, r3, r1
   116e4:	ldr	r1, [sp, #32]
   116e8:	ror	r0, r1, #19
   116ec:	eor	r0, r0, r1, ror #17
   116f0:	eor	r0, r0, r1, lsr #10
   116f4:	ldr	r6, [sp, #132]	; 0x84
   116f8:	ror	r1, r6, #18
   116fc:	eor	r1, r1, r6, ror #7
   11700:	eor	r1, r1, r6, lsr #3
   11704:	ldr	r6, [sp, #128]	; 0x80
   11708:	add	r1, r1, r6
   1170c:	ldr	fp, [sp, #12]
   11710:	add	r1, r1, fp
   11714:	add	r0, r0, r1
   11718:	mov	fp, r0
   1171c:	eor	r0, sl, r9
   11720:	and	r0, r0, r8
   11724:	eor	r0, r0, sl
   11728:	ldr	r1, [pc, #1028]	; 11b34 <abort@plt+0x1654>
   1172c:	str	fp, [sp, #40]	; 0x28
   11730:	add	r1, fp, r1
   11734:	add	r2, r1, r2
   11738:	add	r0, r0, r2
   1173c:	ror	r2, r8, #11
   11740:	eor	r2, r2, r8, ror #6
   11744:	eor	r2, r2, r8, ror #25
   11748:	add	r2, r0, r2
   1174c:	add	r7, r7, r2
   11750:	ror	r0, r3, #13
   11754:	eor	r0, r0, r3, ror #2
   11758:	eor	r0, r0, r3, ror #22
   1175c:	orr	r1, ip, r3
   11760:	and	r1, r1, lr
   11764:	and	fp, ip, r3
   11768:	orr	r1, r1, fp
   1176c:	add	r0, r0, r1
   11770:	add	r0, r0, r2
   11774:	ldr	r2, [sp, #36]	; 0x24
   11778:	ror	r1, r2, #19
   1177c:	eor	r1, r1, r2, ror #17
   11780:	eor	r1, r1, r2, lsr #10
   11784:	ldr	r6, [sp, #136]	; 0x88
   11788:	ror	r2, r6, #18
   1178c:	eor	r2, r2, r6, ror #7
   11790:	eor	r2, r2, r6, lsr #3
   11794:	ldr	r6, [sp, #132]	; 0x84
   11798:	add	r2, r2, r6
   1179c:	ldr	fp, [sp, #16]
   117a0:	add	r2, r2, fp
   117a4:	add	r2, r1, r2
   117a8:	mov	fp, r2
   117ac:	eor	r1, r9, r8
   117b0:	and	r1, r1, r7
   117b4:	eor	r1, r1, r9
   117b8:	ldr	r2, [pc, #888]	; 11b38 <abort@plt+0x1658>
   117bc:	str	fp, [sp, #44]	; 0x2c
   117c0:	add	r2, fp, r2
   117c4:	add	r2, r2, sl
   117c8:	add	r1, r1, r2
   117cc:	ror	r2, r7, #11
   117d0:	eor	r2, r2, r7, ror #6
   117d4:	eor	r2, r2, r7, ror #25
   117d8:	add	r2, r1, r2
   117dc:	add	lr, lr, r2
   117e0:	ror	r1, r0, #13
   117e4:	eor	r1, r1, r0, ror #2
   117e8:	eor	r1, r1, r0, ror #22
   117ec:	orr	sl, r3, r0
   117f0:	and	sl, sl, ip
   117f4:	and	fp, r3, r0
   117f8:	orr	sl, sl, fp
   117fc:	add	r1, r1, sl
   11800:	add	r1, r1, r2
   11804:	ldr	r2, [sp, #40]	; 0x28
   11808:	ror	sl, r2, #19
   1180c:	eor	sl, sl, r2, ror #17
   11810:	eor	sl, sl, r2, lsr #10
   11814:	ldr	r6, [sp, #140]	; 0x8c
   11818:	ror	r2, r6, #18
   1181c:	eor	r2, r2, r6, ror #7
   11820:	eor	r2, r2, r6, lsr #3
   11824:	ldr	r6, [sp, #136]	; 0x88
   11828:	add	r2, r2, r6
   1182c:	ldr	fp, [sp, #20]
   11830:	add	r2, r2, fp
   11834:	add	sl, sl, r2
   11838:	mov	fp, sl
   1183c:	eor	sl, r8, r7
   11840:	and	sl, sl, lr
   11844:	eor	sl, sl, r8
   11848:	ldr	r2, [pc, #748]	; 11b3c <abort@plt+0x165c>
   1184c:	str	fp, [sp, #48]	; 0x30
   11850:	add	r2, fp, r2
   11854:	add	r2, r2, r9
   11858:	add	sl, sl, r2
   1185c:	ror	r2, lr, #11
   11860:	eor	r2, r2, lr, ror #6
   11864:	eor	r2, r2, lr, ror #25
   11868:	add	sl, sl, r2
   1186c:	add	fp, ip, sl
   11870:	ror	r2, r1, #13
   11874:	eor	r2, r2, r1, ror #2
   11878:	eor	r2, r2, r1, ror #22
   1187c:	orr	ip, r0, r1
   11880:	and	ip, ip, r3
   11884:	and	r9, r0, r1
   11888:	orr	ip, ip, r9
   1188c:	add	r2, r2, ip
   11890:	add	r2, r2, sl
   11894:	ldr	ip, [sp, #44]	; 0x2c
   11898:	ror	sl, ip, #19
   1189c:	eor	sl, sl, ip, ror #17
   118a0:	eor	sl, sl, ip, lsr #10
   118a4:	ldr	r6, [sp, #52]	; 0x34
   118a8:	ror	ip, r6, #18
   118ac:	eor	ip, ip, r6, ror #7
   118b0:	eor	ip, ip, r6, lsr #3
   118b4:	ldr	r6, [sp, #140]	; 0x8c
   118b8:	add	ip, ip, r6
   118bc:	ldr	r9, [sp, #24]
   118c0:	add	ip, ip, r9
   118c4:	add	r9, sl, ip
   118c8:	eor	sl, r7, lr
   118cc:	and	sl, sl, fp
   118d0:	eor	sl, sl, r7
   118d4:	ldr	ip, [pc, #612]	; 11b40 <abort@plt+0x1660>
   118d8:	add	ip, r9, ip
   118dc:	add	r8, ip, r8
   118e0:	add	r8, sl, r8
   118e4:	ror	ip, fp, #11
   118e8:	eor	ip, ip, fp, ror #6
   118ec:	eor	ip, ip, fp, ror #25
   118f0:	add	r8, r8, ip
   118f4:	add	ip, r3, r8
   118f8:	ror	r3, r2, #13
   118fc:	eor	r3, r3, r2, ror #2
   11900:	eor	r3, r3, r2, ror #22
   11904:	orr	sl, r1, r2
   11908:	and	sl, sl, r0
   1190c:	and	r6, r1, r2
   11910:	orr	sl, sl, r6
   11914:	add	sl, r3, sl
   11918:	add	r8, sl, r8
   1191c:	ldr	r3, [sp, #48]	; 0x30
   11920:	ror	sl, r3, #19
   11924:	eor	sl, sl, r3, ror #17
   11928:	eor	sl, sl, r3, lsr #10
   1192c:	ror	r3, r5, #18
   11930:	eor	r3, r3, r5, ror #7
   11934:	eor	r3, r3, r5, lsr #3
   11938:	ldr	r6, [sp, #52]	; 0x34
   1193c:	add	r3, r3, r6
   11940:	ldr	r6, [sp, #28]
   11944:	add	r3, r3, r6
   11948:	add	sl, sl, r3
   1194c:	eor	r6, lr, fp
   11950:	and	r6, r6, ip
   11954:	eor	r6, r6, lr
   11958:	ldr	r3, [pc, #484]	; 11b44 <abort@plt+0x1664>
   1195c:	str	sl, [sp, #56]	; 0x38
   11960:	add	r3, sl, r3
   11964:	add	r3, r3, r7
   11968:	add	r3, r6, r3
   1196c:	ror	r6, ip, #11
   11970:	eor	r6, r6, ip, ror #6
   11974:	eor	r6, r6, ip, ror #25
   11978:	add	r3, r3, r6
   1197c:	add	r0, r0, r3
   11980:	ror	r6, r8, #13
   11984:	eor	r6, r6, r8, ror #2
   11988:	eor	r6, r6, r8, ror #22
   1198c:	orr	r7, r2, r8
   11990:	and	r7, r7, r1
   11994:	and	sl, r2, r8
   11998:	orr	r7, r7, sl
   1199c:	add	r6, r6, r7
   119a0:	add	r6, r6, r3
   119a4:	ror	r7, r9, #19
   119a8:	eor	r7, r7, r9, ror #17
   119ac:	eor	r7, r7, r9, lsr #10
   119b0:	ror	r3, r4, #18
   119b4:	eor	r3, r3, r4, ror #7
   119b8:	eor	r3, r3, r4, lsr #3
   119bc:	add	r3, r3, r5
   119c0:	ldr	sl, [sp, #32]
   119c4:	add	r3, r3, sl
   119c8:	add	sl, r7, r3
   119cc:	eor	r5, fp, ip
   119d0:	and	r5, r5, r0
   119d4:	eor	r5, r5, fp
   119d8:	ldr	r3, [pc, #360]	; 11b48 <abort@plt+0x1668>
   119dc:	add	r3, sl, r3
   119e0:	add	r3, r3, lr
   119e4:	add	r3, r5, r3
   119e8:	ror	lr, r0, #11
   119ec:	eor	lr, lr, r0, ror #6
   119f0:	eor	lr, lr, r0, ror #25
   119f4:	add	r3, r3, lr
   119f8:	add	r1, r1, r3
   119fc:	ror	lr, r6, #13
   11a00:	eor	lr, lr, r6, ror #2
   11a04:	eor	lr, lr, r6, ror #22
   11a08:	orr	r5, r8, r6
   11a0c:	and	r5, r5, r2
   11a10:	and	r7, r8, r6
   11a14:	orr	r5, r5, r7
   11a18:	add	lr, lr, r5
   11a1c:	add	lr, lr, r3
   11a20:	ldr	r3, [sp, #56]	; 0x38
   11a24:	ror	r5, r3, #19
   11a28:	eor	r5, r5, r3, ror #17
   11a2c:	eor	r5, r5, r3, lsr #10
   11a30:	ldr	r7, [sp, #4]
   11a34:	ror	r3, r7, #18
   11a38:	eor	r3, r3, r7, ror #7
   11a3c:	eor	r3, r3, r7, lsr #3
   11a40:	add	r3, r3, r4
   11a44:	ldr	r4, [sp, #36]	; 0x24
   11a48:	add	r3, r3, r4
   11a4c:	add	r4, r5, r3
   11a50:	mov	r5, r4
   11a54:	eor	r4, ip, r0
   11a58:	and	r4, r4, r1
   11a5c:	eor	r4, r4, ip
   11a60:	ldr	r3, [pc, #228]	; 11b4c <abort@plt+0x166c>
   11a64:	str	r5, [sp, #52]	; 0x34
   11a68:	add	r3, r5, r3
   11a6c:	add	r3, r3, fp
   11a70:	add	r3, r4, r3
   11a74:	ror	r4, r1, #11
   11a78:	eor	r4, r4, r1, ror #6
   11a7c:	eor	r4, r4, r1, ror #25
   11a80:	add	r3, r3, r4
   11a84:	add	r2, r2, r3
   11a88:	ror	r4, lr, #13
   11a8c:	eor	r4, r4, lr, ror #2
   11a90:	eor	r4, r4, lr, ror #22
   11a94:	orr	r5, r6, lr
   11a98:	and	r5, r5, r8
   11a9c:	and	r7, r6, lr
   11aa0:	orr	r5, r5, r7
   11aa4:	add	r4, r4, r5
   11aa8:	add	r4, r4, r3
   11aac:	ror	r5, sl, #19
   11ab0:	eor	r5, r5, sl, ror #17
   11ab4:	eor	r5, r5, sl, lsr #10
   11ab8:	ldr	fp, [sp, #8]
   11abc:	ror	r3, fp, #18
   11ac0:	eor	r3, r3, fp, ror #7
   11ac4:	eor	r3, r3, fp, lsr #3
   11ac8:	ldr	r7, [sp, #4]
   11acc:	add	r3, r3, r7
   11ad0:	ldr	r7, [sp, #40]	; 0x28
   11ad4:	add	r3, r3, r7
   11ad8:	add	r7, r5, r3
   11adc:	eor	r5, r0, r1
   11ae0:	and	r5, r5, r2
   11ae4:	eor	r5, r5, r0
   11ae8:	b	11bc4 <abort@plt+0x16e4>
   11aec:	teqvc	r7, r1	; <illegal shifter operand>
   11af0:	strblt	pc, [r0, #3023]	; 0xbcf	; <UNPREDICTABLE>
   11af4:	ldmib	r5!, {r0, r2, r5, r7, r8, r9, fp, ip, lr, pc}
   11af8:	eorsls	r8, pc, #164, 4	; 0x4000000a
   11afc:	blls	ff7135a0 <stderr@@GLIBC_2.4+0xff6ef558>
   11b00:	orrsgt	pc, fp, r4, ror r1	; <UNPREDICTABLE>
   11b04:	ldr	r6, [fp], #2497	; 0x9c1
   11b08:	svc	0x00be4786
   11b0c:	svceq	0x00c19dc6
   11b10:	strcs	sl, [ip], #-460	; 0xfffffe34
   11b14:	stclcs	12, cr2, [r9, #444]!	; 0x1bc
   11b18:	bmi	1d32dc8 <stderr@@GLIBC_2.4+0x1d0ed80>
   11b1c:			; <UNDEFINED> instruction: 0x5cb0a9dc
   11b20:	usatvc	r8, #25, sl, asr #17
   11b24:	ldmdals	lr!, {r1, r4, r6, r8, ip, lr}
   11b28:	ldmdage	r1!, {r0, r2, r3, r5, r6, r9, sl, lr, pc}
   11b2c:	andlt	r2, r3, r8, asr #15
   11b30:	svclt	0x00597fc7
   11b34:			; <UNDEFINED> instruction: 0xc6e00bf3
   11b38:	strle	r9, [r7, #327]!	; 0x147
   11b3c:			; <UNDEFINED> instruction: 0x06ca6351
   11b40:	strtne	r2, [r9], #-2407	; 0xfffff699
   11b44:	ldrcs	r0, [r7, r5, lsl #21]!
   11b48:	mrccs	1, 0, r2, cr11, cr8, {1}
   11b4c:	stcmi	13, cr6, [ip, #-1008]!	; 0xfffffc10
   11b50:	teqpl	r8, #1216	; 0x4c0
   11b54:	strvs	r7, [sl, #-852]	; 0xfffffcac
   11b58:			; <UNDEFINED> instruction: 0x766a0abb
   11b5c:	bichi	ip, r2, lr, lsr #18
   11b60:	rsbsls	r2, r2, #34048	; 0x8500
   11b64:	adcsge	lr, pc, #10551296	; 0xa10000
   11b68:	ldmdage	sl, {r0, r1, r3, r6, r9, sl, sp, lr}
   11b6c:	subgt	r8, fp, #112, 22	; 0x1c000
   11b70:	strbgt	r5, [ip, -r3, lsr #3]!
   11b74:	orrsle	lr, r2, r9, lsl r8
   11b78:	ldrle	r0, [r9], r4, lsr #12
   11b7c:	vst3.32	{d3,d5,d7}, [lr], r5
   11b80:	rsbne	sl, sl, r0, ror r0
   11b84:	stmibne	r4!, {r1, r2, r4, r8, lr, pc}
   11b88:	cdpne	12, 3, cr6, cr7, cr8, {0}
   11b8c:	strbcs	r7, [r8, -ip, asr #14]
   11b90:	ldrtcc	fp, [r0], #3253	; 0xcb5
   11b94:	ldmdbcc	ip, {r0, r1, r4, r5, r7, sl, fp}
   11b98:	vfnmami.f32	s21, s16, s20
   11b9c:	blpl	fe7444e0 <stderr@@GLIBC_2.4+0xfe720498>
   11ba0:	stmdavs	lr!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr}
   11ba4:	strvc	r8, [pc], #750	; 11bac <abort@plt+0x16cc>
   11ba8:	stmiavc	r5!, {r0, r1, r2, r3, r5, r6, r8, r9, sp, lr}
   11bac:	strbhi	r7, [r8], #2068	; 0x814
   11bb0:	sfmhi	f0, 2, [r7], {8}
   11bb4:	ldrshtls	pc, [lr], sl	; <UNPREDICTABLE>
   11bb8:	ldrbge	r6, [r0], #-3307	; 0xfffff315
   11bbc:	mrclt	3, 7, sl, cr9, cr7, {7}
   11bc0:			; <UNDEFINED> instruction: 0xc67178f2
   11bc4:	ldr	r3, [pc, #-124]	; 11b50 <abort@plt+0x1670>
   11bc8:	str	r7, [sp, #4]
   11bcc:	add	r3, r7, r3
   11bd0:	add	r3, r3, ip
   11bd4:	add	r3, r5, r3
   11bd8:	ror	ip, r2, #11
   11bdc:	eor	ip, ip, r2, ror #6
   11be0:	eor	ip, ip, r2, ror #25
   11be4:	add	r3, r3, ip
   11be8:	add	r8, r8, r3
   11bec:	ror	ip, r4, #13
   11bf0:	eor	ip, ip, r4, ror #2
   11bf4:	eor	ip, ip, r4, ror #22
   11bf8:	orr	r5, lr, r4
   11bfc:	and	r5, r5, r6
   11c00:	and	r7, lr, r4
   11c04:	orr	r5, r5, r7
   11c08:	add	ip, ip, r5
   11c0c:	add	ip, ip, r3
   11c10:	ldr	r5, [sp, #52]	; 0x34
   11c14:	ror	r3, r5, #19
   11c18:	eor	r3, r3, r5, ror #17
   11c1c:	eor	r3, r3, r5, lsr #10
   11c20:	ldr	r7, [sp, #12]
   11c24:	ror	fp, r7, #18
   11c28:	eor	fp, fp, r7, ror #7
   11c2c:	eor	fp, fp, r7, lsr #3
   11c30:	ldr	r5, [sp, #8]
   11c34:	add	fp, fp, r5
   11c38:	ldr	r5, [sp, #44]	; 0x2c
   11c3c:	add	fp, fp, r5
   11c40:	add	r7, r3, fp
   11c44:	eor	r5, r1, r2
   11c48:	and	r5, r5, r8
   11c4c:	eor	r5, r5, r1
   11c50:	ldr	r3, [pc, #-260]	; 11b54 <abort@plt+0x1674>
   11c54:	str	r7, [sp, #8]
   11c58:	add	r3, r7, r3
   11c5c:	add	r3, r3, r0
   11c60:	add	r3, r5, r3
   11c64:	ror	r0, r8, #11
   11c68:	eor	r0, r0, r8, ror #6
   11c6c:	eor	r0, r0, r8, ror #25
   11c70:	add	r3, r3, r0
   11c74:	add	r6, r6, r3
   11c78:	ror	r0, ip, #13
   11c7c:	eor	r0, r0, ip, ror #2
   11c80:	eor	r0, r0, ip, ror #22
   11c84:	orr	r5, r4, ip
   11c88:	and	r5, r5, lr
   11c8c:	and	r7, r4, ip
   11c90:	orr	r5, r5, r7
   11c94:	add	r0, r0, r5
   11c98:	add	r0, r0, r3
   11c9c:	ldr	r7, [sp, #4]
   11ca0:	ror	r3, r7, #19
   11ca4:	eor	r3, r3, r7, ror #17
   11ca8:	eor	r3, r3, r7, lsr #10
   11cac:	ldr	r5, [sp, #16]
   11cb0:	ror	r7, r5, #18
   11cb4:	eor	r7, r7, r5, ror #7
   11cb8:	eor	r7, r7, r5, lsr #3
   11cbc:	ldr	r5, [sp, #12]
   11cc0:	add	r7, r7, r5
   11cc4:	ldr	r5, [sp, #48]	; 0x30
   11cc8:	add	r7, r7, r5
   11ccc:	add	r3, r3, r7
   11cd0:	mov	fp, r3
   11cd4:	eor	r5, r2, r8
   11cd8:	and	r5, r5, r6
   11cdc:	eor	r5, r5, r2
   11ce0:	ldr	r3, [pc, #-400]	; 11b58 <abort@plt+0x1678>
   11ce4:	add	r3, fp, r3
   11ce8:	add	r3, r3, r1
   11cec:	add	r3, r5, r3
   11cf0:	ror	r1, r6, #11
   11cf4:	eor	r1, r1, r6, ror #6
   11cf8:	eor	r1, r1, r6, ror #25
   11cfc:	add	r3, r3, r1
   11d00:	add	lr, lr, r3
   11d04:	ror	r1, r0, #13
   11d08:	eor	r1, r1, r0, ror #2
   11d0c:	eor	r1, r1, r0, ror #22
   11d10:	orr	r5, ip, r0
   11d14:	and	r5, r5, r4
   11d18:	and	r7, ip, r0
   11d1c:	orr	r5, r5, r7
   11d20:	add	r1, r1, r5
   11d24:	add	r1, r1, r3
   11d28:	ldr	r5, [sp, #8]
   11d2c:	ror	r3, r5, #19
   11d30:	eor	r3, r3, r5, ror #17
   11d34:	eor	r3, r3, r5, lsr #10
   11d38:	ldr	r5, [sp, #20]
   11d3c:	ror	r7, r5, #18
   11d40:	eor	r7, r7, r5, ror #7
   11d44:	eor	r7, r7, r5, lsr #3
   11d48:	ldr	r5, [sp, #16]
   11d4c:	add	r7, r7, r5
   11d50:	add	r7, r7, r9
   11d54:	add	r3, r3, r7
   11d58:	mov	r7, r3
   11d5c:	eor	r5, r8, r6
   11d60:	and	r5, r5, lr
   11d64:	eor	r5, r5, r8
   11d68:	ldr	r3, [pc, #-532]	; 11b5c <abort@plt+0x167c>
   11d6c:	str	r7, [sp, #60]	; 0x3c
   11d70:	add	r3, r7, r3
   11d74:	add	r3, r3, r2
   11d78:	add	r3, r5, r3
   11d7c:	ror	r2, lr, #11
   11d80:	eor	r2, r2, lr, ror #6
   11d84:	eor	r2, r2, lr, ror #25
   11d88:	add	r3, r3, r2
   11d8c:	add	r4, r4, r3
   11d90:	ror	r2, r1, #13
   11d94:	eor	r2, r2, r1, ror #2
   11d98:	eor	r2, r2, r1, ror #22
   11d9c:	orr	r5, r0, r1
   11da0:	and	r5, r5, ip
   11da4:	and	r7, r0, r1
   11da8:	orr	r5, r5, r7
   11dac:	add	r2, r2, r5
   11db0:	add	r2, r2, r3
   11db4:	ror	r5, fp, #19
   11db8:	eor	r5, r5, fp, ror #17
   11dbc:	eor	r5, r5, fp, lsr #10
   11dc0:	ldr	r7, [sp, #24]
   11dc4:	ror	r3, r7, #18
   11dc8:	eor	r3, r3, r7, ror #7
   11dcc:	eor	r3, r3, r7, lsr #3
   11dd0:	ldr	r7, [sp, #20]
   11dd4:	add	r3, r3, r7
   11dd8:	ldr	r7, [sp, #56]	; 0x38
   11ddc:	add	r3, r3, r7
   11de0:	add	r3, r5, r3
   11de4:	mov	r7, r3
   11de8:	eor	r5, r6, lr
   11dec:	and	r5, r5, r4
   11df0:	eor	r5, r5, r6
   11df4:	ldr	r3, [pc, #-668]	; 11b60 <abort@plt+0x1680>
   11df8:	str	r7, [sp, #12]
   11dfc:	add	r3, r7, r3
   11e00:	add	r3, r3, r8
   11e04:	add	r3, r5, r3
   11e08:	ror	r5, r4, #11
   11e0c:	eor	r5, r5, r4, ror #6
   11e10:	eor	r5, r5, r4, ror #25
   11e14:	add	r3, r3, r5
   11e18:	add	ip, ip, r3
   11e1c:	ror	r5, r2, #13
   11e20:	eor	r5, r5, r2, ror #2
   11e24:	eor	r5, r5, r2, ror #22
   11e28:	orr	r7, r1, r2
   11e2c:	and	r7, r7, r0
   11e30:	and	r8, r1, r2
   11e34:	orr	r7, r7, r8
   11e38:	add	r5, r5, r7
   11e3c:	add	r5, r5, r3
   11e40:	ldr	r7, [sp, #60]	; 0x3c
   11e44:	ror	r3, r7, #19
   11e48:	eor	r3, r3, r7, ror #17
   11e4c:	eor	r3, r3, r7, lsr #10
   11e50:	ldr	r8, [sp, #28]
   11e54:	ror	r7, r8, #18
   11e58:	eor	r7, r7, r8, ror #7
   11e5c:	eor	r7, r7, r8, lsr #3
   11e60:	ldr	r8, [sp, #24]
   11e64:	add	r7, r7, r8
   11e68:	add	r7, r7, sl
   11e6c:	add	r3, r3, r7
   11e70:	mov	r8, r3
   11e74:	eor	r7, lr, r4
   11e78:	and	r7, r7, ip
   11e7c:	eor	r7, r7, lr
   11e80:	ldr	r3, [pc, #-804]	; 11b64 <abort@plt+0x1684>
   11e84:	str	r8, [sp, #16]
   11e88:	add	r3, r8, r3
   11e8c:	add	r3, r3, r6
   11e90:	add	r3, r7, r3
   11e94:	ror	r6, ip, #11
   11e98:	eor	r6, r6, ip, ror #6
   11e9c:	eor	r6, r6, ip, ror #25
   11ea0:	add	r3, r3, r6
   11ea4:	add	r0, r0, r3
   11ea8:	ror	r6, r5, #13
   11eac:	eor	r6, r6, r5, ror #2
   11eb0:	eor	r6, r6, r5, ror #22
   11eb4:	orr	r7, r2, r5
   11eb8:	and	r7, r7, r1
   11ebc:	and	r8, r2, r5
   11ec0:	orr	r7, r7, r8
   11ec4:	add	r6, r6, r7
   11ec8:	add	r6, r6, r3
   11ecc:	ldr	r3, [sp, #12]
   11ed0:	ror	r7, r3, #19
   11ed4:	eor	r7, r7, r3, ror #17
   11ed8:	eor	r7, r7, r3, lsr #10
   11edc:	ldr	r8, [sp, #32]
   11ee0:	ror	r3, r8, #18
   11ee4:	eor	r3, r3, r8, ror #7
   11ee8:	eor	r3, r3, r8, lsr #3
   11eec:	ldr	r8, [sp, #28]
   11ef0:	add	r3, r3, r8
   11ef4:	ldr	r8, [sp, #52]	; 0x34
   11ef8:	add	r3, r3, r8
   11efc:	add	r3, r7, r3
   11f00:	mov	r8, r3
   11f04:	eor	r7, r4, ip
   11f08:	and	r7, r7, r0
   11f0c:	eor	r7, r7, r4
   11f10:	ldr	r3, [pc, #-944]	; 11b68 <abort@plt+0x1688>
   11f14:	str	r8, [sp, #64]	; 0x40
   11f18:	add	r3, r8, r3
   11f1c:	add	r3, r3, lr
   11f20:	add	r7, r7, r3
   11f24:	ror	r3, r0, #11
   11f28:	eor	r3, r3, r0, ror #6
   11f2c:	eor	r3, r3, r0, ror #25
   11f30:	add	r3, r7, r3
   11f34:	add	r1, r1, r3
   11f38:	ror	r7, r6, #13
   11f3c:	eor	r7, r7, r6, ror #2
   11f40:	eor	r7, r7, r6, ror #22
   11f44:	orr	lr, r5, r6
   11f48:	and	lr, lr, r2
   11f4c:	and	r8, r5, r6
   11f50:	orr	lr, lr, r8
   11f54:	add	r7, r7, lr
   11f58:	add	r7, r7, r3
   11f5c:	ldr	r3, [sp, #16]
   11f60:	ror	lr, r3, #19
   11f64:	eor	lr, lr, r3, ror #17
   11f68:	eor	lr, lr, r3, lsr #10
   11f6c:	ldr	r8, [sp, #36]	; 0x24
   11f70:	ror	r3, r8, #18
   11f74:	eor	r3, r3, r8, ror #7
   11f78:	eor	r3, r3, r8, lsr #3
   11f7c:	ldr	r8, [sp, #32]
   11f80:	add	r3, r3, r8
   11f84:	ldr	r8, [sp, #4]
   11f88:	add	r3, r3, r8
   11f8c:	add	lr, lr, r3
   11f90:	mov	r8, lr
   11f94:	eor	lr, ip, r0
   11f98:	and	lr, lr, r1
   11f9c:	eor	lr, lr, ip
   11fa0:	ldr	r3, [pc, #-1084]	; 11b6c <abort@plt+0x168c>
   11fa4:	str	r8, [sp, #20]
   11fa8:	add	r3, r8, r3
   11fac:	add	r3, r3, r4
   11fb0:	add	lr, lr, r3
   11fb4:	ror	r3, r1, #11
   11fb8:	eor	r3, r3, r1, ror #6
   11fbc:	eor	r3, r3, r1, ror #25
   11fc0:	add	r3, lr, r3
   11fc4:	add	r2, r2, r3
   11fc8:	ror	lr, r7, #13
   11fcc:	eor	lr, lr, r7, ror #2
   11fd0:	eor	lr, lr, r7, ror #22
   11fd4:	orr	r4, r6, r7
   11fd8:	and	r4, r4, r5
   11fdc:	and	r8, r6, r7
   11fe0:	orr	r4, r4, r8
   11fe4:	add	lr, lr, r4
   11fe8:	add	lr, lr, r3
   11fec:	ldr	r3, [sp, #64]	; 0x40
   11ff0:	ror	r4, r3, #19
   11ff4:	eor	r4, r4, r3, ror #17
   11ff8:	eor	r4, r4, r3, lsr #10
   11ffc:	ldr	r8, [sp, #40]	; 0x28
   12000:	ror	r3, r8, #18
   12004:	eor	r3, r3, r8, ror #7
   12008:	eor	r3, r3, r8, lsr #3
   1200c:	ldr	r8, [sp, #36]	; 0x24
   12010:	add	r3, r3, r8
   12014:	ldr	r8, [sp, #8]
   12018:	add	r3, r3, r8
   1201c:	add	r4, r4, r3
   12020:	mov	r8, r4
   12024:	eor	r4, r0, r1
   12028:	and	r4, r4, r2
   1202c:	eor	r4, r4, r0
   12030:	ldr	r3, [pc, #-1224]	; 11b70 <abort@plt+0x1690>
   12034:	str	r8, [sp, #24]
   12038:	add	r3, r8, r3
   1203c:	add	ip, r3, ip
   12040:	add	r4, r4, ip
   12044:	ror	ip, r2, #11
   12048:	eor	ip, ip, r2, ror #6
   1204c:	eor	ip, ip, r2, ror #25
   12050:	add	ip, r4, ip
   12054:	add	r3, r5, ip
   12058:	ror	r4, lr, #13
   1205c:	eor	r4, r4, lr, ror #2
   12060:	eor	r4, r4, lr, ror #22
   12064:	orr	r5, r7, lr
   12068:	and	r5, r5, r6
   1206c:	and	r8, r7, lr
   12070:	orr	r5, r5, r8
   12074:	add	r4, r4, r5
   12078:	add	r4, r4, ip
   1207c:	ldr	ip, [sp, #20]
   12080:	ror	r5, ip, #19
   12084:	eor	r5, r5, ip, ror #17
   12088:	eor	r5, r5, ip, lsr #10
   1208c:	ldr	r8, [sp, #44]	; 0x2c
   12090:	ror	ip, r8, #18
   12094:	eor	ip, ip, r8, ror #7
   12098:	eor	ip, ip, r8, lsr #3
   1209c:	ldr	r8, [sp, #40]	; 0x28
   120a0:	add	ip, ip, r8
   120a4:	add	ip, ip, fp
   120a8:	add	ip, r5, ip
   120ac:	mov	r8, ip
   120b0:	eor	r5, r1, r2
   120b4:	and	r5, r5, r3
   120b8:	eor	r5, r5, r1
   120bc:	ldr	ip, [pc, #-1360]	; 11b74 <abort@plt+0x1694>
   120c0:	str	r8, [sp, #28]
   120c4:	add	ip, r8, ip
   120c8:	add	r0, ip, r0
   120cc:	add	r5, r5, r0
   120d0:	ror	r0, r3, #11
   120d4:	eor	r0, r0, r3, ror #6
   120d8:	eor	r0, r0, r3, ror #25
   120dc:	add	r5, r5, r0
   120e0:	add	ip, r6, r5
   120e4:	ror	r0, r4, #13
   120e8:	eor	r0, r0, r4, ror #2
   120ec:	eor	r0, r0, r4, ror #22
   120f0:	orr	r6, lr, r4
   120f4:	and	r6, r6, r7
   120f8:	and	r8, lr, r4
   120fc:	orr	r6, r6, r8
   12100:	add	r0, r0, r6
   12104:	add	r0, r0, r5
   12108:	ldr	r5, [sp, #24]
   1210c:	ror	r6, r5, #19
   12110:	eor	r6, r6, r5, ror #17
   12114:	eor	r6, r6, r5, lsr #10
   12118:	ldr	r8, [sp, #48]	; 0x30
   1211c:	ror	r5, r8, #18
   12120:	eor	r5, r5, r8, ror #7
   12124:	eor	r5, r5, r8, lsr #3
   12128:	ldr	r8, [sp, #44]	; 0x2c
   1212c:	add	r5, r5, r8
   12130:	ldr	r8, [sp, #60]	; 0x3c
   12134:	add	r5, r5, r8
   12138:	add	r6, r6, r5
   1213c:	mov	r8, r6
   12140:	eor	r6, r2, r3
   12144:	and	r6, r6, ip
   12148:	eor	r6, r6, r2
   1214c:	ldr	r5, [pc, #-1500]	; 11b78 <abort@plt+0x1698>
   12150:	str	r8, [sp, #32]
   12154:	add	r5, r8, r5
   12158:	add	r1, r5, r1
   1215c:	add	r1, r6, r1
   12160:	ror	r5, ip, #11
   12164:	eor	r5, r5, ip, ror #6
   12168:	eor	r5, r5, ip, ror #25
   1216c:	add	r5, r1, r5
   12170:	add	r6, r7, r5
   12174:	ror	r1, r0, #13
   12178:	eor	r1, r1, r0, ror #2
   1217c:	eor	r1, r1, r0, ror #22
   12180:	orr	r7, r4, r0
   12184:	and	r7, r7, lr
   12188:	and	r8, r4, r0
   1218c:	orr	r7, r7, r8
   12190:	add	r1, r1, r7
   12194:	add	r1, r1, r5
   12198:	ldr	r5, [sp, #28]
   1219c:	ror	r7, r5, #19
   121a0:	eor	r7, r7, r5, ror #17
   121a4:	eor	r7, r7, r5, lsr #10
   121a8:	ror	r5, r9, #18
   121ac:	eor	r5, r5, r9, ror #7
   121b0:	eor	r5, r5, r9, lsr #3
   121b4:	ldr	r8, [sp, #48]	; 0x30
   121b8:	add	r5, r5, r8
   121bc:	ldr	r8, [sp, #12]
   121c0:	add	r5, r5, r8
   121c4:	add	r7, r7, r5
   121c8:	mov	r8, r7
   121cc:	eor	r7, r3, ip
   121d0:	and	r7, r7, r6
   121d4:	eor	r7, r7, r3
   121d8:	ldr	r5, [pc, #-1636]	; 11b7c <abort@plt+0x169c>
   121dc:	str	r8, [sp, #36]	; 0x24
   121e0:	add	r5, r8, r5
   121e4:	add	r2, r5, r2
   121e8:	add	r2, r7, r2
   121ec:	ror	r5, r6, #11
   121f0:	eor	r5, r5, r6, ror #6
   121f4:	eor	r5, r5, r6, ror #25
   121f8:	add	r5, r2, r5
   121fc:	add	lr, lr, r5
   12200:	ror	r2, r1, #13
   12204:	eor	r2, r2, r1, ror #2
   12208:	eor	r2, r2, r1, ror #22
   1220c:	orr	r7, r0, r1
   12210:	and	r7, r7, r4
   12214:	and	r8, r0, r1
   12218:	orr	r7, r7, r8
   1221c:	add	r2, r2, r7
   12220:	add	r2, r2, r5
   12224:	ldr	r5, [sp, #32]
   12228:	ror	r7, r5, #19
   1222c:	eor	r7, r7, r5, ror #17
   12230:	eor	r7, r7, r5, lsr #10
   12234:	ldr	r8, [sp, #56]	; 0x38
   12238:	ror	r5, r8, #18
   1223c:	eor	r5, r5, r8, ror #7
   12240:	eor	r5, r5, r8, lsr #3
   12244:	add	r5, r5, r9
   12248:	ldr	r9, [sp, #16]
   1224c:	add	r5, r5, r9
   12250:	add	r7, r7, r5
   12254:	mov	r9, r7
   12258:	eor	r7, ip, r6
   1225c:	and	r7, r7, lr
   12260:	eor	r7, r7, ip
   12264:	ldr	r5, [pc, #-1772]	; 11b80 <abort@plt+0x16a0>
   12268:	str	r9, [sp, #40]	; 0x28
   1226c:	add	r5, r9, r5
   12270:	add	r5, r5, r3
   12274:	add	r5, r7, r5
   12278:	ror	r9, lr, #11
   1227c:	eor	r9, r9, lr, ror #6
   12280:	eor	r9, r9, lr, ror #25
   12284:	add	r5, r5, r9
   12288:	add	r3, r4, r5
   1228c:	ror	r9, r2, #13
   12290:	eor	r9, r9, r2, ror #2
   12294:	eor	r9, r9, r2, ror #22
   12298:	orr	r4, r1, r2
   1229c:	and	r4, r4, r0
   122a0:	and	r7, r1, r2
   122a4:	orr	r4, r4, r7
   122a8:	add	r9, r9, r4
   122ac:	add	r9, r9, r5
   122b0:	ldr	r4, [sp, #36]	; 0x24
   122b4:	ror	r5, r4, #19
   122b8:	eor	r5, r5, r4, ror #17
   122bc:	eor	r5, r5, r4, lsr #10
   122c0:	ror	r4, sl, #18
   122c4:	eor	r4, r4, sl, ror #7
   122c8:	eor	r4, r4, sl, lsr #3
   122cc:	add	r4, r4, r8
   122d0:	ldr	r7, [sp, #64]	; 0x40
   122d4:	add	r4, r4, r7
   122d8:	add	r7, r5, r4
   122dc:	str	r7, [sp, #80]	; 0x50
   122e0:	eor	r5, r6, lr
   122e4:	and	r5, r5, r3
   122e8:	eor	r5, r5, r6
   122ec:	ldr	r4, [pc, #-1904]	; 11b84 <abort@plt+0x16a4>
   122f0:	str	r7, [sp, #44]	; 0x2c
   122f4:	add	r4, r7, r4
   122f8:	add	ip, r4, ip
   122fc:	add	r4, r5, ip
   12300:	ror	ip, r3, #11
   12304:	eor	ip, ip, r3, ror #6
   12308:	eor	ip, ip, r3, ror #25
   1230c:	add	ip, r4, ip
   12310:	add	r0, r0, ip
   12314:	ror	r4, r9, #13
   12318:	eor	r4, r4, r9, ror #2
   1231c:	eor	r4, r4, r9, ror #22
   12320:	orr	r5, r2, r9
   12324:	and	r5, r5, r1
   12328:	and	r7, r2, r9
   1232c:	orr	r5, r5, r7
   12330:	add	r4, r4, r5
   12334:	add	r4, r4, ip
   12338:	ldr	ip, [sp, #40]	; 0x28
   1233c:	ror	r7, ip, #19
   12340:	eor	r7, r7, ip, ror #17
   12344:	eor	r7, r7, ip, lsr #10
   12348:	ldr	r8, [sp, #52]	; 0x34
   1234c:	ror	ip, r8, #18
   12350:	eor	ip, ip, r8, ror #7
   12354:	eor	ip, ip, r8, lsr #3
   12358:	add	ip, ip, sl
   1235c:	ldr	sl, [sp, #20]
   12360:	add	ip, ip, sl
   12364:	add	r7, r7, ip
   12368:	str	r7, [sp, #84]	; 0x54
   1236c:	eor	r5, lr, r3
   12370:	and	r5, r5, r0
   12374:	eor	r5, r5, lr
   12378:	ldr	ip, [pc, #-2040]	; 11b88 <abort@plt+0x16a8>
   1237c:	add	ip, r7, ip
   12380:	add	ip, ip, r6
   12384:	add	r8, r5, ip
   12388:	ror	ip, r0, #11
   1238c:	eor	ip, ip, r0, ror #6
   12390:	eor	ip, ip, r0, ror #25
   12394:	add	ip, r8, ip
   12398:	add	r1, r1, ip
   1239c:	ror	r8, r4, #13
   123a0:	eor	r8, r8, r4, ror #2
   123a4:	eor	r8, r8, r4, ror #22
   123a8:	orr	r5, r9, r4
   123ac:	and	r5, r5, r2
   123b0:	and	r6, r9, r4
   123b4:	orr	r5, r5, r6
   123b8:	add	r8, r8, r5
   123bc:	add	r8, r8, ip
   123c0:	ldr	ip, [sp, #44]	; 0x2c
   123c4:	ror	r6, ip, #19
   123c8:	eor	r6, r6, ip, ror #17
   123cc:	eor	r6, r6, ip, lsr #10
   123d0:	ldr	sl, [sp, #4]
   123d4:	ror	ip, sl, #18
   123d8:	eor	ip, ip, sl, ror #7
   123dc:	eor	ip, ip, sl, lsr #3
   123e0:	ldr	r5, [sp, #52]	; 0x34
   123e4:	add	ip, ip, r5
   123e8:	ldr	r5, [sp, #24]
   123ec:	add	ip, ip, r5
   123f0:	add	sl, r6, ip
   123f4:	str	sl, [sp, #88]	; 0x58
   123f8:	eor	r5, r3, r0
   123fc:	and	r5, r5, r1
   12400:	eor	r5, r5, r3
   12404:	ldr	ip, [pc, #-2176]	; 11b8c <abort@plt+0x16ac>
   12408:	str	sl, [sp, #48]	; 0x30
   1240c:	add	ip, sl, ip
   12410:	add	lr, ip, lr
   12414:	add	lr, r5, lr
   12418:	ror	ip, r1, #11
   1241c:	eor	ip, ip, r1, ror #6
   12420:	eor	ip, ip, r1, ror #25
   12424:	add	lr, lr, ip
   12428:	add	r2, r2, lr
   1242c:	ror	ip, r8, #13
   12430:	eor	ip, ip, r8, ror #2
   12434:	eor	ip, ip, r8, ror #22
   12438:	orr	r5, r4, r8
   1243c:	and	r5, r5, r9
   12440:	and	sl, r4, r8
   12444:	orr	r5, r5, sl
   12448:	add	ip, ip, r5
   1244c:	add	ip, ip, lr
   12450:	ror	r5, r7, #19
   12454:	eor	r5, r5, r7, ror #17
   12458:	eor	r5, r5, r7, lsr #10
   1245c:	ldr	r6, [sp, #8]
   12460:	ror	lr, r6, #18
   12464:	eor	lr, lr, r6, ror #7
   12468:	eor	lr, lr, r6, lsr #3
   1246c:	ldr	sl, [sp, #4]
   12470:	add	lr, lr, sl
   12474:	ldr	sl, [sp, #28]
   12478:	add	lr, lr, sl
   1247c:	add	r5, r5, lr
   12480:	str	r5, [sp, #92]	; 0x5c
   12484:	eor	sl, r0, r1
   12488:	and	sl, sl, r2
   1248c:	eor	sl, sl, r0
   12490:	ldr	lr, [pc, #-2312]	; 11b90 <abort@plt+0x16b0>
   12494:	add	lr, r5, lr
   12498:	add	r3, lr, r3
   1249c:	add	r3, sl, r3
   124a0:	ror	lr, r2, #11
   124a4:	eor	lr, lr, r2, ror #6
   124a8:	eor	lr, lr, r2, ror #25
   124ac:	add	lr, r3, lr
   124b0:	add	r9, r9, lr
   124b4:	ror	r3, ip, #13
   124b8:	eor	r3, r3, ip, ror #2
   124bc:	eor	r3, r3, ip, ror #22
   124c0:	orr	sl, r8, ip
   124c4:	and	sl, sl, r4
   124c8:	and	r6, r8, ip
   124cc:	orr	sl, sl, r6
   124d0:	add	r3, r3, sl
   124d4:	add	r3, r3, lr
   124d8:	ldr	sl, [sp, #48]	; 0x30
   124dc:	ror	lr, sl, #19
   124e0:	eor	lr, lr, sl, ror #17
   124e4:	eor	lr, lr, sl, lsr #10
   124e8:	ror	sl, fp, #18
   124ec:	eor	sl, sl, fp, ror #7
   124f0:	str	fp, [sp, #52]	; 0x34
   124f4:	eor	sl, sl, fp, lsr #3
   124f8:	ldr	r6, [sp, #8]
   124fc:	add	fp, sl, r6
   12500:	ldr	sl, [sp, #32]
   12504:	add	fp, fp, sl
   12508:	add	lr, lr, fp
   1250c:	mov	fp, lr
   12510:	str	lr, [sp, #96]	; 0x60
   12514:	eor	sl, r1, r2
   12518:	and	sl, sl, r9
   1251c:	eor	sl, sl, r1
   12520:	ldr	lr, [pc, #-2452]	; 11b94 <abort@plt+0x16b4>
   12524:	str	fp, [sp, #4]
   12528:	add	lr, fp, lr
   1252c:	add	r0, lr, r0
   12530:	add	r0, sl, r0
   12534:	ror	lr, r9, #11
   12538:	eor	lr, lr, r9, ror #6
   1253c:	eor	lr, lr, r9, ror #25
   12540:	add	lr, r0, lr
   12544:	add	r4, r4, lr
   12548:	ror	r0, r3, #13
   1254c:	eor	r0, r0, r3, ror #2
   12550:	eor	r0, r0, r3, ror #22
   12554:	orr	sl, ip, r3
   12558:	and	sl, sl, r8
   1255c:	and	fp, ip, r3
   12560:	orr	sl, sl, fp
   12564:	add	r0, r0, sl
   12568:	add	r0, r0, lr
   1256c:	ror	sl, r5, #19
   12570:	eor	sl, sl, r5, ror #17
   12574:	eor	sl, sl, r5, lsr #10
   12578:	ldr	r6, [sp, #60]	; 0x3c
   1257c:	ror	lr, r6, #18
   12580:	eor	lr, lr, r6, ror #7
   12584:	eor	lr, lr, r6, lsr #3
   12588:	ldr	fp, [sp, #52]	; 0x34
   1258c:	add	lr, lr, fp
   12590:	ldr	fp, [sp, #36]	; 0x24
   12594:	add	lr, lr, fp
   12598:	add	lr, sl, lr
   1259c:	mov	fp, lr
   125a0:	str	lr, [sp, #100]	; 0x64
   125a4:	eor	sl, r2, r9
   125a8:	and	sl, sl, r4
   125ac:	eor	sl, sl, r2
   125b0:	ldr	lr, [pc, #-2592]	; 11b98 <abort@plt+0x16b8>
   125b4:	str	fp, [sp, #8]
   125b8:	add	lr, fp, lr
   125bc:	add	r1, lr, r1
   125c0:	add	r1, sl, r1
   125c4:	ror	lr, r4, #11
   125c8:	eor	lr, lr, r4, ror #6
   125cc:	eor	lr, lr, r4, ror #25
   125d0:	add	lr, r1, lr
   125d4:	add	r8, r8, lr
   125d8:	ror	r1, r0, #13
   125dc:	eor	r1, r1, r0, ror #2
   125e0:	eor	r1, r1, r0, ror #22
   125e4:	orr	sl, r3, r0
   125e8:	and	sl, sl, ip
   125ec:	and	fp, r3, r0
   125f0:	orr	sl, sl, fp
   125f4:	add	r1, r1, sl
   125f8:	add	r1, r1, lr
   125fc:	ldr	lr, [sp, #4]
   12600:	ror	sl, lr, #19
   12604:	eor	sl, sl, lr, ror #17
   12608:	eor	sl, sl, lr, lsr #10
   1260c:	ldr	fp, [sp, #12]
   12610:	ror	lr, fp, #18
   12614:	eor	lr, lr, fp, ror #7
   12618:	eor	lr, lr, fp, lsr #3
   1261c:	add	lr, lr, r6
   12620:	ldr	fp, [sp, #40]	; 0x28
   12624:	add	lr, lr, fp
   12628:	add	lr, sl, lr
   1262c:	mov	r6, lr
   12630:	str	lr, [sp, #104]	; 0x68
   12634:	eor	sl, r9, r4
   12638:	and	sl, sl, r8
   1263c:	eor	sl, sl, r9
   12640:	ldr	lr, [pc, #-2732]	; 11b9c <abort@plt+0x16bc>
   12644:	add	lr, r6, lr
   12648:	add	r2, lr, r2
   1264c:	add	sl, sl, r2
   12650:	ror	r2, r8, #11
   12654:	eor	r2, r2, r8, ror #6
   12658:	eor	r2, r2, r8, ror #25
   1265c:	add	sl, sl, r2
   12660:	add	lr, ip, sl
   12664:	ror	r2, r1, #13
   12668:	eor	r2, r2, r1, ror #2
   1266c:	eor	r2, r2, r1, ror #22
   12670:	orr	ip, r0, r1
   12674:	and	ip, ip, r3
   12678:	and	fp, r0, r1
   1267c:	orr	ip, ip, fp
   12680:	add	r2, r2, ip
   12684:	add	r2, r2, sl
   12688:	ldr	ip, [sp, #8]
   1268c:	ror	sl, ip, #19
   12690:	eor	sl, sl, ip, ror #17
   12694:	eor	sl, sl, ip, lsr #10
   12698:	ldr	fp, [sp, #16]
   1269c:	ror	ip, fp, #18
   126a0:	eor	ip, ip, fp, ror #7
   126a4:	eor	ip, ip, fp, lsr #3
   126a8:	ldr	fp, [sp, #12]
   126ac:	add	ip, ip, fp
   126b0:	ldr	fp, [sp, #44]	; 0x2c
   126b4:	add	ip, ip, fp
   126b8:	add	ip, sl, ip
   126bc:	mov	fp, ip
   126c0:	str	ip, [sp, #108]	; 0x6c
   126c4:	eor	sl, r4, r8
   126c8:	and	sl, sl, lr
   126cc:	eor	sl, sl, r4
   126d0:	ldr	ip, [pc, #-2872]	; 11ba0 <abort@plt+0x16c0>
   126d4:	str	fp, [sp, #12]
   126d8:	add	ip, fp, ip
   126dc:	add	r9, ip, r9
   126e0:	add	r9, sl, r9
   126e4:	ror	ip, lr, #11
   126e8:	eor	ip, ip, lr, ror #6
   126ec:	eor	ip, ip, lr, ror #25
   126f0:	add	r9, r9, ip
   126f4:	add	ip, r3, r9
   126f8:	ror	r3, r2, #13
   126fc:	eor	r3, r3, r2, ror #2
   12700:	eor	r3, r3, r2, ror #22
   12704:	orr	sl, r1, r2
   12708:	and	sl, sl, r0
   1270c:	and	fp, r1, r2
   12710:	orr	sl, sl, fp
   12714:	add	sl, r3, sl
   12718:	add	r9, sl, r9
   1271c:	ror	sl, r6, #19
   12720:	eor	sl, sl, r6, ror #17
   12724:	str	r6, [sp, #52]	; 0x34
   12728:	eor	sl, sl, r6, lsr #10
   1272c:	ldr	r6, [sp, #64]	; 0x40
   12730:	ror	r3, r6, #18
   12734:	eor	r3, r3, r6, ror #7
   12738:	eor	r3, r3, r6, lsr #3
   1273c:	ldr	fp, [sp, #16]
   12740:	add	r3, r3, fp
   12744:	add	r7, r3, r7
   12748:	add	fp, sl, r7
   1274c:	str	fp, [sp, #112]	; 0x70
   12750:	eor	r7, r8, lr
   12754:	and	r7, r7, ip
   12758:	eor	r7, r7, r8
   1275c:	ldr	r3, [pc, #-3008]	; 11ba4 <abort@plt+0x16c4>
   12760:	add	r3, fp, r3
   12764:	add	r3, r3, r4
   12768:	add	r3, r7, r3
   1276c:	ror	r4, ip, #11
   12770:	eor	r4, r4, ip, ror #6
   12774:	eor	r4, r4, ip, ror #25
   12778:	add	r3, r3, r4
   1277c:	add	r0, r0, r3
   12780:	ror	r4, r9, #13
   12784:	eor	r4, r4, r9, ror #2
   12788:	eor	r4, r4, r9, ror #22
   1278c:	orr	r7, r2, r9
   12790:	and	r7, r7, r1
   12794:	and	sl, r2, r9
   12798:	orr	r7, r7, sl
   1279c:	add	r4, r4, r7
   127a0:	add	r4, r4, r3
   127a4:	ldr	r3, [sp, #12]
   127a8:	ror	r7, r3, #19
   127ac:	eor	r7, r7, r3, ror #17
   127b0:	eor	r7, r7, r3, lsr #10
   127b4:	ldr	sl, [sp, #20]
   127b8:	ror	r3, sl, #18
   127bc:	eor	r3, r3, sl, ror #7
   127c0:	eor	r3, r3, sl, lsr #3
   127c4:	add	r3, r3, r6
   127c8:	ldr	sl, [sp, #48]	; 0x30
   127cc:	add	r6, r3, sl
   127d0:	add	r7, r7, r6
   127d4:	str	r7, [sp, #116]	; 0x74
   127d8:	eor	r6, lr, ip
   127dc:	and	r6, r6, r0
   127e0:	eor	r6, r6, lr
   127e4:	ldr	r3, [pc, #-3140]	; 11ba8 <abort@plt+0x16c8>
   127e8:	add	r3, r7, r3
   127ec:	add	r3, r3, r8
   127f0:	add	r6, r6, r3
   127f4:	ror	r3, r0, #11
   127f8:	eor	r3, r3, r0, ror #6
   127fc:	eor	r3, r3, r0, ror #25
   12800:	add	r3, r6, r3
   12804:	add	r1, r1, r3
   12808:	ror	r6, r4, #13
   1280c:	eor	r6, r6, r4, ror #2
   12810:	eor	r6, r6, r4, ror #22
   12814:	orr	r8, r9, r4
   12818:	and	r8, r8, r2
   1281c:	and	sl, r9, r4
   12820:	orr	r8, r8, sl
   12824:	add	r6, r6, r8
   12828:	add	r6, r6, r3
   1282c:	ror	r8, fp, #19
   12830:	eor	r8, r8, fp, ror #17
   12834:	eor	r8, r8, fp, lsr #10
   12838:	ldr	sl, [sp, #24]
   1283c:	ror	r3, sl, #18
   12840:	eor	r3, r3, sl, ror #7
   12844:	eor	r3, r3, sl, lsr #3
   12848:	ldr	sl, [sp, #20]
   1284c:	add	r3, r3, sl
   12850:	add	r5, r3, r5
   12854:	add	r5, r8, r5
   12858:	str	r5, [sp, #120]	; 0x78
   1285c:	eor	r8, ip, r0
   12860:	and	r8, r8, r1
   12864:	eor	r8, r8, ip
   12868:	ldr	r3, [pc, #-3268]	; 11bac <abort@plt+0x16cc>
   1286c:	add	r3, r5, r3
   12870:	add	lr, r3, lr
   12874:	add	lr, r8, lr
   12878:	ror	r3, r1, #11
   1287c:	eor	r3, r3, r1, ror #6
   12880:	eor	r3, r3, r1, ror #25
   12884:	add	lr, lr, r3
   12888:	add	r2, r2, lr
   1288c:	ror	r3, r6, #13
   12890:	eor	r3, r3, r6, ror #2
   12894:	eor	r3, r3, r6, ror #22
   12898:	orr	r8, r4, r6
   1289c:	and	r8, r8, r9
   128a0:	and	sl, r4, r6
   128a4:	orr	r8, r8, sl
   128a8:	add	r8, r3, r8
   128ac:	add	lr, r8, lr
   128b0:	ror	r3, r7, #19
   128b4:	eor	r3, r3, r7, ror #17
   128b8:	eor	r7, r3, r7, lsr #10
   128bc:	ldr	r8, [sp, #28]
   128c0:	ror	r3, r8, #18
   128c4:	eor	r3, r3, r8, ror #7
   128c8:	eor	r3, r3, r8, lsr #3
   128cc:	ldr	sl, [sp, #24]
   128d0:	add	r3, r3, sl
   128d4:	ldr	sl, [sp, #4]
   128d8:	add	r3, r3, sl
   128dc:	add	r7, r7, r3
   128e0:	str	r7, [sp, #124]	; 0x7c
   128e4:	eor	r8, r0, r1
   128e8:	and	r8, r8, r2
   128ec:	eor	r8, r8, r0
   128f0:	ldr	r3, [pc, #-3400]	; 11bb0 <abort@plt+0x16d0>
   128f4:	add	r3, r7, r3
   128f8:	add	r3, r3, ip
   128fc:	add	r3, r8, r3
   12900:	ror	ip, r2, #11
   12904:	eor	ip, ip, r2, ror #6
   12908:	eor	ip, ip, r2, ror #25
   1290c:	add	r3, r3, ip
   12910:	add	r9, r9, r3
   12914:	ror	ip, lr, #13
   12918:	eor	ip, ip, lr, ror #2
   1291c:	eor	ip, ip, lr, ror #22
   12920:	orr	r8, r6, lr
   12924:	and	r8, r8, r4
   12928:	and	sl, r6, lr
   1292c:	orr	r8, r8, sl
   12930:	add	ip, ip, r8
   12934:	add	ip, ip, r3
   12938:	ror	r3, r5, #19
   1293c:	eor	r3, r3, r5, ror #17
   12940:	eor	r5, r3, r5, lsr #10
   12944:	ldr	sl, [sp, #32]
   12948:	ror	r3, sl, #18
   1294c:	eor	r3, r3, sl, ror #7
   12950:	eor	r3, r3, sl, lsr #3
   12954:	ldr	r8, [sp, #28]
   12958:	add	r3, r3, r8
   1295c:	ldr	r8, [sp, #8]
   12960:	add	r3, r3, r8
   12964:	add	r5, r5, r3
   12968:	str	r5, [sp, #128]	; 0x80
   1296c:	eor	r8, r1, r2
   12970:	and	r8, r8, r9
   12974:	eor	r8, r8, r1
   12978:	ldr	r3, [pc, #-3532]	; 11bb4 <abort@plt+0x16d4>
   1297c:	add	r3, r5, r3
   12980:	add	r0, r3, r0
   12984:	add	r0, r8, r0
   12988:	ror	r3, r9, #11
   1298c:	eor	r3, r3, r9, ror #6
   12990:	eor	r3, r3, r9, ror #25
   12994:	add	r0, r0, r3
   12998:	add	r4, r4, r0
   1299c:	ror	r3, ip, #13
   129a0:	eor	r3, r3, ip, ror #2
   129a4:	eor	r3, r3, ip, ror #22
   129a8:	orr	r8, lr, ip
   129ac:	and	r8, r8, r6
   129b0:	and	sl, lr, ip
   129b4:	orr	r8, r8, sl
   129b8:	add	r8, r3, r8
   129bc:	add	r0, r8, r0
   129c0:	ror	r3, r7, #19
   129c4:	eor	r3, r3, r7, ror #17
   129c8:	eor	r7, r3, r7, lsr #10
   129cc:	ldr	r8, [sp, #36]	; 0x24
   129d0:	ror	sl, r8, #18
   129d4:	eor	sl, sl, r8, ror #7
   129d8:	eor	sl, sl, r8, lsr #3
   129dc:	ldr	r3, [sp, #32]
   129e0:	add	sl, sl, r3
   129e4:	ldr	r3, [sp, #52]	; 0x34
   129e8:	add	sl, sl, r3
   129ec:	add	r7, r7, sl
   129f0:	str	r7, [sp, #132]	; 0x84
   129f4:	eor	r8, r2, r9
   129f8:	and	r8, r8, r4
   129fc:	eor	r8, r8, r2
   12a00:	ldr	r3, [pc, #-3664]	; 11bb8 <abort@plt+0x16d8>
   12a04:	add	r3, r7, r3
   12a08:	add	r3, r3, r1
   12a0c:	add	r3, r8, r3
   12a10:	ror	r1, r4, #11
   12a14:	eor	r1, r1, r4, ror #6
   12a18:	eor	r1, r1, r4, ror #25
   12a1c:	add	r3, r3, r1
   12a20:	add	r6, r6, r3
   12a24:	ror	r1, r0, #13
   12a28:	eor	r1, r1, r0, ror #2
   12a2c:	eor	r1, r1, r0, ror #22
   12a30:	orr	r8, ip, r0
   12a34:	and	r8, r8, lr
   12a38:	and	sl, ip, r0
   12a3c:	orr	r8, r8, sl
   12a40:	add	r1, r1, r8
   12a44:	add	r1, r1, r3
   12a48:	ror	r3, r5, #19
   12a4c:	eor	r3, r3, r5, ror #17
   12a50:	eor	r5, r3, r5, lsr #10
   12a54:	ldr	sl, [sp, #40]	; 0x28
   12a58:	ror	r3, sl, #18
   12a5c:	eor	r3, r3, sl, ror #7
   12a60:	eor	r3, r3, sl, lsr #3
   12a64:	ldr	r8, [sp, #36]	; 0x24
   12a68:	add	r3, r3, r8
   12a6c:	ldr	r8, [sp, #12]
   12a70:	add	r3, r3, r8
   12a74:	add	r5, r3, r5
   12a78:	str	r5, [sp, #136]	; 0x88
   12a7c:	eor	r8, r9, r4
   12a80:	and	r8, r8, r6
   12a84:	eor	r8, r8, r9
   12a88:	ldr	r3, [pc, #-3796]	; 11bbc <abort@plt+0x16dc>
   12a8c:	add	r3, r5, r3
   12a90:	add	r3, r3, r2
   12a94:	add	r3, r8, r3
   12a98:	ror	r2, r6, #11
   12a9c:	eor	r2, r2, r6, ror #6
   12aa0:	eor	r2, r2, r6, ror #25
   12aa4:	add	r3, r3, r2
   12aa8:	add	lr, lr, r3
   12aac:	ror	r2, r1, #13
   12ab0:	eor	r2, r2, r1, ror #2
   12ab4:	eor	r2, r2, r1, ror #22
   12ab8:	orr	r5, r0, r1
   12abc:	and	r5, r5, ip
   12ac0:	and	r8, r0, r1
   12ac4:	orr	r5, r5, r8
   12ac8:	add	r2, r2, r5
   12acc:	add	r3, r2, r3
   12ad0:	ror	r2, r7, #19
   12ad4:	eor	r2, r2, r7, ror #17
   12ad8:	eor	r7, r2, r7, lsr #10
   12adc:	ldr	r2, [sp, #44]	; 0x2c
   12ae0:	ror	r5, r2, #18
   12ae4:	eor	r5, r5, r2, ror #7
   12ae8:	eor	r5, r5, r2, lsr #3
   12aec:	add	r5, r5, sl
   12af0:	add	sl, r5, fp
   12af4:	add	r7, sl, r7
   12af8:	str	r7, [sp, #140]	; 0x8c
   12afc:	eor	r8, r4, r6
   12b00:	and	r8, r8, lr
   12b04:	eor	r8, r8, r4
   12b08:	ldr	r2, [pc, #-3920]	; 11bc0 <abort@plt+0x16e0>
   12b0c:	add	r2, r7, r2
   12b10:	add	r9, r2, r9
   12b14:	add	r8, r8, r9
   12b18:	ror	r2, lr, #11
   12b1c:	eor	r2, r2, lr, ror #6
   12b20:	eor	r2, r2, lr, ror #25
   12b24:	add	r8, r8, r2
   12b28:	ror	r7, r3, #13
   12b2c:	eor	r7, r7, r3, ror #2
   12b30:	eor	r7, r7, r3, ror #22
   12b34:	orr	r2, r1, r3
   12b38:	and	r2, r2, r0
   12b3c:	and	r5, r1, r3
   12b40:	orr	r2, r2, r5
   12b44:	add	r7, r7, r2
   12b48:	ldr	r5, [sp, #76]	; 0x4c
   12b4c:	ldr	r2, [r5]
   12b50:	add	r7, r7, r2
   12b54:	add	r7, r7, r8
   12b58:	str	r7, [r5]
   12b5c:	ldr	r2, [r5, #4]
   12b60:	add	r2, r3, r2
   12b64:	mov	r3, r5
   12b68:	str	r2, [r5, #4]
   12b6c:	ldr	fp, [r5, #8]
   12b70:	add	fp, r1, fp
   12b74:	str	fp, [r5, #8]
   12b78:	mov	r1, r5
   12b7c:	ldr	r5, [r5, #12]
   12b80:	add	r0, r0, r5
   12b84:	str	r0, [r3, #12]
   12b88:	ldr	r3, [r3, #16]
   12b8c:	add	ip, ip, r3
   12b90:	add	ip, ip, r8
   12b94:	str	ip, [r1, #16]
   12b98:	ldr	r3, [r1, #20]
   12b9c:	add	lr, lr, r3
   12ba0:	str	lr, [r1, #20]
   12ba4:	ldr	r3, [r1, #24]
   12ba8:	add	r6, r6, r3
   12bac:	str	r6, [r1, #24]
   12bb0:	ldr	r3, [r1, #28]
   12bb4:	add	r4, r4, r3
   12bb8:	str	r4, [r1, #28]
   12bbc:	ldr	r1, [sp, #72]	; 0x48
   12bc0:	ldr	r3, [sp, #68]	; 0x44
   12bc4:	cmp	r1, r3
   12bc8:	bhi	10a4c <abort@plt+0x56c>
   12bcc:	add	sp, sp, #148	; 0x94
   12bd0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12bd4:	push	{r4, r5, r6, lr}
   12bd8:	mov	r4, r0
   12bdc:	ldr	r0, [r0, #40]	; 0x28
   12be0:	cmp	r0, #55	; 0x37
   12be4:	movls	r5, #16
   12be8:	movhi	r5, #32
   12bec:	ldr	r3, [r4, #32]
   12bf0:	add	r3, r0, r3
   12bf4:	str	r3, [r4, #32]
   12bf8:	cmp	r0, r3
   12bfc:	ldrhi	r2, [r4, #36]	; 0x24
   12c00:	addhi	r2, r2, #1
   12c04:	strhi	r2, [r4, #36]	; 0x24
   12c08:	ldr	r1, [r4, #36]	; 0x24
   12c0c:	lsr	r2, r3, #29
   12c10:	orr	r2, r2, r1, lsl #3
   12c14:	rev	r2, r2
   12c18:	add	r1, r4, r5, lsl #2
   12c1c:	str	r2, [r1, #36]	; 0x24
   12c20:	lsl	r3, r3, #3
   12c24:	rev	r3, r3
   12c28:	str	r3, [r1, #40]	; 0x28
   12c2c:	add	r6, r4, #44	; 0x2c
   12c30:	sub	r5, r5, #-1073741822	; 0xc0000002
   12c34:	lsl	r5, r5, #2
   12c38:	sub	r2, r5, r0
   12c3c:	ldr	r1, [pc, #24]	; 12c5c <abort@plt+0x277c>
   12c40:	add	r0, r6, r0
   12c44:	bl	10468 <memcpy@plt>
   12c48:	mov	r2, r4
   12c4c:	add	r1, r5, #8
   12c50:	mov	r0, r6
   12c54:	bl	109cc <abort@plt+0x4ec>
   12c58:	pop	{r4, r5, r6, pc}
   12c5c:	andeq	r2, r1, r8, asr #31
   12c60:	push	{r4, r5, r6, lr}
   12c64:	mov	r4, r0
   12c68:	mov	r5, r1
   12c6c:	bl	12bd4 <abort@plt+0x26f4>
   12c70:	mov	r1, r5
   12c74:	mov	r0, r4
   12c78:	bl	10974 <abort@plt+0x494>
   12c7c:	pop	{r4, r5, r6, pc}
   12c80:	push	{r4, r5, r6, lr}
   12c84:	mov	r4, r0
   12c88:	mov	r5, r1
   12c8c:	bl	12bd4 <abort@plt+0x26f4>
   12c90:	mov	r1, r5
   12c94:	mov	r0, r4
   12c98:	bl	109a0 <abort@plt+0x4c0>
   12c9c:	pop	{r4, r5, r6, pc}
   12ca0:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12ca4:	mov	r8, r0
   12ca8:	mov	r5, r1
   12cac:	mov	r6, r2
   12cb0:	ldr	r4, [r2, #40]	; 0x28
   12cb4:	cmp	r4, #0
   12cb8:	bne	12d90 <abort@plt+0x28b0>
   12cbc:	cmp	r5, #63	; 0x3f
   12cc0:	bls	12d5c <abort@plt+0x287c>
   12cc4:	tst	r8, #3
   12cc8:	beq	12e04 <abort@plt+0x2924>
   12ccc:	cmp	r5, #64	; 0x40
   12cd0:	bls	12d5c <abort@plt+0x287c>
   12cd4:	mov	r9, r5
   12cd8:	mov	r4, r8
   12cdc:	add	r7, r6, #44	; 0x2c
   12ce0:	mov	sl, #64	; 0x40
   12ce4:	mov	r3, r4
   12ce8:	mov	r2, r7
   12cec:	add	r1, r4, #64	; 0x40
   12cf0:	ldr	fp, [r3]
   12cf4:	ldr	lr, [r3, #4]
   12cf8:	ldr	ip, [r3, #8]
   12cfc:	ldr	r0, [r3, #12]
   12d00:	str	fp, [r2]
   12d04:	str	lr, [r2, #4]
   12d08:	str	ip, [r2, #8]
   12d0c:	str	r0, [r2, #12]
   12d10:	add	r3, r3, #16
   12d14:	add	r2, r2, #16
   12d18:	cmp	r3, r1
   12d1c:	bne	12cf0 <abort@plt+0x2810>
   12d20:	mov	r2, r6
   12d24:	mov	r1, sl
   12d28:	mov	r0, r7
   12d2c:	bl	109cc <abort@plt+0x4ec>
   12d30:	add	r4, r4, #64	; 0x40
   12d34:	sub	r9, r9, #64	; 0x40
   12d38:	cmp	r9, #64	; 0x40
   12d3c:	bhi	12ce4 <abort@plt+0x2804>
   12d40:	sub	r3, r5, #65	; 0x41
   12d44:	bic	r2, r3, #63	; 0x3f
   12d48:	add	r2, r2, #64	; 0x40
   12d4c:	add	r8, r8, r2
   12d50:	sub	r5, r5, #64	; 0x40
   12d54:	bic	r3, r3, #63	; 0x3f
   12d58:	sub	r5, r5, r3
   12d5c:	cmp	r5, #0
   12d60:	popeq	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12d64:	ldr	r4, [r6, #40]	; 0x28
   12d68:	add	r7, r6, #44	; 0x2c
   12d6c:	mov	r2, r5
   12d70:	mov	r1, r8
   12d74:	add	r0, r7, r4
   12d78:	bl	10468 <memcpy@plt>
   12d7c:	add	r5, r5, r4
   12d80:	cmp	r5, #63	; 0x3f
   12d84:	bhi	12e24 <abort@plt+0x2944>
   12d88:	str	r5, [r6, #40]	; 0x28
   12d8c:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12d90:	rsb	r7, r4, #128	; 0x80
   12d94:	cmp	r7, r1
   12d98:	movcs	r7, r1
   12d9c:	add	r9, r2, #44	; 0x2c
   12da0:	mov	r2, r7
   12da4:	mov	r1, r0
   12da8:	add	r0, r9, r4
   12dac:	bl	10468 <memcpy@plt>
   12db0:	ldr	r1, [r6, #40]	; 0x28
   12db4:	add	r1, r7, r1
   12db8:	str	r1, [r6, #40]	; 0x28
   12dbc:	cmp	r1, #64	; 0x40
   12dc0:	bhi	12dd0 <abort@plt+0x28f0>
   12dc4:	add	r8, r8, r7
   12dc8:	sub	r5, r5, r7
   12dcc:	b	12cbc <abort@plt+0x27dc>
   12dd0:	mov	r2, r6
   12dd4:	bic	r1, r1, #63	; 0x3f
   12dd8:	mov	r0, r9
   12ddc:	bl	109cc <abort@plt+0x4ec>
   12de0:	ldr	r2, [r6, #40]	; 0x28
   12de4:	and	r2, r2, #63	; 0x3f
   12de8:	str	r2, [r6, #40]	; 0x28
   12dec:	add	r1, r4, r7
   12df0:	bic	r1, r1, #63	; 0x3f
   12df4:	add	r1, r9, r1
   12df8:	mov	r0, r9
   12dfc:	bl	10468 <memcpy@plt>
   12e00:	b	12dc4 <abort@plt+0x28e4>
   12e04:	bic	r4, r5, #63	; 0x3f
   12e08:	mov	r2, r6
   12e0c:	mov	r1, r4
   12e10:	mov	r0, r8
   12e14:	bl	109cc <abort@plt+0x4ec>
   12e18:	add	r8, r8, r4
   12e1c:	and	r5, r5, #63	; 0x3f
   12e20:	b	12d5c <abort@plt+0x287c>
   12e24:	mov	r2, r6
   12e28:	mov	r1, #64	; 0x40
   12e2c:	mov	r0, r7
   12e30:	bl	109cc <abort@plt+0x4ec>
   12e34:	sub	r5, r5, #64	; 0x40
   12e38:	mov	r2, r5
   12e3c:	add	r1, r6, #108	; 0x6c
   12e40:	mov	r0, r7
   12e44:	bl	10468 <memcpy@plt>
   12e48:	b	12d88 <abort@plt+0x28a8>
   12e4c:	push	{r4, r5, r6, lr}
   12e50:	sub	sp, sp, #176	; 0xb0
   12e54:	mov	r5, r0
   12e58:	mov	r6, r1
   12e5c:	mov	r4, r2
   12e60:	add	r0, sp, #4
   12e64:	bl	1088c <abort@plt+0x3ac>
   12e68:	add	r2, sp, #4
   12e6c:	mov	r1, r6
   12e70:	mov	r0, r5
   12e74:	bl	12ca0 <abort@plt+0x27c0>
   12e78:	mov	r1, r4
   12e7c:	add	r0, sp, #4
   12e80:	bl	12c60 <abort@plt+0x2780>
   12e84:	add	sp, sp, #176	; 0xb0
   12e88:	pop	{r4, r5, r6, pc}
   12e8c:	push	{r4, r5, r6, lr}
   12e90:	sub	sp, sp, #176	; 0xb0
   12e94:	mov	r5, r0
   12e98:	mov	r6, r1
   12e9c:	mov	r4, r2
   12ea0:	add	r0, sp, #4
   12ea4:	bl	10900 <abort@plt+0x420>
   12ea8:	add	r2, sp, #4
   12eac:	mov	r1, r6
   12eb0:	mov	r0, r5
   12eb4:	bl	12ca0 <abort@plt+0x27c0>
   12eb8:	mov	r1, r4
   12ebc:	add	r0, sp, #4
   12ec0:	bl	12c80 <abort@plt+0x27a0>
   12ec4:	add	sp, sp, #176	; 0xb0
   12ec8:	pop	{r4, r5, r6, pc}
   12ecc:	push	{r4, lr}
   12ed0:	cmp	r0, #0
   12ed4:	moveq	r0, #1
   12ed8:	cmp	r0, #0
   12edc:	blt	12ee8 <abort@plt+0x2a08>
   12ee0:	bl	10480 <malloc@plt>
   12ee4:	pop	{r4, pc}
   12ee8:	bl	104b0 <__errno_location@plt>
   12eec:	mov	r3, #12
   12ef0:	str	r3, [r0]
   12ef4:	mov	r0, #0
   12ef8:	pop	{r4, pc}
   12efc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   12f00:	mov	r7, r0
   12f04:	ldr	r6, [pc, #72]	; 12f54 <abort@plt+0x2a74>
   12f08:	ldr	r5, [pc, #72]	; 12f58 <abort@plt+0x2a78>
   12f0c:	add	r6, pc, r6
   12f10:	add	r5, pc, r5
   12f14:	sub	r6, r6, r5
   12f18:	mov	r8, r1
   12f1c:	mov	r9, r2
   12f20:	bl	1043c <strtol@plt-0x20>
   12f24:	asrs	r6, r6, #2
   12f28:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   12f2c:	mov	r4, #0
   12f30:	add	r4, r4, #1
   12f34:	ldr	r3, [r5], #4
   12f38:	mov	r2, r9
   12f3c:	mov	r1, r8
   12f40:	mov	r0, r7
   12f44:	blx	r3
   12f48:	cmp	r6, r4
   12f4c:	bne	12f30 <abort@plt+0x2a50>
   12f50:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   12f54:	strdeq	r0, [r1], -ip
   12f58:	strdeq	r0, [r1], -r4
   12f5c:	bx	lr

Disassembly of section .fini:

00012f60 <.fini>:
   12f60:	push	{r3, lr}
   12f64:	pop	{r3, pc}
