Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Nov 28 17:02:49 2022
| Host         : SE104-12 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_baxys_timing_summary_routed.rpt -pb top_baxys_timing_summary_routed.pb -rpx top_baxys_timing_summary_routed.rpx -warn_on_violation
| Design       : top_baxys
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (421)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (928)
5. checking no_input_delay (16)
6. checking no_output_delay (42)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (421)
--------------------------
 There are 17 register/latch pins with no clock driven by root clock pin: S15 (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ColorGen/clock/clk_tmp_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: clk25Hz/clk_tmp_reg/Q (HIGH)

 There are 367 register/latch pins with no clock driven by root clock pin: clk25MHz/buff_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (928)
--------------------------------------------------
 There are 928 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (16)
-------------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (42)
--------------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.693        0.000                      0                   46        0.120        0.000                      0                   46        4.500        0.000                       0                    47  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.693        0.000                      0                   46        0.120        0.000                      0                   46        4.500        0.000                       0                    47  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.693ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.693ns  (required time - arrival time)
  Source:                 ColorGen/clock/CPT_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ColorGen/clock/CPT_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.250ns  (logic 1.986ns (46.731%)  route 2.264ns (53.269%))
  Logic Levels:           8  (CARRY4=6 LUT5=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.566     5.087    ColorGen/clock/clk100_IBUF_BUFG
    SLICE_X30Y49         FDCE                                         r  ColorGen/clock/CPT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  ColorGen/clock/CPT_reg[11]/Q
                         net (fo=2, routed)           1.127     6.732    ColorGen/clock/CPT_reg[11]
    SLICE_X31Y50         LUT5 (Prop_lut5_I2_O)        0.124     6.856 f  ColorGen/clock/clk_tmp_i_3__0/O
                         net (fo=23, routed)          1.136     7.992    ColorGen/clock/clk_tmp_i_3__0_n_0
    SLICE_X30Y47         LUT5 (Prop_lut5_I1_O)        0.124     8.116 r  ColorGen/clock/CPT[0]_i_5__0/O
                         net (fo=1, routed)           0.000     8.116    ColorGen/clock/CPT[0]_i_5__0_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.649 r  ColorGen/clock/CPT_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.649    ColorGen/clock/CPT_reg[0]_i_1__0_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.766 r  ColorGen/clock/CPT_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.766    ColorGen/clock/CPT_reg[4]_i_1__0_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.883 r  ColorGen/clock/CPT_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     8.884    ColorGen/clock/CPT_reg[8]_i_1__0_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.001 r  ColorGen/clock/CPT_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.001    ColorGen/clock/CPT_reg[12]_i_1__0_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.118 r  ColorGen/clock/CPT_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.118    ColorGen/clock/CPT_reg[16]_i_1__0_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.337 r  ColorGen/clock/CPT_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     9.337    ColorGen/clock/CPT_reg[20]_i_1__0_n_7
    SLICE_X30Y52         FDCE                                         r  ColorGen/clock/CPT_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.436    14.777    ColorGen/clock/clk100_IBUF_BUFG
    SLICE_X30Y52         FDCE                                         r  ColorGen/clock/CPT_reg[20]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X30Y52         FDCE (Setup_fdce_C_D)        0.109    15.030    ColorGen/clock/CPT_reg[20]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                          -9.337    
  -------------------------------------------------------------------
                         slack                                  5.693    

Slack (MET) :             5.706ns  (required time - arrival time)
  Source:                 ColorGen/clock/CPT_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ColorGen/clock/CPT_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.237ns  (logic 1.973ns (46.567%)  route 2.264ns (53.433%))
  Logic Levels:           7  (CARRY4=5 LUT5=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.566     5.087    ColorGen/clock/clk100_IBUF_BUFG
    SLICE_X30Y49         FDCE                                         r  ColorGen/clock/CPT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  ColorGen/clock/CPT_reg[11]/Q
                         net (fo=2, routed)           1.127     6.732    ColorGen/clock/CPT_reg[11]
    SLICE_X31Y50         LUT5 (Prop_lut5_I2_O)        0.124     6.856 f  ColorGen/clock/clk_tmp_i_3__0/O
                         net (fo=23, routed)          1.136     7.992    ColorGen/clock/clk_tmp_i_3__0_n_0
    SLICE_X30Y47         LUT5 (Prop_lut5_I1_O)        0.124     8.116 r  ColorGen/clock/CPT[0]_i_5__0/O
                         net (fo=1, routed)           0.000     8.116    ColorGen/clock/CPT[0]_i_5__0_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.649 r  ColorGen/clock/CPT_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.649    ColorGen/clock/CPT_reg[0]_i_1__0_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.766 r  ColorGen/clock/CPT_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.766    ColorGen/clock/CPT_reg[4]_i_1__0_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.883 r  ColorGen/clock/CPT_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     8.884    ColorGen/clock/CPT_reg[8]_i_1__0_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.001 r  ColorGen/clock/CPT_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.001    ColorGen/clock/CPT_reg[12]_i_1__0_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.324 r  ColorGen/clock/CPT_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     9.324    ColorGen/clock/CPT_reg[16]_i_1__0_n_6
    SLICE_X30Y51         FDCE                                         r  ColorGen/clock/CPT_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.436    14.777    ColorGen/clock/clk100_IBUF_BUFG
    SLICE_X30Y51         FDCE                                         r  ColorGen/clock/CPT_reg[17]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X30Y51         FDCE (Setup_fdce_C_D)        0.109    15.030    ColorGen/clock/CPT_reg[17]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                          -9.324    
  -------------------------------------------------------------------
                         slack                                  5.706    

Slack (MET) :             5.714ns  (required time - arrival time)
  Source:                 ColorGen/clock/CPT_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ColorGen/clock/CPT_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 1.965ns (46.466%)  route 2.264ns (53.534%))
  Logic Levels:           7  (CARRY4=5 LUT5=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.566     5.087    ColorGen/clock/clk100_IBUF_BUFG
    SLICE_X30Y49         FDCE                                         r  ColorGen/clock/CPT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  ColorGen/clock/CPT_reg[11]/Q
                         net (fo=2, routed)           1.127     6.732    ColorGen/clock/CPT_reg[11]
    SLICE_X31Y50         LUT5 (Prop_lut5_I2_O)        0.124     6.856 f  ColorGen/clock/clk_tmp_i_3__0/O
                         net (fo=23, routed)          1.136     7.992    ColorGen/clock/clk_tmp_i_3__0_n_0
    SLICE_X30Y47         LUT5 (Prop_lut5_I1_O)        0.124     8.116 r  ColorGen/clock/CPT[0]_i_5__0/O
                         net (fo=1, routed)           0.000     8.116    ColorGen/clock/CPT[0]_i_5__0_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.649 r  ColorGen/clock/CPT_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.649    ColorGen/clock/CPT_reg[0]_i_1__0_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.766 r  ColorGen/clock/CPT_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.766    ColorGen/clock/CPT_reg[4]_i_1__0_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.883 r  ColorGen/clock/CPT_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     8.884    ColorGen/clock/CPT_reg[8]_i_1__0_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.001 r  ColorGen/clock/CPT_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.001    ColorGen/clock/CPT_reg[12]_i_1__0_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.316 r  ColorGen/clock/CPT_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     9.316    ColorGen/clock/CPT_reg[16]_i_1__0_n_4
    SLICE_X30Y51         FDCE                                         r  ColorGen/clock/CPT_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.436    14.777    ColorGen/clock/clk100_IBUF_BUFG
    SLICE_X30Y51         FDCE                                         r  ColorGen/clock/CPT_reg[19]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X30Y51         FDCE (Setup_fdce_C_D)        0.109    15.030    ColorGen/clock/CPT_reg[19]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                          -9.316    
  -------------------------------------------------------------------
                         slack                                  5.714    

Slack (MET) :             5.790ns  (required time - arrival time)
  Source:                 ColorGen/clock/CPT_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ColorGen/clock/CPT_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.153ns  (logic 1.889ns (45.486%)  route 2.264ns (54.514%))
  Logic Levels:           7  (CARRY4=5 LUT5=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.566     5.087    ColorGen/clock/clk100_IBUF_BUFG
    SLICE_X30Y49         FDCE                                         r  ColorGen/clock/CPT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  ColorGen/clock/CPT_reg[11]/Q
                         net (fo=2, routed)           1.127     6.732    ColorGen/clock/CPT_reg[11]
    SLICE_X31Y50         LUT5 (Prop_lut5_I2_O)        0.124     6.856 f  ColorGen/clock/clk_tmp_i_3__0/O
                         net (fo=23, routed)          1.136     7.992    ColorGen/clock/clk_tmp_i_3__0_n_0
    SLICE_X30Y47         LUT5 (Prop_lut5_I1_O)        0.124     8.116 r  ColorGen/clock/CPT[0]_i_5__0/O
                         net (fo=1, routed)           0.000     8.116    ColorGen/clock/CPT[0]_i_5__0_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.649 r  ColorGen/clock/CPT_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.649    ColorGen/clock/CPT_reg[0]_i_1__0_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.766 r  ColorGen/clock/CPT_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.766    ColorGen/clock/CPT_reg[4]_i_1__0_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.883 r  ColorGen/clock/CPT_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     8.884    ColorGen/clock/CPT_reg[8]_i_1__0_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.001 r  ColorGen/clock/CPT_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.001    ColorGen/clock/CPT_reg[12]_i_1__0_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.240 r  ColorGen/clock/CPT_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     9.240    ColorGen/clock/CPT_reg[16]_i_1__0_n_5
    SLICE_X30Y51         FDCE                                         r  ColorGen/clock/CPT_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.436    14.777    ColorGen/clock/clk100_IBUF_BUFG
    SLICE_X30Y51         FDCE                                         r  ColorGen/clock/CPT_reg[18]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X30Y51         FDCE (Setup_fdce_C_D)        0.109    15.030    ColorGen/clock/CPT_reg[18]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                          -9.240    
  -------------------------------------------------------------------
                         slack                                  5.790    

Slack (MET) :             5.810ns  (required time - arrival time)
  Source:                 ColorGen/clock/CPT_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ColorGen/clock/CPT_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.133ns  (logic 1.869ns (45.223%)  route 2.264ns (54.777%))
  Logic Levels:           7  (CARRY4=5 LUT5=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.566     5.087    ColorGen/clock/clk100_IBUF_BUFG
    SLICE_X30Y49         FDCE                                         r  ColorGen/clock/CPT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  ColorGen/clock/CPT_reg[11]/Q
                         net (fo=2, routed)           1.127     6.732    ColorGen/clock/CPT_reg[11]
    SLICE_X31Y50         LUT5 (Prop_lut5_I2_O)        0.124     6.856 f  ColorGen/clock/clk_tmp_i_3__0/O
                         net (fo=23, routed)          1.136     7.992    ColorGen/clock/clk_tmp_i_3__0_n_0
    SLICE_X30Y47         LUT5 (Prop_lut5_I1_O)        0.124     8.116 r  ColorGen/clock/CPT[0]_i_5__0/O
                         net (fo=1, routed)           0.000     8.116    ColorGen/clock/CPT[0]_i_5__0_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.649 r  ColorGen/clock/CPT_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.649    ColorGen/clock/CPT_reg[0]_i_1__0_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.766 r  ColorGen/clock/CPT_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.766    ColorGen/clock/CPT_reg[4]_i_1__0_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.883 r  ColorGen/clock/CPT_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     8.884    ColorGen/clock/CPT_reg[8]_i_1__0_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.001 r  ColorGen/clock/CPT_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.001    ColorGen/clock/CPT_reg[12]_i_1__0_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.220 r  ColorGen/clock/CPT_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     9.220    ColorGen/clock/CPT_reg[16]_i_1__0_n_7
    SLICE_X30Y51         FDCE                                         r  ColorGen/clock/CPT_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.436    14.777    ColorGen/clock/clk100_IBUF_BUFG
    SLICE_X30Y51         FDCE                                         r  ColorGen/clock/CPT_reg[16]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X30Y51         FDCE (Setup_fdce_C_D)        0.109    15.030    ColorGen/clock/CPT_reg[16]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                          -9.220    
  -------------------------------------------------------------------
                         slack                                  5.810    

Slack (MET) :             5.823ns  (required time - arrival time)
  Source:                 ColorGen/clock/CPT_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ColorGen/clock/CPT_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.120ns  (logic 1.856ns (45.050%)  route 2.264ns (54.950%))
  Logic Levels:           6  (CARRY4=4 LUT5=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.566     5.087    ColorGen/clock/clk100_IBUF_BUFG
    SLICE_X30Y49         FDCE                                         r  ColorGen/clock/CPT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  ColorGen/clock/CPT_reg[11]/Q
                         net (fo=2, routed)           1.127     6.732    ColorGen/clock/CPT_reg[11]
    SLICE_X31Y50         LUT5 (Prop_lut5_I2_O)        0.124     6.856 f  ColorGen/clock/clk_tmp_i_3__0/O
                         net (fo=23, routed)          1.136     7.992    ColorGen/clock/clk_tmp_i_3__0_n_0
    SLICE_X30Y47         LUT5 (Prop_lut5_I1_O)        0.124     8.116 r  ColorGen/clock/CPT[0]_i_5__0/O
                         net (fo=1, routed)           0.000     8.116    ColorGen/clock/CPT[0]_i_5__0_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.649 r  ColorGen/clock/CPT_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.649    ColorGen/clock/CPT_reg[0]_i_1__0_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.766 r  ColorGen/clock/CPT_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.766    ColorGen/clock/CPT_reg[4]_i_1__0_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.883 r  ColorGen/clock/CPT_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     8.884    ColorGen/clock/CPT_reg[8]_i_1__0_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.207 r  ColorGen/clock/CPT_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     9.207    ColorGen/clock/CPT_reg[12]_i_1__0_n_6
    SLICE_X30Y50         FDCE                                         r  ColorGen/clock/CPT_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.436    14.777    ColorGen/clock/clk100_IBUF_BUFG
    SLICE_X30Y50         FDCE                                         r  ColorGen/clock/CPT_reg[13]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X30Y50         FDCE (Setup_fdce_C_D)        0.109    15.030    ColorGen/clock/CPT_reg[13]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                          -9.207    
  -------------------------------------------------------------------
                         slack                                  5.823    

Slack (MET) :             5.831ns  (required time - arrival time)
  Source:                 ColorGen/clock/CPT_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ColorGen/clock/CPT_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.112ns  (logic 1.848ns (44.943%)  route 2.264ns (55.057%))
  Logic Levels:           6  (CARRY4=4 LUT5=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.566     5.087    ColorGen/clock/clk100_IBUF_BUFG
    SLICE_X30Y49         FDCE                                         r  ColorGen/clock/CPT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  ColorGen/clock/CPT_reg[11]/Q
                         net (fo=2, routed)           1.127     6.732    ColorGen/clock/CPT_reg[11]
    SLICE_X31Y50         LUT5 (Prop_lut5_I2_O)        0.124     6.856 f  ColorGen/clock/clk_tmp_i_3__0/O
                         net (fo=23, routed)          1.136     7.992    ColorGen/clock/clk_tmp_i_3__0_n_0
    SLICE_X30Y47         LUT5 (Prop_lut5_I1_O)        0.124     8.116 r  ColorGen/clock/CPT[0]_i_5__0/O
                         net (fo=1, routed)           0.000     8.116    ColorGen/clock/CPT[0]_i_5__0_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.649 r  ColorGen/clock/CPT_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.649    ColorGen/clock/CPT_reg[0]_i_1__0_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.766 r  ColorGen/clock/CPT_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.766    ColorGen/clock/CPT_reg[4]_i_1__0_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.883 r  ColorGen/clock/CPT_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     8.884    ColorGen/clock/CPT_reg[8]_i_1__0_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.199 r  ColorGen/clock/CPT_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     9.199    ColorGen/clock/CPT_reg[12]_i_1__0_n_4
    SLICE_X30Y50         FDCE                                         r  ColorGen/clock/CPT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.436    14.777    ColorGen/clock/clk100_IBUF_BUFG
    SLICE_X30Y50         FDCE                                         r  ColorGen/clock/CPT_reg[15]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X30Y50         FDCE (Setup_fdce_C_D)        0.109    15.030    ColorGen/clock/CPT_reg[15]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                          -9.199    
  -------------------------------------------------------------------
                         slack                                  5.831    

Slack (MET) :             5.907ns  (required time - arrival time)
  Source:                 ColorGen/clock/CPT_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ColorGen/clock/CPT_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.036ns  (logic 1.772ns (43.906%)  route 2.264ns (56.094%))
  Logic Levels:           6  (CARRY4=4 LUT5=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.566     5.087    ColorGen/clock/clk100_IBUF_BUFG
    SLICE_X30Y49         FDCE                                         r  ColorGen/clock/CPT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  ColorGen/clock/CPT_reg[11]/Q
                         net (fo=2, routed)           1.127     6.732    ColorGen/clock/CPT_reg[11]
    SLICE_X31Y50         LUT5 (Prop_lut5_I2_O)        0.124     6.856 f  ColorGen/clock/clk_tmp_i_3__0/O
                         net (fo=23, routed)          1.136     7.992    ColorGen/clock/clk_tmp_i_3__0_n_0
    SLICE_X30Y47         LUT5 (Prop_lut5_I1_O)        0.124     8.116 r  ColorGen/clock/CPT[0]_i_5__0/O
                         net (fo=1, routed)           0.000     8.116    ColorGen/clock/CPT[0]_i_5__0_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.649 r  ColorGen/clock/CPT_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.649    ColorGen/clock/CPT_reg[0]_i_1__0_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.766 r  ColorGen/clock/CPT_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.766    ColorGen/clock/CPT_reg[4]_i_1__0_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.883 r  ColorGen/clock/CPT_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     8.884    ColorGen/clock/CPT_reg[8]_i_1__0_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.123 r  ColorGen/clock/CPT_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     9.123    ColorGen/clock/CPT_reg[12]_i_1__0_n_5
    SLICE_X30Y50         FDCE                                         r  ColorGen/clock/CPT_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.436    14.777    ColorGen/clock/clk100_IBUF_BUFG
    SLICE_X30Y50         FDCE                                         r  ColorGen/clock/CPT_reg[14]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X30Y50         FDCE (Setup_fdce_C_D)        0.109    15.030    ColorGen/clock/CPT_reg[14]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                          -9.123    
  -------------------------------------------------------------------
                         slack                                  5.907    

Slack (MET) :             5.927ns  (required time - arrival time)
  Source:                 ColorGen/clock/CPT_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ColorGen/clock/CPT_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.016ns  (logic 1.752ns (43.627%)  route 2.264ns (56.373%))
  Logic Levels:           6  (CARRY4=4 LUT5=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.566     5.087    ColorGen/clock/clk100_IBUF_BUFG
    SLICE_X30Y49         FDCE                                         r  ColorGen/clock/CPT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  ColorGen/clock/CPT_reg[11]/Q
                         net (fo=2, routed)           1.127     6.732    ColorGen/clock/CPT_reg[11]
    SLICE_X31Y50         LUT5 (Prop_lut5_I2_O)        0.124     6.856 f  ColorGen/clock/clk_tmp_i_3__0/O
                         net (fo=23, routed)          1.136     7.992    ColorGen/clock/clk_tmp_i_3__0_n_0
    SLICE_X30Y47         LUT5 (Prop_lut5_I1_O)        0.124     8.116 r  ColorGen/clock/CPT[0]_i_5__0/O
                         net (fo=1, routed)           0.000     8.116    ColorGen/clock/CPT[0]_i_5__0_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.649 r  ColorGen/clock/CPT_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.649    ColorGen/clock/CPT_reg[0]_i_1__0_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.766 r  ColorGen/clock/CPT_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.766    ColorGen/clock/CPT_reg[4]_i_1__0_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.883 r  ColorGen/clock/CPT_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     8.884    ColorGen/clock/CPT_reg[8]_i_1__0_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.103 r  ColorGen/clock/CPT_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     9.103    ColorGen/clock/CPT_reg[12]_i_1__0_n_7
    SLICE_X30Y50         FDCE                                         r  ColorGen/clock/CPT_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.436    14.777    ColorGen/clock/clk100_IBUF_BUFG
    SLICE_X30Y50         FDCE                                         r  ColorGen/clock/CPT_reg[12]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X30Y50         FDCE (Setup_fdce_C_D)        0.109    15.030    ColorGen/clock/CPT_reg[12]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                          -9.103    
  -------------------------------------------------------------------
                         slack                                  5.927    

Slack (MET) :             6.051ns  (required time - arrival time)
  Source:                 clk25Hz/CPT_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk25Hz/CPT_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.952ns  (logic 1.915ns (48.459%)  route 2.037ns (51.541%))
  Logic Levels:           8  (CARRY4=6 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.564     5.085    clk25Hz/clk100_IBUF_BUFG
    SLICE_X35Y45         FDCE                                         r  clk25Hz/CPT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  clk25Hz/CPT_reg[11]/Q
                         net (fo=2, routed)           0.832     6.374    clk25Hz/CPT_reg[11]
    SLICE_X34Y46         LUT5 (Prop_lut5_I2_O)        0.124     6.498 f  clk25Hz/clk_tmp_i_4/O
                         net (fo=23, routed)          1.205     7.702    clk25Hz/clk_tmp_i_4_n_0
    SLICE_X35Y43         LUT5 (Prop_lut5_I1_O)        0.124     7.826 r  clk25Hz/CPT[0]_i_6/O
                         net (fo=1, routed)           0.000     7.826    clk25Hz/CPT[0]_i_6_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.358 r  clk25Hz/CPT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.358    clk25Hz/CPT_reg[0]_i_1_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.472 r  clk25Hz/CPT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.472    clk25Hz/CPT_reg[4]_i_1_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.586 r  clk25Hz/CPT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.586    clk25Hz/CPT_reg[8]_i_1_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.700 r  clk25Hz/CPT_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.700    clk25Hz/CPT_reg[12]_i_1_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.814 r  clk25Hz/CPT_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.814    clk25Hz/CPT_reg[16]_i_1_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.037 r  clk25Hz/CPT_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.037    clk25Hz/CPT_reg[20]_i_1_n_7
    SLICE_X35Y48         FDCE                                         r  clk25Hz/CPT_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.445    14.786    clk25Hz/clk100_IBUF_BUFG
    SLICE_X35Y48         FDCE                                         r  clk25Hz/CPT_reg[20]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y48         FDCE (Setup_fdce_C_D)        0.062    15.088    clk25Hz/CPT_reg[20]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -9.037    
  -------------------------------------------------------------------
                         slack                                  6.051    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 ColorGen/clock/CPT_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ColorGen/clock/CPT_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.371ns (71.219%)  route 0.150ns (28.781%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.564     1.447    ColorGen/clock/clk100_IBUF_BUFG
    SLICE_X30Y49         FDCE                                         r  ColorGen/clock/CPT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  ColorGen/clock/CPT_reg[11]/Q
                         net (fo=2, routed)           0.149     1.760    ColorGen/clock/CPT_reg[11]
    SLICE_X30Y49         LUT5 (Prop_lut5_I4_O)        0.045     1.805 r  ColorGen/clock/CPT[8]_i_2__0/O
                         net (fo=1, routed)           0.000     1.805    ColorGen/clock/CPT[8]_i_2__0_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.914 r  ColorGen/clock/CPT_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.915    ColorGen/clock/CPT_reg[8]_i_1__0_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.968 r  ColorGen/clock/CPT_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.968    ColorGen/clock/CPT_reg[12]_i_1__0_n_7
    SLICE_X30Y50         FDCE                                         r  ColorGen/clock/CPT_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.830     1.958    ColorGen/clock/clk100_IBUF_BUFG
    SLICE_X30Y50         FDCE                                         r  ColorGen/clock/CPT_reg[12]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y50         FDCE (Hold_fdce_C_D)         0.134     1.848    ColorGen/clock/CPT_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 ColorGen/clock/CPT_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ColorGen/clock/CPT_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.384ns (71.919%)  route 0.150ns (28.081%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.564     1.447    ColorGen/clock/clk100_IBUF_BUFG
    SLICE_X30Y49         FDCE                                         r  ColorGen/clock/CPT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  ColorGen/clock/CPT_reg[11]/Q
                         net (fo=2, routed)           0.149     1.760    ColorGen/clock/CPT_reg[11]
    SLICE_X30Y49         LUT5 (Prop_lut5_I4_O)        0.045     1.805 r  ColorGen/clock/CPT[8]_i_2__0/O
                         net (fo=1, routed)           0.000     1.805    ColorGen/clock/CPT[8]_i_2__0_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.914 r  ColorGen/clock/CPT_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.915    ColorGen/clock/CPT_reg[8]_i_1__0_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.981 r  ColorGen/clock/CPT_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.981    ColorGen/clock/CPT_reg[12]_i_1__0_n_5
    SLICE_X30Y50         FDCE                                         r  ColorGen/clock/CPT_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.830     1.958    ColorGen/clock/clk100_IBUF_BUFG
    SLICE_X30Y50         FDCE                                         r  ColorGen/clock/CPT_reg[14]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y50         FDCE (Hold_fdce_C_D)         0.134     1.848    ColorGen/clock/CPT_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 ColorGen/clock/CPT_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ColorGen/clock/CPT_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.407ns (73.079%)  route 0.150ns (26.921%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.564     1.447    ColorGen/clock/clk100_IBUF_BUFG
    SLICE_X30Y49         FDCE                                         r  ColorGen/clock/CPT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  ColorGen/clock/CPT_reg[11]/Q
                         net (fo=2, routed)           0.149     1.760    ColorGen/clock/CPT_reg[11]
    SLICE_X30Y49         LUT5 (Prop_lut5_I4_O)        0.045     1.805 r  ColorGen/clock/CPT[8]_i_2__0/O
                         net (fo=1, routed)           0.000     1.805    ColorGen/clock/CPT[8]_i_2__0_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.914 r  ColorGen/clock/CPT_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.915    ColorGen/clock/CPT_reg[8]_i_1__0_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.004 r  ColorGen/clock/CPT_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.004    ColorGen/clock/CPT_reg[12]_i_1__0_n_6
    SLICE_X30Y50         FDCE                                         r  ColorGen/clock/CPT_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.830     1.958    ColorGen/clock/clk100_IBUF_BUFG
    SLICE_X30Y50         FDCE                                         r  ColorGen/clock/CPT_reg[13]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y50         FDCE (Hold_fdce_C_D)         0.134     1.848    ColorGen/clock/CPT_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 ColorGen/clock/CPT_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ColorGen/clock/CPT_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.409ns (73.175%)  route 0.150ns (26.825%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.564     1.447    ColorGen/clock/clk100_IBUF_BUFG
    SLICE_X30Y49         FDCE                                         r  ColorGen/clock/CPT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  ColorGen/clock/CPT_reg[11]/Q
                         net (fo=2, routed)           0.149     1.760    ColorGen/clock/CPT_reg[11]
    SLICE_X30Y49         LUT5 (Prop_lut5_I4_O)        0.045     1.805 r  ColorGen/clock/CPT[8]_i_2__0/O
                         net (fo=1, routed)           0.000     1.805    ColorGen/clock/CPT[8]_i_2__0_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.914 r  ColorGen/clock/CPT_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.915    ColorGen/clock/CPT_reg[8]_i_1__0_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.006 r  ColorGen/clock/CPT_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.006    ColorGen/clock/CPT_reg[12]_i_1__0_n_4
    SLICE_X30Y50         FDCE                                         r  ColorGen/clock/CPT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.830     1.958    ColorGen/clock/clk100_IBUF_BUFG
    SLICE_X30Y50         FDCE                                         r  ColorGen/clock/CPT_reg[15]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y50         FDCE (Hold_fdce_C_D)         0.134     1.848    ColorGen/clock/CPT_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 ColorGen/clock/CPT_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ColorGen/clock/CPT_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.411ns (73.271%)  route 0.150ns (26.729%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.564     1.447    ColorGen/clock/clk100_IBUF_BUFG
    SLICE_X30Y49         FDCE                                         r  ColorGen/clock/CPT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  ColorGen/clock/CPT_reg[11]/Q
                         net (fo=2, routed)           0.149     1.760    ColorGen/clock/CPT_reg[11]
    SLICE_X30Y49         LUT5 (Prop_lut5_I4_O)        0.045     1.805 r  ColorGen/clock/CPT[8]_i_2__0/O
                         net (fo=1, routed)           0.000     1.805    ColorGen/clock/CPT[8]_i_2__0_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.914 r  ColorGen/clock/CPT_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.915    ColorGen/clock/CPT_reg[8]_i_1__0_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.955 r  ColorGen/clock/CPT_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.955    ColorGen/clock/CPT_reg[12]_i_1__0_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.008 r  ColorGen/clock/CPT_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.008    ColorGen/clock/CPT_reg[16]_i_1__0_n_7
    SLICE_X30Y51         FDCE                                         r  ColorGen/clock/CPT_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.830     1.958    ColorGen/clock/clk100_IBUF_BUFG
    SLICE_X30Y51         FDCE                                         r  ColorGen/clock/CPT_reg[16]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y51         FDCE (Hold_fdce_C_D)         0.134     1.848    ColorGen/clock/CPT_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 ColorGen/clock/CPT_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ColorGen/clock/CPT_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.424ns (73.876%)  route 0.150ns (26.124%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.564     1.447    ColorGen/clock/clk100_IBUF_BUFG
    SLICE_X30Y49         FDCE                                         r  ColorGen/clock/CPT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  ColorGen/clock/CPT_reg[11]/Q
                         net (fo=2, routed)           0.149     1.760    ColorGen/clock/CPT_reg[11]
    SLICE_X30Y49         LUT5 (Prop_lut5_I4_O)        0.045     1.805 r  ColorGen/clock/CPT[8]_i_2__0/O
                         net (fo=1, routed)           0.000     1.805    ColorGen/clock/CPT[8]_i_2__0_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.914 r  ColorGen/clock/CPT_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.915    ColorGen/clock/CPT_reg[8]_i_1__0_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.955 r  ColorGen/clock/CPT_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.955    ColorGen/clock/CPT_reg[12]_i_1__0_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.021 r  ColorGen/clock/CPT_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.021    ColorGen/clock/CPT_reg[16]_i_1__0_n_5
    SLICE_X30Y51         FDCE                                         r  ColorGen/clock/CPT_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.830     1.958    ColorGen/clock/clk100_IBUF_BUFG
    SLICE_X30Y51         FDCE                                         r  ColorGen/clock/CPT_reg[18]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y51         FDCE (Hold_fdce_C_D)         0.134     1.848    ColorGen/clock/CPT_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 ColorGen/clock/CPT_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ColorGen/clock/CPT_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.447ns (74.883%)  route 0.150ns (25.117%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.564     1.447    ColorGen/clock/clk100_IBUF_BUFG
    SLICE_X30Y49         FDCE                                         r  ColorGen/clock/CPT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  ColorGen/clock/CPT_reg[11]/Q
                         net (fo=2, routed)           0.149     1.760    ColorGen/clock/CPT_reg[11]
    SLICE_X30Y49         LUT5 (Prop_lut5_I4_O)        0.045     1.805 r  ColorGen/clock/CPT[8]_i_2__0/O
                         net (fo=1, routed)           0.000     1.805    ColorGen/clock/CPT[8]_i_2__0_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.914 r  ColorGen/clock/CPT_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.915    ColorGen/clock/CPT_reg[8]_i_1__0_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.955 r  ColorGen/clock/CPT_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.955    ColorGen/clock/CPT_reg[12]_i_1__0_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.044 r  ColorGen/clock/CPT_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.044    ColorGen/clock/CPT_reg[16]_i_1__0_n_6
    SLICE_X30Y51         FDCE                                         r  ColorGen/clock/CPT_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.830     1.958    ColorGen/clock/clk100_IBUF_BUFG
    SLICE_X30Y51         FDCE                                         r  ColorGen/clock/CPT_reg[17]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y51         FDCE (Hold_fdce_C_D)         0.134     1.848    ColorGen/clock/CPT_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 ColorGen/clock/CPT_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ColorGen/clock/CPT_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.449ns (74.967%)  route 0.150ns (25.033%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.564     1.447    ColorGen/clock/clk100_IBUF_BUFG
    SLICE_X30Y49         FDCE                                         r  ColorGen/clock/CPT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  ColorGen/clock/CPT_reg[11]/Q
                         net (fo=2, routed)           0.149     1.760    ColorGen/clock/CPT_reg[11]
    SLICE_X30Y49         LUT5 (Prop_lut5_I4_O)        0.045     1.805 r  ColorGen/clock/CPT[8]_i_2__0/O
                         net (fo=1, routed)           0.000     1.805    ColorGen/clock/CPT[8]_i_2__0_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.914 r  ColorGen/clock/CPT_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.915    ColorGen/clock/CPT_reg[8]_i_1__0_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.955 r  ColorGen/clock/CPT_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.955    ColorGen/clock/CPT_reg[12]_i_1__0_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.046 r  ColorGen/clock/CPT_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.046    ColorGen/clock/CPT_reg[16]_i_1__0_n_4
    SLICE_X30Y51         FDCE                                         r  ColorGen/clock/CPT_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.830     1.958    ColorGen/clock/clk100_IBUF_BUFG
    SLICE_X30Y51         FDCE                                         r  ColorGen/clock/CPT_reg[19]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y51         FDCE (Hold_fdce_C_D)         0.134     1.848    ColorGen/clock/CPT_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 ColorGen/clock/CPT_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ColorGen/clock/CPT_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.451ns (75.050%)  route 0.150ns (24.950%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.564     1.447    ColorGen/clock/clk100_IBUF_BUFG
    SLICE_X30Y49         FDCE                                         r  ColorGen/clock/CPT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  ColorGen/clock/CPT_reg[11]/Q
                         net (fo=2, routed)           0.149     1.760    ColorGen/clock/CPT_reg[11]
    SLICE_X30Y49         LUT5 (Prop_lut5_I4_O)        0.045     1.805 r  ColorGen/clock/CPT[8]_i_2__0/O
                         net (fo=1, routed)           0.000     1.805    ColorGen/clock/CPT[8]_i_2__0_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.914 r  ColorGen/clock/CPT_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.915    ColorGen/clock/CPT_reg[8]_i_1__0_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.955 r  ColorGen/clock/CPT_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.955    ColorGen/clock/CPT_reg[12]_i_1__0_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.995 r  ColorGen/clock/CPT_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.995    ColorGen/clock/CPT_reg[16]_i_1__0_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.048 r  ColorGen/clock/CPT_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.048    ColorGen/clock/CPT_reg[20]_i_1__0_n_7
    SLICE_X30Y52         FDCE                                         r  ColorGen/clock/CPT_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.830     1.958    ColorGen/clock/clk100_IBUF_BUFG
    SLICE_X30Y52         FDCE                                         r  ColorGen/clock/CPT_reg[20]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y52         FDCE (Hold_fdce_C_D)         0.134     1.848    ColorGen/clock/CPT_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 ColorGen/clock/CPT_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ColorGen/clock/CPT_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.320ns (51.580%)  route 0.300ns (48.420%))
  Logic Levels:           3  (CARRY4=1 LUT5=2)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.562     1.445    ColorGen/clock/clk100_IBUF_BUFG
    SLICE_X30Y50         FDCE                                         r  ColorGen/clock/CPT_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  ColorGen/clock/CPT_reg[14]/Q
                         net (fo=2, routed)           0.061     1.670    ColorGen/clock/CPT_reg[14]
    SLICE_X31Y50         LUT5 (Prop_lut5_I1_O)        0.045     1.715 f  ColorGen/clock/clk_tmp_i_3__0/O
                         net (fo=23, routed)          0.239     1.955    ColorGen/clock/clk_tmp_i_3__0_n_0
    SLICE_X30Y49         LUT5 (Prop_lut5_I1_O)        0.045     2.000 r  ColorGen/clock/CPT[8]_i_4__0/O
                         net (fo=1, routed)           0.000     2.000    ColorGen/clock/CPT[8]_i_4__0_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.066 r  ColorGen/clock/CPT_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.066    ColorGen/clock/CPT_reg[8]_i_1__0_n_6
    SLICE_X30Y49         FDCE                                         r  ColorGen/clock/CPT_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.833     1.960    ColorGen/clock/clk100_IBUF_BUFG
    SLICE_X30Y49         FDCE                                         r  ColorGen/clock/CPT_reg[9]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X30Y49         FDCE (Hold_fdce_C_D)         0.134     1.850    ColorGen/clock/CPT_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.215    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk100_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y49   ColorGen/clock/CPT_reg[9]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X31Y50   ColorGen/clock/clk_tmp_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y43   clk25Hz/CPT_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y45   clk25Hz/CPT_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y45   clk25Hz/CPT_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   clk25Hz/CPT_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   clk25Hz/CPT_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   clk25Hz/CPT_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   clk25Hz/CPT_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y49   ColorGen/clock/CPT_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y47   ColorGen/clock/CPT_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y49   ColorGen/clock/CPT_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y49   ColorGen/clock/CPT_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   clk25MHz/buff_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   clk25MHz/cpt_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y47   ColorGen/clock/CPT_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y47   ColorGen/clock/CPT_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y47   ColorGen/clock/CPT_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y48   ColorGen/clock/CPT_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y50   ColorGen/clock/clk_tmp_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y50   ColorGen/clock/CPT_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y50   ColorGen/clock/CPT_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y50   ColorGen/clock/CPT_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y50   ColorGen/clock/CPT_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y51   ColorGen/clock/CPT_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y51   ColorGen/clock/CPT_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y51   ColorGen/clock/CPT_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y51   ColorGen/clock/CPT_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y52   ColorGen/clock/CPT_reg[20]/C



