INFO: [VRFC 10-163] Analyzing VHDL file "F:/project_test/project_summary/project_summary.ip_user_files/ip/ahblite_axi_bridge_0/sim/ahblite_axi_bridge_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ahblite_axi_bridge_0
