// Seed: 2838153259
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1,
    input supply1 id_2,
    output logic id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_5,
      id_5
  );
  always @(posedge id_1) begin : LABEL_0
    if (-1) id_3 <= 1;
  end
endmodule
module module_2 #(
    parameter id_0 = 32'd47
) (
    input supply1 _id_0,
    input tri1 id_1,
    input supply1 id_2
);
  logic [id_0  ==  id_0 : 1] id_4;
  ;
  module_0 modCall_1 (
      id_4,
      id_4
  );
endmodule
