TimeQuest Timing Analyzer report for DE0Nano_FreeRTOS
Mon Nov 06 23:45:05 2017
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'u0|sys_pll|sd1|pll7|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 15. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 17. Slow 1200mV 85C Model Hold: 'u0|sys_pll|sd1|pll7|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Recovery: 'u0|sys_pll|sd1|pll7|clk[0]'
 20. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 21. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 22. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 23. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 24. Slow 1200mV 85C Model Removal: 'u0|sys_pll|sd1|pll7|clk[0]'
 25. Slow 1200mV 85C Model Metastability Summary
 26. Slow 1200mV 0C Model Fmax Summary
 27. Slow 1200mV 0C Model Setup Summary
 28. Slow 1200mV 0C Model Hold Summary
 29. Slow 1200mV 0C Model Recovery Summary
 30. Slow 1200mV 0C Model Removal Summary
 31. Slow 1200mV 0C Model Minimum Pulse Width Summary
 32. Slow 1200mV 0C Model Setup: 'u0|sys_pll|sd1|pll7|clk[0]'
 33. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 34. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 35. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 36. Slow 1200mV 0C Model Hold: 'u0|sys_pll|sd1|pll7|clk[0]'
 37. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 38. Slow 1200mV 0C Model Recovery: 'u0|sys_pll|sd1|pll7|clk[0]'
 39. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 40. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 41. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 42. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 43. Slow 1200mV 0C Model Removal: 'u0|sys_pll|sd1|pll7|clk[0]'
 44. Slow 1200mV 0C Model Metastability Summary
 45. Fast 1200mV 0C Model Setup Summary
 46. Fast 1200mV 0C Model Hold Summary
 47. Fast 1200mV 0C Model Recovery Summary
 48. Fast 1200mV 0C Model Removal Summary
 49. Fast 1200mV 0C Model Minimum Pulse Width Summary
 50. Fast 1200mV 0C Model Setup: 'u0|sys_pll|sd1|pll7|clk[0]'
 51. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 52. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 53. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 54. Fast 1200mV 0C Model Hold: 'u0|sys_pll|sd1|pll7|clk[0]'
 55. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 56. Fast 1200mV 0C Model Recovery: 'u0|sys_pll|sd1|pll7|clk[0]'
 57. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 58. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 59. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 60. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 61. Fast 1200mV 0C Model Removal: 'u0|sys_pll|sd1|pll7|clk[0]'
 62. Fast 1200mV 0C Model Metastability Summary
 63. Multicorner Timing Analysis Summary
 64. Board Trace Model Assignments
 65. Input Transition Times
 66. Signal Integrity Metrics (Slow 1200mv 0c Model)
 67. Signal Integrity Metrics (Slow 1200mv 85c Model)
 68. Signal Integrity Metrics (Fast 1200mv 0c Model)
 69. Setup Transfers
 70. Hold Transfers
 71. Recovery Transfers
 72. Removal Transfers
 73. Report TCCS
 74. Report RSKM
 75. Unconstrained Paths Summary
 76. Clock Status Summary
 77. Unconstrained Input Ports
 78. Unconstrained Output Ports
 79. Unconstrained Input Ports
 80. Unconstrained Output Ports
 81. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; DE0Nano_FreeRTOS                                    ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.23        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  22.5%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                                                                           ; Status ; Read at                  ;
+-------------------------------------------------------------------------------------------------------------------------+--------+--------------------------+
; DE0Nano_FreeRTOS.SDC                                                                                                    ; OK     ; Mon Nov 06 23:44:59 2017 ;
; c:/proyecto_nios/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/altera_avalon_st_handshake_clock_crosser.sdc ; OK     ; Mon Nov 06 23:44:59 2017 ;
; c:/proyecto_nios/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/altera_reset_controller.sdc                  ; OK     ; Mon Nov 06 23:44:59 2017 ;
; c:/proyecto_nios/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/niosii_cpu_cpu.sdc                           ; OK     ; Mon Nov 06 23:44:59 2017 ;
+-------------------------------------------------------------------------------------------------------------------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                ;
+----------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------+--------------------------------+
; Clock Name                 ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                       ; Targets                        ;
+----------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------+--------------------------------+
; altera_reserved_tck        ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                              ; { altera_reserved_tck }        ;
; CLOCK_50                   ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                              ; { CLOCK_50 }                   ;
; u0|sys_pll|sd1|pll7|clk[0] ; Generated ; 10.000  ; 100.0 MHz ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; CLOCK_50 ; u0|sys_pll|sd1|pll7|inclk[0] ; { u0|sys_pll|sd1|pll7|clk[0] } ;
; u0|sys_pll|sd1|pll7|clk[1] ; Generated ; 10.000  ; 100.0 MHz ; -1.666 ; 3.334  ; 50.00      ; 1         ; 2           ; -60.0 ;        ;           ;            ; false    ; CLOCK_50 ; u0|sys_pll|sd1|pll7|inclk[0] ; { u0|sys_pll|sd1|pll7|clk[1] } ;
+----------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------+--------------------------------+


+------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                               ;
+------------+-----------------+----------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                 ; Note ;
+------------+-----------------+----------------------------+------+
; 128.07 MHz ; 128.07 MHz      ; u0|sys_pll|sd1|pll7|clk[0] ;      ;
; 154.51 MHz ; 154.51 MHz      ; CLOCK_50                   ;      ;
; 164.91 MHz ; 164.91 MHz      ; altera_reserved_tck        ;      ;
+------------+-----------------+----------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                 ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; u0|sys_pll|sd1|pll7|clk[0] ; 2.192  ; 0.000         ;
; CLOCK_50                   ; 4.145  ; 0.000         ;
; altera_reserved_tck        ; 46.968 ; 0.000         ;
+----------------------------+--------+---------------+


+----------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                 ;
+----------------------------+-------+---------------+
; Clock                      ; Slack ; End Point TNS ;
+----------------------------+-------+---------------+
; CLOCK_50                   ; 0.302 ; 0.000         ;
; u0|sys_pll|sd1|pll7|clk[0] ; 0.342 ; 0.000         ;
; altera_reserved_tck        ; 0.358 ; 0.000         ;
+----------------------------+-------+---------------+


+-----------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary              ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; u0|sys_pll|sd1|pll7|clk[0] ; 4.714  ; 0.000         ;
; CLOCK_50                   ; 16.812 ; 0.000         ;
; altera_reserved_tck        ; 48.316 ; 0.000         ;
+----------------------------+--------+---------------+


+----------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary              ;
+----------------------------+-------+---------------+
; Clock                      ; Slack ; End Point TNS ;
+----------------------------+-------+---------------+
; altera_reserved_tck        ; 1.085 ; 0.000         ;
; CLOCK_50                   ; 1.938 ; 0.000         ;
; u0|sys_pll|sd1|pll7|clk[0] ; 2.213 ; 0.000         ;
+----------------------------+-------+---------------+


+-----------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary   ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; u0|sys_pll|sd1|pll7|clk[0] ; 4.736  ; 0.000         ;
; CLOCK_50                   ; 9.489  ; 0.000         ;
; altera_reserved_tck        ; 49.541 ; 0.000         ;
+----------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u0|sys_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                                                                                                                           ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 2.192 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24]                                                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_valid                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 7.731      ;
; 2.199 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24]                                                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_valid_from_R                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 7.724      ;
; 2.213 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[22]                                                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_valid                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 7.710      ;
; 2.220 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[22]                                                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_valid_from_R                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 7.703      ;
; 2.234 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|rd_address ; niosII:u0|niosII_sdram:sdram|m_addr[3]                                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 7.584      ;
; 2.235 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24]                                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.280      ; 8.040      ;
; 2.256 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[22]                                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.280      ; 8.019      ;
; 2.265 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[20]                                                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_valid                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 7.658      ;
; 2.270 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|rd_address ; niosII:u0|niosII_sdram:sdram|m_addr[6]                                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 7.548      ;
; 2.272 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[20]                                                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_valid_from_R                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 7.651      ;
; 2.282 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|rd_address ; niosII:u0|niosII_sdram:sdram|m_addr[4]                                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.078     ; 7.538      ;
; 2.291 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[5]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[11]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 7.643      ;
; 2.308 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[20]                                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.280      ; 7.967      ;
; 2.310 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24]                                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 7.614      ;
; 2.323 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[5]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[29]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 7.620      ;
; 2.323 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[5]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[31]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 7.620      ;
; 2.323 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[5]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[36]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 7.620      ;
; 2.323 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[5]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[35]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 7.620      ;
; 2.323 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[5]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[34]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 7.620      ;
; 2.323 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[5]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[33]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 7.620      ;
; 2.323 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[5]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[38]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 7.620      ;
; 2.323 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[5]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[37]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 7.620      ;
; 2.331 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24]                                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 7.593      ;
; 2.331 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[22]                                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 7.593      ;
; 2.334 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[3]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[11]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.062     ; 7.599      ;
; 2.349 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|rd_address ; niosII:u0|niosII_sdram:sdram|m_addr[5]                                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 7.468      ;
; 2.352 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[5]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[39]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 7.592      ;
; 2.352 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[22]                                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 7.572      ;
; 2.360 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[5]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[21]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 7.583      ;
; 2.360 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[5]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[29]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 7.583      ;
; 2.360 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[5]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[36]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 7.583      ;
; 2.360 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[5]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[35]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 7.583      ;
; 2.360 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[5]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[34]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 7.583      ;
; 2.360 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[5]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[33]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 7.583      ;
; 2.360 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[5]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[38]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 7.583      ;
; 2.360 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[5]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[37]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 7.583      ;
; 2.366 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[3]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[29]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 7.576      ;
; 2.366 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[3]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[31]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 7.576      ;
; 2.366 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[3]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[36]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 7.576      ;
; 2.366 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[3]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[35]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 7.576      ;
; 2.366 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[3]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[34]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 7.576      ;
; 2.366 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[3]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[33]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 7.576      ;
; 2.366 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[3]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[38]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 7.576      ;
; 2.366 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[3]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[37]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 7.576      ;
; 2.368 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[5]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[22]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.062     ; 7.565      ;
; 2.377 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|rd_address ; niosII:u0|niosII_sdram:sdram|m_addr[8]                                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.098     ; 7.425      ;
; 2.380 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|D_iw[4]                                                         ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|R_wr_dst_reg                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 7.534      ;
; 2.383 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[20]                                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 7.541      ;
; 2.386 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[5]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[15]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 7.561      ;
; 2.386 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[5]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[40]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 7.561      ;
; 2.395 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[3]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[39]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 7.548      ;
; 2.399 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[23]                                                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_valid                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 7.524      ;
; 2.403 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[3]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[21]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 7.539      ;
; 2.403 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[3]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[29]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 7.539      ;
; 2.403 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[3]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[36]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 7.539      ;
; 2.403 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[3]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[35]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 7.539      ;
; 2.403 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[3]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[34]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 7.539      ;
; 2.403 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[3]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[33]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 7.539      ;
; 2.403 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[3]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[38]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 7.539      ;
; 2.403 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[3]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[37]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 7.539      ;
; 2.404 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[20]                                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 7.520      ;
; 2.406 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[5]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[18]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 7.543      ;
; 2.406 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[23]                                                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_valid_from_R                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 7.517      ;
; 2.411 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[3]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[22]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 7.521      ;
; 2.429 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[3]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[15]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.049     ; 7.517      ;
; 2.429 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[3]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[40]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.049     ; 7.517      ;
; 2.431 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24]                                                ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[11]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 7.503      ;
; 2.432 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[5]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[14]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 7.499      ;
; 2.432 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[5]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[6]                       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 7.499      ;
; 2.432 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[5]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[4]                       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 7.499      ;
; 2.432 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[5]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[2]                       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 7.499      ;
; 2.432 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[5]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[1]                       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 7.499      ;
; 2.432 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[5]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[0]                       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 7.499      ;
; 2.442 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[23]                                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.280      ; 7.833      ;
; 2.448 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[22]                                                ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[11]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 7.486      ;
; 2.449 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[3]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[18]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 7.499      ;
; 2.463 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24]                                                ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[29]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 7.480      ;
; 2.463 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24]                                                ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[31]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 7.480      ;
; 2.463 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24]                                                ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[36]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 7.480      ;
; 2.463 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24]                                                ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[35]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 7.480      ;
; 2.463 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24]                                                ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[34]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 7.480      ;
; 2.463 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24]                                                ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[33]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 7.480      ;
; 2.463 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24]                                                ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[38]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 7.480      ;
; 2.463 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24]                                                ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[37]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 7.480      ;
; 2.475 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[3]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[14]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.065     ; 7.455      ;
; 2.475 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[3]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[6]                       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.065     ; 7.455      ;
; 2.475 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[3]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[4]                       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.065     ; 7.455      ;
; 2.475 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[3]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[2]                       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.065     ; 7.455      ;
; 2.475 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[3]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[1]                       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.065     ; 7.455      ;
; 2.475 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[3]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[0]                       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.065     ; 7.455      ;
; 2.476 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24]                                                ; niosII:u0|niosII_IO_Pio1:io_pio1|direction[30]                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 7.449      ;
; 2.476 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24]                                                ; niosII:u0|niosII_IO_Pio1:io_pio1|direction[31]                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 7.449      ;
; 2.476 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24]                                                ; niosII:u0|niosII_IO_Pio1:io_pio1|direction[29]                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 7.449      ;
; 2.476 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24]                                                ; niosII:u0|niosII_IO_Pio1:io_pio1|direction[28]                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 7.449      ;
; 2.476 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24]                                                ; niosII:u0|niosII_IO_Pio1:io_pio1|direction[27]                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 7.449      ;
; 2.476 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24]                                                ; niosII:u0|niosII_IO_Pio1:io_pio1|direction[26]                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 7.449      ;
; 2.476 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24]                                                ; niosII:u0|niosII_IO_Pio1:io_pio1|direction[25]                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 7.449      ;
; 2.476 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24]                                                ; niosII:u0|niosII_IO_Pio1:io_pio1|direction[24]                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 7.449      ;
; 2.478 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[5]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[13]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 7.454      ;
; 2.478 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[5]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[23]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 7.454      ;
+-------+-------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                        ;
+-------+--------------------------------------------------------------+-----------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                             ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+-----------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; 4.145 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[3] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[14] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.859      ; 7.629      ;
; 4.145 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[3] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[18] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.859      ; 7.629      ;
; 4.145 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[3] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[15] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.859      ; 7.629      ;
; 4.145 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[3] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[16] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.859      ; 7.629      ;
; 4.145 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[3] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[17] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.859      ; 7.629      ;
; 4.145 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[3] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[27] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.859      ; 7.629      ;
; 4.145 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[3] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[19] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.859      ; 7.629      ;
; 4.145 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[3] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[20] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.859      ; 7.629      ;
; 4.145 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[3] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[21] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.859      ; 7.629      ;
; 4.145 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[3] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[22] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.859      ; 7.629      ;
; 4.145 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[3] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[23] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.859      ; 7.629      ;
; 4.145 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[3] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[24] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.859      ; 7.629      ;
; 4.145 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[3] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[25] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.859      ; 7.629      ;
; 4.145 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[3] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[26] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.859      ; 7.629      ;
; 4.327 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[3] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[9]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.859      ; 7.447      ;
; 4.327 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[3] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[13] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.859      ; 7.447      ;
; 4.327 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[3] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[0]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.859      ; 7.447      ;
; 4.327 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[3] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[1]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.859      ; 7.447      ;
; 4.327 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[3] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[2]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.859      ; 7.447      ;
; 4.327 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[3] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[3]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.859      ; 7.447      ;
; 4.327 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[3] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[4]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.859      ; 7.447      ;
; 4.327 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[3] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[5]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.859      ; 7.447      ;
; 4.327 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[3] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[6]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.859      ; 7.447      ;
; 4.327 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[3] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[7]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.859      ; 7.447      ;
; 4.327 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[3] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[8]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.859      ; 7.447      ;
; 4.327 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[3] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[10] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.859      ; 7.447      ;
; 4.327 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[3] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[11] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.859      ; 7.447      ;
; 4.327 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[3] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[12] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.859      ; 7.447      ;
; 4.352 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_in[0]  ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[14] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.860      ; 7.423      ;
; 4.352 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_in[0]  ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[18] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.860      ; 7.423      ;
; 4.352 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_in[0]  ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[15] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.860      ; 7.423      ;
; 4.352 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_in[0]  ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[16] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.860      ; 7.423      ;
; 4.352 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_in[0]  ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[17] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.860      ; 7.423      ;
; 4.352 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_in[0]  ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[27] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.860      ; 7.423      ;
; 4.352 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_in[0]  ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[19] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.860      ; 7.423      ;
; 4.352 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_in[0]  ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[20] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.860      ; 7.423      ;
; 4.352 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_in[0]  ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[21] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.860      ; 7.423      ;
; 4.352 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_in[0]  ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[22] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.860      ; 7.423      ;
; 4.352 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_in[0]  ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[23] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.860      ; 7.423      ;
; 4.352 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_in[0]  ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[24] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.860      ; 7.423      ;
; 4.352 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_in[0]  ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[25] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.860      ; 7.423      ;
; 4.352 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_in[0]  ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[26] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.860      ; 7.423      ;
; 4.534 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_in[0]  ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[9]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.860      ; 7.241      ;
; 4.534 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_in[0]  ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[13] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.860      ; 7.241      ;
; 4.534 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_in[0]  ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[0]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.860      ; 7.241      ;
; 4.534 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_in[0]  ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[1]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.860      ; 7.241      ;
; 4.534 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_in[0]  ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[2]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.860      ; 7.241      ;
; 4.534 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_in[0]  ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[3]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.860      ; 7.241      ;
; 4.534 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_in[0]  ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[4]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.860      ; 7.241      ;
; 4.534 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_in[0]  ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[5]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.860      ; 7.241      ;
; 4.534 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_in[0]  ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[6]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.860      ; 7.241      ;
; 4.534 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_in[0]  ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[7]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.860      ; 7.241      ;
; 4.534 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_in[0]  ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[8]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.860      ; 7.241      ;
; 4.534 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_in[0]  ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[10] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.860      ; 7.241      ;
; 4.534 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_in[0]  ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[11] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.860      ; 7.241      ;
; 4.534 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_in[0]  ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[12] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.860      ; 7.241      ;
; 4.581 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[1] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[14] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.860      ; 7.194      ;
; 4.581 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[1] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[18] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.860      ; 7.194      ;
; 4.581 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[1] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[15] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.860      ; 7.194      ;
; 4.581 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[1] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[16] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.860      ; 7.194      ;
; 4.581 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[1] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[17] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.860      ; 7.194      ;
; 4.581 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[1] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[27] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.860      ; 7.194      ;
; 4.581 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[1] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[19] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.860      ; 7.194      ;
; 4.581 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[1] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[20] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.860      ; 7.194      ;
; 4.581 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[1] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[21] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.860      ; 7.194      ;
; 4.581 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[1] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[22] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.860      ; 7.194      ;
; 4.581 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[1] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[23] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.860      ; 7.194      ;
; 4.581 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[1] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[24] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.860      ; 7.194      ;
; 4.581 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[1] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[25] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.860      ; 7.194      ;
; 4.581 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[1] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[26] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.860      ; 7.194      ;
; 4.649 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[5] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[14] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.859      ; 7.125      ;
; 4.649 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[5] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[18] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.859      ; 7.125      ;
; 4.649 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[5] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[15] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.859      ; 7.125      ;
; 4.649 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[5] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[16] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.859      ; 7.125      ;
; 4.649 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[5] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[17] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.859      ; 7.125      ;
; 4.649 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[5] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[27] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.859      ; 7.125      ;
; 4.649 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[5] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[19] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.859      ; 7.125      ;
; 4.649 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[5] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[20] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.859      ; 7.125      ;
; 4.649 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[5] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[21] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.859      ; 7.125      ;
; 4.649 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[5] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[22] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.859      ; 7.125      ;
; 4.649 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[5] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[23] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.859      ; 7.125      ;
; 4.649 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[5] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[24] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.859      ; 7.125      ;
; 4.649 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[5] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[25] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.859      ; 7.125      ;
; 4.649 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[5] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[26] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.859      ; 7.125      ;
; 4.734 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[7] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[14] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.859      ; 7.040      ;
; 4.734 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[7] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[18] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.859      ; 7.040      ;
; 4.734 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[7] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[15] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.859      ; 7.040      ;
; 4.734 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[7] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[16] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.859      ; 7.040      ;
; 4.734 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[7] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[17] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.859      ; 7.040      ;
; 4.734 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[7] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[27] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.859      ; 7.040      ;
; 4.734 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[7] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[19] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.859      ; 7.040      ;
; 4.734 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[7] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[20] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.859      ; 7.040      ;
; 4.734 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[7] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[21] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.859      ; 7.040      ;
; 4.734 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[7] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[22] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.859      ; 7.040      ;
; 4.734 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[7] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[23] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.859      ; 7.040      ;
; 4.734 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[7] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[24] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.859      ; 7.040      ;
; 4.734 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[7] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[25] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.859      ; 7.040      ;
; 4.734 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[7] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[26] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.859      ; 7.040      ;
; 4.746 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[2] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[14] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.860      ; 7.029      ;
; 4.746 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[2] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[18] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.860      ; 7.029      ;
+-------+--------------------------------------------------------------+-----------------------------------------------------+----------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.968 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 3.221      ;
; 46.985 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 3.204      ;
; 47.003 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.168      ; 3.160      ;
; 47.065 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 3.125      ;
; 47.130 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 3.057      ;
; 47.216 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[0]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.198      ; 2.977      ;
; 47.318 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 2.872      ;
; 47.351 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 2.836      ;
; 47.612 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 2.578      ;
; 47.651 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 2.538      ;
; 47.683 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 2.506      ;
; 47.745 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 2.442      ;
; 47.791 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 2.398      ;
; 47.933 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 2.257      ;
; 48.124 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 2.066      ;
; 48.237 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 1.954      ;
; 48.308 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 1.883      ;
; 48.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 1.848      ;
; 48.399 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 1.791      ;
; 48.838 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                              ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.169      ; 1.326      ;
; 49.253 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 0.934      ;
; 95.865 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.063      ;
; 95.865 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.063      ;
; 95.865 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.063      ;
; 95.865 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.063      ;
; 95.865 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.063      ;
; 95.865 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.063      ;
; 95.865 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.063      ;
; 95.865 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.063      ;
; 95.885 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[26]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.045      ;
; 95.885 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[25]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.045      ;
; 95.885 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[17]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.045      ;
; 95.885 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[18]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.045      ;
; 95.885 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[20]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.045      ;
; 95.885 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[19]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.045      ;
; 95.885 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[21]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.045      ;
; 95.885 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[22]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.045      ;
; 95.885 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[23]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.045      ;
; 95.885 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[24]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.045      ;
; 95.885 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[16]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.045      ;
; 95.885 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[27]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.045      ;
; 95.885 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[29]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.045      ;
; 95.885 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[30]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.045      ;
; 95.885 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[28]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.045      ;
; 96.035 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.894      ;
; 96.035 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.894      ;
; 96.035 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.894      ;
; 96.035 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.894      ;
; 96.035 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.894      ;
; 96.035 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.894      ;
; 96.035 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.894      ;
; 96.035 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.894      ;
; 96.055 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.873      ;
; 96.055 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.873      ;
; 96.055 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.873      ;
; 96.055 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.873      ;
; 96.176 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.752      ;
; 96.176 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.752      ;
; 96.176 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.752      ;
; 96.176 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.752      ;
; 96.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[15]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.744      ;
; 96.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.644      ;
; 96.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.644      ;
; 96.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.644      ;
; 96.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.644      ;
; 96.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.644      ;
; 96.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.644      ;
; 96.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.644      ;
; 96.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.644      ;
; 96.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.638      ;
; 96.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.638      ;
; 96.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.638      ;
; 96.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.638      ;
; 96.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.638      ;
; 96.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.638      ;
; 96.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.638      ;
; 96.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.638      ;
; 96.296 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.640      ;
; 96.296 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[26]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.634      ;
; 96.296 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[25]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.634      ;
; 96.296 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[17]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.634      ;
; 96.296 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[18]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.634      ;
; 96.296 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[20]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.634      ;
; 96.296 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[19]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.634      ;
; 96.296 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[21]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.634      ;
; 96.296 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[22]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.634      ;
; 96.296 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[23]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.634      ;
; 96.296 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[24]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.634      ;
; 96.296 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[16]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.634      ;
; 96.296 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[27]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.634      ;
; 96.296 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[29]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.634      ;
; 96.296 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[30]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.634      ;
; 96.296 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[28]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.634      ;
; 96.306 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.630      ;
; 96.306 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[34]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.625      ;
; 96.306 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[32]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.625      ;
; 96.306 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[33]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.625      ;
; 96.306 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.625      ;
; 96.318 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[26]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.612      ;
; 96.318 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[25]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.612      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.302 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                              ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_datain_reg0                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.870      ;
; 0.309 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                       ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 0.876      ;
; 0.317 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                              ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_datain_reg0                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.885      ;
; 0.321 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                       ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 0.888      ;
; 0.325 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                       ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 0.892      ;
; 0.330 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                       ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 0.897      ;
; 0.343 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                        ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                        ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[1][105]                                                                                        ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[1][105]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                       ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 0.910      ;
; 0.343 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                       ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 0.910      ;
; 0.344 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][105]                                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][105]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]                                                                                 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.345 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][2]                                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][2]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][3]                                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][3]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][4]                                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][4]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][5]                                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][5]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][20]                                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][20]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][21]                                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][21]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][22]                                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][22]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                       ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 0.912      ;
; 0.347 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                       ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 0.914      ;
; 0.357 ; moduloPWM:PWMDER|salidaActual                                                                                                                                                                                  ; moduloPWM:PWMDER|salidaActual                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][10]                                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][10]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][13]                                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][13]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][14]                                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][14]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][16]                                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][16]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][17]                                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][17]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][19]                                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][19]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][15]                                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][15]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_sys_pll:sys_pll|pfdena_reg                                                                                                                                                                    ; niosII:u0|niosII_sys_pll:sys_pll|pfdena_reg                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                        ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                        ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][6]                                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][6]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_jtag:jtag|woverflow                                                                                                                                                                           ; niosII:u0|niosII_jtag:jtag|woverflow                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][18]                                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][18]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; moduloPWM:PWMIZQ|salidaActual                                                                                                                                                                                  ; moduloPWM:PWMIZQ|salidaActual                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][0]                                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][1]                                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][8]                                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][8]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][9]                                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][9]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_jtag:jtag|ac                                                                                                                                                                                  ; niosII:u0|niosII_jtag:jtag|ac                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][12]                                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][12]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_jtag:jtag|rvalid                                                                                                                                                                              ; niosII:u0|niosII_jtag:jtag|rvalid                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][7]                                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][7]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_jtag:jtag|pause_irq                                                                                                                                                                           ; niosII:u0|niosII_jtag:jtag|pause_irq                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]                                                                                 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                      ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                           ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                      ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                           ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.360 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|r_ena1                                                                                                                              ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|r_ena1                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.580      ;
; 0.364 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                       ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 0.931      ;
; 0.369 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[5]                                                                       ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][5]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.601      ;
; 0.372 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                         ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.592      ;
; 0.373 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                       ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 0.940      ;
; 0.375 ; niosII:u0|niosII_jtag:jtag|ac                                                                                                                                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[10]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; niosII:u0|niosII_sys_pll:sys_pll|niosII_sys_pll_stdsync_sv6:stdsync2|niosII_sys_pll_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                                             ; niosII:u0|niosII_sys_pll:sys_pll|niosII_sys_pll_stdsync_sv6:stdsync2|niosII_sys_pll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.594      ;
; 0.376 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]                                 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~portb_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.315      ; 0.878      ;
; 0.377 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4]                                 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~portb_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.315      ; 0.879      ;
; 0.379 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[3]                                                                       ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][3]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.611      ;
; 0.379 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                                 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~portb_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.315      ; 0.881      ;
; 0.381 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate1                                                                                                                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate2                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; niosII:u0|niosII_jtag:jtag|pause_irq                                                                                                                                                                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[8]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.600      ;
; 0.383 ; niosII:u0|niosII_jtag:jtag|r_val                                                                                                                                                                               ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|r_ena1                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.603      ;
; 0.384 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.603      ;
; 0.385 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.604      ;
; 0.385 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.604      ;
; 0.389 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]                                                                                 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][7]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.608      ;
; 0.390 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                                 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.610      ;
; 0.391 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                       ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.610      ;
; 0.391 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                       ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.610      ;
; 0.393 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[6]                                                                       ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][6]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.612      ;
; 0.393 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[12]                                                                      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][12]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.612      ;
; 0.394 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                                 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~portb_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.315      ; 0.896      ;
; 0.394 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[0]                                                                       ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.613      ;
; 0.394 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[13]                                                                      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][13]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.614      ;
; 0.395 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[8]                                                                       ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][8]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.614      ;
; 0.403 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5]          ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.636      ;
; 0.406 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5]          ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.625      ;
; 0.409 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.628      ;
; 0.412 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4]          ; niosII:u0|niosII_jtag:jtag|fifo_AE                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.631      ;
; 0.413 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                                 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~portb_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.315      ; 0.915      ;
; 0.418 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                                 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~portb_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.315      ; 0.920      ;
; 0.451 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                              ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_datain_reg0                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.405      ; 1.043      ;
; 0.451 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                              ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_datain_reg0                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.405      ; 1.043      ;
; 0.469 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                              ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_datain_reg0                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.405      ; 1.061      ;
; 0.470 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                              ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_datain_reg0                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.405      ; 1.062      ;
; 0.478 ; niosII:u0|niosII_sys_pll:sys_pll|pfdena_reg                                                                                                                                                                    ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator|av_readdata_pre[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.697      ;
; 0.478 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate2                                                                                                                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|t_pause                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.697      ;
; 0.486 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                              ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_datain_reg0                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.405      ; 1.078      ;
; 0.488 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[7]                                                                       ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.707      ;
; 0.491 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write1                                                                                                                              ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|t_ena                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.710      ;
; 0.502 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.736      ;
; 0.502 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.736      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u0|sys_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                  ; To Node                                                                                                                                                                                    ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.342 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                          ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][10]                                                              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][10]                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.343 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_write                                                                                                                                        ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_write                                                                                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.356 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                          ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem_used[1]                                                                 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem_used[1]                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem_used[0]                                                                 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem_used[0]                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_id_control_slave_translator|wait_latency_counter[1]                                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_id_control_slave_translator|wait_latency_counter[1]                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|write                                                                                    ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|write                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|read                                                                                     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|read                                                                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|TOE                                                                                                                         ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|TOE                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|RRDY                                                                                                                        ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|RRDY                                                                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|ROE                                                                                                                         ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|ROE                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][66]                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][66]                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_1_avalon_parallel_port_slave_agent_rsp_fifo|mem_used[1]                                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_1_avalon_parallel_port_slave_agent_rsp_fifo|mem_used[1]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo|mem_used[1]                                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo|mem_used[1]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; niosII:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                           ; niosII:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.592      ;
; 0.356 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|count[0]                                                                       ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|count[0]                                                                       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg                                                                        ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_008:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[1]                                     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_008:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[1]                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][88]                                                                              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][88]                                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                             ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                             ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                             ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                             ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][48]                                                                              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][48]                                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][66]                                                                              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][66]                                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][19]                                                                              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][19]                                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; niosII:u0|niosII_sdram:sdram|i_count[0]                                                                                                                                                    ; niosII:u0|niosII_sdram:sdram|i_count[0]                                                                                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; niosII:u0|niosII_sdram:sdram|i_count[1]                                                                                                                                                    ; niosII:u0|niosII_sdram:sdram|i_count[1]                                                                                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; niosII:u0|niosII_sdram:sdram|i_count[2]                                                                                                                                                    ; niosII:u0|niosII_sdram:sdram|i_count[2]                                                                                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                    ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                          ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem_used[1]                                                             ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem_used[1]                                                             ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem_used[0]                                                             ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem_used[0]                                                             ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[1][105]                                                               ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[1][105]                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|EOP                                                                                                                         ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|EOP                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_008:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[1]                                     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_008:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[1]                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator|wait_latency_counter[1]                                              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator|wait_latency_counter[1]                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                             ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                             ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer                                                          ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|av_ld_waiting_for_data                                                                                                                         ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|av_ld_waiting_for_data                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_read                                                                                                                                         ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_read                                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reloj_feo_s1_agent_rsp_fifo|mem_used[1]                                                                         ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reloj_feo_s1_agent_rsp_fifo|mem_used[1]                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reloj_feo_s1_translator|wait_latency_counter[1]                                                        ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reloj_feo_s1_translator|wait_latency_counter[1]                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_n_s1_translator|wait_latency_counter[1]                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_n_s1_translator|wait_latency_counter[1]                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_n_s1_agent_rsp_fifo|mem_used[1]                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_n_s1_agent_rsp_fifo|mem_used[1]                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_uart_2:uart_2|niosII_uart_2_rx:the_niosII_uart_2_rx|framing_error                                                                                                         ; niosII:u0|niosII_uart_2:uart_2|niosII_uart_2_rx:the_niosII_uart_2_rx|framing_error                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_uart_2:uart_2|niosII_uart_2_rx:the_niosII_uart_2_rx|break_detect                                                                                                          ; niosII:u0|niosII_uart_2:uart_2|niosII_uart_2_rx:the_niosII_uart_2_rx|break_detect                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_uart:uart|niosII_uart_rx:the_niosII_uart_rx|framing_error                                                                                                                 ; niosII:u0|niosII_uart:uart|niosII_uart_rx:the_niosII_uart_rx|framing_error                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_uart:uart|niosII_uart_rx:the_niosII_uart_rx|rx_overrun                                                                                                                    ; niosII:u0|niosII_uart:uart|niosII_uart_rx:the_niosII_uart_rx|rx_overrun                                                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_uart:uart|niosII_uart_rx:the_niosII_uart_rx|break_detect                                                                                                                  ; niosII:u0|niosII_uart:uart|niosII_uart_rx:the_niosII_uart_rx|break_detect                                                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_uart:uart|niosII_uart_tx:the_niosII_uart_tx|tx_overrun                                                                                                                    ; niosII:u0|niosII_uart:uart|niosII_uart_tx:the_niosII_uart_tx|tx_overrun                                                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_IO_Pio:io_pio|capture[15]                                                                                                                                                 ; niosII:u0|niosII_IO_Pio:io_pio|capture[15]                                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_IO_Pio:io_pio|capture[22]                                                                                                                                                 ; niosII:u0|niosII_IO_Pio:io_pio|capture[22]                                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_IO_Pio:io_pio|capture[21]                                                                                                                                                 ; niosII:u0|niosII_IO_Pio:io_pio|capture[21]                                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_IO_Pio:io_pio|capture[20]                                                                                                                                                 ; niosII:u0|niosII_IO_Pio:io_pio|capture[20]                                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_IO_Pio:io_pio|capture[19]                                                                                                                                                 ; niosII:u0|niosII_IO_Pio:io_pio|capture[19]                                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_IO_Pio:io_pio|capture[18]                                                                                                                                                 ; niosII:u0|niosII_IO_Pio:io_pio|capture[18]                                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_IO_Pio:io_pio|capture[17]                                                                                                                                                 ; niosII:u0|niosII_IO_Pio:io_pio|capture[17]                                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_IO_Pio:io_pio|capture[16]                                                                                                                                                 ; niosII:u0|niosII_IO_Pio:io_pio|capture[16]                                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_IO_Pio:io_pio|capture[4]                                                                                                                                                  ; niosII:u0|niosII_IO_Pio:io_pio|capture[4]                                                                                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_IO_Pio:io_pio|capture[3]                                                                                                                                                  ; niosII:u0|niosII_IO_Pio:io_pio|capture[3]                                                                                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_IO_Pio:io_pio|capture[2]                                                                                                                                                  ; niosII:u0|niosII_IO_Pio:io_pio|capture[2]                                                                                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_IO_Pio:io_pio|capture[1]                                                                                                                                                  ; niosII:u0|niosII_IO_Pio:io_pio|capture[1]                                                                                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                          ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_2_s1_translator|end_begintransfer                                                                 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_2_s1_translator|end_begintransfer                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_uart:uart|niosII_uart_tx:the_niosII_uart_tx|tx_ready                                                                                                                      ; niosII:u0|niosII_uart:uart|niosII_uart_tx:the_niosII_uart_tx|tx_ready                                                                                                                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                            ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|tx_holding_primed                                                                                                           ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|tx_holding_primed                                                                                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|transmitting                                                                                                                ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|transmitting                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][12]                                                              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][12]                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][29]                                                              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][29]                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][27]                                                              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][27]                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][25]                                                              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][25]                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][24]                                                              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][24]                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][23]                                                              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][23]                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][8]                                                               ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][8]                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|SCLK_reg                                                                                                                    ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|SCLK_reg                                                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|MISO_reg                                                                                                                    ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|MISO_reg                                                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][7]                                                               ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][7]                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][16]                                                              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][16]                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][5]                                                               ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][5]                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][3]                                                               ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][3]                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][6]                                                               ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][6]                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][13]                                                              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][13]                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[1][66]                                                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[1][66]                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][2]                                                               ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][2]                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_avalon_parallel_port_slave_agent_rsp_fifo|mem_used[0]                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_avalon_parallel_port_slave_agent_rsp_fifo|mem_used[0]                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_2_s1_agent_rsp_fifo|mem_used[1]                                                                            ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_2_s1_agent_rsp_fifo|mem_used[1]                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_pio_avalon_parallel_port_slave_agent_rsp_fifo|mem_used[1]                                                    ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_pio_avalon_parallel_port_slave_agent_rsp_fifo|mem_used[1]                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_avalon_parallel_port_slave_agent_rsp_fifo|mem_used[1]                                                      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_avalon_parallel_port_slave_agent_rsp_fifo|mem_used[1]                                                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_2_s1_agent_rsp_fifo|mem_used[0]                                                                            ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_2_s1_agent_rsp_fifo|mem_used[0]                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_pio1_avalon_parallel_port_slave_agent_rsp_fifo|mem_used[1]                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_pio1_avalon_parallel_port_slave_agent_rsp_fifo|mem_used[1]                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.358 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                               ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.360 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.593      ;
; 0.361 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.594      ;
; 0.361 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.580      ;
; 0.367 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                               ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|ir_out[1]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.600      ;
; 0.371 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.590      ;
; 0.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.377 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.595      ;
; 0.378 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                      ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.597      ;
; 0.378 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.597      ;
; 0.380 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.598      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.599      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.599      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.599      ;
; 0.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.600      ;
; 0.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.600      ;
; 0.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.600      ;
; 0.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.600      ;
; 0.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.600      ;
; 0.383 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.601      ;
; 0.383 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.601      ;
; 0.384 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.602      ;
; 0.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.605      ;
; 0.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.605      ;
; 0.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.605      ;
; 0.388 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.606      ;
; 0.394 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.612      ;
; 0.394 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[23]                                                                                                     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[22]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.613      ;
; 0.395 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.613      ;
; 0.395 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                  ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.614      ;
; 0.396 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[14]                                                                                                     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[13]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.614      ;
; 0.396 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[9]                                                                                                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[8]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.614      ;
; 0.398 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.616      ;
; 0.400 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.618      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.621      ;
; 0.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.646      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.649      ;
; 0.478 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                      ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.697      ;
; 0.479 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                      ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.698      ;
; 0.480 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                      ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.699      ;
; 0.480 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.698      ;
; 0.486 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.704      ;
; 0.487 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[6]                                                                                                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[5]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.705      ;
; 0.488 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[13]                                                                                                     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[12]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.706      ;
; 0.498 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                      ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.717      ;
; 0.499 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                      ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.718      ;
; 0.507 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.725      ;
; 0.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.732      ;
; 0.516 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.735      ;
; 0.517 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.736      ;
; 0.518 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.737      ;
; 0.518 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[3]                                                                                                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.736      ;
; 0.522 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                               ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|ir_out[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.755      ;
; 0.524 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.742      ;
; 0.525 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.743      ;
; 0.527 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.745      ;
; 0.527 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.745      ;
; 0.534 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.753      ;
; 0.536 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[32]                                                                                                     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[31]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.755      ;
; 0.552 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                   ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.771      ;
; 0.554 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                      ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.773      ;
; 0.556 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                      ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.775      ;
; 0.556 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                      ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.775      ;
; 0.560 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[26]                                                                                                     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[25]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.779      ;
; 0.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.781      ;
; 0.568 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.787      ;
; 0.570 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.788      ;
; 0.572 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[21]                                                                                                     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[20]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.791      ;
; 0.573 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                   ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.792      ;
; 0.573 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                   ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.792      ;
; 0.573 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[34]                                                                                                     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[33]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.792      ;
; 0.573 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[27]                                                                                                     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[26]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.792      ;
; 0.573 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[19]                                                                                                     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[18]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.792      ;
; 0.574 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                   ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.793      ;
; 0.574 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[5]                                                                                                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[4]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.792      ;
; 0.574 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[2]                                                                                                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.792      ;
; 0.575 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[11]                                                                                                     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[10]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.793      ;
; 0.575 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[10]                                                                                                     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[9]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.793      ;
; 0.575 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[22]                                                                                                     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[21]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.794      ;
; 0.575 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[30]                                                                                                     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[29]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.794      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u0|sys_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                                                                                                                                ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 4.714 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[9]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.168     ; 5.010      ;
; 4.714 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[8]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.168     ; 5.010      ;
; 4.714 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[2]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.170     ; 5.008      ;
; 4.715 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[13]                                                                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.167     ; 5.010      ;
; 4.715 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[10]                                                                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.167     ; 5.010      ;
; 4.715 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[12]                                                                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.171     ; 5.006      ;
; 4.715 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[11]                                                                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.167     ; 5.010      ;
; 4.715 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[7]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.170     ; 5.007      ;
; 4.715 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[14]                                                                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.167     ; 5.010      ;
; 4.768 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[3]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.207     ; 4.917      ;
; 4.779 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[1]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.193     ; 4.920      ;
; 4.779 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[0]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.193     ; 4.920      ;
; 4.781 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[5]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.191     ; 4.920      ;
; 4.781 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[6]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.191     ; 4.920      ;
; 4.784 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[15]                                                                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.192     ; 4.916      ;
; 4.784 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[4]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.192     ; 4.916      ;
; 4.785 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_addr[1]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 5.024      ;
; 4.785 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_addr[2]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 5.024      ;
; 4.785 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_addr[3]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.090     ; 5.023      ;
; 4.785 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_addr[4]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 5.025      ;
; 4.785 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_addr[5]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 5.022      ;
; 4.785 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_addr[6]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.090     ; 5.023      ;
; 4.785 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[2]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 5.022      ;
; 4.785 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[8]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 5.024      ;
; 4.785 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[9]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 5.024      ;
; 4.785 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_bank[0]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 5.022      ;
; 4.786 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_addr[7]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.092     ; 5.020      ;
; 4.786 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[7]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 5.021      ;
; 4.786 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[10]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 5.024      ;
; 4.786 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[11]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 5.024      ;
; 4.786 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[12]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.092     ; 5.020      ;
; 4.786 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[13]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 5.024      ;
; 4.786 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[14]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 5.024      ;
; 4.786 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_bank[1]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 5.023      ;
; 4.786 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_dqm[0]                                                                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.092     ; 5.020      ;
; 4.786 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_dqm[1]                                                                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.092     ; 5.020      ;
; 4.790 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_addr[0]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.107     ; 5.003      ;
; 4.790 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_addr[8]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.108     ; 5.002      ;
; 4.790 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_addr[9]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.107     ; 5.003      ;
; 4.791 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[3]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.112     ; 4.997      ;
; 4.791 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_addr[10]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.114     ; 4.995      ;
; 4.791 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_addr[11]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.112     ; 4.997      ;
; 4.802 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[0]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.098     ; 5.000      ;
; 4.802 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[1]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.098     ; 5.000      ;
; 4.804 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[5]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.096     ; 5.000      ;
; 4.804 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[6]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.096     ; 5.000      ;
; 4.805 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_addr[12]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.110     ; 4.985      ;
; 4.807 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[4]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.097     ; 4.996      ;
; 4.807 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[15]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.097     ; 4.996      ;
; 4.922 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 4.998      ;
; 4.922 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 4.998      ;
; 4.922 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 4.998      ;
; 4.922 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 4.998      ;
; 4.922 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 4.998      ;
; 4.922 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 4.998      ;
; 4.922 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 4.998      ;
; 4.922 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 4.998      ;
; 4.922 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 4.998      ;
; 4.923 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.096     ; 4.976      ;
; 4.924 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 4.989      ;
; 4.924 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 4.989      ;
; 4.924 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 4.989      ;
; 4.924 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 4.989      ;
; 4.924 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 4.989      ;
; 4.924 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 4.989      ;
; 4.924 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 4.989      ;
; 4.924 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 4.989      ;
; 4.924 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 4.989      ;
; 4.925 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 4.996      ;
; 4.925 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 4.996      ;
; 4.925 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 4.996      ;
; 4.925 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 4.996      ;
; 4.934 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 4.978      ;
; 4.934 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 4.978      ;
; 4.934 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 4.978      ;
; 4.934 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 4.978      ;
; 4.934 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|oe~_Duplicate_2                                                                                                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 4.857      ;
; 4.934 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|oe~_Duplicate_8                                                                                                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.086     ; 4.859      ;
; 4.934 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|oe~_Duplicate_9                                                                                                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.086     ; 4.859      ;
; 4.935 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.078     ; 4.982      ;
; 4.935 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.078     ; 4.982      ;
; 4.935 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.078     ; 4.982      ;
; 4.935 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.078     ; 4.982      ;
; 4.935 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[105] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.078     ; 4.982      ;
; 4.935 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.078     ; 4.982      ;
; 4.935 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|oe~_Duplicate_7                                                                                                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 4.856      ;
; 4.935 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|oe~_Duplicate_10                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.085     ; 4.859      ;
; 4.935 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|oe~_Duplicate_11                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.085     ; 4.859      ;
; 4.935 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|oe~_Duplicate_12                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 4.855      ;
; 4.935 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|oe~_Duplicate_13                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.085     ; 4.859      ;
; 4.935 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|oe~_Duplicate_14                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.085     ; 4.859      ;
; 4.957 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|oe~_Duplicate_3                                                                                                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.125     ; 4.798      ;
; 4.967 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_cmd[3]                                                                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 4.840      ;
; 4.968 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|oe                                                                                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.111     ; 4.801      ;
; 4.968 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|oe~_Duplicate_1                                                                                                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.111     ; 4.801      ;
; 4.970 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|oe~_Duplicate_5                                                                                                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.109     ; 4.801      ;
; 4.970 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|oe~_Duplicate_6                                                                                                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.109     ; 4.801      ;
; 4.973 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|oe~_Duplicate_15                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.110     ; 4.797      ;
; 4.973 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|oe~_Duplicate_4                                                                                                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.110     ; 4.797      ;
; 5.001 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_cmd[0]                                                                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.092     ; 4.807      ;
+-------+-------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.812 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][18]                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.095      ;
; 16.812 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|woverflow                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.095      ;
; 16.812 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rst1                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.095      ;
; 16.812 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.095      ;
; 16.812 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.095      ;
; 16.812 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.095      ;
; 16.812 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.095      ;
; 16.812 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[6]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.095      ;
; 16.812 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][6]                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.095      ;
; 16.812 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.094      ;
; 16.848 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.059      ;
; 16.848 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.059      ;
; 16.848 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.059      ;
; 16.848 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.059      ;
; 16.848 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.059      ;
; 16.884 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 3.020      ;
; 16.884 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 3.020      ;
; 16.884 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 3.020      ;
; 16.884 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 3.020      ;
; 16.884 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 3.020      ;
; 16.884 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 3.020      ;
; 16.885 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[9]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.022      ;
; 16.885 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[8]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.022      ;
; 16.885 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|pause_irq                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.022      ;
; 16.885 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.022      ;
; 16.885 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][9]                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.022      ;
; 16.885 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][8]                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.022      ;
; 16.885 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[1]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.022      ;
; 16.885 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][1]                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.022      ;
; 16.885 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[0]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.022      ;
; 16.885 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][0]                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.022      ;
; 17.090 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rdata[0]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.207      ; 3.046      ;
; 17.090 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rdata[1]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.207      ; 3.046      ;
; 17.090 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rdata[2]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.207      ; 3.046      ;
; 17.090 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rdata[3]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.207      ; 3.046      ;
; 17.090 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rdata[4]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.207      ; 3.046      ;
; 17.090 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rdata[5]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.207      ; 3.046      ;
; 17.090 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rdata[6]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.207      ; 3.046      ;
; 17.090 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rdata[7]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.207      ; 3.046      ;
; 17.214 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_sys_pll:sys_pll|niosII_sys_pll_stdsync_sv6:stdsync2|niosII_sys_pll_dffpipe_l2c:dffpipe3|dffe6a[0]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 2.691      ;
; 17.214 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 2.693      ;
; 17.214 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 2.693      ;
; 17.214 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 2.693      ;
; 17.214 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 2.693      ;
; 17.214 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 2.693      ;
; 17.214 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 2.693      ;
; 17.214 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 2.693      ;
; 17.214 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 2.693      ;
; 17.214 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|r_val                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.701      ;
; 17.214 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.701      ;
; 17.214 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.701      ;
; 17.214 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.701      ;
; 17.214 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.701      ;
; 17.214 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.701      ;
; 17.214 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.701      ;
; 17.214 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|fifo_wr                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 2.693      ;
; 17.214 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[12]                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 2.693      ;
; 17.214 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|av_waitrequest                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 2.693      ;
; 17.214 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 2.693      ;
; 17.214 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rst2                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.703      ;
; 17.214 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write1                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.703      ;
; 17.214 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write2                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.703      ;
; 17.214 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|t_ena                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.703      ;
; 17.214 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate1                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.703      ;
; 17.214 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate2                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.703      ;
; 17.214 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|t_pause                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.703      ;
; 17.214 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 2.694      ;
; 17.214 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|ien_AF                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 2.693      ;
; 17.214 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|r_ena1                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.701      ;
; 17.214 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rvalid                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.701      ;
; 17.214 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 2.694      ;
; 17.214 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 2.702      ;
; 17.214 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 2.702      ;
; 17.214 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 2.694      ;
; 17.214 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 2.694      ;
; 17.214 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 2.694      ;
; 17.214 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 2.694      ;
; 17.214 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|read1                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.701      ;
; 17.214 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|read2                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.701      ;
; 17.214 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rvalid0                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.701      ;
; 17.214 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|ien_AE                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 2.693      ;
; 17.214 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][7]                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 2.693      ;
; 17.214 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[7]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 2.693      ;
; 17.214 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 2.693      ;
; 17.214 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[14]                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 2.693      ;
; 17.214 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][12]                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 2.693      ;
; 17.214 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 2.693      ;
; 17.214 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|ac                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 2.693      ;
; 17.214 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[10]                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 2.693      ;
; 17.214 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 2.693      ;
; 17.214 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 2.693      ;
; 17.214 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 2.693      ;
; 17.214 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 2.693      ;
; 17.214 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 2.693      ;
; 17.214 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 2.693      ;
; 17.214 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem_used[1]                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 2.691      ;
; 17.214 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem_used[0]                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 2.691      ;
; 17.214 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][1]                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 2.691      ;
; 17.214 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 2.691      ;
; 17.214 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 2.691      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.316 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 1.875      ;
; 48.316 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 1.875      ;
; 97.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.754      ;
; 97.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.754      ;
; 97.251 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.684      ;
; 97.251 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.684      ;
; 97.251 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.684      ;
; 97.251 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.684      ;
; 97.251 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.684      ;
; 97.251 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.684      ;
; 97.494 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.434      ;
; 97.494 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.434      ;
; 97.494 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.434      ;
; 97.494 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.434      ;
; 97.494 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.434      ;
; 97.494 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.434      ;
; 97.494 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.434      ;
; 97.494 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.434      ;
; 97.494 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.434      ;
; 97.494 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.434      ;
; 97.494 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.434      ;
; 97.710 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.219      ;
; 97.710 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.219      ;
; 97.710 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.219      ;
; 97.710 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.219      ;
; 97.710 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.219      ;
; 97.710 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.219      ;
; 97.710 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.219      ;
; 97.710 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.219      ;
; 97.710 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.219      ;
; 97.710 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.219      ;
; 97.710 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|read                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.219      ;
; 97.710 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.219      ;
; 97.710 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.219      ;
; 98.051 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.884      ;
; 98.051 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.884      ;
; 98.051 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.884      ;
; 98.051 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.884      ;
; 98.055 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.879      ;
; 98.055 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.879      ;
; 98.062 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.875      ;
; 98.062 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|state                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.875      ;
; 98.062 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.875      ;
; 98.079 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.857      ;
; 98.079 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.857      ;
; 98.079 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.857      ;
; 98.079 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.857      ;
; 98.079 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.857      ;
; 98.079 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.857      ;
; 98.079 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.857      ;
; 98.079 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.857      ;
; 98.079 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.857      ;
; 98.079 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.857      ;
; 98.274 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.661      ;
; 98.274 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.661      ;
; 98.274 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.661      ;
; 98.274 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.661      ;
; 98.274 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.661      ;
; 98.314 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.621      ;
; 98.477 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.457      ;
; 98.477 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.457      ;
; 98.477 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.457      ;
; 98.477 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.457      ;
; 98.477 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.457      ;
; 98.477 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.457      ;
; 98.477 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.457      ;
; 98.477 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.457      ;
; 98.477 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.457      ;
; 98.477 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.457      ;
; 98.477 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.457      ;
; 98.477 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.457      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.085  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.303      ;
; 1.085  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.303      ;
; 1.085  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.303      ;
; 1.085  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.303      ;
; 1.085  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.303      ;
; 1.085  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.303      ;
; 1.085  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.303      ;
; 1.085  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.303      ;
; 1.085  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.303      ;
; 1.085  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.303      ;
; 1.085  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.303      ;
; 1.085  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.303      ;
; 1.256  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.475      ;
; 1.302  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.521      ;
; 1.302  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.521      ;
; 1.302  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.521      ;
; 1.302  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.521      ;
; 1.302  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.521      ;
; 1.486  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.707      ;
; 1.486  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.707      ;
; 1.486  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.707      ;
; 1.486  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.707      ;
; 1.486  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.707      ;
; 1.486  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.707      ;
; 1.486  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.707      ;
; 1.486  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.707      ;
; 1.486  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.707      ;
; 1.486  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.707      ;
; 1.510  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.731      ;
; 1.510  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|state                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.731      ;
; 1.510  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.731      ;
; 1.524  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.742      ;
; 1.524  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.742      ;
; 1.533  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.752      ;
; 1.533  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.752      ;
; 1.533  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.752      ;
; 1.533  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.752      ;
; 1.801  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.047      ;
; 1.801  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.047      ;
; 1.801  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.047      ;
; 1.801  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.047      ;
; 1.801  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.047      ;
; 1.801  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.047      ;
; 1.801  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.047      ;
; 1.801  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.047      ;
; 1.801  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.047      ;
; 1.801  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.047      ;
; 1.801  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|read                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.047      ;
; 1.801  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.047      ;
; 1.801  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.047      ;
; 2.017  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.262      ;
; 2.017  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.262      ;
; 2.017  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.262      ;
; 2.017  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.262      ;
; 2.017  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.262      ;
; 2.017  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.262      ;
; 2.017  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.262      ;
; 2.017  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.262      ;
; 2.017  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.262      ;
; 2.017  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.262      ;
; 2.017  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.262      ;
; 2.302  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.521      ;
; 2.302  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.521      ;
; 2.302  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.521      ;
; 2.302  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.521      ;
; 2.302  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.521      ;
; 2.302  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.521      ;
; 2.326  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.547      ;
; 2.326  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.547      ;
; 51.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.319      ; 1.731      ;
; 51.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.319      ; 1.731      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                               ; To Node                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.938 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][18]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.437      ; 2.532      ;
; 1.938 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][5]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.437      ; 2.532      ;
; 1.938 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][2]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.437      ; 2.532      ;
; 1.938 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.437      ; 2.532      ;
; 1.938 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.437      ; 2.532      ;
; 1.939 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.436      ; 2.532      ;
; 1.939 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][105]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.436      ; 2.532      ;
; 1.939 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][105]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.436      ; 2.532      ;
; 1.939 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.436      ; 2.532      ;
; 1.939 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.436      ; 2.532      ;
; 1.939 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.436      ; 2.532      ;
; 1.939 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.436      ; 2.532      ;
; 1.940 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.433      ; 2.530      ;
; 1.940 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator|read_latency_shift_reg[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.433      ; 2.530      ;
; 1.940 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.433      ; 2.530      ;
; 1.940 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.433      ; 2.530      ;
; 1.940 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.433      ; 2.530      ;
; 1.940 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[1][105]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.433      ; 2.530      ;
; 1.940 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.433      ; 2.530      ;
; 1.940 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.433      ; 2.530      ;
; 1.965 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.409      ; 2.531      ;
; 1.965 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.409      ; 2.531      ;
; 1.965 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.409      ; 2.531      ;
; 1.965 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.409      ; 2.531      ;
; 1.965 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.409      ; 2.531      ;
; 1.965 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.409      ; 2.531      ;
; 1.970 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][20]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.405      ; 2.532      ;
; 1.970 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][21]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.405      ; 2.532      ;
; 1.970 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][22]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.405      ; 2.532      ;
; 1.970 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[5]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.405      ; 2.532      ;
; 1.970 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][5]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.405      ; 2.532      ;
; 1.970 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[4]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.405      ; 2.532      ;
; 1.970 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][4]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.405      ; 2.532      ;
; 1.970 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[3]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.405      ; 2.532      ;
; 1.970 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][3]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.405      ; 2.532      ;
; 1.970 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[2]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.405      ; 2.532      ;
; 1.970 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][2]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.405      ; 2.532      ;
; 1.981 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.403      ; 2.541      ;
; 1.981 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.403      ; 2.541      ;
; 1.981 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.403      ; 2.541      ;
; 1.981 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.403      ; 2.541      ;
; 1.981 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.403      ; 2.541      ;
; 1.981 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.403      ; 2.541      ;
; 2.305 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.531      ;
; 2.305 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.531      ;
; 2.305 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.531      ;
; 2.305 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.531      ;
; 2.305 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|r_val                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.540      ;
; 2.305 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.540      ;
; 2.305 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.540      ;
; 2.305 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.540      ;
; 2.305 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.540      ;
; 2.305 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.540      ;
; 2.305 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.540      ;
; 2.305 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|fifo_wr                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.531      ;
; 2.305 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|rvalid                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.531      ;
; 2.305 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.531      ;
; 2.305 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|av_waitrequest                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.531      ;
; 2.305 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.531      ;
; 2.305 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.531      ;
; 2.305 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.531      ;
; 2.305 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.531      ;
; 2.305 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rst2                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.541      ;
; 2.305 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write1                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.541      ;
; 2.305 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write2                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.541      ;
; 2.305 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|t_ena                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.541      ;
; 2.305 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|read_0                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.531      ;
; 2.305 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate1                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.541      ;
; 2.305 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate2                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.541      ;
; 2.305 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|t_pause                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.541      ;
; 2.305 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.532      ;
; 2.305 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|ien_AF                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.531      ;
; 2.305 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|r_ena1                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.540      ;
; 2.305 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rvalid                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.540      ;
; 2.305 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.532      ;
; 2.305 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.532      ;
; 2.305 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.532      ;
; 2.305 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.532      ;
; 2.305 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.532      ;
; 2.305 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.537      ;
; 2.305 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.537      ;
; 2.305 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.537      ;
; 2.305 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.537      ;
; 2.305 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.537      ;
; 2.305 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.537      ;
; 2.305 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|read1                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.540      ;
; 2.305 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|read2                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.540      ;
; 2.305 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rvalid0                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.540      ;
; 2.305 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|ien_AE                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.531      ;
; 2.305 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][7]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.531      ;
; 2.305 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[7]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.531      ;
; 2.305 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.531      ;
; 2.305 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[14]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.531      ;
; 2.305 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|ac                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.531      ;
; 2.305 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[10]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.531      ;
; 2.305 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.531      ;
; 2.305 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.531      ;
; 2.305 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.531      ;
; 2.305 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.531      ;
; 2.305 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.529      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u0|sys_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                                                                                                                                                                         ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 2.213 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|SSO_reg                                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.402      ; 2.772      ;
; 2.484 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.444      ; 3.085      ;
; 2.484 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.444      ; 3.085      ;
; 2.484 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.444      ; 3.085      ;
; 2.484 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.444      ; 3.085      ;
; 2.484 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.444      ; 3.085      ;
; 2.484 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.444      ; 3.085      ;
; 2.484 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.444      ; 3.085      ;
; 2.494 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.423      ; 3.074      ;
; 2.508 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[14]                                                                       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.424      ; 3.089      ;
; 2.508 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[10]                                                                       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.424      ; 3.089      ;
; 2.508 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[15]                                                                       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.424      ; 3.089      ;
; 2.508 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[24]                                                                       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.424      ; 3.089      ;
; 2.508 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[20]                                                                       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.424      ; 3.089      ;
; 2.508 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][10]                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.424      ; 3.089      ;
; 2.538 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 2.764      ;
; 2.538 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 2.763      ;
; 2.538 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 2.755      ;
; 2.538 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 2.764      ;
; 2.538 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 2.763      ;
; 2.538 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 2.755      ;
; 2.538 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 2.755      ;
; 2.538 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 2.755      ;
; 2.538 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 2.755      ;
; 2.538 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 2.755      ;
; 2.538 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 2.764      ;
; 2.538 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 2.764      ;
; 2.538 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 2.764      ;
; 2.538 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 2.764      ;
; 2.538 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 2.764      ;
; 2.538 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 2.764      ;
; 2.538 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 2.764      ;
; 2.538 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 2.755      ;
; 2.538 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 2.763      ;
; 2.538 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 2.764      ;
; 2.538 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 2.764      ;
; 2.538 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 2.763      ;
; 2.538 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 2.763      ;
; 2.538 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 2.764      ;
; 2.538 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 2.763      ;
; 2.538 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 2.763      ;
; 2.546 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_reg[12]                                                                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.770      ;
; 2.546 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_reg[10]                                                                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 2.771      ;
; 2.546 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|data_to_cpu[10]                                                                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 2.771      ;
; 2.546 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_reg[15]                                                                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 2.771      ;
; 2.546 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|endofpacketvalue_reg[15]                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.770      ;
; 2.546 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|data_to_cpu[15]                                                                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 2.771      ;
; 2.546 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|iE_reg                                                                                                                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 2.774      ;
; 2.546 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|TOE                                                                                                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 2.774      ;
; 2.546 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|RRDY                                                                                                                                             ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 2.774      ;
; 2.546 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|ROE                                                                                                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 2.774      ;
; 2.546 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|data_to_cpu[8]                                                                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 2.774      ;
; 2.546 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|iRRDY_reg                                                                                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 2.774      ;
; 2.546 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|iROE_reg                                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 2.774      ;
; 2.546 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|iTRDY_reg                                                                                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 2.774      ;
; 2.546 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|iTOE_reg                                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 2.774      ;
; 2.546 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|iEOP_reg                                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 2.774      ;
; 2.546 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|endofpacketvalue_reg[1]                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.770      ;
; 2.546 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|endofpacketvalue_reg[0]                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.770      ;
; 2.546 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|endofpacketvalue_reg[2]                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.770      ;
; 2.546 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|endofpacketvalue_reg[3]                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.770      ;
; 2.546 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|endofpacketvalue_reg[4]                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.770      ;
; 2.546 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|endofpacketvalue_reg[5]                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.770      ;
; 2.546 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|endofpacketvalue_reg[13]                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.770      ;
; 2.546 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|irq_reg                                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 2.774      ;
; 2.546 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_reg[11]                                                                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.770      ;
; 2.546 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_reg[5]                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.770      ;
; 2.546 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|data_to_cpu[9]                                                                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 2.774      ;
; 2.546 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_reg[1]                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.770      ;
; 2.546 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_reg[13]                                                                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.770      ;
; 2.546 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_reg[0]                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.770      ;
; 2.546 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_reg[14]                                                                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.770      ;
; 2.546 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|data_to_cpu[14]                                                                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 2.771      ;
; 2.546 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_reg[2]                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.770      ;
; 2.547 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 2.763      ;
; 2.547 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 2.763      ;
; 2.547 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator|read_latency_shift_reg[0]                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 2.763      ;
; 2.547 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|data_wr_strobe                                                                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 2.772      ;
; 2.547 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|EOP                                                                                                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 2.772      ;
; 2.547 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|wr_strobe                                                                                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 2.763      ;
; 2.547 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|data_rd_strobe                                                                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 2.772      ;
; 2.547 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|rd_strobe                                                                                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 2.763      ;
; 2.547 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 2.763      ;
; 2.547 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_008:cmd_mux_009|saved_grant[1]                                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 2.763      ;
; 2.547 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_008:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 2.763      ;
; 2.547 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_008:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 2.763      ;
; 2.547 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_008:cmd_mux_009|saved_grant[0]                                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 2.763      ;
; 2.547 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator|wait_latency_counter[0]                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 2.763      ;
; 2.547 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[6]                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 2.763      ;
; 2.547 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[5]                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 2.763      ;
; 2.547 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[4]                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 2.763      ;
; 2.547 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator|wait_latency_counter[1]                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 2.763      ;
; 2.547 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_008:cmd_mux_009|packet_in_progress                                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 2.763      ;
; 2.547 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 2.763      ;
; 2.547 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator|waitrequest_reset_override                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 2.763      ;
; 2.547 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 2.763      ;
; 2.547 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|tx_holding_primed                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 2.772      ;
; 2.547 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|transmitting                                                                                                                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 2.772      ;
; 2.547 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.762      ;
; 2.547 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_holding_reg[12]                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.762      ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 27
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.074
Worst Case Available Settling Time: 14.850 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                ;
+------------+-----------------+----------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                 ; Note ;
+------------+-----------------+----------------------------+------+
; 142.59 MHz ; 142.59 MHz      ; u0|sys_pll|sd1|pll7|clk[0] ;      ;
; 173.61 MHz ; 173.61 MHz      ; CLOCK_50                   ;      ;
; 189.9 MHz  ; 189.9 MHz       ; altera_reserved_tck        ;      ;
+------------+-----------------+----------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                  ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; u0|sys_pll|sd1|pll7|clk[0] ; 2.987  ; 0.000         ;
; CLOCK_50                   ; 4.677  ; 0.000         ;
; altera_reserved_tck        ; 47.367 ; 0.000         ;
+----------------------------+--------+---------------+


+----------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                  ;
+----------------------------+-------+---------------+
; Clock                      ; Slack ; End Point TNS ;
+----------------------------+-------+---------------+
; CLOCK_50                   ; 0.296 ; 0.000         ;
; u0|sys_pll|sd1|pll7|clk[0] ; 0.299 ; 0.000         ;
; altera_reserved_tck        ; 0.311 ; 0.000         ;
+----------------------------+-------+---------------+


+-----------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary               ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; u0|sys_pll|sd1|pll7|clk[0] ; 5.272  ; 0.000         ;
; CLOCK_50                   ; 17.168 ; 0.000         ;
; altera_reserved_tck        ; 48.546 ; 0.000         ;
+----------------------------+--------+---------------+


+----------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary               ;
+----------------------------+-------+---------------+
; Clock                      ; Slack ; End Point TNS ;
+----------------------------+-------+---------------+
; altera_reserved_tck        ; 0.991 ; 0.000         ;
; CLOCK_50                   ; 1.732 ; 0.000         ;
; u0|sys_pll|sd1|pll7|clk[0] ; 1.984 ; 0.000         ;
+----------------------------+-------+---------------+


+-----------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary    ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; u0|sys_pll|sd1|pll7|clk[0] ; 4.739  ; 0.000         ;
; CLOCK_50                   ; 9.489  ; 0.000         ;
; altera_reserved_tck        ; 49.501 ; 0.000         ;
+----------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u0|sys_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                                                                                                                           ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 2.987 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24]                                                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_valid_from_R                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 6.944      ;
; 2.989 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24]                                                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_valid                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 6.942      ;
; 3.006 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[22]                                                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_valid_from_R                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 6.925      ;
; 3.008 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[22]                                                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_valid                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 6.923      ;
; 3.042 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[5]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[29]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 6.906      ;
; 3.042 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[5]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[31]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 6.906      ;
; 3.042 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[5]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[36]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 6.906      ;
; 3.042 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[5]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[35]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 6.906      ;
; 3.042 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[5]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[34]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 6.906      ;
; 3.042 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[5]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[33]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 6.906      ;
; 3.042 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[5]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[38]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 6.906      ;
; 3.042 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[5]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[37]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 6.906      ;
; 3.044 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[5]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[11]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.054     ; 6.897      ;
; 3.049 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|rd_address ; niosII:u0|niosII_sdram:sdram|m_addr[3]                                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 6.781      ;
; 3.059 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24]                                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.250      ; 7.186      ;
; 3.060 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[20]                                                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_valid_from_R                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 6.871      ;
; 3.062 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[20]                                                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_valid                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 6.869      ;
; 3.064 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[5]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[39]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.045     ; 6.886      ;
; 3.068 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|rd_address ; niosII:u0|niosII_sdram:sdram|m_addr[6]                                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 6.762      ;
; 3.077 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|rd_address ; niosII:u0|niosII_sdram:sdram|m_addr[4]                                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 6.756      ;
; 3.078 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[22]                                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.250      ; 7.167      ;
; 3.079 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[5]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[22]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 6.859      ;
; 3.084 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[5]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[21]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 6.864      ;
; 3.084 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[5]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[29]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 6.864      ;
; 3.084 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[5]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[36]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 6.864      ;
; 3.084 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[5]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[35]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 6.864      ;
; 3.084 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[5]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[34]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 6.864      ;
; 3.084 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[5]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[33]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 6.864      ;
; 3.084 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[5]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[38]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 6.864      ;
; 3.084 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[5]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[37]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 6.864      ;
; 3.106 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[5]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[15]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 6.846      ;
; 3.106 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[5]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[40]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 6.846      ;
; 3.106 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24]                                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 6.825      ;
; 3.113 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[5]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[18]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.040     ; 6.842      ;
; 3.117 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[3]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[29]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 6.830      ;
; 3.117 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[3]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[31]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 6.830      ;
; 3.117 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[3]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[36]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 6.830      ;
; 3.117 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[3]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[35]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 6.830      ;
; 3.117 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[3]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[34]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 6.830      ;
; 3.117 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[3]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[33]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 6.830      ;
; 3.117 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[3]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[38]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 6.830      ;
; 3.117 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[3]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[37]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 6.830      ;
; 3.117 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[3]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[11]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.055     ; 6.823      ;
; 3.125 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[22]                                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 6.806      ;
; 3.129 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[5]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[14]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 6.809      ;
; 3.129 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[5]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[6]                       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 6.809      ;
; 3.129 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[5]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[4]                       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 6.809      ;
; 3.129 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[5]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[2]                       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 6.809      ;
; 3.129 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[5]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[1]                       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 6.809      ;
; 3.129 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[5]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[0]                       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 6.809      ;
; 3.132 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[20]                                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.250      ; 7.113      ;
; 3.133 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24]                                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 6.798      ;
; 3.139 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[3]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[39]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 6.810      ;
; 3.152 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[22]                                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 6.779      ;
; 3.154 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|rd_address ; niosII:u0|niosII_sdram:sdram|m_addr[5]                                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 6.676      ;
; 3.154 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[3]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[22]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 6.783      ;
; 3.156 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|D_iw[4]                                                         ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|R_wr_dst_reg                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 6.768      ;
; 3.159 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[3]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[21]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 6.788      ;
; 3.159 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[3]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[29]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 6.788      ;
; 3.159 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[3]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[36]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 6.788      ;
; 3.159 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[3]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[35]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 6.788      ;
; 3.159 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[3]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[34]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 6.788      ;
; 3.159 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[3]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[33]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 6.788      ;
; 3.159 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[3]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[38]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 6.788      ;
; 3.159 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[3]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[37]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 6.788      ;
; 3.172 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|rd_address ; niosII:u0|niosII_sdram:sdram|m_addr[8]                                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.085     ; 6.648      ;
; 3.176 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[23]                                                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_valid_from_R                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 6.755      ;
; 3.178 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[23]                                                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_valid                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 6.753      ;
; 3.179 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[20]                                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 6.752      ;
; 3.181 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[3]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[15]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 6.770      ;
; 3.181 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[3]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[40]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 6.770      ;
; 3.185 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24]                                                ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[29]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 6.764      ;
; 3.185 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24]                                                ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[31]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 6.764      ;
; 3.185 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24]                                                ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[36]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 6.764      ;
; 3.185 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24]                                                ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[35]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 6.764      ;
; 3.185 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24]                                                ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[34]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 6.764      ;
; 3.185 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24]                                                ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[33]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 6.764      ;
; 3.185 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24]                                                ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[38]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 6.764      ;
; 3.185 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24]                                                ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[37]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 6.764      ;
; 3.187 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24]                                                ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[11]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 6.755      ;
; 3.188 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[3]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[18]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 6.766      ;
; 3.204 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[3]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[14]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 6.733      ;
; 3.204 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[3]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[6]                       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 6.733      ;
; 3.204 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[3]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[4]                       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 6.733      ;
; 3.204 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[3]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[2]                       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 6.733      ;
; 3.204 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[3]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[1]                       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 6.733      ;
; 3.204 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[3]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[0]                       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 6.733      ;
; 3.204 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[22]                                                ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[29]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 6.745      ;
; 3.204 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[22]                                                ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[31]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 6.745      ;
; 3.204 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[22]                                                ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[36]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 6.745      ;
; 3.204 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[22]                                                ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[35]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 6.745      ;
; 3.204 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[22]                                                ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[34]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 6.745      ;
; 3.204 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[22]                                                ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[33]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 6.745      ;
; 3.204 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[22]                                                ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[38]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 6.745      ;
; 3.204 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[22]                                                ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[37]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 6.745      ;
; 3.206 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[20]                                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 6.725      ;
; 3.206 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[22]                                                ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[11]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 6.736      ;
; 3.207 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24]                                                ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[39]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 6.744      ;
; 3.208 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[5]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entries[0]                       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.045     ; 6.742      ;
; 3.209 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[5]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entries[1]                       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.045     ; 6.741      ;
+-------+-------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                         ;
+-------+--------------------------------------------------------------+-----------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                             ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+-----------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; 4.677 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[3] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[14] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.619      ; 6.857      ;
; 4.677 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[3] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[18] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.619      ; 6.857      ;
; 4.677 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[3] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[15] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.619      ; 6.857      ;
; 4.677 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[3] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[16] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.619      ; 6.857      ;
; 4.677 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[3] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[17] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.619      ; 6.857      ;
; 4.677 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[3] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[27] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.619      ; 6.857      ;
; 4.677 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[3] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[19] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.619      ; 6.857      ;
; 4.677 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[3] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[20] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.619      ; 6.857      ;
; 4.677 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[3] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[21] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.619      ; 6.857      ;
; 4.677 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[3] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[22] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.619      ; 6.857      ;
; 4.677 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[3] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[23] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.619      ; 6.857      ;
; 4.677 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[3] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[24] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.619      ; 6.857      ;
; 4.677 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[3] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[25] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.619      ; 6.857      ;
; 4.677 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[3] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[26] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.619      ; 6.857      ;
; 4.828 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_in[0]  ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[14] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.708      ;
; 4.828 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_in[0]  ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[18] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.708      ;
; 4.828 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_in[0]  ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[15] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.708      ;
; 4.828 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_in[0]  ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[16] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.708      ;
; 4.828 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_in[0]  ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[17] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.708      ;
; 4.828 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_in[0]  ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[27] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.708      ;
; 4.828 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_in[0]  ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[19] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.708      ;
; 4.828 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_in[0]  ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[20] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.708      ;
; 4.828 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_in[0]  ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[21] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.708      ;
; 4.828 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_in[0]  ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[22] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.708      ;
; 4.828 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_in[0]  ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[23] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.708      ;
; 4.828 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_in[0]  ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[24] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.708      ;
; 4.828 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_in[0]  ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[25] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.708      ;
; 4.828 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_in[0]  ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[26] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.708      ;
; 4.840 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[3] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[9]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.618      ; 6.693      ;
; 4.840 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[3] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[13] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.618      ; 6.693      ;
; 4.840 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[3] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[0]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.618      ; 6.693      ;
; 4.840 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[3] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[1]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.618      ; 6.693      ;
; 4.840 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[3] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[2]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.618      ; 6.693      ;
; 4.840 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[3] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[3]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.618      ; 6.693      ;
; 4.840 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[3] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[4]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.618      ; 6.693      ;
; 4.840 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[3] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[5]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.618      ; 6.693      ;
; 4.840 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[3] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[6]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.618      ; 6.693      ;
; 4.840 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[3] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[7]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.618      ; 6.693      ;
; 4.840 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[3] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[8]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.618      ; 6.693      ;
; 4.840 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[3] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[10] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.618      ; 6.693      ;
; 4.840 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[3] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[11] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.618      ; 6.693      ;
; 4.840 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[3] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[12] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.618      ; 6.693      ;
; 4.991 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_in[0]  ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[9]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.620      ; 6.544      ;
; 4.991 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_in[0]  ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[13] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.620      ; 6.544      ;
; 4.991 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_in[0]  ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[0]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.620      ; 6.544      ;
; 4.991 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_in[0]  ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[1]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.620      ; 6.544      ;
; 4.991 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_in[0]  ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[2]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.620      ; 6.544      ;
; 4.991 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_in[0]  ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[3]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.620      ; 6.544      ;
; 4.991 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_in[0]  ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[4]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.620      ; 6.544      ;
; 4.991 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_in[0]  ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[5]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.620      ; 6.544      ;
; 4.991 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_in[0]  ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[6]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.620      ; 6.544      ;
; 4.991 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_in[0]  ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[7]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.620      ; 6.544      ;
; 4.991 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_in[0]  ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[8]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.620      ; 6.544      ;
; 4.991 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_in[0]  ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[10] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.620      ; 6.544      ;
; 4.991 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_in[0]  ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[11] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.620      ; 6.544      ;
; 4.991 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_in[0]  ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[12] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.620      ; 6.544      ;
; 5.026 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[1] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[14] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.510      ;
; 5.026 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[1] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[18] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.510      ;
; 5.026 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[1] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[15] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.510      ;
; 5.026 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[1] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[16] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.510      ;
; 5.026 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[1] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[17] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.510      ;
; 5.026 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[1] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[27] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.510      ;
; 5.026 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[1] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[19] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.510      ;
; 5.026 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[1] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[20] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.510      ;
; 5.026 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[1] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[21] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.510      ;
; 5.026 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[1] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[22] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.510      ;
; 5.026 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[1] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[23] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.510      ;
; 5.026 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[1] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[24] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.510      ;
; 5.026 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[1] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[25] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.510      ;
; 5.026 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[1] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[26] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.510      ;
; 5.150 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[5] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[14] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.619      ; 6.384      ;
; 5.150 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[5] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[18] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.619      ; 6.384      ;
; 5.150 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[5] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[15] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.619      ; 6.384      ;
; 5.150 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[5] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[16] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.619      ; 6.384      ;
; 5.150 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[5] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[17] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.619      ; 6.384      ;
; 5.150 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[5] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[27] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.619      ; 6.384      ;
; 5.150 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[5] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[19] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.619      ; 6.384      ;
; 5.150 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[5] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[20] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.619      ; 6.384      ;
; 5.150 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[5] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[21] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.619      ; 6.384      ;
; 5.150 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[5] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[22] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.619      ; 6.384      ;
; 5.150 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[5] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[23] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.619      ; 6.384      ;
; 5.150 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[5] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[24] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.619      ; 6.384      ;
; 5.150 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[5] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[25] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.619      ; 6.384      ;
; 5.150 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[5] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[26] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.619      ; 6.384      ;
; 5.168 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[7] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[14] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.619      ; 6.366      ;
; 5.168 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[7] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[18] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.619      ; 6.366      ;
; 5.168 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[7] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[15] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.619      ; 6.366      ;
; 5.168 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[7] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[16] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.619      ; 6.366      ;
; 5.168 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[7] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[17] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.619      ; 6.366      ;
; 5.168 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[7] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[27] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.619      ; 6.366      ;
; 5.168 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[7] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[19] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.619      ; 6.366      ;
; 5.168 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[7] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[20] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.619      ; 6.366      ;
; 5.168 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[7] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[21] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.619      ; 6.366      ;
; 5.168 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[7] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[22] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.619      ; 6.366      ;
; 5.168 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[7] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[23] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.619      ; 6.366      ;
; 5.168 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[7] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[24] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.619      ; 6.366      ;
; 5.168 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[7] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[25] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.619      ; 6.366      ;
; 5.168 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[7] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[26] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.619      ; 6.366      ;
; 5.170 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[2] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[14] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.366      ;
; 5.170 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[2] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[18] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.366      ;
+-------+--------------------------------------------------------------+-----------------------------------------------------+----------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.367 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 2.868      ;
; 47.370 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 2.865      ;
; 47.412 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.219      ; 2.802      ;
; 47.433 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 2.804      ;
; 47.516 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 2.719      ;
; 47.598 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[0]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.246      ; 2.643      ;
; 47.645 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 2.591      ;
; 47.682 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 2.553      ;
; 47.899 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 2.338      ;
; 47.975 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 2.260      ;
; 47.975 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 2.260      ;
; 48.048 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 2.187      ;
; 48.067 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 2.167      ;
; 48.234 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 2.002      ;
; 48.378 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 1.857      ;
; 48.487 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 1.750      ;
; 48.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 1.690      ;
; 48.595 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 1.639      ;
; 48.629 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 1.607      ;
; 49.029 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                              ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.219      ; 1.185      ;
; 49.405 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 0.830      ;
; 96.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[26]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.674      ;
; 96.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[25]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.674      ;
; 96.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[17]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.674      ;
; 96.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[18]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.674      ;
; 96.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[20]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.674      ;
; 96.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[19]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.674      ;
; 96.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[21]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.674      ;
; 96.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[22]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.674      ;
; 96.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[23]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.674      ;
; 96.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[24]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.674      ;
; 96.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[16]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.674      ;
; 96.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[27]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.674      ;
; 96.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[29]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.674      ;
; 96.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[30]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.674      ;
; 96.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[28]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.674      ;
; 96.295 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.640      ;
; 96.295 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.640      ;
; 96.295 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.640      ;
; 96.295 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.640      ;
; 96.295 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.640      ;
; 96.295 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.640      ;
; 96.295 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.640      ;
; 96.295 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.640      ;
; 96.392 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.545      ;
; 96.392 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.545      ;
; 96.392 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.545      ;
; 96.392 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.545      ;
; 96.392 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.545      ;
; 96.392 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.545      ;
; 96.392 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.545      ;
; 96.392 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.545      ;
; 96.426 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.507      ;
; 96.426 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.507      ;
; 96.426 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.507      ;
; 96.426 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.507      ;
; 96.512 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.421      ;
; 96.512 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.421      ;
; 96.512 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.421      ;
; 96.512 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.421      ;
; 96.571 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[15]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.365      ;
; 96.613 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.323      ;
; 96.613 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.323      ;
; 96.613 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.323      ;
; 96.613 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.323      ;
; 96.613 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.323      ;
; 96.613 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.323      ;
; 96.613 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.323      ;
; 96.613 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.323      ;
; 96.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.289      ;
; 96.655 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.280      ;
; 96.661 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[34]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.275      ;
; 96.661 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[32]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.275      ;
; 96.661 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[33]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.275      ;
; 96.669 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.267      ;
; 96.669 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.267      ;
; 96.669 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.267      ;
; 96.669 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.267      ;
; 96.669 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.267      ;
; 96.669 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.267      ;
; 96.669 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.267      ;
; 96.669 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.267      ;
; 96.683 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.259      ;
; 96.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[26]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.247      ;
; 96.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[25]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.247      ;
; 96.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[17]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.247      ;
; 96.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[18]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.247      ;
; 96.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[20]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.247      ;
; 96.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[19]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.247      ;
; 96.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[21]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.247      ;
; 96.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[22]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.247      ;
; 96.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[23]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.247      ;
; 96.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[24]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.247      ;
; 96.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[16]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.247      ;
; 96.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[27]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.247      ;
; 96.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[29]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.247      ;
; 96.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[30]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.247      ;
; 96.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[28]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.247      ;
; 96.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[26]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.246      ;
; 96.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[25]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.246      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.296 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                              ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_datain_reg0                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.806      ;
; 0.299 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                        ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                        ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[1][105]                                                                                        ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[1][105]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][105]                                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][105]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]                                                                                 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.300 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][2]                                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][2]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][3]                                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][3]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][4]                                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][4]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][5]                                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][5]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][20]                                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][20]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][21]                                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][21]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][22]                                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][22]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.307 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                              ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_datain_reg0                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.817      ;
; 0.308 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                       ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.818      ;
; 0.311 ; moduloPWM:PWMDER|salidaActual                                                                                                                                                                                  ; moduloPWM:PWMDER|salidaActual                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                           ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_sys_pll:sys_pll|pfdena_reg                                                                                                                                                                    ; niosII:u0|niosII_sys_pll:sys_pll|pfdena_reg                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                        ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                        ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][6]                                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][6]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_jtag:jtag|woverflow                                                                                                                                                                           ; niosII:u0|niosII_jtag:jtag|woverflow                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][18]                                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][18]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; moduloPWM:PWMIZQ|salidaActual                                                                                                                                                                                  ; moduloPWM:PWMIZQ|salidaActual                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][0]                                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][1]                                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][8]                                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][8]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][9]                                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][9]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_jtag:jtag|ac                                                                                                                                                                                  ; niosII:u0|niosII_jtag:jtag|ac                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][12]                                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][12]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][7]                                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][7]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                       ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.340      ; 0.821      ;
; 0.312 ; niosII:u0|niosII_jtag:jtag|pause_irq                                                                                                                                                                           ; niosII:u0|niosII_jtag:jtag|pause_irq                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]                                                                                 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][10]                                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][10]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][13]                                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][13]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][14]                                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][14]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][16]                                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][16]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][17]                                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][17]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][19]                                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][19]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][15]                                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][15]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                      ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                           ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                      ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; niosII:u0|niosII_jtag:jtag|rvalid                                                                                                                                                                              ; niosII:u0|niosII_jtag:jtag|rvalid                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.315 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                       ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.340      ; 0.824      ;
; 0.319 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                       ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.340      ; 0.828      ;
; 0.320 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|r_ena1                                                                                                                              ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|r_ena1                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.519      ;
; 0.333 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[5]                                                                       ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][5]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.544      ;
; 0.333 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                       ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.340      ; 0.842      ;
; 0.335 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                       ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.340      ; 0.844      ;
; 0.338 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                       ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.848      ;
; 0.339 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                         ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; niosII:u0|niosII_jtag:jtag|ac                                                                                                                                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[10]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; niosII:u0|niosII_sys_pll:sys_pll|niosII_sys_pll_stdsync_sv6:stdsync2|niosII_sys_pll_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                                             ; niosII:u0|niosII_sys_pll:sys_pll|niosII_sys_pll_stdsync_sv6:stdsync2|niosII_sys_pll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                       ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.851      ;
; 0.341 ; niosII:u0|niosII_jtag:jtag|r_val                                                                                                                                                                               ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|r_ena1                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.540      ;
; 0.343 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.542      ;
; 0.343 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.542      ;
; 0.343 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate1                                                                                                                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate2                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.543      ;
; 0.344 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[3]                                                                       ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][3]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.555      ;
; 0.344 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.543      ;
; 0.346 ; niosII:u0|niosII_jtag:jtag|pause_irq                                                                                                                                                                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[8]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]                                                                                 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][7]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.545      ;
; 0.348 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                                 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.547      ;
; 0.348 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                       ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.547      ;
; 0.348 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                       ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.547      ;
; 0.355 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                       ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.865      ;
; 0.357 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[6]                                                                       ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][6]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[12]                                                                      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][12]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.556      ;
; 0.358 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[0]                                                                       ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.557      ;
; 0.358 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[8]                                                                       ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][8]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.557      ;
; 0.358 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[13]                                                                      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][13]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.557      ;
; 0.359 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5]          ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.558      ;
; 0.360 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5]          ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.571      ;
; 0.361 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                       ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.340      ; 0.870      ;
; 0.364 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4]                                 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~portb_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.278      ; 0.811      ;
; 0.366 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4]          ; niosII:u0|niosII_jtag:jtag|fifo_AE                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.565      ;
; 0.368 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.567      ;
; 0.369 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                                 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~portb_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.278      ; 0.816      ;
; 0.371 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]                                 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~portb_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.278      ; 0.818      ;
; 0.384 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                                 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~portb_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.278      ; 0.831      ;
; 0.400 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                                 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~portb_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.278      ; 0.847      ;
; 0.403 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                                 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~portb_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.278      ; 0.850      ;
; 0.424 ; niosII:u0|niosII_sys_pll:sys_pll|pfdena_reg                                                                                                                                                                    ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator|av_readdata_pre[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.623      ;
; 0.424 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate2                                                                                                                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|t_pause                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.624      ;
; 0.430 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                              ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_datain_reg0                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.363      ; 0.962      ;
; 0.433 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                              ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_datain_reg0                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.363      ; 0.965      ;
; 0.434 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write1                                                                                                                              ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|t_ena                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.634      ;
; 0.440 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[7]                                                                       ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.639      ;
; 0.446 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                              ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_datain_reg0                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.363      ; 0.978      ;
; 0.447 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                              ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_datain_reg0                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.363      ; 0.979      ;
; 0.453 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.665      ;
; 0.453 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.665      ;
; 0.454 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.666      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u0|sys_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                  ; To Node                                                                                                                                                                    ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.299 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_write                                                                                                                        ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_write                                                                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][10]                                              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][10]                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.310 ; niosII:u0|niosII_IO_Pio:io_pio|capture[9]                                                                                                                                  ; niosII:u0|niosII_IO_Pio:io_pio|capture[9]                                                                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; niosII:u0|niosII_IO_Pio:io_pio|capture[10]                                                                                                                                 ; niosII:u0|niosII_IO_Pio:io_pio|capture[10]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; niosII:u0|niosII_IO_Pio:io_pio|capture[27]                                                                                                                                 ; niosII:u0|niosII_IO_Pio:io_pio|capture[27]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; niosII:u0|niosII_IO_Pio:io_pio|capture[28]                                                                                                                                 ; niosII:u0|niosII_IO_Pio:io_pio|capture[28]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_uart_2:uart_2|niosII_uart_2_rx:the_niosII_uart_2_rx|framing_error                                                                                         ; niosII:u0|niosII_uart_2:uart_2|niosII_uart_2_rx:the_niosII_uart_2_rx|framing_error                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_uart_2:uart_2|niosII_uart_2_rx:the_niosII_uart_2_rx|break_detect                                                                                          ; niosII:u0|niosII_uart_2:uart_2|niosII_uart_2_rx:the_niosII_uart_2_rx|break_detect                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                            ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|TOE                                                                                                         ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|TOE                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|RRDY                                                                                                        ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|RRDY                                                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|ROE                                                                                                         ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|ROE                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|MISO_reg                                                                                                    ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|MISO_reg                                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_pio_avalon_parallel_port_slave_agent_rsp_fifo|mem_used[1]                                    ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_pio_avalon_parallel_port_slave_agent_rsp_fifo|mem_used[1]                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[14]                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[14]                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[7]                                                    ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[7]                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[8]                                                    ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[8]                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[15]                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[15]                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|count[0]                                                       ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|count[0]                                                       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg                                                        ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_008:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[1]                     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_008:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[1]                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_008:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[1]                     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_008:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[1]                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][88]                                                              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][88]                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                             ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                             ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                             ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                             ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][48]                                                              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][48]                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][66]                                                              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][66]                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][19]                                                              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][19]                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_sdram:sdram|i_refs[2]                                                                                                                                     ; niosII:u0|niosII_sdram:sdram|i_refs[2]                                                                                                                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_sdram:sdram|i_refs[1]                                                                                                                                     ; niosII:u0|niosII_sdram:sdram|i_refs[1]                                                                                                                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_sdram:sdram|i_refs[0]                                                                                                                                     ; niosII:u0|niosII_sdram:sdram|i_refs[0]                                                                                                                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_IO_Pio:io_pio|capture[0]                                                                                                                                  ; niosII:u0|niosII_IO_Pio:io_pio|capture[0]                                                                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_IO_Pio:io_pio|capture[24]                                                                                                                                 ; niosII:u0|niosII_IO_Pio:io_pio|capture[24]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_IO_Pio:io_pio|capture[25]                                                                                                                                 ; niosII:u0|niosII_IO_Pio:io_pio|capture[25]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[25]                                                                                                                               ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[25]                                                                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_IO_Pio:io_pio|capture[26]                                                                                                                                 ; niosII:u0|niosII_IO_Pio:io_pio|capture[26]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_IO_Pio:io_pio|capture[29]                                                                                                                                 ; niosII:u0|niosII_IO_Pio:io_pio|capture[29]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_IO_Pio:io_pio|capture[23]                                                                                                                                 ; niosII:u0|niosII_IO_Pio:io_pio|capture[23]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_IO_Pio:io_pio|capture[31]                                                                                                                                 ; niosII:u0|niosII_IO_Pio:io_pio|capture[31]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[31]                                                                                                                               ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[31]                                                                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_IO_Pio:io_pio|capture[30]                                                                                                                                 ; niosII:u0|niosII_IO_Pio:io_pio|capture[30]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[30]                                                                                                                               ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[30]                                                                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_uart:uart|niosII_uart_tx:the_niosII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]                                                ; niosII:u0|niosII_uart:uart|niosII_uart_tx:the_niosII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[0]                                                                                                                                ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[0]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[1]                                                                                                                                ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[1]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[2]                                                                                                                                ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[2]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[18]                                                                                                                               ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[18]                                                                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[19]                                                                                                                               ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[19]                                                                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[20]                                                                                                                               ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[20]                                                                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[21]                                                                                                                               ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[21]                                                                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[22]                                                                                                                               ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[22]                                                                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|wait_for_one_post_bret_inst                                                                                                    ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|wait_for_one_post_bret_inst                                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|EOP                                                                                                         ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|EOP                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_008:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[1]                     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_008:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[1]                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator|wait_latency_counter[1]                              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator|wait_latency_counter[1]                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                             ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                             ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer                                          ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|av_ld_waiting_for_data                                                                                                         ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|av_ld_waiting_for_data                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_read                                                                                                                         ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_read                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reloj_feo_s1_translator|wait_latency_counter[1]                                        ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reloj_feo_s1_translator|wait_latency_counter[1]                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_n_s1_translator|wait_latency_counter[1]                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_n_s1_translator|wait_latency_counter[1]                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_n_s1_agent_rsp_fifo|mem_used[1]                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_n_s1_agent_rsp_fifo|mem_used[1]                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_uart_2:uart_2|niosII_uart_2_tx:the_niosII_uart_2_tx|tx_overrun                                                                                            ; niosII:u0|niosII_uart_2:uart_2|niosII_uart_2_tx:the_niosII_uart_2_tx|tx_overrun                                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_uart_2:uart_2|niosII_uart_2_rx:the_niosII_uart_2_rx|rx_overrun                                                                                            ; niosII:u0|niosII_uart_2:uart_2|niosII_uart_2_rx:the_niosII_uart_2_rx|rx_overrun                                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_IO_Pio:io_pio|capture[7]                                                                                                                                  ; niosII:u0|niosII_IO_Pio:io_pio|capture[7]                                                                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_IO_Pio:io_pio|capture[15]                                                                                                                                 ; niosII:u0|niosII_IO_Pio:io_pio|capture[15]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_IO_Pio:io_pio|capture[22]                                                                                                                                 ; niosII:u0|niosII_IO_Pio:io_pio|capture[22]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_IO_Pio:io_pio|capture[21]                                                                                                                                 ; niosII:u0|niosII_IO_Pio:io_pio|capture[21]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_IO_Pio:io_pio|capture[20]                                                                                                                                 ; niosII:u0|niosII_IO_Pio:io_pio|capture[20]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_IO_Pio:io_pio|capture[19]                                                                                                                                 ; niosII:u0|niosII_IO_Pio:io_pio|capture[19]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_IO_Pio:io_pio|capture[18]                                                                                                                                 ; niosII:u0|niosII_IO_Pio:io_pio|capture[18]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_IO_Pio:io_pio|capture[17]                                                                                                                                 ; niosII:u0|niosII_IO_Pio:io_pio|capture[17]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_IO_Pio:io_pio|capture[16]                                                                                                                                 ; niosII:u0|niosII_IO_Pio:io_pio|capture[16]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_IO_Pio:io_pio|capture[14]                                                                                                                                 ; niosII:u0|niosII_IO_Pio:io_pio|capture[14]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_IO_Pio:io_pio|capture[13]                                                                                                                                 ; niosII:u0|niosII_IO_Pio:io_pio|capture[13]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_IO_Pio:io_pio|capture[12]                                                                                                                                 ; niosII:u0|niosII_IO_Pio:io_pio|capture[12]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_IO_Pio:io_pio|capture[11]                                                                                                                                 ; niosII:u0|niosII_IO_Pio:io_pio|capture[11]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_IO_Pio:io_pio|capture[8]                                                                                                                                  ; niosII:u0|niosII_IO_Pio:io_pio|capture[8]                                                                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_IO_Pio:io_pio|capture[6]                                                                                                                                  ; niosII:u0|niosII_IO_Pio:io_pio|capture[6]                                                                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_IO_Pio:io_pio|capture[5]                                                                                                                                  ; niosII:u0|niosII_IO_Pio:io_pio|capture[5]                                                                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_IO_Pio:io_pio|capture[4]                                                                                                                                  ; niosII:u0|niosII_IO_Pio:io_pio|capture[4]                                                                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_IO_Pio:io_pio|capture[3]                                                                                                                                  ; niosII:u0|niosII_IO_Pio:io_pio|capture[3]                                                                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_IO_Pio:io_pio|capture[2]                                                                                                                                  ; niosII:u0|niosII_IO_Pio:io_pio|capture[2]                                                                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_IO_Pio:io_pio|capture[1]                                                                                                                                  ; niosII:u0|niosII_IO_Pio:io_pio|capture[1]                                                                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem_used[1]                                                 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem_used[1]                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem_used[0]                                                 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem_used[0]                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_id_control_slave_translator|wait_latency_counter[1]                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_id_control_slave_translator|wait_latency_counter[1]                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.311 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                               ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.519      ;
; 0.325 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.538      ;
; 0.326 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.539      ;
; 0.331 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.530      ;
; 0.332 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                               ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|ir_out[1]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.545      ;
; 0.335 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.534      ;
; 0.335 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.534      ;
; 0.336 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                      ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.535      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.344 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.543      ;
; 0.344 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.543      ;
; 0.344 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.543      ;
; 0.345 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.346 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.546      ;
; 0.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.546      ;
; 0.348 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.547      ;
; 0.351 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.550      ;
; 0.351 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.551      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.556      ;
; 0.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.557      ;
; 0.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[23]                                                                                                     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[22]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.556      ;
; 0.358 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                  ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.558      ;
; 0.359 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[14]                                                                                                     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[13]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.558      ;
; 0.359 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[9]                                                                                                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[8]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.558      ;
; 0.362 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.561      ;
; 0.365 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.564      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.574      ;
; 0.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.587      ;
; 0.432 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                      ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.631      ;
; 0.432 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.632      ;
; 0.433 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                      ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.632      ;
; 0.433 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                      ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.632      ;
; 0.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.636      ;
; 0.438 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[13]                                                                                                     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[12]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.637      ;
; 0.438 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[6]                                                                                                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[5]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.637      ;
; 0.449 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                      ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.648      ;
; 0.450 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                      ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.649      ;
; 0.455 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.654      ;
; 0.464 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.664      ;
; 0.465 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.665      ;
; 0.466 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.666      ;
; 0.469 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                               ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|ir_out[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.682      ;
; 0.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.669      ;
; 0.471 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.671      ;
; 0.472 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.671      ;
; 0.473 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.672      ;
; 0.473 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.672      ;
; 0.482 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[3]                                                                                                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.681      ;
; 0.483 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[32]                                                                                                     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[31]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.682      ;
; 0.490 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.690      ;
; 0.495 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                   ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.695      ;
; 0.498 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                      ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.697      ;
; 0.500 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                      ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.699      ;
; 0.501 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                      ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.700      ;
; 0.503 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[26]                                                                                                     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[25]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.702      ;
; 0.506 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.705      ;
; 0.508 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.708      ;
; 0.511 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.711      ;
; 0.513 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[21]                                                                                                     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[20]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.712      ;
; 0.514 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                   ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.714      ;
; 0.514 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                   ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.714      ;
; 0.514 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[19]                                                                                                     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[18]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.713      ;
; 0.515 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                   ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.715      ;
; 0.515 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[34]                                                                                                     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[33]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[5]                                                                                                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[4]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[27]                                                                                                     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[26]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.714      ;
; 0.516 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[11]                                                                                                     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[10]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[10]                                                                                                     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[9]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[2]                                                                                                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.715      ;
; 0.517 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[22]                                                                                                     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[21]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.716      ;
; 0.517 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[30]                                                                                                     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[29]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.716      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u0|sys_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                                                                                                                                ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 5.272 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[8]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.157     ; 4.468      ;
; 5.273 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[13]                                                                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.156     ; 4.468      ;
; 5.273 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[10]                                                                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.156     ; 4.468      ;
; 5.273 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[12]                                                                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.160     ; 4.464      ;
; 5.273 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[11]                                                                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.156     ; 4.468      ;
; 5.273 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[9]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.156     ; 4.468      ;
; 5.273 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[7]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.159     ; 4.465      ;
; 5.273 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[2]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.158     ; 4.466      ;
; 5.273 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[14]                                                                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.156     ; 4.468      ;
; 5.324 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[3]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.192     ; 4.381      ;
; 5.332 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[1]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.181     ; 4.384      ;
; 5.332 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[0]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.181     ; 4.384      ;
; 5.335 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_addr[1]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 4.486      ;
; 5.335 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_addr[2]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 4.486      ;
; 5.335 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[8]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 4.486      ;
; 5.336 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_addr[3]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 4.484      ;
; 5.336 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_addr[4]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 4.487      ;
; 5.336 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_addr[5]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 4.484      ;
; 5.336 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_addr[6]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 4.484      ;
; 5.336 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_addr[7]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.085     ; 4.482      ;
; 5.336 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[2]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 4.484      ;
; 5.336 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[7]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.084     ; 4.483      ;
; 5.336 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[9]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 4.486      ;
; 5.336 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[10]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 4.486      ;
; 5.336 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[11]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 4.486      ;
; 5.336 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[12]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.085     ; 4.482      ;
; 5.336 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[13]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 4.486      ;
; 5.336 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[14]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 4.486      ;
; 5.336 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_bank[0]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 4.484      ;
; 5.336 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_bank[1]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 4.485      ;
; 5.336 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_dqm[0]                                                                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.085     ; 4.482      ;
; 5.336 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_dqm[1]                                                                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.085     ; 4.482      ;
; 5.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[15]                                                                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.178     ; 4.380      ;
; 5.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[4]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.178     ; 4.380      ;
; 5.340 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[5]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.175     ; 4.382      ;
; 5.340 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[6]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.175     ; 4.382      ;
; 5.349 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_addr[0]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.094     ; 4.462      ;
; 5.349 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_addr[9]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.094     ; 4.462      ;
; 5.349 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_addr[10]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.103     ; 4.453      ;
; 5.350 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_addr[8]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.095     ; 4.460      ;
; 5.350 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[3]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.099     ; 4.456      ;
; 5.350 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_addr[11]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.099     ; 4.456      ;
; 5.358 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[0]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 4.459      ;
; 5.358 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[1]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 4.459      ;
; 5.363 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_addr[12]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.097     ; 4.445      ;
; 5.365 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[4]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.085     ; 4.455      ;
; 5.365 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[15]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.085     ; 4.455      ;
; 5.366 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[5]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 4.457      ;
; 5.366 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[6]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 4.457      ;
; 5.469 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 4.458      ;
; 5.469 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 4.458      ;
; 5.469 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 4.458      ;
; 5.469 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 4.458      ;
; 5.469 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 4.458      ;
; 5.469 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 4.458      ;
; 5.469 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 4.458      ;
; 5.469 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 4.458      ;
; 5.469 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 4.458      ;
; 5.471 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|oe~_Duplicate_8                                                                                                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.078     ; 4.333      ;
; 5.472 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 4.455      ;
; 5.472 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 4.455      ;
; 5.472 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 4.455      ;
; 5.472 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 4.455      ;
; 5.472 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|oe~_Duplicate_2                                                                                                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 4.331      ;
; 5.472 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|oe~_Duplicate_7                                                                                                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 4.330      ;
; 5.472 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|oe~_Duplicate_9                                                                                                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 4.333      ;
; 5.472 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|oe~_Duplicate_10                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 4.333      ;
; 5.472 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|oe~_Duplicate_11                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 4.333      ;
; 5.472 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|oe~_Duplicate_12                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 4.329      ;
; 5.472 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|oe~_Duplicate_13                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 4.333      ;
; 5.472 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|oe~_Duplicate_14                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 4.333      ;
; 5.473 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 4.447      ;
; 5.473 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 4.447      ;
; 5.473 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 4.447      ;
; 5.473 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 4.447      ;
; 5.473 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 4.447      ;
; 5.473 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 4.447      ;
; 5.473 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 4.447      ;
; 5.473 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 4.447      ;
; 5.473 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 4.447      ;
; 5.474 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.087     ; 4.434      ;
; 5.482 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 4.442      ;
; 5.482 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 4.442      ;
; 5.482 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 4.442      ;
; 5.482 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 4.442      ;
; 5.482 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[105] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 4.442      ;
; 5.482 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 4.442      ;
; 5.483 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 4.436      ;
; 5.483 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 4.436      ;
; 5.483 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 4.436      ;
; 5.483 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 4.436      ;
; 5.500 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|oe~_Duplicate_3                                                                                                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.111     ; 4.270      ;
; 5.504 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_cmd[3]                                                                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 4.316      ;
; 5.508 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|oe                                                                                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.100     ; 4.273      ;
; 5.508 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|oe~_Duplicate_1                                                                                                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.100     ; 4.273      ;
; 5.515 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|oe~_Duplicate_15                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.097     ; 4.269      ;
; 5.515 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|oe~_Duplicate_4                                                                                                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.097     ; 4.269      ;
; 5.516 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|oe~_Duplicate_5                                                                                                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.094     ; 4.271      ;
; 5.516 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|oe~_Duplicate_6                                                                                                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.094     ; 4.271      ;
; 5.548 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_cmd[0]                                                                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 4.277      ;
+-------+-------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.168 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][18]                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.749      ;
; 17.168 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|woverflow                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.749      ;
; 17.168 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rst1                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.749      ;
; 17.168 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.749      ;
; 17.168 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.749      ;
; 17.168 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.749      ;
; 17.168 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.749      ;
; 17.168 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[6]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.749      ;
; 17.168 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][6]                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.749      ;
; 17.168 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 2.748      ;
; 17.196 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.721      ;
; 17.196 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.721      ;
; 17.196 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.721      ;
; 17.196 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.721      ;
; 17.196 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.721      ;
; 17.222 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[9]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.695      ;
; 17.222 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[8]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.695      ;
; 17.222 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|pause_irq                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.695      ;
; 17.222 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 2.692      ;
; 17.222 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 2.692      ;
; 17.222 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 2.692      ;
; 17.222 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 2.692      ;
; 17.222 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 2.692      ;
; 17.222 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 2.692      ;
; 17.222 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.695      ;
; 17.222 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][9]                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.695      ;
; 17.222 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][8]                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.695      ;
; 17.222 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[1]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.695      ;
; 17.222 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][1]                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.695      ;
; 17.222 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[0]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.695      ;
; 17.222 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][0]                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.695      ;
; 17.401 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rdata[0]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.178      ; 2.715      ;
; 17.401 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rdata[1]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.178      ; 2.715      ;
; 17.401 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rdata[2]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.178      ; 2.715      ;
; 17.401 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rdata[3]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.178      ; 2.715      ;
; 17.401 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rdata[4]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.178      ; 2.715      ;
; 17.401 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rdata[5]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.178      ; 2.715      ;
; 17.401 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rdata[6]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.178      ; 2.715      ;
; 17.401 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rdata[7]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.178      ; 2.715      ;
; 17.516 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|r_val                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.408      ;
; 17.516 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.408      ;
; 17.516 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.408      ;
; 17.516 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.408      ;
; 17.516 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.408      ;
; 17.516 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.408      ;
; 17.516 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.408      ;
; 17.516 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rst2                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.409      ;
; 17.516 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write1                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.409      ;
; 17.516 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write2                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.409      ;
; 17.516 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|t_ena                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.409      ;
; 17.516 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate1                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.409      ;
; 17.516 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate2                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.409      ;
; 17.516 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|t_pause                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.409      ;
; 17.516 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|r_ena1                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.408      ;
; 17.516 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rvalid                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.408      ;
; 17.516 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.405      ;
; 17.516 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.405      ;
; 17.516 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.405      ;
; 17.516 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.405      ;
; 17.516 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.405      ;
; 17.516 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.405      ;
; 17.516 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|read1                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.408      ;
; 17.516 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|read2                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.408      ;
; 17.516 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rvalid0                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.408      ;
; 17.517 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_sys_pll:sys_pll|niosII_sys_pll_stdsync_sv6:stdsync2|niosII_sys_pll_dffpipe_l2c:dffpipe3|dffe6a[0]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.398      ;
; 17.517 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.400      ;
; 17.517 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.400      ;
; 17.517 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.400      ;
; 17.517 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.400      ;
; 17.517 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][17]                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.400      ;
; 17.517 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.400      ;
; 17.517 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.400      ;
; 17.517 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][20]                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.400      ;
; 17.517 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][21]                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.400      ;
; 17.517 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][22]                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.400      ;
; 17.517 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 2.399      ;
; 17.517 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.400      ;
; 17.517 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|fifo_wr                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.400      ;
; 17.517 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[12]                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.400      ;
; 17.517 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|av_waitrequest                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.400      ;
; 17.517 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.400      ;
; 17.517 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.400      ;
; 17.517 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|ien_AF                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.400      ;
; 17.517 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.400      ;
; 17.517 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.408      ;
; 17.517 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.408      ;
; 17.517 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.400      ;
; 17.517 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.400      ;
; 17.517 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.400      ;
; 17.517 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.400      ;
; 17.517 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|ien_AE                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.400      ;
; 17.517 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][7]                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.400      ;
; 17.517 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[7]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.400      ;
; 17.517 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][7]                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.400      ;
; 17.517 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.400      ;
; 17.517 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[14]                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.400      ;
; 17.517 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][12]                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.400      ;
; 17.517 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][12]                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.400      ;
; 17.517 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 2.399      ;
; 17.517 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|ac                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.400      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 1.691      ;
; 48.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 1.691      ;
; 97.474 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.467      ;
; 97.474 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.467      ;
; 97.515 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.426      ;
; 97.515 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.426      ;
; 97.515 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.426      ;
; 97.515 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.426      ;
; 97.515 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.426      ;
; 97.515 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.426      ;
; 97.753 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.183      ;
; 97.753 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.183      ;
; 97.753 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.183      ;
; 97.753 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.183      ;
; 97.753 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.183      ;
; 97.753 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.183      ;
; 97.753 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.183      ;
; 97.753 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.183      ;
; 97.753 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.183      ;
; 97.753 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.183      ;
; 97.753 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.183      ;
; 97.941 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.996      ;
; 97.941 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.996      ;
; 97.941 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.996      ;
; 97.941 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.996      ;
; 97.941 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.996      ;
; 97.941 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.996      ;
; 97.941 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.996      ;
; 97.941 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.996      ;
; 97.941 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.996      ;
; 97.941 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.996      ;
; 97.941 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|read                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.996      ;
; 97.941 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.996      ;
; 97.941 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.996      ;
; 98.250 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.691      ;
; 98.250 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|state                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.691      ;
; 98.250 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.691      ;
; 98.251 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.690      ;
; 98.251 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.690      ;
; 98.251 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.690      ;
; 98.251 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.690      ;
; 98.258 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.682      ;
; 98.258 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.682      ;
; 98.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.659      ;
; 98.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.659      ;
; 98.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.659      ;
; 98.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.659      ;
; 98.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.659      ;
; 98.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.659      ;
; 98.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.659      ;
; 98.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.659      ;
; 98.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.659      ;
; 98.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.659      ;
; 98.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.488      ;
; 98.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.488      ;
; 98.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.488      ;
; 98.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.488      ;
; 98.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.488      ;
; 98.503 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.438      ;
; 98.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.291      ;
; 98.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.291      ;
; 98.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.291      ;
; 98.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.291      ;
; 98.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.291      ;
; 98.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.291      ;
; 98.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.291      ;
; 98.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.291      ;
; 98.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.291      ;
; 98.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.291      ;
; 98.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.291      ;
; 98.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.291      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.991  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.190      ;
; 0.991  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.190      ;
; 0.991  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.190      ;
; 0.991  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.190      ;
; 0.991  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.190      ;
; 0.991  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.190      ;
; 0.991  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.190      ;
; 0.991  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.190      ;
; 0.991  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.190      ;
; 0.991  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.190      ;
; 0.991  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.190      ;
; 0.991  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.190      ;
; 1.140  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.340      ;
; 1.179  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.379      ;
; 1.179  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.379      ;
; 1.179  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.379      ;
; 1.179  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.379      ;
; 1.179  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.379      ;
; 1.350  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.552      ;
; 1.350  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.552      ;
; 1.350  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.552      ;
; 1.350  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.552      ;
; 1.350  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.552      ;
; 1.350  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.552      ;
; 1.350  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.552      ;
; 1.350  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.552      ;
; 1.350  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.552      ;
; 1.350  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.552      ;
; 1.376  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.576      ;
; 1.376  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.576      ;
; 1.380  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.581      ;
; 1.380  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|state                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.581      ;
; 1.380  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.581      ;
; 1.395  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.596      ;
; 1.395  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.596      ;
; 1.395  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.596      ;
; 1.395  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.596      ;
; 1.645  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.868      ;
; 1.645  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.868      ;
; 1.645  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.868      ;
; 1.645  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.868      ;
; 1.645  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.868      ;
; 1.645  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.868      ;
; 1.645  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.868      ;
; 1.645  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.868      ;
; 1.645  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.868      ;
; 1.645  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.868      ;
; 1.645  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|read                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.868      ;
; 1.645  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.868      ;
; 1.645  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.868      ;
; 1.849  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.071      ;
; 1.849  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.071      ;
; 1.849  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.071      ;
; 1.849  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.071      ;
; 1.849  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.071      ;
; 1.849  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.071      ;
; 1.849  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.071      ;
; 1.849  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.071      ;
; 1.849  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.071      ;
; 1.849  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.071      ;
; 1.849  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.071      ;
; 2.101  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.302      ;
; 2.101  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.302      ;
; 2.101  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.302      ;
; 2.101  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.302      ;
; 2.101  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.302      ;
; 2.101  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.302      ;
; 2.133  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.334      ;
; 2.133  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.334      ;
; 51.063 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.354      ; 1.581      ;
; 51.063 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.354      ; 1.581      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                               ; To Node                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.732 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][18]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.388      ; 2.264      ;
; 1.732 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.388      ; 2.264      ;
; 1.732 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][105]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.388      ; 2.264      ;
; 1.732 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][105]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.388      ; 2.264      ;
; 1.732 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.388      ; 2.264      ;
; 1.732 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.388      ; 2.264      ;
; 1.732 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.388      ; 2.264      ;
; 1.732 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.388      ; 2.264      ;
; 1.732 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][5]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.388      ; 2.264      ;
; 1.732 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][2]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.388      ; 2.264      ;
; 1.732 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.388      ; 2.264      ;
; 1.732 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.388      ; 2.264      ;
; 1.733 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 2.261      ;
; 1.733 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator|read_latency_shift_reg[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 2.261      ;
; 1.733 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 2.261      ;
; 1.733 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 2.261      ;
; 1.733 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 2.261      ;
; 1.733 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[1][105]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 2.261      ;
; 1.733 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 2.261      ;
; 1.733 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 2.261      ;
; 1.758 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.361      ; 2.263      ;
; 1.758 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.361      ; 2.263      ;
; 1.758 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.361      ; 2.263      ;
; 1.758 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.361      ; 2.263      ;
; 1.758 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.361      ; 2.263      ;
; 1.758 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.361      ; 2.263      ;
; 1.760 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][20]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.358      ; 2.262      ;
; 1.760 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][21]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.358      ; 2.262      ;
; 1.760 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][22]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.358      ; 2.262      ;
; 1.760 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[5]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.358      ; 2.262      ;
; 1.760 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][5]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.358      ; 2.262      ;
; 1.760 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[4]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.358      ; 2.262      ;
; 1.760 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][4]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.358      ; 2.262      ;
; 1.760 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[3]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.358      ; 2.262      ;
; 1.760 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][3]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.358      ; 2.262      ;
; 1.760 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[2]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.358      ; 2.262      ;
; 1.760 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][2]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.358      ; 2.262      ;
; 1.769 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.359      ; 2.272      ;
; 1.769 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.359      ; 2.272      ;
; 1.769 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.359      ; 2.272      ;
; 1.769 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.359      ; 2.272      ;
; 1.769 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.359      ; 2.272      ;
; 1.769 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.359      ; 2.272      ;
; 2.058 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rst2                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.271      ;
; 2.058 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write1                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.271      ;
; 2.058 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write2                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.271      ;
; 2.058 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|t_ena                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.271      ;
; 2.058 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate1                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.271      ;
; 2.058 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate2                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.271      ;
; 2.058 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|t_pause                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.271      ;
; 2.058 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.270      ;
; 2.058 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.270      ;
; 2.059 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_sys_pll:sys_pll|niosII_sys_pll_stdsync_sv6:stdsync2|niosII_sys_pll_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.261      ;
; 2.059 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.262      ;
; 2.059 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|r_val                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.270      ;
; 2.059 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.270      ;
; 2.059 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.270      ;
; 2.059 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.270      ;
; 2.059 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.270      ;
; 2.059 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.270      ;
; 2.059 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.270      ;
; 2.059 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.263      ;
; 2.059 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|r_ena1                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.270      ;
; 2.059 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rvalid                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.270      ;
; 2.059 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.263      ;
; 2.059 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.263      ;
; 2.059 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.263      ;
; 2.059 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.263      ;
; 2.059 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.263      ;
; 2.059 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.267      ;
; 2.059 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.267      ;
; 2.059 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.267      ;
; 2.059 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.267      ;
; 2.059 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.267      ;
; 2.059 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.267      ;
; 2.059 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|read1                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.270      ;
; 2.059 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|read2                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.270      ;
; 2.059 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rvalid0                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.270      ;
; 2.059 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.262      ;
; 2.059 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.262      ;
; 2.059 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.262      ;
; 2.059 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.261      ;
; 2.059 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.261      ;
; 2.059 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.261      ;
; 2.059 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_sys_pll:sys_pll|pfdena_reg                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.261      ;
; 2.059 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator|av_readdata_pre[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.261      ;
; 2.059 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.261      ;
; 2.059 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_sys_pll:sys_pll|prev_reset                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.261      ;
; 2.059 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator|av_readdata_pre[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.261      ;
; 2.059 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.261      ;
; 2.059 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.261      ;
; 2.060 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.264      ;
; 2.060 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.264      ;
; 2.060 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.264      ;
; 2.060 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.264      ;
; 2.060 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][17]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.264      ;
; 2.060 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.264      ;
; 2.060 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.264      ;
; 2.060 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][20]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.264      ;
; 2.060 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][21]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.264      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u0|sys_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                                                                                                                                                                         ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 1.984 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|SSO_reg                                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.356      ; 2.484      ;
; 2.220 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.398      ; 2.762      ;
; 2.220 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.398      ; 2.762      ;
; 2.220 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.398      ; 2.762      ;
; 2.220 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.398      ; 2.762      ;
; 2.220 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.398      ; 2.762      ;
; 2.220 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.398      ; 2.762      ;
; 2.220 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.398      ; 2.762      ;
; 2.232 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.375      ; 2.751      ;
; 2.247 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[14]                                                                       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.375      ; 2.766      ;
; 2.247 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[10]                                                                       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.375      ; 2.766      ;
; 2.247 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[15]                                                                       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.375      ; 2.766      ;
; 2.247 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[24]                                                                       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.375      ; 2.766      ;
; 2.247 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[20]                                                                       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.375      ; 2.766      ;
; 2.247 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][10]                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.375      ; 2.766      ;
; 2.273 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 2.476      ;
; 2.273 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 2.468      ;
; 2.273 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 2.476      ;
; 2.273 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 2.468      ;
; 2.273 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 2.468      ;
; 2.273 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 2.468      ;
; 2.273 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 2.468      ;
; 2.273 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 2.468      ;
; 2.273 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 2.476      ;
; 2.273 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 2.476      ;
; 2.273 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 2.476      ;
; 2.273 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 2.476      ;
; 2.273 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 2.476      ;
; 2.273 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 2.476      ;
; 2.273 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 2.476      ;
; 2.273 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 2.468      ;
; 2.273 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 2.476      ;
; 2.273 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 2.476      ;
; 2.273 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 2.476      ;
; 2.274 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.476      ;
; 2.274 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.476      ;
; 2.274 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.476      ;
; 2.274 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.476      ;
; 2.274 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.476      ;
; 2.274 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.476      ;
; 2.274 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.476      ;
; 2.280 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|MISO_reg                                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 2.488      ;
; 2.281 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 2.472      ;
; 2.281 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 2.472      ;
; 2.281 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 2.472      ;
; 2.281 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 2.472      ;
; 2.281 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 2.472      ;
; 2.281 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][2]                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.473      ;
; 2.281 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][14]                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.473      ;
; 2.281 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][1]                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.473      ;
; 2.281 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][9]                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 2.471      ;
; 2.281 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][12]                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.473      ;
; 2.281 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][10]                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.473      ;
; 2.281 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][15]                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.473      ;
; 2.281 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][29]                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.483      ;
; 2.281 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][27]                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.473      ;
; 2.281 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][25]                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 2.471      ;
; 2.281 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][24]                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.473      ;
; 2.281 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][23]                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.483      ;
; 2.281 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][8]                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.483      ;
; 2.281 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][22]                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 2.471      ;
; 2.281 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][7]                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 2.471      ;
; 2.281 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][19]                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.483      ;
; 2.281 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][30]                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.483      ;
; 2.281 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][31]                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 2.471      ;
; 2.281 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][16]                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.473      ;
; 2.281 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][5]                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.473      ;
; 2.281 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][4]                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.473      ;
; 2.281 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][3]                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 2.471      ;
; 2.281 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][6]                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.473      ;
; 2.281 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][13]                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.473      ;
; 2.281 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][0]                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.473      ;
; 2.281 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem_used[1]                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 2.472      ;
; 2.281 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem_used[0]                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 2.472      ;
; 2.281 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 2.472      ;
; 2.281 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[29]                                                                       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 2.471      ;
; 2.281 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[22]                                                                       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 2.471      ;
; 2.281 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[7]                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 2.471      ;
; 2.281 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[31]                                                                       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 2.471      ;
; 2.281 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[3]                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 2.471      ;
; 2.281 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 2.472      ;
; 2.281 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|slowcount[1]                                                                                                                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.488      ;
; 2.281 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|slowcount[0]                                                                                                                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.488      ;
; 2.281 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|state[0]                                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.488      ;
; 2.281 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|state[2]                                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.488      ;
; 2.281 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|state[3]                                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.488      ;
; 2.281 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|state[1]                                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.488      ;
; 2.281 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|state[4]                                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.488      ;
; 2.281 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][29]                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.483      ;
; 2.281 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][23]                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.483      ;
; 2.281 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][8]                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.483      ;
; 2.281 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][22]                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 2.471      ;
; 2.281 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|SCLK_reg                                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.488      ;
; 2.281 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|shift_reg[0]                                                                                                                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.483      ;
; 2.281 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|shift_reg[1]                                                                                                                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.483      ;
; 2.281 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|shift_reg[2]                                                                                                                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.483      ;
; 2.281 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|shift_reg[3]                                                                                                                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.483      ;
; 2.281 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|shift_reg[4]                                                                                                                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.483      ;
; 2.281 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|shift_reg[5]                                                                                                                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.483      ;
; 2.281 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|shift_reg[6]                                                                                                                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.483      ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 27
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.074
Worst Case Available Settling Time: 15.366 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                  ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; u0|sys_pll|sd1|pll7|clk[0] ; 5.451  ; 0.000         ;
; CLOCK_50                   ; 6.653  ; 0.000         ;
; altera_reserved_tck        ; 48.594 ; 0.000         ;
+----------------------------+--------+---------------+


+----------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                  ;
+----------------------------+-------+---------------+
; Clock                      ; Slack ; End Point TNS ;
+----------------------------+-------+---------------+
; CLOCK_50                   ; 0.143 ; 0.000         ;
; u0|sys_pll|sd1|pll7|clk[0] ; 0.179 ; 0.000         ;
; altera_reserved_tck        ; 0.186 ; 0.000         ;
+----------------------------+-------+---------------+


+-----------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary               ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; u0|sys_pll|sd1|pll7|clk[0] ; 6.835  ; 0.000         ;
; CLOCK_50                   ; 18.117 ; 0.000         ;
; altera_reserved_tck        ; 49.328 ; 0.000         ;
+----------------------------+--------+---------------+


+----------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary               ;
+----------------------------+-------+---------------+
; Clock                      ; Slack ; End Point TNS ;
+----------------------------+-------+---------------+
; altera_reserved_tck        ; 0.583 ; 0.000         ;
; CLOCK_50                   ; 1.122 ; 0.000         ;
; u0|sys_pll|sd1|pll7|clk[0] ; 1.303 ; 0.000         ;
+----------------------------+-------+---------------+


+-----------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary    ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; u0|sys_pll|sd1|pll7|clk[0] ; 4.749  ; 0.000         ;
; CLOCK_50                   ; 9.209  ; 0.000         ;
; altera_reserved_tck        ; 49.312 ; 0.000         ;
+----------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u0|sys_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                                                                                                                           ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 5.451 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24]                                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.147      ; 4.683      ;
; 5.461 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[22]                                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.147      ; 4.673      ;
; 5.469 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24]                                                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_valid                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 4.474      ;
; 5.470 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[20]                                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.146      ; 4.663      ;
; 5.479 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[22]                                                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_valid                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 4.464      ;
; 5.480 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24]                                                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_valid_from_R                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 4.463      ;
; 5.488 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[20]                                                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_valid                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.045     ; 4.454      ;
; 5.490 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[22]                                                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_valid_from_R                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 4.453      ;
; 5.499 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[20]                                                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_valid_from_R                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.045     ; 4.443      ;
; 5.517 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|rd_address ; niosII:u0|niosII_sdram:sdram|m_addr[6]                                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 4.375      ;
; 5.522 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|rd_address ; niosII:u0|niosII_sdram:sdram|m_addr[4]                                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.045     ; 4.372      ;
; 5.525 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24]                                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 4.419      ;
; 5.526 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|rd_address ; niosII:u0|niosII_sdram:sdram|m_addr[3]                                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 4.366      ;
; 5.531 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24]                                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 4.413      ;
; 5.535 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[22]                                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 4.409      ;
; 5.541 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[22]                                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 4.403      ;
; 5.544 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[20]                                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 4.399      ;
; 5.550 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[20]                                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 4.393      ;
; 5.552 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[5]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[11]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.036     ; 4.399      ;
; 5.556 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[23]                                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.147      ; 4.578      ;
; 5.574 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[5]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[29]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.031     ; 4.382      ;
; 5.574 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[5]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[31]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.031     ; 4.382      ;
; 5.574 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[5]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[36]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.031     ; 4.382      ;
; 5.574 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[5]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[35]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.031     ; 4.382      ;
; 5.574 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[5]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[34]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.031     ; 4.382      ;
; 5.574 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[5]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[33]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.031     ; 4.382      ;
; 5.574 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[5]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[38]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.031     ; 4.382      ;
; 5.574 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[5]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[37]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.031     ; 4.382      ;
; 5.574 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[23]                                                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_valid                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 4.369      ;
; 5.576 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[3]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[11]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.037     ; 4.374      ;
; 5.583 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[5]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[39]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.030     ; 4.374      ;
; 5.585 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[23]                                                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_valid_from_R                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 4.358      ;
; 5.590 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[5]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[22]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.038     ; 4.359      ;
; 5.591 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[5]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[21]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.031     ; 4.365      ;
; 5.591 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[5]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[29]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.031     ; 4.365      ;
; 5.591 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[5]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[36]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.031     ; 4.365      ;
; 5.591 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[5]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[35]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.031     ; 4.365      ;
; 5.591 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[5]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[34]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.031     ; 4.365      ;
; 5.591 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[5]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[33]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.031     ; 4.365      ;
; 5.591 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[5]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[38]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.031     ; 4.365      ;
; 5.591 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[5]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[37]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.031     ; 4.365      ;
; 5.598 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[3]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[29]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 4.357      ;
; 5.598 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[3]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[31]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 4.357      ;
; 5.598 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[3]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[36]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 4.357      ;
; 5.598 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[3]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[35]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 4.357      ;
; 5.598 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[3]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[34]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 4.357      ;
; 5.598 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[3]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[33]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 4.357      ;
; 5.598 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[3]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[38]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 4.357      ;
; 5.598 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[3]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[37]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 4.357      ;
; 5.599 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|D_iw[4]                                                         ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|R_wr_dst_reg                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 4.340      ;
; 5.601 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|rd_address ; niosII:u0|niosII_sdram:sdram|m_addr[5]                                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 4.290      ;
; 5.603 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[25]                                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.145      ; 4.529      ;
; 5.607 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[3]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[39]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.031     ; 4.349      ;
; 5.610 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[5]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[15]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.029     ; 4.348      ;
; 5.610 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[5]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[40]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.029     ; 4.348      ;
; 5.613 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[21]                                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.143      ; 4.517      ;
; 5.614 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[3]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[22]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.039     ; 4.334      ;
; 5.615 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[19]                                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.143      ; 4.515      ;
; 5.615 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[3]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[21]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 4.340      ;
; 5.615 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[3]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[29]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 4.340      ;
; 5.615 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[3]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[36]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 4.340      ;
; 5.615 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[3]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[35]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 4.340      ;
; 5.615 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[3]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[34]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 4.340      ;
; 5.615 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[3]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[33]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 4.340      ;
; 5.615 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[3]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[38]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 4.340      ;
; 5.615 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[3]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[37]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 4.340      ;
; 5.621 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[25]                                                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_valid                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 4.320      ;
; 5.622 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[5]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[18]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.025     ; 4.340      ;
; 5.627 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24]                                                ; niosII:u0|niosII_IO_Pio:io_pio|direction[30]                                                                                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 4.317      ;
; 5.627 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24]                                                ; niosII:u0|niosII_IO_Pio:io_pio|direction[31]                                                                                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 4.317      ;
; 5.627 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24]                                                ; niosII:u0|niosII_IO_Pio:io_pio|direction[29]                                                                                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 4.317      ;
; 5.627 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24]                                                ; niosII:u0|niosII_IO_Pio:io_pio|direction[28]                                                                                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 4.317      ;
; 5.627 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24]                                                ; niosII:u0|niosII_IO_Pio:io_pio|direction[27]                                                                                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 4.317      ;
; 5.627 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24]                                                ; niosII:u0|niosII_IO_Pio:io_pio|direction[26]                                                                                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 4.317      ;
; 5.627 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24]                                                ; niosII:u0|niosII_IO_Pio:io_pio|direction[25]                                                                                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 4.317      ;
; 5.627 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24]                                                ; niosII:u0|niosII_IO_Pio:io_pio|direction[24]                                                                                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 4.317      ;
; 5.629 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24]                                                ; niosII:u0|niosII_IO_Pio1:io_pio1|direction[30]                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 4.316      ;
; 5.629 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24]                                                ; niosII:u0|niosII_IO_Pio1:io_pio1|direction[31]                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 4.316      ;
; 5.629 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24]                                                ; niosII:u0|niosII_IO_Pio1:io_pio1|direction[29]                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 4.316      ;
; 5.629 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24]                                                ; niosII:u0|niosII_IO_Pio1:io_pio1|direction[28]                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 4.316      ;
; 5.629 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24]                                                ; niosII:u0|niosII_IO_Pio1:io_pio1|direction[27]                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 4.316      ;
; 5.629 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24]                                                ; niosII:u0|niosII_IO_Pio1:io_pio1|direction[26]                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 4.316      ;
; 5.629 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24]                                                ; niosII:u0|niosII_IO_Pio1:io_pio1|direction[25]                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 4.316      ;
; 5.629 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24]                                                ; niosII:u0|niosII_IO_Pio1:io_pio1|direction[24]                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 4.316      ;
; 5.630 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[23]                                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 4.314      ;
; 5.631 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[21]                                                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_valid                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 4.308      ;
; 5.632 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[25]                                                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_valid_from_R                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 4.309      ;
; 5.633 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[19]                                                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_valid                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 4.306      ;
; 5.634 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[3]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[15]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.030     ; 4.323      ;
; 5.634 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[3]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[40]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.030     ; 4.323      ;
; 5.636 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[5]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[14]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.039     ; 4.312      ;
; 5.636 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[5]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[6]                       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.039     ; 4.312      ;
; 5.636 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[5]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[4]                       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.039     ; 4.312      ;
; 5.636 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[5]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[2]                       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.039     ; 4.312      ;
; 5.636 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[5]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[1]                       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.039     ; 4.312      ;
; 5.636 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[5]                                                 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[0]                       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.039     ; 4.312      ;
; 5.636 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[23]                                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 4.308      ;
; 5.637 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[22]                                                ; niosII:u0|niosII_IO_Pio:io_pio|direction[30]                                                                                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 4.307      ;
; 5.637 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[22]                                                ; niosII:u0|niosII_IO_Pio:io_pio|direction[31]                                                                                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 4.307      ;
; 5.637 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[22]                                                ; niosII:u0|niosII_IO_Pio:io_pio|direction[29]                                                                                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 4.307      ;
+-------+-------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                         ;
+-------+--------------------------------------------------------------+-----------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                             ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+-----------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; 6.653 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[3] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[14] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.100      ; 4.354      ;
; 6.653 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[3] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[18] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.100      ; 4.354      ;
; 6.653 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[3] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[15] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.100      ; 4.354      ;
; 6.653 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[3] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[16] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.100      ; 4.354      ;
; 6.653 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[3] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[17] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.100      ; 4.354      ;
; 6.653 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[3] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[27] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.100      ; 4.354      ;
; 6.653 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[3] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[19] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.100      ; 4.354      ;
; 6.653 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[3] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[20] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.100      ; 4.354      ;
; 6.653 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[3] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[21] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.100      ; 4.354      ;
; 6.653 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[3] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[22] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.100      ; 4.354      ;
; 6.653 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[3] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[23] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.100      ; 4.354      ;
; 6.653 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[3] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[24] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.100      ; 4.354      ;
; 6.653 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[3] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[25] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.100      ; 4.354      ;
; 6.653 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[3] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[26] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.100      ; 4.354      ;
; 6.694 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_in[0]  ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[14] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.101      ; 4.314      ;
; 6.694 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_in[0]  ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[18] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.101      ; 4.314      ;
; 6.694 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_in[0]  ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[15] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.101      ; 4.314      ;
; 6.694 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_in[0]  ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[16] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.101      ; 4.314      ;
; 6.694 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_in[0]  ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[17] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.101      ; 4.314      ;
; 6.694 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_in[0]  ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[27] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.101      ; 4.314      ;
; 6.694 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_in[0]  ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[19] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.101      ; 4.314      ;
; 6.694 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_in[0]  ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[20] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.101      ; 4.314      ;
; 6.694 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_in[0]  ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[21] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.101      ; 4.314      ;
; 6.694 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_in[0]  ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[22] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.101      ; 4.314      ;
; 6.694 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_in[0]  ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[23] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.101      ; 4.314      ;
; 6.694 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_in[0]  ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[24] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.101      ; 4.314      ;
; 6.694 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_in[0]  ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[25] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.101      ; 4.314      ;
; 6.694 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_in[0]  ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[26] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.101      ; 4.314      ;
; 6.757 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[3] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[9]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.099      ; 4.249      ;
; 6.757 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[3] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[13] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.099      ; 4.249      ;
; 6.757 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[3] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[0]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.099      ; 4.249      ;
; 6.757 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[3] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[1]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.099      ; 4.249      ;
; 6.757 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[3] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[2]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.099      ; 4.249      ;
; 6.757 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[3] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[3]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.099      ; 4.249      ;
; 6.757 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[3] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[4]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.099      ; 4.249      ;
; 6.757 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[3] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[5]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.099      ; 4.249      ;
; 6.757 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[3] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[6]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.099      ; 4.249      ;
; 6.757 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[3] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[7]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.099      ; 4.249      ;
; 6.757 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[3] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[8]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.099      ; 4.249      ;
; 6.757 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[3] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[10] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.099      ; 4.249      ;
; 6.757 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[3] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[11] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.099      ; 4.249      ;
; 6.757 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[3] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[12] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.099      ; 4.249      ;
; 6.798 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_in[0]  ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[9]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.100      ; 4.209      ;
; 6.798 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_in[0]  ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[13] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.100      ; 4.209      ;
; 6.798 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_in[0]  ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[0]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.100      ; 4.209      ;
; 6.798 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_in[0]  ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[1]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.100      ; 4.209      ;
; 6.798 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_in[0]  ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[2]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.100      ; 4.209      ;
; 6.798 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_in[0]  ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[3]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.100      ; 4.209      ;
; 6.798 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_in[0]  ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[4]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.100      ; 4.209      ;
; 6.798 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_in[0]  ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[5]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.100      ; 4.209      ;
; 6.798 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_in[0]  ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[6]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.100      ; 4.209      ;
; 6.798 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_in[0]  ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[7]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.100      ; 4.209      ;
; 6.798 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_in[0]  ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[8]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.100      ; 4.209      ;
; 6.798 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_in[0]  ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[10] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.100      ; 4.209      ;
; 6.798 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_in[0]  ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[11] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.100      ; 4.209      ;
; 6.798 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_in[0]  ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[12] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.100      ; 4.209      ;
; 6.835 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[5] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[14] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.100      ; 4.172      ;
; 6.835 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[5] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[18] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.100      ; 4.172      ;
; 6.835 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[5] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[15] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.100      ; 4.172      ;
; 6.835 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[5] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[16] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.100      ; 4.172      ;
; 6.835 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[5] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[17] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.100      ; 4.172      ;
; 6.835 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[5] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[27] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.100      ; 4.172      ;
; 6.835 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[5] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[19] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.100      ; 4.172      ;
; 6.835 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[5] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[20] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.100      ; 4.172      ;
; 6.835 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[5] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[21] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.100      ; 4.172      ;
; 6.835 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[5] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[22] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.100      ; 4.172      ;
; 6.835 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[5] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[23] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.100      ; 4.172      ;
; 6.835 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[5] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[24] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.100      ; 4.172      ;
; 6.835 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[5] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[25] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.100      ; 4.172      ;
; 6.835 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[5] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[26] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.100      ; 4.172      ;
; 6.842 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[1] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[14] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.101      ; 4.166      ;
; 6.842 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[1] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[18] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.101      ; 4.166      ;
; 6.842 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[1] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[15] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.101      ; 4.166      ;
; 6.842 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[1] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[16] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.101      ; 4.166      ;
; 6.842 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[1] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[17] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.101      ; 4.166      ;
; 6.842 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[1] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[27] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.101      ; 4.166      ;
; 6.842 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[1] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[19] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.101      ; 4.166      ;
; 6.842 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[1] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[20] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.101      ; 4.166      ;
; 6.842 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[1] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[21] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.101      ; 4.166      ;
; 6.842 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[1] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[22] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.101      ; 4.166      ;
; 6.842 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[1] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[23] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.101      ; 4.166      ;
; 6.842 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[1] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[24] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.101      ; 4.166      ;
; 6.842 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[1] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[25] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.101      ; 4.166      ;
; 6.842 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[1] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[26] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.101      ; 4.166      ;
; 6.905 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[4] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[14] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.100      ; 4.102      ;
; 6.905 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[4] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[18] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.100      ; 4.102      ;
; 6.905 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[4] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[15] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.100      ; 4.102      ;
; 6.905 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[4] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[16] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.100      ; 4.102      ;
; 6.905 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[4] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[17] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.100      ; 4.102      ;
; 6.905 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[4] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[27] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.100      ; 4.102      ;
; 6.905 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[4] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[19] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.100      ; 4.102      ;
; 6.905 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[4] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[20] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.100      ; 4.102      ;
; 6.905 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[4] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[21] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.100      ; 4.102      ;
; 6.905 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[4] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[22] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.100      ; 4.102      ;
; 6.905 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[4] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[23] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.100      ; 4.102      ;
; 6.905 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[4] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[24] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.100      ; 4.102      ;
; 6.905 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[4] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[25] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.100      ; 4.102      ;
; 6.905 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[4] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[26] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.100      ; 4.102      ;
; 6.913 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[7] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[14] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.100      ; 4.094      ;
; 6.913 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[7] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[18] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.100      ; 4.094      ;
+-------+--------------------------------------------------------------+-----------------------------------------------------+----------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.594 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.832      ;
; 48.596 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.831      ;
; 48.603 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.823      ;
; 48.612 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.421      ; 1.796      ;
; 48.641 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 1.784      ;
; 48.710 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[0]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 1.720      ;
; 48.750 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.676      ;
; 48.780 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 1.645      ;
; 48.983 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.443      ;
; 48.984 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.443      ;
; 49.004 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.422      ;
; 49.063 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 1.362      ;
; 49.112 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.314      ;
; 49.128 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.298      ;
; 49.243 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.184      ;
; 49.326 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.102      ;
; 49.345 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.082      ;
; 49.391 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.036      ;
; 49.393 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 1.032      ;
; 49.625 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                              ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.422      ; 0.784      ;
; 49.914 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 0.511      ;
; 97.595 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.353      ;
; 97.595 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.353      ;
; 97.595 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.353      ;
; 97.595 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.353      ;
; 97.595 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.353      ;
; 97.595 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.353      ;
; 97.595 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.353      ;
; 97.595 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.353      ;
; 97.623 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[26]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.324      ;
; 97.623 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[25]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.324      ;
; 97.623 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[17]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.324      ;
; 97.623 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[18]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.324      ;
; 97.623 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[20]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.324      ;
; 97.623 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[19]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.324      ;
; 97.623 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[21]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.324      ;
; 97.623 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[22]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.324      ;
; 97.623 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[23]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.324      ;
; 97.623 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[24]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.324      ;
; 97.623 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[16]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.324      ;
; 97.623 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[27]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.324      ;
; 97.623 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[29]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.324      ;
; 97.623 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[30]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.324      ;
; 97.623 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[28]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.324      ;
; 97.746 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.203      ;
; 97.746 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.203      ;
; 97.746 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.203      ;
; 97.746 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.203      ;
; 97.746 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.203      ;
; 97.746 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.203      ;
; 97.746 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.203      ;
; 97.746 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.203      ;
; 97.793 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.153      ;
; 97.793 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.153      ;
; 97.793 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.153      ;
; 97.793 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.153      ;
; 97.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.127      ;
; 97.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.127      ;
; 97.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.127      ;
; 97.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.127      ;
; 97.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.127      ;
; 97.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.127      ;
; 97.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.127      ;
; 97.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.127      ;
; 97.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[15]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.117      ;
; 97.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[26]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.105      ;
; 97.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[25]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.105      ;
; 97.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[17]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.105      ;
; 97.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[18]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.105      ;
; 97.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[20]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.105      ;
; 97.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[19]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.105      ;
; 97.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[21]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.105      ;
; 97.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[22]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.105      ;
; 97.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[23]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.105      ;
; 97.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[24]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.105      ;
; 97.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[16]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.105      ;
; 97.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[27]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.105      ;
; 97.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[29]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.105      ;
; 97.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[30]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.105      ;
; 97.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[28]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.105      ;
; 97.843 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.103      ;
; 97.843 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.103      ;
; 97.843 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.103      ;
; 97.843 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.103      ;
; 97.869 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.079      ;
; 97.883 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[34]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.066      ;
; 97.883 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[32]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.066      ;
; 97.883 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[33]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.066      ;
; 97.887 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.061      ;
; 97.887 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.061      ;
; 97.887 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.061      ;
; 97.887 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.061      ;
; 97.887 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.061      ;
; 97.887 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.061      ;
; 97.887 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.061      ;
; 97.887 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.061      ;
; 97.891 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[26]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.056      ;
; 97.891 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[25]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.056      ;
; 97.891 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[17]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.056      ;
; 97.891 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[18]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.056      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.143 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                              ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_datain_reg0                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.468      ;
; 0.148 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                       ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.475      ;
; 0.150 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                              ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_datain_reg0                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.475      ;
; 0.156 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                       ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.482      ;
; 0.161 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                       ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.487      ;
; 0.164 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                       ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.490      ;
; 0.165 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                       ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.492      ;
; 0.167 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                       ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.494      ;
; 0.167 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                       ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.493      ;
; 0.169 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                       ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.495      ;
; 0.175 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                       ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.502      ;
; 0.178 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][105]                                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][105]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]                                                                                 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                        ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                        ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[1][105]                                                                                        ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[1][105]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][2]                                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][2]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][3]                                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][3]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][4]                                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][4]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][5]                                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][5]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][20]                                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][20]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][21]                                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][21]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][22]                                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][22]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.186 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][0]                                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][1]                                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][8]                                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][8]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][9]                                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][9]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][12]                                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][12]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][7]                                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][7]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                       ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.512      ;
; 0.186 ; niosII:u0|niosII_jtag:jtag|pause_irq                                                                                                                                                                           ; niosII:u0|niosII_jtag:jtag|pause_irq                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]                                                                                 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][10]                                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][10]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][13]                                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][13]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][14]                                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][14]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][16]                                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][16]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][17]                                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][17]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][19]                                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][19]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][15]                                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][15]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                      ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                           ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_sys_pll:sys_pll|pfdena_reg                                                                                                                                                                    ; niosII:u0|niosII_sys_pll:sys_pll|pfdena_reg                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                        ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                        ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][6]                                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][6]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_jtag:jtag|woverflow                                                                                                                                                                           ; niosII:u0|niosII_jtag:jtag|woverflow                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][18]                                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][18]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; moduloPWM:PWMDER|salidaActual                                                                                                                                                                                  ; moduloPWM:PWMDER|salidaActual                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; moduloPWM:PWMIZQ|salidaActual                                                                                                                                                                                  ; moduloPWM:PWMIZQ|salidaActual                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_jtag:jtag|ac                                                                                                                                                                                  ; niosII:u0|niosII_jtag:jtag|ac                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_jtag:jtag|rvalid                                                                                                                                                                              ; niosII:u0|niosII_jtag:jtag|rvalid                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                      ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                           ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.191 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[5]                                                                       ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][5]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.318      ;
; 0.193 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|r_ena1                                                                                                                              ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|r_ena1                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                         ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; niosII:u0|niosII_jtag:jtag|ac                                                                                                                                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[10]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.196 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]                                 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~portb_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.179      ; 0.479      ;
; 0.196 ; niosII:u0|niosII_sys_pll:sys_pll|niosII_sys_pll_stdsync_sv6:stdsync2|niosII_sys_pll_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                                             ; niosII:u0|niosII_sys_pll:sys_pll|niosII_sys_pll_stdsync_sv6:stdsync2|niosII_sys_pll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4]                                 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~portb_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.179      ; 0.480      ;
; 0.197 ; niosII:u0|niosII_jtag:jtag|pause_irq                                                                                                                                                                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[8]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[3]                                                                       ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][3]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.325      ;
; 0.198 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate1                                                                                                                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate2                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.319      ;
; 0.199 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                                 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~portb_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.179      ; 0.482      ;
; 0.202 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.322      ;
; 0.202 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.322      ;
; 0.202 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.322      ;
; 0.204 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                                 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                                 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~portb_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.179      ; 0.487      ;
; 0.204 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]                                                                                 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][7]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                       ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; niosII:u0|niosII_jtag:jtag|r_val                                                                                                                                                                               ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|r_ena1                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                       ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[12]                                                                      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][12]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[13]                                                                      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][13]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.326      ;
; 0.206 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[6]                                                                       ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][6]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[0]                                                                       ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.327      ;
; 0.206 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[8]                                                                       ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][8]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.327      ;
; 0.213 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                                 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~portb_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.179      ; 0.496      ;
; 0.213 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5]          ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.341      ;
; 0.214 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.334      ;
; 0.214 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5]          ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.334      ;
; 0.218 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                                 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~portb_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.179      ; 0.501      ;
; 0.221 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4]          ; niosII:u0|niosII_jtag:jtag|fifo_AE                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.341      ;
; 0.222 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                              ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_datain_reg0                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 0.563      ;
; 0.226 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                              ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_datain_reg0                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 0.567      ;
; 0.229 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                              ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_datain_reg0                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 0.570      ;
; 0.229 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                              ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_datain_reg0                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 0.570      ;
; 0.240 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                              ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_datain_reg0                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 0.581      ;
; 0.254 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate2                                                                                                                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|t_pause                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.375      ;
; 0.255 ; niosII:u0|niosII_sys_pll:sys_pll|pfdena_reg                                                                                                                                                                    ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator|av_readdata_pre[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.375      ;
; 0.258 ; niosII:u0|niosII_jtag:jtag|read_0                                                                                                                                                                              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[7]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.379      ;
; 0.259 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.387      ;
; 0.259 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[7]                                                                       ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.380      ;
; 0.259 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.388      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u0|sys_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                  ; To Node                                                                                                                                                                                    ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.179 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                          ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_write                                                                                                                                        ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_write                                                                                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][10]                                                              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][10]                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.186 ; niosII:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                           ; niosII:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; niosII:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                       ; niosII:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.187 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                    ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|EOP                                                                                                                         ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|EOP                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_008:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[1]                                     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_008:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[1]                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator|wait_latency_counter[1]                                              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator|wait_latency_counter[1]                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                          ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|av_ld_waiting_for_data                                                                                                                         ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|av_ld_waiting_for_data                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_read                                                                                                                                         ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_read                                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_uart_2:uart_2|niosII_uart_2_rx:the_niosII_uart_2_rx|framing_error                                                                                                         ; niosII:u0|niosII_uart_2:uart_2|niosII_uart_2_rx:the_niosII_uart_2_rx|framing_error                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_uart_2:uart_2|niosII_uart_2_rx:the_niosII_uart_2_rx|break_detect                                                                                                          ; niosII:u0|niosII_uart_2:uart_2|niosII_uart_2_rx:the_niosII_uart_2_rx|break_detect                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_uart_2:uart_2|niosII_uart_2_tx:the_niosII_uart_2_tx|tx_overrun                                                                                                            ; niosII:u0|niosII_uart_2:uart_2|niosII_uart_2_tx:the_niosII_uart_2_tx|tx_overrun                                                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_uart_2:uart_2|niosII_uart_2_rx:the_niosII_uart_2_rx|rx_overrun                                                                                                            ; niosII:u0|niosII_uart_2:uart_2|niosII_uart_2_rx:the_niosII_uart_2_rx|rx_overrun                                                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_IO_Pio:io_pio|capture[14]                                                                                                                                                 ; niosII:u0|niosII_IO_Pio:io_pio|capture[14]                                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_IO_Pio:io_pio|capture[13]                                                                                                                                                 ; niosII:u0|niosII_IO_Pio:io_pio|capture[13]                                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_IO_Pio:io_pio|capture[12]                                                                                                                                                 ; niosII:u0|niosII_IO_Pio:io_pio|capture[12]                                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_IO_Pio:io_pio|capture[11]                                                                                                                                                 ; niosII:u0|niosII_IO_Pio:io_pio|capture[11]                                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_IO_Pio:io_pio|capture[4]                                                                                                                                                  ; niosII:u0|niosII_IO_Pio:io_pio|capture[4]                                                                                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_IO_Pio:io_pio|capture[3]                                                                                                                                                  ; niosII:u0|niosII_IO_Pio:io_pio|capture[3]                                                                                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_IO_Pio:io_pio|capture[2]                                                                                                                                                  ; niosII:u0|niosII_IO_Pio:io_pio|capture[2]                                                                                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_IO_Pio:io_pio|capture[1]                                                                                                                                                  ; niosII:u0|niosII_IO_Pio:io_pio|capture[1]                                                                                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem_used[1]                                                                 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem_used[1]                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem_used[0]                                                                 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem_used[0]                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_id_control_slave_translator|wait_latency_counter[1]                                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_id_control_slave_translator|wait_latency_counter[1]                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_2_s1_translator|end_begintransfer                                                                 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_2_s1_translator|end_begintransfer                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|write                                                                                    ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|write                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|read                                                                                     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|read                                                                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_uart_2:uart_2|niosII_uart_2_tx:the_niosII_uart_2_tx|tx_ready                                                                                                              ; niosII:u0|niosII_uart_2:uart_2|niosII_uart_2_tx:the_niosII_uart_2_tx|tx_ready                                                                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                            ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|tx_holding_primed                                                                                                           ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|tx_holding_primed                                                                                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|transmitting                                                                                                                ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|transmitting                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][12]                                                              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][12]                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][29]                                                              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][29]                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][23]                                                              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][23]                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|TOE                                                                                                                         ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|TOE                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|RRDY                                                                                                                        ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|RRDY                                                                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|ROE                                                                                                                         ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|ROE                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][8]                                                               ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][8]                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|SCLK_reg                                                                                                                    ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|SCLK_reg                                                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][6]                                                               ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][6]                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][13]                                                              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][13]                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][66]                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][66]                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_2_s1_agent_rsp_fifo|mem_used[1]                                                                            ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_2_s1_agent_rsp_fifo|mem_used[1]                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_pio_avalon_parallel_port_slave_agent_rsp_fifo|mem_used[1]                                                    ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_pio_avalon_parallel_port_slave_agent_rsp_fifo|mem_used[1]                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_2_s1_agent_rsp_fifo|mem_used[0]                                                                            ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_2_s1_agent_rsp_fifo|mem_used[0]                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_uart_2:uart_2|niosII_uart_2_rx:the_niosII_uart_2_rx|rx_char_ready                                                                                                         ; niosII:u0|niosII_uart_2:uart_2|niosII_uart_2_rx:the_niosII_uart_2_rx|rx_char_ready                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_1_avalon_parallel_port_slave_agent_rsp_fifo|mem_used[1]                                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_1_avalon_parallel_port_slave_agent_rsp_fifo|mem_used[1]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo|mem_used[1]                                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo|mem_used[1]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[14]                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[14]                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_uart:uart|niosII_uart_rx:the_niosII_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                    ; niosII:u0|niosII_uart:uart|niosII_uart_rx:the_niosII_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; niosII:u0|niosII_uart_2:uart_2|niosII_uart_2_tx:the_niosII_uart_2_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]                                                        ; niosII:u0|niosII_uart_2:uart_2|niosII_uart_2_tx:the_niosII_uart_2_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_uart_2:uart_2|niosII_uart_2_tx:the_niosII_uart_2_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                                                        ; niosII:u0|niosII_uart_2:uart_2|niosII_uart_2_tx:the_niosII_uart_2_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_uart_2:uart_2|niosII_uart_2_rx:the_niosII_uart_2_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                            ; niosII:u0|niosII_uart_2:uart_2|niosII_uart_2_rx:the_niosII_uart_2_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[7]                                                                    ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[7]                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[8]                                                                    ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[8]                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[15]                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[15]                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_sdram:sdram|i_cmd[3]                                                                                                                                                      ; niosII:u0|niosII_sdram:sdram|i_cmd[3]                                                                                                                                                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_sdram:sdram|active_cs_n                                                                                                                                                   ; niosII:u0|niosII_sdram:sdram|active_cs_n                                                                                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entries[1]                                                                                ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entries[1]                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entries[0]                                                                                ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entries[0]                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                             ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                             ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|count[0]                                                                       ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|count[0]                                                                       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg                                                                        ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_008:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[1]                                     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_008:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[1]                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_008:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[1]                                     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_008:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[1]                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|hbreak_enabled                                                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|hbreak_enabled                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|hbreak_pending                                                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|hbreak_pending                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][88]                                                                              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][88]                                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|jtag_rd                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|jtag_rd                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|MonDReg[8]                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|MonDReg[8]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug|monitor_ready          ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug|monitor_ready          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug|monitor_error          ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug|monitor_error          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_single_step_mode ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_single_step_mode ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[11]                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[11]                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[13]                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[13]                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[10]                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[10]                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|av_ld_align_cycle[1]                                                                                                                           ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|av_ld_align_cycle[1]                                                                                                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[9]                                                                    ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[9]                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[6]                                                                    ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[6]                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                             ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                             ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                             ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                             ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][48]                                                                              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][48]                                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][66]                                                                              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][66]                                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                             ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                             ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                             ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                             ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_sdram:sdram|i_cmd[2]                                                                                                                                                      ; niosII:u0|niosII_sdram:sdram|i_cmd[2]                                                                                                                                                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_sdram:sdram|i_cmd[0]                                                                                                                                                      ; niosII:u0|niosII_sdram:sdram|i_cmd[0]                                                                                                                                                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_sdram:sdram|i_cmd[1]                                                                                                                                                      ; niosII:u0|niosII_sdram:sdram|i_cmd[1]                                                                                                                                                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.186 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.314      ;
; 0.187 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                               ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.315      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.190 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                               ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|ir_out[1]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.318      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.321      ;
; 0.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.321      ;
; 0.202 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                      ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.322      ;
; 0.203 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.323      ;
; 0.203 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.323      ;
; 0.206 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[23]                                                                                                     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[22]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[9]                                                                                                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[8]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.327      ;
; 0.208 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.328      ;
; 0.208 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.328      ;
; 0.208 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.328      ;
; 0.208 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                  ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.328      ;
; 0.208 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[14]                                                                                                     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[13]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.328      ;
; 0.212 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.332      ;
; 0.226 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.346      ;
; 0.228 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.348      ;
; 0.253 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                      ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.373      ;
; 0.254 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                      ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.374      ;
; 0.255 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                      ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.375      ;
; 0.255 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.375      ;
; 0.257 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.377      ;
; 0.259 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[13]                                                                                                     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[12]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.379      ;
; 0.259 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[6]                                                                                                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[5]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.379      ;
; 0.262 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.382      ;
; 0.264 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                      ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.384      ;
; 0.264 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[3]                                                                                                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.384      ;
; 0.267 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                      ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.388      ;
; 0.270 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.390      ;
; 0.270 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.390      ;
; 0.270 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                               ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|ir_out[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.398      ;
; 0.271 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.391      ;
; 0.271 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.391      ;
; 0.272 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.392      ;
; 0.274 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.394      ;
; 0.279 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[32]                                                                                                     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[31]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.398      ;
; 0.280 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.400      ;
; 0.295 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                   ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                      ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.416      ;
; 0.297 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                      ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                      ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.417      ;
; 0.300 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[26]                                                                                                     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[25]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.420      ;
; 0.302 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.422      ;
; 0.303 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.423      ;
; 0.306 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[5]                                                                                                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[4]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[21]                                                                                                     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[20]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                   ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                   ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[11]                                                                                                     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[10]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[10]                                                                                                     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[9]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[2]                                                                                                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[19]                                                                                                     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[18]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[22]                                                                                                     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[21]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[27]                                                                                                     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[26]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[24]                                                                                                     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[23]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[25]                                                                                                     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[24]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[17]                                                                                                     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[16]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.428      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u0|sys_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                                                                                                                                ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 6.835 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[13]                                                                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.103     ; 2.999      ;
; 6.835 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[10]                                                                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.103     ; 2.999      ;
; 6.835 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[11]                                                                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.103     ; 2.999      ;
; 6.835 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[9]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.103     ; 2.999      ;
; 6.835 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[8]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.103     ; 2.999      ;
; 6.835 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[7]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.105     ; 2.997      ;
; 6.835 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[2]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.104     ; 2.998      ;
; 6.835 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[14]                                                                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.103     ; 2.999      ;
; 6.836 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[12]                                                                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.106     ; 2.995      ;
; 6.861 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[3]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.125     ; 2.952      ;
; 6.867 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[1]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.117     ; 2.954      ;
; 6.867 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[0]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.117     ; 2.954      ;
; 6.872 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[15]                                                                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.114     ; 2.952      ;
; 6.872 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[4]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.114     ; 2.952      ;
; 6.873 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[5]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.111     ; 2.954      ;
; 6.873 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[6]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.111     ; 2.954      ;
; 6.873 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_addr[0]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 3.001      ;
; 6.873 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[3]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 2.996      ;
; 6.873 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_addr[9]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 3.001      ;
; 6.873 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_addr[11]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 2.996      ;
; 6.874 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_addr[8]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 2.999      ;
; 6.874 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_addr[10]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 2.993      ;
; 6.875 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_addr[1]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 3.007      ;
; 6.875 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_addr[2]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 3.007      ;
; 6.875 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_addr[5]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 3.006      ;
; 6.875 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[2]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 3.006      ;
; 6.875 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[7]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 3.005      ;
; 6.875 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[8]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 3.007      ;
; 6.875 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[9]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 3.007      ;
; 6.875 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[10]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 3.007      ;
; 6.875 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[11]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 3.007      ;
; 6.875 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[13]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 3.007      ;
; 6.875 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[14]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 3.007      ;
; 6.876 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_addr[3]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 3.006      ;
; 6.876 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_addr[4]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.055     ; 3.008      ;
; 6.876 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_addr[6]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 3.006      ;
; 6.876 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_addr[7]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 3.003      ;
; 6.876 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[12]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 3.003      ;
; 6.876 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_bank[0]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 3.005      ;
; 6.876 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_bank[1]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 3.006      ;
; 6.876 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_dqm[0]                                                                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 3.003      ;
; 6.876 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_dqm[1]                                                                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 3.003      ;
; 6.879 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[0]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 2.998      ;
; 6.879 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[1]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 2.998      ;
; 6.881 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_addr[12]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.069     ; 2.990      ;
; 6.884 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[4]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 2.996      ;
; 6.884 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[15]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 2.996      ;
; 6.885 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[5]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 2.998      ;
; 6.885 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[6]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 2.998      ;
; 6.935 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 3.005      ;
; 6.935 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 3.005      ;
; 6.935 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 3.005      ;
; 6.935 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 3.005      ;
; 6.935 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 3.005      ;
; 6.935 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 3.005      ;
; 6.935 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 3.005      ;
; 6.935 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 3.005      ;
; 6.935 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 3.005      ;
; 6.936 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 3.004      ;
; 6.936 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 3.004      ;
; 6.936 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 3.004      ;
; 6.936 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 3.004      ;
; 6.937 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 2.989      ;
; 6.937 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.998      ;
; 6.937 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.998      ;
; 6.937 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.998      ;
; 6.937 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.998      ;
; 6.937 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.998      ;
; 6.937 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.998      ;
; 6.937 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.998      ;
; 6.937 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.998      ;
; 6.937 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.998      ;
; 6.942 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.049     ; 2.996      ;
; 6.942 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.049     ; 2.996      ;
; 6.942 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.049     ; 2.996      ;
; 6.942 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.049     ; 2.996      ;
; 6.942 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[105] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.049     ; 2.996      ;
; 6.942 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.049     ; 2.996      ;
; 6.943 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 2.991      ;
; 6.943 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 2.991      ;
; 6.943 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 2.991      ;
; 6.943 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 2.991      ;
; 6.950 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|oe~_Duplicate_2                                                                                                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 2.921      ;
; 6.950 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|oe~_Duplicate_7                                                                                                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 2.920      ;
; 6.950 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|oe~_Duplicate_8                                                                                                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 2.922      ;
; 6.950 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|oe~_Duplicate_9                                                                                                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 2.922      ;
; 6.950 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|oe~_Duplicate_10                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 2.922      ;
; 6.950 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|oe~_Duplicate_11                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 2.922      ;
; 6.950 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|oe~_Duplicate_13                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 2.922      ;
; 6.950 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|oe~_Duplicate_14                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 2.922      ;
; 6.951 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|oe~_Duplicate_12                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 2.918      ;
; 6.962 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|oe~_Duplicate_3                                                                                                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 2.887      ;
; 6.968 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|oe                                                                                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 2.889      ;
; 6.968 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|oe~_Duplicate_1                                                                                                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 2.889      ;
; 6.972 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_cmd[3]                                                                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 2.909      ;
; 6.973 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|oe~_Duplicate_15                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 2.887      ;
; 6.973 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|oe~_Duplicate_4                                                                                                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 2.887      ;
; 6.974 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|oe~_Duplicate_5                                                                                                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.065     ; 2.889      ;
; 6.974 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|oe~_Duplicate_6                                                                                                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.065     ; 2.889      ;
; 6.989 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_cmd[1]                                                                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 2.890      ;
+-------+-------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.117 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][18]                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.816      ;
; 18.117 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|woverflow                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.816      ;
; 18.117 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rst1                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.816      ;
; 18.117 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.816      ;
; 18.117 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.816      ;
; 18.117 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.816      ;
; 18.117 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.816      ;
; 18.117 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[6]                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.816      ;
; 18.117 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][6]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.816      ;
; 18.117 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.815      ;
; 18.139 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.794      ;
; 18.139 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.794      ;
; 18.139 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.794      ;
; 18.139 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.794      ;
; 18.139 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.794      ;
; 18.159 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[9]                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.775      ;
; 18.159 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[8]                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.775      ;
; 18.159 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|pause_irq                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.775      ;
; 18.159 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.772      ;
; 18.159 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.772      ;
; 18.159 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.772      ;
; 18.159 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.772      ;
; 18.159 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.772      ;
; 18.159 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.772      ;
; 18.159 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.775      ;
; 18.159 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][9]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.775      ;
; 18.159 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][8]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.775      ;
; 18.159 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[1]                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.775      ;
; 18.159 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][1]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.775      ;
; 18.159 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[0]                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.775      ;
; 18.159 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][0]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.775      ;
; 18.297 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rdata[0]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.110      ; 1.768      ;
; 18.297 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rdata[1]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.110      ; 1.768      ;
; 18.297 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rdata[2]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.110      ; 1.768      ;
; 18.297 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rdata[3]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.110      ; 1.768      ;
; 18.297 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rdata[4]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.110      ; 1.768      ;
; 18.297 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rdata[5]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.110      ; 1.768      ;
; 18.297 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rdata[6]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.110      ; 1.768      ;
; 18.297 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rdata[7]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.110      ; 1.768      ;
; 18.353 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.581      ;
; 18.353 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.581      ;
; 18.353 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.581      ;
; 18.353 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.581      ;
; 18.353 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][17]                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.581      ;
; 18.353 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.581      ;
; 18.353 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.581      ;
; 18.353 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][20]                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.581      ;
; 18.353 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][21]                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.581      ;
; 18.353 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][22]                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.581      ;
; 18.353 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.581      ;
; 18.353 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|r_val                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.585      ;
; 18.353 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.585      ;
; 18.353 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.585      ;
; 18.353 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.585      ;
; 18.353 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.585      ;
; 18.353 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.585      ;
; 18.353 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.585      ;
; 18.353 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|fifo_wr                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.581      ;
; 18.353 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[12]                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.581      ;
; 18.353 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|rvalid                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.581      ;
; 18.353 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.581      ;
; 18.353 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|av_waitrequest                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.581      ;
; 18.353 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.581      ;
; 18.353 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.581      ;
; 18.353 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.581      ;
; 18.353 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.581      ;
; 18.353 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rst2                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.586      ;
; 18.353 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write1                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.586      ;
; 18.353 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write2                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.586      ;
; 18.353 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|t_ena                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.586      ;
; 18.353 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|read_0                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.581      ;
; 18.353 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate1                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.586      ;
; 18.353 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate2                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.586      ;
; 18.353 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|t_pause                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.586      ;
; 18.353 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.580      ;
; 18.353 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|ien_AF                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.581      ;
; 18.353 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|r_ena1                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.585      ;
; 18.353 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rvalid                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.585      ;
; 18.353 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.580      ;
; 18.353 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.586      ;
; 18.353 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.586      ;
; 18.353 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.580      ;
; 18.353 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.580      ;
; 18.353 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.580      ;
; 18.353 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.580      ;
; 18.353 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.582      ;
; 18.353 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.582      ;
; 18.353 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.582      ;
; 18.353 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.582      ;
; 18.353 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.582      ;
; 18.353 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.582      ;
; 18.353 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|read1                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.585      ;
; 18.353 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|read2                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.585      ;
; 18.353 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rvalid0                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.585      ;
; 18.353 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|ien_AE                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.581      ;
; 18.353 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][7]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.581      ;
; 18.353 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[7]                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.581      ;
; 18.353 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][7]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.581      ;
; 18.353 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.581      ;
; 18.353 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[14]                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.581      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.328 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.100      ;
; 49.328 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.100      ;
; 98.305 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.648      ;
; 98.305 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.648      ;
; 98.329 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.623      ;
; 98.329 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.623      ;
; 98.329 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.623      ;
; 98.329 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.623      ;
; 98.329 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.623      ;
; 98.329 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.623      ;
; 98.497 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.452      ;
; 98.497 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.452      ;
; 98.497 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.452      ;
; 98.497 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.452      ;
; 98.497 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.452      ;
; 98.497 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.452      ;
; 98.497 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.452      ;
; 98.497 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.452      ;
; 98.497 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.452      ;
; 98.497 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.452      ;
; 98.497 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.452      ;
; 98.626 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.323      ;
; 98.626 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.323      ;
; 98.626 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.323      ;
; 98.626 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.323      ;
; 98.626 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.323      ;
; 98.626 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.323      ;
; 98.626 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.323      ;
; 98.626 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.323      ;
; 98.626 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.323      ;
; 98.626 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.323      ;
; 98.626 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|read                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.323      ;
; 98.626 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.323      ;
; 98.626 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.323      ;
; 98.853 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.100      ;
; 98.853 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|state                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.100      ;
; 98.853 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.100      ;
; 98.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.094      ;
; 98.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.094      ;
; 98.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.094      ;
; 98.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.094      ;
; 98.868 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.084      ;
; 98.868 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.084      ;
; 98.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.077      ;
; 98.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.077      ;
; 98.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.077      ;
; 98.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.077      ;
; 98.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.077      ;
; 98.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.077      ;
; 98.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.077      ;
; 98.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.077      ;
; 98.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.077      ;
; 98.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.077      ;
; 98.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.957      ;
; 98.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.957      ;
; 98.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.957      ;
; 98.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.957      ;
; 98.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.957      ;
; 99.024 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.928      ;
; 99.126 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.825      ;
; 99.126 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.825      ;
; 99.126 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.825      ;
; 99.126 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.825      ;
; 99.126 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.825      ;
; 99.126 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.825      ;
; 99.126 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.825      ;
; 99.126 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.825      ;
; 99.126 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.825      ;
; 99.126 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.825      ;
; 99.126 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.825      ;
; 99.126 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.825      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.583  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.703      ;
; 0.583  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.703      ;
; 0.583  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.703      ;
; 0.583  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.703      ;
; 0.583  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.703      ;
; 0.583  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.703      ;
; 0.583  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.703      ;
; 0.583  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.703      ;
; 0.583  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.703      ;
; 0.583  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.703      ;
; 0.583  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.703      ;
; 0.583  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.703      ;
; 0.678  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.799      ;
; 0.717  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.838      ;
; 0.717  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.838      ;
; 0.717  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.838      ;
; 0.717  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.838      ;
; 0.717  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.838      ;
; 0.822  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.944      ;
; 0.822  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.944      ;
; 0.822  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.944      ;
; 0.822  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.944      ;
; 0.822  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.944      ;
; 0.822  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.944      ;
; 0.822  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.944      ;
; 0.822  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.944      ;
; 0.822  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.944      ;
; 0.822  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.944      ;
; 0.830  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.951      ;
; 0.830  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.951      ;
; 0.832  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.953      ;
; 0.832  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.953      ;
; 0.832  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.953      ;
; 0.832  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.953      ;
; 0.838  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.960      ;
; 0.838  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|state                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.960      ;
; 0.838  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.960      ;
; 1.002  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.140      ;
; 1.002  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.140      ;
; 1.002  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.140      ;
; 1.002  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.140      ;
; 1.002  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.140      ;
; 1.002  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.140      ;
; 1.002  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.140      ;
; 1.002  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.140      ;
; 1.002  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.140      ;
; 1.002  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.140      ;
; 1.002  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|read                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.140      ;
; 1.002  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.140      ;
; 1.002  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.140      ;
; 1.116  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.254      ;
; 1.116  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.254      ;
; 1.116  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.254      ;
; 1.116  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.254      ;
; 1.116  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.254      ;
; 1.116  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.254      ;
; 1.116  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.254      ;
; 1.116  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.254      ;
; 1.116  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.254      ;
; 1.116  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.254      ;
; 1.116  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.254      ;
; 1.283  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.404      ;
; 1.283  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.404      ;
; 1.283  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.404      ;
; 1.283  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.404      ;
; 1.283  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.404      ;
; 1.283  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.404      ;
; 1.297  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.419      ;
; 1.297  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.419      ;
; 50.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.517      ; 0.960      ;
; 50.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.517      ; 0.960      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                               ; To Node                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.122 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][18]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.239      ; 1.445      ;
; 1.122 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.239      ; 1.445      ;
; 1.122 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][105]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.239      ; 1.445      ;
; 1.122 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][105]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.239      ; 1.445      ;
; 1.122 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.239      ; 1.445      ;
; 1.122 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.239      ; 1.445      ;
; 1.122 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.239      ; 1.445      ;
; 1.122 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.239      ; 1.445      ;
; 1.122 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][5]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.239      ; 1.445      ;
; 1.122 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][2]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.239      ; 1.445      ;
; 1.122 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.239      ; 1.445      ;
; 1.122 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.239      ; 1.445      ;
; 1.124 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.234      ; 1.442      ;
; 1.124 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator|read_latency_shift_reg[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.234      ; 1.442      ;
; 1.124 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.234      ; 1.442      ;
; 1.124 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.234      ; 1.442      ;
; 1.124 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.234      ; 1.442      ;
; 1.124 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[1][105]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.234      ; 1.442      ;
; 1.124 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.234      ; 1.442      ;
; 1.124 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.234      ; 1.442      ;
; 1.137 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 1.445      ;
; 1.137 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 1.445      ;
; 1.137 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 1.445      ;
; 1.137 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 1.445      ;
; 1.137 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 1.445      ;
; 1.137 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 1.445      ;
; 1.140 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][20]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 1.444      ;
; 1.140 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][21]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 1.444      ;
; 1.140 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][22]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 1.444      ;
; 1.140 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[5]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 1.444      ;
; 1.140 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][5]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 1.444      ;
; 1.140 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[4]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 1.444      ;
; 1.140 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][4]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 1.444      ;
; 1.140 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[3]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 1.444      ;
; 1.140 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][3]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 1.444      ;
; 1.140 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[2]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 1.444      ;
; 1.140 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][2]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 1.444      ;
; 1.146 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 1.451      ;
; 1.146 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 1.451      ;
; 1.146 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 1.451      ;
; 1.146 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 1.451      ;
; 1.146 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 1.451      ;
; 1.146 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 1.451      ;
; 1.320 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.445      ;
; 1.320 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.445      ;
; 1.320 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.445      ;
; 1.320 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.445      ;
; 1.320 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][17]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.445      ;
; 1.320 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.445      ;
; 1.320 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.445      ;
; 1.320 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][20]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.445      ;
; 1.320 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][21]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.445      ;
; 1.320 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][22]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.445      ;
; 1.320 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.445      ;
; 1.320 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|r_val                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.449      ;
; 1.320 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.449      ;
; 1.320 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.449      ;
; 1.320 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.449      ;
; 1.320 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.449      ;
; 1.320 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.449      ;
; 1.320 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.449      ;
; 1.320 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|fifo_wr                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.445      ;
; 1.320 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[12]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.445      ;
; 1.320 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|av_waitrequest                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.445      ;
; 1.320 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.445      ;
; 1.320 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rst2                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.450      ;
; 1.320 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write1                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.450      ;
; 1.320 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write2                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.450      ;
; 1.320 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|t_ena                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.450      ;
; 1.320 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate1                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.450      ;
; 1.320 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate2                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.450      ;
; 1.320 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|t_pause                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.450      ;
; 1.320 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.444      ;
; 1.320 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|r_ena1                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.449      ;
; 1.320 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rvalid                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.449      ;
; 1.320 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.444      ;
; 1.320 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.444      ;
; 1.320 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.444      ;
; 1.320 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.444      ;
; 1.320 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.444      ;
; 1.320 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|read1                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.449      ;
; 1.320 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|read2                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.449      ;
; 1.320 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rvalid0                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.449      ;
; 1.320 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][7]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.445      ;
; 1.320 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[7]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.445      ;
; 1.320 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][7]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.445      ;
; 1.320 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.445      ;
; 1.320 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[14]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.445      ;
; 1.320 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][12]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.445      ;
; 1.320 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][12]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.445      ;
; 1.320 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][9]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.445      ;
; 1.320 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.445      ;
; 1.320 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][8]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.445      ;
; 1.320 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.445      ;
; 1.320 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][6]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.445      ;
; 1.320 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.445      ;
; 1.320 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][4]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.445      ;
; 1.320 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][3]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.445      ;
; 1.320 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.445      ;
; 1.320 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.442      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u0|sys_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                                                                                                                                 ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 1.303 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|SSO_reg                                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.216      ; 1.603      ;
; 1.447 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 1.771      ;
; 1.447 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 1.771      ;
; 1.447 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 1.771      ;
; 1.447 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 1.771      ;
; 1.447 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 1.771      ;
; 1.447 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 1.771      ;
; 1.447 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 1.771      ;
; 1.456 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.224      ; 1.764      ;
; 1.464 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[14]                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.226      ; 1.774      ;
; 1.464 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[10]                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.226      ; 1.774      ;
; 1.464 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[15]                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.226      ; 1.774      ;
; 1.464 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[24]                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.226      ; 1.774      ;
; 1.464 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[20]                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.226      ; 1.774      ;
; 1.464 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][10]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.226      ; 1.774      ;
; 1.478 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 1.597      ;
; 1.478 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 1.597      ;
; 1.478 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 1.597      ;
; 1.478 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 1.597      ;
; 1.478 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 1.597      ;
; 1.478 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 1.597      ;
; 1.478 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 1.597      ;
; 1.478 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 1.597      ;
; 1.478 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 1.597      ;
; 1.478 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 1.597      ;
; 1.478 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 1.597      ;
; 1.478 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 1.597      ;
; 1.479 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 1.597      ;
; 1.479 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.029      ; 1.592      ;
; 1.479 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 1.597      ;
; 1.479 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.029      ; 1.592      ;
; 1.479 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.029      ; 1.592      ;
; 1.479 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.029      ; 1.592      ;
; 1.479 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.029      ; 1.592      ;
; 1.479 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.029      ; 1.592      ;
; 1.479 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.029      ; 1.592      ;
; 1.479 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 1.597      ;
; 1.479 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 1.597      ;
; 1.479 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 1.597      ;
; 1.479 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 1.597      ;
; 1.479 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 1.597      ;
; 1.483 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][29]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.033      ; 1.600      ;
; 1.483 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][23]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.033      ; 1.600      ;
; 1.483 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][8]                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.033      ; 1.600      ;
; 1.483 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][19]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.033      ; 1.600      ;
; 1.483 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][30]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.033      ; 1.600      ;
; 1.483 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|slowcount[1]                                                                                             ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 1.604      ;
; 1.483 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|slowcount[0]                                                                                             ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 1.604      ;
; 1.483 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|state[0]                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 1.604      ;
; 1.483 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|state[2]                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 1.604      ;
; 1.483 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|state[3]                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 1.604      ;
; 1.483 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|state[1]                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 1.604      ;
; 1.483 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|state[4]                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 1.604      ;
; 1.483 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][29]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.033      ; 1.600      ;
; 1.483 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][23]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.033      ; 1.600      ;
; 1.483 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][8]                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.033      ; 1.600      ;
; 1.483 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|SCLK_reg                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 1.604      ;
; 1.483 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|data_to_cpu[11]                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.033      ; 1.600      ;
; 1.483 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|stateZero                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 1.604      ;
; 1.484 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.026      ; 1.594      ;
; 1.484 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.022      ; 1.590      ;
; 1.484 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.022      ; 1.590      ;
; 1.484 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.022      ; 1.590      ;
; 1.484 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.022      ; 1.590      ;
; 1.484 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.022      ; 1.590      ;
; 1.484 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.022      ; 1.590      ;
; 1.484 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.026      ; 1.594      ;
; 1.484 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.026      ; 1.594      ;
; 1.484 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.022      ; 1.590      ;
; 1.484 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.026      ; 1.594      ;
; 1.484 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.022      ; 1.590      ;
; 1.484 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.026      ; 1.594      ;
; 1.484 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][2]                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.027      ; 1.595      ;
; 1.484 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][14]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.027      ; 1.595      ;
; 1.484 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][1]                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.027      ; 1.595      ;
; 1.484 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][9]                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.025      ; 1.593      ;
; 1.484 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][12]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.027      ; 1.595      ;
; 1.484 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][10]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.027      ; 1.595      ;
; 1.484 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][15]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.027      ; 1.595      ;
; 1.484 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][21]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.024      ; 1.592      ;
; 1.484 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][27]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.027      ; 1.595      ;
; 1.484 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][26]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.024      ; 1.592      ;
; 1.484 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][25]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.025      ; 1.593      ;
; 1.484 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][24]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.027      ; 1.595      ;
; 1.484 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][22]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.025      ; 1.593      ;
; 1.484 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][7]                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.025      ; 1.593      ;
; 1.484 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][31]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.025      ; 1.593      ;
; 1.484 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][16]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.027      ; 1.595      ;
; 1.484 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][11]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.024      ; 1.592      ;
; 1.484 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][5]                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.027      ; 1.595      ;
; 1.484 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][4]                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.027      ; 1.595      ;
; 1.484 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][3]                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.025      ; 1.593      ;
; 1.484 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][6]                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.027      ; 1.595      ;
; 1.484 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][13]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.027      ; 1.595      ;
; 1.484 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][0]                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.027      ; 1.595      ;
; 1.484 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem_used[1]                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.026      ; 1.594      ;
; 1.484 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem_used[0]                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.026      ; 1.594      ;
; 1.484 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.026      ; 1.594      ;
; 1.484 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.022      ; 1.590      ;
; 1.484 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.022      ; 1.590      ;
+-------+-----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 27
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.074
Worst Case Available Settling Time: 17.173 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                     ;
+-----------------------------+--------+-------+----------+---------+---------------------+
; Clock                       ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack            ; 2.192  ; 0.143 ; 4.714    ; 0.583   ; 4.736               ;
;  CLOCK_50                   ; 4.145  ; 0.143 ; 16.812   ; 1.122   ; 9.209               ;
;  altera_reserved_tck        ; 46.968 ; 0.186 ; 48.316   ; 0.583   ; 49.312              ;
;  u0|sys_pll|sd1|pll7|clk[0] ; 2.192  ; 0.179 ; 4.714    ; 1.303   ; 4.736               ;
; Design-wide TNS             ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                   ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck        ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u0|sys_pll|sd1|pll7|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+-----------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; KEY[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[8]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[9]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[10]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[11]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[12]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[13]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[14]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[15]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[16]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[17]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[18]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[19]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[20]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[21]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[22]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[23]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[24]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[25]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[26]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[27]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[28]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[29]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[30]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[31]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[32]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[33]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EPCS_DATA0          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_Lindo_IN[1]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_Lindo_IN[0]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-08 V                   ; 3.1 V               ; -0.0261 V           ; 0.227 V                              ; 0.278 V                              ; 1.5e-09 s                   ; 1.32e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-08 V                  ; 3.1 V              ; -0.0261 V          ; 0.227 V                             ; 0.278 V                             ; 1.5e-09 s                  ; 1.32e-09 s                 ; Yes                       ; Yes                       ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-08 V                   ; 3.1 V               ; -0.0261 V           ; 0.227 V                              ; 0.278 V                              ; 1.5e-09 s                   ; 1.32e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-08 V                  ; 3.1 V              ; -0.0261 V          ; 0.227 V                             ; 0.278 V                             ; 1.5e-09 s                  ; 1.32e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.07e-08 V                   ; 3.12 V              ; -0.0141 V           ; 0.213 V                              ; 0.204 V                              ; 6.63e-10 s                  ; 1.57e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.07e-08 V                  ; 3.12 V             ; -0.0141 V          ; 0.213 V                             ; 0.204 V                             ; 6.63e-10 s                 ; 1.57e-09 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.54e-06 V                   ; 3.09 V              ; -0.0134 V           ; 0.121 V                              ; 0.243 V                              ; 1.77e-09 s                  ; 1.7e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.54e-06 V                  ; 3.09 V             ; -0.0134 V          ; 0.121 V                             ; 0.243 V                             ; 1.77e-09 s                 ; 1.7e-09 s                  ; Yes                       ; Yes                       ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.54e-06 V                   ; 3.09 V              ; -0.0134 V           ; 0.121 V                              ; 0.243 V                              ; 1.77e-09 s                  ; 1.7e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.54e-06 V                  ; 3.09 V             ; -0.0134 V          ; 0.121 V                             ; 0.243 V                             ; 1.77e-09 s                 ; 1.7e-09 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.88e-06 V                   ; 3.1 V               ; -0.00497 V          ; 0.088 V                              ; 0.154 V                              ; 8.34e-10 s                  ; 1.96e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.88e-06 V                  ; 3.1 V              ; -0.00497 V         ; 0.088 V                             ; 0.154 V                             ; 8.34e-10 s                 ; 1.96e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                         ;
+----------------------------+----------------------------+------------+------------+----------+----------+
; From Clock                 ; To Clock                   ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+----------------------------+----------------------------+------------+------------+----------+----------+
; altera_reserved_tck        ; altera_reserved_tck        ; 1527       ; 0          ; 40       ; 3        ;
; CLOCK_50                   ; altera_reserved_tck        ; false path ; 0          ; 0        ; 0        ;
; u0|sys_pll|sd1|pll7|clk[0] ; altera_reserved_tck        ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck        ; CLOCK_50                   ; false path ; false path ; 0        ; 0        ;
; CLOCK_50                   ; CLOCK_50                   ; 4608       ; 0          ; 0        ; 0        ;
; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50                   ; 13134      ; 0          ; 0        ; 0        ;
; altera_reserved_tck        ; u0|sys_pll|sd1|pll7|clk[0] ; false path ; 0          ; 0        ; 0        ;
; CLOCK_50                   ; u0|sys_pll|sd1|pll7|clk[0] ; 33         ; 0          ; 0        ; 0        ;
; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 94656      ; 0          ; 0        ; 0        ;
+----------------------------+----------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                          ;
+----------------------------+----------------------------+------------+------------+----------+----------+
; From Clock                 ; To Clock                   ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+----------------------------+----------------------------+------------+------------+----------+----------+
; altera_reserved_tck        ; altera_reserved_tck        ; 1527       ; 0          ; 40       ; 3        ;
; CLOCK_50                   ; altera_reserved_tck        ; false path ; 0          ; 0        ; 0        ;
; u0|sys_pll|sd1|pll7|clk[0] ; altera_reserved_tck        ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck        ; CLOCK_50                   ; false path ; false path ; 0        ; 0        ;
; CLOCK_50                   ; CLOCK_50                   ; 4608       ; 0          ; 0        ; 0        ;
; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50                   ; 13134      ; 0          ; 0        ; 0        ;
; altera_reserved_tck        ; u0|sys_pll|sd1|pll7|clk[0] ; false path ; 0          ; 0        ; 0        ;
; CLOCK_50                   ; u0|sys_pll|sd1|pll7|clk[0] ; 33         ; 0          ; 0        ; 0        ;
; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 94656      ; 0          ; 0        ; 0        ;
+----------------------------+----------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                  ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; From Clock                 ; To Clock                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; altera_reserved_tck        ; altera_reserved_tck        ; 69       ; 0        ; 2        ; 0        ;
; CLOCK_50                   ; CLOCK_50                   ; 223      ; 0        ; 0        ; 0        ;
; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 1692     ; 0        ; 0        ; 0        ;
+----------------------------+----------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                   ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; From Clock                 ; To Clock                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; altera_reserved_tck        ; altera_reserved_tck        ; 69       ; 0        ; 2        ; 0        ;
; CLOCK_50                   ; CLOCK_50                   ; 223      ; 0        ; 0        ; 0        ;
; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 1692     ; 0        ; 0        ; 0        ;
+----------------------------+----------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 83    ; 83   ;
; Unconstrained Input Port Paths  ; 135   ; 135  ;
; Unconstrained Output Ports      ; 118   ; 118  ;
; Unconstrained Output Port Paths ; 201   ; 201  ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------+
; Clock Status Summary                                                              ;
+----------------------------+----------------------------+-----------+-------------+
; Target                     ; Clock                      ; Type      ; Status      ;
+----------------------------+----------------------------+-----------+-------------+
; CLOCK_50                   ; CLOCK_50                   ; Base      ; Constrained ;
; altera_reserved_tck        ; altera_reserved_tck        ; Base      ; Constrained ;
; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; Generated ; Constrained ;
; u0|sys_pll|sd1|pll7|clk[1] ; u0|sys_pll|sd1|pll7|clk[1] ; Generated ; Constrained ;
+----------------------------+----------------------------+-----------+-------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; DRAM_DQ[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EPCS_DATA0          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[0]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[1]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[2]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[3]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[4]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[5]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[6]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[7]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[8]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[9]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[10]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[11]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[12]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[13]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[14]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[15]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[16]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[17]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[18]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[19]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[20]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[21]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[22]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[23]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[24]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[25]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[26]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[27]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[28]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[29]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[30]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[31]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[0]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[1]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[2]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[3]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[4]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[5]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[6]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[7]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[8]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[9]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[10]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[11]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[12]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[13]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[14]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[15]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[16]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[17]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[18]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[19]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[20]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[21]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[22]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[23]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[24]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[25]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[26]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[27]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[28]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[29]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[30]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[31]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; DRAM_ADDR[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CS_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EPCS_ASDO           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EPCS_DCLK           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EPCS_NCSO           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[7]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[8]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[9]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[10]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[11]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[12]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[13]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[14]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[15]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[16]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[17]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[18]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[19]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[20]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[21]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[22]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[23]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[24]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[25]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[26]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[27]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[28]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[29]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[30]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[31]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[32]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[33]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[0]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[1]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[2]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[3]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[4]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[5]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[6]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[7]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[8]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[9]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[10]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[11]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[12]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[13]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[14]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[15]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[16]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[17]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[18]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[19]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[20]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[21]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[22]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[23]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[24]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[25]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[26]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[27]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[28]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[29]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[30]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[31]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[32]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[33]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[0]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[2]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[3]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[4]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[5]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[6]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[7]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; DRAM_DQ[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EPCS_DATA0          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[0]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[1]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[2]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[3]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[4]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[5]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[6]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[7]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[8]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[9]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[10]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[11]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[12]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[13]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[14]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[15]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[16]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[17]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[18]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[19]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[20]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[21]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[22]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[23]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[24]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[25]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[26]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[27]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[28]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[29]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[30]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[31]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[0]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[1]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[2]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[3]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[4]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[5]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[6]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[7]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[8]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[9]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[10]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[11]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[12]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[13]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[14]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[15]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[16]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[17]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[18]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[19]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[20]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[21]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[22]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[23]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[24]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[25]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[26]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[27]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[28]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[29]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[30]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[31]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; DRAM_ADDR[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CS_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EPCS_ASDO           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EPCS_DCLK           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EPCS_NCSO           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[7]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[8]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[9]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[10]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[11]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[12]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[13]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[14]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[15]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[16]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[17]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[18]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[19]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[20]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[21]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[22]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[23]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[24]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[25]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[26]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[27]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[28]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[29]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[30]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[31]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[32]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[33]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[0]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[1]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[2]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[3]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[4]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[5]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[6]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[7]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[8]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[9]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[10]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[11]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[12]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[13]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[14]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[15]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[16]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[17]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[18]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[19]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[20]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[21]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[22]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[23]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[24]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[25]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[26]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[27]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[28]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[29]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[30]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[31]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[32]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[33]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[0]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[2]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[3]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[4]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[5]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[6]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[7]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Mon Nov 06 23:44:55 2017
Info: Command: quartus_sta DE0Nano_FreeRTOS -c DE0Nano_FreeRTOS
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'DE0Nano_FreeRTOS.SDC'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u0|sys_pll|sd1|pll7|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u0|sys_pll|sd1|pll7|clk[0]} {u0|sys_pll|sd1|pll7|clk[0]}
    Info (332110): create_generated_clock -source {u0|sys_pll|sd1|pll7|inclk[0]} -multiply_by 2 -phase -60.00 -duty_cycle 50.00 -name {u0|sys_pll|sd1|pll7|clk[1]} {u0|sys_pll|sd1|pll7|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'c:/proyecto_nios/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'c:/proyecto_nios/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'c:/proyecto_nios/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/niosii_cpu_cpu.sdc'
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 2.192
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.192               0.000 u0|sys_pll|sd1|pll7|clk[0] 
    Info (332119):     4.145               0.000 CLOCK_50 
    Info (332119):    46.968               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.302
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.302               0.000 CLOCK_50 
    Info (332119):     0.342               0.000 u0|sys_pll|sd1|pll7|clk[0] 
    Info (332119):     0.358               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 4.714
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.714               0.000 u0|sys_pll|sd1|pll7|clk[0] 
    Info (332119):    16.812               0.000 CLOCK_50 
    Info (332119):    48.316               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.085
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.085               0.000 altera_reserved_tck 
    Info (332119):     1.938               0.000 CLOCK_50 
    Info (332119):     2.213               0.000 u0|sys_pll|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.736
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.736               0.000 u0|sys_pll|sd1|pll7|clk[0] 
    Info (332119):     9.489               0.000 CLOCK_50 
    Info (332119):    49.541               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 27 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 27
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.074
    Info (332114): Worst Case Available Settling Time: 14.850 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 2.987
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.987               0.000 u0|sys_pll|sd1|pll7|clk[0] 
    Info (332119):     4.677               0.000 CLOCK_50 
    Info (332119):    47.367               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.296
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.296               0.000 CLOCK_50 
    Info (332119):     0.299               0.000 u0|sys_pll|sd1|pll7|clk[0] 
    Info (332119):     0.311               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 5.272
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.272               0.000 u0|sys_pll|sd1|pll7|clk[0] 
    Info (332119):    17.168               0.000 CLOCK_50 
    Info (332119):    48.546               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.991
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.991               0.000 altera_reserved_tck 
    Info (332119):     1.732               0.000 CLOCK_50 
    Info (332119):     1.984               0.000 u0|sys_pll|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.739
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.739               0.000 u0|sys_pll|sd1|pll7|clk[0] 
    Info (332119):     9.489               0.000 CLOCK_50 
    Info (332119):    49.501               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 27 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 27
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.074
    Info (332114): Worst Case Available Settling Time: 15.366 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 5.451
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.451               0.000 u0|sys_pll|sd1|pll7|clk[0] 
    Info (332119):     6.653               0.000 CLOCK_50 
    Info (332119):    48.594               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.143
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.143               0.000 CLOCK_50 
    Info (332119):     0.179               0.000 u0|sys_pll|sd1|pll7|clk[0] 
    Info (332119):     0.186               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 6.835
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.835               0.000 u0|sys_pll|sd1|pll7|clk[0] 
    Info (332119):    18.117               0.000 CLOCK_50 
    Info (332119):    49.328               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.583
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.583               0.000 altera_reserved_tck 
    Info (332119):     1.122               0.000 CLOCK_50 
    Info (332119):     1.303               0.000 u0|sys_pll|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.749
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.749               0.000 u0|sys_pll|sd1|pll7|clk[0] 
    Info (332119):     9.209               0.000 CLOCK_50 
    Info (332119):    49.312               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 27 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 27
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.074
    Info (332114): Worst Case Available Settling Time: 17.173 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 703 megabytes
    Info: Processing ended: Mon Nov 06 23:45:05 2017
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:08


