#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Sep 18 16:33:39 2023
# Process ID: 23740
# Current directory: C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.runs/impl_1
# Command line: vivado.exe -log Differental_Phasemeter_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Differental_Phasemeter_wrapper.tcl -notrace
# Log file: C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.runs/impl_1/Differental_Phasemeter_wrapper.vdi
# Journal file: C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.runs/impl_1\vivado.jou
# Running On: Valkyrie, OS: Windows, CPU Frequency: 1996 MHz, CPU Physical cores: 16, Host memory: 14870 MB
#-----------------------------------------------------------
source Differental_Phasemeter_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/John/Desktop/Honours_Project/cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 463.934 ; gain = 43.668
Command: link_design -top Differental_Phasemeter_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_AXI_Stream_Writer_0_0/Differental_Phasemeter_AXI_Stream_Writer_0_0.dcp' for cell 'Differental_Phasemeter_i/AXI_Stream_Writer_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_Clock_Divider_0_1/Differental_Phasemeter_Clock_Divider_0_1.dcp' for cell 'Differental_Phasemeter_i/Clock_Divider_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_Costa_Demodulator_0_0/Differental_Phasemeter_Costa_Demodulator_0_0.dcp' for cell 'Differental_Phasemeter_i/Costa_Demodulator_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_Costa_Demodulator_1_0/Differental_Phasemeter_Costa_Demodulator_1_0.dcp' for cell 'Differental_Phasemeter_i/Costa_Demodulator_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_DATA_LOGGER_0_0/Differental_Phasemeter_DATA_LOGGER_0_0.dcp' for cell 'Differental_Phasemeter_i/DATA_LOGGER_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_DMA_Interconnect_0_0/Differental_Phasemeter_DMA_Interconnect_0_0.dcp' for cell 'Differental_Phasemeter_i/DMA_Interconnect_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_Inverter_0_0/Differental_Phasemeter_Inverter_0_0.dcp' for cell 'Differental_Phasemeter_i/Inverter_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_PRBS_Multiply_0_0/Differental_Phasemeter_PRBS_Multiply_0_0.dcp' for cell 'Differental_Phasemeter_i/PRBS_Multiply_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_Reset_Gen_0_0/Differental_Phasemeter_Reset_Gen_0_0.dcp' for cell 'Differental_Phasemeter_i/Reset_Gen_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_Subtractor_0_0/Differental_Phasemeter_Subtractor_0_0.dcp' for cell 'Differental_Phasemeter_i/Subtractor_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_Test_Pattern_Gen_0_0/Differental_Phasemeter_Test_Pattern_Gen_0_0.dcp' for cell 'Differental_Phasemeter_i/Test_Pattern_Gen_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_axis_red_pitaya_adc_0_0/Differental_Phasemeter_axis_red_pitaya_adc_0_0.dcp' for cell 'Differental_Phasemeter_i/axis_red_pitaya_adc_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_DAC_Interface_0_0/Differental_Phasemeter_DAC_Interface_0_0.dcp' for cell 'Differental_Phasemeter_i/DAC_Interface/DAC_Interface_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_axis_constant_0_0/Differental_Phasemeter_axis_constant_0_0.dcp' for cell 'Differental_Phasemeter_i/DAC_Interface/axis_constant_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_axis_red_pitaya_dac_1_0/Differental_Phasemeter_axis_red_pitaya_dac_1_0.dcp' for cell 'Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_clk_wiz_0_0/Differental_Phasemeter_clk_wiz_0_0.dcp' for cell 'Differental_Phasemeter_i/DAC_Interface/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_FreqMeasure_0/Differental_Phasemeter_GPIO_FreqMeasure_0.dcp' for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_FreqMeasureA_0/Differental_Phasemeter_GPIO_FreqMeasureA_0.dcp' for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Integrator_Reset_0/Differental_Phasemeter_GPIO_Integrator_Reset_0.dcp' for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_Integrator_Reset'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Ki_0/Differental_Phasemeter_GPIO_Ki_0.dcp' for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_Ki'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Ki_1/Differental_Phasemeter_GPIO_Ki_1.dcp' for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_KiB'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Kp_0/Differental_Phasemeter_GPIO_Kp_0.dcp' for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_Kp'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Kp_1/Differental_Phasemeter_GPIO_Kp_1.dcp' for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_KpB'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_SamplingReset_1/Differental_Phasemeter_GPIO_SamplingReset_1.dcp' for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_LoggerStatus'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_PLL_GUESS_Freq_0/Differental_Phasemeter_GPIO_PLL_GUESS_Freq_0.dcp' for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_PRBS_Scale_0/Differental_Phasemeter_GPIO_PRBS_Scale_0.dcp' for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_PRBS_DIV'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_PRBS_Scale_1/Differental_Phasemeter_GPIO_PRBS_Scale_1.dcp' for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_PRBS_Delay'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_KpB_0/Differental_Phasemeter_GPIO_KpB_0.dcp' for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_PRBS_Scale'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_PRBS_Scale_2/Differental_Phasemeter_GPIO_PRBS_Scale_2.dcp' for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_Samping_Div'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Taps_0/Differental_Phasemeter_GPIO_Taps_0.dcp' for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_SamplingReset'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_PRBS_DIV_0/Differental_Phasemeter_GPIO_PRBS_DIV_0.dcp' for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_Clock_Divider_0_0/Differental_Phasemeter_Clock_Divider_0_0.dcp' for cell 'Differental_Phasemeter_i/PRBS/Clock_Divider_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_LFSR_0_0/Differental_Phasemeter_LFSR_0_0.dcp' for cell 'Differental_Phasemeter_i/PRBS/LFSR_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_Variable_Delay_0_0/Differental_Phasemeter_Variable_Delay_0_0.dcp' for cell 'Differental_Phasemeter_i/PRBS/Variable_Delay_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_proc_sys_reset_0_0/Differental_Phasemeter_proc_sys_reset_0_0.dcp' for cell 'Differental_Phasemeter_i/PS7/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_processing_system7_0_0/Differental_Phasemeter_processing_system7_0_0.dcp' for cell 'Differental_Phasemeter_i/PS7/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_axi_dma_0_1/Differental_Phasemeter_axi_dma_0_1.dcp' for cell 'Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_axi_protocol_convert_0_1/Differental_Phasemeter_axi_protocol_convert_0_1.dcp' for cell 'Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_xbar_3/Differental_Phasemeter_xbar_3.dcp' for cell 'Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_auto_pc_1/Differental_Phasemeter_auto_pc_1.dcp' for cell 'Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_xbar_4/Differental_Phasemeter_xbar_4.dcp' for cell 'Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_auto_pc_2/Differental_Phasemeter_auto_pc_2.dcp' for cell 'Differental_Phasemeter_i/PS7/axi_interconnect_0/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_xbar_0/Differental_Phasemeter_xbar_0.dcp' for cell 'Differental_Phasemeter_i/PS7/axi_interconnect_1/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_auto_pc_0/Differental_Phasemeter_auto_pc_0.dcp' for cell 'Differental_Phasemeter_i/PS7/axi_interconnect_1/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.515 . Memory (MB): peak = 969.824 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 626 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_clk_wiz_0_0/Differental_Phasemeter_clk_wiz_0_0_board.xdc] for cell 'Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_clk_wiz_0_0/Differental_Phasemeter_clk_wiz_0_0_board.xdc] for cell 'Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_clk_wiz_0_0/Differental_Phasemeter_clk_wiz_0_0.xdc] for cell 'Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_clk_wiz_0_0/Differental_Phasemeter_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_clk_wiz_0_0/Differental_Phasemeter_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1709.047 ; gain = 575.863
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_clk_wiz_0_0/Differental_Phasemeter_clk_wiz_0_0.xdc] for cell 'Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Ki_0/Differental_Phasemeter_GPIO_Ki_0_board.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_Ki/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Ki_0/Differental_Phasemeter_GPIO_Ki_0_board.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_Ki/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Ki_0/Differental_Phasemeter_GPIO_Ki_0.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_Ki/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Ki_0/Differental_Phasemeter_GPIO_Ki_0.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_Ki/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Kp_0/Differental_Phasemeter_GPIO_Kp_0_board.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_Kp/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Kp_0/Differental_Phasemeter_GPIO_Kp_0_board.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_Kp/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Kp_0/Differental_Phasemeter_GPIO_Kp_0.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_Kp/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Kp_0/Differental_Phasemeter_GPIO_Kp_0.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_Kp/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_PLL_GUESS_Freq_0/Differental_Phasemeter_GPIO_PLL_GUESS_Freq_0_board.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_PLL_GUESS_Freq_0/Differental_Phasemeter_GPIO_PLL_GUESS_Freq_0_board.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_PLL_GUESS_Freq_0/Differental_Phasemeter_GPIO_PLL_GUESS_Freq_0.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_PLL_GUESS_Freq_0/Differental_Phasemeter_GPIO_PLL_GUESS_Freq_0.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_FreqMeasure_0/Differental_Phasemeter_GPIO_FreqMeasure_0_board.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_FreqMeasure_0/Differental_Phasemeter_GPIO_FreqMeasure_0_board.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_FreqMeasure_0/Differental_Phasemeter_GPIO_FreqMeasure_0.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_FreqMeasure_0/Differental_Phasemeter_GPIO_FreqMeasure_0.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Integrator_Reset_0/Differental_Phasemeter_GPIO_Integrator_Reset_0_board.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_Integrator_Reset/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Integrator_Reset_0/Differental_Phasemeter_GPIO_Integrator_Reset_0_board.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_Integrator_Reset/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Integrator_Reset_0/Differental_Phasemeter_GPIO_Integrator_Reset_0.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_Integrator_Reset/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Integrator_Reset_0/Differental_Phasemeter_GPIO_Integrator_Reset_0.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_Integrator_Reset/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_FreqMeasureA_0/Differental_Phasemeter_GPIO_FreqMeasureA_0_board.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_FreqMeasureA_0/Differental_Phasemeter_GPIO_FreqMeasureA_0_board.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_FreqMeasureA_0/Differental_Phasemeter_GPIO_FreqMeasureA_0.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_FreqMeasureA_0/Differental_Phasemeter_GPIO_FreqMeasureA_0.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Ki_1/Differental_Phasemeter_GPIO_Ki_1_board.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_KiB/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Ki_1/Differental_Phasemeter_GPIO_Ki_1_board.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_KiB/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Ki_1/Differental_Phasemeter_GPIO_Ki_1.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_KiB/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Ki_1/Differental_Phasemeter_GPIO_Ki_1.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_KiB/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Kp_1/Differental_Phasemeter_GPIO_Kp_1_board.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_KpB/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Kp_1/Differental_Phasemeter_GPIO_Kp_1_board.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_KpB/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Kp_1/Differental_Phasemeter_GPIO_Kp_1.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_KpB/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Kp_1/Differental_Phasemeter_GPIO_Kp_1.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_KpB/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_KpB_0/Differental_Phasemeter_GPIO_KpB_0_board.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_PRBS_Scale/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_KpB_0/Differental_Phasemeter_GPIO_KpB_0_board.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_PRBS_Scale/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_KpB_0/Differental_Phasemeter_GPIO_KpB_0.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_PRBS_Scale/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_KpB_0/Differental_Phasemeter_GPIO_KpB_0.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_PRBS_Scale/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_PRBS_Scale_0/Differental_Phasemeter_GPIO_PRBS_Scale_0_board.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_PRBS_DIV/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_PRBS_Scale_0/Differental_Phasemeter_GPIO_PRBS_Scale_0_board.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_PRBS_DIV/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_PRBS_Scale_0/Differental_Phasemeter_GPIO_PRBS_Scale_0.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_PRBS_DIV/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_PRBS_Scale_0/Differental_Phasemeter_GPIO_PRBS_Scale_0.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_PRBS_DIV/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_PRBS_Scale_1/Differental_Phasemeter_GPIO_PRBS_Scale_1_board.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_PRBS_Delay/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_PRBS_Scale_1/Differental_Phasemeter_GPIO_PRBS_Scale_1_board.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_PRBS_Delay/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_PRBS_Scale_1/Differental_Phasemeter_GPIO_PRBS_Scale_1.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_PRBS_Delay/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_PRBS_Scale_1/Differental_Phasemeter_GPIO_PRBS_Scale_1.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_PRBS_Delay/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_PRBS_Scale_2/Differental_Phasemeter_GPIO_PRBS_Scale_2_board.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_Samping_Div/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_PRBS_Scale_2/Differental_Phasemeter_GPIO_PRBS_Scale_2_board.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_Samping_Div/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_PRBS_Scale_2/Differental_Phasemeter_GPIO_PRBS_Scale_2.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_Samping_Div/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_PRBS_Scale_2/Differental_Phasemeter_GPIO_PRBS_Scale_2.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_Samping_Div/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_PRBS_DIV_0/Differental_Phasemeter_GPIO_PRBS_DIV_0_board.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_PRBS_DIV_0/Differental_Phasemeter_GPIO_PRBS_DIV_0_board.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_PRBS_DIV_0/Differental_Phasemeter_GPIO_PRBS_DIV_0.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_PRBS_DIV_0/Differental_Phasemeter_GPIO_PRBS_DIV_0.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Taps_0/Differental_Phasemeter_GPIO_Taps_0_board.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_SamplingReset/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Taps_0/Differental_Phasemeter_GPIO_Taps_0_board.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_SamplingReset/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Taps_0/Differental_Phasemeter_GPIO_Taps_0.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_SamplingReset/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Taps_0/Differental_Phasemeter_GPIO_Taps_0.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_SamplingReset/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_SamplingReset_1/Differental_Phasemeter_GPIO_SamplingReset_1_board.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_LoggerStatus/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_SamplingReset_1/Differental_Phasemeter_GPIO_SamplingReset_1_board.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_LoggerStatus/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_SamplingReset_1/Differental_Phasemeter_GPIO_SamplingReset_1.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_LoggerStatus/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_SamplingReset_1/Differental_Phasemeter_GPIO_SamplingReset_1.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_LoggerStatus/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_processing_system7_0_0/Differental_Phasemeter_processing_system7_0_0.xdc] for cell 'Differental_Phasemeter_i/PS7/processing_system7_0/inst'
WARNING: [Vivado 12-2489] -input_jitter contains time 0.196860 which will be rounded to 0.197 to ensure it is an integer multiple of 1 picosecond [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_processing_system7_0_0/Differental_Phasemeter_processing_system7_0_0.xdc:21]
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_processing_system7_0_0/Differental_Phasemeter_processing_system7_0_0.xdc] for cell 'Differental_Phasemeter_i/PS7/processing_system7_0/inst'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_proc_sys_reset_0_0/Differental_Phasemeter_proc_sys_reset_0_0_board.xdc] for cell 'Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_proc_sys_reset_0_0/Differental_Phasemeter_proc_sys_reset_0_0_board.xdc] for cell 'Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_proc_sys_reset_0_0/Differental_Phasemeter_proc_sys_reset_0_0.xdc] for cell 'Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_proc_sys_reset_0_0/Differental_Phasemeter_proc_sys_reset_0_0.xdc] for cell 'Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_axi_dma_0_1/Differental_Phasemeter_axi_dma_0_1.xdc] for cell 'Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_axi_dma_0_1/Differental_Phasemeter_axi_dma_0_1.xdc:61]
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_axi_dma_0_1/Differental_Phasemeter_axi_dma_0_1.xdc] for cell 'Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0'
Parsing XDC File [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/clocks.xdc]
Finished Parsing XDC File [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/clocks.xdc]
Parsing XDC File [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc]
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_p'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:123]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:123]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_n'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:124]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:124]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_p'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:125]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_n'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_p'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:127]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_n'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:128]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:128]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_p'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:129]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:129]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_n'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:130]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:130]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_p'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:131]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:131]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_n'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:132]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:132]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_p'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:134]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:134]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_n'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:135]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:135]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_p'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:136]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:136]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_n'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:137]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:137]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_p'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:138]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:138]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_n'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:139]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:139]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_p'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:140]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:140]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_n'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:141]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:141]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_p'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:142]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:142]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_n'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:143]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:143]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_trg'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:173]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:173]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_trg'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:174]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:174]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_trg'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:175]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:175]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_trg'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:177]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:177]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[*]'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:179]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:179]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[*]'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:180]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:180]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[*]'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:181]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:181]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[0]'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:183]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:183]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[1]'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:184]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:184]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[2]'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:185]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:185]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[3]'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:186]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:186]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'daisy_p_o[*]'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:190]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:190]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'daisy_n_o[*]'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:191]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:191]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'daisy_p_o[0]'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:196]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:196]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'daisy_n_o[0]'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:197]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:197]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'daisy_p_o[1]'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:199]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:199]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'daisy_n_o[1]'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:200]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:200]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_o[1]'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:215]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:215]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_o[2]'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:216]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:216]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_o[3]'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:217]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:217]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_o[4]'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:218]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:218]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_o[5]'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:219]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:219]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_o[6]'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:220]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:220]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_o[7]'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:221]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:221]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc]
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_axi_dma_0_1/Differental_Phasemeter_axi_dma_0_1_clocks.xdc] for cell 'Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_axi_dma_0_1/Differental_Phasemeter_axi_dma_0_1_clocks.xdc] for cell 'Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0'
INFO: [Project 1-1714] 19 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1709.047 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 3 instances

57 Infos, 48 Warnings, 44 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 1709.047 ; gain = 1245.113
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors, 16 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.980 . Memory (MB): peak = 1709.047 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 13d1824fa

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.926 . Memory (MB): peak = 1709.047 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Threshold[7] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_0/inst/PRBS_output1_carry__0_i_1
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Threshold[7] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_1/inst/PRBS_output1_carry__0_i_1
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Threshold[6] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_0/inst/PRBS_output1_carry__0_i_2
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Threshold[6] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_1/inst/PRBS_output1_carry__0_i_2
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Threshold[5] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_0/inst/PRBS_output1_carry__0_i_3
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Threshold[5] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_1/inst/PRBS_output1_carry__0_i_3
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Threshold[4] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_0/inst/PRBS_output1_carry__0_i_4
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Threshold[4] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_1/inst/PRBS_output1_carry__0_i_4
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Threshold[11] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_0/inst/PRBS_output1_carry__1_i_1
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Threshold[11] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_1/inst/PRBS_output1_carry__1_i_1
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Threshold[10] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_0/inst/PRBS_output1_carry__1_i_2
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Threshold[10] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_1/inst/PRBS_output1_carry__1_i_2
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Threshold[9] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_0/inst/PRBS_output1_carry__1_i_3
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Threshold[9] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_1/inst/PRBS_output1_carry__1_i_3
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Threshold[8] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_0/inst/PRBS_output1_carry__1_i_4
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Threshold[8] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_1/inst/PRBS_output1_carry__1_i_4
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Threshold[15] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_0/inst/PRBS_output1_carry__2_i_1
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Threshold[15] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_1/inst/PRBS_output1_carry__2_i_1
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Threshold[14] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_0/inst/PRBS_output1_carry__2_i_2
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Threshold[14] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_1/inst/PRBS_output1_carry__2_i_2
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Threshold[13] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_0/inst/PRBS_output1_carry__2_i_3
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Threshold[13] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_1/inst/PRBS_output1_carry__2_i_3
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Threshold[12] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_0/inst/PRBS_output1_carry__2_i_4
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Threshold[12] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_1/inst/PRBS_output1_carry__2_i_4
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Threshold[19] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_0/inst/PRBS_output1_carry__3_i_1
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Threshold[19] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_1/inst/PRBS_output1_carry__3_i_1
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Threshold[18] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_0/inst/PRBS_output1_carry__3_i_2
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Threshold[18] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_1/inst/PRBS_output1_carry__3_i_2
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Threshold[17] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_0/inst/PRBS_output1_carry__3_i_3
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Threshold[17] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_1/inst/PRBS_output1_carry__3_i_3
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Threshold[16] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_0/inst/PRBS_output1_carry__3_i_4
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Threshold[16] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_1/inst/PRBS_output1_carry__3_i_4
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Threshold[23] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_0/inst/PRBS_output1_carry__4_i_1
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Threshold[23] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_1/inst/PRBS_output1_carry__4_i_1
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Threshold[22] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_0/inst/PRBS_output1_carry__4_i_2
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Threshold[22] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_1/inst/PRBS_output1_carry__4_i_2
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Threshold[21] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_0/inst/PRBS_output1_carry__4_i_3
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Threshold[21] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_1/inst/PRBS_output1_carry__4_i_3
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Threshold[20] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_0/inst/PRBS_output1_carry__4_i_4
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Threshold[20] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_1/inst/PRBS_output1_carry__4_i_4
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Threshold[25] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_0/inst/PRBS_output1_carry__5_i_1
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Threshold[25] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_1/inst/PRBS_output1_carry__5_i_1
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Threshold[24] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_0/inst/PRBS_output1_carry__5_i_2
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Threshold[24] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_1/inst/PRBS_output1_carry__5_i_2
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Threshold[3] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_0/inst/PRBS_output1_carry_i_1
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Threshold[3] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_1/inst/PRBS_output1_carry_i_1
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Threshold[2] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_0/inst/PRBS_output1_carry_i_2
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Threshold[2] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_1/inst/PRBS_output1_carry_i_2
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Threshold[1] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_0/inst/PRBS_output1_carry_i_3
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Threshold[1] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_1/inst/PRBS_output1_carry_i_3
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Quadrature_Filter/Threshold[14] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_0/inst/Quadrature_Filter/PRBS_output0_carry__0_i_1
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Quadrature_Filter/Threshold[15] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_0/inst/Quadrature_Filter/PRBS_output0_carry__0_i_1
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Quadrature_Filter/Threshold[14] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_1/inst/Quadrature_Filter/PRBS_output0_carry__0_i_1
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Quadrature_Filter/Threshold[15] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_1/inst/Quadrature_Filter/PRBS_output0_carry__0_i_1
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Quadrature_Filter/Threshold[12] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_0/inst/Quadrature_Filter/PRBS_output0_carry__0_i_2
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Quadrature_Filter/Threshold[13] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_0/inst/Quadrature_Filter/PRBS_output0_carry__0_i_2
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Quadrature_Filter/Threshold[12] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_1/inst/Quadrature_Filter/PRBS_output0_carry__0_i_2
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Quadrature_Filter/Threshold[13] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_1/inst/Quadrature_Filter/PRBS_output0_carry__0_i_2
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Quadrature_Filter/Threshold[10] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_0/inst/Quadrature_Filter/PRBS_output0_carry__0_i_3
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Quadrature_Filter/Threshold[11] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_0/inst/Quadrature_Filter/PRBS_output0_carry__0_i_3
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Quadrature_Filter/Threshold[10] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_1/inst/Quadrature_Filter/PRBS_output0_carry__0_i_3
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Quadrature_Filter/Threshold[11] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_1/inst/Quadrature_Filter/PRBS_output0_carry__0_i_3
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Quadrature_Filter/Threshold[8] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_0/inst/Quadrature_Filter/PRBS_output0_carry__0_i_4
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Quadrature_Filter/Threshold[9] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_0/inst/Quadrature_Filter/PRBS_output0_carry__0_i_4
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Quadrature_Filter/Threshold[8] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_1/inst/Quadrature_Filter/PRBS_output0_carry__0_i_4
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Quadrature_Filter/Threshold[9] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_1/inst/Quadrature_Filter/PRBS_output0_carry__0_i_4
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Quadrature_Filter/Threshold[14] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_0/inst/Quadrature_Filter/PRBS_output0_carry__0_i_5
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Quadrature_Filter/Threshold[15] is driving LUT input pin I3 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_0/inst/Quadrature_Filter/PRBS_output0_carry__0_i_5
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Quadrature_Filter/Threshold[14] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_1/inst/Quadrature_Filter/PRBS_output0_carry__0_i_5
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Quadrature_Filter/Threshold[15] is driving LUT input pin I3 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_1/inst/Quadrature_Filter/PRBS_output0_carry__0_i_5
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Quadrature_Filter/Threshold[12] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_0/inst/Quadrature_Filter/PRBS_output0_carry__0_i_6
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Quadrature_Filter/Threshold[13] is driving LUT input pin I3 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_0/inst/Quadrature_Filter/PRBS_output0_carry__0_i_6
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Quadrature_Filter/Threshold[12] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_1/inst/Quadrature_Filter/PRBS_output0_carry__0_i_6
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Quadrature_Filter/Threshold[13] is driving LUT input pin I3 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_1/inst/Quadrature_Filter/PRBS_output0_carry__0_i_6
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Quadrature_Filter/Threshold[10] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_0/inst/Quadrature_Filter/PRBS_output0_carry__0_i_7
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Quadrature_Filter/Threshold[11] is driving LUT input pin I3 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_0/inst/Quadrature_Filter/PRBS_output0_carry__0_i_7
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Quadrature_Filter/Threshold[10] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_1/inst/Quadrature_Filter/PRBS_output0_carry__0_i_7
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Quadrature_Filter/Threshold[11] is driving LUT input pin I3 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_1/inst/Quadrature_Filter/PRBS_output0_carry__0_i_7
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Quadrature_Filter/Threshold[8] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_0/inst/Quadrature_Filter/PRBS_output0_carry__0_i_8
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Quadrature_Filter/Threshold[9] is driving LUT input pin I3 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_0/inst/Quadrature_Filter/PRBS_output0_carry__0_i_8
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Quadrature_Filter/Threshold[8] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_1/inst/Quadrature_Filter/PRBS_output0_carry__0_i_8
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Quadrature_Filter/Threshold[9] is driving LUT input pin I3 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_1/inst/Quadrature_Filter/PRBS_output0_carry__0_i_8
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Quadrature_Filter/Threshold[22] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_0/inst/Quadrature_Filter/PRBS_output0_carry__1_i_1
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Quadrature_Filter/Threshold[23] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_0/inst/Quadrature_Filter/PRBS_output0_carry__1_i_1
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Quadrature_Filter/Threshold[22] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_1/inst/Quadrature_Filter/PRBS_output0_carry__1_i_1
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Quadrature_Filter/Threshold[23] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_1/inst/Quadrature_Filter/PRBS_output0_carry__1_i_1
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Quadrature_Filter/Threshold[20] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_0/inst/Quadrature_Filter/PRBS_output0_carry__1_i_2
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Quadrature_Filter/Threshold[21] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_0/inst/Quadrature_Filter/PRBS_output0_carry__1_i_2
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Quadrature_Filter/Threshold[20] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_1/inst/Quadrature_Filter/PRBS_output0_carry__1_i_2
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Quadrature_Filter/Threshold[21] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_1/inst/Quadrature_Filter/PRBS_output0_carry__1_i_2
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Quadrature_Filter/Threshold[18] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_0/inst/Quadrature_Filter/PRBS_output0_carry__1_i_3
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Quadrature_Filter/Threshold[19] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_0/inst/Quadrature_Filter/PRBS_output0_carry__1_i_3
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Quadrature_Filter/Threshold[18] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_1/inst/Quadrature_Filter/PRBS_output0_carry__1_i_3
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Quadrature_Filter/Threshold[19] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_1/inst/Quadrature_Filter/PRBS_output0_carry__1_i_3
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Quadrature_Filter/Threshold[16] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_0/inst/Quadrature_Filter/PRBS_output0_carry__1_i_4
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Quadrature_Filter/Threshold[17] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_0/inst/Quadrature_Filter/PRBS_output0_carry__1_i_4
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Quadrature_Filter/Threshold[16] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_1/inst/Quadrature_Filter/PRBS_output0_carry__1_i_4
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Quadrature_Filter/Threshold[17] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_1/inst/Quadrature_Filter/PRBS_output0_carry__1_i_4
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Quadrature_Filter/Threshold[22] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_0/inst/Quadrature_Filter/PRBS_output0_carry__1_i_5
WARNING: [Opt 31-155] Driverless net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Quadrature_Filter/Threshold[23] is driving LUT input pin I3 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: Differental_Phasemeter_i/Costa_Demodulator_0/inst/Quadrature_Filter/PRBS_output0_carry__1_i_5
INFO: [Common 17-14] Message 'Opt 31-155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-1287] Pulled Inverter Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst_i_2__0 into driver instance Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst_i_4__0, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/split_ongoing_i_1__0 into driver instance Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_AREADY_I_i_3__0, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/split_ongoing_i_1 into driver instance Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_4, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst_i_1 into driver instance Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst_i_3__0, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/s_axi_bid[0]_INST_0 into driver instance Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/s_axi_bid[0]_INST_0_i_1, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/s_axi_bid[10]_INST_0 into driver instance Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/s_axi_bid[10]_INST_0_i_1, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/s_axi_bid[11]_INST_0 into driver instance Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/s_axi_bid[11]_INST_0_i_1, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/s_axi_bid[1]_INST_0 into driver instance Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/s_axi_bid[1]_INST_0_i_1, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/s_axi_bid[2]_INST_0 into driver instance Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/s_axi_bid[2]_INST_0_i_1, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/s_axi_bid[3]_INST_0 into driver instance Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/s_axi_bid[3]_INST_0_i_1, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/s_axi_bid[4]_INST_0 into driver instance Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/s_axi_bid[4]_INST_0_i_1, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/s_axi_bid[5]_INST_0 into driver instance Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/s_axi_bid[5]_INST_0_i_1, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/s_axi_bid[6]_INST_0 into driver instance Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/s_axi_bid[6]_INST_0_i_1, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/s_axi_bid[7]_INST_0 into driver instance Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/s_axi_bid[7]_INST_0_i_1, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/s_axi_bid[8]_INST_0 into driver instance Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/s_axi_bid[8]_INST_0_i_1, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/s_axi_bid[9]_INST_0 into driver instance Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/s_axi_bid[9]_INST_0_i_1, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_target[1]_i_1 into driver instance Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_target[1]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_2 into driver instance Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.s_ready_i[0]_i_3, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst_i_1 into driver instance Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst_i_2, which resulted in an inversion of 4 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 162c246fc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2023.004 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 406 cells and removed 541 cells
INFO: [Opt 31-1021] In phase Retarget, 29 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 6 inverter(s) to 8 load pin(s).
Phase 2 Constant propagation | Checksum: c0a2acfe

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2023.004 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 156 cells and removed 1217 cells
INFO: [Opt 31-1021] In phase Constant propagation, 27 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1df886be8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2023.004 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1701 cells
INFO: [Opt 31-1021] In phase Sweep, 97 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG Differental_Phasemeter_i/PRBS/Clock_Divider_0/inst/DivClock_Out_BUFG_inst to drive 138 load(s) on clock net Differental_Phasemeter_i/PRBS/Clock_Divider_0/inst/DivClock_Out_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 1016e3ddc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2023.004 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1016e3ddc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2023.004 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
INFO: [Opt 31-1287] Pulled Inverter Differental_Phasemeter_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[1]_i_1 into driver instance Differental_Phasemeter_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_bresp[1]_INST_0_i_1, which resulted in an inversion of 24 pins
Phase 6 Post Processing Netlist | Checksum: 1df2720b1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2023.004 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 2 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 33 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             406  |             541  |                                             29  |
|  Constant propagation         |             156  |            1217  |                                             27  |
|  Sweep                        |               0  |            1701  |                                             97  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               2  |                                             33  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2023.004 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 10db6c88a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2023.004 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 9 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 8 newly gated: 0 Total Ports: 18
Ending PowerOpt Patch Enables Task | Checksum: 1f93d2d7c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.115 . Memory (MB): peak = 2200.309 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1f93d2d7c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2200.309 ; gain = 177.305

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1f93d2d7c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2200.309 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2200.309 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1eceebbb9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2200.309 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
108 Infos, 148 Warnings, 44 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2200.309 ; gain = 491.262
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.081 . Memory (MB): peak = 2200.309 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.runs/impl_1/Differental_Phasemeter_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Differental_Phasemeter_wrapper_drc_opted.rpt -pb Differental_Phasemeter_wrapper_drc_opted.pb -rpx Differental_Phasemeter_wrapper_drc_opted.rpx
Command: report_drc -file Differental_Phasemeter_wrapper_drc_opted.rpt -pb Differental_Phasemeter_wrapper_drc_opted.pb -rpx Differental_Phasemeter_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.runs/impl_1/Differental_Phasemeter_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2200.309 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 19e9021f5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2200.309 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2200.309 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 11066e3bc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.882 . Memory (MB): peak = 2200.309 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 16cbc0f28

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2200.309 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 16cbc0f28

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2200.309 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 16cbc0f28

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2200.309 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 18453e221

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2200.309 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1ce9a0a69

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2200.309 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1ce9a0a69

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2200.309 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1882ccc69

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 2200.309 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 6 LUTNM shape to break, 421 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 6, two critical 0, total 6, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 168 nets or LUTs. Breaked 6 LUTs, combined 162 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2200.309 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            6  |            162  |                   168  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            6  |            162  |                   168  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1e4701171

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 2200.309 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 1947e9c79

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2200.309 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1947e9c79

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2200.309 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 19d767499

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 2200.309 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1485b4b32

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 2200.309 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 148538801

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 2200.309 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 181bff3c5

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 2200.309 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1f9192e90

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 2200.309 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 14defff52

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2200.309 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1834e3bca

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2200.309 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 17a0744d9

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2200.309 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: a654dd59

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 2200.309 ; gain = 0.000
Phase 3 Detail Placement | Checksum: a654dd59

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 2200.309 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1f9939425

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.779 | TNS=-22.454 |
Phase 1 Physical Synthesis Initialization | Checksum: 1cca753ec

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.517 . Memory (MB): peak = 2200.309 ; gain = 0.000
INFO: [Place 46-33] Processed net Differental_Phasemeter_i/Reset_Gen_0/inst/Reset, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1a1d47dbb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.744 . Memory (MB): peak = 2200.309 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1f9939425

Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 2200.309 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.324. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1e246d81b

Time (s): cpu = 00:00:51 ; elapsed = 00:00:38 . Memory (MB): peak = 2200.309 ; gain = 0.000

Time (s): cpu = 00:00:51 ; elapsed = 00:00:38 . Memory (MB): peak = 2200.309 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1e246d81b

Time (s): cpu = 00:00:51 ; elapsed = 00:00:39 . Memory (MB): peak = 2200.309 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1e246d81b

Time (s): cpu = 00:00:51 ; elapsed = 00:00:39 . Memory (MB): peak = 2200.309 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1e246d81b

Time (s): cpu = 00:00:52 ; elapsed = 00:00:39 . Memory (MB): peak = 2200.309 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1e246d81b

Time (s): cpu = 00:00:52 ; elapsed = 00:00:39 . Memory (MB): peak = 2200.309 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2200.309 ; gain = 0.000

Time (s): cpu = 00:00:52 ; elapsed = 00:00:39 . Memory (MB): peak = 2200.309 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 16183e47e

Time (s): cpu = 00:00:52 ; elapsed = 00:00:39 . Memory (MB): peak = 2200.309 ; gain = 0.000
Ending Placer Task | Checksum: 8c78673a

Time (s): cpu = 00:00:52 ; elapsed = 00:00:39 . Memory (MB): peak = 2200.309 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
149 Infos, 148 Warnings, 44 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:40 . Memory (MB): peak = 2200.309 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2200.309 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.runs/impl_1/Differental_Phasemeter_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Differental_Phasemeter_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 2200.309 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Differental_Phasemeter_wrapper_utilization_placed.rpt -pb Differental_Phasemeter_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Differental_Phasemeter_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 2200.309 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2200.309 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 3.00s |  WALL: 1.84s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2200.309 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.324 | TNS=-3.149 |
Phase 1 Physical Synthesis Initialization | Checksum: 194d771fa

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2200.309 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.324 | TNS=-3.149 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 194d771fa

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2200.309 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.324 | TNS=-3.149 |
INFO: [Physopt 32-702] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__1_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[27]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[23]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[19]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[15]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[11]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[7]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[3]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-735] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[3]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.258 | TNS=-2.711 |
INFO: [Physopt 32-702] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__1_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[27]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[23]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[19]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[15]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[11]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[7]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[3]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-735] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline[3]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.233 | TNS=-2.288 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-735] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[3]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.207 | TNS=-2.184 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[7]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.206 | TNS=-2.152 |
INFO: [Physopt 32-702] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline[3]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[31]_i_1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__2_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net adc_clk_p_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline[3]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[31]_i_1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__2_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net adc_clk_p_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.206 | TNS=-2.152 |
Phase 3 Critical Path Optimization | Checksum: 194d771fa

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2200.309 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.206 | TNS=-2.152 |
INFO: [Physopt 32-702] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__1_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[27]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[23]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[19]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[15]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[11]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[7]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[3]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline[3]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[31]_i_1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__2_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net adc_clk_p_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline[3]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[31]_i_1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__2_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net adc_clk_p_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.206 | TNS=-2.152 |
Phase 4 Critical Path Optimization | Checksum: 194d771fa

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2200.309 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2200.309 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.206 | TNS=-2.152 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.118  |          0.996  |            0  |              0  |                     4  |           0  |           2  |  00:00:00  |
|  Total          |          0.118  |          0.996  |            0  |              0  |                     4  |           0  |           3  |  00:00:00  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2200.309 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 117765e0c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2200.309 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
228 Infos, 148 Warnings, 44 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2200.309 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.runs/impl_1/Differental_Phasemeter_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: bc09ea9b ConstDB: 0 ShapeSum: d0dd9ad RouteDB: 0
Post Restoration Checksum: NetGraph: 47b55b46 NumContArr: e6682e04 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 12e1d894a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2200.309 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 12e1d894a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2200.309 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 12e1d894a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2200.309 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: fe679e4c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2209.797 ; gain = 9.488
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.343 | TNS=-5.318 | WHS=-0.941 | THS=-371.482|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 1d7561d8f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 2326.277 ; gain = 125.969
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.343 | TNS=-1.909 | WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 149e63e87

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 2326.277 ; gain = 125.969

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0340653 %
  Global Horizontal Routing Utilization  = 0.00574449 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 12442
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 12410
  Number of Partially Routed Nets     = 32
  Number of Node Overlaps             = 27

Phase 2 Router Initialization | Checksum: 176034767

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 2326.277 ; gain = 125.969

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 176034767

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 2326.277 ; gain = 125.969
Phase 3 Initial Routing | Checksum: 2485a9a1e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2326.277 ; gain = 125.969
INFO: [Route 35-580] Design has 42 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+========================================================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                                                    |
+====================+===================+========================================================================================+
| adc_clk            | clk_fpga_0        | Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[30]/D |
| adc_clk            | clk_fpga_0        | Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[31]/D |
| adc_clk            | clk_fpga_0        | Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[28]/D |
| adc_clk            | clk_fpga_0        | Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[29]/D |
| adc_clk            | clk_fpga_0        | Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[31]/D |
+--------------------+-------------------+----------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1125
 Number of Nodes with overlaps = 261
 Number of Nodes with overlaps = 82
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.362 | TNS=-3.956 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 19afc4230

Time (s): cpu = 00:00:53 ; elapsed = 00:00:37 . Memory (MB): peak = 2419.996 ; gain = 219.688

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.362 | TNS=-3.251 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 12c537699

Time (s): cpu = 00:00:54 ; elapsed = 00:00:38 . Memory (MB): peak = 2419.996 ; gain = 219.688
Phase 4 Rip-up And Reroute | Checksum: 12c537699

Time (s): cpu = 00:00:54 ; elapsed = 00:00:38 . Memory (MB): peak = 2419.996 ; gain = 219.688

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: ef0477a2

Time (s): cpu = 00:00:55 ; elapsed = 00:00:39 . Memory (MB): peak = 2419.996 ; gain = 219.688
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.213 | TNS=-1.384 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1ae45ac0b

Time (s): cpu = 00:00:56 ; elapsed = 00:00:39 . Memory (MB): peak = 2419.996 ; gain = 219.688

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1ae45ac0b

Time (s): cpu = 00:00:56 ; elapsed = 00:00:39 . Memory (MB): peak = 2419.996 ; gain = 219.688
Phase 5 Delay and Skew Optimization | Checksum: 1ae45ac0b

Time (s): cpu = 00:00:56 ; elapsed = 00:00:39 . Memory (MB): peak = 2419.996 ; gain = 219.688

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 11d4923b9

Time (s): cpu = 00:00:57 ; elapsed = 00:00:40 . Memory (MB): peak = 2419.996 ; gain = 219.688
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.213 | TNS=-1.376 | WHS=0.015  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1597b3fe2

Time (s): cpu = 00:00:57 ; elapsed = 00:00:40 . Memory (MB): peak = 2419.996 ; gain = 219.688
Phase 6 Post Hold Fix | Checksum: 1597b3fe2

Time (s): cpu = 00:00:57 ; elapsed = 00:00:40 . Memory (MB): peak = 2419.996 ; gain = 219.688

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.91695 %
  Global Horizontal Routing Utilization  = 7.46415 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 47.7477%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 57.6577%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 58.8235%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 52.9412%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 167462239

Time (s): cpu = 00:00:57 ; elapsed = 00:00:40 . Memory (MB): peak = 2419.996 ; gain = 219.688

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 167462239

Time (s): cpu = 00:00:57 ; elapsed = 00:00:40 . Memory (MB): peak = 2419.996 ; gain = 219.688

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 17e23bca6

Time (s): cpu = 00:00:58 ; elapsed = 00:00:41 . Memory (MB): peak = 2419.996 ; gain = 219.688

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.213 | TNS=-1.376 | WHS=0.015  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 17e23bca6

Time (s): cpu = 00:00:59 ; elapsed = 00:00:42 . Memory (MB): peak = 2419.996 ; gain = 219.688
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:59 ; elapsed = 00:00:42 . Memory (MB): peak = 2419.996 ; gain = 219.688

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
245 Infos, 149 Warnings, 44 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:02 ; elapsed = 00:00:43 . Memory (MB): peak = 2419.996 ; gain = 219.688
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2419.996 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.runs/impl_1/Differental_Phasemeter_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Differental_Phasemeter_wrapper_drc_routed.rpt -pb Differental_Phasemeter_wrapper_drc_routed.pb -rpx Differental_Phasemeter_wrapper_drc_routed.rpx
Command: report_drc -file Differental_Phasemeter_wrapper_drc_routed.rpt -pb Differental_Phasemeter_wrapper_drc_routed.pb -rpx Differental_Phasemeter_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.runs/impl_1/Differental_Phasemeter_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Differental_Phasemeter_wrapper_methodology_drc_routed.rpt -pb Differental_Phasemeter_wrapper_methodology_drc_routed.pb -rpx Differental_Phasemeter_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file Differental_Phasemeter_wrapper_methodology_drc_routed.rpt -pb Differental_Phasemeter_wrapper_methodology_drc_routed.pb -rpx Differental_Phasemeter_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.runs/impl_1/Differental_Phasemeter_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Differental_Phasemeter_wrapper_power_routed.rpt -pb Differental_Phasemeter_wrapper_power_summary_routed.pb -rpx Differental_Phasemeter_wrapper_power_routed.rpx
Command: report_power -file Differental_Phasemeter_wrapper_power_routed.rpt -pb Differental_Phasemeter_wrapper_power_summary_routed.pb -rpx Differental_Phasemeter_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
257 Infos, 150 Warnings, 44 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Differental_Phasemeter_wrapper_route_status.rpt -pb Differental_Phasemeter_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file Differental_Phasemeter_wrapper_timing_summary_routed.rpt -pb Differental_Phasemeter_wrapper_timing_summary_routed.pb -rpx Differental_Phasemeter_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file Differental_Phasemeter_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Differental_Phasemeter_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Differental_Phasemeter_wrapper_bus_skew_routed.rpt -pb Differental_Phasemeter_wrapper_bus_skew_routed.pb -rpx Differental_Phasemeter_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Sep 18 16:36:28 2023...
