// Seed: 3920890791
module module_0 (
    output wor id_0,
    input uwire id_1,
    output uwire id_2,
    output uwire id_3,
    output uwire id_4,
    input uwire id_5,
    output supply0 id_6,
    input tri id_7,
    input wor id_8,
    output tri id_9
);
  wire id_11;
endmodule
module module_1 (
    input uwire id_0,
    input tri1 id_1,
    input supply0 id_2,
    output tri1 id_3,
    input tri0 id_4
);
  assign id_3 = 1;
  assign id_3 = id_4;
  module_0(
      id_3, id_2, id_3, id_3, id_3, id_1, id_3, id_4, id_1, id_3
  );
endmodule
