Flow report for one_wire
Mon Apr 15 16:19:24 2024
Quartus II Version 8.1 Build 163 10/28/2008 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Flow Summary                                                                  ;
+------------------------------------+------------------------------------------+
; Flow Status                        ; Successful - Mon Apr 15 16:19:21 2024    ;
; Quartus II Version                 ; 8.1 Build 163 10/28/2008 SJ Full Version ;
; Revision Name                      ; one_wire                                 ;
; Top-level Entity Name              ; one_wire                                 ;
; Family                             ; Cyclone III                              ;
; Device                             ; EP3C5E144I7                              ;
; Timing Models                      ; Final                                    ;
; Met timing requirements            ; N/A                                      ;
; Total logic elements               ; 1,624 / 5,136 ( 32 % )                   ;
;     Total combinational functions  ; 778 / 5,136 ( 15 % )                     ;
;     Dedicated logic registers      ; 1,323 / 5,136 ( 26 % )                   ;
; Total registers                    ; 1323                                     ;
; Total pins                         ; 42 / 95 ( 44 % )                         ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 303,104 / 423,936 ( 71 % )               ;
; Embedded Multiplier 9-bit elements ; 0 / 46 ( 0 % )                           ;
; Total PLLs                         ; 0 / 2 ( 0 % )                            ;
+------------------------------------+------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 04/15/2024 16:19:10 ;
; Main task         ; Compilation         ;
; Revision Name     ; one_wire            ;
+-------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+------------------+
; Assignment Name                     ; Value                                                                                                                                                                                                                                                                       ; Default Value ; Entity Name ; Section Id       ;
+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+------------------+
; COMPILER_SIGNATURE_ID               ; 88974379904721.171318715028664                                                                                                                                                                                                                                              ; --            ; --          ; --               ;
; ENABLE_SIGNALTAP                    ; On                                                                                                                                                                                                                                                                          ; --            ; --          ; --               ;
; MAX_CORE_JUNCTION_TEMP              ; 100                                                                                                                                                                                                                                                                         ; --            ; --          ; --               ;
; MIN_CORE_JUNCTION_TEMP              ; -40                                                                                                                                                                                                                                                                         ; --            ; --          ; --               ;
; MISC_FILE                           ; C:/Users/KDD/Desktop/FPGA 1 Wire/FPGA_WIRE_SEC/one_wire.dpf                                                                                                                                                                                                                 ; --            ; --          ; --               ;
; NOMINAL_CORE_SUPPLY_VOLTAGE         ; 1.2V                                                                                                                                                                                                                                                                        ; --            ; --          ; --               ;
; PARTITION_COLOR                     ; 16764057                                                                                                                                                                                                                                                                    ; --            ; --          ; Top              ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; PLACEMENT_AND_ROUTING                                                                                                                                                                                                                                                       ; --            ; --          ; Top              ;
; PARTITION_NETLIST_TYPE              ; SOURCE                                                                                                                                                                                                                                                                      ; --            ; --          ; Top              ;
; SLD_NODE_CREATOR_ID                 ; 110                                                                                                                                                                                                                                                                         ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_ENTITY_NAME                ; sld_signaltap                                                                                                                                                                                                                                                               ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_NODE_INFO=805334528                                                                                                                                                                                                                                                     ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_POWER_UP_TRIGGER=0                                                                                                                                                                                                                                                      ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_STORAGE_QUALIFIER_INVERSION_MASK_LENGTH=0                                                                                                                                                                                                                               ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_ATTRIBUTE_MEM_MODE=OFF                                                                                                                                                                                                                                                  ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_STATE_FLOW_USE_GENERATED=0                                                                                                                                                                                                                                              ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_STATE_BITS=11                                                                                                                                                                                                                                                           ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_BUFFER_FULL_STOP=1                                                                                                                                                                                                                                                      ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_CURRENT_RESOURCE_WIDTH=1                                                                                                                                                                                                                                                ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_LEVEL=1                                                                                                                                                                                                                                                         ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_ADVANCED_TRIGGER_ENTITY=basic,1,                                                                                                                                                                                                                                        ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_LEVEL_PIPELINE=1                                                                                                                                                                                                                                                ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_ENABLE_ADVANCED_TRIGGER=0                                                                                                                                                                                                                                               ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_IN_ENABLED=1                                                                                                                                                                                                                                                    ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_SEGMENT_SIZE=4096                                                                                                                                                                                                                                                       ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_SAMPLE_DEPTH=4096                                                                                                                                                                                                                                                       ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_DATA_BITS=74                                                                                                                                                                                                                                                            ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_BITS=74                                                                                                                                                                                                                                                         ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_INVERSION_MASK=00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_INVERSION_MASK_LENGTH=248                                                                                                                                                                                                                                               ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_NODE_CRC_HIWORD=42210                                                                                                                                                                                                                                                   ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_NODE_CRC_LOWORD=3736                                                                                                                                                                                                                                                    ; --            ; --          ; auto_signaltap_0 ;
; USE_GENERATED_PHYSICAL_CONSTRAINTS  ; Off                                                                                                                                                                                                                                                                         ; --            ; --          ; eda_blast_fpga   ;
; USE_SIGNALTAP_FILE                  ; stp1.stp                                                                                                                                                                                                                                                                    ; --            ; --          ; --               ;
+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:05     ; 1.0                     ; 268 MB              ; 00:00:03                           ;
; Fitter                    ; 00:00:05     ; 1.0                     ; 364 MB              ; 00:00:03                           ;
; Assembler                 ; 00:00:00     ; 1.0                     ; 233 MB              ; 00:00:00                           ;
; TimeQuest Timing Analyzer ; 00:00:02     ; 1.0                     ; 277 MB              ; 00:00:00                           ;
; Total                     ; 00:00:12     ; --                      ; --                  ; 00:00:06                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+--------------------------------------------------------------------------------------------+
; Flow OS Summary                                                                            ;
+---------------------------+------------------+---------------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name       ; OS Version ; Processor type ;
+---------------------------+------------------+---------------+------------+----------------+
; Analysis & Synthesis      ; BoroDA           ; Windows Vista ; 6.2        ; x86_64         ;
; Fitter                    ; BoroDA           ; Windows Vista ; 6.2        ; x86_64         ;
; Assembler                 ; BoroDA           ; Windows Vista ; 6.2        ; x86_64         ;
; TimeQuest Timing Analyzer ; BoroDA           ; Windows Vista ; 6.2        ; x86_64         ;
+---------------------------+------------------+---------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off one_wire -c one_wire
quartus_fit --read_settings_files=off --write_settings_files=off one_wire -c one_wire
quartus_asm --read_settings_files=off --write_settings_files=off one_wire -c one_wire
quartus_sta one_wire -c one_wire



