ARM GAS  /tmp/ccVNwIq9.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"system_stm32f2xx.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.SystemInit,"ax",%progbits
  16              		.align	1
  17              		.global	SystemInit
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	SystemInit:
  25              	.LFB72:
  26              		.file 1 "Core/Src/system_stm32f2xx.c"
   1:Core/Src/system_stm32f2xx.c **** /**
   2:Core/Src/system_stm32f2xx.c ****   ******************************************************************************
   3:Core/Src/system_stm32f2xx.c ****   * @file    system_stm32f2xx.c
   4:Core/Src/system_stm32f2xx.c ****   * @author  MCD Application Team
   5:Core/Src/system_stm32f2xx.c ****   * @brief   CMSIS Cortex-M3 Device Peripheral Access Layer System Source File.
   6:Core/Src/system_stm32f2xx.c ****   *             
   7:Core/Src/system_stm32f2xx.c ****   *   This file provides two functions and one global variable to be called from 
   8:Core/Src/system_stm32f2xx.c ****   *   user application:
   9:Core/Src/system_stm32f2xx.c ****   *      - SystemInit(): This function is called at startup just after reset and 
  10:Core/Src/system_stm32f2xx.c ****   *                      before branch to main program. This call is made inside
  11:Core/Src/system_stm32f2xx.c ****   *                      the "startup_stm32f2xx.s" file.
  12:Core/Src/system_stm32f2xx.c ****   *
  13:Core/Src/system_stm32f2xx.c ****   *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
  14:Core/Src/system_stm32f2xx.c ****   *                                  by the user application to setup the SysTick 
  15:Core/Src/system_stm32f2xx.c ****   *                                  timer or configure other parameters.
  16:Core/Src/system_stm32f2xx.c ****   *                                     
  17:Core/Src/system_stm32f2xx.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  18:Core/Src/system_stm32f2xx.c ****   *                                 be called whenever the core clock is changed
  19:Core/Src/system_stm32f2xx.c ****   *                                 during program execution.
  20:Core/Src/system_stm32f2xx.c ****   *
  21:Core/Src/system_stm32f2xx.c ****   ******************************************************************************
  22:Core/Src/system_stm32f2xx.c ****   * @attention
  23:Core/Src/system_stm32f2xx.c ****   *
  24:Core/Src/system_stm32f2xx.c ****   * Copyright (c) 2017-2021 STMicroelectronics.
  25:Core/Src/system_stm32f2xx.c ****   * All rights reserved.
  26:Core/Src/system_stm32f2xx.c ****   *
  27:Core/Src/system_stm32f2xx.c ****   * This software is licensed under terms that can be found in the LICENSE file
  28:Core/Src/system_stm32f2xx.c ****   * in the root directory of this software component.
  29:Core/Src/system_stm32f2xx.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  30:Core/Src/system_stm32f2xx.c ****   *
  31:Core/Src/system_stm32f2xx.c ****   ******************************************************************************
  32:Core/Src/system_stm32f2xx.c ****   */
ARM GAS  /tmp/ccVNwIq9.s 			page 2


  33:Core/Src/system_stm32f2xx.c **** 
  34:Core/Src/system_stm32f2xx.c **** /** @addtogroup CMSIS
  35:Core/Src/system_stm32f2xx.c ****   * @{
  36:Core/Src/system_stm32f2xx.c ****   */
  37:Core/Src/system_stm32f2xx.c **** 
  38:Core/Src/system_stm32f2xx.c **** /** @addtogroup stm32f2xx_system
  39:Core/Src/system_stm32f2xx.c ****   * @{
  40:Core/Src/system_stm32f2xx.c ****   */  
  41:Core/Src/system_stm32f2xx.c ****   
  42:Core/Src/system_stm32f2xx.c **** /** @addtogroup STM32F2xx_System_Private_Includes
  43:Core/Src/system_stm32f2xx.c ****   * @{
  44:Core/Src/system_stm32f2xx.c ****   */
  45:Core/Src/system_stm32f2xx.c **** 
  46:Core/Src/system_stm32f2xx.c **** #include "stm32f2xx.h"
  47:Core/Src/system_stm32f2xx.c **** 
  48:Core/Src/system_stm32f2xx.c **** #if !defined  (HSE_VALUE) 
  49:Core/Src/system_stm32f2xx.c ****   #define HSE_VALUE    ((uint32_t)25000000) /*!< Default value of the External oscillator in Hz */
  50:Core/Src/system_stm32f2xx.c **** #endif /* HSE_VALUE */
  51:Core/Src/system_stm32f2xx.c **** 
  52:Core/Src/system_stm32f2xx.c **** #if !defined  (HSI_VALUE)
  53:Core/Src/system_stm32f2xx.c ****   #define HSI_VALUE    ((uint32_t)16000000) /*!< Value of the Internal oscillator in Hz*/
  54:Core/Src/system_stm32f2xx.c **** #endif /* HSI_VALUE */
  55:Core/Src/system_stm32f2xx.c **** 
  56:Core/Src/system_stm32f2xx.c **** /**
  57:Core/Src/system_stm32f2xx.c ****   * @}
  58:Core/Src/system_stm32f2xx.c ****   */
  59:Core/Src/system_stm32f2xx.c **** 
  60:Core/Src/system_stm32f2xx.c **** /** @addtogroup STM32F2xx_System_Private_TypesDefinitions
  61:Core/Src/system_stm32f2xx.c ****   * @{
  62:Core/Src/system_stm32f2xx.c ****   */
  63:Core/Src/system_stm32f2xx.c **** 
  64:Core/Src/system_stm32f2xx.c **** /**
  65:Core/Src/system_stm32f2xx.c ****   * @}
  66:Core/Src/system_stm32f2xx.c ****   */
  67:Core/Src/system_stm32f2xx.c **** 
  68:Core/Src/system_stm32f2xx.c **** /** @addtogroup STM32F2xx_System_Private_Defines
  69:Core/Src/system_stm32f2xx.c ****   * @{
  70:Core/Src/system_stm32f2xx.c ****   */
  71:Core/Src/system_stm32f2xx.c **** /************************* Miscellaneous Configuration ************************/
  72:Core/Src/system_stm32f2xx.c **** /*!< Uncomment the following line if you need to use external SRAM mounted
  73:Core/Src/system_stm32f2xx.c ****      on STM322xG_EVAL board as data memory  */
  74:Core/Src/system_stm32f2xx.c **** /* #define DATA_IN_ExtSRAM */
  75:Core/Src/system_stm32f2xx.c **** 
  76:Core/Src/system_stm32f2xx.c **** /* Note: Following vector table addresses must be defined in line with linker
  77:Core/Src/system_stm32f2xx.c ****          configuration. */
  78:Core/Src/system_stm32f2xx.c **** /*!< Uncomment the following line if you need to relocate the vector table
  79:Core/Src/system_stm32f2xx.c ****      anywhere in Flash or Sram, else the vector table is kept at the automatic
  80:Core/Src/system_stm32f2xx.c ****      remap of boot address selected */
  81:Core/Src/system_stm32f2xx.c **** /* #define USER_VECT_TAB_ADDRESS */
  82:Core/Src/system_stm32f2xx.c **** 
  83:Core/Src/system_stm32f2xx.c **** #if defined(USER_VECT_TAB_ADDRESS)
  84:Core/Src/system_stm32f2xx.c **** /*!< Uncomment the following line if you need to relocate your vector Table
  85:Core/Src/system_stm32f2xx.c ****      in Sram else user remap will be done in Flash. */
  86:Core/Src/system_stm32f2xx.c **** /* #define VECT_TAB_SRAM */
  87:Core/Src/system_stm32f2xx.c **** #if defined(VECT_TAB_SRAM)
  88:Core/Src/system_stm32f2xx.c **** #define VECT_TAB_BASE_ADDRESS   SRAM_BASE       /*!< Vector Table base address field.
  89:Core/Src/system_stm32f2xx.c ****                                                      This value must be a multiple of 0x200. */
ARM GAS  /tmp/ccVNwIq9.s 			page 3


  90:Core/Src/system_stm32f2xx.c **** #define VECT_TAB_OFFSET         0x00000000U     /*!< Vector Table base offset field.
  91:Core/Src/system_stm32f2xx.c ****                                                      This value must be a multiple of 0x200. */
  92:Core/Src/system_stm32f2xx.c **** #else
  93:Core/Src/system_stm32f2xx.c **** #define VECT_TAB_BASE_ADDRESS   FLASH_BASE      /*!< Vector Table base address field.
  94:Core/Src/system_stm32f2xx.c ****                                                      This value must be a multiple of 0x200. */
  95:Core/Src/system_stm32f2xx.c **** #define VECT_TAB_OFFSET         0x00000000U     /*!< Vector Table base offset field.
  96:Core/Src/system_stm32f2xx.c ****                                                      This value must be a multiple of 0x200. */
  97:Core/Src/system_stm32f2xx.c **** #endif /* VECT_TAB_SRAM */
  98:Core/Src/system_stm32f2xx.c **** #endif /* USER_VECT_TAB_ADDRESS */
  99:Core/Src/system_stm32f2xx.c **** 
 100:Core/Src/system_stm32f2xx.c **** /******************************************************************************/
 101:Core/Src/system_stm32f2xx.c **** 
 102:Core/Src/system_stm32f2xx.c **** /**
 103:Core/Src/system_stm32f2xx.c ****   * @}
 104:Core/Src/system_stm32f2xx.c ****   */
 105:Core/Src/system_stm32f2xx.c **** 
 106:Core/Src/system_stm32f2xx.c **** /** @addtogroup STM32F2xx_System_Private_Macros
 107:Core/Src/system_stm32f2xx.c ****   * @{
 108:Core/Src/system_stm32f2xx.c ****   */
 109:Core/Src/system_stm32f2xx.c **** 
 110:Core/Src/system_stm32f2xx.c **** /**
 111:Core/Src/system_stm32f2xx.c ****   * @}
 112:Core/Src/system_stm32f2xx.c ****   */
 113:Core/Src/system_stm32f2xx.c **** 
 114:Core/Src/system_stm32f2xx.c **** /** @addtogroup STM32F2xx_System_Private_Variables
 115:Core/Src/system_stm32f2xx.c ****   * @{
 116:Core/Src/system_stm32f2xx.c ****   */
 117:Core/Src/system_stm32f2xx.c ****   
 118:Core/Src/system_stm32f2xx.c ****   /* This variable can be updated in Three ways :
 119:Core/Src/system_stm32f2xx.c ****       1) by calling CMSIS function SystemCoreClockUpdate()
 120:Core/Src/system_stm32f2xx.c ****       2) by calling HAL API function HAL_RCC_GetHCLKFreq()
 121:Core/Src/system_stm32f2xx.c ****       3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency 
 122:Core/Src/system_stm32f2xx.c ****          Note: If you use this function to configure the system clock; then there
 123:Core/Src/system_stm32f2xx.c ****                is no need to call the 2 first functions listed above, since SystemCoreClock
 124:Core/Src/system_stm32f2xx.c ****                variable is updated automatically.
 125:Core/Src/system_stm32f2xx.c ****   */
 126:Core/Src/system_stm32f2xx.c ****   uint32_t SystemCoreClock = 16000000;
 127:Core/Src/system_stm32f2xx.c ****   const uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
 128:Core/Src/system_stm32f2xx.c ****   const uint8_t APBPrescTable[8]  = {0, 0, 0, 0, 1, 2, 3, 4};
 129:Core/Src/system_stm32f2xx.c **** /**
 130:Core/Src/system_stm32f2xx.c ****   * @}
 131:Core/Src/system_stm32f2xx.c ****   */
 132:Core/Src/system_stm32f2xx.c **** 
 133:Core/Src/system_stm32f2xx.c **** /** @addtogroup STM32F2xx_System_Private_FunctionPrototypes
 134:Core/Src/system_stm32f2xx.c ****   * @{
 135:Core/Src/system_stm32f2xx.c ****   */
 136:Core/Src/system_stm32f2xx.c **** 
 137:Core/Src/system_stm32f2xx.c **** #ifdef DATA_IN_ExtSRAM
 138:Core/Src/system_stm32f2xx.c ****   static void SystemInit_ExtMemCtl(void); 
 139:Core/Src/system_stm32f2xx.c **** #endif /* DATA_IN_ExtSRAM */
 140:Core/Src/system_stm32f2xx.c **** 
 141:Core/Src/system_stm32f2xx.c **** /**
 142:Core/Src/system_stm32f2xx.c ****   * @}
 143:Core/Src/system_stm32f2xx.c ****   */
 144:Core/Src/system_stm32f2xx.c **** 
 145:Core/Src/system_stm32f2xx.c **** /** @addtogroup STM32F2xx_System_Private_Functions
 146:Core/Src/system_stm32f2xx.c ****   * @{
ARM GAS  /tmp/ccVNwIq9.s 			page 4


 147:Core/Src/system_stm32f2xx.c ****   */
 148:Core/Src/system_stm32f2xx.c **** 
 149:Core/Src/system_stm32f2xx.c **** /**
 150:Core/Src/system_stm32f2xx.c ****   * @brief  Setup the microcontroller system
 151:Core/Src/system_stm32f2xx.c ****   *         Initialize the Embedded Flash Interface, the PLL and update the 
 152:Core/Src/system_stm32f2xx.c ****   *         SystemFrequency variable.
 153:Core/Src/system_stm32f2xx.c ****   * @param  None
 154:Core/Src/system_stm32f2xx.c ****   * @retval None
 155:Core/Src/system_stm32f2xx.c ****   */
 156:Core/Src/system_stm32f2xx.c **** void SystemInit(void)
 157:Core/Src/system_stm32f2xx.c **** {
  27              		.loc 1 157 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
 158:Core/Src/system_stm32f2xx.c **** #ifdef DATA_IN_ExtSRAM
 159:Core/Src/system_stm32f2xx.c ****   SystemInit_ExtMemCtl(); 
 160:Core/Src/system_stm32f2xx.c **** #endif /* DATA_IN_ExtSRAM */
 161:Core/Src/system_stm32f2xx.c **** 
 162:Core/Src/system_stm32f2xx.c ****   /* Configure the Vector Table location -------------------------------------*/
 163:Core/Src/system_stm32f2xx.c **** #if defined(USER_VECT_TAB_ADDRESS)
 164:Core/Src/system_stm32f2xx.c ****   SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM 
 165:Core/Src/system_stm32f2xx.c **** #endif /* USER_VECT_TAB_ADDRESS */
 166:Core/Src/system_stm32f2xx.c **** }
  32              		.loc 1 166 1 view .LVU1
  33 0000 7047     		bx	lr
  34              		.cfi_endproc
  35              	.LFE72:
  37              		.section	.text.SystemCoreClockUpdate,"ax",%progbits
  38              		.align	1
  39              		.global	SystemCoreClockUpdate
  40              		.syntax unified
  41              		.thumb
  42              		.thumb_func
  43              		.fpu softvfp
  45              	SystemCoreClockUpdate:
  46              	.LFB73:
 167:Core/Src/system_stm32f2xx.c **** 
 168:Core/Src/system_stm32f2xx.c **** /**
 169:Core/Src/system_stm32f2xx.c ****   * @brief  Update SystemCoreClock variable according to Clock Register Values.
 170:Core/Src/system_stm32f2xx.c ****   *         The SystemCoreClock variable contains the core clock (HCLK), it can
 171:Core/Src/system_stm32f2xx.c ****   *         be used by the user application to setup the SysTick timer or configure
 172:Core/Src/system_stm32f2xx.c ****   *         other parameters.
 173:Core/Src/system_stm32f2xx.c ****   *           
 174:Core/Src/system_stm32f2xx.c ****   * @note   Each time the core clock (HCLK) changes, this function must be called
 175:Core/Src/system_stm32f2xx.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 176:Core/Src/system_stm32f2xx.c ****   *         based on this variable will be incorrect.         
 177:Core/Src/system_stm32f2xx.c ****   *     
 178:Core/Src/system_stm32f2xx.c ****   * @note   - The system frequency computed by this function is not the real 
 179:Core/Src/system_stm32f2xx.c ****   *           frequency in the chip. It is calculated based on the predefined 
 180:Core/Src/system_stm32f2xx.c ****   *           constant and the selected clock source:
 181:Core/Src/system_stm32f2xx.c ****   *             
 182:Core/Src/system_stm32f2xx.c ****   *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(*)
 183:Core/Src/system_stm32f2xx.c ****   *                                              
 184:Core/Src/system_stm32f2xx.c ****   *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(**)
 185:Core/Src/system_stm32f2xx.c ****   *                          
ARM GAS  /tmp/ccVNwIq9.s 			page 5


 186:Core/Src/system_stm32f2xx.c ****   *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(**) 
 187:Core/Src/system_stm32f2xx.c ****   *             or HSI_VALUE(*) multiplied/divided by the PLL factors.
 188:Core/Src/system_stm32f2xx.c ****   *         
 189:Core/Src/system_stm32f2xx.c ****   *         (*) HSI_VALUE is a constant defined in stm32f2xx_hal_conf.h file (default value
 190:Core/Src/system_stm32f2xx.c ****   *             16 MHz) but the real value may vary depending on the variations
 191:Core/Src/system_stm32f2xx.c ****   *             in voltage and temperature.   
 192:Core/Src/system_stm32f2xx.c ****   *    
 193:Core/Src/system_stm32f2xx.c ****   *         (**) HSE_VALUE is a constant defined in stm32f2xx_hal_conf.h file (its value
 194:Core/Src/system_stm32f2xx.c ****   *              depends on the application requirements), user has to ensure that HSE_VALUE
 195:Core/Src/system_stm32f2xx.c ****   *              is same as the real frequency of the crystal used. Otherwise, this function
 196:Core/Src/system_stm32f2xx.c ****   *              may have wrong result.
 197:Core/Src/system_stm32f2xx.c ****   *                
 198:Core/Src/system_stm32f2xx.c ****   *         - The result of this function could be not correct when using fractional
 199:Core/Src/system_stm32f2xx.c ****   *           value for HSE crystal.
 200:Core/Src/system_stm32f2xx.c ****   *     
 201:Core/Src/system_stm32f2xx.c ****   * @param  None
 202:Core/Src/system_stm32f2xx.c ****   * @retval None
 203:Core/Src/system_stm32f2xx.c ****   */
 204:Core/Src/system_stm32f2xx.c **** void SystemCoreClockUpdate(void)
 205:Core/Src/system_stm32f2xx.c **** {
  47              		.loc 1 205 1 view -0
  48              		.cfi_startproc
  49              		@ args = 0, pretend = 0, frame = 0
  50              		@ frame_needed = 0, uses_anonymous_args = 0
  51              		@ link register save eliminated.
 206:Core/Src/system_stm32f2xx.c ****   uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
  52              		.loc 1 206 3 view .LVU3
  53              	.LVL0:
 207:Core/Src/system_stm32f2xx.c ****   
 208:Core/Src/system_stm32f2xx.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 209:Core/Src/system_stm32f2xx.c ****   tmp = RCC->CFGR & RCC_CFGR_SWS;
  54              		.loc 1 209 3 view .LVU4
  55              		.loc 1 209 12 is_stmt 0 view .LVU5
  56 0000 224B     		ldr	r3, .L10
  57 0002 9B68     		ldr	r3, [r3, #8]
  58              		.loc 1 209 7 view .LVU6
  59 0004 03F00C03 		and	r3, r3, #12
  60              	.LVL1:
 210:Core/Src/system_stm32f2xx.c **** 
 211:Core/Src/system_stm32f2xx.c ****   switch (tmp)
  61              		.loc 1 211 3 is_stmt 1 view .LVU7
  62 0008 042B     		cmp	r3, #4
  63 000a 14D0     		beq	.L3
  64 000c 082B     		cmp	r3, #8
  65 000e 16D0     		beq	.L4
  66 0010 1BB1     		cbz	r3, .L9
 212:Core/Src/system_stm32f2xx.c ****   {
 213:Core/Src/system_stm32f2xx.c ****     case 0x00:  /* HSI used as system clock source */
 214:Core/Src/system_stm32f2xx.c ****       SystemCoreClock = HSI_VALUE;
 215:Core/Src/system_stm32f2xx.c ****       break;
 216:Core/Src/system_stm32f2xx.c ****     case 0x04:  /* HSE used as system clock source */
 217:Core/Src/system_stm32f2xx.c ****       SystemCoreClock = HSE_VALUE;
 218:Core/Src/system_stm32f2xx.c ****       break;
 219:Core/Src/system_stm32f2xx.c ****     case 0x08:  /* PLL used as system clock source */
 220:Core/Src/system_stm32f2xx.c **** 
 221:Core/Src/system_stm32f2xx.c ****       /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
 222:Core/Src/system_stm32f2xx.c ****          SYSCLK = PLL_VCO / PLL_P
ARM GAS  /tmp/ccVNwIq9.s 			page 6


 223:Core/Src/system_stm32f2xx.c ****          */    
 224:Core/Src/system_stm32f2xx.c ****       pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 225:Core/Src/system_stm32f2xx.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 226:Core/Src/system_stm32f2xx.c ****       
 227:Core/Src/system_stm32f2xx.c ****       if (pllsource != 0)
 228:Core/Src/system_stm32f2xx.c ****       {
 229:Core/Src/system_stm32f2xx.c ****         /* HSE used as PLL clock source */
 230:Core/Src/system_stm32f2xx.c ****         pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 231:Core/Src/system_stm32f2xx.c ****       }
 232:Core/Src/system_stm32f2xx.c ****       else
 233:Core/Src/system_stm32f2xx.c ****       {
 234:Core/Src/system_stm32f2xx.c ****         /* HSI used as PLL clock source */
 235:Core/Src/system_stm32f2xx.c ****         pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 236:Core/Src/system_stm32f2xx.c ****       }
 237:Core/Src/system_stm32f2xx.c **** 
 238:Core/Src/system_stm32f2xx.c ****       pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 239:Core/Src/system_stm32f2xx.c ****       SystemCoreClock = pllvco/pllp;
 240:Core/Src/system_stm32f2xx.c ****       break;
 241:Core/Src/system_stm32f2xx.c ****     default:
 242:Core/Src/system_stm32f2xx.c ****       SystemCoreClock = HSI_VALUE;
  67              		.loc 1 242 7 view .LVU8
  68              		.loc 1 242 23 is_stmt 0 view .LVU9
  69 0012 1F4B     		ldr	r3, .L10+4
  70              	.LVL2:
  71              		.loc 1 242 23 view .LVU10
  72 0014 1F4A     		ldr	r2, .L10+8
  73 0016 1A60     		str	r2, [r3]
 243:Core/Src/system_stm32f2xx.c ****       break;
  74              		.loc 1 243 7 is_stmt 1 view .LVU11
  75 0018 02E0     		b	.L6
  76              	.LVL3:
  77              	.L9:
 214:Core/Src/system_stm32f2xx.c ****       break;
  78              		.loc 1 214 7 view .LVU12
 214:Core/Src/system_stm32f2xx.c ****       break;
  79              		.loc 1 214 23 is_stmt 0 view .LVU13
  80 001a 1D4B     		ldr	r3, .L10+4
  81              	.LVL4:
 214:Core/Src/system_stm32f2xx.c ****       break;
  82              		.loc 1 214 23 view .LVU14
  83 001c 1D4A     		ldr	r2, .L10+8
  84 001e 1A60     		str	r2, [r3]
 215:Core/Src/system_stm32f2xx.c ****     case 0x04:  /* HSE used as system clock source */
  85              		.loc 1 215 7 is_stmt 1 view .LVU15
  86              	.LVL5:
  87              	.L6:
 244:Core/Src/system_stm32f2xx.c ****   }
 245:Core/Src/system_stm32f2xx.c ****   /* Compute HCLK frequency --------------------------------------------------*/
 246:Core/Src/system_stm32f2xx.c ****   /* Get HCLK prescaler */
 247:Core/Src/system_stm32f2xx.c ****   tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
  88              		.loc 1 247 3 view .LVU16
  89              		.loc 1 247 28 is_stmt 0 view .LVU17
  90 0020 1A4B     		ldr	r3, .L10
  91 0022 9B68     		ldr	r3, [r3, #8]
  92              		.loc 1 247 52 view .LVU18
  93 0024 C3F30313 		ubfx	r3, r3, #4, #4
  94              		.loc 1 247 22 view .LVU19
ARM GAS  /tmp/ccVNwIq9.s 			page 7


  95 0028 1B4A     		ldr	r2, .L10+12
  96 002a D15C     		ldrb	r1, [r2, r3]	@ zero_extendqisi2
  97              	.LVL6:
 248:Core/Src/system_stm32f2xx.c ****   /* HCLK frequency */
 249:Core/Src/system_stm32f2xx.c ****   SystemCoreClock >>= tmp;
  98              		.loc 1 249 3 is_stmt 1 view .LVU20
  99              		.loc 1 249 19 is_stmt 0 view .LVU21
 100 002c 184A     		ldr	r2, .L10+4
 101 002e 1368     		ldr	r3, [r2]
 102 0030 CB40     		lsrs	r3, r3, r1
 103 0032 1360     		str	r3, [r2]
 250:Core/Src/system_stm32f2xx.c **** }
 104              		.loc 1 250 1 view .LVU22
 105 0034 7047     		bx	lr
 106              	.LVL7:
 107              	.L3:
 217:Core/Src/system_stm32f2xx.c ****       break;
 108              		.loc 1 217 7 is_stmt 1 view .LVU23
 217:Core/Src/system_stm32f2xx.c ****       break;
 109              		.loc 1 217 23 is_stmt 0 view .LVU24
 110 0036 164B     		ldr	r3, .L10+4
 111              	.LVL8:
 217:Core/Src/system_stm32f2xx.c ****       break;
 112              		.loc 1 217 23 view .LVU25
 113 0038 184A     		ldr	r2, .L10+16
 114 003a 1A60     		str	r2, [r3]
 218:Core/Src/system_stm32f2xx.c ****     case 0x08:  /* PLL used as system clock source */
 115              		.loc 1 218 7 is_stmt 1 view .LVU26
 116 003c F0E7     		b	.L6
 117              	.LVL9:
 118              	.L4:
 224:Core/Src/system_stm32f2xx.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 119              		.loc 1 224 7 view .LVU27
 224:Core/Src/system_stm32f2xx.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 120              		.loc 1 224 23 is_stmt 0 view .LVU28
 121 003e 134B     		ldr	r3, .L10
 122              	.LVL10:
 224:Core/Src/system_stm32f2xx.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 123              		.loc 1 224 23 view .LVU29
 124 0040 5A68     		ldr	r2, [r3, #4]
 125              	.LVL11:
 225:Core/Src/system_stm32f2xx.c ****       
 126              		.loc 1 225 7 is_stmt 1 view .LVU30
 225:Core/Src/system_stm32f2xx.c ****       
 127              		.loc 1 225 17 is_stmt 0 view .LVU31
 128 0042 5B68     		ldr	r3, [r3, #4]
 225:Core/Src/system_stm32f2xx.c ****       
 129              		.loc 1 225 12 view .LVU32
 130 0044 03F03F03 		and	r3, r3, #63
 131              	.LVL12:
 227:Core/Src/system_stm32f2xx.c ****       {
 132              		.loc 1 227 7 is_stmt 1 view .LVU33
 227:Core/Src/system_stm32f2xx.c ****       {
 133              		.loc 1 227 10 is_stmt 0 view .LVU34
 134 0048 12F4800F 		tst	r2, #4194304
 135 004c 13D0     		beq	.L7
 230:Core/Src/system_stm32f2xx.c ****       }
ARM GAS  /tmp/ccVNwIq9.s 			page 8


 136              		.loc 1 230 9 is_stmt 1 view .LVU35
 230:Core/Src/system_stm32f2xx.c ****       }
 137              		.loc 1 230 29 is_stmt 0 view .LVU36
 138 004e 134A     		ldr	r2, .L10+16
 139              	.LVL13:
 230:Core/Src/system_stm32f2xx.c ****       }
 140              		.loc 1 230 29 view .LVU37
 141 0050 B2FBF3F2 		udiv	r2, r2, r3
 230:Core/Src/system_stm32f2xx.c ****       }
 142              		.loc 1 230 44 view .LVU38
 143 0054 0D4B     		ldr	r3, .L10
 144              	.LVL14:
 230:Core/Src/system_stm32f2xx.c ****       }
 145              		.loc 1 230 44 view .LVU39
 146 0056 5B68     		ldr	r3, [r3, #4]
 230:Core/Src/system_stm32f2xx.c ****       }
 147              		.loc 1 230 74 view .LVU40
 148 0058 C3F38813 		ubfx	r3, r3, #6, #9
 230:Core/Src/system_stm32f2xx.c ****       }
 149              		.loc 1 230 16 view .LVU41
 150 005c 03FB02F3 		mul	r3, r3, r2
 151              	.LVL15:
 152              	.L8:
 238:Core/Src/system_stm32f2xx.c ****       SystemCoreClock = pllvco/pllp;
 153              		.loc 1 238 7 is_stmt 1 view .LVU42
 238:Core/Src/system_stm32f2xx.c ****       SystemCoreClock = pllvco/pllp;
 154              		.loc 1 238 20 is_stmt 0 view .LVU43
 155 0060 0A4A     		ldr	r2, .L10
 156 0062 5268     		ldr	r2, [r2, #4]
 238:Core/Src/system_stm32f2xx.c ****       SystemCoreClock = pllvco/pllp;
 157              		.loc 1 238 50 view .LVU44
 158 0064 C2F30142 		ubfx	r2, r2, #16, #2
 238:Core/Src/system_stm32f2xx.c ****       SystemCoreClock = pllvco/pllp;
 159              		.loc 1 238 62 view .LVU45
 160 0068 0132     		adds	r2, r2, #1
 238:Core/Src/system_stm32f2xx.c ****       SystemCoreClock = pllvco/pllp;
 161              		.loc 1 238 12 view .LVU46
 162 006a 5200     		lsls	r2, r2, #1
 163              	.LVL16:
 239:Core/Src/system_stm32f2xx.c ****       break;
 164              		.loc 1 239 7 is_stmt 1 view .LVU47
 239:Core/Src/system_stm32f2xx.c ****       break;
 165              		.loc 1 239 31 is_stmt 0 view .LVU48
 166 006c B3FBF2F3 		udiv	r3, r3, r2
 167              	.LVL17:
 239:Core/Src/system_stm32f2xx.c ****       break;
 168              		.loc 1 239 23 view .LVU49
 169 0070 074A     		ldr	r2, .L10+4
 170              	.LVL18:
 239:Core/Src/system_stm32f2xx.c ****       break;
 171              		.loc 1 239 23 view .LVU50
 172 0072 1360     		str	r3, [r2]
 240:Core/Src/system_stm32f2xx.c ****     default:
 173              		.loc 1 240 7 is_stmt 1 view .LVU51
 174 0074 D4E7     		b	.L6
 175              	.LVL19:
 176              	.L7:
ARM GAS  /tmp/ccVNwIq9.s 			page 9


 235:Core/Src/system_stm32f2xx.c ****       }
 177              		.loc 1 235 9 view .LVU52
 235:Core/Src/system_stm32f2xx.c ****       }
 178              		.loc 1 235 29 is_stmt 0 view .LVU53
 179 0076 074A     		ldr	r2, .L10+8
 180              	.LVL20:
 235:Core/Src/system_stm32f2xx.c ****       }
 181              		.loc 1 235 29 view .LVU54
 182 0078 B2FBF3F2 		udiv	r2, r2, r3
 235:Core/Src/system_stm32f2xx.c ****       }
 183              		.loc 1 235 44 view .LVU55
 184 007c 034B     		ldr	r3, .L10
 185              	.LVL21:
 235:Core/Src/system_stm32f2xx.c ****       }
 186              		.loc 1 235 44 view .LVU56
 187 007e 5B68     		ldr	r3, [r3, #4]
 235:Core/Src/system_stm32f2xx.c ****       }
 188              		.loc 1 235 74 view .LVU57
 189 0080 C3F38813 		ubfx	r3, r3, #6, #9
 235:Core/Src/system_stm32f2xx.c ****       }
 190              		.loc 1 235 16 view .LVU58
 191 0084 03FB02F3 		mul	r3, r3, r2
 192              	.LVL22:
 235:Core/Src/system_stm32f2xx.c ****       }
 193              		.loc 1 235 16 view .LVU59
 194 0088 EAE7     		b	.L8
 195              	.L11:
 196 008a 00BF     		.align	2
 197              	.L10:
 198 008c 00380240 		.word	1073887232
 199 0090 00000000 		.word	.LANCHOR0
 200 0094 0024F400 		.word	16000000
 201 0098 00000000 		.word	.LANCHOR1
 202 009c 00127A00 		.word	8000000
 203              		.cfi_endproc
 204              	.LFE73:
 206              		.global	APBPrescTable
 207              		.global	AHBPrescTable
 208              		.global	SystemCoreClock
 209              		.section	.data.SystemCoreClock,"aw"
 210              		.align	2
 211              		.set	.LANCHOR0,. + 0
 214              	SystemCoreClock:
 215 0000 0024F400 		.word	16000000
 216              		.section	.rodata.AHBPrescTable,"a"
 217              		.align	2
 218              		.set	.LANCHOR1,. + 0
 221              	AHBPrescTable:
 222 0000 00       		.byte	0
 223 0001 00       		.byte	0
 224 0002 00       		.byte	0
 225 0003 00       		.byte	0
 226 0004 00       		.byte	0
 227 0005 00       		.byte	0
 228 0006 00       		.byte	0
 229 0007 00       		.byte	0
 230 0008 01       		.byte	1
ARM GAS  /tmp/ccVNwIq9.s 			page 10


 231 0009 02       		.byte	2
 232 000a 03       		.byte	3
 233 000b 04       		.byte	4
 234 000c 06       		.byte	6
 235 000d 07       		.byte	7
 236 000e 08       		.byte	8
 237 000f 09       		.byte	9
 238              		.section	.rodata.APBPrescTable,"a"
 239              		.align	2
 242              	APBPrescTable:
 243 0000 00       		.byte	0
 244 0001 00       		.byte	0
 245 0002 00       		.byte	0
 246 0003 00       		.byte	0
 247 0004 01       		.byte	1
 248 0005 02       		.byte	2
 249 0006 03       		.byte	3
 250 0007 04       		.byte	4
 251              		.text
 252              	.Letext0:
 253              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 254              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 255              		.file 4 "Drivers/CMSIS/Include/core_cm3.h"
 256              		.file 5 "Drivers/CMSIS/Device/ST/STM32F2xx/Include/system_stm32f2xx.h"
 257              		.file 6 "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f205xx.h"
 258              		.file 7 "Drivers/STM32F2xx_HAL_Driver/Inc/stm32f2xx_hal.h"
ARM GAS  /tmp/ccVNwIq9.s 			page 11


DEFINED SYMBOLS
                            *ABS*:0000000000000000 system_stm32f2xx.c
     /tmp/ccVNwIq9.s:16     .text.SystemInit:0000000000000000 $t
     /tmp/ccVNwIq9.s:24     .text.SystemInit:0000000000000000 SystemInit
     /tmp/ccVNwIq9.s:38     .text.SystemCoreClockUpdate:0000000000000000 $t
     /tmp/ccVNwIq9.s:45     .text.SystemCoreClockUpdate:0000000000000000 SystemCoreClockUpdate
     /tmp/ccVNwIq9.s:198    .text.SystemCoreClockUpdate:000000000000008c $d
     /tmp/ccVNwIq9.s:242    .rodata.APBPrescTable:0000000000000000 APBPrescTable
     /tmp/ccVNwIq9.s:221    .rodata.AHBPrescTable:0000000000000000 AHBPrescTable
     /tmp/ccVNwIq9.s:214    .data.SystemCoreClock:0000000000000000 SystemCoreClock
     /tmp/ccVNwIq9.s:210    .data.SystemCoreClock:0000000000000000 $d
     /tmp/ccVNwIq9.s:217    .rodata.AHBPrescTable:0000000000000000 $d
     /tmp/ccVNwIq9.s:239    .rodata.APBPrescTable:0000000000000000 $d

NO UNDEFINED SYMBOLS
