Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Sep 10 15:30:47 2024
| Host         : GramForGram running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file cable_delay_tester_wrapper_control_sets_placed.rpt
| Design       : cable_delay_tester_wrapper
| Device       : xck26
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   406 |
|    Minimum number of control sets                        |   406 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   218 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   406 |
| >= 0 to < 4        |    49 |
| >= 4 to < 6        |    56 |
| >= 6 to < 8        |    15 |
| >= 8 to < 10       |   145 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |    14 |
| >= 14 to < 16      |     0 |
| >= 16              |   123 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2812 |          542 |
| No           | No                    | Yes                    |             137 |           39 |
| No           | Yes                   | No                     |             777 |          219 |
| Yes          | No                    | No                     |            1637 |          372 |
| Yes          | No                    | Yes                    |             100 |           17 |
| Yes          | Yes                   | No                     |            1811 |          331 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                     Clock Signal                     |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                            | cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                               |                1 |              1 |         1.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                             | cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                               |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              1 |         1.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                            | cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                               |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                            | cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                               |                1 |              1 |         1.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                            | cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                               |                1 |              1 |         1.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                             | cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                               |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              2 |         2.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[19]_1[0]                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8[15]_i_1_n_0                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                1 |              2 |         2.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8[15]_i_1_n_0                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                               |                1 |              2 |         2.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/cmd_decode_wr_channel/state[1]_i_2_n_0                                                                                                                                                            | cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                      |                1 |              2 |         2.00 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/cmd_decode_rd_channel/state[1]_i_1_n_0                                                                                                                                                            | cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                      |                1 |              2 |         2.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                1 |              2 |         2.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                   |                1 |              2 |         2.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rst_xsdbfifo_reg10                                                                                                                                         |                1 |              2 |         2.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                   |                1 |              2 |         2.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[19]_3[0]                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/ila_rhs/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_done_state[2]_i_1_n_0                                                                                                                                                                          | cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                      |                2 |              3 |         1.50 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/rhs_spi_master_0/inst/state                                                                                                                                                                                                         | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_done_state[2]_i_1_n_0                                                                                                                                                                          | cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                      |                2 |              3 |         1.50 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/jtag_axi_0/inst/axi_bridge_u/read_axi_lite_u/state[2]_i_1_n_0                                                                                                                                                                       | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[19]_0[0]                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_18M         | cable_delay_tester_i/rhd_spi_master_0/inst/state                                                                                                                                                                                                         | cable_delay_tester_i/reset_rhd/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[19][0]                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |              3 |         1.50 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_en                                                                                                                                                      | cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/count[2]_i_1_n_0                                                                                                                             |                1 |              3 |         3.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_rden                                                                                                                                                     | cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/count0                                                                                                                                       |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                          |                1 |              4 |         4.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                          |                1 |              4 |         4.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                          |                1 |              4 |         4.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                          |                1 |              4 |         4.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                          |                1 |              4 |         4.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                          |                1 |              4 |         4.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                          |                1 |              4 |         4.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                          |                1 |              4 |         4.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                          |                2 |              4 |         2.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                   |                1 |              4 |         4.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                   |                2 |              4 |         2.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                         |                1 |              4 |         4.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                          |                2 |              4 |         2.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                          |                1 |              4 |         4.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                         |                1 |              4 |         4.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                          |                1 |              4 |         4.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                          |                2 |              4 |         2.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                          |                1 |              4 |         4.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                          |                2 |              4 |         2.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                        | cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                        | cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                         |                1 |              4 |         4.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[3]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/xsdb_drdy_i_1_n_0                                                                                                                                         | cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/count[3]_i_1__0_n_0                                                                                                                      |                1 |              4 |         4.00 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/jtag_axi_0/inst/axi_bridge_u/write_axi_lite_u/axi_wr_done_reg_1[0]                                                                                                                                                                  | cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                      |                1 |              4 |         4.00 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_18M         |                                                                                                                                                                                                                                                          | cable_delay_tester_i/reset_rhd/U0/EXT_LPF/lpf_int                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                          |                1 |              4 |         4.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                          |                2 |              4 |         2.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[5][0]                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         |                                                                                                                                                                                                                                                          | cable_delay_tester_i/reset_rhs/U0/EXT_LPF/lpf_int                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/jtag_axi_0/inst/axi_bridge_u/read_axi_lite_u/E[0]                                                                                                                                                                                   | cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                      |                1 |              4 |         4.00 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                   | cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                      |                1 |              4 |         4.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                          |                1 |              4 |         4.00 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                   | cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                      |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                2 |              4 |         2.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                          |                1 |              4 |         4.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/sts_flag_reg[6]_i_1_n_0                                                                                                                                    |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                          |                2 |              4 |         2.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                          |                1 |              4 |         4.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                          |                1 |              4 |         4.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/sel                                                                                                                                                      | cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/clear                                                                                                                                   |                1 |              4 |         4.00 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_counter_2                                                                                                                                                                                  | cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                      |                2 |              5 |         2.50 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_counter_1                                                                                                                                                                                  | cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                      |                1 |              5 |         5.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |              5 |         1.00 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/axi_awready0                                                                                                                                                                                                        | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0[0]                                                                           | cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                      |                2 |              5 |         2.50 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0[0]                                                                           | cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                      |                2 |              5 |         2.50 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/cmd_decode_rd_channel/axi_rd                                                                                                                                                                      | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/cmd_decode_wr_channel/axi_wr                                                                                                                                                                      | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_18M         | cable_delay_tester_i/rhd_spi_master_0/inst/index_sampled[4]_i_1_n_0                                                                                                                                                                                      | cable_delay_tester_i/reset_rhd/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/reset_rhs/U0/SEQ/seq_cnt_en                                                                                                                                                                                                         | cable_delay_tester_i/reset_rhs/U0/SEQ/seq_clr                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                                         |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/jtag_axi_0/inst/axi_bridge_u/write_axi_lite_u/state[5]_i_1_n_0                                                                                                                                                                      | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_18M         | cable_delay_tester_i/reset_rhd/U0/SEQ/seq_cnt_en                                                                                                                                                                                                         | cable_delay_tester_i/reset_rhd/U0/SEQ/seq_clr                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                2 |              6 |         3.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                                         |                2 |              6 |         3.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_regs/sel_13                                                                                                                                                                                        | cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_regs/clear                                                                                                                                                                        |                2 |              7 |         3.50 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                              | cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                            |                2 |              7 |         3.50 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                          |                2 |              7 |         3.50 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                          |                2 |              7 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg_n_0_[0]                                                                                                                                            |                2 |              7 |         3.50 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/axi_arready0                                                                                                                                                                                                        | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                              | cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                            |                1 |              7 |         7.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/sel_13                                                                                                                                                                                        | cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/clear                                                                                                                                                                        |                1 |              7 |         7.00 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg17[15]_i_1_n_0                                                                                                                                                                                               | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg15[23]_i_1_n_0                                                                                                                                                                                               | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg18[23]_i_1_n_0                                                                                                                                                                                               | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg18[31]_i_1_n_0                                                                                                                                                                                               | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg18[7]_i_1_n_0                                                                                                                                                                                                | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg17[31]_i_1_n_0                                                                                                                                                                                               | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg19[7]_i_1_n_0                                                                                                                                                                                                | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg20[7]_i_1_n_0                                                                                                                                                                                                | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg21[23]_i_1_n_0                                                                                                                                                                                               | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                6 |              8 |         1.33 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg14[31]_i_1_n_0                                                                                                                                                                                               | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg19[31]_i_1_n_0                                                                                                                                                                                               | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg11[7]_i_1_n_0                                                                                                                                                                                                | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                                 | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg16[31]_i_1_n_0                                                                                                                                                                                               | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg13[23]_i_1_n_0                                                                                                                                                                                               | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg21[31]_i_1_n_0                                                                                                                                                                                               | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg31[23]_i_1_n_0                                                                                                                                                                                               | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                6 |              8 |         1.33 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg8[23]_i_1_n_0                                                                                                                                                                                                | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                6 |              8 |         1.33 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg28[15]_i_1_n_0                                                                                                                                                                                               | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg30[7]_i_1_n_0                                                                                                                                                                                                | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                6 |              8 |         1.33 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg31[7]_i_1_n_0                                                                                                                                                                                                | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                6 |              8 |         1.33 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg29[7]_i_1_n_0                                                                                                                                                                                                | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                                                 | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg8[31]_i_1_n_0                                                                                                                                                                                                | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg24[15]_i_1_n_0                                                                                                                                                                                               | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                6 |              8 |         1.33 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg24[23]_i_1_n_0                                                                                                                                                                                               | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg27[7]_i_1_n_0                                                                                                                                                                                                | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg30[23]_i_1_n_0                                                                                                                                                                                               | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                                                | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg8[7]_i_1_n_0                                                                                                                                                                                                 | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg9[15]_i_1_n_0                                                                                                                                                                                                | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg9[31]_i_1_n_0                                                                                                                                                                                                | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                                | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg24[31]_i_1_n_0                                                                                                                                                                                               | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                 | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                 | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg9[7]_i_1_n_0                                                                                                                                                                                                 | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                                                 | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg28[23]_i_1_n_0                                                                                                                                                                                               | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg29[23]_i_1_n_0                                                                                                                                                                                               | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg29[31]_i_1_n_0                                                                                                                                                                                               | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg30[15]_i_1_n_0                                                                                                                                                                                               | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                                | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                                | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg25[7]_i_1_n_0                                                                                                                                                                                                | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                7 |              8 |         1.14 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg29[15]_i_1_n_0                                                                                                                                                                                               | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg28[31]_i_1_n_0                                                                                                                                                                                               | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg26[7]_i_1_n_0                                                                                                                                                                                                | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                                                | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg9[23]_i_1_n_0                                                                                                                                                                                                | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg24[7]_i_1_n_0                                                                                                                                                                                                | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg26[15]_i_1_n_0                                                                                                                                                                                               | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg25[15]_i_1_n_0                                                                                                                                                                                               | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg25[23]_i_1_n_0                                                                                                                                                                                               | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                6 |              8 |         1.33 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg25[31]_i_1_n_0                                                                                                                                                                                               | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                6 |              8 |         1.33 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg26[31]_i_1_n_0                                                                                                                                                                                               | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                7 |              8 |         1.14 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                                | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                                                | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                                                | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                                                | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg31[15]_i_1_n_0                                                                                                                                                                                               | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                6 |              8 |         1.33 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                                                | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                                                | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                6 |              8 |         1.33 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                                                | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg31[31]_i_1_n_0                                                                                                                                                                                               | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                                                | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                                 | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                6 |              8 |         1.33 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                                 | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg27[15]_i_1_n_0                                                                                                                                                                                               | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                6 |              8 |         1.33 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg27[31]_i_1_n_0                                                                                                                                                                                               | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg26[23]_i_1_n_0                                                                                                                                                                                               | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                                                | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg30[31]_i_1_n_0                                                                                                                                                                                               | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg8[15]_i_1_n_0                                                                                                                                                                                                | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg28[7]_i_1_n_0                                                                                                                                                                                                | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                6 |              8 |         1.33 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg27[23]_i_1_n_0                                                                                                                                                                                               | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/p_1_in[23]                                                                                                                                                                                                          | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/p_1_in[15]                                                                                                                                                                                                          | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/p_1_in[31]                                                                                                                                                                                                          | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/p_1_in[7]                                                                                                                                                                                                           | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg21[15]_i_1_n_0                                                                                                                                                                                               | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |         4.00 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg14[15]_i_1_n_0                                                                                                                                                                                               | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_18M         | cable_delay_tester_i/rhd_spi_master_0/inst/done_cs_hold_counter[7]_i_1_n_0                                                                                                                                                                               | cable_delay_tester_i/reset_rhd/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                                                | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                6 |              8 |         1.33 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_18M         | cable_delay_tester_i/rhd_spi_master_0/inst/padding_counter[7]_i_1_n_0                                                                                                                                                                                    | cable_delay_tester_i/reset_rhd/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_rd_en                                                                                              |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_rd_en                                                                                              |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/rhs_spi_master_0/inst/done_cs_hold_counter[7]_i_1_n_0                                                                                                                                                                               | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/rhs_spi_master_0/inst/padding_counter[7]_i_1_n_0                                                                                                                                                                                    | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg21[7]_i_1_n_0                                                                                                                                                                                                | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                                | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg20[23]_i_1_n_0                                                                                                                                                                                               | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg13[31]_i_1_n_0                                                                                                                                                                                               | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg22[23]_i_1_n_0                                                                                                                                                                                               | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg11[15]_i_1_n_0                                                                                                                                                                                               | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg17[23]_i_1_n_0                                                                                                                                                                                               | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg17[7]_i_1_n_0                                                                                                                                                                                                | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                6 |              8 |         1.33 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg19[15]_i_1_n_0                                                                                                                                                                                               | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg19[23]_i_1_n_0                                                                                                                                                                                               | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg18[15]_i_1_n_0                                                                                                                                                                                               | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                6 |              8 |         1.33 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                                | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg22[15]_i_1_n_0                                                                                                                                                                                               | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg13[7]_i_1_n_0                                                                                                                                                                                                | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg10[7]_i_1_n_0                                                                                                                                                                                                | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg22[31]_i_1_n_0                                                                                                                                                                                               | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg22[7]_i_1_n_0                                                                                                                                                                                                | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg10[23]_i_1_n_0                                                                                                                                                                                               | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg20[31]_i_1_n_0                                                                                                                                                                                               | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg12[23]_i_1_n_0                                                                                                                                                                                               | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg14[7]_i_1_n_0                                                                                                                                                                                                | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg15[15]_i_1_n_0                                                                                                                                                                                               | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                6 |              8 |         1.33 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg16[7]_i_1_n_0                                                                                                                                                                                                | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg23[15]_i_1_n_0                                                                                                                                                                                               | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg15[31]_i_1_n_0                                                                                                                                                                                               | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg16[15]_i_1_n_0                                                                                                                                                                                               | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg23[23]_i_1_n_0                                                                                                                                                                                               | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg23[31]_i_1_n_0                                                                                                                                                                                               | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg10[31]_i_1_n_0                                                                                                                                                                                               | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                6 |              8 |         1.33 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg12[7]_i_1_n_0                                                                                                                                                                                                | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                6 |              8 |         1.33 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                                | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD                                                                                                                                                                              |                1 |              8 |         8.00 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg20[15]_i_1_n_0                                                                                                                                                                                               | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg13[15]_i_1_n_0                                                                                                                                                                                               | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                6 |              8 |         1.33 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg23[7]_i_1_n_0                                                                                                                                                                                                | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                2 |              8 |         4.00 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg11[23]_i_1_n_0                                                                                                                                                                                               | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg12[15]_i_1_n_0                                                                                                                                                                                               | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg11[31]_i_1_n_0                                                                                                                                                                                               | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                1 |              8 |         8.00 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg12[31]_i_1_n_0                                                                                                                                                                                               | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg14[23]_i_1_n_0                                                                                                                                                                                               | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg10[15]_i_1_n_0                                                                                                                                                                                               | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                7 |              8 |         1.14 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg15[7]_i_1_n_0                                                                                                                                                                                                | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg16[23]_i_1_n_0                                                                                                                                                                                               | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter[8]_i_1_n_0                                                                                                                                                                                        | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |              9 |         3.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                           | cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                      |                2 |              9 |         4.50 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                   | cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                      |                3 |              9 |         3.00 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_18M         | cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter[8]_i_1_n_0                                                                                                                                                                                        | cable_delay_tester_i/reset_rhd/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |              9 |         2.25 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                   | cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                      |                4 |              9 |         2.25 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                           | cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                      |                2 |              9 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]                                                                                                                                                          |                1 |             10 |        10.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                 |                3 |             11 |         3.67 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                 |                4 |             11 |         2.75 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             12 |         3.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             12 |         3.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/ram_wr_en_1                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |             12 |         6.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             12 |         3.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                2 |             12 |         6.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                | cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                             |                3 |             12 |         4.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                | cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                   |                3 |             12 |         4.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                | cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                             |                3 |             12 |         4.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                | cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                   |                3 |             12 |         4.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/ila_rhs/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             12 |         2.40 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/ram_wr_en_0                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             12 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                1 |             12 |        12.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                5 |             13 |         2.60 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                               |                5 |             13 |         2.60 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |               12 |             16 |         1.33 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |               13 |             16 |         1.23 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |               11 |             16 |         1.45 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |               11 |             16 |         1.45 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_rd_en                                                                                                  |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                4 |             16 |         4.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/ila_rhs/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                               |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             16 |         1.45 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_rd_en                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                4 |             16 |         4.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test0                                                                                                                                                                            |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |             16 |        16.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                 |                5 |             16 |         3.20 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                        |                                                                                                                                                                                                                                         |               15 |             16 |         1.07 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                 |                5 |             16 |         3.20 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |               11 |             16 |         1.45 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                2 |             16 |         8.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             17 |         5.67 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             17 |         5.67 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb2read_cmdfifo/                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             17 |         3.40 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                4 |             18 |         4.50 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                4 |             18 |         4.50 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             18 |         3.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |             18 |         9.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                2 |             20 |        10.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                2 |             20 |        10.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/ram_wr_en                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             24 |         4.80 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/jtag_axi_0/inst/axi_bridge_u/read_axi_lite_u/ram_wr_en                                                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shift_en_o                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shift_en_o                                                                                                                                                               |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport2_o[0]                                                                                                                                               |                9 |             26 |         2.89 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_18M         |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             26 |         3.71 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |             28 |        14.00 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         |                                                                                                                                                                                                                                                          | cable_delay_tester_i/rhs_spi_master_0/inst/ClockDivideByEight/counter[0]_i_1_n_0                                                                                                                                                        |                4 |             28 |         7.00 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_18M         |                                                                                                                                                                                                                                                          | cable_delay_tester_i/rhd_spi_master_0/inst/ClockDivideByEight/counter[0]_i_1_n_0                                                                                                                                                        |                4 |             28 |         7.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                8 |             31 |         3.88 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |                8 |             32 |         4.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_en                                                                                                                                                      | cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                              |               13 |             32 |         2.46 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout[31]_i_1_n_0                                                                                                                                   |                                                                                                                                                                                                                                         |               15 |             32 |         2.13 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/dm_rd_en                                                                                                   |                                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                       |                                                                                                                                                                                                                                         |                5 |             32 |         6.40 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[31]_i_1_n_0                                                                                                                                         | cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                              |                5 |             32 |         6.40 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_rden                                                                                                                                                     | cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                              |                7 |             32 |         4.57 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                       |                                                                                                                                                                                                                                         |               14 |             32 |         2.29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                5 |             32 |         6.40 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/slv_reg_rden                                                                                                                                                                                                        | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               14 |             32 |         2.29 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         | cable_delay_tester_i/seeg_top_0/inst/S_AXI_RVALID                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             32 |         2.91 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             33 |         4.71 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_18M         |                                                                                                                                                                                                                                                          | cable_delay_tester_i/reset_rhd/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               13 |             33 |         2.54 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                               |                                                                                                                                                                                                                                         |               11 |             33 |         3.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             33 |         4.71 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shift_en_o                                                                                                                                                              |                                                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                               |                                                                                                                                                                                                                                         |               10 |             33 |         3.30 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                6 |             34 |         5.67 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               14 |             35 |         2.50 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |               18 |             35 |         1.94 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |               15 |             35 |         2.33 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]_1                                                                                             |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg_0                                                                                                    |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]_1                                                                                             |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg                                                                                                      |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         |                                                                                                                                                                                                                                                          | cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                      |                8 |             41 |         5.12 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                              |               14 |             45 |         3.21 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             49 |         6.12 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             49 |         5.44 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shift_en_o                                                                                                                                                              |                                                                                                                                                                                                                                         |               11 |             49 |         4.45 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                   |               14 |             52 |         3.71 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                   |               14 |             52 |         3.71 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/xsdb_drdy_i_1_n_0                                                                                                                                         | cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                              |               10 |             64 |         6.40 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout[63]_i_1__0_n_0                                                                                                                            |                                                                                                                                                                                                                                         |               10 |             64 |         6.40 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             64 |         7.11 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/sel                                                                                                                                                      | cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                              |                9 |             64 |         7.11 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               24 |             67 |         2.79 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | cable_delay_tester_i/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_rst                                                                                                                                                                         |               11 |             68 |         6.18 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         |                                                                                                                                                                                                                                                          | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               37 |             86 |         2.32 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                        |                                                                                                                                                                                                                                         |               23 |            103 |         4.48 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                        |                                                                                                                                                                                                                                         |               25 |            103 |         4.12 |
|  cable_delay_tester_i/clk_wiz_0/inst/clk_39M         |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               37 |            163 |         4.41 |
|  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              493 |           2726 |         5.53 |
+------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


