/*!
 * @brief     SPI Register Definition Header File, automatically generated by
 *            yoda2h v1.3.8 at 7/19/2021 9:28:18 PM.
 * 
 * @copyright copyright(c) 2021 - Analog Devices Inc.All Rights Reserved.
 *            This software is proprietary to Analog Devices, Inc. and its
 *            licensor. By using this software you agree to the terms of the
 *            associated analog devices software license agreement.
 */

/*! 
 * @addtogroup APOLLO_BF
 * @{
 */
#ifndef __ADI_APOLLO_BF_RTCLK_GEN_H__
#define __ADI_APOLLO_BF_RTCLK_GEN_H__

/*============= D E F I N E S ==============*/
#define REG_DUAL_CLK_MODE_ADDR              0x4C001010
#define BF_SINGLE_DUAL_CLK_SEL_INFO         0x4C001010, 0x00000100

#define REG_RTCLKGEN_RX_ADDR                0x4C001011
#define BF_RTCLKGEN_MODE_RX_A_INFO          0x4C001011, 0x00000300
#define BF_RTCLKGEN_MODE_RX_B_INFO          0x4C001011, 0x00000304

#define REG_RTCLKGEN_TX_ADDR                0x4C001012
#define BF_RTCLKGEN_MODE_TX_A_INFO          0x4C001012, 0x00000300
#define BF_RTCLKGEN_MODE_TX_B_INFO          0x4C001012, 0x00000304

#define REG_RTCLKGEN_PD_ADDR                0x4C001013
#define BF_RTCLKGEN_PD_INFO                 0x4C001013, 0x00000400

#define REG_DIGRTCLK_OFFINSYNC_ADDR         0x4C001014
#define BF_GATEOFFCLK_INSYNC_INFO           0x4C001014, 0x00000400

#define REG_SDS_REFCLK_DIV_RATIO_ADDR       0x4C001015
#define BF_SERDES_PLL_REFCLK_DIV_INFO       0x4C001015, 0x00000500
#define BF_SERDES_PLL_REFCLK_DIV_UPDT_INFO  0x4C001015, 0x00000107

#define REG_UP_RTCLK_DIV_RATIO_ADDR         0x4C001017
#define BF_UP_RTCLK_DIV_RTCLK_GEN_INFO      0x4C001017, 0x00000400
#define BF_UP_RTCLK_DIV_UPDT_RTCLK_GEN_INFO 0x4C001017, 0x00000107

#define REG_CLK_PD_DEBUG_ADDR               0x4C001018
#define BF_UP_RTCLK_EN_INFO                 0x4C001018, 0x00000100
#define BF_UP_RTCLK_CFG_SEL_INFO            0x4C001018, 0x00000103
#define BF_SERDES_PLL_REFCLK_EN_INFO        0x4C001018, 0x00000104

#define REG_FORCE_ATSPD_CLK_EN_ADDR         0x4C001019
#define BF_FORCE_ATSPD_CLK_EN_INFO          0x4C001019, 0x00000100

#define REG_CLK_SEL_CTRL_ADDR               0x4C00101A
#define BF_FREERUN_CLK_SEL_INFO             0x4C00101A, 0x00000200
#define BF_ATSPD_CLK_AB_SEL_INFO            0x4C00101A, 0x00000104

#define REG_ATSPD_CLK_CTRL_ADDR             0x4C00101B
#define BF_ATSPD_CLK_C_DIV_INFO             0x4C00101B, 0x00000400
#define BF_ATSPD_CLK_AB_DIV_INFO            0x4C00101B, 0x00000404

#define REG_DIVP_PH_MAP_RX_ADDR             0x4C00101C
#define BF_DIVGMODE2_DIV2_PHMAP_INFO        0x4C00101C, 0x00000100
#define BF_DIVGMODE3_DIV2_PHMAP_INFO        0x4C00101C, 0x00000101
#define BF_DIVGMODE2_DIV4_PHMAP_INFO        0x4C00101C, 0x00000204

#define REG_SYNC_MASK_RTCLK_ADDR            0x4C001020
#define BF_SYNC_MASK_RTCLK_INFO             0x4C001020, 0x00000800

#define REG_SYNC_MASK_ADCFIFO_ADDR          0x4C001021
#define BF_SYNC_MASK_ADCFIFO_INFO           0x4C001021, 0x00000400

#define REG_SYNC_MASK_DACFIFO_ADDR          0x4C001022
#define BF_SYNC_MASK_DACFIFO_INFO           0x4C001022, 0x00000800

#define REG_SYNC_MASK_RXTX_ADDR             0x4C001023
#define BF_SYNC_MASK_RXTX_INFO              0x4C001023, 0x00000400

#define REG_SYNC_MASK_RXTXLINK_ADDR         0x4C001024
#define BF_SYNC_MASK_RXTXLINK_INFO          0x4C001024, 0x00000800

#define REG_SYNC_MASK_LPBKFIFO_ADDR         0x4C001025
#define BF_SYNC_MASK_LPBKFIFO_INFO          0x4C001025, 0x00000200

#define REG_XBTI_RESET_ADDR                 0x4C00102F
#define BF_XBTI_CLK_EN_INFO                 0x4C00102F, 0x00000100
#define BF_XBTI_RESET_INFO                  0x4C00102F, 0x00000104

#define REG_XBTI_CLK_CTRL_ADDR              0x4C001030
#define BF_XBTI_CLK_DIV_UPDT_INFO           0x4C001030, 0x00000100
#define BF_XBTI_CLK_DIV_INFO                0x4C001030, 0x00000204

#define REG_XBTI_CTRL0_ADDR                 0x4C001031
#define BF_XBTI_CTRL_INFO                   0x4C001031, 0x00002000

#define REG_XBTI_CTRL1_ADDR                 0x4C001032

#define REG_XBTI_CTRL2_ADDR                 0x4C001033

#define REG_XBTI_CTRL3_ADDR                 0x4C001034

#define REG_XBTI_STATE0_ADDR                0x4C001035
#define BF_XBTI_STATUS_INFO                 0x4C001035, 0x00004000

#define REG_XBTI_STATE1_ADDR                0x4C001036

#define REG_XBTI_STATE2_ADDR                0x4C001037

#define REG_XBTI_STATE3_ADDR                0x4C001038

#define REG_XBTI_STATE4_ADDR                0x4C001039

#define REG_XBTI_STATE5_ADDR                0x4C00103A

#define REG_XBTI_STATE6_ADDR                0x4C00103B

#define REG_XBTI_STATE7_ADDR                0x4C00103C

#endif /* __ADI_APOLLO_BF_RTCLK_GEN_H__ */
/*! @} */
