<stg><name>maxpool_Loop_LOOP_proc</name>


<trans_list>

<trans id="197" from="1" to="2">
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="2" to="50">
<condition id="132">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="2" to="3">
<condition id="180">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="3" to="4">
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="4" to="5">
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="5" to="6">
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="6" to="7">
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="7" to="8">
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="8" to="9">
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="9" to="10">
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="10" to="11">
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="11" to="12">
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="12" to="13">
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="13" to="14">
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="14" to="15">
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="15" to="16">
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="16" to="17">
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="17" to="18">
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="18" to="19">
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="19" to="20">
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="20" to="21">
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="21" to="22">
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="22" to="23">
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="23" to="24">
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="24" to="25">
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="25" to="26">
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="26" to="27">
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="27" to="28">
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="28" to="29">
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="29" to="30">
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="30" to="31">
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="31" to="32">
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="32" to="33">
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="33" to="34">
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="34" to="35">
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="35" to="36">
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="36" to="37">
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="37" to="38">
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="38" to="39">
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="39" to="40">
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="40" to="41">
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="41" to="42">
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="42" to="43">
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="43" to="44">
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="44" to="45">
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="45" to="46">
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="46" to="47">
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="47" to="48">
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="48" to="49">
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="49" to="2">
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
newFuncRoot:0  call void (...)* @_ssdm_op_SpecInterface(i8* %output_V, [5 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
newFuncRoot:1  call void (...)* @_ssdm_op_SpecInterface(i8* %input_V, [5 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2  br label %.preheader13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader13:0  %loop_count = phi i4 [ %loop_count_1, %.preheader.preheader ], [ 0, %newFuncRoot ]

]]></node>
<StgValue><ssdm name="loop_count"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader13:1  %exitcond1 = icmp eq i4 %loop_count, -4

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader13:2  %loop_count_1 = add i4 %loop_count, 1

]]></node>
<StgValue><ssdm name="loop_count_1"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader13:3  br i1 %exitcond1, label %.exitStub, label %.preheader.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="16" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:4  %input_V_read = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %input_V)

]]></node>
<StgValue><ssdm name="input_V_read"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="59" st_id="3" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:5  %input_V_read_1 = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %input_V)

]]></node>
<StgValue><ssdm name="input_V_read_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="60" st_id="4" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:8  %input_V_read_2 = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %input_V)

]]></node>
<StgValue><ssdm name="input_V_read_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="61" st_id="5" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:9  %input_V_read_3 = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %input_V)

]]></node>
<StgValue><ssdm name="input_V_read_3"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="62" st_id="6" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:12  %input_V_read_4 = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %input_V)

]]></node>
<StgValue><ssdm name="input_V_read_4"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="63" st_id="7" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:13  %input_V_read_5 = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %input_V)

]]></node>
<StgValue><ssdm name="input_V_read_5"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="64" st_id="8" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:16  %input_V_read_6 = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %input_V)

]]></node>
<StgValue><ssdm name="input_V_read_6"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="65" st_id="9" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:17  %input_V_read_7 = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %input_V)

]]></node>
<StgValue><ssdm name="input_V_read_7"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="66" st_id="10" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:20  %input_V_read_8 = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %input_V)

]]></node>
<StgValue><ssdm name="input_V_read_8"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="67" st_id="11" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:21  %input_V_read_9 = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %input_V)

]]></node>
<StgValue><ssdm name="input_V_read_9"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="68" st_id="12" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:24  %input_V_read_10 = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %input_V)

]]></node>
<StgValue><ssdm name="input_V_read_10"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="69" st_id="13" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:25  %input_V_read_11 = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %input_V)

]]></node>
<StgValue><ssdm name="input_V_read_11"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="70" st_id="14" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:28  %input_V_read_12 = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %input_V)

]]></node>
<StgValue><ssdm name="input_V_read_12"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="71" st_id="15" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:29  %input_V_read_13 = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %input_V)

]]></node>
<StgValue><ssdm name="input_V_read_13"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="72" st_id="16" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:32  %input_V_read_14 = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %input_V)

]]></node>
<StgValue><ssdm name="input_V_read_14"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="73" st_id="17" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:33  %input_V_read_15 = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %input_V)

]]></node>
<StgValue><ssdm name="input_V_read_15"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="74" st_id="18" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:36  %input_V_read_16 = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %input_V)

]]></node>
<StgValue><ssdm name="input_V_read_16"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="75" st_id="19" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:37  %input_V_read_17 = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %input_V)

]]></node>
<StgValue><ssdm name="input_V_read_17"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="76" st_id="20" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:40  %input_V_read_18 = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %input_V)

]]></node>
<StgValue><ssdm name="input_V_read_18"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="77" st_id="21" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:41  %input_V_read_19 = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %input_V)

]]></node>
<StgValue><ssdm name="input_V_read_19"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="78" st_id="22" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:44  %input_V_read_20 = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %input_V)

]]></node>
<StgValue><ssdm name="input_V_read_20"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="79" st_id="23" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:45  %input_V_read_21 = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %input_V)

]]></node>
<StgValue><ssdm name="input_V_read_21"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="80" st_id="24" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:48  %input_V_read_22 = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %input_V)

]]></node>
<StgValue><ssdm name="input_V_read_22"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="81" st_id="25" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:49  %input_V_read_23 = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %input_V)

]]></node>
<StgValue><ssdm name="input_V_read_23"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="82" st_id="26" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:52  %tmp = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %input_V)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="83" st_id="27" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:53  %tmp_1 = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %input_V)

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="84" st_id="28" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:59  %tmp_6 = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %input_V)

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="85" st_id="29" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:60  %tmp_8 = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %input_V)

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="86" st_id="30" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:66  %tmp_10 = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %input_V)

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="87" st_id="31" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:67  %tmp_21 = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %input_V)

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="88" st_id="32" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:73  %tmp_22 = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %input_V)

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="89" st_id="33" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:74  %tmp_23 = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %input_V)

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="90" st_id="34" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:80  %tmp_24 = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %input_V)

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="91" st_id="35" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:81  %tmp_25 = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %input_V)

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="92" st_id="36" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:87  %tmp_26 = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %input_V)

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="93" st_id="37" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:88  %tmp_27 = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %input_V)

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="94" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:6  %tmp_2 = icmp ugt i8 %input_V_read, %input_V_read_1

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="95" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader:7  %tmp_5 = select i1 %tmp_2, i8 %input_V_read, i8 %input_V_read_1

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="96" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:54  %tmp_s = icmp ugt i8 %tmp, %tmp_1

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="97" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader:55  %temp3 = select i1 %tmp_s, i8 %tmp, i8 %tmp_1

]]></node>
<StgValue><ssdm name="temp3"/></StgValue>
</operation>

<operation id="98" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:56  %tmp_7 = icmp ugt i8 %tmp_5, %temp3

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="99" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader:57  %tmp_3 = select i1 %tmp_7, i8 %tmp_5, i8 %temp3

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="100" st_id="38" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader:58  call void @_ssdm_op_Write.axis.volatile.i8P(i8* %output_V, i8 %tmp_3)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="38" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:94  %tmp_28 = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %input_V)

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="102" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:10  %tmp_4_1 = icmp ugt i8 %input_V_read_2, %input_V_read_3

]]></node>
<StgValue><ssdm name="tmp_4_1"/></StgValue>
</operation>

<operation id="103" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader:11  %tmp_5_1 = select i1 %tmp_4_1, i8 %input_V_read_2, i8 %input_V_read_3

]]></node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>

<operation id="104" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:61  %tmp_1_2 = icmp ugt i8 %tmp_6, %tmp_8

]]></node>
<StgValue><ssdm name="tmp_1_2"/></StgValue>
</operation>

<operation id="105" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader:62  %temp3_1 = select i1 %tmp_1_2, i8 %tmp_6, i8 %tmp_8

]]></node>
<StgValue><ssdm name="temp3_1"/></StgValue>
</operation>

<operation id="106" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:63  %tmp_9_1 = icmp ugt i8 %tmp_5_1, %temp3_1

]]></node>
<StgValue><ssdm name="tmp_9_1"/></StgValue>
</operation>

<operation id="107" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader:64  %tmp_9 = select i1 %tmp_9_1, i8 %tmp_5_1, i8 %temp3_1

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="108" st_id="39" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader:65  call void @_ssdm_op_Write.axis.volatile.i8P(i8* %output_V, i8 %tmp_9)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="39" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:95  %tmp_29 = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %input_V)

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="110" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:14  %tmp_4_2 = icmp ugt i8 %input_V_read_4, %input_V_read_5

]]></node>
<StgValue><ssdm name="tmp_4_2"/></StgValue>
</operation>

<operation id="111" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader:15  %tmp_5_2 = select i1 %tmp_4_2, i8 %input_V_read_4, i8 %input_V_read_5

]]></node>
<StgValue><ssdm name="tmp_5_2"/></StgValue>
</operation>

<operation id="112" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:68  %tmp_2_3 = icmp ugt i8 %tmp_10, %tmp_21

]]></node>
<StgValue><ssdm name="tmp_2_3"/></StgValue>
</operation>

<operation id="113" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader:69  %temp3_s = select i1 %tmp_2_3, i8 %tmp_10, i8 %tmp_21

]]></node>
<StgValue><ssdm name="temp3_s"/></StgValue>
</operation>

<operation id="114" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:70  %tmp_9_2 = icmp ugt i8 %tmp_5_2, %temp3_s

]]></node>
<StgValue><ssdm name="tmp_9_2"/></StgValue>
</operation>

<operation id="115" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader:71  %tmp_11 = select i1 %tmp_9_2, i8 %tmp_5_2, i8 %temp3_s

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="116" st_id="40" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader:72  call void @_ssdm_op_Write.axis.volatile.i8P(i8* %output_V, i8 %tmp_11)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="40" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:101  %tmp_30 = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %input_V)

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="118" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:18  %tmp_4_3 = icmp ugt i8 %input_V_read_6, %input_V_read_7

]]></node>
<StgValue><ssdm name="tmp_4_3"/></StgValue>
</operation>

<operation id="119" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader:19  %tmp_5_3 = select i1 %tmp_4_3, i8 %input_V_read_6, i8 %input_V_read_7

]]></node>
<StgValue><ssdm name="tmp_5_3"/></StgValue>
</operation>

<operation id="120" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:75  %tmp_3_4 = icmp ugt i8 %tmp_22, %tmp_23

]]></node>
<StgValue><ssdm name="tmp_3_4"/></StgValue>
</operation>

<operation id="121" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader:76  %temp3_3 = select i1 %tmp_3_4, i8 %tmp_22, i8 %tmp_23

]]></node>
<StgValue><ssdm name="temp3_3"/></StgValue>
</operation>

<operation id="122" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:77  %tmp_9_3 = icmp ugt i8 %tmp_5_3, %temp3_3

]]></node>
<StgValue><ssdm name="tmp_9_3"/></StgValue>
</operation>

<operation id="123" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader:78  %tmp_12 = select i1 %tmp_9_3, i8 %tmp_5_3, i8 %temp3_3

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="124" st_id="41" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader:79  call void @_ssdm_op_Write.axis.volatile.i8P(i8* %output_V, i8 %tmp_12)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="41" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:102  %tmp_31 = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %input_V)

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="126" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:22  %tmp_4_4 = icmp ugt i8 %input_V_read_8, %input_V_read_9

]]></node>
<StgValue><ssdm name="tmp_4_4"/></StgValue>
</operation>

<operation id="127" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader:23  %tmp_5_4 = select i1 %tmp_4_4, i8 %input_V_read_8, i8 %input_V_read_9

]]></node>
<StgValue><ssdm name="tmp_5_4"/></StgValue>
</operation>

<operation id="128" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:82  %tmp_4_11 = icmp ugt i8 %tmp_24, %tmp_25

]]></node>
<StgValue><ssdm name="tmp_4_11"/></StgValue>
</operation>

<operation id="129" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader:83  %temp3_4 = select i1 %tmp_4_11, i8 %tmp_24, i8 %tmp_25

]]></node>
<StgValue><ssdm name="temp3_4"/></StgValue>
</operation>

<operation id="130" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:84  %tmp_9_4 = icmp ugt i8 %tmp_5_4, %temp3_4

]]></node>
<StgValue><ssdm name="tmp_9_4"/></StgValue>
</operation>

<operation id="131" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader:85  %tmp_13 = select i1 %tmp_9_4, i8 %tmp_5_4, i8 %temp3_4

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="132" st_id="42" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader:86  call void @_ssdm_op_Write.axis.volatile.i8P(i8* %output_V, i8 %tmp_13)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="133" st_id="42" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:108  %tmp_32 = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %input_V)

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="134" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:26  %tmp_4_5 = icmp ugt i8 %input_V_read_10, %input_V_read_11

]]></node>
<StgValue><ssdm name="tmp_4_5"/></StgValue>
</operation>

<operation id="135" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader:27  %tmp_5_5 = select i1 %tmp_4_5, i8 %input_V_read_10, i8 %input_V_read_11

]]></node>
<StgValue><ssdm name="tmp_5_5"/></StgValue>
</operation>

<operation id="136" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:89  %tmp_5_12 = icmp ugt i8 %tmp_26, %tmp_27

]]></node>
<StgValue><ssdm name="tmp_5_12"/></StgValue>
</operation>

<operation id="137" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader:90  %temp3_5 = select i1 %tmp_5_12, i8 %tmp_26, i8 %tmp_27

]]></node>
<StgValue><ssdm name="temp3_5"/></StgValue>
</operation>

<operation id="138" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:91  %tmp_9_5 = icmp ugt i8 %tmp_5_5, %temp3_5

]]></node>
<StgValue><ssdm name="tmp_9_5"/></StgValue>
</operation>

<operation id="139" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader:92  %tmp_14 = select i1 %tmp_9_5, i8 %tmp_5_5, i8 %temp3_5

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="140" st_id="43" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader:93  call void @_ssdm_op_Write.axis.volatile.i8P(i8* %output_V, i8 %tmp_14)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="43" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:109  %tmp_33 = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %input_V)

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="142" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:30  %tmp_4_6 = icmp ugt i8 %input_V_read_12, %input_V_read_13

]]></node>
<StgValue><ssdm name="tmp_4_6"/></StgValue>
</operation>

<operation id="143" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader:31  %tmp_5_6 = select i1 %tmp_4_6, i8 %input_V_read_12, i8 %input_V_read_13

]]></node>
<StgValue><ssdm name="tmp_5_6"/></StgValue>
</operation>

<operation id="144" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:96  %tmp_6_13 = icmp ugt i8 %tmp_28, %tmp_29

]]></node>
<StgValue><ssdm name="tmp_6_13"/></StgValue>
</operation>

<operation id="145" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader:97  %temp3_6 = select i1 %tmp_6_13, i8 %tmp_28, i8 %tmp_29

]]></node>
<StgValue><ssdm name="temp3_6"/></StgValue>
</operation>

<operation id="146" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:98  %tmp_9_6 = icmp ugt i8 %tmp_5_6, %temp3_6

]]></node>
<StgValue><ssdm name="tmp_9_6"/></StgValue>
</operation>

<operation id="147" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader:99  %tmp_15 = select i1 %tmp_9_6, i8 %tmp_5_6, i8 %temp3_6

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="148" st_id="44" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader:100  call void @_ssdm_op_Write.axis.volatile.i8P(i8* %output_V, i8 %tmp_15)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="149" st_id="44" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:115  %tmp_34 = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %input_V)

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="150" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:34  %tmp_4_7 = icmp ugt i8 %input_V_read_14, %input_V_read_15

]]></node>
<StgValue><ssdm name="tmp_4_7"/></StgValue>
</operation>

<operation id="151" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader:35  %tmp_5_7 = select i1 %tmp_4_7, i8 %input_V_read_14, i8 %input_V_read_15

]]></node>
<StgValue><ssdm name="tmp_5_7"/></StgValue>
</operation>

<operation id="152" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:103  %tmp_7_14 = icmp ugt i8 %tmp_30, %tmp_31

]]></node>
<StgValue><ssdm name="tmp_7_14"/></StgValue>
</operation>

<operation id="153" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader:104  %temp3_7 = select i1 %tmp_7_14, i8 %tmp_30, i8 %tmp_31

]]></node>
<StgValue><ssdm name="temp3_7"/></StgValue>
</operation>

<operation id="154" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:105  %tmp_9_7 = icmp ugt i8 %tmp_5_7, %temp3_7

]]></node>
<StgValue><ssdm name="tmp_9_7"/></StgValue>
</operation>

<operation id="155" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader:106  %tmp_16 = select i1 %tmp_9_7, i8 %tmp_5_7, i8 %temp3_7

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="156" st_id="45" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader:107  call void @_ssdm_op_Write.axis.volatile.i8P(i8* %output_V, i8 %tmp_16)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="157" st_id="45" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:116  %tmp_35 = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %input_V)

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="158" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:38  %tmp_4_8 = icmp ugt i8 %input_V_read_16, %input_V_read_17

]]></node>
<StgValue><ssdm name="tmp_4_8"/></StgValue>
</operation>

<operation id="159" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader:39  %tmp_5_8 = select i1 %tmp_4_8, i8 %input_V_read_16, i8 %input_V_read_17

]]></node>
<StgValue><ssdm name="tmp_5_8"/></StgValue>
</operation>

<operation id="160" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:110  %tmp_8_15 = icmp ugt i8 %tmp_32, %tmp_33

]]></node>
<StgValue><ssdm name="tmp_8_15"/></StgValue>
</operation>

<operation id="161" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader:111  %temp3_8 = select i1 %tmp_8_15, i8 %tmp_32, i8 %tmp_33

]]></node>
<StgValue><ssdm name="temp3_8"/></StgValue>
</operation>

<operation id="162" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:112  %tmp_9_8 = icmp ugt i8 %tmp_5_8, %temp3_8

]]></node>
<StgValue><ssdm name="tmp_9_8"/></StgValue>
</operation>

<operation id="163" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader:113  %tmp_17 = select i1 %tmp_9_8, i8 %tmp_5_8, i8 %temp3_8

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="164" st_id="46" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader:114  call void @_ssdm_op_Write.axis.volatile.i8P(i8* %output_V, i8 %tmp_17)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="165" st_id="46" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="134" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:122  %tmp_36 = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %input_V)

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="166" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:42  %tmp_4_9 = icmp ugt i8 %input_V_read_18, %input_V_read_19

]]></node>
<StgValue><ssdm name="tmp_4_9"/></StgValue>
</operation>

<operation id="167" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader:43  %tmp_5_9 = select i1 %tmp_4_9, i8 %input_V_read_18, i8 %input_V_read_19

]]></node>
<StgValue><ssdm name="tmp_5_9"/></StgValue>
</operation>

<operation id="168" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:117  %tmp_9_16 = icmp ugt i8 %tmp_34, %tmp_35

]]></node>
<StgValue><ssdm name="tmp_9_16"/></StgValue>
</operation>

<operation id="169" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader:118  %temp3_9 = select i1 %tmp_9_16, i8 %tmp_34, i8 %tmp_35

]]></node>
<StgValue><ssdm name="temp3_9"/></StgValue>
</operation>

<operation id="170" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:119  %tmp_9_9 = icmp ugt i8 %tmp_5_9, %temp3_9

]]></node>
<StgValue><ssdm name="tmp_9_9"/></StgValue>
</operation>

<operation id="171" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader:120  %tmp_18 = select i1 %tmp_9_9, i8 %tmp_5_9, i8 %temp3_9

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="172" st_id="47" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader:121  call void @_ssdm_op_Write.axis.volatile.i8P(i8* %output_V, i8 %tmp_18)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="47" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:123  %tmp_37 = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %input_V)

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="174" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:46  %tmp_4_s = icmp ugt i8 %input_V_read_20, %input_V_read_21

]]></node>
<StgValue><ssdm name="tmp_4_s"/></StgValue>
</operation>

<operation id="175" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader:47  %tmp_5_s = select i1 %tmp_4_s, i8 %input_V_read_20, i8 %input_V_read_21

]]></node>
<StgValue><ssdm name="tmp_5_s"/></StgValue>
</operation>

<operation id="176" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:124  %tmp_s_17 = icmp ugt i8 %tmp_36, %tmp_37

]]></node>
<StgValue><ssdm name="tmp_s_17"/></StgValue>
</operation>

<operation id="177" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader:125  %temp3_2 = select i1 %tmp_s_17, i8 %tmp_36, i8 %tmp_37

]]></node>
<StgValue><ssdm name="temp3_2"/></StgValue>
</operation>

<operation id="178" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="138" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:126  %tmp_9_s = icmp ugt i8 %tmp_5_s, %temp3_2

]]></node>
<StgValue><ssdm name="tmp_9_s"/></StgValue>
</operation>

<operation id="179" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="139" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader:127  %tmp_19 = select i1 %tmp_9_s, i8 %tmp_5_s, i8 %temp3_2

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="180" st_id="48" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader:128  call void @_ssdm_op_Write.axis.volatile.i8P(i8* %output_V, i8 %tmp_19)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="48" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="141" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:129  %tmp_38 = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %input_V)

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="182" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.preheader:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="183" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader.preheader:1  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader.preheader:2  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="185" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
.preheader.preheader:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="186" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:50  %tmp_4_10 = icmp ugt i8 %input_V_read_22, %input_V_read_23

]]></node>
<StgValue><ssdm name="tmp_4_10"/></StgValue>
</operation>

<operation id="187" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader:51  %tmp_5_10 = select i1 %tmp_4_10, i8 %input_V_read_22, i8 %input_V_read_23

]]></node>
<StgValue><ssdm name="tmp_5_10"/></StgValue>
</operation>

<operation id="188" st_id="49" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="142" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:130  %tmp_39 = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %input_V)

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="189" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:131  %tmp_10_18 = icmp ugt i8 %tmp_38, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_10_18"/></StgValue>
</operation>

<operation id="190" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="144" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader:132  %temp3_10 = select i1 %tmp_10_18, i8 %tmp_38, i8 %tmp_39

]]></node>
<StgValue><ssdm name="temp3_10"/></StgValue>
</operation>

<operation id="191" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="145" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:133  %tmp_9_10 = icmp ugt i8 %tmp_5_10, %temp3_10

]]></node>
<StgValue><ssdm name="tmp_9_10"/></StgValue>
</operation>

<operation id="192" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader:134  %tmp_20 = select i1 %tmp_9_10, i8 %tmp_5_10, i8 %temp3_10

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="193" st_id="49" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="147" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader:135  call void @_ssdm_op_Write.axis.volatile.i8P(i8* %output_V, i8 %tmp_20)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:136  %empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str4, i32 %tmp_4)

]]></node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="195" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:137  br label %.preheader13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="196" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="0">
<![CDATA[
.exitStub:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
