Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (lin64) Build 1682563 Mon Oct 10 19:07:26 MDT 2016
| Date         : Fri Dec  9 13:46:13 2016
| Host         : ThinkPad-Twist-Ubuntu running 64-bit Ubuntu 16.04.1 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file compose_timing_summary_routed.rpt -rpx compose_timing_summary_routed.rpx
| Design       : compose
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.15 2016-08-17
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.175    -9417.778                   2434                 4377        0.135        0.000                      0                 4377        4.500        0.000                       0                  1641  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -6.175    -9417.778                   2434                 3321        0.135        0.000                      0                 3321        4.500        0.000                       0                  1641  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              1.110        0.000                      0                 1056        0.960        0.000                      0                 1056  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         2434  Failing Endpoints,  Worst Slack       -6.175ns,  Total Violation    -9417.779ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.175ns  (required time - arrival time)
  Source:                 nexys4_inst/component_rx_receiver_message_reg_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper_inst/mmap_mips_data_mem_inst/data_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.374ns  (logic 4.440ns (28.880%)  route 10.934ns (71.120%))
  Logic Levels:           21  (CARRY4=13 LUT2=2 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.714     5.316    nexys4_inst/clk_IBUF_BUFG
    SLICE_X89Y109        FDRE                                         r  nexys4_inst/component_rx_receiver_message_reg_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y109        FDRE (Prop_fdre_C_Q)         0.456     5.772 r  nexys4_inst/component_rx_receiver_message_reg_reg[33]/Q
                         net (fo=33, routed)          0.701     6.473    nexys4_inst/exp_addr[1]
    SLICE_X86Y108        LUT2 (Prop_lut2_I0_O)        0.124     6.597 r  nexys4_inst/selector_reg[1]_i_95__0/O
                         net (fo=1, routed)           0.000     6.597    nexys4_inst/selector_reg[1]_i_95__0_n_0
    SLICE_X86Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.129 r  nexys4_inst/selector_reg_reg[1]_i_70/CO[3]
                         net (fo=1, routed)           0.000     7.129    nexys4_inst/selector_reg_reg[1]_i_70_n_0
    SLICE_X86Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.243 r  nexys4_inst/selector_reg_reg[1]_i_47/CO[3]
                         net (fo=1, routed)           0.000     7.243    nexys4_inst/selector_reg_reg[1]_i_47_n_0
    SLICE_X86Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.357 r  nexys4_inst/selector_reg_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.357    nexys4_inst/selector_reg_reg[1]_i_24_n_0
    SLICE_X86Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.471 f  nexys4_inst/selector_reg_reg[1]_i_5/CO[3]
                         net (fo=178, routed)         1.601     9.072    nexys4_inst/CO[0]
    SLICE_X88Y113        LUT6 (Prop_lut6_I2_O)        0.124     9.196 r  nexys4_inst/selector_reg[1]_i_72__0/O
                         net (fo=1, routed)           0.526     9.723    nexys4_inst/selector_reg[1]_i_72__0_n_0
    SLICE_X86Y112        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.230 r  nexys4_inst/selector_reg_reg[1]_i_54/CO[3]
                         net (fo=1, routed)           0.000    10.230    nexys4_inst/selector_reg_reg[1]_i_54_n_0
    SLICE_X86Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.344 r  nexys4_inst/selector_reg_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    10.344    nexys4_inst/selector_reg_reg[1]_i_34_n_0
    SLICE_X86Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.458 r  nexys4_inst/selector_reg_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.458    nexys4_inst/selector_reg_reg[1]_i_14_n_0
    SLICE_X86Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.572 f  nexys4_inst/selector_reg_reg[1]_i_3/CO[3]
                         net (fo=12, routed)          1.098    11.670    nexys4_inst/wrapper_inst/mmap_split_inst_1/selector23_in
    SLICE_X82Y112        LUT3 (Prop_lut3_I1_O)        0.124    11.794 r  nexys4_inst/registers[31][31]_i_31/O
                         net (fo=189, routed)         1.208    13.002    nexys4_inst/registers[31][31]_i_31_n_0
    SLICE_X83Y107        LUT6 (Prop_lut6_I5_O)        0.124    13.126 r  nexys4_inst/selector_reg[1]_i_6__0/O
                         net (fo=2, routed)           0.767    13.894    nexys4_inst/selector_reg[1]_i_6__0_n_0
    SLICE_X83Y112        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.279 r  nexys4_inst/selector_reg_reg[1]_i_2__1/CO[3]
                         net (fo=113, routed)         1.049    15.328    nexys4_inst/selector_reg_reg[1]_i_2__1_n_0
    SLICE_X82Y112        LUT5 (Prop_lut5_I0_O)        0.124    15.452 r  nexys4_inst/instr_mem_inst_i_48/O
                         net (fo=10, routed)          1.007    16.459    nexys4_inst/wrapper_inst/split_2_to_3_addr[2]
    SLICE_X78Y113        LUT2 (Prop_lut2_I0_O)        0.124    16.583 r  nexys4_inst/selector_reg[1]_i_130/O
                         net (fo=1, routed)           0.000    16.583    nexys4_inst/selector_reg[1]_i_130_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.116 r  nexys4_inst/selector_reg_reg[1]_i_94/CO[3]
                         net (fo=1, routed)           0.000    17.116    nexys4_inst/selector_reg_reg[1]_i_94_n_0
    SLICE_X78Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.233 r  nexys4_inst/selector_reg_reg[1]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.233    nexys4_inst/selector_reg_reg[1]_i_57_n_0
    SLICE_X78Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.350 r  nexys4_inst/selector_reg_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    17.350    nexys4_inst/selector_reg_reg[1]_i_26_n_0
    SLICE_X78Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.467 f  nexys4_inst/selector_reg_reg[1]_i_5__2/CO[3]
                         net (fo=24, routed)          1.287    18.755    nexys4_inst/wrapper_inst/mmap_split_inst_3/selector24_in
    SLICE_X81Y118        LUT5 (Prop_lut5_I4_O)        0.124    18.879 r  nexys4_inst/selector_reg[1]_i_1__2/O
                         net (fo=65, routed)          0.795    19.674    nexys4_inst/selector_16[0]
    SLICE_X83Y119        LUT6 (Prop_lut6_I1_O)        0.124    19.798 r  nexys4_inst/data_mem_inst_i_33/O
                         net (fo=1, routed)           0.893    20.691    wrapper_inst/mmap_mips_data_mem_inst/data_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[10]
    RAMB36_X2Y24         RAMB36E1                                     r  wrapper_inst/mmap_mips_data_mem_inst/data_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.606    15.028    wrapper_inst/mmap_mips_data_mem_inst/data_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y24         RAMB36E1                                     r  wrapper_inst/mmap_mips_data_mem_inst/data_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.259    15.288    
                         clock uncertainty           -0.035    15.252    
    RAMB36_X2Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[10])
                                                     -0.737    14.515    wrapper_inst/mmap_mips_data_mem_inst/data_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.515    
                         arrival time                         -20.691    
  -------------------------------------------------------------------
                         slack                                 -6.175    

Slack (VIOLATED) :        -6.166ns  (required time - arrival time)
  Source:                 nexys4_inst/component_rx_receiver_message_reg_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper_inst/mmap_mips_data_mem_inst/data_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.365ns  (logic 4.440ns (28.897%)  route 10.925ns (71.103%))
  Logic Levels:           21  (CARRY4=13 LUT2=2 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.714     5.316    nexys4_inst/clk_IBUF_BUFG
    SLICE_X89Y109        FDRE                                         r  nexys4_inst/component_rx_receiver_message_reg_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y109        FDRE (Prop_fdre_C_Q)         0.456     5.772 r  nexys4_inst/component_rx_receiver_message_reg_reg[33]/Q
                         net (fo=33, routed)          0.701     6.473    nexys4_inst/exp_addr[1]
    SLICE_X86Y108        LUT2 (Prop_lut2_I0_O)        0.124     6.597 r  nexys4_inst/selector_reg[1]_i_95__0/O
                         net (fo=1, routed)           0.000     6.597    nexys4_inst/selector_reg[1]_i_95__0_n_0
    SLICE_X86Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.129 r  nexys4_inst/selector_reg_reg[1]_i_70/CO[3]
                         net (fo=1, routed)           0.000     7.129    nexys4_inst/selector_reg_reg[1]_i_70_n_0
    SLICE_X86Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.243 r  nexys4_inst/selector_reg_reg[1]_i_47/CO[3]
                         net (fo=1, routed)           0.000     7.243    nexys4_inst/selector_reg_reg[1]_i_47_n_0
    SLICE_X86Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.357 r  nexys4_inst/selector_reg_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.357    nexys4_inst/selector_reg_reg[1]_i_24_n_0
    SLICE_X86Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.471 f  nexys4_inst/selector_reg_reg[1]_i_5/CO[3]
                         net (fo=178, routed)         1.601     9.072    nexys4_inst/CO[0]
    SLICE_X88Y113        LUT6 (Prop_lut6_I2_O)        0.124     9.196 r  nexys4_inst/selector_reg[1]_i_72__0/O
                         net (fo=1, routed)           0.526     9.723    nexys4_inst/selector_reg[1]_i_72__0_n_0
    SLICE_X86Y112        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.230 r  nexys4_inst/selector_reg_reg[1]_i_54/CO[3]
                         net (fo=1, routed)           0.000    10.230    nexys4_inst/selector_reg_reg[1]_i_54_n_0
    SLICE_X86Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.344 r  nexys4_inst/selector_reg_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    10.344    nexys4_inst/selector_reg_reg[1]_i_34_n_0
    SLICE_X86Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.458 r  nexys4_inst/selector_reg_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.458    nexys4_inst/selector_reg_reg[1]_i_14_n_0
    SLICE_X86Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.572 f  nexys4_inst/selector_reg_reg[1]_i_3/CO[3]
                         net (fo=12, routed)          1.098    11.670    nexys4_inst/wrapper_inst/mmap_split_inst_1/selector23_in
    SLICE_X82Y112        LUT3 (Prop_lut3_I1_O)        0.124    11.794 r  nexys4_inst/registers[31][31]_i_31/O
                         net (fo=189, routed)         1.208    13.002    nexys4_inst/registers[31][31]_i_31_n_0
    SLICE_X83Y107        LUT6 (Prop_lut6_I5_O)        0.124    13.126 r  nexys4_inst/selector_reg[1]_i_6__0/O
                         net (fo=2, routed)           0.767    13.894    nexys4_inst/selector_reg[1]_i_6__0_n_0
    SLICE_X83Y112        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.279 r  nexys4_inst/selector_reg_reg[1]_i_2__1/CO[3]
                         net (fo=113, routed)         1.049    15.328    nexys4_inst/selector_reg_reg[1]_i_2__1_n_0
    SLICE_X82Y112        LUT5 (Prop_lut5_I0_O)        0.124    15.452 r  nexys4_inst/instr_mem_inst_i_48/O
                         net (fo=10, routed)          1.007    16.459    nexys4_inst/wrapper_inst/split_2_to_3_addr[2]
    SLICE_X78Y113        LUT2 (Prop_lut2_I0_O)        0.124    16.583 r  nexys4_inst/selector_reg[1]_i_130/O
                         net (fo=1, routed)           0.000    16.583    nexys4_inst/selector_reg[1]_i_130_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.116 r  nexys4_inst/selector_reg_reg[1]_i_94/CO[3]
                         net (fo=1, routed)           0.000    17.116    nexys4_inst/selector_reg_reg[1]_i_94_n_0
    SLICE_X78Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.233 r  nexys4_inst/selector_reg_reg[1]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.233    nexys4_inst/selector_reg_reg[1]_i_57_n_0
    SLICE_X78Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.350 r  nexys4_inst/selector_reg_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    17.350    nexys4_inst/selector_reg_reg[1]_i_26_n_0
    SLICE_X78Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.467 f  nexys4_inst/selector_reg_reg[1]_i_5__2/CO[3]
                         net (fo=24, routed)          1.287    18.755    nexys4_inst/wrapper_inst/mmap_split_inst_3/selector24_in
    SLICE_X81Y118        LUT5 (Prop_lut5_I4_O)        0.124    18.879 r  nexys4_inst/selector_reg[1]_i_1__2/O
                         net (fo=65, routed)          1.005    19.884    nexys4_inst/selector_16[0]
    SLICE_X76Y123        LUT6 (Prop_lut6_I1_O)        0.124    20.008 r  nexys4_inst/data_mem_inst_i_32/O
                         net (fo=1, routed)           0.674    20.681    wrapper_inst/mmap_mips_data_mem_inst/data_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[11]
    RAMB36_X2Y24         RAMB36E1                                     r  wrapper_inst/mmap_mips_data_mem_inst/data_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.606    15.028    wrapper_inst/mmap_mips_data_mem_inst/data_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y24         RAMB36E1                                     r  wrapper_inst/mmap_mips_data_mem_inst/data_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.259    15.288    
                         clock uncertainty           -0.035    15.252    
    RAMB36_X2Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[11])
                                                     -0.737    14.515    wrapper_inst/mmap_mips_data_mem_inst/data_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.515    
                         arrival time                         -20.681    
  -------------------------------------------------------------------
                         slack                                 -6.166    

Slack (VIOLATED) :        -6.114ns  (required time - arrival time)
  Source:                 nexys4_inst/component_rx_receiver_message_reg_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper_inst/mmap_mips_data_mem_inst/data_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.313ns  (logic 4.440ns (28.994%)  route 10.873ns (71.006%))
  Logic Levels:           21  (CARRY4=13 LUT2=2 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.714     5.316    nexys4_inst/clk_IBUF_BUFG
    SLICE_X89Y109        FDRE                                         r  nexys4_inst/component_rx_receiver_message_reg_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y109        FDRE (Prop_fdre_C_Q)         0.456     5.772 r  nexys4_inst/component_rx_receiver_message_reg_reg[33]/Q
                         net (fo=33, routed)          0.701     6.473    nexys4_inst/exp_addr[1]
    SLICE_X86Y108        LUT2 (Prop_lut2_I0_O)        0.124     6.597 r  nexys4_inst/selector_reg[1]_i_95__0/O
                         net (fo=1, routed)           0.000     6.597    nexys4_inst/selector_reg[1]_i_95__0_n_0
    SLICE_X86Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.129 r  nexys4_inst/selector_reg_reg[1]_i_70/CO[3]
                         net (fo=1, routed)           0.000     7.129    nexys4_inst/selector_reg_reg[1]_i_70_n_0
    SLICE_X86Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.243 r  nexys4_inst/selector_reg_reg[1]_i_47/CO[3]
                         net (fo=1, routed)           0.000     7.243    nexys4_inst/selector_reg_reg[1]_i_47_n_0
    SLICE_X86Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.357 r  nexys4_inst/selector_reg_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.357    nexys4_inst/selector_reg_reg[1]_i_24_n_0
    SLICE_X86Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.471 f  nexys4_inst/selector_reg_reg[1]_i_5/CO[3]
                         net (fo=178, routed)         1.601     9.072    nexys4_inst/CO[0]
    SLICE_X88Y113        LUT6 (Prop_lut6_I2_O)        0.124     9.196 r  nexys4_inst/selector_reg[1]_i_72__0/O
                         net (fo=1, routed)           0.526     9.723    nexys4_inst/selector_reg[1]_i_72__0_n_0
    SLICE_X86Y112        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.230 r  nexys4_inst/selector_reg_reg[1]_i_54/CO[3]
                         net (fo=1, routed)           0.000    10.230    nexys4_inst/selector_reg_reg[1]_i_54_n_0
    SLICE_X86Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.344 r  nexys4_inst/selector_reg_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    10.344    nexys4_inst/selector_reg_reg[1]_i_34_n_0
    SLICE_X86Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.458 r  nexys4_inst/selector_reg_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.458    nexys4_inst/selector_reg_reg[1]_i_14_n_0
    SLICE_X86Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.572 f  nexys4_inst/selector_reg_reg[1]_i_3/CO[3]
                         net (fo=12, routed)          1.098    11.670    nexys4_inst/wrapper_inst/mmap_split_inst_1/selector23_in
    SLICE_X82Y112        LUT3 (Prop_lut3_I1_O)        0.124    11.794 r  nexys4_inst/registers[31][31]_i_31/O
                         net (fo=189, routed)         1.208    13.002    nexys4_inst/registers[31][31]_i_31_n_0
    SLICE_X83Y107        LUT6 (Prop_lut6_I5_O)        0.124    13.126 r  nexys4_inst/selector_reg[1]_i_6__0/O
                         net (fo=2, routed)           0.767    13.894    nexys4_inst/selector_reg[1]_i_6__0_n_0
    SLICE_X83Y112        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.279 r  nexys4_inst/selector_reg_reg[1]_i_2__1/CO[3]
                         net (fo=113, routed)         1.049    15.328    nexys4_inst/selector_reg_reg[1]_i_2__1_n_0
    SLICE_X82Y112        LUT5 (Prop_lut5_I0_O)        0.124    15.452 r  nexys4_inst/instr_mem_inst_i_48/O
                         net (fo=10, routed)          1.007    16.459    nexys4_inst/wrapper_inst/split_2_to_3_addr[2]
    SLICE_X78Y113        LUT2 (Prop_lut2_I0_O)        0.124    16.583 r  nexys4_inst/selector_reg[1]_i_130/O
                         net (fo=1, routed)           0.000    16.583    nexys4_inst/selector_reg[1]_i_130_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.116 r  nexys4_inst/selector_reg_reg[1]_i_94/CO[3]
                         net (fo=1, routed)           0.000    17.116    nexys4_inst/selector_reg_reg[1]_i_94_n_0
    SLICE_X78Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.233 r  nexys4_inst/selector_reg_reg[1]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.233    nexys4_inst/selector_reg_reg[1]_i_57_n_0
    SLICE_X78Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.350 r  nexys4_inst/selector_reg_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    17.350    nexys4_inst/selector_reg_reg[1]_i_26_n_0
    SLICE_X78Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.467 f  nexys4_inst/selector_reg_reg[1]_i_5__2/CO[3]
                         net (fo=24, routed)          1.287    18.755    nexys4_inst/wrapper_inst/mmap_split_inst_3/selector24_in
    SLICE_X81Y118        LUT5 (Prop_lut5_I4_O)        0.124    18.879 r  nexys4_inst/selector_reg[1]_i_1__2/O
                         net (fo=65, routed)          0.829    19.708    nexys4_inst/selector_16[0]
    SLICE_X81Y122        LUT6 (Prop_lut6_I1_O)        0.124    19.832 r  nexys4_inst/data_mem_inst_i_20/O
                         net (fo=1, routed)           0.798    20.630    wrapper_inst/mmap_mips_data_mem_inst/data_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[23]
    RAMB36_X2Y24         RAMB36E1                                     r  wrapper_inst/mmap_mips_data_mem_inst/data_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[23]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.606    15.028    wrapper_inst/mmap_mips_data_mem_inst/data_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y24         RAMB36E1                                     r  wrapper_inst/mmap_mips_data_mem_inst/data_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.259    15.288    
                         clock uncertainty           -0.035    15.252    
    RAMB36_X2Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[23])
                                                     -0.737    14.515    wrapper_inst/mmap_mips_data_mem_inst/data_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.515    
                         arrival time                         -20.630    
  -------------------------------------------------------------------
                         slack                                 -6.114    

Slack (VIOLATED) :        -6.090ns  (required time - arrival time)
  Source:                 nexys4_inst/component_rx_receiver_message_reg_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper_inst/mmap_mips_data_mem_inst/data_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.289ns  (logic 4.440ns (29.040%)  route 10.849ns (70.960%))
  Logic Levels:           21  (CARRY4=13 LUT2=2 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.714     5.316    nexys4_inst/clk_IBUF_BUFG
    SLICE_X89Y109        FDRE                                         r  nexys4_inst/component_rx_receiver_message_reg_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y109        FDRE (Prop_fdre_C_Q)         0.456     5.772 r  nexys4_inst/component_rx_receiver_message_reg_reg[33]/Q
                         net (fo=33, routed)          0.701     6.473    nexys4_inst/exp_addr[1]
    SLICE_X86Y108        LUT2 (Prop_lut2_I0_O)        0.124     6.597 r  nexys4_inst/selector_reg[1]_i_95__0/O
                         net (fo=1, routed)           0.000     6.597    nexys4_inst/selector_reg[1]_i_95__0_n_0
    SLICE_X86Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.129 r  nexys4_inst/selector_reg_reg[1]_i_70/CO[3]
                         net (fo=1, routed)           0.000     7.129    nexys4_inst/selector_reg_reg[1]_i_70_n_0
    SLICE_X86Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.243 r  nexys4_inst/selector_reg_reg[1]_i_47/CO[3]
                         net (fo=1, routed)           0.000     7.243    nexys4_inst/selector_reg_reg[1]_i_47_n_0
    SLICE_X86Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.357 r  nexys4_inst/selector_reg_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.357    nexys4_inst/selector_reg_reg[1]_i_24_n_0
    SLICE_X86Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.471 f  nexys4_inst/selector_reg_reg[1]_i_5/CO[3]
                         net (fo=178, routed)         1.601     9.072    nexys4_inst/CO[0]
    SLICE_X88Y113        LUT6 (Prop_lut6_I2_O)        0.124     9.196 r  nexys4_inst/selector_reg[1]_i_72__0/O
                         net (fo=1, routed)           0.526     9.723    nexys4_inst/selector_reg[1]_i_72__0_n_0
    SLICE_X86Y112        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.230 r  nexys4_inst/selector_reg_reg[1]_i_54/CO[3]
                         net (fo=1, routed)           0.000    10.230    nexys4_inst/selector_reg_reg[1]_i_54_n_0
    SLICE_X86Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.344 r  nexys4_inst/selector_reg_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    10.344    nexys4_inst/selector_reg_reg[1]_i_34_n_0
    SLICE_X86Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.458 r  nexys4_inst/selector_reg_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.458    nexys4_inst/selector_reg_reg[1]_i_14_n_0
    SLICE_X86Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.572 f  nexys4_inst/selector_reg_reg[1]_i_3/CO[3]
                         net (fo=12, routed)          1.098    11.670    nexys4_inst/wrapper_inst/mmap_split_inst_1/selector23_in
    SLICE_X82Y112        LUT3 (Prop_lut3_I1_O)        0.124    11.794 r  nexys4_inst/registers[31][31]_i_31/O
                         net (fo=189, routed)         1.208    13.002    nexys4_inst/registers[31][31]_i_31_n_0
    SLICE_X83Y107        LUT6 (Prop_lut6_I5_O)        0.124    13.126 r  nexys4_inst/selector_reg[1]_i_6__0/O
                         net (fo=2, routed)           0.767    13.894    nexys4_inst/selector_reg[1]_i_6__0_n_0
    SLICE_X83Y112        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.279 r  nexys4_inst/selector_reg_reg[1]_i_2__1/CO[3]
                         net (fo=113, routed)         1.049    15.328    nexys4_inst/selector_reg_reg[1]_i_2__1_n_0
    SLICE_X82Y112        LUT5 (Prop_lut5_I0_O)        0.124    15.452 r  nexys4_inst/instr_mem_inst_i_48/O
                         net (fo=10, routed)          1.007    16.459    nexys4_inst/wrapper_inst/split_2_to_3_addr[2]
    SLICE_X78Y113        LUT2 (Prop_lut2_I0_O)        0.124    16.583 r  nexys4_inst/selector_reg[1]_i_130/O
                         net (fo=1, routed)           0.000    16.583    nexys4_inst/selector_reg[1]_i_130_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.116 r  nexys4_inst/selector_reg_reg[1]_i_94/CO[3]
                         net (fo=1, routed)           0.000    17.116    nexys4_inst/selector_reg_reg[1]_i_94_n_0
    SLICE_X78Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.233 r  nexys4_inst/selector_reg_reg[1]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.233    nexys4_inst/selector_reg_reg[1]_i_57_n_0
    SLICE_X78Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.350 r  nexys4_inst/selector_reg_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    17.350    nexys4_inst/selector_reg_reg[1]_i_26_n_0
    SLICE_X78Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.467 f  nexys4_inst/selector_reg_reg[1]_i_5__2/CO[3]
                         net (fo=24, routed)          1.287    18.755    nexys4_inst/wrapper_inst/mmap_split_inst_3/selector24_in
    SLICE_X81Y118        LUT5 (Prop_lut5_I4_O)        0.124    18.879 r  nexys4_inst/selector_reg[1]_i_1__2/O
                         net (fo=65, routed)          0.900    19.779    nexys4_inst/selector_16[0]
    SLICE_X80Y124        LUT6 (Prop_lut6_I1_O)        0.124    19.903 r  nexys4_inst/data_mem_inst_i_12/O
                         net (fo=1, routed)           0.702    20.606    wrapper_inst/mmap_mips_data_mem_inst/data_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[31]
    RAMB36_X2Y24         RAMB36E1                                     r  wrapper_inst/mmap_mips_data_mem_inst/data_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[31]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.606    15.028    wrapper_inst/mmap_mips_data_mem_inst/data_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y24         RAMB36E1                                     r  wrapper_inst/mmap_mips_data_mem_inst/data_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.259    15.288    
                         clock uncertainty           -0.035    15.252    
    RAMB36_X2Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[31])
                                                     -0.737    14.515    wrapper_inst/mmap_mips_data_mem_inst/data_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.515    
                         arrival time                         -20.606    
  -------------------------------------------------------------------
                         slack                                 -6.090    

Slack (VIOLATED) :        -6.048ns  (required time - arrival time)
  Source:                 nexys4_inst/component_rx_receiver_message_reg_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper_inst/mmap_mips_instr_mem_inst/instr_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.252ns  (logic 4.440ns (29.111%)  route 10.812ns (70.889%))
  Logic Levels:           21  (CARRY4=13 LUT2=2 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.714     5.316    nexys4_inst/clk_IBUF_BUFG
    SLICE_X89Y109        FDRE                                         r  nexys4_inst/component_rx_receiver_message_reg_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y109        FDRE (Prop_fdre_C_Q)         0.456     5.772 r  nexys4_inst/component_rx_receiver_message_reg_reg[33]/Q
                         net (fo=33, routed)          0.701     6.473    nexys4_inst/exp_addr[1]
    SLICE_X86Y108        LUT2 (Prop_lut2_I0_O)        0.124     6.597 r  nexys4_inst/selector_reg[1]_i_95__0/O
                         net (fo=1, routed)           0.000     6.597    nexys4_inst/selector_reg[1]_i_95__0_n_0
    SLICE_X86Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.129 r  nexys4_inst/selector_reg_reg[1]_i_70/CO[3]
                         net (fo=1, routed)           0.000     7.129    nexys4_inst/selector_reg_reg[1]_i_70_n_0
    SLICE_X86Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.243 r  nexys4_inst/selector_reg_reg[1]_i_47/CO[3]
                         net (fo=1, routed)           0.000     7.243    nexys4_inst/selector_reg_reg[1]_i_47_n_0
    SLICE_X86Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.357 r  nexys4_inst/selector_reg_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.357    nexys4_inst/selector_reg_reg[1]_i_24_n_0
    SLICE_X86Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.471 f  nexys4_inst/selector_reg_reg[1]_i_5/CO[3]
                         net (fo=178, routed)         1.601     9.072    nexys4_inst/CO[0]
    SLICE_X88Y113        LUT6 (Prop_lut6_I2_O)        0.124     9.196 r  nexys4_inst/selector_reg[1]_i_72__0/O
                         net (fo=1, routed)           0.526     9.723    nexys4_inst/selector_reg[1]_i_72__0_n_0
    SLICE_X86Y112        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.230 r  nexys4_inst/selector_reg_reg[1]_i_54/CO[3]
                         net (fo=1, routed)           0.000    10.230    nexys4_inst/selector_reg_reg[1]_i_54_n_0
    SLICE_X86Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.344 r  nexys4_inst/selector_reg_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    10.344    nexys4_inst/selector_reg_reg[1]_i_34_n_0
    SLICE_X86Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.458 r  nexys4_inst/selector_reg_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.458    nexys4_inst/selector_reg_reg[1]_i_14_n_0
    SLICE_X86Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.572 f  nexys4_inst/selector_reg_reg[1]_i_3/CO[3]
                         net (fo=12, routed)          1.098    11.670    nexys4_inst/wrapper_inst/mmap_split_inst_1/selector23_in
    SLICE_X82Y112        LUT3 (Prop_lut3_I1_O)        0.124    11.794 r  nexys4_inst/registers[31][31]_i_31/O
                         net (fo=189, routed)         1.208    13.002    nexys4_inst/registers[31][31]_i_31_n_0
    SLICE_X83Y107        LUT6 (Prop_lut6_I5_O)        0.124    13.126 r  nexys4_inst/selector_reg[1]_i_6__0/O
                         net (fo=2, routed)           0.767    13.894    nexys4_inst/selector_reg[1]_i_6__0_n_0
    SLICE_X83Y112        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.279 r  nexys4_inst/selector_reg_reg[1]_i_2__1/CO[3]
                         net (fo=113, routed)         1.049    15.328    nexys4_inst/selector_reg_reg[1]_i_2__1_n_0
    SLICE_X82Y112        LUT5 (Prop_lut5_I0_O)        0.124    15.452 r  nexys4_inst/instr_mem_inst_i_48/O
                         net (fo=10, routed)          1.007    16.459    nexys4_inst/wrapper_inst/split_2_to_3_addr[2]
    SLICE_X78Y113        LUT2 (Prop_lut2_I0_O)        0.124    16.583 r  nexys4_inst/selector_reg[1]_i_130/O
                         net (fo=1, routed)           0.000    16.583    nexys4_inst/selector_reg[1]_i_130_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.116 r  nexys4_inst/selector_reg_reg[1]_i_94/CO[3]
                         net (fo=1, routed)           0.000    17.116    nexys4_inst/selector_reg_reg[1]_i_94_n_0
    SLICE_X78Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.233 r  nexys4_inst/selector_reg_reg[1]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.233    nexys4_inst/selector_reg_reg[1]_i_57_n_0
    SLICE_X78Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.350 r  nexys4_inst/selector_reg_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    17.350    nexys4_inst/selector_reg_reg[1]_i_26_n_0
    SLICE_X78Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.467 r  nexys4_inst/selector_reg_reg[1]_i_5__2/CO[3]
                         net (fo=24, routed)          1.287    18.755    nexys4_inst/wrapper_inst/mmap_split_inst_3/selector24_in
    SLICE_X81Y118        LUT5 (Prop_lut5_I4_O)        0.124    18.879 f  nexys4_inst/selector_reg[1]_i_1__2/O
                         net (fo=65, routed)          0.892    19.771    nexys4_inst/selector_16[0]
    SLICE_X78Y117        LUT6 (Prop_lut6_I0_O)        0.124    19.895 r  nexys4_inst/instr_mem_inst_i_43/O
                         net (fo=1, routed)           0.673    20.568    wrapper_inst/mmap_mips_instr_mem_inst/instr_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[1]
    RAMB36_X2Y23         RAMB36E1                                     r  wrapper_inst/mmap_mips_instr_mem_inst/instr_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.611    15.033    wrapper_inst/mmap_mips_instr_mem_inst/instr_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y23         RAMB36E1                                     r  wrapper_inst/mmap_mips_instr_mem_inst/instr_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.259    15.293    
                         clock uncertainty           -0.035    15.257    
    RAMB36_X2Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    14.520    wrapper_inst/mmap_mips_instr_mem_inst/instr_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.520    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -6.048    

Slack (VIOLATED) :        -6.038ns  (required time - arrival time)
  Source:                 nexys4_inst/component_rx_receiver_message_reg_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper_inst/mmap_mips_data_mem_inst/data_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.237ns  (logic 4.440ns (29.140%)  route 10.797ns (70.860%))
  Logic Levels:           21  (CARRY4=13 LUT2=2 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.714     5.316    nexys4_inst/clk_IBUF_BUFG
    SLICE_X89Y109        FDRE                                         r  nexys4_inst/component_rx_receiver_message_reg_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y109        FDRE (Prop_fdre_C_Q)         0.456     5.772 r  nexys4_inst/component_rx_receiver_message_reg_reg[33]/Q
                         net (fo=33, routed)          0.701     6.473    nexys4_inst/exp_addr[1]
    SLICE_X86Y108        LUT2 (Prop_lut2_I0_O)        0.124     6.597 r  nexys4_inst/selector_reg[1]_i_95__0/O
                         net (fo=1, routed)           0.000     6.597    nexys4_inst/selector_reg[1]_i_95__0_n_0
    SLICE_X86Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.129 r  nexys4_inst/selector_reg_reg[1]_i_70/CO[3]
                         net (fo=1, routed)           0.000     7.129    nexys4_inst/selector_reg_reg[1]_i_70_n_0
    SLICE_X86Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.243 r  nexys4_inst/selector_reg_reg[1]_i_47/CO[3]
                         net (fo=1, routed)           0.000     7.243    nexys4_inst/selector_reg_reg[1]_i_47_n_0
    SLICE_X86Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.357 r  nexys4_inst/selector_reg_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.357    nexys4_inst/selector_reg_reg[1]_i_24_n_0
    SLICE_X86Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.471 f  nexys4_inst/selector_reg_reg[1]_i_5/CO[3]
                         net (fo=178, routed)         1.601     9.072    nexys4_inst/CO[0]
    SLICE_X88Y113        LUT6 (Prop_lut6_I2_O)        0.124     9.196 r  nexys4_inst/selector_reg[1]_i_72__0/O
                         net (fo=1, routed)           0.526     9.723    nexys4_inst/selector_reg[1]_i_72__0_n_0
    SLICE_X86Y112        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.230 r  nexys4_inst/selector_reg_reg[1]_i_54/CO[3]
                         net (fo=1, routed)           0.000    10.230    nexys4_inst/selector_reg_reg[1]_i_54_n_0
    SLICE_X86Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.344 r  nexys4_inst/selector_reg_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    10.344    nexys4_inst/selector_reg_reg[1]_i_34_n_0
    SLICE_X86Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.458 r  nexys4_inst/selector_reg_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.458    nexys4_inst/selector_reg_reg[1]_i_14_n_0
    SLICE_X86Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.572 f  nexys4_inst/selector_reg_reg[1]_i_3/CO[3]
                         net (fo=12, routed)          1.098    11.670    nexys4_inst/wrapper_inst/mmap_split_inst_1/selector23_in
    SLICE_X82Y112        LUT3 (Prop_lut3_I1_O)        0.124    11.794 r  nexys4_inst/registers[31][31]_i_31/O
                         net (fo=189, routed)         1.208    13.002    nexys4_inst/registers[31][31]_i_31_n_0
    SLICE_X83Y107        LUT6 (Prop_lut6_I5_O)        0.124    13.126 r  nexys4_inst/selector_reg[1]_i_6__0/O
                         net (fo=2, routed)           0.767    13.894    nexys4_inst/selector_reg[1]_i_6__0_n_0
    SLICE_X83Y112        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.279 r  nexys4_inst/selector_reg_reg[1]_i_2__1/CO[3]
                         net (fo=113, routed)         1.049    15.328    nexys4_inst/selector_reg_reg[1]_i_2__1_n_0
    SLICE_X82Y112        LUT5 (Prop_lut5_I0_O)        0.124    15.452 r  nexys4_inst/instr_mem_inst_i_48/O
                         net (fo=10, routed)          1.007    16.459    nexys4_inst/wrapper_inst/split_2_to_3_addr[2]
    SLICE_X78Y113        LUT2 (Prop_lut2_I0_O)        0.124    16.583 r  nexys4_inst/selector_reg[1]_i_130/O
                         net (fo=1, routed)           0.000    16.583    nexys4_inst/selector_reg[1]_i_130_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.116 r  nexys4_inst/selector_reg_reg[1]_i_94/CO[3]
                         net (fo=1, routed)           0.000    17.116    nexys4_inst/selector_reg_reg[1]_i_94_n_0
    SLICE_X78Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.233 r  nexys4_inst/selector_reg_reg[1]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.233    nexys4_inst/selector_reg_reg[1]_i_57_n_0
    SLICE_X78Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.350 r  nexys4_inst/selector_reg_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    17.350    nexys4_inst/selector_reg_reg[1]_i_26_n_0
    SLICE_X78Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.467 f  nexys4_inst/selector_reg_reg[1]_i_5__2/CO[3]
                         net (fo=24, routed)          1.287    18.755    nexys4_inst/wrapper_inst/mmap_split_inst_3/selector24_in
    SLICE_X81Y118        LUT5 (Prop_lut5_I4_O)        0.124    18.879 r  nexys4_inst/selector_reg[1]_i_1__2/O
                         net (fo=65, routed)          0.751    19.630    nexys4_inst/selector_16[0]
    SLICE_X80Y123        LUT6 (Prop_lut6_I1_O)        0.124    19.754 r  nexys4_inst/data_mem_inst_i_28/O
                         net (fo=1, routed)           0.799    20.553    wrapper_inst/mmap_mips_data_mem_inst/data_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[15]
    RAMB36_X2Y24         RAMB36E1                                     r  wrapper_inst/mmap_mips_data_mem_inst/data_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.606    15.028    wrapper_inst/mmap_mips_data_mem_inst/data_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y24         RAMB36E1                                     r  wrapper_inst/mmap_mips_data_mem_inst/data_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.259    15.288    
                         clock uncertainty           -0.035    15.252    
    RAMB36_X2Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[15])
                                                     -0.737    14.515    wrapper_inst/mmap_mips_data_mem_inst/data_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.515    
                         arrival time                         -20.553    
  -------------------------------------------------------------------
                         slack                                 -6.038    

Slack (VIOLATED) :        -6.029ns  (required time - arrival time)
  Source:                 nexys4_inst/component_rx_receiver_message_reg_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper_inst/mmap_mips_data_mem_inst/data_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.228ns  (logic 4.440ns (29.156%)  route 10.788ns (70.844%))
  Logic Levels:           21  (CARRY4=13 LUT2=2 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.714     5.316    nexys4_inst/clk_IBUF_BUFG
    SLICE_X89Y109        FDRE                                         r  nexys4_inst/component_rx_receiver_message_reg_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y109        FDRE (Prop_fdre_C_Q)         0.456     5.772 r  nexys4_inst/component_rx_receiver_message_reg_reg[33]/Q
                         net (fo=33, routed)          0.701     6.473    nexys4_inst/exp_addr[1]
    SLICE_X86Y108        LUT2 (Prop_lut2_I0_O)        0.124     6.597 r  nexys4_inst/selector_reg[1]_i_95__0/O
                         net (fo=1, routed)           0.000     6.597    nexys4_inst/selector_reg[1]_i_95__0_n_0
    SLICE_X86Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.129 r  nexys4_inst/selector_reg_reg[1]_i_70/CO[3]
                         net (fo=1, routed)           0.000     7.129    nexys4_inst/selector_reg_reg[1]_i_70_n_0
    SLICE_X86Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.243 r  nexys4_inst/selector_reg_reg[1]_i_47/CO[3]
                         net (fo=1, routed)           0.000     7.243    nexys4_inst/selector_reg_reg[1]_i_47_n_0
    SLICE_X86Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.357 r  nexys4_inst/selector_reg_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.357    nexys4_inst/selector_reg_reg[1]_i_24_n_0
    SLICE_X86Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.471 f  nexys4_inst/selector_reg_reg[1]_i_5/CO[3]
                         net (fo=178, routed)         1.601     9.072    nexys4_inst/CO[0]
    SLICE_X88Y113        LUT6 (Prop_lut6_I2_O)        0.124     9.196 r  nexys4_inst/selector_reg[1]_i_72__0/O
                         net (fo=1, routed)           0.526     9.723    nexys4_inst/selector_reg[1]_i_72__0_n_0
    SLICE_X86Y112        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.230 r  nexys4_inst/selector_reg_reg[1]_i_54/CO[3]
                         net (fo=1, routed)           0.000    10.230    nexys4_inst/selector_reg_reg[1]_i_54_n_0
    SLICE_X86Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.344 r  nexys4_inst/selector_reg_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    10.344    nexys4_inst/selector_reg_reg[1]_i_34_n_0
    SLICE_X86Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.458 r  nexys4_inst/selector_reg_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.458    nexys4_inst/selector_reg_reg[1]_i_14_n_0
    SLICE_X86Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.572 f  nexys4_inst/selector_reg_reg[1]_i_3/CO[3]
                         net (fo=12, routed)          1.098    11.670    nexys4_inst/wrapper_inst/mmap_split_inst_1/selector23_in
    SLICE_X82Y112        LUT3 (Prop_lut3_I1_O)        0.124    11.794 r  nexys4_inst/registers[31][31]_i_31/O
                         net (fo=189, routed)         1.208    13.002    nexys4_inst/registers[31][31]_i_31_n_0
    SLICE_X83Y107        LUT6 (Prop_lut6_I5_O)        0.124    13.126 r  nexys4_inst/selector_reg[1]_i_6__0/O
                         net (fo=2, routed)           0.767    13.894    nexys4_inst/selector_reg[1]_i_6__0_n_0
    SLICE_X83Y112        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.279 r  nexys4_inst/selector_reg_reg[1]_i_2__1/CO[3]
                         net (fo=113, routed)         1.049    15.328    nexys4_inst/selector_reg_reg[1]_i_2__1_n_0
    SLICE_X82Y112        LUT5 (Prop_lut5_I0_O)        0.124    15.452 r  nexys4_inst/instr_mem_inst_i_48/O
                         net (fo=10, routed)          1.007    16.459    nexys4_inst/wrapper_inst/split_2_to_3_addr[2]
    SLICE_X78Y113        LUT2 (Prop_lut2_I0_O)        0.124    16.583 r  nexys4_inst/selector_reg[1]_i_130/O
                         net (fo=1, routed)           0.000    16.583    nexys4_inst/selector_reg[1]_i_130_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.116 r  nexys4_inst/selector_reg_reg[1]_i_94/CO[3]
                         net (fo=1, routed)           0.000    17.116    nexys4_inst/selector_reg_reg[1]_i_94_n_0
    SLICE_X78Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.233 r  nexys4_inst/selector_reg_reg[1]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.233    nexys4_inst/selector_reg_reg[1]_i_57_n_0
    SLICE_X78Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.350 r  nexys4_inst/selector_reg_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    17.350    nexys4_inst/selector_reg_reg[1]_i_26_n_0
    SLICE_X78Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.467 f  nexys4_inst/selector_reg_reg[1]_i_5__2/CO[3]
                         net (fo=24, routed)          1.287    18.755    nexys4_inst/wrapper_inst/mmap_split_inst_3/selector24_in
    SLICE_X81Y118        LUT5 (Prop_lut5_I4_O)        0.124    18.879 r  nexys4_inst/selector_reg[1]_i_1__2/O
                         net (fo=65, routed)          0.899    19.778    nexys4_inst/selector_16[0]
    SLICE_X81Y124        LUT6 (Prop_lut6_I1_O)        0.124    19.902 r  nexys4_inst/data_mem_inst_i_30/O
                         net (fo=1, routed)           0.643    20.545    wrapper_inst/mmap_mips_data_mem_inst/data_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[13]
    RAMB36_X2Y24         RAMB36E1                                     r  wrapper_inst/mmap_mips_data_mem_inst/data_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.606    15.028    wrapper_inst/mmap_mips_data_mem_inst/data_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y24         RAMB36E1                                     r  wrapper_inst/mmap_mips_data_mem_inst/data_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.259    15.288    
                         clock uncertainty           -0.035    15.252    
    RAMB36_X2Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[13])
                                                     -0.737    14.515    wrapper_inst/mmap_mips_data_mem_inst/data_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.515    
                         arrival time                         -20.545    
  -------------------------------------------------------------------
                         slack                                 -6.029    

Slack (VIOLATED) :        -6.028ns  (required time - arrival time)
  Source:                 nexys4_inst/component_rx_receiver_message_reg_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper_inst/mmap_mips_instr_mem_inst/instr_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.232ns  (logic 4.440ns (29.150%)  route 10.792ns (70.850%))
  Logic Levels:           21  (CARRY4=13 LUT2=2 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.714     5.316    nexys4_inst/clk_IBUF_BUFG
    SLICE_X89Y109        FDRE                                         r  nexys4_inst/component_rx_receiver_message_reg_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y109        FDRE (Prop_fdre_C_Q)         0.456     5.772 r  nexys4_inst/component_rx_receiver_message_reg_reg[33]/Q
                         net (fo=33, routed)          0.701     6.473    nexys4_inst/exp_addr[1]
    SLICE_X86Y108        LUT2 (Prop_lut2_I0_O)        0.124     6.597 r  nexys4_inst/selector_reg[1]_i_95__0/O
                         net (fo=1, routed)           0.000     6.597    nexys4_inst/selector_reg[1]_i_95__0_n_0
    SLICE_X86Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.129 r  nexys4_inst/selector_reg_reg[1]_i_70/CO[3]
                         net (fo=1, routed)           0.000     7.129    nexys4_inst/selector_reg_reg[1]_i_70_n_0
    SLICE_X86Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.243 r  nexys4_inst/selector_reg_reg[1]_i_47/CO[3]
                         net (fo=1, routed)           0.000     7.243    nexys4_inst/selector_reg_reg[1]_i_47_n_0
    SLICE_X86Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.357 r  nexys4_inst/selector_reg_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.357    nexys4_inst/selector_reg_reg[1]_i_24_n_0
    SLICE_X86Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.471 f  nexys4_inst/selector_reg_reg[1]_i_5/CO[3]
                         net (fo=178, routed)         1.601     9.072    nexys4_inst/CO[0]
    SLICE_X88Y113        LUT6 (Prop_lut6_I2_O)        0.124     9.196 r  nexys4_inst/selector_reg[1]_i_72__0/O
                         net (fo=1, routed)           0.526     9.723    nexys4_inst/selector_reg[1]_i_72__0_n_0
    SLICE_X86Y112        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.230 r  nexys4_inst/selector_reg_reg[1]_i_54/CO[3]
                         net (fo=1, routed)           0.000    10.230    nexys4_inst/selector_reg_reg[1]_i_54_n_0
    SLICE_X86Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.344 r  nexys4_inst/selector_reg_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    10.344    nexys4_inst/selector_reg_reg[1]_i_34_n_0
    SLICE_X86Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.458 r  nexys4_inst/selector_reg_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.458    nexys4_inst/selector_reg_reg[1]_i_14_n_0
    SLICE_X86Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.572 f  nexys4_inst/selector_reg_reg[1]_i_3/CO[3]
                         net (fo=12, routed)          1.098    11.670    nexys4_inst/wrapper_inst/mmap_split_inst_1/selector23_in
    SLICE_X82Y112        LUT3 (Prop_lut3_I1_O)        0.124    11.794 r  nexys4_inst/registers[31][31]_i_31/O
                         net (fo=189, routed)         1.208    13.002    nexys4_inst/registers[31][31]_i_31_n_0
    SLICE_X83Y107        LUT6 (Prop_lut6_I5_O)        0.124    13.126 r  nexys4_inst/selector_reg[1]_i_6__0/O
                         net (fo=2, routed)           0.767    13.894    nexys4_inst/selector_reg[1]_i_6__0_n_0
    SLICE_X83Y112        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.279 r  nexys4_inst/selector_reg_reg[1]_i_2__1/CO[3]
                         net (fo=113, routed)         1.049    15.328    nexys4_inst/selector_reg_reg[1]_i_2__1_n_0
    SLICE_X82Y112        LUT5 (Prop_lut5_I0_O)        0.124    15.452 r  nexys4_inst/instr_mem_inst_i_48/O
                         net (fo=10, routed)          1.007    16.459    nexys4_inst/wrapper_inst/split_2_to_3_addr[2]
    SLICE_X78Y113        LUT2 (Prop_lut2_I0_O)        0.124    16.583 r  nexys4_inst/selector_reg[1]_i_130/O
                         net (fo=1, routed)           0.000    16.583    nexys4_inst/selector_reg[1]_i_130_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.116 r  nexys4_inst/selector_reg_reg[1]_i_94/CO[3]
                         net (fo=1, routed)           0.000    17.116    nexys4_inst/selector_reg_reg[1]_i_94_n_0
    SLICE_X78Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.233 r  nexys4_inst/selector_reg_reg[1]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.233    nexys4_inst/selector_reg_reg[1]_i_57_n_0
    SLICE_X78Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.350 r  nexys4_inst/selector_reg_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    17.350    nexys4_inst/selector_reg_reg[1]_i_26_n_0
    SLICE_X78Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.467 r  nexys4_inst/selector_reg_reg[1]_i_5__2/CO[3]
                         net (fo=24, routed)          1.287    18.755    nexys4_inst/wrapper_inst/mmap_split_inst_3/selector24_in
    SLICE_X81Y118        LUT5 (Prop_lut5_I4_O)        0.124    18.879 f  nexys4_inst/selector_reg[1]_i_1__2/O
                         net (fo=65, routed)          1.081    19.960    nexys4_inst/selector_16[0]
    SLICE_X77Y116        LUT6 (Prop_lut6_I0_O)        0.124    20.084 r  nexys4_inst/instr_mem_inst_i_38/O
                         net (fo=1, routed)           0.464    20.548    wrapper_inst/mmap_mips_instr_mem_inst/instr_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[6]
    RAMB36_X2Y23         RAMB36E1                                     r  wrapper_inst/mmap_mips_instr_mem_inst/instr_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.611    15.033    wrapper_inst/mmap_mips_instr_mem_inst/instr_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y23         RAMB36E1                                     r  wrapper_inst/mmap_mips_instr_mem_inst/instr_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.259    15.293    
                         clock uncertainty           -0.035    15.257    
    RAMB36_X2Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    14.520    wrapper_inst/mmap_mips_instr_mem_inst/instr_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.520    
                         arrival time                         -20.548    
  -------------------------------------------------------------------
                         slack                                 -6.028    

Slack (VIOLATED) :        -6.022ns  (required time - arrival time)
  Source:                 nexys4_inst/component_rx_receiver_message_reg_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper_inst/mmap_mips_data_mem_inst/data_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.221ns  (logic 4.440ns (29.170%)  route 10.781ns (70.830%))
  Logic Levels:           21  (CARRY4=13 LUT2=2 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.714     5.316    nexys4_inst/clk_IBUF_BUFG
    SLICE_X89Y109        FDRE                                         r  nexys4_inst/component_rx_receiver_message_reg_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y109        FDRE (Prop_fdre_C_Q)         0.456     5.772 r  nexys4_inst/component_rx_receiver_message_reg_reg[33]/Q
                         net (fo=33, routed)          0.701     6.473    nexys4_inst/exp_addr[1]
    SLICE_X86Y108        LUT2 (Prop_lut2_I0_O)        0.124     6.597 r  nexys4_inst/selector_reg[1]_i_95__0/O
                         net (fo=1, routed)           0.000     6.597    nexys4_inst/selector_reg[1]_i_95__0_n_0
    SLICE_X86Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.129 r  nexys4_inst/selector_reg_reg[1]_i_70/CO[3]
                         net (fo=1, routed)           0.000     7.129    nexys4_inst/selector_reg_reg[1]_i_70_n_0
    SLICE_X86Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.243 r  nexys4_inst/selector_reg_reg[1]_i_47/CO[3]
                         net (fo=1, routed)           0.000     7.243    nexys4_inst/selector_reg_reg[1]_i_47_n_0
    SLICE_X86Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.357 r  nexys4_inst/selector_reg_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.357    nexys4_inst/selector_reg_reg[1]_i_24_n_0
    SLICE_X86Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.471 f  nexys4_inst/selector_reg_reg[1]_i_5/CO[3]
                         net (fo=178, routed)         1.601     9.072    nexys4_inst/CO[0]
    SLICE_X88Y113        LUT6 (Prop_lut6_I2_O)        0.124     9.196 r  nexys4_inst/selector_reg[1]_i_72__0/O
                         net (fo=1, routed)           0.526     9.723    nexys4_inst/selector_reg[1]_i_72__0_n_0
    SLICE_X86Y112        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.230 r  nexys4_inst/selector_reg_reg[1]_i_54/CO[3]
                         net (fo=1, routed)           0.000    10.230    nexys4_inst/selector_reg_reg[1]_i_54_n_0
    SLICE_X86Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.344 r  nexys4_inst/selector_reg_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    10.344    nexys4_inst/selector_reg_reg[1]_i_34_n_0
    SLICE_X86Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.458 r  nexys4_inst/selector_reg_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.458    nexys4_inst/selector_reg_reg[1]_i_14_n_0
    SLICE_X86Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.572 f  nexys4_inst/selector_reg_reg[1]_i_3/CO[3]
                         net (fo=12, routed)          1.098    11.670    nexys4_inst/wrapper_inst/mmap_split_inst_1/selector23_in
    SLICE_X82Y112        LUT3 (Prop_lut3_I1_O)        0.124    11.794 r  nexys4_inst/registers[31][31]_i_31/O
                         net (fo=189, routed)         1.208    13.002    nexys4_inst/registers[31][31]_i_31_n_0
    SLICE_X83Y107        LUT6 (Prop_lut6_I5_O)        0.124    13.126 r  nexys4_inst/selector_reg[1]_i_6__0/O
                         net (fo=2, routed)           0.767    13.894    nexys4_inst/selector_reg[1]_i_6__0_n_0
    SLICE_X83Y112        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.279 r  nexys4_inst/selector_reg_reg[1]_i_2__1/CO[3]
                         net (fo=113, routed)         1.049    15.328    nexys4_inst/selector_reg_reg[1]_i_2__1_n_0
    SLICE_X82Y112        LUT5 (Prop_lut5_I0_O)        0.124    15.452 r  nexys4_inst/instr_mem_inst_i_48/O
                         net (fo=10, routed)          1.007    16.459    nexys4_inst/wrapper_inst/split_2_to_3_addr[2]
    SLICE_X78Y113        LUT2 (Prop_lut2_I0_O)        0.124    16.583 r  nexys4_inst/selector_reg[1]_i_130/O
                         net (fo=1, routed)           0.000    16.583    nexys4_inst/selector_reg[1]_i_130_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.116 r  nexys4_inst/selector_reg_reg[1]_i_94/CO[3]
                         net (fo=1, routed)           0.000    17.116    nexys4_inst/selector_reg_reg[1]_i_94_n_0
    SLICE_X78Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.233 r  nexys4_inst/selector_reg_reg[1]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.233    nexys4_inst/selector_reg_reg[1]_i_57_n_0
    SLICE_X78Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.350 r  nexys4_inst/selector_reg_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    17.350    nexys4_inst/selector_reg_reg[1]_i_26_n_0
    SLICE_X78Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.467 f  nexys4_inst/selector_reg_reg[1]_i_5__2/CO[3]
                         net (fo=24, routed)          1.287    18.755    nexys4_inst/wrapper_inst/mmap_split_inst_3/selector24_in
    SLICE_X81Y118        LUT5 (Prop_lut5_I4_O)        0.124    18.879 r  nexys4_inst/selector_reg[1]_i_1__2/O
                         net (fo=65, routed)          0.941    19.820    nexys4_inst/selector_16[0]
    SLICE_X73Y117        LUT6 (Prop_lut6_I1_O)        0.124    19.944 r  nexys4_inst/data_mem_inst_i_27/O
                         net (fo=1, routed)           0.594    20.537    wrapper_inst/mmap_mips_data_mem_inst/data_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[16]
    RAMB36_X2Y24         RAMB36E1                                     r  wrapper_inst/mmap_mips_data_mem_inst/data_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.606    15.028    wrapper_inst/mmap_mips_data_mem_inst/data_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y24         RAMB36E1                                     r  wrapper_inst/mmap_mips_data_mem_inst/data_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.259    15.288    
                         clock uncertainty           -0.035    15.252    
    RAMB36_X2Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[16])
                                                     -0.737    14.515    wrapper_inst/mmap_mips_data_mem_inst/data_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.515    
                         arrival time                         -20.537    
  -------------------------------------------------------------------
                         slack                                 -6.022    

Slack (VIOLATED) :        -6.014ns  (required time - arrival time)
  Source:                 nexys4_inst/component_rx_receiver_message_reg_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper_inst/mmap_mips_data_mem_inst/data_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.213ns  (logic 4.440ns (29.186%)  route 10.773ns (70.814%))
  Logic Levels:           21  (CARRY4=13 LUT2=2 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.714     5.316    nexys4_inst/clk_IBUF_BUFG
    SLICE_X89Y109        FDRE                                         r  nexys4_inst/component_rx_receiver_message_reg_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y109        FDRE (Prop_fdre_C_Q)         0.456     5.772 r  nexys4_inst/component_rx_receiver_message_reg_reg[33]/Q
                         net (fo=33, routed)          0.701     6.473    nexys4_inst/exp_addr[1]
    SLICE_X86Y108        LUT2 (Prop_lut2_I0_O)        0.124     6.597 r  nexys4_inst/selector_reg[1]_i_95__0/O
                         net (fo=1, routed)           0.000     6.597    nexys4_inst/selector_reg[1]_i_95__0_n_0
    SLICE_X86Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.129 r  nexys4_inst/selector_reg_reg[1]_i_70/CO[3]
                         net (fo=1, routed)           0.000     7.129    nexys4_inst/selector_reg_reg[1]_i_70_n_0
    SLICE_X86Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.243 r  nexys4_inst/selector_reg_reg[1]_i_47/CO[3]
                         net (fo=1, routed)           0.000     7.243    nexys4_inst/selector_reg_reg[1]_i_47_n_0
    SLICE_X86Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.357 r  nexys4_inst/selector_reg_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.357    nexys4_inst/selector_reg_reg[1]_i_24_n_0
    SLICE_X86Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.471 f  nexys4_inst/selector_reg_reg[1]_i_5/CO[3]
                         net (fo=178, routed)         1.601     9.072    nexys4_inst/CO[0]
    SLICE_X88Y113        LUT6 (Prop_lut6_I2_O)        0.124     9.196 r  nexys4_inst/selector_reg[1]_i_72__0/O
                         net (fo=1, routed)           0.526     9.723    nexys4_inst/selector_reg[1]_i_72__0_n_0
    SLICE_X86Y112        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.230 r  nexys4_inst/selector_reg_reg[1]_i_54/CO[3]
                         net (fo=1, routed)           0.000    10.230    nexys4_inst/selector_reg_reg[1]_i_54_n_0
    SLICE_X86Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.344 r  nexys4_inst/selector_reg_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    10.344    nexys4_inst/selector_reg_reg[1]_i_34_n_0
    SLICE_X86Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.458 r  nexys4_inst/selector_reg_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.458    nexys4_inst/selector_reg_reg[1]_i_14_n_0
    SLICE_X86Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.572 f  nexys4_inst/selector_reg_reg[1]_i_3/CO[3]
                         net (fo=12, routed)          1.098    11.670    nexys4_inst/wrapper_inst/mmap_split_inst_1/selector23_in
    SLICE_X82Y112        LUT3 (Prop_lut3_I1_O)        0.124    11.794 r  nexys4_inst/registers[31][31]_i_31/O
                         net (fo=189, routed)         1.208    13.002    nexys4_inst/registers[31][31]_i_31_n_0
    SLICE_X83Y107        LUT6 (Prop_lut6_I5_O)        0.124    13.126 r  nexys4_inst/selector_reg[1]_i_6__0/O
                         net (fo=2, routed)           0.767    13.894    nexys4_inst/selector_reg[1]_i_6__0_n_0
    SLICE_X83Y112        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.279 r  nexys4_inst/selector_reg_reg[1]_i_2__1/CO[3]
                         net (fo=113, routed)         1.049    15.328    nexys4_inst/selector_reg_reg[1]_i_2__1_n_0
    SLICE_X82Y112        LUT5 (Prop_lut5_I0_O)        0.124    15.452 r  nexys4_inst/instr_mem_inst_i_48/O
                         net (fo=10, routed)          1.007    16.459    nexys4_inst/wrapper_inst/split_2_to_3_addr[2]
    SLICE_X78Y113        LUT2 (Prop_lut2_I0_O)        0.124    16.583 r  nexys4_inst/selector_reg[1]_i_130/O
                         net (fo=1, routed)           0.000    16.583    nexys4_inst/selector_reg[1]_i_130_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.116 r  nexys4_inst/selector_reg_reg[1]_i_94/CO[3]
                         net (fo=1, routed)           0.000    17.116    nexys4_inst/selector_reg_reg[1]_i_94_n_0
    SLICE_X78Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.233 r  nexys4_inst/selector_reg_reg[1]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.233    nexys4_inst/selector_reg_reg[1]_i_57_n_0
    SLICE_X78Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.350 r  nexys4_inst/selector_reg_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    17.350    nexys4_inst/selector_reg_reg[1]_i_26_n_0
    SLICE_X78Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.467 f  nexys4_inst/selector_reg_reg[1]_i_5__2/CO[3]
                         net (fo=24, routed)          1.113    18.580    nexys4_inst/wrapper_inst/mmap_split_inst_3/selector24_in
    SLICE_X81Y117        LUT3 (Prop_lut3_I0_O)        0.124    18.704 f  nexys4_inst/selector_reg[0]_i_1__2/O
                         net (fo=65, routed)          1.033    19.737    nexys4_inst/selector_reg_reg[0]_4
    SLICE_X80Y123        LUT6 (Prop_lut6_I0_O)        0.124    19.861 r  nexys4_inst/data_mem_inst_i_38/O
                         net (fo=1, routed)           0.668    20.529    wrapper_inst/mmap_mips_data_mem_inst/data_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[5]
    RAMB36_X2Y24         RAMB36E1                                     r  wrapper_inst/mmap_mips_data_mem_inst/data_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.606    15.028    wrapper_inst/mmap_mips_data_mem_inst/data_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y24         RAMB36E1                                     r  wrapper_inst/mmap_mips_data_mem_inst/data_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.259    15.288    
                         clock uncertainty           -0.035    15.252    
    RAMB36_X2Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737    14.515    wrapper_inst/mmap_mips_data_mem_inst/data_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.515    
                         arrival time                         -20.529    
  -------------------------------------------------------------------
                         slack                                 -6.014    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 nexys4_inst/controller_ex_res_addr_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nexys4_inst/component_tx_transmitter_message_reg_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.523%)  route 0.054ns (22.477%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.598     1.517    nexys4_inst/clk_IBUF_BUFG
    SLICE_X82Y139        FDRE                                         r  nexys4_inst/controller_ex_res_addr_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y139        FDRE (Prop_fdre_C_Q)         0.141     1.658 r  nexys4_inst/controller_ex_res_addr_reg_reg[26]/Q
                         net (fo=1, routed)           0.054     1.712    nexys4_inst/controller_ex_res_addr_reg[26]
    SLICE_X83Y139        LUT6 (Prop_lut6_I3_O)        0.045     1.757 r  nexys4_inst/component_tx_transmitter_message_reg[58]_i_1/O
                         net (fo=1, routed)           0.000     1.757    nexys4_inst/message_tx_data[58]
    SLICE_X83Y139        FDRE                                         r  nexys4_inst/component_tx_transmitter_message_reg_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.870     2.035    nexys4_inst/clk_IBUF_BUFG
    SLICE_X83Y139        FDRE                                         r  nexys4_inst/component_tx_transmitter_message_reg_reg[58]/C
                         clock pessimism             -0.504     1.530    
    SLICE_X83Y139        FDRE (Hold_fdre_C_D)         0.092     1.622    nexys4_inst/component_tx_transmitter_message_reg_reg[58]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 nexys4_inst/controller_ex_res_addr_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nexys4_inst/component_tx_transmitter_message_reg_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.203%)  route 0.099ns (34.797%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.596     1.515    nexys4_inst/clk_IBUF_BUFG
    SLICE_X82Y134        FDRE                                         r  nexys4_inst/controller_ex_res_addr_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y134        FDRE (Prop_fdre_C_Q)         0.141     1.656 r  nexys4_inst/controller_ex_res_addr_reg_reg[23]/Q
                         net (fo=1, routed)           0.099     1.756    nexys4_inst/controller_ex_res_addr_reg[23]
    SLICE_X84Y135        LUT6 (Prop_lut6_I3_O)        0.045     1.801 r  nexys4_inst/component_tx_transmitter_message_reg[55]_i_1/O
                         net (fo=1, routed)           0.000     1.801    nexys4_inst/message_tx_data[55]
    SLICE_X84Y135        FDRE                                         r  nexys4_inst/component_tx_transmitter_message_reg_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.866     2.032    nexys4_inst/clk_IBUF_BUFG
    SLICE_X84Y135        FDRE                                         r  nexys4_inst/component_tx_transmitter_message_reg_reg[55]/C
                         clock pessimism             -0.501     1.530    
    SLICE_X84Y135        FDRE (Hold_fdre_C_D)         0.121     1.651    nexys4_inst/component_tx_transmitter_message_reg_reg[55]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 nexys4_inst/component_rx_fifo_rx_count_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nexys4_inst/component_rx_fifo_rx_count_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.686%)  route 0.117ns (45.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.594     1.513    nexys4_inst/clk_IBUF_BUFG
    SLICE_X79Y144        FDRE                                         r  nexys4_inst/component_rx_fifo_rx_count_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y144        FDRE (Prop_fdre_C_Q)         0.141     1.654 r  nexys4_inst/component_rx_fifo_rx_count_next_reg[2]/Q
                         net (fo=1, routed)           0.117     1.771    nexys4_inst/component_rx_fifo_rx_count_next_reg_n_0_[2]
    SLICE_X81Y144        FDRE                                         r  nexys4_inst/component_rx_fifo_rx_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.867     2.033    nexys4_inst/clk_IBUF_BUFG
    SLICE_X81Y144        FDRE                                         r  nexys4_inst/component_rx_fifo_rx_count_reg_reg[2]/C
                         clock pessimism             -0.479     1.553    
    SLICE_X81Y144        FDRE (Hold_fdre_C_D)         0.066     1.619    nexys4_inst/component_rx_fifo_rx_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 nexys4_inst/controller_ex_res_addr_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nexys4_inst/component_tx_transmitter_message_reg_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.598     1.517    nexys4_inst/clk_IBUF_BUFG
    SLICE_X82Y138        FDRE                                         r  nexys4_inst/controller_ex_res_addr_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y138        FDRE (Prop_fdre_C_Q)         0.141     1.658 r  nexys4_inst/controller_ex_res_addr_reg_reg[28]/Q
                         net (fo=1, routed)           0.085     1.743    nexys4_inst/controller_ex_res_addr_reg[28]
    SLICE_X83Y138        LUT6 (Prop_lut6_I3_O)        0.045     1.788 r  nexys4_inst/component_tx_transmitter_message_reg[60]_i_1/O
                         net (fo=1, routed)           0.000     1.788    nexys4_inst/message_tx_data[60]
    SLICE_X83Y138        FDRE                                         r  nexys4_inst/component_tx_transmitter_message_reg_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.870     2.035    nexys4_inst/clk_IBUF_BUFG
    SLICE_X83Y138        FDRE                                         r  nexys4_inst/component_tx_transmitter_message_reg_reg[60]/C
                         clock pessimism             -0.504     1.530    
    SLICE_X83Y138        FDRE (Hold_fdre_C_D)         0.092     1.622    nexys4_inst/component_tx_transmitter_message_reg_reg[60]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 nexys4_inst/controller_ex_res_addr_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nexys4_inst/component_tx_transmitter_message_reg_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.599     1.518    nexys4_inst/clk_IBUF_BUFG
    SLICE_X82Y140        FDRE                                         r  nexys4_inst/controller_ex_res_addr_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y140        FDRE (Prop_fdre_C_Q)         0.141     1.659 r  nexys4_inst/controller_ex_res_addr_reg_reg[19]/Q
                         net (fo=1, routed)           0.086     1.745    nexys4_inst/controller_ex_res_addr_reg[19]
    SLICE_X83Y140        LUT6 (Prop_lut6_I3_O)        0.045     1.790 r  nexys4_inst/component_tx_transmitter_message_reg[51]_i_1/O
                         net (fo=1, routed)           0.000     1.790    nexys4_inst/message_tx_data[51]
    SLICE_X83Y140        FDRE                                         r  nexys4_inst/component_tx_transmitter_message_reg_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.871     2.036    nexys4_inst/clk_IBUF_BUFG
    SLICE_X83Y140        FDRE                                         r  nexys4_inst/component_tx_transmitter_message_reg_reg[51]/C
                         clock pessimism             -0.504     1.531    
    SLICE_X83Y140        FDRE (Hold_fdre_C_D)         0.091     1.622    nexys4_inst/component_tx_transmitter_message_reg_reg[51]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 nexys4_inst/controller_ex_res_cycle_count_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nexys4_inst/component_tx_transmitter_message_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.949%)  route 0.096ns (34.051%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.596     1.515    nexys4_inst/clk_IBUF_BUFG
    SLICE_X82Y134        FDRE                                         r  nexys4_inst/controller_ex_res_cycle_count_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y134        FDRE (Prop_fdre_C_Q)         0.141     1.656 r  nexys4_inst/controller_ex_res_cycle_count_reg_reg[24]/Q
                         net (fo=2, routed)           0.096     1.752    nexys4_inst/controller_ex_res_cycle_count_reg[24]
    SLICE_X83Y134        LUT5 (Prop_lut5_I1_O)        0.045     1.797 r  nexys4_inst/component_tx_transmitter_message_reg[24]_i_1/O
                         net (fo=1, routed)           0.000     1.797    nexys4_inst/message_tx_data[24]
    SLICE_X83Y134        FDRE                                         r  nexys4_inst/component_tx_transmitter_message_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.866     2.031    nexys4_inst/clk_IBUF_BUFG
    SLICE_X83Y134        FDRE                                         r  nexys4_inst/component_tx_transmitter_message_reg_reg[24]/C
                         clock pessimism             -0.502     1.528    
    SLICE_X83Y134        FDRE (Hold_fdre_C_D)         0.092     1.620    nexys4_inst/component_tx_transmitter_message_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 nexys4_inst/controller_ex_res_addr_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nexys4_inst/component_tx_transmitter_message_reg_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.694%)  route 0.106ns (36.306%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.598     1.517    nexys4_inst/clk_IBUF_BUFG
    SLICE_X82Y139        FDRE                                         r  nexys4_inst/controller_ex_res_addr_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y139        FDRE (Prop_fdre_C_Q)         0.141     1.658 r  nexys4_inst/controller_ex_res_addr_reg_reg[29]/Q
                         net (fo=1, routed)           0.106     1.764    nexys4_inst/controller_ex_res_addr_reg[29]
    SLICE_X83Y140        LUT6 (Prop_lut6_I3_O)        0.045     1.809 r  nexys4_inst/component_tx_transmitter_message_reg[61]_i_1/O
                         net (fo=1, routed)           0.000     1.809    nexys4_inst/message_tx_data[61]
    SLICE_X83Y140        FDRE                                         r  nexys4_inst/component_tx_transmitter_message_reg_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.871     2.036    nexys4_inst/clk_IBUF_BUFG
    SLICE_X83Y140        FDRE                                         r  nexys4_inst/component_tx_transmitter_message_reg_reg[61]/C
                         clock pessimism             -0.501     1.534    
    SLICE_X83Y140        FDRE (Hold_fdre_C_D)         0.092     1.626    nexys4_inst/component_tx_transmitter_message_reg_reg[61]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 nexys4_inst/controller_ex_res_addr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nexys4_inst/component_tx_transmitter_message_reg_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.482%)  route 0.107ns (36.518%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.596     1.515    nexys4_inst/clk_IBUF_BUFG
    SLICE_X82Y135        FDRE                                         r  nexys4_inst/controller_ex_res_addr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y135        FDRE (Prop_fdre_C_Q)         0.141     1.656 r  nexys4_inst/controller_ex_res_addr_reg_reg[1]/Q
                         net (fo=1, routed)           0.107     1.763    nexys4_inst/controller_ex_res_addr_reg[1]
    SLICE_X83Y136        LUT6 (Prop_lut6_I3_O)        0.045     1.808 r  nexys4_inst/component_tx_transmitter_message_reg[33]_i_1/O
                         net (fo=1, routed)           0.000     1.808    nexys4_inst/message_tx_data[33]
    SLICE_X83Y136        FDRE                                         r  nexys4_inst/component_tx_transmitter_message_reg_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.866     2.032    nexys4_inst/clk_IBUF_BUFG
    SLICE_X83Y136        FDRE                                         r  nexys4_inst/component_tx_transmitter_message_reg_reg[33]/C
                         clock pessimism             -0.501     1.530    
    SLICE_X83Y136        FDRE (Hold_fdre_C_D)         0.092     1.622    nexys4_inst/component_tx_transmitter_message_reg_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 wrapper_inst/mmap_mips_pc_register_inst/reg_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper_inst/mmap_mips_pc_register_inst/dout_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (48.017%)  route 0.153ns (51.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.557     1.476    wrapper_inst/mmap_mips_pc_register_inst/clk_IBUF_BUFG
    SLICE_X67Y133        FDCE                                         r  wrapper_inst/mmap_mips_pc_register_inst/reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y133        FDCE (Prop_fdce_C_Q)         0.141     1.617 r  wrapper_inst/mmap_mips_pc_register_inst/reg_reg[30]/Q
                         net (fo=4, routed)           0.153     1.770    wrapper_inst/mmap_mips_pc_register_inst/Q[30]
    SLICE_X71Y133        FDRE                                         r  wrapper_inst/mmap_mips_pc_register_inst/dout_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.827     1.992    wrapper_inst/mmap_mips_pc_register_inst/clk_IBUF_BUFG
    SLICE_X71Y133        FDRE                                         r  wrapper_inst/mmap_mips_pc_register_inst/dout_reg[30]/C
                         clock pessimism             -0.479     1.512    
    SLICE_X71Y133        FDRE (Hold_fdre_C_D)         0.070     1.582    wrapper_inst/mmap_mips_pc_register_inst/dout_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 nexys4_inst/controller_ex_res_addr_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nexys4_inst/component_tx_transmitter_message_reg_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.833%)  route 0.110ns (37.167%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.598     1.517    nexys4_inst/clk_IBUF_BUFG
    SLICE_X82Y138        FDRE                                         r  nexys4_inst/controller_ex_res_addr_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y138        FDRE (Prop_fdre_C_Q)         0.141     1.658 r  nexys4_inst/controller_ex_res_addr_reg_reg[14]/Q
                         net (fo=1, routed)           0.110     1.768    nexys4_inst/controller_ex_res_addr_reg[14]
    SLICE_X83Y139        LUT6 (Prop_lut6_I3_O)        0.045     1.813 r  nexys4_inst/component_tx_transmitter_message_reg[46]_i_1/O
                         net (fo=1, routed)           0.000     1.813    nexys4_inst/message_tx_data[46]
    SLICE_X83Y139        FDRE                                         r  nexys4_inst/component_tx_transmitter_message_reg_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.870     2.035    nexys4_inst/clk_IBUF_BUFG
    SLICE_X83Y139        FDRE                                         r  nexys4_inst/component_tx_transmitter_message_reg_reg[46]/C
                         clock pessimism             -0.501     1.533    
    SLICE_X83Y139        FDRE (Hold_fdre_C_D)         0.091     1.624    nexys4_inst/component_tx_transmitter_message_reg_reg[46]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y23    wrapper_inst/mmap_mips_instr_mem_inst/instr_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y23    wrapper_inst/mmap_mips_instr_mem_inst/instr_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y24    wrapper_inst/mmap_mips_data_mem_inst/data_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y24    wrapper_inst/mmap_mips_data_mem_inst/data_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X85Y146   nexys4_inst/FSM_sequential_component_rx_uart_rx_state_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X85Y146   nexys4_inst/FSM_sequential_component_rx_uart_rx_state_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X87Y108   nexys4_inst/FSM_sequential_component_tx_transmitter_state_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X87Y108   nexys4_inst/FSM_sequential_component_tx_transmitter_state_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X76Y133   nexys4_inst/component_rx_receiver_message_reg_reg[30]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X75Y122   wrapper_inst/mmap_mips_register_file_inst/registers_reg[16][13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X63Y121   wrapper_inst/mmap_mips_register_file_inst/registers_reg[16][19]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X75Y122   wrapper_inst/mmap_mips_register_file_inst/registers_reg[16][1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X63Y121   wrapper_inst/mmap_mips_register_file_inst/registers_reg[16][20]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X63Y121   wrapper_inst/mmap_mips_register_file_inst/registers_reg[16][21]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X63Y121   wrapper_inst/mmap_mips_register_file_inst/registers_reg[16][27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y143   nexys4_inst/controller_cycle_control_cycle_count_reg_reg[56]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y143   nexys4_inst/controller_cycle_control_cycle_count_reg_reg[57]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y143   nexys4_inst/controller_cycle_control_cycle_count_reg_reg[58]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y143   nexys4_inst/controller_cycle_control_cycle_count_reg_reg[59]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y146   nexys4_inst/FSM_sequential_component_rx_uart_rx_state_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y146   nexys4_inst/FSM_sequential_component_rx_uart_rx_state_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X87Y108   nexys4_inst/FSM_sequential_component_tx_transmitter_state_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X87Y108   nexys4_inst/FSM_sequential_component_tx_transmitter_state_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X76Y133   nexys4_inst/component_rx_receiver_message_reg_reg[30]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X87Y111   nexys4_inst/component_rx_receiver_message_reg_reg[32]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y109   nexys4_inst/component_rx_receiver_message_reg_reg[33]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X87Y110   nexys4_inst/component_rx_receiver_message_reg_reg[34]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X87Y110   nexys4_inst/component_rx_receiver_message_reg_reg[36]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X87Y110   nexys4_inst/component_rx_receiver_message_reg_reg[37]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.110ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.960ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.110ns  (required time - arrival time)
  Source:                 nexys4_inst/component_rx_receiver_message_reg_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper_inst/mmap_mips_register_file_inst/registers_reg[12][16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.389ns  (logic 0.580ns (6.914%)  route 7.809ns (93.086%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.992ns = ( 14.992 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.709     5.311    nexys4_inst/clk_IBUF_BUFG
    SLICE_X89Y115        FDRE                                         r  nexys4_inst/component_rx_receiver_message_reg_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y115        FDRE (Prop_fdre_C_Q)         0.456     5.767 r  nexys4_inst/component_rx_receiver_message_reg_reg[67]/Q
                         net (fo=20, routed)          1.964     7.731    nexys4_inst/controller_cmd_opcode[3]
    SLICE_X85Y108        LUT6 (Prop_lut6_I1_O)        0.124     7.855 f  nexys4_inst/registers[18][14]_i_1/O
                         net (fo=123, routed)         5.846    13.701    wrapper_inst/mmap_mips_register_file_inst/component_rx_receiver_message_reg_reg[64]_2[1]
    SLICE_X77Y119        FDCE                                         f  wrapper_inst/mmap_mips_register_file_inst/registers_reg[12][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.570    14.992    wrapper_inst/mmap_mips_register_file_inst/clk_IBUF_BUFG
    SLICE_X77Y119        FDCE                                         r  wrapper_inst/mmap_mips_register_file_inst/registers_reg[12][16]/C
                         clock pessimism              0.259    15.251    
                         clock uncertainty           -0.035    15.216    
    SLICE_X77Y119        FDCE (Recov_fdce_C_CLR)     -0.405    14.811    wrapper_inst/mmap_mips_register_file_inst/registers_reg[12][16]
  -------------------------------------------------------------------
                         required time                         14.811    
                         arrival time                         -13.701    
  -------------------------------------------------------------------
                         slack                                  1.110    

Slack (MET) :             1.353ns  (required time - arrival time)
  Source:                 nexys4_inst/component_rx_receiver_message_reg_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper_inst/mmap_mips_register_file_inst/registers_reg[10][11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.148ns  (logic 0.580ns (7.119%)  route 7.568ns (92.881%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.993ns = ( 14.993 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.709     5.311    nexys4_inst/clk_IBUF_BUFG
    SLICE_X89Y115        FDRE                                         r  nexys4_inst/component_rx_receiver_message_reg_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y115        FDRE (Prop_fdre_C_Q)         0.456     5.767 r  nexys4_inst/component_rx_receiver_message_reg_reg[67]/Q
                         net (fo=20, routed)          1.959     7.726    nexys4_inst/controller_cmd_opcode[3]
    SLICE_X85Y108        LUT6 (Prop_lut6_I1_O)        0.124     7.850 f  nexys4_inst/registers[10][19]_i_1/O
                         net (fo=123, routed)         5.609    13.459    wrapper_inst/mmap_mips_register_file_inst/component_rx_receiver_message_reg_reg[64]_2[0]
    SLICE_X72Y117        FDCE                                         f  wrapper_inst/mmap_mips_register_file_inst/registers_reg[10][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.571    14.993    wrapper_inst/mmap_mips_register_file_inst/clk_IBUF_BUFG
    SLICE_X72Y117        FDCE                                         r  wrapper_inst/mmap_mips_register_file_inst/registers_reg[10][11]/C
                         clock pessimism              0.259    15.252    
                         clock uncertainty           -0.035    15.217    
    SLICE_X72Y117        FDCE (Recov_fdce_C_CLR)     -0.405    14.812    wrapper_inst/mmap_mips_register_file_inst/registers_reg[10][11]
  -------------------------------------------------------------------
                         required time                         14.812    
                         arrival time                         -13.459    
  -------------------------------------------------------------------
                         slack                                  1.353    

Slack (MET) :             1.353ns  (required time - arrival time)
  Source:                 nexys4_inst/component_rx_receiver_message_reg_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper_inst/mmap_mips_register_file_inst/registers_reg[10][13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.148ns  (logic 0.580ns (7.119%)  route 7.568ns (92.881%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.993ns = ( 14.993 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.709     5.311    nexys4_inst/clk_IBUF_BUFG
    SLICE_X89Y115        FDRE                                         r  nexys4_inst/component_rx_receiver_message_reg_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y115        FDRE (Prop_fdre_C_Q)         0.456     5.767 r  nexys4_inst/component_rx_receiver_message_reg_reg[67]/Q
                         net (fo=20, routed)          1.959     7.726    nexys4_inst/controller_cmd_opcode[3]
    SLICE_X85Y108        LUT6 (Prop_lut6_I1_O)        0.124     7.850 f  nexys4_inst/registers[10][19]_i_1/O
                         net (fo=123, routed)         5.609    13.459    wrapper_inst/mmap_mips_register_file_inst/component_rx_receiver_message_reg_reg[64]_2[0]
    SLICE_X72Y117        FDCE                                         f  wrapper_inst/mmap_mips_register_file_inst/registers_reg[10][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.571    14.993    wrapper_inst/mmap_mips_register_file_inst/clk_IBUF_BUFG
    SLICE_X72Y117        FDCE                                         r  wrapper_inst/mmap_mips_register_file_inst/registers_reg[10][13]/C
                         clock pessimism              0.259    15.252    
                         clock uncertainty           -0.035    15.217    
    SLICE_X72Y117        FDCE (Recov_fdce_C_CLR)     -0.405    14.812    wrapper_inst/mmap_mips_register_file_inst/registers_reg[10][13]
  -------------------------------------------------------------------
                         required time                         14.812    
                         arrival time                         -13.459    
  -------------------------------------------------------------------
                         slack                                  1.353    

Slack (MET) :             1.353ns  (required time - arrival time)
  Source:                 nexys4_inst/component_rx_receiver_message_reg_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper_inst/mmap_mips_register_file_inst/registers_reg[10][5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.148ns  (logic 0.580ns (7.119%)  route 7.568ns (92.881%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.993ns = ( 14.993 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.709     5.311    nexys4_inst/clk_IBUF_BUFG
    SLICE_X89Y115        FDRE                                         r  nexys4_inst/component_rx_receiver_message_reg_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y115        FDRE (Prop_fdre_C_Q)         0.456     5.767 r  nexys4_inst/component_rx_receiver_message_reg_reg[67]/Q
                         net (fo=20, routed)          1.959     7.726    nexys4_inst/controller_cmd_opcode[3]
    SLICE_X85Y108        LUT6 (Prop_lut6_I1_O)        0.124     7.850 f  nexys4_inst/registers[10][19]_i_1/O
                         net (fo=123, routed)         5.609    13.459    wrapper_inst/mmap_mips_register_file_inst/component_rx_receiver_message_reg_reg[64]_2[0]
    SLICE_X72Y117        FDCE                                         f  wrapper_inst/mmap_mips_register_file_inst/registers_reg[10][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.571    14.993    wrapper_inst/mmap_mips_register_file_inst/clk_IBUF_BUFG
    SLICE_X72Y117        FDCE                                         r  wrapper_inst/mmap_mips_register_file_inst/registers_reg[10][5]/C
                         clock pessimism              0.259    15.252    
                         clock uncertainty           -0.035    15.217    
    SLICE_X72Y117        FDCE (Recov_fdce_C_CLR)     -0.405    14.812    wrapper_inst/mmap_mips_register_file_inst/registers_reg[10][5]
  -------------------------------------------------------------------
                         required time                         14.812    
                         arrival time                         -13.459    
  -------------------------------------------------------------------
                         slack                                  1.353    

Slack (MET) :             1.469ns  (required time - arrival time)
  Source:                 nexys4_inst/component_rx_receiver_message_reg_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper_inst/mmap_mips_register_file_inst/registers_reg[16][3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.029ns  (logic 0.580ns (7.224%)  route 7.449ns (92.776%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.990ns = ( 14.990 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.709     5.311    nexys4_inst/clk_IBUF_BUFG
    SLICE_X89Y115        FDRE                                         r  nexys4_inst/component_rx_receiver_message_reg_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y115        FDRE (Prop_fdre_C_Q)         0.456     5.767 r  nexys4_inst/component_rx_receiver_message_reg_reg[67]/Q
                         net (fo=20, routed)          1.964     7.731    nexys4_inst/controller_cmd_opcode[3]
    SLICE_X85Y108        LUT6 (Prop_lut6_I1_O)        0.124     7.855 f  nexys4_inst/registers[18][14]_i_1/O
                         net (fo=123, routed)         5.485    13.340    wrapper_inst/mmap_mips_register_file_inst/component_rx_receiver_message_reg_reg[64]_2[1]
    SLICE_X72Y119        FDCE                                         f  wrapper_inst/mmap_mips_register_file_inst/registers_reg[16][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.568    14.990    wrapper_inst/mmap_mips_register_file_inst/clk_IBUF_BUFG
    SLICE_X72Y119        FDCE                                         r  wrapper_inst/mmap_mips_register_file_inst/registers_reg[16][3]/C
                         clock pessimism              0.259    15.249    
                         clock uncertainty           -0.035    15.214    
    SLICE_X72Y119        FDCE (Recov_fdce_C_CLR)     -0.405    14.809    wrapper_inst/mmap_mips_register_file_inst/registers_reg[16][3]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                         -13.340    
  -------------------------------------------------------------------
                         slack                                  1.469    

Slack (MET) :             1.469ns  (required time - arrival time)
  Source:                 nexys4_inst/component_rx_receiver_message_reg_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper_inst/mmap_mips_register_file_inst/registers_reg[16][5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.029ns  (logic 0.580ns (7.224%)  route 7.449ns (92.776%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.990ns = ( 14.990 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.709     5.311    nexys4_inst/clk_IBUF_BUFG
    SLICE_X89Y115        FDRE                                         r  nexys4_inst/component_rx_receiver_message_reg_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y115        FDRE (Prop_fdre_C_Q)         0.456     5.767 r  nexys4_inst/component_rx_receiver_message_reg_reg[67]/Q
                         net (fo=20, routed)          1.964     7.731    nexys4_inst/controller_cmd_opcode[3]
    SLICE_X85Y108        LUT6 (Prop_lut6_I1_O)        0.124     7.855 f  nexys4_inst/registers[18][14]_i_1/O
                         net (fo=123, routed)         5.485    13.340    wrapper_inst/mmap_mips_register_file_inst/component_rx_receiver_message_reg_reg[64]_2[1]
    SLICE_X72Y119        FDCE                                         f  wrapper_inst/mmap_mips_register_file_inst/registers_reg[16][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.568    14.990    wrapper_inst/mmap_mips_register_file_inst/clk_IBUF_BUFG
    SLICE_X72Y119        FDCE                                         r  wrapper_inst/mmap_mips_register_file_inst/registers_reg[16][5]/C
                         clock pessimism              0.259    15.249    
                         clock uncertainty           -0.035    15.214    
    SLICE_X72Y119        FDCE (Recov_fdce_C_CLR)     -0.405    14.809    wrapper_inst/mmap_mips_register_file_inst/registers_reg[16][5]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                         -13.340    
  -------------------------------------------------------------------
                         slack                                  1.469    

Slack (MET) :             1.815ns  (required time - arrival time)
  Source:                 nexys4_inst/component_rx_receiver_message_reg_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper_inst/mmap_mips_register_file_inst/registers_reg[13][27]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.682ns  (logic 0.580ns (7.550%)  route 7.102ns (92.450%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 14.906 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.711     5.313    nexys4_inst/clk_IBUF_BUFG
    SLICE_X87Y113        FDRE                                         r  nexys4_inst/component_rx_receiver_message_reg_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y113        FDRE (Prop_fdre_C_Q)         0.456     5.769 r  nexys4_inst/component_rx_receiver_message_reg_reg[64]/Q
                         net (fo=20, routed)          1.997     7.767    nexys4_inst/controller_cmd_opcode[0]
    SLICE_X84Y107        LUT6 (Prop_lut6_I0_O)        0.124     7.891 f  nexys4_inst/registers[15][4]_i_1/O
                         net (fo=123, routed)         5.105    12.996    wrapper_inst/mmap_mips_register_file_inst/AR[0]
    SLICE_X70Y128        FDCE                                         f  wrapper_inst/mmap_mips_register_file_inst/registers_reg[13][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.484    14.906    wrapper_inst/mmap_mips_register_file_inst/clk_IBUF_BUFG
    SLICE_X70Y128        FDCE                                         r  wrapper_inst/mmap_mips_register_file_inst/registers_reg[13][27]/C
                         clock pessimism              0.259    15.165    
                         clock uncertainty           -0.035    15.130    
    SLICE_X70Y128        FDCE (Recov_fdce_C_CLR)     -0.319    14.811    wrapper_inst/mmap_mips_register_file_inst/registers_reg[13][27]
  -------------------------------------------------------------------
                         required time                         14.811    
                         arrival time                         -12.996    
  -------------------------------------------------------------------
                         slack                                  1.815    

Slack (MET) :             1.828ns  (required time - arrival time)
  Source:                 nexys4_inst/component_rx_receiver_message_reg_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper_inst/mmap_mips_register_file_inst/registers_reg[9][16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.756ns  (logic 0.580ns (7.478%)  route 7.176ns (92.522%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.992ns = ( 14.992 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.711     5.313    nexys4_inst/clk_IBUF_BUFG
    SLICE_X87Y113        FDRE                                         r  nexys4_inst/component_rx_receiver_message_reg_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y113        FDRE (Prop_fdre_C_Q)         0.456     5.769 r  nexys4_inst/component_rx_receiver_message_reg_reg[64]/Q
                         net (fo=20, routed)          1.997     7.767    nexys4_inst/controller_cmd_opcode[0]
    SLICE_X84Y107        LUT6 (Prop_lut6_I0_O)        0.124     7.891 f  nexys4_inst/registers[15][4]_i_1/O
                         net (fo=123, routed)         5.178    13.069    wrapper_inst/mmap_mips_register_file_inst/AR[0]
    SLICE_X76Y119        FDCE                                         f  wrapper_inst/mmap_mips_register_file_inst/registers_reg[9][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.570    14.992    wrapper_inst/mmap_mips_register_file_inst/clk_IBUF_BUFG
    SLICE_X76Y119        FDCE                                         r  wrapper_inst/mmap_mips_register_file_inst/registers_reg[9][16]/C
                         clock pessimism              0.259    15.251    
                         clock uncertainty           -0.035    15.216    
    SLICE_X76Y119        FDCE (Recov_fdce_C_CLR)     -0.319    14.897    wrapper_inst/mmap_mips_register_file_inst/registers_reg[9][16]
  -------------------------------------------------------------------
                         required time                         14.897    
                         arrival time                         -13.069    
  -------------------------------------------------------------------
                         slack                                  1.828    

Slack (MET) :             1.828ns  (required time - arrival time)
  Source:                 nexys4_inst/component_rx_receiver_message_reg_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper_inst/mmap_mips_register_file_inst/registers_reg[9][25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.756ns  (logic 0.580ns (7.478%)  route 7.176ns (92.522%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.992ns = ( 14.992 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.711     5.313    nexys4_inst/clk_IBUF_BUFG
    SLICE_X87Y113        FDRE                                         r  nexys4_inst/component_rx_receiver_message_reg_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y113        FDRE (Prop_fdre_C_Q)         0.456     5.769 r  nexys4_inst/component_rx_receiver_message_reg_reg[64]/Q
                         net (fo=20, routed)          1.997     7.767    nexys4_inst/controller_cmd_opcode[0]
    SLICE_X84Y107        LUT6 (Prop_lut6_I0_O)        0.124     7.891 f  nexys4_inst/registers[15][4]_i_1/O
                         net (fo=123, routed)         5.178    13.069    wrapper_inst/mmap_mips_register_file_inst/AR[0]
    SLICE_X76Y119        FDCE                                         f  wrapper_inst/mmap_mips_register_file_inst/registers_reg[9][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.570    14.992    wrapper_inst/mmap_mips_register_file_inst/clk_IBUF_BUFG
    SLICE_X76Y119        FDCE                                         r  wrapper_inst/mmap_mips_register_file_inst/registers_reg[9][25]/C
                         clock pessimism              0.259    15.251    
                         clock uncertainty           -0.035    15.216    
    SLICE_X76Y119        FDCE (Recov_fdce_C_CLR)     -0.319    14.897    wrapper_inst/mmap_mips_register_file_inst/registers_reg[9][25]
  -------------------------------------------------------------------
                         required time                         14.897    
                         arrival time                         -13.069    
  -------------------------------------------------------------------
                         slack                                  1.828    

Slack (MET) :             1.914ns  (required time - arrival time)
  Source:                 nexys4_inst/FSM_sequential_component_tx_transmitter_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper_inst/mmap_mips_register_file_inst/registers_reg[19][17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.666ns  (logic 0.704ns (9.183%)  route 6.962ns (90.817%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.992ns = ( 14.992 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.715     5.317    nexys4_inst/clk_IBUF_BUFG
    SLICE_X87Y108        FDRE                                         r  nexys4_inst/FSM_sequential_component_tx_transmitter_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y108        FDRE (Prop_fdre_C_Q)         0.456     5.773 r  nexys4_inst/FSM_sequential_component_tx_transmitter_state_reg_reg[0]/Q
                         net (fo=18, routed)          0.677     6.450    nexys4_inst/component_tx_transmitter_state_reg[0]
    SLICE_X89Y109        LUT5 (Prop_lut5_I3_O)        0.124     6.574 f  nexys4_inst/component_rx_receiver_state_reg[1]_i_5/O
                         net (fo=18, routed)          1.026     7.600    nexys4_inst/component_rx_receiver_state_reg[1]_i_5_n_0
    SLICE_X84Y107        LUT6 (Prop_lut6_I4_O)        0.124     7.724 f  nexys4_inst/registers[21][31]_i_2/O
                         net (fo=123, routed)         5.259    12.983    wrapper_inst/mmap_mips_register_file_inst/AR[1]
    SLICE_X76Y120        FDCE                                         f  wrapper_inst/mmap_mips_register_file_inst/registers_reg[19][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.570    14.992    wrapper_inst/mmap_mips_register_file_inst/clk_IBUF_BUFG
    SLICE_X76Y120        FDCE                                         r  wrapper_inst/mmap_mips_register_file_inst/registers_reg[19][17]/C
                         clock pessimism              0.259    15.251    
                         clock uncertainty           -0.035    15.216    
    SLICE_X76Y120        FDCE (Recov_fdce_C_CLR)     -0.319    14.897    wrapper_inst/mmap_mips_register_file_inst/registers_reg[19][17]
  -------------------------------------------------------------------
                         required time                         14.897    
                         arrival time                         -12.983    
  -------------------------------------------------------------------
                         slack                                  1.914    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.960ns  (arrival time - required time)
  Source:                 nexys4_inst/component_rx_receiver_message_reg_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper_inst/mmap_mips_register_file_inst/registers_reg[0][2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.186ns (20.138%)  route 0.738ns (79.862%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.597     1.516    nexys4_inst/clk_IBUF_BUFG
    SLICE_X87Y113        FDRE                                         r  nexys4_inst/component_rx_receiver_message_reg_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y113        FDRE (Prop_fdre_C_Q)         0.141     1.657 r  nexys4_inst/component_rx_receiver_message_reg_reg[64]/Q
                         net (fo=20, routed)          0.261     1.918    nexys4_inst/controller_cmd_opcode[0]
    SLICE_X89Y111        LUT6 (Prop_lut6_I0_O)        0.045     1.963 f  nexys4_inst/registers[2][24]_i_1/O
                         net (fo=123, routed)         0.477     2.440    wrapper_inst/mmap_mips_register_file_inst/component_rx_receiver_message_reg_reg[64]_4
    SLICE_X80Y115        FDCE                                         f  wrapper_inst/mmap_mips_register_file_inst/registers_reg[0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.861     2.027    wrapper_inst/mmap_mips_register_file_inst/clk_IBUF_BUFG
    SLICE_X80Y115        FDCE                                         r  wrapper_inst/mmap_mips_register_file_inst/registers_reg[0][2]/C
                         clock pessimism             -0.479     1.547    
    SLICE_X80Y115        FDCE (Remov_fdce_C_CLR)     -0.067     1.480    wrapper_inst/mmap_mips_register_file_inst/registers_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -1.480    
                         arrival time                           2.440    
  -------------------------------------------------------------------
                         slack                                  0.960    

Slack (MET) :             0.979ns  (arrival time - required time)
  Source:                 nexys4_inst/component_rx_receiver_message_reg_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper_inst/mmap_mips_register_file_inst/registers_reg[8][0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.186ns (20.248%)  route 0.733ns (79.752%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.597     1.516    nexys4_inst/clk_IBUF_BUFG
    SLICE_X89Y114        FDRE                                         r  nexys4_inst/component_rx_receiver_message_reg_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y114        FDRE (Prop_fdre_C_Q)         0.141     1.657 r  nexys4_inst/component_rx_receiver_message_reg_reg[66]/Q
                         net (fo=20, routed)          0.387     2.045    nexys4_inst/controller_cmd_opcode[2]
    SLICE_X85Y108        LUT6 (Prop_lut6_I2_O)        0.045     2.090 f  nexys4_inst/registers[10][19]_i_1/O
                         net (fo=123, routed)         0.345     2.435    wrapper_inst/mmap_mips_register_file_inst/component_rx_receiver_message_reg_reg[64]_2[0]
    SLICE_X77Y108        FDCE                                         f  wrapper_inst/mmap_mips_register_file_inst/registers_reg[8][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.863     2.028    wrapper_inst/mmap_mips_register_file_inst/clk_IBUF_BUFG
    SLICE_X77Y108        FDCE                                         r  wrapper_inst/mmap_mips_register_file_inst/registers_reg[8][0]/C
                         clock pessimism             -0.479     1.548    
    SLICE_X77Y108        FDCE (Remov_fdce_C_CLR)     -0.092     1.456    wrapper_inst/mmap_mips_register_file_inst/registers_reg[8][0]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           2.435    
  -------------------------------------------------------------------
                         slack                                  0.979    

Slack (MET) :             0.979ns  (arrival time - required time)
  Source:                 nexys4_inst/component_rx_receiver_message_reg_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper_inst/mmap_mips_register_file_inst/registers_reg[8][1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.186ns (20.248%)  route 0.733ns (79.752%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.597     1.516    nexys4_inst/clk_IBUF_BUFG
    SLICE_X89Y114        FDRE                                         r  nexys4_inst/component_rx_receiver_message_reg_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y114        FDRE (Prop_fdre_C_Q)         0.141     1.657 r  nexys4_inst/component_rx_receiver_message_reg_reg[66]/Q
                         net (fo=20, routed)          0.387     2.045    nexys4_inst/controller_cmd_opcode[2]
    SLICE_X85Y108        LUT6 (Prop_lut6_I2_O)        0.045     2.090 f  nexys4_inst/registers[10][19]_i_1/O
                         net (fo=123, routed)         0.345     2.435    wrapper_inst/mmap_mips_register_file_inst/component_rx_receiver_message_reg_reg[64]_2[0]
    SLICE_X77Y108        FDCE                                         f  wrapper_inst/mmap_mips_register_file_inst/registers_reg[8][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.863     2.028    wrapper_inst/mmap_mips_register_file_inst/clk_IBUF_BUFG
    SLICE_X77Y108        FDCE                                         r  wrapper_inst/mmap_mips_register_file_inst/registers_reg[8][1]/C
                         clock pessimism             -0.479     1.548    
    SLICE_X77Y108        FDCE (Remov_fdce_C_CLR)     -0.092     1.456    wrapper_inst/mmap_mips_register_file_inst/registers_reg[8][1]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           2.435    
  -------------------------------------------------------------------
                         slack                                  0.979    

Slack (MET) :             0.979ns  (arrival time - required time)
  Source:                 nexys4_inst/component_rx_receiver_message_reg_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper_inst/mmap_mips_register_file_inst/registers_reg[8][2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.186ns (20.248%)  route 0.733ns (79.752%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.597     1.516    nexys4_inst/clk_IBUF_BUFG
    SLICE_X89Y114        FDRE                                         r  nexys4_inst/component_rx_receiver_message_reg_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y114        FDRE (Prop_fdre_C_Q)         0.141     1.657 r  nexys4_inst/component_rx_receiver_message_reg_reg[66]/Q
                         net (fo=20, routed)          0.387     2.045    nexys4_inst/controller_cmd_opcode[2]
    SLICE_X85Y108        LUT6 (Prop_lut6_I2_O)        0.045     2.090 f  nexys4_inst/registers[10][19]_i_1/O
                         net (fo=123, routed)         0.345     2.435    wrapper_inst/mmap_mips_register_file_inst/component_rx_receiver_message_reg_reg[64]_2[0]
    SLICE_X77Y108        FDCE                                         f  wrapper_inst/mmap_mips_register_file_inst/registers_reg[8][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.863     2.028    wrapper_inst/mmap_mips_register_file_inst/clk_IBUF_BUFG
    SLICE_X77Y108        FDCE                                         r  wrapper_inst/mmap_mips_register_file_inst/registers_reg[8][2]/C
                         clock pessimism             -0.479     1.548    
    SLICE_X77Y108        FDCE (Remov_fdce_C_CLR)     -0.092     1.456    wrapper_inst/mmap_mips_register_file_inst/registers_reg[8][2]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           2.435    
  -------------------------------------------------------------------
                         slack                                  0.979    

Slack (MET) :             0.979ns  (arrival time - required time)
  Source:                 nexys4_inst/component_rx_receiver_message_reg_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper_inst/mmap_mips_register_file_inst/registers_reg[8][3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.186ns (20.248%)  route 0.733ns (79.752%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.597     1.516    nexys4_inst/clk_IBUF_BUFG
    SLICE_X89Y114        FDRE                                         r  nexys4_inst/component_rx_receiver_message_reg_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y114        FDRE (Prop_fdre_C_Q)         0.141     1.657 r  nexys4_inst/component_rx_receiver_message_reg_reg[66]/Q
                         net (fo=20, routed)          0.387     2.045    nexys4_inst/controller_cmd_opcode[2]
    SLICE_X85Y108        LUT6 (Prop_lut6_I2_O)        0.045     2.090 f  nexys4_inst/registers[10][19]_i_1/O
                         net (fo=123, routed)         0.345     2.435    wrapper_inst/mmap_mips_register_file_inst/component_rx_receiver_message_reg_reg[64]_2[0]
    SLICE_X77Y108        FDCE                                         f  wrapper_inst/mmap_mips_register_file_inst/registers_reg[8][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.863     2.028    wrapper_inst/mmap_mips_register_file_inst/clk_IBUF_BUFG
    SLICE_X77Y108        FDCE                                         r  wrapper_inst/mmap_mips_register_file_inst/registers_reg[8][3]/C
                         clock pessimism             -0.479     1.548    
    SLICE_X77Y108        FDCE (Remov_fdce_C_CLR)     -0.092     1.456    wrapper_inst/mmap_mips_register_file_inst/registers_reg[8][3]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           2.435    
  -------------------------------------------------------------------
                         slack                                  0.979    

Slack (MET) :             0.981ns  (arrival time - required time)
  Source:                 nexys4_inst/component_rx_receiver_message_reg_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper_inst/mmap_mips_register_file_inst/registers_reg[0][1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.186ns (20.201%)  route 0.735ns (79.799%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.597     1.516    nexys4_inst/clk_IBUF_BUFG
    SLICE_X87Y113        FDRE                                         r  nexys4_inst/component_rx_receiver_message_reg_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y113        FDRE (Prop_fdre_C_Q)         0.141     1.657 r  nexys4_inst/component_rx_receiver_message_reg_reg[64]/Q
                         net (fo=20, routed)          0.261     1.918    nexys4_inst/controller_cmd_opcode[0]
    SLICE_X89Y111        LUT6 (Prop_lut6_I0_O)        0.045     1.963 f  nexys4_inst/registers[2][24]_i_1/O
                         net (fo=123, routed)         0.474     2.437    wrapper_inst/mmap_mips_register_file_inst/component_rx_receiver_message_reg_reg[64]_4
    SLICE_X77Y109        FDCE                                         f  wrapper_inst/mmap_mips_register_file_inst/registers_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.863     2.028    wrapper_inst/mmap_mips_register_file_inst/clk_IBUF_BUFG
    SLICE_X77Y109        FDCE                                         r  wrapper_inst/mmap_mips_register_file_inst/registers_reg[0][1]/C
                         clock pessimism             -0.479     1.548    
    SLICE_X77Y109        FDCE (Remov_fdce_C_CLR)     -0.092     1.456    wrapper_inst/mmap_mips_register_file_inst/registers_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           2.437    
  -------------------------------------------------------------------
                         slack                                  0.981    

Slack (MET) :             0.981ns  (arrival time - required time)
  Source:                 nexys4_inst/component_rx_receiver_message_reg_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper_inst/mmap_mips_register_file_inst/registers_reg[0][3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.186ns (20.201%)  route 0.735ns (79.799%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.597     1.516    nexys4_inst/clk_IBUF_BUFG
    SLICE_X87Y113        FDRE                                         r  nexys4_inst/component_rx_receiver_message_reg_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y113        FDRE (Prop_fdre_C_Q)         0.141     1.657 r  nexys4_inst/component_rx_receiver_message_reg_reg[64]/Q
                         net (fo=20, routed)          0.261     1.918    nexys4_inst/controller_cmd_opcode[0]
    SLICE_X89Y111        LUT6 (Prop_lut6_I0_O)        0.045     1.963 f  nexys4_inst/registers[2][24]_i_1/O
                         net (fo=123, routed)         0.474     2.437    wrapper_inst/mmap_mips_register_file_inst/component_rx_receiver_message_reg_reg[64]_4
    SLICE_X77Y109        FDCE                                         f  wrapper_inst/mmap_mips_register_file_inst/registers_reg[0][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.863     2.028    wrapper_inst/mmap_mips_register_file_inst/clk_IBUF_BUFG
    SLICE_X77Y109        FDCE                                         r  wrapper_inst/mmap_mips_register_file_inst/registers_reg[0][3]/C
                         clock pessimism             -0.479     1.548    
    SLICE_X77Y109        FDCE (Remov_fdce_C_CLR)     -0.092     1.456    wrapper_inst/mmap_mips_register_file_inst/registers_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           2.437    
  -------------------------------------------------------------------
                         slack                                  0.981    

Slack (MET) :             0.992ns  (arrival time - required time)
  Source:                 nexys4_inst/component_rx_receiver_message_reg_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper_inst/mmap_mips_register_file_inst/registers_reg[26][5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.209ns (22.462%)  route 0.721ns (77.538%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.596     1.515    nexys4_inst/clk_IBUF_BUFG
    SLICE_X88Y116        FDRE                                         r  nexys4_inst/component_rx_receiver_message_reg_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y116        FDRE (Prop_fdre_C_Q)         0.164     1.679 f  nexys4_inst/component_rx_receiver_message_reg_reg[65]/Q
                         net (fo=20, routed)          0.366     2.046    nexys4_inst/controller_cmd_opcode[1]
    SLICE_X85Y108        LUT6 (Prop_lut6_I3_O)        0.045     2.091 f  nexys4_inst/registers[26][9]_i_1/O
                         net (fo=123, routed)         0.355     2.446    wrapper_inst/mmap_mips_register_file_inst/component_rx_receiver_message_reg_reg[64]_0[0]
    SLICE_X77Y112        FDCE                                         f  wrapper_inst/mmap_mips_register_file_inst/registers_reg[26][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.860     2.025    wrapper_inst/mmap_mips_register_file_inst/clk_IBUF_BUFG
    SLICE_X77Y112        FDCE                                         r  wrapper_inst/mmap_mips_register_file_inst/registers_reg[26][5]/C
                         clock pessimism             -0.479     1.545    
    SLICE_X77Y112        FDCE (Remov_fdce_C_CLR)     -0.092     1.453    wrapper_inst/mmap_mips_register_file_inst/registers_reg[26][5]
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           2.446    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             0.992ns  (arrival time - required time)
  Source:                 nexys4_inst/component_rx_receiver_message_reg_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper_inst/mmap_mips_register_file_inst/registers_reg[26][7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.209ns (22.462%)  route 0.721ns (77.538%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.596     1.515    nexys4_inst/clk_IBUF_BUFG
    SLICE_X88Y116        FDRE                                         r  nexys4_inst/component_rx_receiver_message_reg_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y116        FDRE (Prop_fdre_C_Q)         0.164     1.679 f  nexys4_inst/component_rx_receiver_message_reg_reg[65]/Q
                         net (fo=20, routed)          0.366     2.046    nexys4_inst/controller_cmd_opcode[1]
    SLICE_X85Y108        LUT6 (Prop_lut6_I3_O)        0.045     2.091 f  nexys4_inst/registers[26][9]_i_1/O
                         net (fo=123, routed)         0.355     2.446    wrapper_inst/mmap_mips_register_file_inst/component_rx_receiver_message_reg_reg[64]_0[0]
    SLICE_X77Y112        FDCE                                         f  wrapper_inst/mmap_mips_register_file_inst/registers_reg[26][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.860     2.025    wrapper_inst/mmap_mips_register_file_inst/clk_IBUF_BUFG
    SLICE_X77Y112        FDCE                                         r  wrapper_inst/mmap_mips_register_file_inst/registers_reg[26][7]/C
                         clock pessimism             -0.479     1.545    
    SLICE_X77Y112        FDCE (Remov_fdce_C_CLR)     -0.092     1.453    wrapper_inst/mmap_mips_register_file_inst/registers_reg[26][7]
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           2.446    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             0.992ns  (arrival time - required time)
  Source:                 nexys4_inst/component_rx_receiver_message_reg_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper_inst/mmap_mips_register_file_inst/registers_reg[26][9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.209ns (22.462%)  route 0.721ns (77.538%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.596     1.515    nexys4_inst/clk_IBUF_BUFG
    SLICE_X88Y116        FDRE                                         r  nexys4_inst/component_rx_receiver_message_reg_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y116        FDRE (Prop_fdre_C_Q)         0.164     1.679 f  nexys4_inst/component_rx_receiver_message_reg_reg[65]/Q
                         net (fo=20, routed)          0.366     2.046    nexys4_inst/controller_cmd_opcode[1]
    SLICE_X85Y108        LUT6 (Prop_lut6_I3_O)        0.045     2.091 f  nexys4_inst/registers[26][9]_i_1/O
                         net (fo=123, routed)         0.355     2.446    wrapper_inst/mmap_mips_register_file_inst/component_rx_receiver_message_reg_reg[64]_0[0]
    SLICE_X77Y112        FDCE                                         f  wrapper_inst/mmap_mips_register_file_inst/registers_reg[26][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.860     2.025    wrapper_inst/mmap_mips_register_file_inst/clk_IBUF_BUFG
    SLICE_X77Y112        FDCE                                         r  wrapper_inst/mmap_mips_register_file_inst/registers_reg[26][9]/C
                         clock pessimism             -0.479     1.545    
    SLICE_X77Y112        FDCE (Remov_fdce_C_CLR)     -0.092     1.453    wrapper_inst/mmap_mips_register_file_inst/registers_reg[26][9]
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           2.446    
  -------------------------------------------------------------------
                         slack                                  0.992    





