vendor_name = ModelSim
source_file = 1, C:/Users/Administrator/Desktop/s1111452_lab08/s1111452_lab08_2/lab08.vhd
source_file = 1, C:/Users/Administrator/Desktop/s1111452_lab08/s1111452_lab08_2/test.v
source_file = 1, C:/Users/Administrator/Desktop/s1111452_lab08/s1111452_lab08_2/db/lab08.cbx.xml
source_file = 1, c:/altera/91sp2/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/91sp2/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/91sp2/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/91sp2/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = lab08
instance = comp, \Q[0]~output , Q[0]~output, lab08, 1
instance = comp, \Q[1]~output , Q[1]~output, lab08, 1
instance = comp, \clk~input , clk~input, lab08, 1
instance = comp, \clk~inputclkctrl , clk~inputclkctrl, lab08, 1
instance = comp, \count[0]~1 , count[0]~1, lab08, 1
instance = comp, \clrn~input , clrn~input, lab08, 1
instance = comp, \clrn~inputclkctrl , clrn~inputclkctrl, lab08, 1
instance = comp, \count[0] , count[0], lab08, 1
instance = comp, \count[1]~0 , count[1]~0, lab08, 1
instance = comp, \count[1] , count[1], lab08, 1
