// Seed: 805080286
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  supply1 id_3;
  always $display(1, id_2, id_3);
  wire id_4 = id_1;
  wire id_5;
endmodule
module module_1 (
    input wand id_0,
    output supply1 id_1,
    input wor id_2,
    output wor id_3,
    input wor id_4
);
  genvar id_6;
  reg id_7;
  module_0(
      id_6, id_6
  );
  reg id_8 = id_8, id_9;
  assign id_6 = 1;
  always_latch begin
    id_7 <= id_7;
  end
  assign id_7 = id_9;
endmodule
