// Seed: 3619297122
module module_0;
  always $display(1);
  supply0 id_1;
  always #1 disable id_2;
  supply1 id_3;
  supply1 id_4 = id_2.id_4 == 1;
  assign id_3 = 1;
  id_5 :
  assert property (@(negedge (1) or 1 == 1) id_1)
  else;
  wire id_6, id_7;
endmodule
module module_1 (
    output logic id_0,
    input uwire id_1,
    input wire id_2,
    input tri0 id_3,
    input supply1 id_4,
    input wor id_5,
    input wor id_6,
    input tri0 id_7,
    input tri1 id_8,
    output wire id_9,
    input wire id_10,
    output supply1 id_11,
    output tri1 id_12,
    inout logic id_13,
    input tri1 id_14,
    input wor id_15,
    input wor id_16,
    output uwire id_17,
    input tri1 id_18,
    input tri id_19,
    input wor id_20,
    input tri1 id_21,
    output tri0 id_22
);
  always id_0 <= id_13;
  module_0();
endmodule
