Cadence Genus(TM) Synthesis Solution.
Copyright 2022 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[20:44:56.206249] Configured Lic search path (21.01-s002): 5280@ip-10-0-87-58.eu-central-1.compute.internal

Version: 21.15-s080_1, built Fri Sep 23 05:57:55 PDT 2022
Options: 
Date:    Thu Aug 08 20:44:56 2024
Host:    ip-10-0-112-224.eu-central-1.compute.internal (x86_64 w/Linux 4.14.336-255.557.amzn2.x86_64) (1core*2cpus*1physical cpu*AMD EPYC 7571 512KB) (7896820KB)
PID:     21656
OS:      CentOS Linux release 7.9.2009 (Core)

*** Stack limited to 512 MB. This run may fail due to lack of stack space. ***


[20:44:56.259169] Periodic Lic check successful
[20:44:56.259186] Feature usage summary:
[20:44:56.259187] Genus_Synthesis
Checking out license: Genus_Synthesis


***********************************************************************************************************
***********************************************************************************************************



Loading tool scripts...
Finished loading tool scripts (16 seconds elapsed).

WARNING: This version of the tool is 685 days old.
@genus:root: 1> source ../scripts/genus_kmer_buffer.tcl
Sourcing '../scripts/genus_kmer_buffer.tcl' (Thu Aug 08 20:45:54 UTC 2024)...
#@ Begin verbose source ../scripts/genus_kmer_buffer.tcl
@file(genus_kmer_buffer.tcl) 2: set debug_file "debug.txt"
@file(genus_kmer_buffer.tcl) 3: set design(TOPLEVEL) "proj_kmer_buffer" 
@file(genus_kmer_buffer.tcl) 4: set runtype "synthesis"
@file(genus_kmer_buffer.tcl) 7: set mmmc_or_simple "simple"; # "simple" - using "read_libs"
@file(genus_kmer_buffer.tcl) 9: set phys_synth_type "lef" ;  # "none"   - don't read any physical data
@file(genus_kmer_buffer.tcl) 15: source ../scripts/procedures.tcl -quiet
@file(genus_kmer_buffer.tcl) 16: enics_start_stage "start"
*****************************************
*****************************************
**   ENICSINFO: Starting stage start   **
*****************************************
*****************************************
ENICSINFO: Current time is: 08/08/2024 20:45
ENICSINFO: This session is running on Hostname : ip-10-0-112-224.eu-central-1.compute.internal
ENICSINFO: The log file is genus.log53 and the command file is genus.cmd53
ENICSINFO: ----------------------------------
@file(genus_kmer_buffer.tcl) 20: source ../inputs/$design(TOPLEVEL).defines -quiet
@file(genus_kmer_buffer.tcl) 23: source ../inputs/libraries.$TECHNOLOGY.tcl -quiet
  Setting attribute of root '/': 'design_process_node' = 65
@file(genus_kmer_buffer.tcl) 24: source ../inputs/libraries.$SC_TECHNOLOGY.tcl -quiet
  Setting attribute of root '/': 'route_design_with_via_in_pin' = true
@file(genus_kmer_buffer.tcl) 25: source ../inputs/libraries.$SRAM_TECHNOLOGY.tcl -quiet
@file(genus_kmer_buffer.tcl) 26: if {$design(FULLCHIP_OR_MACRO)=="FULLCHIP"} {
    source ../inputs/libraries.$IO_TECHNOLOGY.tcl -quiet
}
@file(genus_kmer_buffer.tcl) 34: set df [open $debug_file a]
@file(genus_kmer_buffer.tcl) 35: puts $df "\n******************************************"
@file(genus_kmer_buffer.tcl) 36: puts $df "* Debug values after everything was loaded *"
@file(genus_kmer_buffer.tcl) 37: puts $df "******************************************"
@file(genus_kmer_buffer.tcl) 38: foreach dic {paths tech tech_files design} {
    foreach key [array names $dic] {
        puts $df "${dic}(${key}) = \t[set ${dic}([set key])]"
    }
}
@file(genus_kmer_buffer.tcl) 44: close $df
@file(genus_kmer_buffer.tcl) 50: set_db source_verbose true ; # Sourcing files will be reported as verbose
  Setting attribute of root '/': 'source_verbose' = true
@file(genus_kmer_buffer.tcl) 51: set_db information_level 9 ; # The log file will report everything
  Setting attribute of root '/': 'information_level' = 9
@file(genus_kmer_buffer.tcl) 52: suppress_messages "PHYS-90"
  Setting attribute of message 'PHYS-90': 'max_print' = 0
@file(genus_kmer_buffer.tcl) 57: enics_start_stage "init_design"
***********************************************
***********************************************
**   ENICSINFO: Starting stage init_design   **
***********************************************
***********************************************
ENICSINFO: Current time is: 08/08/2024 20:45
ENICSINFO: ----------------------------------
@file(genus_kmer_buffer.tcl) 59: if {$mmmc_or_simple=="mmmc"} {
    read_mmmc $design(mmmc_view_file)
} else {
    set_db init_lib_search_path $paths(LIB_paths) 
    suppress_messages $tech(SC_LIB_SUPPRESS_MESSAGES_GENUS)
    read_libs $tech_files(ALL_WC_LIBS)
}
  Setting attribute of root '/': 'init_lib_search_path' = /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_rvt/r0p0/lib/ /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lib/ /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lib/
  Setting attribute of message 'LBR-9': 'max_print' = 0
  Setting attribute of message 'LBR-76': 'max_print' = 0
  Setting attribute of message 'LBR-40': 'max_print' = 0
  Setting attribute of message 'LBR-436': 'max_print' = 0
  Setting attribute of message 'LBR-170': 'max_print' = 0

Threads Configured:2

  Message Summary for Library all 3 libraries:
  ********************************************
  An unsupported construct was detected in this library. [LBR-40]: 258
  ********************************************
 
            Reading file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_rvt/r0p0/lib/sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib'
            Reading file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lib/sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c.lib'
            Reading file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lib/sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c.lib'
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c.lib'.
@file(genus_kmer_buffer.tcl) 67: suppress_messages "LBR-415"
  Setting attribute of message 'LBR-415': 'max_print' = 0
@file(genus_kmer_buffer.tcl) 72: if {$phys_synth_type == "none"} {
   enics_message "Physical Synthesis is disabled"
   read_qrc $tech_files(QRCTECH_FILE_WC)
} else {
    suppress_messages $tech(SC_LEF_SUPPRESS_MESSAGES_GENUS)
    read_physical -lef $tech_files(ALL_LEFS)
    if {$phys_synth_type == "floorplan"} { 
        # You need to read a .def file for the floorplan to enable physical synthesis 
        read_def $design(floorplan_def)
    }
}
  Setting attribute of message 'PHYS-279': 'max_print' = 0
  Setting attribute of message 'PHYS-129': 'max_print' = 0
  Setting attribute of message 'PHYS-15': 'max_print' = 0
  Setting attribute of message 'PHYS-12': 'max_print' = 0
  Setting attribute of message 'LBR-162': 'max_print' = 0
  Setting attribute of message 'LBR-155': 'max_print' = 0
Warning : Site already defined before, duplicated site will be ignored. [PHYS-106]
        : Site 'sc9_cln65lp' read already, this site in file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lef/sc9_cln65lp_base_lvt.lef' is ignored.
Warning : Site already defined before, duplicated site will be ignored. [PHYS-106]
        : Site 'sc9_cln65lp' read already, this site in file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lef/sc9_cln65lp_base_hvt.lef' is ignored.

  According to lef_library, there are total 10 routing layers [ V(5) / H(5) ]

Info    : Setting the maximum print count of this message to 10 if information_level is less than 9. [LBR-161]
        : To print all the warning messages, set the information_level to 9.
  Libraries have 1950 usable logic and 582 usable sequential lib-cells.
@file(genus_kmer_buffer.tcl) 87: enics_start_stage "read_rtl"
********************************************
********************************************
**   ENICSINFO: Starting stage read_rtl   **
********************************************
********************************************
ENICSINFO: Current time is: 08/08/2024 20:46
ENICSINFO: ----------------------------------
@file(genus_kmer_buffer.tcl) 89: set_db init_hdl_search_path $design(hdl_search_paths)
  Setting attribute of root '/': 'init_hdl_search_path' = . /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl
@file(genus_kmer_buffer.tcl) 90: set_db hdl_language v2001 -quiet
@file(genus_kmer_buffer.tcl) 93: suppress_messages "CDFG-250"
  Setting attribute of message 'CDFG-250': 'max_print' = 0
@file(genus_kmer_buffer.tcl) 95: suppress_messages "CWD-19 CWD-36"
  Setting attribute of message 'CWD-19': 'max_print' = 0
  Setting attribute of message 'CWD-36': 'max_print' = 0
@file(genus_kmer_buffer.tcl) 97: suppress_messages "CDFG-771"
  Setting attribute of message 'CDFG-771': 'max_print' = 0
@file(genus_kmer_buffer.tcl) 98: read_hdl -language sv -f $design(read_hdl_list)
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_counter.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_kmer_buffer.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_extender.sv'
@file(genus_kmer_buffer.tcl) 103: enics_start_stage "elaborate"
*********************************************
*********************************************
**   ENICSINFO: Starting stage elaborate   **
*********************************************
*********************************************
ENICSINFO: Current time is: 08/08/2024 20:46
ENICSINFO: ----------------------------------
@file(genus_kmer_buffer.tcl) 105: set_db hdl_track_filename_row_col true -quiet; # helps with debug
Info   : Enabled hdl_track_filename_row_col attribute.
       : Setting this attribute to 'true' can have an impact on the run time. Use this attribute only when filename, line number, and column information are needed in reports.
@file(genus_kmer_buffer.tcl) 106: set_db lp_insert_clock_gating true 
  Setting attribute of root '/': 'lp_insert_clock_gating' = true
@file(genus_kmer_buffer.tcl) 108: elaborate $design(TOPLEVEL) ;#-update
                  INLINE_INFO: Skipping marking small hierarchies inline as the variable 'hdl_dissolve_primitive_instance_hierarchy_threshold' has not been set to a positive value.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'proj_kmer_buffer' from file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_kmer_buffer.sv'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'proj_kmer_buffer' with default parameters value.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'k_rotated' [32] doesn't match the width of right hand side [33] in assignment in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_kmer_buffer.sv' on line 94.
        : Review and make sure the mismatch is unintentional. Genus can possibly issue bitwidth mismatch warning for explicit assignments present in RTL as-well-as for implicit assignments inferred by the tool. For example, in case of enum declaration without value, the tool will implicitly assign value to the enum variables. It also issues the warning for any bitwidth mismatch that appears in this implicit assignment.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'key_rotated' [32] doesn't match the width of right hand side [33] in assignment in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_kmer_buffer.sv' on line 98.
Info    : Skipping an invalid binding for a subprogram call. [CWD-21]
        : The binding 'hdl_bind:CW/CW_mult_unsigned/b1' is invalid for the call to synthetic operator 'MULT_UNS_OP' (pin widths: A=32 B=3 Z=32) at line 103 in the file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_kmer_buffer.sv' because the 'avoid' attribute on the binding is set to 'true'.
Info    : Skipping an invalid binding for a subprogram call. [CWD-21]
        : The binding 'hdl_bind:CW/CW_mult_unsigned/b1' is invalid for the call to synthetic operator 'MULT_UNS_OP' (pin widths: A=32 B=29 Z=32) at line 95 in the file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_kmer_buffer.sv' because the 'avoid' attribute on the binding is set to 'true'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'proj_kmer_buffer'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         0.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: proj_kmer_buffer, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: proj_kmer_buffer, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_elab
---------------------------------------------------------
| Transform          | Accepts | Rejects | Runtime (ms) | 
---------------------------------------------------------
| hlo_clip_mux_input |       0 |       0 |         0.00 | 
| hlo_clip           |       0 |       0 |         0.00 | 
---------------------------------------------------------
        Computing net loads.
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
@file(genus_kmer_buffer.tcl) 110: enics_start_stage "post_elaboration"
****************************************************
****************************************************
**   ENICSINFO: Starting stage post_elaboration   **
****************************************************
****************************************************
ENICSINFO: Current time is: 08/08/2024 20:46
ENICSINFO: ----------------------------------
@file(genus_kmer_buffer.tcl) 112: check_design -unresolved


 	 Check Design Report (c)
	 ------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'proj_kmer_buffer'

No empty modules in design 'proj_kmer_buffer'

  Done Checking the design.
@file(genus_kmer_buffer.tcl) 113: check_design -all > $design(synthesis_reports)/post_elaboration/check_design_post_elab.rpt

@file(genus_kmer_buffer.tcl) 114: if {[check_design -status]} {
    Puts "ENICSINFO: ############# There is an issue with check_design. You better look at it! ###########"
}
@file(genus_kmer_buffer.tcl) 118: write_design -base_name $design(export_dir)/post_elaboartion/$design(TOPLEVEL)
(write_design): Writing Genus content. Constraint interface is 'smsc'
Warning : The design is not fully mapped. [PHYS-93]
        : The original design intent derived from the RTL may no longer be available upon restoration.
Exporting design data for 'proj_kmer_buffer' to /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/post_elaboartion/proj_kmer_buffer...
%# Begin write_design (08/08 20:46:18, mem=4900.68M)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   write_design
File /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/post_elaboartion/proj_kmer_buffer.mmmc.tcl has been written.
Info    : Multimode clock gating check is disabled. [TIM-1000]
Finished SDC export (command execution time mm:ss (real) = 00:02).
Info: file /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/post_elaboartion/proj_kmer_buffer.default_emulate_constraint_mode.sdc has been written
Info: file /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/post_elaboartion/proj_kmer_buffer.default_emulate_constraint_mode.sdc has been written
** To load the database source /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/post_elaboartion/proj_kmer_buffer.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'proj_kmer_buffer' (command execution time mm:ss cpu = 00:00, real = 00:03).
.
%# End write_design (08/08 20:46:21, total cpu=08:00:00, real=08:00:03, peak res=785.50M, current mem=4905.68M)
@file(genus_kmer_buffer.tcl) 126: set_db detailed_sdc_messages true ; # helps read_sdc debug
  Setting attribute of root '/': 'detailed_sdc_messages' = true
@file(genus_kmer_buffer.tcl) 127: read_sdc $design(functional_sdc) -stop_on_errors 
            Reading file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../inputs/proj_kmer_buffer.sdc'
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      4 , failed      0 (runtime  0.00)
 "all_outputs"              - successful      3 , failed      0 (runtime  0.00)
 "create_clock"             - successful      1 , failed      0 (runtime  0.01)
 "current_design"           - successful      2 , failed      0 (runtime  0.01)
 "get_lib_pins"             - successful      1 , failed      0 (runtime  0.02)
 "get_ports"                - successful      3 , failed      0 (runtime  0.01)
 "remove_from_collection"   - successful      1 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      1 , failed      0 (runtime  0.01)
 "set_driving_cell"         - successful      1 , failed      0 (runtime  0.01)
 "set_ideal_network"        - successful      2 , failed      0 (runtime  0.01)
 "set_input_delay"          - successful      1 , failed      0 (runtime  0.01)
 "set_input_transition"     - successful      1 , failed      0 (runtime  0.01)
 "set_load"                 - successful      1 , failed      0 (runtime  0.01)
 "set_max_delay"            - successful      1 , failed      0 (runtime  0.01)
 "set_max_fanout"           - successful      1 , failed      0 (runtime  0.00)
 "set_max_transition"       - successful      1 , failed      0 (runtime  0.01)
 "set_output_delay"         - successful      1 , failed      0 (runtime  0.00)
read_sdc completed in 00:00:00 (hh:mm:ss)
@file(genus_kmer_buffer.tcl) 128: check_timing_intent
        Computing net loads.
        Tracing clock networks.
Info    : Multimode clock gating check is disabled. [TIM-1000]
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 08 2024  08:46:21 pm
  Module:                 proj_kmer_buffer
  Technology libraries:   sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 1
                          sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 1
                          sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c 1
                          physical_cells 
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                     0
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           0
 Outputs without clocked external delays                          0
 Inputs without external driver/transition                        0
 Outputs without external load                                    0
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:          0

@file(genus_kmer_buffer.tcl) 129: check_timing_intent -verbose > $design(synthesis_reports)/post_elaboration/check_timing_post_elab.rpt
@file(genus_kmer_buffer.tcl) 134: enics_default_cost_groups
@file(genus_kmer_buffer.tcl) 135: enics_report_timing $design(synthesis_reports)
  Setting attribute of root '/': 'timing_report_fields' = timing_point flags arc edge cell fanout transition delay arrival
        Computing arrivals and requireds.
@file(genus_kmer_buffer.tcl) 142: set_db [get_db design:$design(TOPLEVEL)] .lp_clock_gating_min_flops 8
  Setting attribute of design 'proj_kmer_buffer': 'lp_clock_gating_min_flops' = 8
@file(genus_kmer_buffer.tcl) 143: set_db [get_db design:$design(TOPLEVEL)] .lp_clock_gating_style latch 
  Setting attribute of design 'proj_kmer_buffer': 'lp_clock_gating_style' = latch
@file(genus_kmer_buffer.tcl) 148: enics_start_stage "synthesis"
*********************************************
*********************************************
**   ENICSINFO: Starting stage synthesis   **
*********************************************
*********************************************
ENICSINFO: Current time is: 08/08/2024 20:46
ENICSINFO: ----------------------------------
@file(genus_kmer_buffer.tcl) 151: set_db syn_generic_effort low
  Setting attribute of root '/': 'syn_generic_effort' = low
@file(genus_kmer_buffer.tcl) 152: set_db syn_map_effort low
  Setting attribute of root '/': 'syn_map_effort' = low
@file(genus_kmer_buffer.tcl) 153: set_db syn_opt_effort low
  Setting attribute of root '/': 'syn_opt_effort' = low
@file(genus_kmer_buffer.tcl) 154: suppress_messages "ST-110 ST-112"
  Setting attribute of message 'ST-110': 'max_print' = 0
  Setting attribute of message 'ST-112': 'max_print' = 0
@file(genus_kmer_buffer.tcl) 156: if {$phys_synth_type == "floorplan"} {
    # Synthesize to generics and place generics in floorplan
    enics_start_stage "syn_generic"
    syn_generic -physical
    # Map to technology
    enics_start_stage "technology_mapping"
    syn_map -physical
    enics_report_timing $design(synthesis_reports) 
    # Post synthesis optimization
    enics_start_stage "post_syn_opt"
    syn_opt -physical
} else {
    # Synthesize to generics (non physical-aware)
    enics_start_stage "syn_generic"
    syn_generic 
    # Map to technology (non physical-aware)
    enics_start_stage "technology_mapping"
    syn_map 
    enics_report_timing $design(synthesis_reports)
    enics_start_stage "post_syn_opt"
    if {$phys_synth_type == "lef"} {
        syn_opt
    } else {
        syn_opt
    }
}
***********************************************
***********************************************
**   ENICSINFO: Starting stage syn_generic   **
***********************************************
***********************************************
ENICSINFO: Current time is: 08/08/2024 20:46
ENICSINFO: ----------------------------------
      Running additional step before syn_gen...


Stage: pre_early_cg
------------------------------------------------
| Transform | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------
------------------------------------------------
##Generic Timing Info for library domain: _default_ typical gate delay: 100.2 ps std_slew: 29.9 ps std_load: 3.8 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: proj_kmer_buffer, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         1.00 | 
------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'proj_kmer_buffer' to generic gates using 'low' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:51(00:01:24) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:46:29 (Aug08) |  795.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
TNS Restructuring config: no_value at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: proj_kmer_buffer, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.002s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         2.00 | 
------------------------------------------------------
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: proj_kmer_buffer, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         0.00 | 
------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: pre_hlo_rtlopt
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: proj_kmer_buffer, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 3, runtime: 0.008s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: proj_kmer_buffer, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: proj_kmer_buffer, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: proj_kmer_buffer, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: proj_kmer_buffer, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: proj_kmer_buffer, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: proj_kmer_buffer, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: proj_kmer_buffer, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.008s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: proj_kmer_buffer, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: proj_kmer_buffer, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common select mux optimization [v1.0] (stage: pre_rtlopt, startdef: proj_kmer_buffer, recur: true)
Completed common select mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: proj_kmer_buffer, recur: true)
Completed identity transform (accepts: 0, rejects: 1, runtime: 0.000s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: proj_kmer_buffer, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: proj_kmer_buffer, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: proj_kmer_buffer, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.001s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: proj_kmer_buffer, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.000s)
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: proj_kmer_buffer, recur: true)
Completed datapath recasting (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: proj_kmer_buffer, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: proj_kmer_buffer, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_rtlopt
----------------------------------------------------------------
| Transform                 | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------------
| hlo_infer_macro           |       0 |       3 |         8.00 | 
| hlo_decode_mux_sandwich   |       0 |       0 |         0.00 | 
| hlo_mux_decode            |       0 |       0 |         0.00 | 
| hlo_chop_mux              |       0 |       0 |         0.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         0.00 | 
| hlo_mux_consolidation     |       0 |       0 |         0.00 | 
| hlo_constant_mux_opt      |       0 |       0 |         1.00 | 
| hlo_inequality_transform  |       0 |       0 |         8.00 | 
| hlo_reconv_opt            |       0 |       0 |         0.00 | 
| hlo_restructure           |       0 |       0 |         0.00 | 
| hlo_common_select_muxopto |       0 |       0 |         0.00 | 
| hlo_identity_transform    |       0 |       1 |         0.00 | 
| hlo_reduce_operator_chain |       0 |       0 |         0.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         0.00 | 
| hlo_mux_consolidation     |       0 |       0 |         1.00 | 
| hlo_optimize_datapath     |       0 |       0 |         0.00 | 
| hlo_datapath_recast       |       0 |       0 |         0.00 | 
| hlo_clip_mux_input        |       0 |       0 |         0.00 | 
| hlo_clip                  |       0 |       0 |         0.00 | 
----------------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_hlo_rtlopt
--------------------------------------------------
| Trick       | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------
| ume_runtime |       0 |       0 |         0.00 | 
--------------------------------------------------
Number of big hc bmuxes before = 0
              Info: total 2 bmuxes found, 2 are converted to onehot form, and 0 are kept as binary form
Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'proj_kmer_buffer'.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'proj_kmer_buffer'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_1'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
    MaxCSA: weighted_instance_count is 1088 
Info    : Skipping an invalid binding for a subprogram call. [CWD-21]
        : The binding 'hdl_bind:CW/CW_mult_signed/b1' is invalid for the call to synthetic operator 'MULT_TC_OP' (pin widths: A=32 B=32 Z=32) because the 'avoid' attribute on the binding is set to 'true'.
MaxCSA: Successfully built Maximal CSA Expression Expr0
    MaxCSA: weighted_instance_count is 1152 
Info    : Skipping an invalid binding for a subprogram call. [CWD-21]
        : The binding 'hdl_bind:CW/CW_mult_signed/b1' is invalid for the call to synthetic operator 'MULT_TC_OP' (pin widths: A=32 B=32 Z=32) because the 'avoid' attribute on the binding is set to 'true'.
MaxCSA: Successfully built Maximal CSA Expression Expr1
Info    : Skipping an invalid binding for a subprogram call. [CWD-21]
        : The binding 'hdl_bind:CW/CW_mult_signed/b1' is invalid for the call to synthetic operator 'MULT_TC_OP' (pin widths: A=32 B=4 Z=32) because the 'avoid' attribute on the binding is set to 'true'.
      Timing mult_unsigned_const_350...
        Done timing mult_unsigned_const_350.
      Timing csa_tree...
        Done timing csa_tree.
      Timing add_signed_carry...
        Done timing add_signed_carry.
      Timing csa_tree_575...
        Done timing csa_tree_575.
      Timing add_unsigned_carry...
        Done timing add_unsigned_carry.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_1_c1' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_1_c2' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_1_c3' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_1_c4' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_1_c5' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_1_c6' to a form more suitable for further optimization.
CDN_DP_region_0_1 level = 0 loads = 0 drivers = 0
CDN_DP_region_0_1_c0 in proj_kmer_buffer: area: 31538197530 ,dp = 4 mux = 0 sg = slow         worst_clk_period: -1.0000 
    wns: 21496  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  542167  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_0_1_c1 in proj_kmer_buffer: area: 30694052466 ,dp = 2 mux = 0 sg = fast         worst_clk_period: -1.0000 
    wns: 18715  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  411938  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c2 in proj_kmer_buffer: area: 30694052466 ,dp = 2 mux = 0 sg = very_slow    worst_clk_period: -1.0000 
    wns: 18715  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  411938  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c3 in proj_kmer_buffer: area: 30694052466 ,dp = 2 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 18715  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  411938  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c4 in proj_kmer_buffer: area: 30694052466 ,dp = 2 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 18715  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  411938  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c5 in proj_kmer_buffer: area: 30694052466 ,dp = 2 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 18715  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  411938  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c6 in proj_kmer_buffer: area: 30694052466 ,dp = 2 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 18715  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  411938  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c7 in proj_kmer_buffer: area: 30709684782 ,dp = 2 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 18715  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  411938  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

Best config: CDN_DP_region_0_1_c6 in proj_kmer_buffer: area: 30694052466 ,dp = 2 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 18715  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  411938  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 30694052466.  Fastest config wns;  18715
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_1_c6)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area      31538197530        30694052466        30694052466        30694052466        30694052466        30694052466        30694052466        30709684782  
##>            WNS         -2149.60           -1871.50           -1871.50           -1871.50           -1871.50           -1871.50           -1871.50           -1871.50  
##>            TNS           542167             411938             411938             411938             411938             411938             411938             411938  
##>    Num Rewrite                0                  1                  1                  1                  1                  1                  1                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  1                  0                  0                  0                  0                  0                  4  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_1_c6
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START            31538197530 (      )    107372032.80 (        )             0 (        )              
##> datapath_rewrite_one_def       START            31538197530 ( +0.00)    107372032.80 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START            31538197530 ( +0.00)    107372032.80 (   +0.00)             0 (       0)              
##>                                  END            31538197530 ( +0.00)    107372032.80 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            31538197530 ( +0.00)    107372032.80 (   +0.00)             0 (       0)              
##>                                  END            31538197530 ( +0.00)    107372032.80 (   +0.00)             0 (       0)           0  
##>                                  END            31538197530 ( +0.00)    107372032.80 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START            31538197530 ( +0.00)    107372032.80 (   +0.00)             0 (       0)              
##>                                  END            31538197530 ( +0.00)    107372032.80 (   +0.00)             0 (       0)           0  
##> csa_opto                       START            31538197530 ( +0.00)    214748364.70 (+107376331.90)             0 (       0)              
##>                                  END            30967617996 ( -1.81)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            30967617996 ( -1.81)    214748364.70 (+107376331.90)             0 (       0)           0  
##>canonicalize_by_names           START            30967617996 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30967617996 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START            30967617996 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> rewrite                        START            30967617996 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              (a,ar) csa_add_and_inc_v2 --> csa_add_ci
##>                                  END            30694052466 ( -0.88)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            30694052466 ( -0.88)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>create_score                    START            30694052466 ( +0.00)    -1871.50 (-214750236.20)        411938 (  411938)              
##>                                  END            30694052466 ( +0.00)    -1871.50 (   +0.00)        411938 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_1_c6
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 6 for module 'CDN_DP_region_0_1_c6'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(1), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
    MaxCSA: weighted_instance_count is 8 
MaxCSA: Successfully built Maximal CSA Expression Expr2
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_0_c7' to a form more suitable for further optimization.
      Timing increment_unsigned...
        Done timing increment_unsigned.
      Timing increment_unsigned_2151...
        Done timing increment_unsigned_2151.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_0_c1' to a form more suitable for further optimization.
      Timing increment_unsigned_2158...
        Done timing increment_unsigned_2158.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_0_c2' to a form more suitable for further optimization.
      Timing increment_unsigned_2165...
        Done timing increment_unsigned_2165.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_0_c3' to a form more suitable for further optimization.
      Timing increment_unsigned_2172...
        Done timing increment_unsigned_2172.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_0_c4' to a form more suitable for further optimization.
      Timing increment_unsigned_2179...
        Done timing increment_unsigned_2179.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_0_c5' to a form more suitable for further optimization.
      Timing increment_unsigned_2186...
        Done timing increment_unsigned_2186.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_0_c6' to a form more suitable for further optimization.
      Timing increment_unsigned_2193...
        Done timing increment_unsigned_2193.
CDN_DP_region_0_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_0_0_c0 in proj_kmer_buffer: area: 328278636 ,dp = 1 mux = 2 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_0_0_c1 in proj_kmer_buffer: area: 187587792 ,dp = 1 mux = 1 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c2 in proj_kmer_buffer: area: 187587792 ,dp = 1 mux = 1 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c3 in proj_kmer_buffer: area: 187587792 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c4 in proj_kmer_buffer: area: 187587792 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c5 in proj_kmer_buffer: area: 187587792 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c6 in proj_kmer_buffer: area: 187587792 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c7 in proj_kmer_buffer: area: 187587792 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
Best config: CDN_DP_region_0_0_c7 in proj_kmer_buffer: area: 187587792 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 187587792.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area        328278636          187587792          187587792          187587792          187587792          187587792          187587792          187587792  
##>            WNS          +504.40            +421.10            +421.10            +421.10            +421.10            +421.10            +421.10            +421.10  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  1                  1                  1                  1                  1                  1                  1  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_0_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START              328278636 (      )      504.40 (        )             0 (        )              
##> rewrite                        START              445521006 (+35.71)      431.50 (  -72.90)             0 (       0)              (a,ar) Expr2_from --> Expr2_to
##>                                  END              656557272 (+47.37)      431.50 (   +0.00)             0 (       0)           0  
##>                                  END              328278636 ( +0.00)      504.40 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START              328278636 ( +0.00)      504.40 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START              328278636 ( +0.00)      504.40 (   +0.00)             0 (       0)              
##>  rewrite                       START              328278636 ( +0.00)      504.40 (   +0.00)             0 (       0)              (a,csaa) inc_with_select_version3 --> inc_inv_ci
##>                                  END              234484740 (-28.57)      313.70 ( -190.70)             0 (       0)           0  
##>                                  END              234484740 (-28.57)      313.70 ( -190.70)             0 (       0)           0  
##> speculate_in_gdef              START              234484740 ( +0.00)      313.70 (   +0.00)             0 (       0)              
##>  pre_speculate_mux_merge       START              234484740 ( +0.00)      313.70 (   +0.00)             0 (       0)              
##>                                  END              234484740 ( +0.00)      313.70 (   +0.00)             0 (       0)           0  
##>                                  END              234484740 ( +0.00)      313.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START              234484740 ( +0.00)      313.70 (   +0.00)             0 (       0)              
##>                                  END              211036266 (-10.00)      385.30 (  +71.60)             0 (       0)           0  
##>                                  END              211036266 (-35.71)      385.30 ( -119.10)             0 (       0)           0  
##>canonicalize_by_names           START              211036266 ( +0.00)      385.30 (   +0.00)             0 (       0)              
##>                                  END              211036266 ( +0.00)      385.30 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START              211036266 ( +0.00)      385.30 (   +0.00)             0 (       0)              
##>                                  END              211036266 ( +0.00)      385.30 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START              211036266 ( +0.00)      385.30 (   +0.00)             0 (       0)              
##>                                  END              211036266 ( +0.00)      385.30 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START              211036266 ( +0.00)      385.30 (   +0.00)             0 (       0)              
##>                                  END              211036266 ( +0.00)      385.30 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START              211036266 ( +0.00)      385.30 (   +0.00)             0 (       0)              
##>                                  END              211036266 ( +0.00)      385.30 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START              211036266 ( +0.00)      385.30 (   +0.00)             0 (       0)              
##>                                  END              211036266 ( +0.00)      385.30 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START              211036266 ( +0.00)      385.30 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START              211036266 ( +0.00)      385.30 (   +0.00)             0 (       0)              
##>                                  END              211036266 ( +0.00)      385.30 (   +0.00)             0 (       0)           0  
##>                                  END              211036266 ( +0.00)      385.30 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START              211036266 ( +0.00)      385.30 (   +0.00)             0 (       0)              
##>                                  END              211036266 ( +0.00)      385.30 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START              211036266 ( +0.00)      385.30 (   +0.00)             0 (       0)              
##>                                  END              211036266 ( +0.00)      385.30 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START              211036266 ( +0.00)      385.30 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START              211036266 ( +0.00)      385.30 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START              211036266 ( +0.00)      385.30 (   +0.00)             0 (       0)              
##>                                  END              211036266 ( +0.00)      385.30 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START              211036266 ( +0.00)      385.30 (   +0.00)             0 (       0)              
##>                                  END              211036266 ( +0.00)      385.30 (   +0.00)             0 (       0)           0  
##>                                  END              211036266 ( +0.00)      385.30 (   +0.00)             0 (       0)           0  
##> speculate_in_gdef              START              211036266 ( +0.00)      385.30 (   +0.00)             0 (       0)              
##>  pre_speculate_mux_merge       START              211036266 ( +0.00)      385.30 (   +0.00)             0 (       0)              
##>                                  END              211036266 ( +0.00)      385.30 (   +0.00)             0 (       0)           0  
##>                                  END              211036266 ( +0.00)      385.30 (   +0.00)             0 (       0)           0  
##> csa_opto                       START              211036266 ( +0.00)      385.30 (   +0.00)             0 (       0)              
##>                                  END              211036266 ( +0.00)      385.30 (   +0.00)             0 (       0)           0  
##>                                  END              211036266 ( +0.00)      385.30 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START              211036266 ( +0.00)      385.30 (   +0.00)             0 (       0)              
##>                                  END              187587792 (-11.11)      421.10 (  +35.80)             0 (       0)           0  
##>group_csa_final_adder_dp        START              187587792 ( +0.00)      421.10 (   +0.00)             0 (       0)              
##>                                  END              187587792 ( +0.00)      421.10 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START              187587792 ( +0.00)      421.10 (   +0.00)             0 (       0)              
##>                                  END              187587792 ( +0.00)      421.10 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START              187587792 ( +0.00)      421.10 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START              187587792 ( +0.00)      421.10 (   +0.00)             0 (       0)              
##>                                  END              187587792 ( +0.00)      421.10 (   +0.00)             0 (       0)           0  
##>                                  END              187587792 ( +0.00)      421.10 (   +0.00)             0 (       0)           0  
##>create_score                    START              187587792 ( +0.00)      421.10 (   +0.00)             0 (       0)              
##>                                  END              187587792 ( +0.00)      421.10 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_0_0_c7'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(1), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info:  Ungrouped 0 dp-cluster instances.  0 cluster instances were left intact, to aid verification.
              Prepare netlist for verification ...
              Prepare netlist for verification Done.
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'proj_kmer_buffer'.
      Removing temporary intermediate hierarchies under proj_kmer_buffer
Number of big hc bmuxes after = 0
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: proj_kmer_buffer, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: proj_kmer_buffer, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_rtlopt
----------------------------------------------------------
| Transform           | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------
| hlo_logic_reduction |       0 |       0 |         0.00 | 
| hlo_mux_reorder     |       0 |       0 |         0.00 | 
----------------------------------------------------------
              Optimizing muxes in design 'proj_kmer_buffer'.
              Post blast muxes in design 'proj_kmer_buffer'.
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: proj_kmer_buffer, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.067s)

Stage: post_muxopt
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_speculation |       0 |       0 |        67.00 | 
------------------------------------------------------
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|    Id     |  Sev   |Count |                  Message Text                    |
--------------------------------------------------------------------------------
| CDFG-372  |Info    |    2 |Bitwidth mismatch in assignment.                  |
|           |        |      |Review and make sure the mismatch is              |
|           |        |      | unintentional. Genus can possibly issue bitwidth |
|           |        |      | mismatch warning for explicit assignments        |
|           |        |      | present in RTL as-well-as for implicit           |
|           |        |      | assignments inferred by the tool. For example,   |
|           |        |      | in case of enum declaration without value, the   |
|           |        |      | tool will implicitly assign value to the enum    |
|           |        |      | variables. It also issues the warning for any    |
|           |        |      | bitwidth mismatch that appears in this implicit  |
|           |        |      | assignment.                                      |
| CDFG-818  |Warning |    1 |Using default parameter value for module          |
|           |        |      | elaboration.                                     |
| CWD-21    |Info    |    5 |Skipping an invalid binding for a subprogram      |
|           |        |      | call.                                            |
| DPOPT-1   |Info    |    1 |Optimizing datapath logic.                        |
| DPOPT-2   |Info    |    1 |Done optimizing datapath logic.                   |
| DPOPT-3   |Info    |    2 |Implementing datapath configurations.             |
| DPOPT-4   |Info    |    2 |Done implementing datapath configurations.        |
| DPOPT-6   |Info    |    1 |Pre-processed datapath logic.                     |
| ELAB-1    |Info    |    1 |Elaborating Design.                               |
| ELAB-3    |Info    |    1 |Done Elaborating Design.                          |
| LBR-161   |Info    |    1 |Setting the maximum print count of this message   |
|           |        |      | to 10 if information_level is less than 9.       |
| LBR-412   |Info    |    3 |Created nominal operating condition.              |
|           |        |      |The nominal operating condition is represented,   |
|           |        |      | either by the nominal PVT values specified in    |
|           |        |      | the library source                               |
|           |        |      | (via nom_process,nom_voltage and nom_temperature |
|           |        |      | respectively)                                    |
|           |        |      | , or by the default PVT values (1.0,1.0,1.0).    |
| PHYS-93   |Warning |    1 |The design is not fully mapped.                   |
|           |        |      |The original design intent derived from the RTL   |
|           |        |      | may no longer be available upon restoration.     |
| PHYS-106  |Warning |    2 |Site already defined before, duplicated site will |
|           |        |      | be ignored.                                      |
| PHYS-752  |Info    |    1 |Partition Based Synthesis execution skipped.      |
| RTLOPT-40 |Info    |   13 |Transformed datapath macro.                       |
| SYNTH-1   |Info    |    1 |Synthesizing.                                     |
| TIM-1000  |Info    |    1 |Multimode clock gating check is disabled.         |
--------------------------------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Mapper: Libraries have:
	domain _default_: 1950 combo usable cells and 582 sequential usable cells
      Mapping 'proj_kmer_buffer'...
        Preparing the circuit
          Pruning unused logic
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 2 cpu machine.
        : The requested number of cpus are not available on machine.
Multi-threaded constant propagation [1|0] ...
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_ADD_UNS_OP' of datapath component 'increment_unsigned_2151'.
Inserting clock-gating logic .....
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        0		  0%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             34		 94%
  Excluded from clock-gating            0		  0%
  User preserved                        0		  0%
  Libcell unusable                      0		  0%
  Timing exception in enable logic      0		  0%
  Register bank width too small         2		  6%
Total flip-flops                        36		100%
Total CG Modules                        0
    Automatically cost grouped 0 clock gate paths.
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) proj_kmer_buffer...
          Done structuring (delay-based) proj_kmer_buffer
Multi-threaded Virtual Mapping    (2 threads per ST process, 2 of 2 CPUs usable)
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) mult_unsigned_const_350...
          Done structuring (delay-based) mult_unsigned_const_350
        Mapping component mult_unsigned_const_350...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
        Rebalancing component 'WALLACE_CSA_DUMMY_OP_groupi'...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) WALLACE_CSA_DUMMY_OP_group_2...
          Done structuring (delay-based) WALLACE_CSA_DUMMY_OP_group_2
        Mapping component WALLACE_CSA_DUMMY_OP_group_2...
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|   Id   |  Sev   |Count |                    Message Text                     |
--------------------------------------------------------------------------------
| GB-6   |Info    |    1 |A datapath component has been ungrouped.             |
| ST-136 |Warning |    1 |Not obtained requested number of super thread        |
|        |        |      | servers.                                            |
|        |        |      |The requested number of cpus are not available on    |
|        |        |      | machine.                                            |
--------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'reg2out' target slack: -1532 ps
Target path end-point (Port: proj_kmer_buffer/signature[31])

               Pin                            Type          Fanout Load Arrival   
                                                                   (fF)   (ps)    
----------------------------------------------------------------------------------
(clock clk)                         <<<  launch                               0 R 
cb_seqi
  kmer_buffer_reg[30]/clk                                                         
  kmer_buffer_reg[30]/q             (u)  unmapped_d_flop        32 22.2           
cb_seqi/const_mul_95_35_A[14] 
const_mul_95_35/A[14] 
  g4864/in_1                                                                      
  g4864/z                           (u)  unmapped_complex2       1  3.8           
  g4865/in_1                                                                      
  g4865/z                           (u)  unmapped_nand2          2  7.4           
  g4597/in_0                                                                      
  g4597/z                           (u)  unmapped_complex2       1  3.7           
  g4598/in_1                                                                      
  g4598/z                           (u)  unmapped_nand2          4 15.2           
  g4236/in_1                                                                      
  g4236/z                           (u)  unmapped_complex2       1  3.7           
  g4237/in_1                                                                      
  g4237/z                           (u)  unmapped_nand2          2  7.6           
  g3977/in_0                                                                      
  g3977/z                           (u)  unmapped_complex2       1  3.8           
  g3978/in_1                                                                      
  g3978/z                           (u)  unmapped_nand2          4 14.8           
  g3848/in_0                                                                      
  g3848/z                           (u)  unmapped_complex2       1  3.7           
  g3849/in_1                                                                      
  g3849/z                           (u)  unmapped_nand2          2  7.6           
  g3744/in_0                                                                      
  g3744/z                           (u)  unmapped_complex2       1  3.8           
  g3745/in_1                                                                      
  g3745/z                           (u)  unmapped_nand2          2  7.4           
  g3634/in_1                                                                      
  g3634/z                           (u)  unmapped_or2            3 11.1           
  g3585/in_1                                                                      
  g3585/z                           (u)  unmapped_nand2          2  7.6           
  g3462/in_1                                                                      
  g3462/z                           (u)  unmapped_or2            2  7.6           
  g3388/in_0                                                                      
  g3388/z                           (u)  unmapped_complex2       1  3.8           
  g3360/in_3                                                                      
  g3360/z                           (u)  unmapped_nand4          1  3.7           
  g3342/in_0                                                                      
  g3342/z                           (u)  unmapped_complex2       7 25.9           
  g3322/in_1                                                                      
  g3322/z                           (u)  unmapped_complex2       1  3.8           
  g3318/in_1                                                                      
  g3318/z                           (u)  unmapped_complex2       3 11.1           
  g3294/in_0                                                                      
  g3294/z                           (u)  unmapped_nand2          1  3.8           
  g3295/in_1                                                                      
  g3295/z                           (u)  unmapped_nand2          2  7.4           
  g3282/in_0                                                                      
  g3282/z                           (u)  unmapped_or2            1  3.7           
  g3283/in_1                                                                      
  g3283/z                           (u)  unmapped_nand2          2  7.6           
const_mul_95_35/Z[19] 
mux_ctl_17xi/const_mul_95_35_Z 
  g61/in_1                                                                        
  g61/z                             (u)  unmapped_complex2       1  3.7           
  g62/in_1                                                                        
  g62/z                             (u)  unmapped_nand2          6 22.8           
mux_ctl_17xi/WALLACE_CSA_DUMMY_OP_groupi_in_0 
WALLACE_CSA_DUMMY_OP_groupi/in_0[19] 
  g1291/in_0                                                                      
  g1291/z                           (u)  unmapped_complex2       1  3.8           
  g1292/in_1                                                                      
  g1292/z                           (u)  unmapped_nand2          2  7.4           
  g1245/in_0                                                                      
  g1245/z                           (u)  unmapped_or2            3 11.1           
  g1217/in_1                                                                      
  g1217/z                           (u)  unmapped_nand2          2  7.6           
  g1117/in_0                                                                      
  g1117/z                           (u)  unmapped_complex2       1  3.8           
  g1112/in_0                                                                      
  g1112/z                           (u)  unmapped_nand3          5 18.5           
  g1086/in_1                                                                      
  g1086/z                           (u)  unmapped_complex2       1  3.8           
  g1075/in_0                                                                      
  g1075/z                           (u)  unmapped_complex2       8 29.6           
  g1044/in_1                                                                      
  g1044/z                           (u)  unmapped_complex2       1  3.8           
  g1006/in_0                                                                      
  g1006/z                           (u)  unmapped_complex2       1  3.7           
  g969/in_0                                                                       
  g969/z                            (u)  unmapped_complex2       2  7.4           
  g948/in_0                                                                       
  g948/z                            (u)  unmapped_or2            1  3.7           
  g949/in_1                                                                       
  g949/z                            (u)  unmapped_nand2          1  4.9           
WALLACE_CSA_DUMMY_OP_groupi/out_0[31] 
signature[31]                       <<<  interconnect                             
                                         out port                                 
(proj_kmer_buffer.sdc_line_17_35_1)      ext delay                                
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                              capture                           1650 R 
                                         uncertainty                              
----------------------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Start-point  : cb_seqi/kmer_buffer_reg[30]/clk
End-point    : signature[31]

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of -1532ps.
 
Cost Group 'in2out' target slack:  -381 ps
Target path end-point (Port: proj_kmer_buffer/signature[25])

               Pin                            Type          Fanout Load Arrival  
                                                                   (fF)   (ps)   
---------------------------------------------------------------------------------
(proj_kmer_buffer.sdc_line_15_12_1)      ext delay                               
seed[23]                            (u)  in port                 2  7.6          
mux_ctl_5xi/seed 
  g60/in_0                                                                       
  g60/z                             (u)  unmapped_complex2       1  3.7          
  g62/in_0                                                                       
  g62/z                             (u)  unmapped_nand2          6 22.8          
mux_ctl_5xi/WALLACE_CSA_DUMMY_OP_groupi_in_0 
WALLACE_CSA_DUMMY_OP_groupi/in_0[5] 
  g1365/in_0                                                                     
  g1365/z                           (u)  unmapped_or2            1  3.8          
  g1366/in_1                                                                     
  g1366/z                           (u)  unmapped_nand2          2  7.4          
  g1256/in_1                                                                     
  g1256/z                           (u)  unmapped_complex2       3 11.1          
  g1203/in_1                                                                     
  g1203/z                           (u)  unmapped_complex2       1  3.8          
  g1154/in_0                                                                     
  g1154/z                           (u)  unmapped_nand2          2  7.4          
  g1123/in_1                                                                     
  g1123/z                           (u)  unmapped_complex2       1  3.8          
  g1096/in_0                                                                     
  g1096/z                           (u)  unmapped_complex2       1  3.7          
  g1090/in_0                                                                     
  g1090/z                           (u)  unmapped_complex2       6 22.2          
  g1053/in_1                                                                     
  g1053/z                           (u)  unmapped_complex2       1  3.8          
  g1054/in_1                                                                     
  g1054/z                           (u)  unmapped_complex2      17 62.9          
  g953/in_0                                                                      
  g953/z                            (u)  unmapped_complex2       1  3.8          
  g954/in_1                                                                      
  g954/z                            (u)  unmapped_complex2       2  7.4          
  g933/in_0                                                                      
  g933/z                            (u)  unmapped_or2            1  3.7          
  g934/in_1                                                                      
  g934/z                            (u)  unmapped_nand2          1  4.9          
WALLACE_CSA_DUMMY_OP_groupi/out_0[25] 
signature[25]                       <<<  interconnect                            
                                         out port                                
(proj_kmer_buffer.sdc_line_17_41_1)      ext delay                               
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                         path_delay                              
                                         uncertainty                             
---------------------------------------------------------------------------------
Exception    : 'path_delays/proj_kmer_buffer.sdc_line_18'    1650ps
Cost Group   : 'in2out' (path_group 'in2out')
Start-point  : seed[23]
End-point    : signature[25]

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of -381ps.
 
Cost Group 'reg2reg' target slack:    31 ps
Target path end-point (Pin: buffer_count_reg[3]/d)

          Pin                       Type          Fanout Load Arrival   
                                                         (fF)   (ps)    
------------------------------------------------------------------------
(clock clk)               <<<  launch                               0 R 
cb_seqi
  buffer_count_reg[1]/clk                                               
  buffer_count_reg[1]/q   (u)  unmapped_d_flop         4 14.8           
cb_seqi/g51_in_0 
cb_oseqi/cb_seqi_g51_in_0 
  g82/in_3                                                              
  g82/z                   (u)  unmapped_nand4          4 15.2           
  g75/in_0                                                              
  g75/z                   (u)  unmapped_nand2          3 11.1           
  g71/in_0                                                              
  g71/z                   (u)  unmapped_complex2       3 11.1           
  g67/in_1                                                              
  g67/z                   (u)  unmapped_complex2       2  7.4           
  g65/in_0                                                              
  g65/z                   (u)  unmapped_or2            1  3.7           
  g66/in_1                                                              
  g66/z                   (u)  unmapped_nand2          1  3.8           
cb_oseqi/cb_seqi_g59_z 
cb_seqi/g59_z 
  g61/data0                                                             
  g61/z                   (u)  unmapped_bmux3          1  3.8           
  buffer_count_reg[3]/d   <<<  unmapped_d_flop                          
  buffer_count_reg[3]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                    capture                           1650 R 
                               uncertainty                              
------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Start-point  : cb_seqi/buffer_count_reg[1]/clk
End-point    : cb_seqi/buffer_count_reg[3]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 536ps.
 
Cost Group 'in2reg' target slack:    31 ps
Target path end-point (Pin: kmer_buffer_reg[1]/d)

               Pin                          Type         Fanout Load Arrival   
                                                                (fF)   (ps)    
-------------------------------------------------------------------------------
(clock clk)                        <<<  launch                             0 R 
(proj_kmer_buffer.sdc_line_15_3_1)      ext delay                              
start_over                         (u)  in port              36 34.2           
cb_seqi/start_over 
  g62/sel0                                                                     
  g62/z                            (u)  unmapped_bmux3        1  3.8           
  kmer_buffer_reg[1]/d             <<<  unmapped_d_flop                        
  kmer_buffer_reg[1]/clk                setup                                  
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                             capture                         1650 R 
                                        uncertainty                            
-------------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Start-point  : start_over
End-point    : cb_seqi/kmer_buffer_reg[1]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 884ps.
 

State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                    36        100.0
Excluded from State Retention      36        100.0
    - Will not convert             36        100.0
      - Preserved                   0          0.0
      - Power intent excluded      36        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

PBS_Generic_Opt-Post - Elapsed_Time 24, CPU_Time 21.965097
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:51(00:01:24) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:46:29 (Aug08) |  795.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:13(00:01:48) |  00:00:21(00:00:24) | 100.0(100.0) |   20:46:53 (Aug08) |   1.13 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 1.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:51(00:01:24) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:46:29 (Aug08) |  795.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:13(00:01:48) |  00:00:21(00:00:24) |  95.6(100.0) |   20:46:53 (Aug08) |   1.13 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:14(00:01:48) |  00:00:01(00:00:00) |   4.4(  0.0) |   20:46:53 (Aug08) |   1.13 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            0         -         -      4033     15900       795
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -      2606     10590      1129
##>G:Misc                              24
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       24
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'proj_kmer_buffer' to generic gates.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen
******************************************************
******************************************************
**   ENICSINFO: Starting stage technology_mapping   **
******************************************************
******************************************************
ENICSINFO: Current time is: 08/08/2024 20:46
ENICSINFO: ----------------------------------
##Generic Timing Info for library domain: _default_ typical gate delay: 100.2 ps std_slew: 29.9 ps std_load: 3.8 fF
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Info    : Mapping. [SYNTH-4]
        : Mapping 'proj_kmer_buffer' using 'low' effort.
Mapper: Libraries have:
	domain _default_: 1950 combo usable cells and 582 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config: no_value at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:51(00:01:24) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:46:29 (Aug08) |  795.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:13(00:01:48) |  00:00:21(00:00:24) |  73.3( 77.4) |   20:46:53 (Aug08) |   1.13 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:14(00:01:48) |  00:00:01(00:00:00) |   3.3(  0.0) |   20:46:53 (Aug08) |   1.13 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:21(00:01:55) |  00:00:07(00:00:07) |  23.4( 22.6) |   20:47:00 (Aug08) |   1.12 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 1, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:51(00:01:24) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:46:29 (Aug08) |  795.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:13(00:01:48) |  00:00:21(00:00:24) |  73.3( 75.0) |   20:46:53 (Aug08) |   1.13 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:14(00:01:48) |  00:00:01(00:00:00) |   3.3(  0.0) |   20:46:53 (Aug08) |   1.13 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:21(00:01:55) |  00:00:07(00:00:07) |  23.4( 21.9) |   20:47:00 (Aug08) |   1.12 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:21(00:01:56) |  00:00:00(00:00:01) |   0.0(  3.1) |   20:47:01 (Aug08) |   1.12 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Mapper: Libraries have:
	domain _default_: 1950 combo usable cells and 582 sequential usable cells
      Mapping 'proj_kmer_buffer'...
        Preparing the circuit
          Pruning unused logic
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 2 cpu machine.
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) proj_kmer_buffer...
          Done structuring (delay-based) proj_kmer_buffer
Multi-threaded Virtual Mapping    (2 threads per ST process, 2 of 2 CPUs usable)
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) mult_unsigned_const_350...
          Done structuring (delay-based) mult_unsigned_const_350
        Mapping component mult_unsigned_const_350...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
        Rebalancing component 'WALLACE_CSA_DUMMY_OP_groupi'...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) WALLACE_CSA_DUMMY_OP_group_2...
          Done structuring (delay-based) WALLACE_CSA_DUMMY_OP_group_2
        Mapping component WALLACE_CSA_DUMMY_OP_group_2...
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|    Id    |  Sev   |Count |                   Message Text                    |
--------------------------------------------------------------------------------
| PHYS-752 |Info    |    1 |Partition Based Synthesis execution skipped.       |
| ST-136   |Warning |    1 |Not obtained requested number of super thread      |
|          |        |      | servers.                                          |
|          |        |      |The requested number of cpus are not available on  |
|          |        |      | machine.                                          |
| SYNTH-2  |Info    |    1 |Done synthesizing.                                 |
| SYNTH-4  |Info    |    1 |Mapping.                                           |
--------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'reg2out' target slack: -1551 ps
Target path end-point (Port: proj_kmer_buffer/signature[31])

               Pin                            Type          Fanout Load Arrival   
                                                                   (fF)   (ps)    
----------------------------------------------------------------------------------
(clock clk)                         <<<  launch                               0 R 
cb_seqi
  kmer_buffer_reg[18]/clk                                                         
  kmer_buffer_reg[18]/q             (u)  unmapped_d_flop        38 26.6           
cb_seqi/const_mul_95_35_A[2] 
const_mul_95_35/A[2] 
  g8602/in_1                                                                      
  g8602/z                           (u)  unmapped_complex2       1  3.7           
  g8603/in_1                                                                      
  g8603/z                           (u)  unmapped_nand2          2  7.6           
  g8228/in_0                                                                      
  g8228/z                           (u)  unmapped_complex2       1  3.8           
  g8229/in_1                                                                      
  g8229/z                           (u)  unmapped_nand2          4 14.8           
  g6615/in_1                                                                      
  g6615/z                           (u)  unmapped_or2            1  3.7           
  g7668/in_0                                                                      
  g7668/z                           (u)  unmapped_nand2          1  3.8           
  g7670/in_0                                                                      
  g7670/z                           (u)  unmapped_nand2          4 14.8           
  g6613/in_0                                                                      
  g6613/z                           (u)  unmapped_or2            1  3.7           
  g7450/in_0                                                                      
  g7450/z                           (u)  unmapped_nand2          1  3.8           
  g7452/in_0                                                                      
  g7452/z                           (u)  unmapped_nand2          3 11.1           
  g7308/in_0                                                                      
  g7308/z                           (u)  unmapped_complex2       1  3.7           
  g7309/in_1                                                                      
  g7309/z                           (u)  unmapped_nand2          2  7.6           
  g7211/in_0                                                                      
  g7211/z                           (u)  unmapped_complex2       1  3.8           
  g7212/in_1                                                                      
  g7212/z                           (u)  unmapped_nand2          2  7.4           
  g6612/in_1                                                                      
  g6612/z                           (u)  unmapped_or2            3 11.1           
  g7147/in_1                                                                      
  g7147/z                           (u)  unmapped_complex2       1  3.8           
  g7148/in_1                                                                      
  g7148/z                           (u)  unmapped_nand2          2  7.4           
  g7114/in_1                                                                      
  g7114/z                           (u)  unmapped_complex2       1  3.8           
  g7115/in_2                                                                      
  g7115/z                           (u)  unmapped_nand3          3 11.1           
  g6588/in_1                                                                      
  g6588/z                           (u)  unmapped_complex2       1  3.8           
  g7086/in_0                                                                      
  g7086/z                           (u)  unmapped_nand4          4 14.8           
  g3257/in_1                                                                      
  g3257/z                           (u)  unmapped_complex2       5 18.5           
  g7051/in_0                                                                      
  g7051/z                           (u)  unmapped_nand2          1  3.8           
  g7052/in_1                                                                      
  g7052/z                           (u)  unmapped_nand2          2  7.4           
  g7026/in_0                                                                      
  g7026/z                           (u)  unmapped_or2            1  3.7           
  g7027/in_1                                                                      
  g7027/z                           (u)  unmapped_nand2          2  7.6           
const_mul_95_35/Z[25] 
mux_ctl_23xi/const_mul_95_35_Z 
  g180/in_1                                                                       
  g180/z                            (u)  unmapped_complex2       1  3.7           
  g181/in_1                                                                       
  g181/z                            (u)  unmapped_nand2          6 22.8           
mux_ctl_23xi/WALLACE_CSA_DUMMY_OP_groupi_in_0 
WALLACE_CSA_DUMMY_OP_groupi/in_0[25] 
  g1314/in_0                                                                      
  g1314/z                           (u)  unmapped_or2            1  3.8           
  g1315/in_1                                                                      
  g1315/z                           (u)  unmapped_nand2          2  7.4           
  g1247/in_1                                                                      
  g1247/z                           (u)  unmapped_complex2       3 11.1           
  g1193/in_1                                                                      
  g1193/z                           (u)  unmapped_complex2       1  3.8           
  g1172/in_0                                                                      
  g1172/z                           (u)  unmapped_nand2          3 11.1           
  g1137/in_1                                                                      
  g1137/z                           (u)  unmapped_complex2       1  3.8           
  g1120/in_0                                                                      
  g1120/z                           (u)  unmapped_nand3          4 14.8           
  g1104/in_1                                                                      
  g1104/z                           (u)  unmapped_complex2       1  3.8           
  g1018/in_1                                                                      
  g1018/z                           (u)  unmapped_complex3       1  3.7           
  g981/in_0                                                                       
  g981/z                            (u)  unmapped_complex2       2  7.4           
  g947/in_0                                                                       
  g947/z                            (u)  unmapped_or2            1  3.7           
  g948/in_1                                                                       
  g948/z                            (u)  unmapped_nand2          1  4.9           
WALLACE_CSA_DUMMY_OP_groupi/out_0[31] 
signature[31]                       <<<  interconnect                             
                                         out port                                 
(proj_kmer_buffer.sdc_line_17_35_1)      ext delay                                
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                              capture                           1650 R 
                                         uncertainty                              
----------------------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Start-point  : cb_seqi/kmer_buffer_reg[18]/clk
End-point    : signature[31]

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of -1551ps.
 
Cost Group 'in2out' target slack:  -413 ps
Target path end-point (Port: proj_kmer_buffer/signature[27])

               Pin                            Type          Fanout Load Arrival  
                                                                   (fF)   (ps)   
---------------------------------------------------------------------------------
(proj_kmer_buffer.sdc_line_15_5_1)       ext delay                               
seed[30]                            (u)  in port                 2  7.6          
mux_ctl_10xi/seed 
  g179/in_0                                                                      
  g179/z                            (u)  unmapped_complex2       1  3.7          
  g181/in_0                                                                      
  g181/z                            (u)  unmapped_nand2          6 22.8          
mux_ctl_10xi/WALLACE_CSA_DUMMY_OP_groupi_in_0 
WALLACE_CSA_DUMMY_OP_groupi/in_0[12] 
  g1312/in_1                                                                     
  g1312/z                           (u)  unmapped_nand2          2  7.4          
  g1273/in_0                                                                     
  g1273/z                           (u)  unmapped_complex2       3 11.4          
  g1274/in_1                                                                     
  g1274/z                           (u)  unmapped_nand2          2  7.4          
  g1192/in_1                                                                     
  g1192/z                           (u)  unmapped_or2            3 11.1          
  g1181/in_1                                                                     
  g1181/z                           (u)  unmapped_complex2       1  3.8          
  g1154/in_0                                                                     
  g1154/z                           (u)  unmapped_nand2          3 11.1          
  g1112/in_1                                                                     
  g1112/z                           (u)  unmapped_complex2       1  3.8          
  g1097/in_0                                                                     
  g1097/z                           (u)  unmapped_nand3          1  3.7          
  g1070/in_1                                                                     
  g1070/z                           (u)  unmapped_complex2       1  3.7          
  g1058/in_0                                                                     
  g1058/z                           (u)  unmapped_complex2      17 62.9          
  g972/in_0                                                                      
  g972/z                            (u)  unmapped_complex2       1  3.8          
  g973/in_1                                                                      
  g973/z                            (u)  unmapped_complex2       2  7.4          
  g950/in_0                                                                      
  g950/z                            (u)  unmapped_or2            1  3.7          
  g951/in_1                                                                      
  g951/z                            (u)  unmapped_nand2          1  4.9          
WALLACE_CSA_DUMMY_OP_groupi/out_0[27] 
signature[27]                       <<<  interconnect                            
                                         out port                                
(proj_kmer_buffer.sdc_line_17_39_1)      ext delay                               
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                         path_delay                              
                                         uncertainty                             
---------------------------------------------------------------------------------
Exception    : 'path_delays/proj_kmer_buffer.sdc_line_18'    1650ps
Cost Group   : 'in2out' (path_group 'in2out')
Start-point  : seed[30]
End-point    : signature[27]

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of -413ps.
 
Cost Group 'in2reg' target slack:    31 ps
Target path end-point (Pin: kmer_buffer_reg[1]/d)

               Pin                          Type         Fanout Load Arrival   
                                                                (fF)   (ps)    
-------------------------------------------------------------------------------
(clock clk)                        <<<  launch                             0 R 
(proj_kmer_buffer.sdc_line_15_3_1)      ext delay                              
start_over                         (u)  in port              36 34.2           
cb_seqi/start_over 
  g199/sel0                                                                    
  g199/z                           (u)  unmapped_bmux3        1  3.8           
  kmer_buffer_reg[1]/d             <<<  unmapped_d_flop                        
  kmer_buffer_reg[1]/clk                setup                                  
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                             capture                         1650 R 
                                        uncertainty                            
-------------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Start-point  : start_over
End-point    : cb_seqi/kmer_buffer_reg[1]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 884ps.
 
Cost Group 'reg2reg' target slack:    31 ps
Target path end-point (Pin: buffer_count_reg[3]/d)

          Pin                       Type          Fanout Load Arrival   
                                                         (fF)   (ps)    
------------------------------------------------------------------------
(clock clk)               <<<  launch                               0 R 
cb_seqi
  buffer_count_reg[1]/clk                                               
  buffer_count_reg[1]/q   (u)  unmapped_d_flop         4 14.8           
cb_seqi/g82_in_3 
cb_oseqi/cb_seqi_g82_in_3 
  g182/in_3                                                             
  g182/z                  (u)  unmapped_nand4          4 15.2           
cb_oseqi/cb_seqi_g82_z 
cb_seqi/g82_z 
  g75/in_0                                                              
  g75/z                   (u)  unmapped_nand2          3 11.1           
  g177/in_1                                                             
  g177/z                  (u)  unmapped_complex2       3 11.1           
  g178/in_1                                                             
  g178/z                  (u)  unmapped_complex2       2  7.4           
  g188/in_0                                                             
  g188/z                  (u)  unmapped_or2            1  3.7           
  g189/in_1                                                             
  g189/z                  (u)  unmapped_nand2          1  3.8           
  g200/data0                                                            
  g200/z                  (u)  unmapped_bmux3          1  3.8           
  buffer_count_reg[3]/d   <<<  unmapped_d_flop                          
  buffer_count_reg[3]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                    capture                           1650 R 
                               uncertainty                              
------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Start-point  : cb_seqi/buffer_count_reg[1]/clk
End-point    : cb_seqi/buffer_count_reg[3]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 527ps.
 
Multi-threaded Technology Mapping (2 threads per ST process, 2 of 2 CPUs usable)
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) WALLACE_CSA_DUMMY_OP_group_2...
          Done restructuring (delay-based) WALLACE_CSA_DUMMY_OP_group_2
        Optimizing component WALLACE_CSA_DUMMY_OP_group_2...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) mult_unsigned_const_350...
          Done restructuring (delay-based) mult_unsigned_const_350
        Optimizing component mult_unsigned_const_350...
 
Global mapping timing result
============================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
               Pin                          Type         Fanout Load Slew Delay Arrival   
                                                                (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------------------
(clock clk)                             launch                                        0 R 
(proj_kmer_buffer.sdc_line_15_3_1)      ext delay                          +412     412 F 
start_over                              in port               1  9.8   55   +16     429 F 
g178/A                                                                       +0     429   
g178/Y                                  INV_X6M_A9TL         36 87.1  202  +137     566 R 
cb_seqi/start_over_BAR 
  g289/B                                                                     +0     566   
  g289/Y                                AND2_X1M_A9TL         1  3.7   83  +168     734 R 
  kmer_buffer_reg[12]/D            <<<  DFFRPQ_X3M_A9TL                      +0     734   
  kmer_buffer_reg[12]/CK                setup                           0   +94     827 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                             capture                                    1650 R 
                                        uncertainty                        -125    1525 R 
------------------------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Timing slack :     698ps 
Start-point  : start_over
End-point    : cb_seqi/kmer_buffer_reg[12]/D

          Pin                     Type         Fanout Load Slew Delay Arrival   
                                                      (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------
(clock clk)                   launch                                        0 R 
cb_seqi
  buffer_count_reg[1]/CK                                      0    +0       0 R 
  buffer_count_reg[1]/Q       DFFRPQ_X3M_A9TL       2  9.5   59  +285     285 F 
cb_seqi/g82_in_3 
cb_oseqi/cb_seqi_g82_in_3 
  g189/D                                                           +0     285   
  g189/Y                      NAND4_X4A_A9TL        2  8.7  132  +112     397 R 
cb_oseqi/cb_seqi_g82_z 
cb_seqi/g82_z 
  g242/B                                                           +0     397   
  g242/CO                     ADDH_X1M_A9TL         1  4.9   97  +167     564 R 
  g239/B                                                           +0     564   
  g239/CO                     ADDH_X1M_A9TL         1  4.9   96  +157     721 R 
  g236/B                                                           +0     721   
  g236/CO                     ADDH_X1M_A9TL         1  5.2  100  +159     881 R 
  g234/A                                                           +0     881   
  g234/Y                      XNOR2_X1M_A9TL        1  3.5  187  +110     991 R 
  g232/B                                                           +0     991   
  g232/Y                      NOR2_X1M_A9TL         1  3.6  103  +116    1107 F 
  buffer_count_reg[3]/D  <<<  DFFRPQ_X2M_A9TL                      +0    1107   
  buffer_count_reg[3]/CK      setup                           0  +109    1216 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                   capture                                    1650 R 
                              uncertainty                        -125    1525 R 
--------------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Timing slack :     309ps 
Start-point  : cb_seqi/buffer_count_reg[1]/CK
End-point    : cb_seqi/buffer_count_reg[3]/D

               Pin                            Type         Fanout Load Slew Delay Arrival   
                                                                  (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------------------
(proj_kmer_buffer.sdc_line_15_34_1)      ext delay                           +412     412 F 
seed[1]                                  in port                2 13.9   62   +23     436 F 
mux_ctl_13xi/seed 
  g188/A                                                                       +0     436   
  g188/Y                                 INV_X4M_A9TL           1  7.9   44   +47     483 R 
  g187/B                                                                       +0     483   
  g187/Y                                 MX2_X8B_A9TL           2 30.3   88  +143     626 R 
mux_ctl_13xi/WALLACE_CSA_DUMMY_OP_groupi_in_0 
WALLACE_CSA_DUMMY_OP_groupi/in_0[15] 
  g2579/A                                                                      +0     626   
  g2579/Y                                INV_X13M_A9TL          2 18.2   32   +36     662 F 
  g2578/A                                                                      +0     662   
  g2578/Y                                INV_X6M_A9TL           2 17.2   50   +44     706 R 
  g2535/B                                                                      +0     706   
  g2535/Y                                NAND2_X8M_A9TL         4 25.2   71   +59     765 F 
  g2426/BN                                                                     +0     765   
  g2426/Y                                NAND2XB_X4M_A9TL       2 10.3   59  +129     894 F 
  g2405/A                                                                      +0     894   
  g2405/Y                                INV_X4B_A9TL           1  3.9   31   +36     930 R 
  g2313/A1N                                                                    +0     930   
  g2313/Y                                OAI2XB1_X3M_A9TL       1  6.1  108  +146    1075 R 
  g2272/BN                                                                     +0    1075   
  g2272/Y                                NAND2XB_X8M_A9TL       3 23.2   90  +139    1215 R 
  g2251/B                                                                      +0    1215   
  g2251/Y                                NAND2_X4A_A9TL         1 11.3   70   +74    1289 F 
  g2242/B                                                                      +0    1289   
  g2242/Y                                NAND2_X8M_A9TL         6 29.3   98   +90    1379 R 
  g2241/A                                                                      +0    1379   
  g2241/Y                                BUF_X6M_A9TL           2 16.4   59  +110    1489 R 
  g2227/A1                                                                     +0    1489   
  g2227/Y                                AOI21_X4M_A9TL         1  6.8   63   +68    1557 F 
  g2171/B0                                                                     +0    1557   
  g2171/Y                                OAI211_X4M_A9TL        1  7.9  138   +87    1644 R 
  g2158/A                                                                      +0    1644   
  g2158/Y                                XOR2_X3M_A9TL          1  4.9  159   +98    1742 R 
WALLACE_CSA_DUMMY_OP_groupi/out_0[31] 
signature[31]                       <<<  interconnect                   159    +0    1742 R 
                                         out port                              +0    1742 R 
(proj_kmer_buffer.sdc_line_17_35_1)      ext delay                           +412    2155 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
                                         path_delay                                  1650   
                                         uncertainty                         -125    1525 R 
--------------------------------------------------------------------------------------------
Exception    : 'path_delays/proj_kmer_buffer.sdc_line_18'    1650ps
Cost Group   : 'in2out' (path_group 'in2out')
Timing slack :    -630ps (TIMING VIOLATION)
Start-point  : seed[1]
End-point    : signature[31]

               Pin                            Type         Fanout Load Slew Delay Arrival   
                                                                  (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------------------
(clock clk)                              launch                                         0 R 
cb_seqi
  kmer_buffer_reg[18]/CK                                                  0    +0       0 R 
  kmer_buffer_reg[18]/Q                  DFFRPQ_X4M_A9TL        2 15.8   60  +282     282 F 
cb_seqi/const_mul_95_35_A[2] 
const_mul_95_35/A[2] 
  g14087/A                                                                     +0     282   
  g14087/Y                               INV_X9M_A9TL           3 40.4   71   +68     350 R 
  g14086/A                                                                     +0     350   
  g14086/Y                               INV_X16M_A9TL          4 30.2   32   +37     387 F 
  g14079/A                                                                     +0     387   
  g14079/Y                               INV_X4M_A9TL           4 26.0   96   +70     458 R 
  g14077/A                                                                     +0     458   
  g14077/Y                               BUF_X6M_A9TL           3 23.9   74  +120     578 R 
  g13279/B                                                                     +0     578   
  g13279/Y                               XOR3_X4M_A9TL          2 13.1   85  +241     819 F 
  g12956/B                                                                     +0     819   
  g12956/Y                               XNOR3_X4M_A9TL         3 18.2   95  +259    1078 F 
  g12782/B                                                                     +0    1078   
  g12782/Y                               XNOR3_X4M_A9TL         2 16.9   93  +259    1338 F 
  g12694/S0                                                                    +0    1338   
  g12694/Y                               MXIT2_X3M_A9TL         1  9.6  148   +98    1436 R 
  g12662/S0                                                                    +0    1436   
  g12662/Y                               MXIT2_X4M_A9TL         2 14.7  165  +131    1567 R 
  g12615/A                                                                     +0    1567   
  g12615/Y                               INV_X7P5B_A9TL         1 12.3   62   +66    1633 F 
  g12580/B                                                                     +0    1633   
  g12580/Y                               NAND2_X8A_A9TL         4 31.8   75   +74    1706 R 
  g12555/B                                                                     +0    1706   
  g12555/Y                               NAND2_X4M_A9TL         2 13.7   67   +70    1776 F 
  g12530/A                                                                     +0    1776   
  g12530/Y                               NOR2_X8B_A9TL          3 17.1   83   +77    1853 R 
  g12512/A                                                                     +0    1853   
  g12512/Y                               NAND2XB_X4M_A9TL       2 13.4   70   +67    1920 F 
  g12474/A0                                                                    +0    1920   
  g12474/Y                               OAI221_X4M_A9TL        1  8.4  172  +138    2058 R 
  g12464/S0                                                                    +0    2058   
  g12464/Y                               MXIT2_X3M_A9TL         1  8.9  140  +121    2179 R 
const_mul_95_35/Z[29] 
mux_ctl_27xi/const_mul_95_35_Z 
  g187/S0                                                                      +0    2179   
  g187/Y                                 MXT2_X6M_A9TL          3 25.9   79  +180    2359 F 
mux_ctl_27xi/WALLACE_CSA_DUMMY_OP_groupi_in_0 
WALLACE_CSA_DUMMY_OP_groupi/in_0[29] 
  g2504/A                                                                      +0    2359   
  g2504/Y                                NOR2_X8M_A9TL          3 20.5  101   +90    2449 R 
  g2461/B                                                                      +0    2449   
  g2461/Y                                NOR2_X8A_A9TL          2 10.5   46   +58    2506 F 
  g2421/A                                                                      +0    2506   
  g2421/Y                                NAND2XB_X4M_A9TL       2 13.6  102   +73    2579 R 
  g2339/B                                                                      +0    2579   
  g2339/Y                                NAND2_X4M_A9TL         2 13.3   70   +75    2655 F 
  g2319/A                                                                      +0    2655   
  g2319/Y                                INV_X3M_A9TL           2  8.8   56   +59    2714 R 
  g2278/BN                                                                     +0    2714   
  g2278/Y                                NOR2XB_X6M_A9TL        2 10.9   80  +124    2838 R 
  g2274/A                                                                      +0    2838   
  g2274/Y                                INV_X2M_A9TL           1  7.5   48   +55    2893 F 
  g2181/A0                                                                     +0    2893   
  g2181/Y                                OAI211_X4M_A9TL        1  7.9  138  +114    3008 R 
  g2159/A                                                                      +0    3008   
  g2159/Y                                XOR2_X3M_A9TL          1  4.9  155   +98    3105 R 
WALLACE_CSA_DUMMY_OP_groupi/out_0[30] 
signature[30]                       <<<  interconnect                   155    +0    3105 R 
                                         out port                              +0    3105 R 
(proj_kmer_buffer.sdc_line_17_36_1)      ext delay                           +412    3518 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                              capture                                     1650 R 
                                         uncertainty                         -125    1525 R 
--------------------------------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Timing slack :   -1993ps (TIMING VIOLATION)
Start-point  : cb_seqi/kmer_buffer_reg[18]/CK
End-point    : signature[30]

 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map                15605    -2622 
            Worst cost_group: reg2out, WNS: -1992.9
            Path: kmer_buffer_reg[18]/CK --> signature[30]

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
       reg2out             -1551    -1993     -14%     1650 
        in2out              -413     -630     -10%     1650 
       reg2reg                31      309              1650 
        in2reg                31      698              1650 

 
Global incremental target info
==============================
Cost Group 'reg2out' target slack: -1988 ps
Target path end-point (Port: proj_kmer_buffer/signature[30])

               Pin                            Type         Fanout Load Arrival   
                                                                  (fF)   (ps)    
---------------------------------------------------------------------------------
(clock clk)                         <<<  launch                              0 R 
cb_seqi
  kmer_buffer_reg[18]/CK                                                         
  kmer_buffer_reg[18]/Q                  DFFRPQ_X4M_A9TL        2 15.8           
cb_seqi/const_mul_95_35_A[2] 
const_mul_95_35/A[2] 
  g14087/A                                                                       
  g14087/Y                               INV_X9M_A9TL           3 40.4           
  g14086/A                                                                       
  g14086/Y                               INV_X16M_A9TL          4 30.2           
  g14079/A                                                                       
  g14079/Y                               INV_X4M_A9TL           4 26.0           
  g14077/A                                                                       
  g14077/Y                               BUF_X6M_A9TL           3 23.9           
  g13279/B                                                                       
  g13279/Y                               XOR3_X4M_A9TL          2 13.1           
  g12956/B                                                                       
  g12956/Y                               XNOR3_X4M_A9TL         3 18.2           
  g12782/B                                                                       
  g12782/Y                               XNOR3_X4M_A9TL         2 16.9           
  g12694/S0                                                                      
  g12694/Y                               MXIT2_X3M_A9TL         1  9.6           
  g12662/S0                                                                      
  g12662/Y                               MXIT2_X4M_A9TL         2 14.7           
  g12615/A                                                                       
  g12615/Y                               INV_X7P5B_A9TL         1 12.3           
  g12580/B                                                                       
  g12580/Y                               NAND2_X8A_A9TL         4 31.8           
  g12555/B                                                                       
  g12555/Y                               NAND2_X4M_A9TL         2 13.7           
  g12530/A                                                                       
  g12530/Y                               NOR2_X8B_A9TL          3 17.1           
  g12512/A                                                                       
  g12512/Y                               NAND2XB_X4M_A9TL       2 13.4           
  g12474/A0                                                                      
  g12474/Y                               OAI221_X4M_A9TL        1  8.4           
  g12464/S0                                                                      
  g12464/Y                               MXIT2_X3M_A9TL         1  8.9           
const_mul_95_35/Z[29] 
mux_ctl_27xi/const_mul_95_35_Z 
  g187/S0                                                                        
  g187/Y                                 MXT2_X6M_A9TL          3 25.9           
mux_ctl_27xi/WALLACE_CSA_DUMMY_OP_groupi_in_0 
WALLACE_CSA_DUMMY_OP_groupi/in_0[29] 
  g2504/A                                                                        
  g2504/Y                                NOR2_X8M_A9TL          3 20.5           
  g2461/B                                                                        
  g2461/Y                                NOR2_X8A_A9TL          2 10.5           
  g2421/A                                                                        
  g2421/Y                                NAND2XB_X4M_A9TL       2 13.6           
  g2339/B                                                                        
  g2339/Y                                NAND2_X4M_A9TL         2 13.3           
  g2319/A                                                                        
  g2319/Y                                INV_X3M_A9TL           2  8.8           
  g2278/BN                                                                       
  g2278/Y                                NOR2XB_X6M_A9TL        2 10.9           
  g2274/A                                                                        
  g2274/Y                                INV_X2M_A9TL           1  7.5           
  g2181/A0                                                                       
  g2181/Y                                OAI211_X4M_A9TL        1  7.9           
  g2159/A                                                                        
  g2159/Y                                XOR2_X3M_A9TL          1  4.9           
WALLACE_CSA_DUMMY_OP_groupi/out_0[30] 
signature[30]                       <<<  interconnect                            
                                         out port                                
(proj_kmer_buffer.sdc_line_17_36_1)      ext delay                               
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                              capture                          1650 R 
                                         uncertainty                             
---------------------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Start-point  : cb_seqi/kmer_buffer_reg[18]/CK
End-point    : signature[30]

The global mapper estimates a slack for this path of -1988ps.
 
Cost Group 'in2out' target slack:  -630 ps
Target path end-point (Port: proj_kmer_buffer/signature[31])

               Pin                            Type         Fanout Load Arrival  
                                                                  (fF)   (ps)   
--------------------------------------------------------------------------------
(proj_kmer_buffer.sdc_line_15_34_1)      ext delay                              
seed[1]                                  in port                2 13.9          
mux_ctl_13xi/seed 
  g188/A                                                                        
  g188/Y                                 INV_X4M_A9TL           1  7.9          
  g187/B                                                                        
  g187/Y                                 MX2_X8B_A9TL           2 30.3          
mux_ctl_13xi/WALLACE_CSA_DUMMY_OP_groupi_in_0 
WALLACE_CSA_DUMMY_OP_groupi/in_0[15] 
  g2579/A                                                                       
  g2579/Y                                INV_X13M_A9TL          2 18.2          
  g2578/A                                                                       
  g2578/Y                                INV_X6M_A9TL           2 17.2          
  g2535/B                                                                       
  g2535/Y                                NAND2_X8M_A9TL         4 25.2          
  g2426/BN                                                                      
  g2426/Y                                NAND2XB_X4M_A9TL       2 10.3          
  g2405/A                                                                       
  g2405/Y                                INV_X4B_A9TL           1  3.9          
  g2313/A1N                                                                     
  g2313/Y                                OAI2XB1_X3M_A9TL       1  6.1          
  g2272/BN                                                                      
  g2272/Y                                NAND2XB_X8M_A9TL       3 23.2          
  g2251/B                                                                       
  g2251/Y                                NAND2_X4A_A9TL         1 11.3          
  g2242/B                                                                       
  g2242/Y                                NAND2_X8M_A9TL         6 29.3          
  g2241/A                                                                       
  g2241/Y                                BUF_X6M_A9TL           2 16.4          
  g2227/A1                                                                      
  g2227/Y                                AOI21_X4M_A9TL         1  6.8          
  g2171/B0                                                                      
  g2171/Y                                OAI211_X4M_A9TL        1  7.9          
  g2158/A                                                                       
  g2158/Y                                XOR2_X3M_A9TL          1  4.9          
WALLACE_CSA_DUMMY_OP_groupi/out_0[31] 
signature[31]                       <<<  interconnect                           
                                         out port                               
(proj_kmer_buffer.sdc_line_17_35_1)      ext delay                              
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
                                         path_delay                             
                                         uncertainty                            
--------------------------------------------------------------------------------
Exception    : 'path_delays/proj_kmer_buffer.sdc_line_18'    1650ps
Cost Group   : 'in2out' (path_group 'in2out')
Start-point  : seed[1]
End-point    : signature[31]

The global mapper estimates a slack for this path of -637ps.
 
Cost Group 'reg2reg' target slack:    20 ps
Target path end-point (Pin: buffer_count_reg[3]/D (DFFRPQ_X2M_A9TL/D))

          Pin                     Type         Fanout Load Arrival   
                                                      (fF)   (ps)    
---------------------------------------------------------------------
(clock clk)              <<<  launch                             0 R 
cb_seqi
  buffer_count_reg[1]/CK                                             
  buffer_count_reg[1]/Q       DFFRPQ_X3M_A9TL       2  9.5           
cb_seqi/g82_in_3 
cb_oseqi/cb_seqi_g82_in_3 
  g189/D                                                             
  g189/Y                      NAND4_X4A_A9TL        2  8.7           
cb_oseqi/cb_seqi_g82_z 
cb_seqi/g82_z 
  g242/B                                                             
  g242/CO                     ADDH_X1M_A9TL         1  4.9           
  g239/B                                                             
  g239/CO                     ADDH_X1M_A9TL         1  4.9           
  g236/B                                                             
  g236/CO                     ADDH_X1M_A9TL         1  5.2           
  g234/A                                                             
  g234/Y                      XNOR2_X1M_A9TL        1  3.5           
  g232/B                                                             
  g232/Y                      NOR2_X1M_A9TL         1  3.6           
  buffer_count_reg[3]/D  <<<  DFFRPQ_X2M_A9TL                        
  buffer_count_reg[3]/CK      setup                                  
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                   capture                         1650 R 
                              uncertainty                            
---------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Start-point  : cb_seqi/buffer_count_reg[1]/CK
End-point    : cb_seqi/buffer_count_reg[3]/D

The global mapper estimates a slack for this path of 226ps.
 
Cost Group 'in2reg' target slack:    20 ps
Target path end-point (Pin: kmer_buffer_reg[14]/D (DFFRPQ_X3M_A9TL/D))

               Pin                          Type         Fanout Load Arrival   
                                                                (fF)   (ps)    
-------------------------------------------------------------------------------
(clock clk)                        <<<  launch                             0 R 
(proj_kmer_buffer.sdc_line_15_3_1)      ext delay                              
start_over                              in port               1  9.8           
g178/A                                                                         
g178/Y                                  INV_X6M_A9TL         36 87.1           
cb_seqi/start_over_BAR 
  g306/B                                                                       
  g306/Y                                AND2_X1M_A9TL         1  3.7           
  kmer_buffer_reg[14]/D            <<<  DFFRPQ_X3M_A9TL                        
  kmer_buffer_reg[14]/CK                setup                                  
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                             capture                         1650 R 
                                        uncertainty                            
-------------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Start-point  : start_over
End-point    : cb_seqi/kmer_buffer_reg[14]/D

The global mapper estimates a slack for this path of 698ps.
 
 
Global incremental timing result
================================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
               Pin                          Type         Fanout Load Slew Delay Arrival   
                                                                (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------------------
(clock clk)                             launch                                        0 R 
(proj_kmer_buffer.sdc_line_15_3_1)      ext delay                          +412     412 R 
start_over                              in port               1  3.8   42    +8     420 R 
g178/A                                                                       +0     420   
g178/Y                                  INV_X1M_A9TL          1  3.5   45   +44     464 F 
cb_seqi/start_over_BAR 
  drc_bufs312/A                                                              +0     464   
  drc_bufs312/Y                         INV_X0P7M_A9TL        5 14.0  273  +171     635 R 
  drc_bufs309/A                                                              +0     635   
  drc_bufs309/Y                         INV_X1M_A9TL          9 20.9  214  +228     864 F 
  g292/B                                                                     +0     864   
  g292/Y                                AND2_X1M_A9TL         1  3.4   61  +192    1056 F 
  kmer_buffer_reg[15]/D            <<<  DFFRPQ_X1M_A9TL                      +0    1056   
  kmer_buffer_reg[15]/CK                setup                           0  +101    1157 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                             capture                                    1650 R 
                                        uncertainty                        -125    1525 R 
------------------------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Timing slack :     368ps 
Start-point  : start_over
End-point    : cb_seqi/kmer_buffer_reg[15]/D

          Pin                      Type         Fanout Load Slew Delay Arrival   
                                                       (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------
(clock clk)                   launch                                         0 R 
cb_seqi
  buffer_count_reg[3]/CK                                       0    +0       0 R 
  buffer_count_reg[3]/Q       DFFRPQ_X1M_A9TL        2  6.7   86  +316     316 F 
cb_seqi/g82_in_1 
cb_oseqi/cb_seqi_g82_in_1 
  g189/B                                                            +0     316   
  g189/Y                      NAND4_X2A_A9TL         2  7.3  181  +131     447 R 
cb_oseqi/cb_seqi_g82_z 
cb_seqi/g82_z 
  g242/B                                                            +0     447   
  g242/CO                     ADDH_X1M_A9TL          1  4.9   98  +180     627 R 
  g239/B                                                            +0     627   
  g239/CO                     ADDH_X1M_A9TL          1  4.9   96  +157     784 R 
  g236/B                                                            +0     784   
  g236/CO                     ADDH_X1M_A9TL          1  4.9   96  +157     941 R 
  g234/A                                                            +0     941   
  g234/Y                      XNOR2_X0P7M_A9TL       1  3.5  228  +124    1065 R 
  g232/B                                                            +0    1065   
  g232/Y                      NOR2_X1M_A9TL          1  3.4  118  +127    1192 F 
  buffer_count_reg[3]/D  <<<  DFFRPQ_X1M_A9TL                       +0    1192   
  buffer_count_reg[3]/CK      setup                            0  +121    1313 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                   capture                                     1650 R 
                              uncertainty                         -125    1525 R 
---------------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Timing slack :     212ps 
Start-point  : cb_seqi/buffer_count_reg[3]/CK
End-point    : cb_seqi/buffer_count_reg[3]/D

               Pin                            Type          Fanout Load Slew Delay Arrival   
                                                                   (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------------------
(proj_kmer_buffer.sdc_line_15_17_1)      ext delay                            +412     412 R 
seed[18]                                 in port                 1  8.0   54   +16     428 R 
cb_oseqi/seed 
  g2/B                                                                          +0     428   
  g2/Y                                   XOR2_X4M_A9TL           4 16.6  213  +134     563 R 
cb_oseqi/signature 
WALLACE_CSA_DUMMY_OP_groupi/in_0[0] 
  g2460/A                                                                       +0     563   
  g2460/S                                ADDH_X1P4M_A9TL         1  5.6   70  +246     809 F 
  g2259/CI                                                                      +0     809   
  g2259/CO                               ADDF_X2M_A9TL           2 11.1  106  +223    1032 F 
  g2239/B                                                                       +0    1032   
  g2239/Y                                NAND3XXB_X4M_A9TL       1  8.3  106  +101    1133 R 
  g2233/A                                                                       +0    1133   
  g2233/Y                                NAND3_X6M_A9TL          2 10.1   72   +66    1198 F 
  g2218/B                                                                       +0    1198   
  g2218/Y                                NAND3XXB_X4M_A9TL       1 12.1  130  +101    1299 R 
  g2215/B                                                                       +0    1299   
  g2215/Y                                NAND2_X8M_A9TL          2 23.8   69   +77    1376 F 
  g2203/A                                                                       +0    1376   
  g2203/Y                                NAND2XB_X8M_A9TL        7 47.0  147  +107    1483 R 
  g2581/A                                                                       +0    1483   
  g2581/Y                                OR2_X3M_A9TL            1  6.3   54  +124    1608 R 
  g2169/B                                                                       +0    1608   
  g2169/Y                                NAND3XXB_X4M_A9TL       1  7.7   76   +65    1672 F 
  g2162/A                                                                       +0    1672   
  g2162/Y                                XOR2_X3M_A9TL           1  4.9  100   +82    1755 F 
WALLACE_CSA_DUMMY_OP_groupi/out_0[27] 
signature[27]                       <<<  interconnect                    100    +0    1755 F 
                                         out port                               +0    1755 F 
(proj_kmer_buffer.sdc_line_17_39_1)      ext delay                            +412    2167 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                         path_delay                                   1650   
                                         uncertainty                          -125    1525 R 
---------------------------------------------------------------------------------------------
Exception    : 'path_delays/proj_kmer_buffer.sdc_line_18'    1650ps
Cost Group   : 'in2out' (path_group 'in2out')
Timing slack :    -642ps (TIMING VIOLATION)
Start-point  : seed[18]
End-point    : signature[27]

               Pin                            Type         Fanout Load Slew Delay Arrival   
                                                                  (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------------------
(clock clk)                              launch                                         0 R 
cb_seqi
  kmer_buffer_reg[24]/CK                                                  0    +0       0 R 
  kmer_buffer_reg[24]/Q                  DFFRPQ_X2M_A9TL        7 36.1  256  +400     400 R 
cb_seqi/const_mul_95_35_A[8] 
const_mul_95_35/A[8] 
  g14020/A                                                                     +0     400   
  g14020/Y                               INV_X3M_A9TL           5 18.5  111  +119     519 F 
  g14088/A                                                                     +0     519   
  g14088/Y                               NOR2_X2A_A9TL          2 12.4  205  +159     678 R 
  g13289/A0                                                                    +0     678   
  g13289/Y                               AOI21_X4M_A9TL         2 11.4  105  +114     792 F 
  g12985/C                                                                     +0     792   
  g12985/Y                               XOR3_X4M_A9TL          2 16.9   93  +291    1083 F 
  g12913/A                                                                     +0    1083   
  g12913/Y                               NAND2XB_X6M_A9TL       3 10.4   72   +69    1152 R 
  g12794/BN                                                                    +0    1152   
  g12794/Y                               NAND2XB_X6M_A9TL       1 12.1   75  +118    1270 R 
  g12765/B                                                                     +0    1270   
  g12765/Y                               NAND2_X8M_A9TL         2 10.9   47   +50    1320 F 
  g12757/A                                                                     +0    1320   
  g12757/Y                               INV_X3M_A9TL           1  7.9   51   +48    1369 R 
  g12743/B0                                                                    +0    1369   
  g12743/Y                               OAI2XB1_X6M_A9TL       2 10.0   59   +56    1424 F 
  g12666/BN                                                                    +0    1424   
  g12666/Y                               NOR2XB_X6M_A9TL        1  8.1   51  +118    1542 F 
  g12614/D                                                                     +0    1542   
  g12614/Y                               OR4_X8M_A9TL           3 26.5   76  +152    1694 F 
  g12610/A                                                                     +0    1694   
  g12610/Y                               INV_X5M_A9TL           3 20.9   71   +72    1766 R 
  g12560/A                                                                     +0    1766   
  g12560/Y                               XOR2_X3M_A9TL          2 10.1  190   +98    1864 R 
const_mul_95_35/Z[16] 
mux_ctl_14xi/const_mul_95_35_Z 
  g188/A                                                                       +0    1864   
  g188/Y                                 INV_X3M_A9TL           1  5.1   57   +57    1921 F 
  g187/B                                                                       +0    1921   
  g187/Y                                 MX2_X4B_A9TL           3 25.2  143  +168    2089 F 
mux_ctl_14xi/WALLACE_CSA_DUMMY_OP_groupi_in_0 
WALLACE_CSA_DUMMY_OP_groupi/in_0[16] 
  g2576/A                                                                      +0    2089   
  g2576/Y                                INV_X7P5M_A9TL         2 16.2   63   +69    2158 R 
  g2503/B                                                                      +0    2158   
  g2503/Y                                NAND2_X6A_A9TL         4 18.9   75   +73    2232 F 
  g2440/C                                                                      +0    2232   
  g2440/Y                                NAND3_X4M_A9TL         5 17.4  158  +130    2361 R 
  g2360/BN                                                                     +0    2361   
  g2360/Y                                NOR2XB_X3M_A9TL        1  6.9   97  +170    2532 R 
  g2285/A                                                                      +0    2532   
  g2285/Y                                NAND2_X4M_A9TL         1  8.8   60   +58    2590 F 
  g2272/A                                                                      +0    2590   
  g2272/Y                                NAND2XB_X6M_A9TL       3 19.3   99   +76    2666 R 
  g2251/B                                                                      +0    2666   
  g2251/Y                                NAND2_X4A_A9TL         1 11.3   71   +76    2742 F 
  g2242/B                                                                      +0    2742   
  g2242/Y                                NAND2_X8M_A9TL         6 27.9   95   +89    2831 R 
  g2241/A                                                                      +0    2831   
  g2241/Y                                BUF_X6M_A9TL           2 16.4   59  +109    2940 R 
  g2227/A1                                                                     +0    2940   
  g2227/Y                                AOI21_X4M_A9TL         1  6.8   63   +68    3008 F 
  g2171/B0                                                                     +0    3008   
  g2171/Y                                OAI211_X4M_A9TL        1  7.9  138   +87    3095 R 
  g2158/A                                                                      +0    3095   
  g2158/Y                                XOR2_X3M_A9TL          1  4.9  172   +98    3193 R 
WALLACE_CSA_DUMMY_OP_groupi/out_0[31] 
signature[31]                       <<<  interconnect                   172    +0    3193 R 
                                         out port                              +0    3193 R 
(proj_kmer_buffer.sdc_line_17_35_1)      ext delay                           +412    3606 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                              capture                                     1650 R 
                                         uncertainty                         -125    1525 R 
--------------------------------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Timing slack :   -2080ps (TIMING VIOLATION)
Start-point  : cb_seqi/kmer_buffer_reg[24]/CK
End-point    : signature[31]

 
==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------------
|  Id  |Sev  |Count |                 Message Text                  |
---------------------------------------------------------------------
| PA-7 |Info |   70 |Resetting power analysis results.              |
|      |     |      |All computed switching activities are removed. |
---------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr               12114    -2722 
            Worst cost_group: reg2out, WNS: -2080.5
            Path: kmer_buffer_reg[24]/CK --> signature[31]

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
       reg2out             -1988    -2080      -3%     1650 
        in2out              -630     -642      -1%     1650 
       reg2reg                20      212              1650 
        in2reg                20      368              1650 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.

State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                    36        100.0
Excluded from State Retention      36        100.0
    - Will not convert             36        100.0
      - Preserved                   0          0.0
      - Power intent excluded      36        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 47, CPU_Time 45.11251400000002
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:51(00:01:24) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:46:29 (Aug08) |  795.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:13(00:01:48) |  00:00:21(00:00:24) |  29.3( 30.4) |   20:46:53 (Aug08) |   1.13 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:14(00:01:48) |  00:00:01(00:00:00) |   1.3(  0.0) |   20:46:53 (Aug08) |   1.13 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:21(00:01:55) |  00:00:07(00:00:07) |   9.3(  8.9) |   20:47:00 (Aug08) |   1.12 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:21(00:01:56) |  00:00:00(00:00:01) |   0.0(  1.3) |   20:47:01 (Aug08) |   1.12 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:07(00:02:43) |  00:00:45(00:00:47) |  60.1( 59.5) |   20:47:48 (Aug08) |   1.13 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Warning : Command 'commit_power_intent' cannot proceed as there is no power intent loaded. [CPI-506]
        : Command 'commit_power_intent' requires a valid power_intent to be loaded.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/proj_kmer_buffer/fv_map.fv.json' for netlist 'fv/proj_kmer_buffer/fv_map.v.gz'.
Info    : Existing dofile found. Copied as fv/proj_kmer_buffer/rtl_to_fv_map.do~.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/proj_kmer_buffer/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
        Computing net loads.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 2, CPU_Time 1.9963089999999966
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:51(00:01:24) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:46:29 (Aug08) |  795.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:13(00:01:48) |  00:00:21(00:00:24) |  28.5( 29.6) |   20:46:53 (Aug08) |   1.13 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:14(00:01:48) |  00:00:01(00:00:00) |   1.3(  0.0) |   20:46:53 (Aug08) |   1.13 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:21(00:01:55) |  00:00:07(00:00:07) |   9.1(  8.6) |   20:47:00 (Aug08) |   1.12 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:21(00:01:56) |  00:00:00(00:00:01) |   0.0(  1.2) |   20:47:01 (Aug08) |   1.12 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:07(00:02:43) |  00:00:45(00:00:47) |  58.5( 58.0) |   20:47:48 (Aug08) |   1.13 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:09(00:02:45) |  00:00:01(00:00:02) |   2.6(  2.5) |   20:47:50 (Aug08) |   1.13 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -5.999999984851456e-6
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:51(00:01:24) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:46:29 (Aug08) |  795.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:13(00:01:48) |  00:00:21(00:00:24) |  28.5( 29.6) |   20:46:53 (Aug08) |   1.13 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:14(00:01:48) |  00:00:01(00:00:00) |   1.3(  0.0) |   20:46:53 (Aug08) |   1.13 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:21(00:01:55) |  00:00:07(00:00:07) |   9.1(  8.6) |   20:47:00 (Aug08) |   1.12 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:21(00:01:56) |  00:00:00(00:00:01) |   0.0(  1.2) |   20:47:01 (Aug08) |   1.12 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:07(00:02:43) |  00:00:45(00:00:47) |  58.5( 58.0) |   20:47:48 (Aug08) |   1.13 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:09(00:02:45) |  00:00:01(00:00:02) |   2.6(  2.5) |   20:47:50 (Aug08) |   1.13 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:09(00:02:45) | -01:59:55(00:00:00) |  -0.0(  0.0) |   20:47:50 (Aug08) |   1.13 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:proj_kmer_buffer ... 

    Automatically cost grouped 0 clock gate paths.
  Decloning clock-gating logic from design:proj_kmer_buffer
Info    : Could not declone clock-gating instances. [POPT-51]
        : There are no clock-gating instances in the design 'design:proj_kmer_buffer'.
        : The design should have 2 or more clock-gating instances for decloning.
Clock-gating declone status
===========================
Total number of clock-gating instances before: 0
Total number of clock-gating instances after : 0
Time taken by ConstProp Step: 00:00:01
PBS_TechMap-Postmap Clock Gating - Elapsed_Time 1, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:51(00:01:24) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:46:29 (Aug08) |  795.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:13(00:01:48) |  00:00:21(00:00:24) |  28.5( 29.3) |   20:46:53 (Aug08) |   1.13 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:14(00:01:48) |  00:00:01(00:00:00) |   1.3(  0.0) |   20:46:53 (Aug08) |   1.13 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:21(00:01:55) |  00:00:07(00:00:07) |   9.1(  8.5) |   20:47:00 (Aug08) |   1.12 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:21(00:01:56) |  00:00:00(00:00:01) |   0.0(  1.2) |   20:47:01 (Aug08) |   1.12 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:07(00:02:43) |  00:00:45(00:00:47) |  58.5( 57.3) |   20:47:48 (Aug08) |   1.13 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:09(00:02:45) |  00:00:01(00:00:02) |   2.6(  2.4) |   20:47:50 (Aug08) |   1.13 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:09(00:02:45) | -01:59:55(00:00:00) |  -0.0(  0.0) |   20:47:50 (Aug08) |   1.13 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:09(00:02:46) |  00:00:00(00:00:01) |   0.0(  1.2) |   20:47:51 (Aug08) |   1.13 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                 12105    -3487    -76988      3818        0        0
            Worst cost_group: reg2out, WNS: -2845.5
            Path: kmer_buffer_reg[28]/CK --> signature[31]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                12105    -3487    -76988      3818        0        0
            Worst cost_group: reg2out, WNS: -2845.5
            Path: kmer_buffer_reg[28]/CK --> signature[31]
 incr_delay                12920    -2533    -57957         0        0        3
            Worst cost_group: reg2out, WNS: -1891.7
            Path: kmer_buffer_reg[23]/CK --> signature[31]
 incr_delay                13151    -2490    -57468         0        0        6
            Worst cost_group: reg2out, WNS: -1858.4
            Path: kmer_buffer_reg[19]/CK --> signature[31]
 incr_delay                13190    -2488    -57369         0        0        6
            Worst cost_group: reg2out, WNS: -1856.4
            Path: kmer_buffer_reg[22]/CK --> signature[30]
 incr_delay                13365    -2483    -58039         0        0       13
            Worst cost_group: reg2out, WNS: -1851.3
            Path: kmer_buffer_reg[0]/CK --> signature[31]
 incr_delay                13415    -2473    -57909         0        0       13
            Worst cost_group: reg2out, WNS: -1841.5
            Path: kmer_buffer_reg[0]/CK --> signature[30]
 incr_delay                13465    -2377    -55863         0        0       13
            Worst cost_group: reg2out, WNS: -1841.6
            Path: kmer_buffer_reg[0]/CK --> signature[30]
 incr_delay                13474    -2363    -56690         0        0       13
            Worst cost_group: reg2out, WNS: -1841.6
            Path: kmer_buffer_reg[0]/CK --> signature[30]
 incr_delay                13482    -2357    -56491         0        0       13
            Worst cost_group: reg2out, WNS: -1841.6
            Path: kmer_buffer_reg[0]/CK --> signature[30]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz      1558  (      598 /      615 )  6.33
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st       233  (        0 /        0 )  0.00
    plc_st_fence       233  (        0 /        0 )  0.00
        plc_star       233  (        0 /        0 )  0.00
      plc_laf_st       233  (        0 /        0 )  0.00
 plc_laf_st_fence       233  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt       568  (       83 /       89 )  3.32
   plc_laf_lo_st       240  (        0 /        0 )  0.00
       plc_lo_st       240  (        0 /        0 )  0.00
        mb_split       240  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_tns                  13482    -2357    -56491         0        0       13
            Worst cost_group: reg2out, WNS: -1841.6
            Path: kmer_buffer_reg[0]/CK --> signature[30]
 incr_tns                  13487    -2356    -55069         0        0       13
            Worst cost_group: reg2out, WNS: -1840.8
            Path: kmer_buffer_reg[0]/CK --> signature[30]
 incr_tns                  13487    -2355    -55027         0        0       13
            Worst cost_group: reg2out, WNS: -1840.8
            Path: kmer_buffer_reg[0]/CK --> signature[30]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz       512  (       57 /       83 )  1.32
   plc_laf_lo_st       455  (        0 /        0 )  0.00
       plc_lo_st       455  (        0 /        0 )  0.00
            fopt       455  (        0 /        0 )  0.05
       crit_dnsz       880  (       39 /       84 )  1.81
             dup       416  (        0 /        0 )  0.25
        setup_dn       416  (        0 /        0 )  0.00
        mb_split       416  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 20, CPU_Time 18.976782000000043
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:51(00:01:24) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:46:29 (Aug08) |  795.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:13(00:01:48) |  00:00:21(00:00:24) |  22.9( 23.5) |   20:46:53 (Aug08) |   1.13 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:14(00:01:48) |  00:00:01(00:00:00) |   1.0(  0.0) |   20:46:53 (Aug08) |   1.13 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:21(00:01:55) |  00:00:07(00:00:07) |   7.3(  6.9) |   20:47:00 (Aug08) |   1.12 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:21(00:01:56) |  00:00:00(00:00:01) |   0.0(  1.0) |   20:47:01 (Aug08) |   1.12 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:07(00:02:43) |  00:00:45(00:00:47) |  47.0( 46.1) |   20:47:48 (Aug08) |   1.13 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:09(00:02:45) |  00:00:01(00:00:02) |   2.1(  2.0) |   20:47:50 (Aug08) |   1.13 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:09(00:02:45) | -01:59:55(00:00:00) |  -0.0(  0.0) |   20:47:50 (Aug08) |   1.13 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:09(00:02:46) |  00:00:00(00:00:01) |   0.0(  1.0) |   20:47:51 (Aug08) |   1.13 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:28(00:03:06) |  00:00:18(00:00:20) |  19.8( 19.6) |   20:48:11 (Aug08) |   1.14 GB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:51(00:01:24) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:46:29 (Aug08) |  795.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:13(00:01:48) |  00:00:21(00:00:24) |  22.9( 23.5) |   20:46:53 (Aug08) |   1.13 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:14(00:01:48) |  00:00:01(00:00:00) |   1.0(  0.0) |   20:46:53 (Aug08) |   1.13 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:21(00:01:55) |  00:00:07(00:00:07) |   7.3(  6.9) |   20:47:00 (Aug08) |   1.12 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:21(00:01:56) |  00:00:00(00:00:01) |   0.0(  1.0) |   20:47:01 (Aug08) |   1.12 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:07(00:02:43) |  00:00:45(00:00:47) |  47.0( 46.1) |   20:47:48 (Aug08) |   1.13 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:09(00:02:45) |  00:00:01(00:00:02) |   2.1(  2.0) |   20:47:50 (Aug08) |   1.13 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:09(00:02:45) | -01:59:55(00:00:00) |  -0.0(  0.0) |   20:47:50 (Aug08) |   1.13 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:09(00:02:46) |  00:00:00(00:00:01) |   0.0(  1.0) |   20:47:51 (Aug08) |   1.13 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:28(00:03:06) |  00:00:18(00:00:20) |  19.8( 19.6) |   20:48:11 (Aug08) |   1.14 GB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:28(00:03:06) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:48:11 (Aug08) |   1.14 GB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -      2606     10590      1124
##>M:Pre Cleanup                        0         -         -      2606     10590      1124
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      2         -         -      1765      9481      1131
##>M:Const Prop                         0     -2080     46108      1765      9481      1131
##>M:Cleanup                           20     -1840     43440      2025     10603      1135
##>M:MBCI                               0         -         -      2025     10603      1135
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                              49
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       71
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'proj_kmer_buffer'.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_map
  Setting attribute of root '/': 'timing_report_fields' = timing_point flags arc edge cell fanout transition delay arrival
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
************************************************
************************************************
**   ENICSINFO: Starting stage post_syn_opt   **
************************************************
************************************************
ENICSINFO: Current time is: 08/08/2024 20:48
ENICSINFO: ----------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'proj_kmer_buffer' using 'low' effort.
    Automatically cost grouped 0 clock gate paths.
  Decloning clock-gating logic from design:proj_kmer_buffer
Forcing hierarchical CG on for clock_gating declone -hier
Info    : Could not declone clock-gating instances. [POPT-51]
        : There are no clock-gating instances in the design 'design:proj_kmer_buffer'.
Clock-gating declone status
===========================
Total number of clock-gating instances before: 0
Total number of clock-gating instances after : 0
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_iopt                 13487    -2355    -55027         0        0       13
            Worst cost_group: reg2out, WNS: -1840.8
            Path: kmer_buffer_reg[0]/CK --> signature[30]
-------------------------------------------------------------------------------
 const_prop                13488    -2355    -55027         0        0       13
            Worst cost_group: reg2out, WNS: -1840.8
            Path: kmer_buffer_reg[0]/CK --> signature[30]
 simp_cc_inputs            13379    -2355    -55022         0        0        9
            Worst cost_group: reg2out, WNS: -1840.8
            Path: kmer_buffer_reg[26]/CK --> signature[30]
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                13379    -2355    -55022         0        0        9
            Worst cost_group: reg2out, WNS: -1840.8
            Path: kmer_buffer_reg[26]/CK --> signature[30]
 incr_delay                13386    -2355    -55021         0        0        9
            Worst cost_group: reg2out, WNS: -1840.2
            Path: kmer_buffer_reg[23]/CK --> signature[31]
 incr_delay                13444    -2344    -55056         0        0        9
            Worst cost_group: reg2out, WNS: -1829.8
            Path: kmer_buffer_reg[21]/CK --> signature[30]
 incr_delay                13462    -2343    -55028         0        0        9
            Worst cost_group: reg2out, WNS: -1828.7
            Path: kmer_buffer_reg[3]/CK --> signature[30]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz       463  (       67 /       68 )  1.07
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st       134  (        0 /        0 )  0.00
    plc_st_fence       134  (        0 /        0 )  0.00
        plc_star       134  (        0 /        0 )  0.00
      plc_laf_st       134  (        0 /        0 )  0.00
 plc_laf_st_fence       134  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt       151  (        1 /        1 )  0.41
   plc_laf_lo_st       133  (        0 /        0 )  0.00
       plc_lo_st       133  (        0 /        0 )  0.00
        mb_split       133  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|   Id    |  Sev   |Count |                   Message Text                     |
--------------------------------------------------------------------------------
| CFM-1   |Info    |    1 |Wrote dofile.                                       |
| CFM-5   |Info    |    1 |Wrote formal verification information.              |
| CPI-506 |Warning |    1 |Command 'commit_power_intent' cannot proceed as     |
|         |        |      | there is no power intent loaded.                   |
| PA-7    |Info    |    4 |Resetting power analysis results.                   |
|         |        |      |All computed switching activities are removed.      |
| POPT-51 |Info    |    2 |Could not declone clock-gating instances.           |
|         |        |      |The design should have 2 or more clock-gating       |
|         |        |      | instances for decloning.                           |
| SYNTH-5 |Info    |    1 |Done mapping.                                       |
| SYNTH-7 |Info    |    1 |Incrementally optimizing.                           |
--------------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'proj_kmer_buffer'.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_opt
@file(genus_kmer_buffer.tcl) 186: enics_report_timing $design(synthesis_reports) 
  Setting attribute of root '/': 'timing_report_fields' = timing_point flags arc edge cell fanout transition delay arrival
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
@file(genus_kmer_buffer.tcl) 187: set post_synth_reports [list \
    report_area \
    report_gates \
    report_hierarchy \
    report_clock_gating \
    report_design_rules \
    report_dp \
    report_qor \
]
@file(genus_kmer_buffer.tcl) 196: foreach rpt $post_synth_reports {
    enics_message "$rpt" medium
    $rpt
    $rpt > "$design(synthesis_reports)/post_opt/${rpt}.rpt"
}

ENICSINFO: report_area
----------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 08 2024  08:48:18 pm
  Module:                 proj_kmer_buffer
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

    Instance     Module  Cell Count  Cell Area  Net Area   Total Area 
----------------------------------------------------------------------
proj_kmer_buffer               1998  10614.960  2847.001    13461.961 

ENICSINFO: report_gates
-----------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 08 2024  08:48:18 pm
  Module:                 proj_kmer_buffer
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

                                          
        Gate         Instances    Area                         Library                      
--------------------------------------------------------------------------------------------
ADDFH_X2M_A9TL               1     11.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
ADDF_X1M_A9TL                1      7.920    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
ADDF_X2M_A9TL                1      9.360    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
ADDH_X1M_A9TL                4     18.720    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
ADDH_X1P4M_A9TL              1      5.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND2_X0P7M_A9TH              1      1.800    sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c 
AND2_X0P7M_A9TL              1      1.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND2_X11M_A9TL               2     22.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND2_X1M_A9TL               36     64.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND2_X2M_A9TL                4     10.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND2_X3M_A9TL                3     11.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND2_X4M_A9TL                5     21.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND2_X6M_A9TL                3     18.360    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND2_X8M_A9TL                3     23.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND3_X4M_A9TL                2     12.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND3_X6M_A9TL                1     10.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO1B2_X1P4M_A9TL             1      3.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO1B2_X2M_A9TL               6     21.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO1B2_X3M_A9TL               4     21.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO1B2_X4M_A9TL               8     48.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO1B2_X6M_A9TL               2     18.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO21B_X1P4M_A9TL             1      3.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO21B_X2M_A9TL               9     32.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO21B_X3M_A9TL              23    124.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO21B_X4M_A9TL              16     97.920    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO21B_X6M_A9TL              12    108.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO21_X3M_A9TL                1      6.840    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO22_X2M_A9TL                1      5.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI21B_X2M_A9TL              1      4.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI21B_X2M_A9TR              1      4.320    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
AOI21_X1M_A9TL               1      2.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI21_X2M_A9TL               1      3.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI21_X3M_A9TL               8     37.440    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI21_X4M_A9TL               9     55.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI21_X4M_A9TR               1      6.120    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
AOI21_X6M_A9TL              22    198.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI21_X8M_A9TL               8     95.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI2XB1_X1M_A9TL             1      2.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI2XB1_X3M_A9TL             4     23.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI2XB1_X4M_A9TL             6     45.360    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI2XB1_X6M_A9TL            12    125.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI2XB1_X8M_A9TL             4     54.720    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI31_X4M_A9TL               1      8.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUFH_X1P4M_A9TL             12     25.920    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUFH_X2M_A9TL                3      7.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUFH_X7P5M_A9TL              1      6.840    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUF_X11B_A9TL                1      7.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUF_X1B_A9TL                 1      1.440    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUF_X1P2B_A9TL               2      3.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUF_X1P7M_A9TL              12     25.920    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUF_X2P5M_A9TL              22     55.440    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUF_X3M_A9TL                22     55.440    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUF_X4B_A9TL                 1      3.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUF_X6M_A9TL                 4     17.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUF_X7P5B_A9TL               1      5.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUF_X9M_A9TL                 1      6.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
CGENCIN_X1M_A9TL             1      7.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
CGENI_X1M_A9TL               4     11.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
CGENI_X2M_A9TL              12     64.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
CGEN_X1M_A9TL                9     32.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
CGEN_X1M_A9TR                3     10.800    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
CGEN_X1P4M_A9TL              1      3.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
CGEN_X2M_A9TL                7     27.720    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
DFFRPQ_X1M_A9TL              2     17.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
DFFRPQ_X2M_A9TL              9     81.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
DFFRPQ_X3M_A9TL              3     28.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
DFFRPQ_X4M_A9TL             22    221.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X0P5M_A9TL               1      1.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X0P7M_A9TL               4      4.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X0P8M_A9TL              21     22.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X11M_A9TL                8     46.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X13B_A9TL                2     13.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X13M_A9TL                9     61.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X16B_A9TL                1      8.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X16M_A9TL                6     49.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X1B_A9TL                 1      1.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X1M_A9TL                55     59.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X1M_A9TR                 1      1.080    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
INV_X1P4M_A9TL              13     18.720    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X1P7B_A9TL               2      2.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X1P7M_A9TL               4      5.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X1P7M_A9TR               2      2.880    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
INV_X2B_A9TL                 3      4.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X2B_A9TR                 1      1.440    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
INV_X2M_A9TL               112    161.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X2M_A9TR                 2      2.880    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
INV_X2P5M_A9TL               4      8.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X3B_A9TL                 2      4.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X3M_A9TL                67    144.720    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X3M_A9TR                 1      2.160    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
INV_X3P5M_A9TH               1      2.520    sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c 
INV_X3P5M_A9TL               5     12.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X3P5M_A9TR               1      2.520    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
INV_X4B_A9TL                 6     15.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X4M_A9TL               139    350.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X5B_A9TL                 3      8.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X5B_A9TR                 1      2.880    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
INV_X5M_A9TL                18     51.840    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X6B_A9TL                 5     18.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X6M_A9TL                38    136.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X7P5B_A9TL               4     17.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X7P5M_A9TL              22     95.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X9B_A9TL                 2      9.360    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X9M_A9TL                11     51.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MX2_X3M_A9TL                 1      8.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MX2_X4B_A9TL                 1      9.360    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MX2_X6B_A9TL                 1     12.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXIT2_X1M_A9TL               4     14.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXIT2_X1P4M_A9TL             1      6.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXIT2_X2M_A9TL              14     90.720    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXIT2_X2M_A9TR               1      6.480    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
MXIT2_X3M_A9TL              45    340.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXIT2_X4M_A9TL              24    241.920    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXT2_X1P4M_A9TL              2     10.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXT2_X2M_A9TL                1      6.840    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXT2_X3M_A9TL               10     82.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXT2_X4M_A9TL               10     97.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXT2_X6M_A9TL               15    156.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2B_X1M_A9TL              7     15.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2B_X1M_A9TR              1      2.160    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
NAND2B_X1P4M_A9TL            1      2.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2B_X1P4M_A9TR            1      2.880    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
NAND2B_X2M_A9TL              7     20.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2B_X3M_A9TL             12     47.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2B_X4M_A9TL              2      9.360    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2B_X6M_A9TL              4     27.360    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2B_X8M_A9TL              3     25.920    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2XB_X1M_A9TL             3      6.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2XB_X1P4M_A9TL           2      5.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2XB_X2M_A9TL             6     17.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2XB_X3M_A9TL            15     59.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2XB_X4M_A9TL            29    135.720    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2XB_X6M_A9TL            35    239.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2XB_X6M_A9TR             3     20.520    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
NAND2XB_X8M_A9TL            27    233.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2XB_X8M_A9TR             2     17.280    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
NAND2_X1A_A9TL               7     10.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X1M_A9TL               1      1.440    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X1P4B_A9TL             2      5.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X1P4M_A9TL            17     36.720    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X1P4M_A9TR             1      2.160    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
NAND2_X2A_A9TL              30     75.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X2A_A9TR               2      5.040    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
NAND2_X2M_A9TL              12     30.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X2M_A9TR               1      2.520    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
NAND2_X3A_A9TL              29    104.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X3B_A9TL               5     18.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X3M_A9TL               7     25.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X3M_A9TR               1      3.600    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
NAND2_X4A_A9TL              25    108.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X4A_A9TR               1      4.320    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
NAND2_X4B_A9TL              21     90.720    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X4M_A9TL              34    134.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X4M_A9TR               2      7.920    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
NAND2_X6A_A9TL              27    165.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X6B_A9TL               4     24.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X6M_A9TL              18    110.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X8A_A9TL              11     91.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X8B_A9TL               4     33.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X8M_A9TL              27    204.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X8M_A9TR               1      7.560    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
NAND3B_X4M_A9TL              1      6.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3XXB_X1P4M_A9TL          1      3.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3XXB_X4M_A9TL            7     42.840    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3XXB_X6M_A9TL            9     81.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3_X2M_A9TL               1      3.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3_X4M_A9TL               5     28.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3_X6A_A9TL               2     15.840    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3_X6M_A9TL               8     69.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND4_X2A_A9TL               1      3.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2B_X1M_A9TL               3      6.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2B_X1P4M_A9TL             1      2.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2B_X3M_A9TL               4     14.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2B_X4M_A9TL               2      8.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2B_X6M_A9TL               1      6.840    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2B_X8M_A9TL               2     16.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2XB_X2M_A9TL              4     11.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2XB_X3M_A9TL              7     25.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2XB_X4M_A9TL              8     34.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2XB_X6M_A9TL             18    116.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2XB_X8M_A9TL             20    165.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2XB_X8M_A9TR              1      8.280    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
NOR2_X1A_A9TL                5      7.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X1B_A9TL                1      1.440    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X1M_A9TL                2      2.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X1P4A_A9TL              4      8.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X2A_A9TL                9     22.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X2B_A9TL                2      5.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X2M_A9TL                1      2.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X3A_A9TL               11     35.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X3M_A9TL                3      9.720    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X4A_A9TL                3     11.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X4B_A9TL                1      3.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X4M_A9TL                4     15.840    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X6A_A9TL                7     42.840    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X6M_A9TR                1      6.120    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
NOR2_X8A_A9TL                5     37.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X8M_A9TL                3     22.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OA21_X2M_A9TL                2      9.360    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OA21_X6M_A9TL                1     10.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI211_X4M_A9TL              4     30.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI21B_X4M_A9TL              1      7.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI21_X2M_A9TL               1      3.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI21_X3M_A9TL               5     23.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI21_X4M_A9TL               4     24.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI21_X6M_A9TL              14    115.920    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI21_X8M_A9TL               3     33.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI221_X4M_A9TL              1     10.440    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI2XB1_X1P4M_A9TR           1      3.600    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
OAI2XB1_X2M_A9TL             2      8.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI2XB1_X3M_A9TL             7     40.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI2XB1_X4M_A9TL             5     37.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI2XB1_X6M_A9TL            10     93.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI2XB1_X8M_A9TL            11    142.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR2_X0P5M_A9TL               1      1.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR2_X0P7M_A9TL               1      2.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR2_X1M_A9TL                 2      4.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR2_X1P4M_A9TL               3      7.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR2_X2M_A9TL                 2      6.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR2_X3M_A9TL                 2      7.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR2_X3M_A9TR                 2      7.200    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
OR2_X4M_A9TL                 3     15.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR2_X4M_A9TR                 1      5.040    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
OR2_X6M_A9TL                 2     13.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR4_X8M_A9TL                 1     16.920    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XNOR2_X0P7M_A9TL             1      3.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XNOR2_X1M_A9TL               1      3.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XNOR2_X2M_A9TL               9     55.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XNOR2_X3M_A9TL               8     63.360    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XNOR2_X4M_A9TL               6     60.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XNOR3_X0P5M_A9TL             6     36.720    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XNOR3_X1M_A9TL               2     12.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XNOR3_X1P4M_A9TL             2     20.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XNOR3_X2M_A9TL               1     12.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XNOR3_X3M_A9TL              11    154.440    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XNOR3_X4M_A9TL              26    477.360    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XOR2_X0P7M_A9TL              1      3.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XOR2_X1M_A9TL                5     18.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XOR2_X1P4M_A9TL              1      6.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XOR2_X2M_A9TL               10     61.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XOR2_X3M_A9TL               27    213.840    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XOR2_X4M_A9TL               32    322.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XOR3_X0P5M_A9TL              4     24.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XOR3_X2M_A9TL                1     12.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XOR3_X3M_A9TL                8    112.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XOR3_X4M_A9TL               29    532.440    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
--------------------------------------------------------------------------------------------
total                     1998  10614.960                                                   


                    Library                    Instances    Area   Instances % 
-------------------------------------------------------------------------------
sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c         2     4.320         0.1 
sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c      1959 10460.880        98.0 
sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c        37   149.760         1.9 

                                          
     Type      Instances    Area   Area % 
------------------------------------------
sequential            36   348.120    3.3 
inverter             578  1403.280   13.2 
buffer                83   222.480    2.1 
logic               1301  8641.080   81.4 
physical_cells         0     0.000    0.0 
------------------------------------------
total               1998 10614.960  100.0 


ENICSINFO: report_hierarchy
---------------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 08 2024  08:48:19 pm
  Module:                 proj_kmer_buffer
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

 
  Hierarchy Report Format : 
 
    level instance ( module ) <status>
 
    status :    preserve_<value> -- indicating preserve hierachy or inherited_preserve value
           :    blackbox --  indicating  unresolved instance
 
==================================================================

 0 proj_kmer_buffer

ENICSINFO: report_clock_gating
------------------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 08 2024  08:48:19 pm
  Module:                 proj_kmer_buffer
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Summary
-------
--------------------------------------------------------------------------
            Category            Number     %    Average Toggle Saving %   
--------------------------------------------------------------------------
 Total Clock Gating Instances        0  100.00                         -  
--------------------------------------------------------------------------
 RC Clock Gating Instances           0    0.00                      0.00  
 Non-RC Clock Gating Instances       0    0.00                      0.00  
--------------------------------------------------------------------------
 RC Gated Flip-flops                 0    0.00                      0.00  
 Non-RC Gated Flip-flops             0    0.00                      0.00  
--------------------------------------------------------------------------
 Total Gated Flip-flops              0    0.00                         -  
 Total Ungated Flip-flops           36  100.00                         -  
 Enable signal is constant          34   94.44                         -  
 Register bank width too small       2    5.56                         -  
--------------------------------------------------------------------------
 Total Flip-flops                   36  100.00                         -  
--------------------------------------------------------------------------


Multibit Flip-flop Summary
--------------------------
-------------------------------------------------------
Width     Number     Bits     RC Gated     Ungated     
-------------------------------------------------------
1-bit     36         36       0 (0.00%)    36 (100.00%) 
--------------------------------------------------------





ENICSINFO: report_design_rules
------------------------------
        Initializing DRC engine.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 08 2024  08:48:20 pm
  Module:                 proj_kmer_buffer
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

Max_transition design rule: no violations.


Max_capacitance design rule: no violations.


Max_fanout design rule (violation total = 9.000)
Pin                                        Fanout           Max     Violation
-------------------------------------------------------------------------------
fopt14576/Y                                21.000        16.000         5.000
fopt14576/Y                                21.000        16.000         5.000
fopt14576/Y                                21.000        16.000         5.000
fopt14576/Y                                21.000        16.000         5.000
fopt14576/Y                                21.000        16.000         5.000
fopt14576/Y                                21.000        16.000         5.000
fopt14576/Y                                21.000        16.000         5.000
fopt14576/Y                                21.000        16.000         5.000
fopt14576/Y                                21.000        16.000         5.000
fopt14576/Y                                21.000        16.000         5.000
fopt14576/Y                                21.000        16.000         5.000
fopt14576/Y                                21.000        16.000         5.000
fopt14576/Y                                21.000        16.000         5.000
fopt14576/Y                                21.000        16.000         5.000
fopt14576/Y                                21.000        16.000         5.000
fopt14576/Y                                21.000        16.000         5.000
fopt14576/Y                                21.000        16.000         5.000
fopt14576/Y                                21.000        16.000         5.000
fopt14576/Y                                21.000        16.000         5.000
fopt14576/Y                                21.000        16.000         5.000
fopt14576/Y                                21.000        16.000         5.000
fopt14576/Y                                21.000        16.000         5.000
fopt14494/Y                                19.000        16.000         3.000
fopt14494/Y                                19.000        16.000         3.000
fopt14494/Y                                19.000        16.000         3.000
fopt14494/Y                                19.000        16.000         3.000
fopt14494/Y                                19.000        16.000         3.000
fopt14494/Y                                19.000        16.000         3.000
fopt14494/Y                                19.000        16.000         3.000
fopt14494/Y                                19.000        16.000         3.000
fopt14494/Y                                19.000        16.000         3.000
fopt14494/Y                                19.000        16.000         3.000
fopt14494/Y                                19.000        16.000         3.000
fopt14494/Y                                19.000        16.000         3.000
fopt14494/Y                                19.000        16.000         3.000
fopt14494/Y                                19.000        16.000         3.000
fopt14494/Y                                19.000        16.000         3.000
fopt14494/Y                                19.000        16.000         3.000
fopt14494/Y                                19.000        16.000         3.000
fopt14494/Y                                19.000        16.000         3.000
fopt14494/Y                                19.000        16.000         3.000
fopt14494/Y                                19.000        16.000         3.000
fopt14304/Y                                17.000        16.000         1.000
fopt14304/Y                                17.000        16.000         1.000
fopt14304/Y                                17.000        16.000         1.000
fopt14304/Y                                17.000        16.000         1.000
fopt14304/Y                                17.000        16.000         1.000
fopt14304/Y                                17.000        16.000         1.000
fopt14304/Y                                17.000        16.000         1.000
fopt14304/Y                                17.000        16.000         1.000
fopt14304/Y                                17.000        16.000         1.000
fopt14304/Y                                17.000        16.000         1.000
fopt14304/Y                                17.000        16.000         1.000
fopt14304/Y                                17.000        16.000         1.000
fopt14304/Y                                17.000        16.000         1.000
fopt14304/Y                                17.000        16.000         1.000
fopt14304/Y                                17.000        16.000         1.000
fopt14304/Y                                17.000        16.000         1.000
fopt14304/Y                                17.000        16.000         1.000
fopt14304/Y                                17.000        16.000         1.000




ENICSINFO: report_dp
--------------------
Beginning report datapath command
Command: report datapath 
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 08 2024  08:48:20 pm
  Module:                 proj_kmer_buffer
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


      Type       CellArea Percentage 
-------------------------------------
datapath modules     0.00       0.00 
external muxes       0.00       0.00 
others           10614.96     100.00 
-------------------------------------
total            10614.96     100.00 

Beginning report datapath command

ENICSINFO: report_qor
---------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 08 2024  08:48:21 pm
  Module:                 proj_kmer_buffer
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

Timing
--------

Clock Period 
-------------
clk   1650.0 


  Cost    Critical              Violating 
 Group   Path Slack     TNS       Paths   
------------------------------------------
clk        No paths        0.0            
default    No paths        0.0            
in2out       -515.0   -11587.0         28 
in2reg         17.7        0.0          0 
reg2out     -1828.7   -43441.7         32 
reg2reg       211.8        0.0          0 
------------------------------------------
Total                 -43441.7         60 

Instance Count
--------------
Leaf Instance Count             1998 
Physical Instance count            0 
Sequential Instance Count         36 
Combinational Instance Count    1962 
Hierarchical Instance Count        0 

Area
----
Cell Area                          10614.960
Physical Cell Area                 0.000
Total Cell Area (Cell+Physical)    10614.960
Net Area                           2847.001
Total Area (Cell+Physical+Net)     13461.961

Max Fanout                         36 (clk)
Min Fanout                         0 (n_19)
Average Fanout                     1.9
Terms to net ratio                 2.8987
Terms to instance ratio            2.9640
Runtime                            157.0317430000001 seconds
Elapsed Runtime                    205 seconds
Genus peak memory usage            6891.72 
Innovus peak memory usage          no_value 
Hostname                           ip-10-0-112-224.eu-central-1.compute.internal
@file(genus_kmer_buffer.tcl) 202: report_timing > $design(export_dir)/post_synth/$design(TOPLEVEL).timing.rpt
@file(genus_kmer_buffer.tcl) 207: enics_start_stage "export_design"
*************************************************
*************************************************
**   ENICSINFO: Starting stage export_design   **
*************************************************
*************************************************
ENICSINFO: Current time is: 08/08/2024 20:48
ENICSINFO: ----------------------------------
@file(genus_kmer_buffer.tcl) 208: write_db $design(TOPLEVEL) -to_file "$design(export_dir)/post_synth/$design(TOPLEVEL).db" 
Finished exporting design database to file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/post_synth/proj_kmer_buffer.db' for 'proj_kmer_buffer' (command execution time mm:ss cpu = 00:00, real = 00:01).
@file(genus_kmer_buffer.tcl) 209: write_design -base_name "$design(export_dir)/post_synth/$design(TOPLEVEL)" -innovus
Warning : This command will be obsolete in a next major release. [TUI-37]
        : Option '-innovus' is being obsoleted. Use 'write_db -common' for saving design databases to operate with other Cadence tools. Use 'write_design' in future releases for saving files for operations with non-Cadence tools.

(write_design): Writing Innovus content. Constraint interface is: 'mmmc2'
(write_design): Writing Genus content. Constraint interface is 'smsc'
Exporting design data for 'proj_kmer_buffer' to /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/post_synth/proj_kmer_buffer...
%# Begin write_design (08/08 20:48:22, mem=5236.35M)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   write_design
No loop breaker instances found (cdn_loop_breaker).
File /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/post_synth/proj_kmer_buffer.mmmc.tcl has been written.
Finished SDC export (command execution time mm:ss (real) = 00:02).
Info: file /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/post_synth/proj_kmer_buffer.default_emulate_constraint_mode.sdc has been written
Info: file /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/post_synth/proj_kmer_buffer.default_emulate_constraint_mode.sdc has been written
Info    : Innovus executable found. [INVS-8] [launch_innovus]
        : Using the Innovus executable specified by the user path (/apps/cadence/INNOVUS/21.15/tools/bin/innovus)
        : The specified Innovus executable will be used for the Innovus batch jobs.

Number of user defined NDR nets found: 0

Number of NDR nets found: 0
Number of nets with minimum layer assignments: 0

** To load the database source /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/post_synth/proj_kmer_buffer.invs_setup.tcl in an Innovus session.
** To load the database source /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/post_synth/proj_kmer_buffer.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'proj_kmer_buffer' (command execution time mm:ss cpu = 00:06, real = 00:13).
.
%# End write_design (08/08 20:48:35, total cpu=08:00:06, real=08:00:13, peak res=1258.20M, current mem=5240.35M)
@file(genus_kmer_buffer.tcl) 210: write_hdl > $design(postsyn_netlist)
@file(genus_kmer_buffer.tcl) 211: write_sdf > "$design(export_dir)/post_synth/$design(TOPLEVEL).sdf"
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -setuphold has changed from split to merge_always. Specify '-setuphold split' to preserve the behavior of the previous release.
        : Specify the option explicitly.
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -recrem has changed from split to merge_always. Specify '-recrem split' to preserve the behavior of the previous release.
#@ End verbose source ../scripts/genus_kmer_buffer.tcl

Another Ctrl-C within 1 second will terminate the tool.
CURRENT RESOURCES: RT {elapsed: 513s, ST: 190s, FG: 190s, CPU: 5.0%}, MEM {curr: 5.1G, peak: 6.7G, phys curr: 1.1G, phys peak: 1.2G}, SYS {load: 0.8, cpu: 2, total: 7.5G, free: 2.4G}
Abnormal exit.
