module mux(input [15:0]i,input [3:0]s,output y);
wire [4:0]w;
mux4_1 m1(i[3:0],s[1:0],w[0]);
mux4_1 m2(i[7:4],s[1:0],w[1]);
mux4_1 m3(i[11:8],s[1:0],w[2]);
mux4_1 m4(i[15:12],s[1:0],w[3]);
mux4_1 m5(w[3:0],s[3:2],y);
endmodule
module mux4_1(input [3:0]i,input [1:0]s,output y);
assign y=s[1]?(s[0]?(i[3]):(i[2])):(s[0]?(i[1]):(i[0]));
endmodule
