<stg><name>linear_forward_no_mu</name>


<trans_list>

<trans id="213" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="3" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="6" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="53" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_S_i_0_i3_begin:0  %v80_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %v80_V)

]]></Node>
<StgValue><ssdm name="v80_V_read"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_S_i_0_i3_begin:1  %v78_0_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %v78_0_V_read)

]]></Node>
<StgValue><ssdm name="v78_0_V_read_1"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="44" op_0_bw="32">
<![CDATA[
l_S_i_0_i3_begin:2  %sext_ln132 = sext i32 %v80_V_read to i44

]]></Node>
<StgValue><ssdm name="sext_ln132"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_S_i_0_i3_begin:3  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str8)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="44" op_0_bw="32">
<![CDATA[
l_S_i_0_i3_begin:4  %sext_ln1118 = sext i32 %v78_0_V_read_1 to i44

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
l_S_i_0_i3_begin:5  %mul_ln1118 = mul i44 %sext_ln132, %sext_ln1118

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_S_i_0_i3_begin:6  %tmp_89 = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %mul_ln1118, i32 12, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="43" op_0_bw="32">
<![CDATA[
l_S_i_0_i3_begin:7  %sext_ln133 = sext i32 %tmp_89 to i43

]]></Node>
<StgValue><ssdm name="sext_ln133"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
l_S_i_0_i3_begin:8  br label %0

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
:0  %j2_0_0 = phi i11 [ 0, %l_S_i_0_i3_begin ], [ %add_ln133, %l_S_j_0_j2_end ]

]]></Node>
<StgValue><ssdm name="j2_0_0"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %icmp_ln133 = icmp eq i11 %j2_0_0, -512

]]></Node>
<StgValue><ssdm name="icmp_ln133"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_81 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536)

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3  %add_ln133 = add i11 %j2_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln133"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln133, label %l_S_i_0_i3_end, label %l_S_j_0_j2_begin

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_S_j_0_j2_begin:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str9) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln133"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_S_j_0_j2_begin:1  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str9)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="11">
<![CDATA[
l_S_j_0_j2_begin:2  %zext_ln138 = zext i11 %j2_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln138"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="21" op_0_bw="11">
<![CDATA[
l_S_j_0_j2_begin:3  %zext_ln203 = zext i11 %j2_0_0 to i21

]]></Node>
<StgValue><ssdm name="zext_ln203"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_0_j2_begin:4  %v81_V_addr = getelementptr [1536 x i32]* %v81_V, i64 0, i64 %zext_ln138

]]></Node>
<StgValue><ssdm name="v81_V_addr"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
l_S_j_0_j2_begin:5  br label %1

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_S_i_0_i3_end:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str8, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0">
<![CDATA[
l_S_i_0_i3_end:1  ret void

]]></Node>
<StgValue><ssdm name="ret_ln209"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
:0  %v128_V_0 = phi i31 [ 0, %l_S_j_0_j2_begin ], [ %add_ln703_5, %l_S_k_0_k ]

]]></Node>
<StgValue><ssdm name="v128_V_0"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:1  %k_0_0 = phi i9 [ 0, %l_S_j_0_j2_begin ], [ %add_ln136, %l_S_k_0_k ]

]]></Node>
<StgValue><ssdm name="k_0_0"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %icmp_ln136 = icmp eq i9 %k_0_0, -128

]]></Node>
<StgValue><ssdm name="icmp_ln136"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_83 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 384, i64 384, i64 384)

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %add_ln136 = add i9 %k_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln136"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln136, label %l_S_j_0_j2_end, label %l_S_k_0_k

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="20" op_0_bw="20" op_1_bw="9" op_2_bw="11">
<![CDATA[
l_S_k_0_k:4  %tmp_14 = call i20 @_ssdm_op_BitConcatenate.i20.i9.i11(i9 %k_0_0, i11 0)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="21" op_0_bw="20">
<![CDATA[
l_S_k_0_k:5  %zext_ln138_2 = zext i20 %tmp_14 to i21

]]></Node>
<StgValue><ssdm name="zext_ln138_2"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="18" op_0_bw="18" op_1_bw="9" op_2_bw="9">
<![CDATA[
l_S_k_0_k:6  %tmp_15 = call i18 @_ssdm_op_BitConcatenate.i18.i9.i9(i9 %k_0_0, i9 0)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="21" op_0_bw="18">
<![CDATA[
l_S_k_0_k:7  %zext_ln138_3 = zext i18 %tmp_15 to i21

]]></Node>
<StgValue><ssdm name="zext_ln138_3"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
l_S_k_0_k:8  %sub_ln138 = sub i21 %zext_ln138_2, %zext_ln138_3

]]></Node>
<StgValue><ssdm name="sub_ln138"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
l_S_k_0_k:9  %add_ln138 = add i21 %zext_ln203, %sub_ln138

]]></Node>
<StgValue><ssdm name="add_ln138"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="21">
<![CDATA[
l_S_k_0_k:10  %sext_ln138 = sext i21 %add_ln138 to i64

]]></Node>
<StgValue><ssdm name="sext_ln138"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_k_0_k:11  %v79_addr = getelementptr [589824 x i8]* %v79, i64 0, i64 %sext_ln138

]]></Node>
<StgValue><ssdm name="v79_addr"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="20">
<![CDATA[
l_S_k_0_k:12  %v79_load = load i8* %v79_addr, align 1

]]></Node>
<StgValue><ssdm name="v79_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="9">
<![CDATA[
l_S_k_0_k:3  %zext_ln138_1 = zext i9 %k_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln138_1"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="20">
<![CDATA[
l_S_k_0_k:12  %v79_load = load i8* %v79_addr, align 1

]]></Node>
<StgValue><ssdm name="v79_load"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="2" op_0_bw="8">
<![CDATA[
l_S_k_0_k:13  %trunc_ln166 = trunc i8 %v79_load to i2

]]></Node>
<StgValue><ssdm name="trunc_ln166"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_k_0_k:19  %v77_0_0_addr = getelementptr [384 x i8]* %v77_0_0, i64 0, i64 %zext_ln138_1

]]></Node>
<StgValue><ssdm name="v77_0_0_addr"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="9">
<![CDATA[
l_S_k_0_k:20  %v77_0_0_load = load i8* %v77_0_0_addr, align 1

]]></Node>
<StgValue><ssdm name="v77_0_0_load"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_S_k_0_k:26  %trunc_ln166_1 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %v79_load, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln166_1"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_k_0_k:32  %v77_1_0_addr = getelementptr [384 x i8]* %v77_1_0, i64 0, i64 %zext_ln138_1

]]></Node>
<StgValue><ssdm name="v77_1_0_addr"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="9">
<![CDATA[
l_S_k_0_k:33  %v77_1_0_load = load i8* %v77_1_0_addr, align 1

]]></Node>
<StgValue><ssdm name="v77_1_0_load"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_S_k_0_k:39  %trunc_ln166_2 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %v79_load, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln166_2"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_k_0_k:45  %v77_2_0_addr = getelementptr [384 x i8]* %v77_2_0, i64 0, i64 %zext_ln138_1

]]></Node>
<StgValue><ssdm name="v77_2_0_addr"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="9">
<![CDATA[
l_S_k_0_k:46  %v77_2_0_load = load i8* %v77_2_0_addr, align 1

]]></Node>
<StgValue><ssdm name="v77_2_0_load"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_S_k_0_k:52  %trunc_ln7 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %v79_load, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_k_0_k:58  %v77_3_0_addr = getelementptr [384 x i8]* %v77_3_0, i64 0, i64 %zext_ln138_1

]]></Node>
<StgValue><ssdm name="v77_3_0_addr"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="9">
<![CDATA[
l_S_k_0_k:59  %v77_3_0_load = load i8* %v77_3_0_addr, align 1

]]></Node>
<StgValue><ssdm name="v77_3_0_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="105" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
l_S_k_0_k:14  %icmp_ln173 = icmp eq i2 %trunc_ln166, 1

]]></Node>
<StgValue><ssdm name="icmp_ln173"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
l_S_k_0_k:15  %icmp_ln179 = icmp eq i2 %trunc_ln166, -2

]]></Node>
<StgValue><ssdm name="icmp_ln179"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
l_S_k_0_k:16  %select_ln173 = select i1 %icmp_ln173, i2 1, i2 -1

]]></Node>
<StgValue><ssdm name="select_ln173"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_S_k_0_k:17  %or_ln173 = or i1 %icmp_ln173, %icmp_ln179

]]></Node>
<StgValue><ssdm name="or_ln173"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
l_S_k_0_k:18  %select_ln173_1 = select i1 %or_ln173, i2 %select_ln173, i2 0

]]></Node>
<StgValue><ssdm name="select_ln173_1"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="9">
<![CDATA[
l_S_k_0_k:20  %v77_0_0_load = load i8* %v77_0_0_addr, align 1

]]></Node>
<StgValue><ssdm name="v77_0_0_load"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="9" op_0_bw="8">
<![CDATA[
l_S_k_0_k:21  %sext_ln728 = sext i8 %v77_0_0_load to i9

]]></Node>
<StgValue><ssdm name="sext_ln728"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="9" op_0_bw="2">
<![CDATA[
l_S_k_0_k:22  %sext_ln728_1 = sext i2 %select_ln173_1 to i9

]]></Node>
<StgValue><ssdm name="sext_ln728_1"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
l_S_k_0_k:23  %mul_ln728 = mul i9 %sext_ln728, %sext_ln728_1

]]></Node>
<StgValue><ssdm name="mul_ln728"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
l_S_k_0_k:27  %icmp_ln173_1 = icmp eq i2 %trunc_ln166_1, 1

]]></Node>
<StgValue><ssdm name="icmp_ln173_1"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
l_S_k_0_k:28  %icmp_ln179_1 = icmp eq i2 %trunc_ln166_1, -2

]]></Node>
<StgValue><ssdm name="icmp_ln179_1"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
l_S_k_0_k:29  %select_ln173_2 = select i1 %icmp_ln173_1, i2 1, i2 -1

]]></Node>
<StgValue><ssdm name="select_ln173_2"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_S_k_0_k:30  %or_ln173_1 = or i1 %icmp_ln173_1, %icmp_ln179_1

]]></Node>
<StgValue><ssdm name="or_ln173_1"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
l_S_k_0_k:31  %select_ln173_3 = select i1 %or_ln173_1, i2 %select_ln173_2, i2 0

]]></Node>
<StgValue><ssdm name="select_ln173_3"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="9">
<![CDATA[
l_S_k_0_k:33  %v77_1_0_load = load i8* %v77_1_0_addr, align 1

]]></Node>
<StgValue><ssdm name="v77_1_0_load"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="9" op_0_bw="8">
<![CDATA[
l_S_k_0_k:34  %sext_ln728_3 = sext i8 %v77_1_0_load to i9

]]></Node>
<StgValue><ssdm name="sext_ln728_3"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="2">
<![CDATA[
l_S_k_0_k:35  %sext_ln728_4 = sext i2 %select_ln173_3 to i9

]]></Node>
<StgValue><ssdm name="sext_ln728_4"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
l_S_k_0_k:36  %mul_ln728_1 = mul i9 %sext_ln728_3, %sext_ln728_4

]]></Node>
<StgValue><ssdm name="mul_ln728_1"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
l_S_k_0_k:40  %icmp_ln173_2 = icmp eq i2 %trunc_ln166_2, 1

]]></Node>
<StgValue><ssdm name="icmp_ln173_2"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
l_S_k_0_k:41  %icmp_ln179_2 = icmp eq i2 %trunc_ln166_2, -2

]]></Node>
<StgValue><ssdm name="icmp_ln179_2"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
l_S_k_0_k:42  %select_ln173_4 = select i1 %icmp_ln173_2, i2 1, i2 -1

]]></Node>
<StgValue><ssdm name="select_ln173_4"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_S_k_0_k:43  %or_ln173_2 = or i1 %icmp_ln173_2, %icmp_ln179_2

]]></Node>
<StgValue><ssdm name="or_ln173_2"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
l_S_k_0_k:44  %select_ln173_5 = select i1 %or_ln173_2, i2 %select_ln173_4, i2 0

]]></Node>
<StgValue><ssdm name="select_ln173_5"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="9">
<![CDATA[
l_S_k_0_k:46  %v77_2_0_load = load i8* %v77_2_0_addr, align 1

]]></Node>
<StgValue><ssdm name="v77_2_0_load"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="9" op_0_bw="8">
<![CDATA[
l_S_k_0_k:47  %sext_ln728_6 = sext i8 %v77_2_0_load to i9

]]></Node>
<StgValue><ssdm name="sext_ln728_6"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="9" op_0_bw="2">
<![CDATA[
l_S_k_0_k:48  %sext_ln728_7 = sext i2 %select_ln173_5 to i9

]]></Node>
<StgValue><ssdm name="sext_ln728_7"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
l_S_k_0_k:49  %mul_ln728_2 = mul i9 %sext_ln728_6, %sext_ln728_7

]]></Node>
<StgValue><ssdm name="mul_ln728_2"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
l_S_k_0_k:53  %icmp_ln173_3 = icmp eq i2 %trunc_ln7, 1

]]></Node>
<StgValue><ssdm name="icmp_ln173_3"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
l_S_k_0_k:54  %icmp_ln179_3 = icmp eq i2 %trunc_ln7, -2

]]></Node>
<StgValue><ssdm name="icmp_ln179_3"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
l_S_k_0_k:55  %select_ln173_6 = select i1 %icmp_ln173_3, i2 1, i2 -1

]]></Node>
<StgValue><ssdm name="select_ln173_6"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_S_k_0_k:56  %or_ln173_3 = or i1 %icmp_ln173_3, %icmp_ln179_3

]]></Node>
<StgValue><ssdm name="or_ln173_3"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
l_S_k_0_k:57  %select_ln173_7 = select i1 %or_ln173_3, i2 %select_ln173_6, i2 0

]]></Node>
<StgValue><ssdm name="select_ln173_7"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="9">
<![CDATA[
l_S_k_0_k:59  %v77_3_0_load = load i8* %v77_3_0_addr, align 1

]]></Node>
<StgValue><ssdm name="v77_3_0_load"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="9" op_0_bw="8">
<![CDATA[
l_S_k_0_k:60  %sext_ln728_9 = sext i8 %v77_3_0_load to i9

]]></Node>
<StgValue><ssdm name="sext_ln728_9"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="9" op_0_bw="2">
<![CDATA[
l_S_k_0_k:61  %sext_ln728_10 = sext i2 %select_ln173_7 to i9

]]></Node>
<StgValue><ssdm name="sext_ln728_10"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
l_S_k_0_k:62  %mul_ln728_3 = mul i9 %sext_ln728_10, %sext_ln728_9

]]></Node>
<StgValue><ssdm name="mul_ln728_3"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="141" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_S_k_0_k:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str10) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln136"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_S_k_0_k:1  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str10)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
l_S_k_0_k:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln137"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="21" op_0_bw="21" op_1_bw="9" op_2_bw="12">
<![CDATA[
l_S_k_0_k:24  %shl_ln728_1 = call i21 @_ssdm_op_BitConcatenate.i21.i9.i12(i9 %mul_ln728, i12 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_1"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="22" op_0_bw="21">
<![CDATA[
l_S_k_0_k:25  %sext_ln728_2 = sext i21 %shl_ln728_1 to i22

]]></Node>
<StgValue><ssdm name="sext_ln728_2"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="21" op_0_bw="21" op_1_bw="9" op_2_bw="12">
<![CDATA[
l_S_k_0_k:37  %shl_ln728_2 = call i21 @_ssdm_op_BitConcatenate.i21.i9.i12(i9 %mul_ln728_1, i12 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_2"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="22" op_0_bw="21">
<![CDATA[
l_S_k_0_k:38  %sext_ln728_5 = sext i21 %shl_ln728_2 to i22

]]></Node>
<StgValue><ssdm name="sext_ln728_5"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="21" op_0_bw="21" op_1_bw="9" op_2_bw="12">
<![CDATA[
l_S_k_0_k:50  %shl_ln728_3 = call i21 @_ssdm_op_BitConcatenate.i21.i9.i12(i9 %mul_ln728_2, i12 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_3"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="22" op_0_bw="21">
<![CDATA[
l_S_k_0_k:51  %sext_ln728_8 = sext i21 %shl_ln728_3 to i22

]]></Node>
<StgValue><ssdm name="sext_ln728_8"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="21" op_0_bw="21" op_1_bw="9" op_2_bw="12">
<![CDATA[
l_S_k_0_k:63  %shl_ln728_4 = call i21 @_ssdm_op_BitConcatenate.i21.i9.i12(i9 %mul_ln728_3, i12 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_4"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="22" op_0_bw="21">
<![CDATA[
l_S_k_0_k:64  %sext_ln728_11 = sext i21 %shl_ln728_4 to i22

]]></Node>
<StgValue><ssdm name="sext_ln728_11"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
l_S_k_0_k:65  %add_ln703 = add i22 %sext_ln728_5, %sext_ln728_2

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="23" op_0_bw="22">
<![CDATA[
l_S_k_0_k:66  %sext_ln703 = sext i22 %add_ln703 to i23

]]></Node>
<StgValue><ssdm name="sext_ln703"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
l_S_k_0_k:67  %add_ln703_7 = add i22 %sext_ln728_8, %sext_ln728_11

]]></Node>
<StgValue><ssdm name="add_ln703_7"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="23" op_0_bw="22">
<![CDATA[
l_S_k_0_k:68  %sext_ln703_3 = sext i22 %add_ln703_7 to i23

]]></Node>
<StgValue><ssdm name="sext_ln703_3"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
l_S_k_0_k:69  %add_ln703_8 = add i23 %sext_ln703_3, %sext_ln703

]]></Node>
<StgValue><ssdm name="add_ln703_8"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="31" op_0_bw="23">
<![CDATA[
l_S_k_0_k:70  %sext_ln703_4 = sext i23 %add_ln703_8 to i31

]]></Node>
<StgValue><ssdm name="sext_ln703_4"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
l_S_k_0_k:71  %add_ln703_5 = add i31 %v128_V_0, %sext_ln703_4

]]></Node>
<StgValue><ssdm name="add_ln703_5"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_S_k_0_k:72  %empty_84 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str10, i32 %tmp_5)

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
l_S_k_0_k:73  br label %1

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="161" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="43" op_0_bw="43" op_1_bw="31" op_2_bw="12">
<![CDATA[
l_S_j_0_j2_end:0  %tmp_s = call i43 @_ssdm_op_BitConcatenate.i43.i31.i12(i31 %v128_V_0, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="47" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="43" op_1_bw="43">
<![CDATA[
l_S_j_0_j2_end:1  %sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="163" st_id="8" stage="46" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="43" op_1_bw="43">
<![CDATA[
l_S_j_0_j2_end:1  %sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="164" st_id="9" stage="45" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="43" op_1_bw="43">
<![CDATA[
l_S_j_0_j2_end:1  %sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="165" st_id="10" stage="44" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="43" op_1_bw="43">
<![CDATA[
l_S_j_0_j2_end:1  %sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="166" st_id="11" stage="43" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="43" op_1_bw="43">
<![CDATA[
l_S_j_0_j2_end:1  %sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="167" st_id="12" stage="42" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="43" op_1_bw="43">
<![CDATA[
l_S_j_0_j2_end:1  %sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="168" st_id="13" stage="41" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="43" op_1_bw="43">
<![CDATA[
l_S_j_0_j2_end:1  %sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="169" st_id="14" stage="40" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="43" op_1_bw="43">
<![CDATA[
l_S_j_0_j2_end:1  %sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="170" st_id="15" stage="39" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="43" op_1_bw="43">
<![CDATA[
l_S_j_0_j2_end:1  %sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="171" st_id="16" stage="38" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="43" op_1_bw="43">
<![CDATA[
l_S_j_0_j2_end:1  %sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="172" st_id="17" stage="37" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="43" op_1_bw="43">
<![CDATA[
l_S_j_0_j2_end:1  %sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="173" st_id="18" stage="36" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="43" op_1_bw="43">
<![CDATA[
l_S_j_0_j2_end:1  %sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="174" st_id="19" stage="35" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="43" op_1_bw="43">
<![CDATA[
l_S_j_0_j2_end:1  %sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="175" st_id="20" stage="34" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="43" op_1_bw="43">
<![CDATA[
l_S_j_0_j2_end:1  %sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="176" st_id="21" stage="33" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="43" op_1_bw="43">
<![CDATA[
l_S_j_0_j2_end:1  %sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="177" st_id="22" stage="32" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="43" op_1_bw="43">
<![CDATA[
l_S_j_0_j2_end:1  %sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="178" st_id="23" stage="31" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="43" op_1_bw="43">
<![CDATA[
l_S_j_0_j2_end:1  %sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="179" st_id="24" stage="30" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="43" op_1_bw="43">
<![CDATA[
l_S_j_0_j2_end:1  %sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="180" st_id="25" stage="29" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="43" op_1_bw="43">
<![CDATA[
l_S_j_0_j2_end:1  %sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="181" st_id="26" stage="28" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="43" op_1_bw="43">
<![CDATA[
l_S_j_0_j2_end:1  %sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="182" st_id="27" stage="27" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="43" op_1_bw="43">
<![CDATA[
l_S_j_0_j2_end:1  %sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="183" st_id="28" stage="26" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="43" op_1_bw="43">
<![CDATA[
l_S_j_0_j2_end:1  %sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="184" st_id="29" stage="25" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="43" op_1_bw="43">
<![CDATA[
l_S_j_0_j2_end:1  %sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="185" st_id="30" stage="24" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="43" op_1_bw="43">
<![CDATA[
l_S_j_0_j2_end:1  %sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="186" st_id="31" stage="23" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="43" op_1_bw="43">
<![CDATA[
l_S_j_0_j2_end:1  %sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="187" st_id="32" stage="22" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="43" op_1_bw="43">
<![CDATA[
l_S_j_0_j2_end:1  %sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="188" st_id="33" stage="21" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="43" op_1_bw="43">
<![CDATA[
l_S_j_0_j2_end:1  %sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="189" st_id="34" stage="20" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="43" op_1_bw="43">
<![CDATA[
l_S_j_0_j2_end:1  %sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="190" st_id="35" stage="19" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="43" op_1_bw="43">
<![CDATA[
l_S_j_0_j2_end:1  %sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="191" st_id="36" stage="18" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="43" op_1_bw="43">
<![CDATA[
l_S_j_0_j2_end:1  %sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="192" st_id="37" stage="17" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="43" op_1_bw="43">
<![CDATA[
l_S_j_0_j2_end:1  %sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="193" st_id="38" stage="16" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="43" op_1_bw="43">
<![CDATA[
l_S_j_0_j2_end:1  %sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="194" st_id="39" stage="15" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="43" op_1_bw="43">
<![CDATA[
l_S_j_0_j2_end:1  %sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="195" st_id="40" stage="14" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="43" op_1_bw="43">
<![CDATA[
l_S_j_0_j2_end:1  %sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="196" st_id="41" stage="13" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="43" op_1_bw="43">
<![CDATA[
l_S_j_0_j2_end:1  %sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="197" st_id="42" stage="12" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="43" op_1_bw="43">
<![CDATA[
l_S_j_0_j2_end:1  %sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="198" st_id="43" stage="11" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="43" op_1_bw="43">
<![CDATA[
l_S_j_0_j2_end:1  %sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="199" st_id="44" stage="10" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="43" op_1_bw="43">
<![CDATA[
l_S_j_0_j2_end:1  %sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="200" st_id="45" stage="9" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="43" op_1_bw="43">
<![CDATA[
l_S_j_0_j2_end:1  %sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="201" st_id="46" stage="8" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="43" op_1_bw="43">
<![CDATA[
l_S_j_0_j2_end:1  %sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="202" st_id="47" stage="7" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="43" op_1_bw="43">
<![CDATA[
l_S_j_0_j2_end:1  %sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="203" st_id="48" stage="6" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="43" op_1_bw="43">
<![CDATA[
l_S_j_0_j2_end:1  %sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="204" st_id="49" stage="5" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="43" op_1_bw="43">
<![CDATA[
l_S_j_0_j2_end:1  %sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="205" st_id="50" stage="4" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="43" op_1_bw="43">
<![CDATA[
l_S_j_0_j2_end:1  %sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="206" st_id="51" stage="3" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="43" op_1_bw="43">
<![CDATA[
l_S_j_0_j2_end:1  %sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="207" st_id="52" stage="2" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="43" op_1_bw="43">
<![CDATA[
l_S_j_0_j2_end:1  %sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="208" st_id="53" stage="1" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="43" op_1_bw="43">
<![CDATA[
l_S_j_0_j2_end:1  %sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="209" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32">
<![CDATA[
l_S_j_0_j2_end:2  %trunc_ln703 = trunc i43 %sdiv_ln1148 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln703"/></StgValue>
</operation>

<operation id="210" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
l_S_j_0_j2_end:3  store i32 %trunc_ln703, i32* %v81_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln206"/></StgValue>
</operation>

<operation id="211" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_S_j_0_j2_end:4  %empty_82 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str9, i32 %tmp_4)

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="212" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
l_S_j_0_j2_end:5  br label %0

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
