// Seed: 3877596059
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  assign module_1._id_4 = 0;
  output wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_4 = 32'd78
) (
    output supply1 id_0,
    output tri1 id_1,
    output wor id_2,
    inout tri0 id_3,
    input uwire _id_4
    , id_7,
    output tri id_5
);
  assign id_0 = id_7 == -1'd0;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7
  );
  logic [id_4 : ""] id_8;
  wire id_9;
endmodule
