; Copyright 2005 Castle Technology Ltd
;
; Licensed under the Apache License, Version 2.0 (the "License");
; you may not use this file except in compliance with the License.
; You may obtain a copy of the License at
;
;     http://www.apache.org/licenses/LICENSE-2.0
;
; Unless required by applicable law or agreed to in writing, software
; distributed under the License is distributed on an "AS IS" BASIS,
; WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
; See the License for the specific language governing permissions and
; limitations under the License.
;
SPD_Address             *       &AC

                        ^       0
RAMSPD_ManBytes         #       1
RAMSPD_TotalBytes       #       1       ; 2^n (1<=n<=14)
RAMSPD_MemoryType       #       1
RAMSPD_Rows             #       1       ; two nibbles (1 for each bank), top nibble = 0
RAMSPD_Cols             #       1       ; if no second bank or symmetrical
RAMSPD_Banks            #       1
RAMSPD_WidthL           #       1       ; (0,32,33,36,64,72,80,128,144,254,255)
RAMSPD_WidthH           #       1       ; (0,256,512,1024,2048)
RAMSPD_Voltage          #       1
RAMSPD_Tcyc             #       1       ; top nibble = ns, bottom = .1ns (at max CAS)
RAMSPD_Tac              #       1       ; top nibble = .1ns, bottom = .01ns
RAMSPD_Error            #       1
RAMSPD_Refresh          #       1       ; See below
RAMSPD_PrimaryWidth     #       1       ; Bit 7 => 2nd bank's devices 2x width of 1st's
RAMSPD_ErrorWidth       #       1       ; ditto
RAMSPD_BackToBackCol    #       1       ; minimum clock delay
RAMSPD_BurstLength      #       1       ; bit field of supported (see below)
RAMSPD_DeviceLeaves     #       1       ; (or banks)
RAMSPD_CASLatency       #       1       ; bit field of supported
RAMSPD_CSLatency        #       1       ; bit field of supported
RAMSPD_WELatency        #       1       ; bit field of supported
RAMSPD_ModuleAttr       #       1
RAMSPD_DeviceAttr       #       1
RAMSPD_Tcyc_CLX_5       #       1       ; as Tcyc, but at max CAS latency - 0.5ns
RAMSPD_Tac_CLX_5        #       1       ; as Tac, but at max CAS latency - 0.5ns
RAMSPD_Tcyc_CLX_1       #       1       ; as Tcyc, but at max CAS latency - 1ns
RAMSPD_Tac_CLX_1        #       1       ; as Tac, but at max CAS latency - 1ns
RAMSPD_Trp              #       1       ; in 0.25ns units
RAMSPD_Trrd             #       1       ; in 0.25ns units
RAMSPD_Trcd             #       1       ; in 0.25ns units
RAMSPD_Tras             #       1       ; in ns
RAMSPD_Density          #       1       ; bits for each bank ORed together
RAMSPD_Tacsetup         #       1       ; top nibble = .1ns, bottom = .01ns
RAMSPD_Tachold          #       1       ; top nibble = .1ns, bottom = .01ns
RAMSPD_Tinputsetup      #       1       ; top nibble = .1ns, bottom = .01ns
RAMSPD_Tinputhold       #       1       ; top nibble = .1ns, bottom = .01ns
                        ^       62
RAMSPD_Revision         #       1       ; JEDEC standard revision (currently 0)
RAMSPD_Checksum         #       1       ; (sum of bytes 0-62 modulo 256)
RAMSPD_ManufID          #       8
RAMSPD_ManufLoc         #       1
RAMSPD_ModPartNumb      #       18
RAMSPD_ModRevision      #       2
RAMSPD_ModDate          #       2
RAMSPD_ModSerial        #       4
RAMSPD_ManufUse         #       29
RAMSPD_CustomerUse      #       128




RAMSPD_MemType_FPM      *       1
RAMSPD_MemType_EDO      *       2
RAMSPD_MemType_SDRAM    *       4
RAMSPD_MemType_SGRAM    *       6
RAMSPD_MemType_DDR      *       7

RAMSPD_Volt_TTL5VTol    *       0
RAMSPD_Volt_LVTTL       *       1
RAMSPD_Volt_HSTL15V     *       2
RAMSPD_Volt_SSTL33V     *       3
RAMSPD_Volt_SSTL25V     *       4

RAMSPD_Error_None       *       0
RAMSPD_Error_Parity     *       1
RAMSPD_Error_ECC        *       2

RAMSPD_Refresh_15us     *       0
RAMSPD_Refresh_4us      *       1
RAMSPD_Refresh_8us      *       2
RAMSPD_Refresh_31us     *       3
RAMSPD_Refresh_63us     *       4
RAMSPD_Refresh_125us    *       5
RAMSPD_Refresh_SelfRef  *       128

RAMSPD_Burst_1          *       1
RAMSPD_Burst_2          *       2
RAMSPD_Burst_4          *       4
RAMSPD_Burst_8          *       8
RAMSPD_Burst_Page       *       128

RAMSPD_CAS_1            *       1
RAMSPD_CAS_15           *       2
RAMSPD_CAS_2            *       4
RAMSPD_CAS_25           *       8
RAMSPD_CAS_3            *       16
RAMSPD_CAS_35           *       32

RAMSPD_CS_0             *       1
RAMSPD_CS_1             *       2
RAMSPD_CS_2             *       4
RAMSPD_CS_3             *       8
RAMSPD_CS_4             *       16
RAMSPD_CS_5             *       32
RAMSPD_CS_6             *       64

RAMSPD_WE_0             *       1
RAMSPD_WE_1             *       2
RAMSPD_WE_2             *       4
RAMSPD_WE_3             *       8

RAMSPD_ModAttr_BuffAC   *       1
RAMSPD_ModAttr_RegAC    *       2
RAMSPD_ModAttr_PLLOnCard *      4
RAMSPD_ModAttr_FETOnCard *      8
RAMSPD_ModAttr_FETExt   *       16
RAMSPD_ModAttr_DiffClock *      32

RAMSPD_DevAttr_WeakDrive *      1
RAMSPD_DevAttr_QFCOutput *      2

RAMSPD_Density_16MB     *       4
RAMSPD_Density_32MB     *       8
RAMSPD_Density_64MB     *       16
RAMSPD_Density_128MB    *       32
RAMSPD_Density_256MB    *       64
RAMSPD_Density_512MB    *       128
RAMSPD_Density_1GB      *       1
RAMSPD_Density_2GB      *       2

        END
