// Seed: 1449293977
module module_0;
  logic id_1;
  assign module_2.id_8 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd52
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  module_0 modCall_1 ();
  input wire id_4;
  input wire id_3;
  output tri id_2;
  input wire _id_1;
  assign id_2 = 1;
  wire id_6;
  wire [-1 : id_1] id_7;
  wire [1 : 1  +  1 'h0] id_8;
endmodule
module module_2 #(
    parameter id_6 = 32'd74
) (
    output tri id_0,
    input uwire id_1,
    inout wire id_2,
    output tri1 id_3,
    input uwire id_4,
    output supply0 id_5,
    output wand _id_6,
    output tri id_7,
    input wire id_8,
    input tri0 id_9,
    input wire id_10,
    output tri1 id_11,
    output tri1 id_12,
    input tri1 id_13,
    output wand id_14,
    input tri0 id_15,
    input wand id_16
);
  module_0 modCall_1 ();
  assign id_2 = -1;
  logic [1 : id_6] id_18;
endmodule
