NDSummary.OnToolTipsLoaded("SystemVerilogClass:uvm_reg_mem_shared_access_seq",{166:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype166\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_reg_mem_shared_access_seq</div></div></div><div class=\"TTSummary\">Verify the accessibility of all shared registers and memories in a block by executing the uvm_reg_shared_access_seq and uvm_mem_shared_access_seq sequence respectively on every register and memory within it.</div></div>",168:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div class=\"TTSummary\">The block to be tested</div></div>",169:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype169\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">protected</span> uvm_reg_shared_access_seq reg_seq</div></div><div class=\"TTSummary\">The sequence used to test one register</div></div>",170:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype170\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">protected</span> uvm_mem_shared_access_seq mem_seq</div></div><div class=\"TTSummary\">The sequence used to test one memory</div></div>"});