$date
	Sun Oct 23 00:15:12 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#506085
b10 !
1"
#506086
b10 &
b10 %
1$
#506087
0"
#506090
b1 &
b1 %
1#
#506094
b0 &
0#
b0 %
0$
#1540953
b10111 !
1"
#1540954
b10111 &
b10111 %
1$
#1540955
0"
#1540958
b1000110 &
b1000110 %
#1540962
b100011 &
b100011 %
#1540966
b1101010 &
b1101010 %
#1540970
b110101 &
b110101 %
#1540974
b10100000 &
b10100000 %
#1540978
b1010000 &
b1010000 %
#1540982
b101000 &
b101000 %
#1540986
b10100 &
b10100 %
#1540990
b1010 &
b1010 %
#1540994
b101 &
b101 %
#1540998
b10000 &
b10000 %
#1541002
b1000 &
b1000 %
#1541006
b100 &
b100 %
#1541010
b10 &
b10 %
#1541014
b1 &
1#
b1 %
#1541018
b0 &
b0 %
0#
0$
#2490028
b11100 !
1"
#2490030
b11100 &
b11100 %
1$
#2490031
0"
#2490034
b1110 &
b1110 %
#2490038
b111 &
b111 %
#2490042
b10110 &
b10110 %
#2490046
b1011 &
b1011 %
#2490050
b100010 &
b100010 %
#2490054
b10001 &
b10001 %
#2490058
b110100 &
b110100 %
#2490062
b11010 &
b11010 %
#2490066
b1101 &
b1101 %
#2490070
b101000 &
b101000 %
#2490074
b10100 &
b10100 %
#2490078
b1010 &
b1010 %
#2490082
b101 &
b101 %
#2490086
b10000 &
b10000 %
#2490090
b1000 &
b1000 %
#2490094
b100 &
b100 %
#2490098
b10 &
b10 %
#2490102
b1 &
1#
b1 %
#2490106
b0 &
b0 %
0#
0$
#4500012
