// Seed: 578602049
module module_0 (
    input wor id_0,
    input supply1 id_1,
    input tri0 id_2,
    input wor id_3,
    output wor id_4
);
  bit [1 : -1 'b0] id_6;
  assign id_4.id_0 = -1'b0;
  logic [7:0][-1 'b0 : 1 'b0] id_7;
  assign id_6 = -1;
  always id_6 = 1;
  assign id_4 = id_3;
  wire id_8, id_9;
endmodule
module module_1 (
    inout  tri   id_0,
    input  uwire id_1,
    output logic id_2
);
  final id_2 <= "" || |id_0;
  logic id_4;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_0,
      id_1,
      id_0
  );
  assign modCall_1.id_1 = 0;
  logic id_5;
  ;
endmodule
