--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml uart_tx.twx uart_tx.ncd -o uart_tx.twr uart_tx.pcf -ucf
uart_tx.ucf

Design file:              uart_tx.ncd
Physical constraint file: uart_tx.pcf
Device,package,speed:     xc6slx9,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk_50M_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 235 paths analyzed, 39 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.725ns.
--------------------------------------------------------------------------------

Paths for end point baud1/counter_10 (SLICE_X15Y30.D2), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.275ns (requirement - (data path - clock path skew + uncertainty))
  Source:               baud1/counter_1 (FF)
  Destination:          baud1/counter_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.682ns (Levels of Logic = 4)
  Clock Path Skew:      -0.008ns (0.153 - 0.161)
  Source Clock:         clk_50M_BUFGP rising at 0.000ns
  Destination Clock:    clk_50M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: baud1/counter_1 to baud1/counter_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y29.CQ      Tcko                  0.391   baud1/counter<2>
                                                       baud1/counter_1
    SLICE_X14Y28.B1      net (fanout=2)        0.619   baud1/counter<1>
    SLICE_X14Y28.COUT    Topcyb                0.375   baud1/Mcount_counter_cy<3>
                                                       baud1/counter<1>_rt
                                                       baud1/Mcount_counter_cy<3>
    SLICE_X14Y29.CIN     net (fanout=1)        0.003   baud1/Mcount_counter_cy<3>
    SLICE_X14Y29.COUT    Tbyp                  0.076   baud1/Mcount_counter_cy<7>
                                                       baud1/Mcount_counter_cy<7>
    SLICE_X14Y30.CIN     net (fanout=1)        0.003   baud1/Mcount_counter_cy<7>
    SLICE_X14Y30.CMUX    Tcinc                 0.272   Result<11>
                                                       baud1/Mcount_counter_xor<11>
    SLICE_X15Y30.D2      net (fanout=1)        0.621   Result<10>
    SLICE_X15Y30.CLK     Tas                   0.322   baud1/counter<10>
                                                       baud1/Mcount_counter_eqn_101
                                                       baud1/counter_10
    -------------------------------------------------  ---------------------------
    Total                                      2.682ns (1.436ns logic, 1.246ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               baud1/counter_5 (FF)
  Destination:          baud1/counter_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.501ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.242 - 0.255)
  Source Clock:         clk_50M_BUFGP rising at 0.000ns
  Destination Clock:    clk_50M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: baud1/counter_5 to baud1/counter_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y29.CQ      Tcko                  0.391   baud1/counter<6>
                                                       baud1/counter_5
    SLICE_X14Y29.B3      net (fanout=2)        0.517   baud1/counter<5>
    SLICE_X14Y29.COUT    Topcyb                0.375   baud1/Mcount_counter_cy<7>
                                                       baud1/counter<5>_rt
                                                       baud1/Mcount_counter_cy<7>
    SLICE_X14Y30.CIN     net (fanout=1)        0.003   baud1/Mcount_counter_cy<7>
    SLICE_X14Y30.CMUX    Tcinc                 0.272   Result<11>
                                                       baud1/Mcount_counter_xor<11>
    SLICE_X15Y30.D2      net (fanout=1)        0.621   Result<10>
    SLICE_X15Y30.CLK     Tas                   0.322   baud1/counter<10>
                                                       baud1/Mcount_counter_eqn_101
                                                       baud1/counter_10
    -------------------------------------------------  ---------------------------
    Total                                      2.501ns (1.360ns logic, 1.141ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.493ns (requirement - (data path - clock path skew + uncertainty))
  Source:               baud1/counter_2 (FF)
  Destination:          baud1/counter_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.464ns (Levels of Logic = 4)
  Clock Path Skew:      -0.008ns (0.153 - 0.161)
  Source Clock:         clk_50M_BUFGP rising at 0.000ns
  Destination Clock:    clk_50M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: baud1/counter_2 to baud1/counter_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y29.DQ      Tcko                  0.391   baud1/counter<2>
                                                       baud1/counter_2
    SLICE_X14Y28.C3      net (fanout=2)        0.481   baud1/counter<2>
    SLICE_X14Y28.COUT    Topcyc                0.295   baud1/Mcount_counter_cy<3>
                                                       baud1/counter<2>_rt
                                                       baud1/Mcount_counter_cy<3>
    SLICE_X14Y29.CIN     net (fanout=1)        0.003   baud1/Mcount_counter_cy<3>
    SLICE_X14Y29.COUT    Tbyp                  0.076   baud1/Mcount_counter_cy<7>
                                                       baud1/Mcount_counter_cy<7>
    SLICE_X14Y30.CIN     net (fanout=1)        0.003   baud1/Mcount_counter_cy<7>
    SLICE_X14Y30.CMUX    Tcinc                 0.272   Result<11>
                                                       baud1/Mcount_counter_xor<11>
    SLICE_X15Y30.D2      net (fanout=1)        0.621   Result<10>
    SLICE_X15Y30.CLK     Tas                   0.322   baud1/counter<10>
                                                       baud1/Mcount_counter_eqn_101
                                                       baud1/counter_10
    -------------------------------------------------  ---------------------------
    Total                                      2.464ns (1.356ns logic, 1.108ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------

Paths for end point baud1/counter_8 (SLICE_X15Y30.B1), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.382ns (requirement - (data path - clock path skew + uncertainty))
  Source:               baud1/counter_1 (FF)
  Destination:          baud1/counter_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.575ns (Levels of Logic = 4)
  Clock Path Skew:      -0.008ns (0.153 - 0.161)
  Source Clock:         clk_50M_BUFGP rising at 0.000ns
  Destination Clock:    clk_50M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: baud1/counter_1 to baud1/counter_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y29.CQ      Tcko                  0.391   baud1/counter<2>
                                                       baud1/counter_1
    SLICE_X14Y28.B1      net (fanout=2)        0.619   baud1/counter<1>
    SLICE_X14Y28.COUT    Topcyb                0.375   baud1/Mcount_counter_cy<3>
                                                       baud1/counter<1>_rt
                                                       baud1/Mcount_counter_cy<3>
    SLICE_X14Y29.CIN     net (fanout=1)        0.003   baud1/Mcount_counter_cy<3>
    SLICE_X14Y29.COUT    Tbyp                  0.076   baud1/Mcount_counter_cy<7>
                                                       baud1/Mcount_counter_cy<7>
    SLICE_X14Y30.CIN     net (fanout=1)        0.003   baud1/Mcount_counter_cy<7>
    SLICE_X14Y30.AMUX    Tcina                 0.177   Result<11>
                                                       baud1/Mcount_counter_xor<11>
    SLICE_X15Y30.B1      net (fanout=1)        0.609   Result<8>
    SLICE_X15Y30.CLK     Tas                   0.322   baud1/counter<10>
                                                       baud1/Mcount_counter_eqn_81
                                                       baud1/counter_8
    -------------------------------------------------  ---------------------------
    Total                                      2.575ns (1.341ns logic, 1.234ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.558ns (requirement - (data path - clock path skew + uncertainty))
  Source:               baud1/counter_5 (FF)
  Destination:          baud1/counter_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.394ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.242 - 0.255)
  Source Clock:         clk_50M_BUFGP rising at 0.000ns
  Destination Clock:    clk_50M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: baud1/counter_5 to baud1/counter_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y29.CQ      Tcko                  0.391   baud1/counter<6>
                                                       baud1/counter_5
    SLICE_X14Y29.B3      net (fanout=2)        0.517   baud1/counter<5>
    SLICE_X14Y29.COUT    Topcyb                0.375   baud1/Mcount_counter_cy<7>
                                                       baud1/counter<5>_rt
                                                       baud1/Mcount_counter_cy<7>
    SLICE_X14Y30.CIN     net (fanout=1)        0.003   baud1/Mcount_counter_cy<7>
    SLICE_X14Y30.AMUX    Tcina                 0.177   Result<11>
                                                       baud1/Mcount_counter_xor<11>
    SLICE_X15Y30.B1      net (fanout=1)        0.609   Result<8>
    SLICE_X15Y30.CLK     Tas                   0.322   baud1/counter<10>
                                                       baud1/Mcount_counter_eqn_81
                                                       baud1/counter_8
    -------------------------------------------------  ---------------------------
    Total                                      2.394ns (1.265ns logic, 1.129ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.600ns (requirement - (data path - clock path skew + uncertainty))
  Source:               baud1/counter_2 (FF)
  Destination:          baud1/counter_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.357ns (Levels of Logic = 4)
  Clock Path Skew:      -0.008ns (0.153 - 0.161)
  Source Clock:         clk_50M_BUFGP rising at 0.000ns
  Destination Clock:    clk_50M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: baud1/counter_2 to baud1/counter_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y29.DQ      Tcko                  0.391   baud1/counter<2>
                                                       baud1/counter_2
    SLICE_X14Y28.C3      net (fanout=2)        0.481   baud1/counter<2>
    SLICE_X14Y28.COUT    Topcyc                0.295   baud1/Mcount_counter_cy<3>
                                                       baud1/counter<2>_rt
                                                       baud1/Mcount_counter_cy<3>
    SLICE_X14Y29.CIN     net (fanout=1)        0.003   baud1/Mcount_counter_cy<3>
    SLICE_X14Y29.COUT    Tbyp                  0.076   baud1/Mcount_counter_cy<7>
                                                       baud1/Mcount_counter_cy<7>
    SLICE_X14Y30.CIN     net (fanout=1)        0.003   baud1/Mcount_counter_cy<7>
    SLICE_X14Y30.AMUX    Tcina                 0.177   Result<11>
                                                       baud1/Mcount_counter_xor<11>
    SLICE_X15Y30.B1      net (fanout=1)        0.609   Result<8>
    SLICE_X15Y30.CLK     Tas                   0.322   baud1/counter<10>
                                                       baud1/Mcount_counter_eqn_81
                                                       baud1/counter_8
    -------------------------------------------------  ---------------------------
    Total                                      2.357ns (1.261ns logic, 1.096ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------

Paths for end point baud1/counter_11 (SLICE_X13Y30.A4), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.404ns (requirement - (data path - clock path skew + uncertainty))
  Source:               baud1/counter_1 (FF)
  Destination:          baud1/counter_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.548ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.242 - 0.255)
  Source Clock:         clk_50M_BUFGP rising at 0.000ns
  Destination Clock:    clk_50M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: baud1/counter_1 to baud1/counter_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y29.CQ      Tcko                  0.391   baud1/counter<2>
                                                       baud1/counter_1
    SLICE_X14Y28.B1      net (fanout=2)        0.619   baud1/counter<1>
    SLICE_X14Y28.COUT    Topcyb                0.375   baud1/Mcount_counter_cy<3>
                                                       baud1/counter<1>_rt
                                                       baud1/Mcount_counter_cy<3>
    SLICE_X14Y29.CIN     net (fanout=1)        0.003   baud1/Mcount_counter_cy<3>
    SLICE_X14Y29.COUT    Tbyp                  0.076   baud1/Mcount_counter_cy<7>
                                                       baud1/Mcount_counter_cy<7>
    SLICE_X14Y30.CIN     net (fanout=1)        0.003   baud1/Mcount_counter_cy<7>
    SLICE_X14Y30.DMUX    Tcind                 0.272   Result<11>
                                                       baud1/Mcount_counter_xor<11>
    SLICE_X13Y30.A4      net (fanout=1)        0.487   Result<11>
    SLICE_X13Y30.CLK     Tas                   0.322   baud1/counter<11>
                                                       baud1/Mcount_counter_eqn_111
                                                       baud1/counter_11
    -------------------------------------------------  ---------------------------
    Total                                      2.548ns (1.436ns logic, 1.112ns route)
                                                       (56.4% logic, 43.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.590ns (requirement - (data path - clock path skew + uncertainty))
  Source:               baud1/counter_5 (FF)
  Destination:          baud1/counter_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.367ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         clk_50M_BUFGP rising at 0.000ns
  Destination Clock:    clk_50M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: baud1/counter_5 to baud1/counter_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y29.CQ      Tcko                  0.391   baud1/counter<6>
                                                       baud1/counter_5
    SLICE_X14Y29.B3      net (fanout=2)        0.517   baud1/counter<5>
    SLICE_X14Y29.COUT    Topcyb                0.375   baud1/Mcount_counter_cy<7>
                                                       baud1/counter<5>_rt
                                                       baud1/Mcount_counter_cy<7>
    SLICE_X14Y30.CIN     net (fanout=1)        0.003   baud1/Mcount_counter_cy<7>
    SLICE_X14Y30.DMUX    Tcind                 0.272   Result<11>
                                                       baud1/Mcount_counter_xor<11>
    SLICE_X13Y30.A4      net (fanout=1)        0.487   Result<11>
    SLICE_X13Y30.CLK     Tas                   0.322   baud1/counter<11>
                                                       baud1/Mcount_counter_eqn_111
                                                       baud1/counter_11
    -------------------------------------------------  ---------------------------
    Total                                      2.367ns (1.360ns logic, 1.007ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.622ns (requirement - (data path - clock path skew + uncertainty))
  Source:               baud1/counter_2 (FF)
  Destination:          baud1/counter_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.330ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.242 - 0.255)
  Source Clock:         clk_50M_BUFGP rising at 0.000ns
  Destination Clock:    clk_50M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: baud1/counter_2 to baud1/counter_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y29.DQ      Tcko                  0.391   baud1/counter<2>
                                                       baud1/counter_2
    SLICE_X14Y28.C3      net (fanout=2)        0.481   baud1/counter<2>
    SLICE_X14Y28.COUT    Topcyc                0.295   baud1/Mcount_counter_cy<3>
                                                       baud1/counter<2>_rt
                                                       baud1/Mcount_counter_cy<3>
    SLICE_X14Y29.CIN     net (fanout=1)        0.003   baud1/Mcount_counter_cy<3>
    SLICE_X14Y29.COUT    Tbyp                  0.076   baud1/Mcount_counter_cy<7>
                                                       baud1/Mcount_counter_cy<7>
    SLICE_X14Y30.CIN     net (fanout=1)        0.003   baud1/Mcount_counter_cy<7>
    SLICE_X14Y30.DMUX    Tcind                 0.272   Result<11>
                                                       baud1/Mcount_counter_xor<11>
    SLICE_X13Y30.A4      net (fanout=1)        0.487   Result<11>
    SLICE_X13Y30.CLK     Tas                   0.322   baud1/counter<11>
                                                       baud1/Mcount_counter_eqn_111
                                                       baud1/counter_11
    -------------------------------------------------  ---------------------------
    Total                                      2.330ns (1.356ns logic, 0.974ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_50M_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point baud1/clk_out (SLICE_X12Y29.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.456ns (requirement - (clock path skew + uncertainty - data path))
  Source:               baud1/clk_out (FF)
  Destination:          baud1/clk_out (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.456ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50M_BUFGP rising at 10.000ns
  Destination Clock:    clk_50M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: baud1/clk_out to baud1/clk_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.AQ      Tcko                  0.234   baud1/clk_out
                                                       baud1/clk_out
    SLICE_X12Y29.A6      net (fanout=2)        0.025   baud1/clk_out
    SLICE_X12Y29.CLK     Tah         (-Th)    -0.197   baud1/clk_out
                                                       baud1/clk_out_rstpot
                                                       baud1/clk_out
    -------------------------------------------------  ---------------------------
    Total                                      0.456ns (0.431ns logic, 0.025ns route)
                                                       (94.5% logic, 5.5% route)

--------------------------------------------------------------------------------

Paths for end point baud1/counter_6 (SLICE_X13Y29.D4), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.717ns (requirement - (clock path skew + uncertainty - data path))
  Source:               baud1/counter_3 (FF)
  Destination:          baud1/counter_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.717ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50M_BUFGP rising at 10.000ns
  Destination Clock:    clk_50M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: baud1/counter_3 to baud1/counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y29.AQ      Tcko                  0.198   baud1/counter<6>
                                                       baud1/counter_3
    SLICE_X12Y29.B6      net (fanout=2)        0.026   baud1/counter<3>
    SLICE_X12Y29.B       Tilo                  0.156   baud1/clk_out
                                                       baud1/counter[15]_GND_2_o_equal_1_o<15>1
    SLICE_X13Y29.D4      net (fanout=13)       0.122   baud1/counter[15]_GND_2_o_equal_1_o<15>
    SLICE_X13Y29.CLK     Tah         (-Th)    -0.215   baud1/counter<6>
                                                       baud1/Mcount_counter_eqn_61
                                                       baud1/counter_6
    -------------------------------------------------  ---------------------------
    Total                                      0.717ns (0.569ns logic, 0.148ns route)
                                                       (79.4% logic, 20.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.809ns (requirement - (clock path skew + uncertainty - data path))
  Source:               baud1/counter_5 (FF)
  Destination:          baud1/counter_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.809ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50M_BUFGP rising at 10.000ns
  Destination Clock:    clk_50M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: baud1/counter_5 to baud1/counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y29.CQ      Tcko                  0.198   baud1/counter<6>
                                                       baud1/counter_5
    SLICE_X12Y29.B4      net (fanout=2)        0.118   baud1/counter<5>
    SLICE_X12Y29.B       Tilo                  0.156   baud1/clk_out
                                                       baud1/counter[15]_GND_2_o_equal_1_o<15>1
    SLICE_X13Y29.D4      net (fanout=13)       0.122   baud1/counter[15]_GND_2_o_equal_1_o<15>
    SLICE_X13Y29.CLK     Tah         (-Th)    -0.215   baud1/counter<6>
                                                       baud1/Mcount_counter_eqn_61
                                                       baud1/counter_6
    -------------------------------------------------  ---------------------------
    Total                                      0.809ns (0.569ns logic, 0.240ns route)
                                                       (70.3% logic, 29.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.857ns (requirement - (clock path skew + uncertainty - data path))
  Source:               baud1/counter_0 (FF)
  Destination:          baud1/counter_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.861ns (Levels of Logic = 2)
  Clock Path Skew:      0.004ns (0.075 - 0.071)
  Source Clock:         clk_50M_BUFGP rising at 10.000ns
  Destination Clock:    clk_50M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: baud1/counter_0 to baud1/counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y29.AQ      Tcko                  0.198   baud1/counter<2>
                                                       baud1/counter_0
    SLICE_X12Y29.B5      net (fanout=2)        0.170   baud1/counter<0>
    SLICE_X12Y29.B       Tilo                  0.156   baud1/clk_out
                                                       baud1/counter[15]_GND_2_o_equal_1_o<15>1
    SLICE_X13Y29.D4      net (fanout=13)       0.122   baud1/counter[15]_GND_2_o_equal_1_o<15>
    SLICE_X13Y29.CLK     Tah         (-Th)    -0.215   baud1/counter<6>
                                                       baud1/Mcount_counter_eqn_61
                                                       baud1/counter_6
    -------------------------------------------------  ---------------------------
    Total                                      0.861ns (0.569ns logic, 0.292ns route)
                                                       (66.1% logic, 33.9% route)

--------------------------------------------------------------------------------

Paths for end point baud1/counter_0 (SLICE_X15Y29.A6), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.744ns (requirement - (clock path skew + uncertainty - data path))
  Source:               baud1/counter_3 (FF)
  Destination:          baud1/counter_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.748ns (Levels of Logic = 2)
  Clock Path Skew:      0.004ns (0.075 - 0.071)
  Source Clock:         clk_50M_BUFGP rising at 10.000ns
  Destination Clock:    clk_50M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: baud1/counter_3 to baud1/counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y29.AQ      Tcko                  0.198   baud1/counter<6>
                                                       baud1/counter_3
    SLICE_X12Y29.B6      net (fanout=2)        0.026   baud1/counter<3>
    SLICE_X12Y29.B       Tilo                  0.156   baud1/clk_out
                                                       baud1/counter[15]_GND_2_o_equal_1_o<15>1
    SLICE_X15Y29.A6      net (fanout=13)       0.153   baud1/counter[15]_GND_2_o_equal_1_o<15>
    SLICE_X15Y29.CLK     Tah         (-Th)    -0.215   baud1/counter<2>
                                                       baud1/Mcount_counter_eqn_01
                                                       baud1/counter_0
    -------------------------------------------------  ---------------------------
    Total                                      0.748ns (0.569ns logic, 0.179ns route)
                                                       (76.1% logic, 23.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.836ns (requirement - (clock path skew + uncertainty - data path))
  Source:               baud1/counter_5 (FF)
  Destination:          baud1/counter_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.840ns (Levels of Logic = 2)
  Clock Path Skew:      0.004ns (0.075 - 0.071)
  Source Clock:         clk_50M_BUFGP rising at 10.000ns
  Destination Clock:    clk_50M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: baud1/counter_5 to baud1/counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y29.CQ      Tcko                  0.198   baud1/counter<6>
                                                       baud1/counter_5
    SLICE_X12Y29.B4      net (fanout=2)        0.118   baud1/counter<5>
    SLICE_X12Y29.B       Tilo                  0.156   baud1/clk_out
                                                       baud1/counter[15]_GND_2_o_equal_1_o<15>1
    SLICE_X15Y29.A6      net (fanout=13)       0.153   baud1/counter[15]_GND_2_o_equal_1_o<15>
    SLICE_X15Y29.CLK     Tah         (-Th)    -0.215   baud1/counter<2>
                                                       baud1/Mcount_counter_eqn_01
                                                       baud1/counter_0
    -------------------------------------------------  ---------------------------
    Total                                      0.840ns (0.569ns logic, 0.271ns route)
                                                       (67.7% logic, 32.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.892ns (requirement - (clock path skew + uncertainty - data path))
  Source:               baud1/counter_0 (FF)
  Destination:          baud1/counter_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.892ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50M_BUFGP rising at 10.000ns
  Destination Clock:    clk_50M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: baud1/counter_0 to baud1/counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y29.AQ      Tcko                  0.198   baud1/counter<2>
                                                       baud1/counter_0
    SLICE_X12Y29.B5      net (fanout=2)        0.170   baud1/counter<0>
    SLICE_X12Y29.B       Tilo                  0.156   baud1/clk_out
                                                       baud1/counter[15]_GND_2_o_equal_1_o<15>1
    SLICE_X15Y29.A6      net (fanout=13)       0.153   baud1/counter[15]_GND_2_o_equal_1_o<15>
    SLICE_X15Y29.CLK     Tah         (-Th)    -0.215   baud1/counter<2>
                                                       baud1/Mcount_counter_eqn_01
                                                       baud1/counter_0
    -------------------------------------------------  ---------------------------
    Total                                      0.892ns (0.569ns logic, 0.323ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_50M_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_50M_BUFGP/BUFG/I0
  Logical resource: clk_50M_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_50M_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.595ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: baud1/clk_out/CLK
  Logical resource: baud1/clk_out/CK
  Location pin: SLICE_X12Y29.CLK
  Clock network: clk_50M_BUFGP
--------------------------------------------------------------------------------
Slack: 9.606ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: baud1/counter<6>/CLK
  Logical resource: baud1/counter_3/CK
  Location pin: SLICE_X13Y29.CLK
  Clock network: clk_50M_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_50M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50M        |    2.725|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 235 paths, 0 nets, and 71 connections

Design statistics:
   Minimum period:   2.725ns{1}   (Maximum frequency: 366.972MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu May 25 16:00:03 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 216 MB



