
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf <claire@symbioticeda.com>          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 2478b28, x86_64-conda_cos6-linux-gnu-gcc 1.23.0.449-a04d0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/root/anaconda3/conda-bld/yosys_1594903755533/work=/usr/local/src/conda/yosys-0.6.0_0013_g2478b28 -fdebug-prefix-map=/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda=/usr/local/src/conda-prefix -fPIC -Os)


-- Parsing `/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v' using frontend `verilog' --

1. Executing Verilog-2005 frontend: /mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v
Parsing Verilog input from `/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v' to AST representation.
Generating RTLIL representation for module `\AL4S3B_FPGA_IP'.
Note: Assuming pure combinatorial block at /mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:200.1-212.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:223: Warning: Identifier `\usb_p_rx_int' is implicitly declared.
/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:223: Warning: Identifier `\usbp_io' is implicitly declared.
/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:224: Warning: Identifier `\usb_n_rx_int' is implicitly declared.
/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:224: Warning: Identifier `\usbn_io' is implicitly declared.
Successfully finished Verilog frontend.

-- Parsing `/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v' using frontend `verilog' --

2. Executing Verilog-2005 frontend: /mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v
Parsing Verilog input from `/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v' to AST representation.
Generating RTLIL representation for module `\AL4S3B_FPGA_QL_Reserved'.
Note: Assuming pure combinatorial block at /mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:165.1-204.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:214.1-223.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

-- Parsing `/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v' using frontend `verilog' --

3. Executing Verilog-2005 frontend: /mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v
Parsing Verilog input from `/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v' to AST representation.
Generating RTLIL representation for module `\AL4S3B_FPGA_Registers'.
/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:154: Warning: Identifier `\FB_CONTROL_REG_Wr_Dcd' is implicitly declared.
/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:155: Warning: Identifier `\FB_CLKDIV_REG_Wr_Dcd' is implicitly declared.
Successfully finished Verilog frontend.

-- Parsing `/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v' using frontend `verilog' --

4. Executing Verilog-2005 frontend: /mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v
Parsing Verilog input from `/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v' to AST representation.
Generating RTLIL representation for module `\AL4S3B_FPGA_top'.
/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:197: Warning: Identifier `\interrupt_o' is implicitly declared.
/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:200: Warning: Identifier `\signature_o' is implicitly declared.
Successfully finished Verilog frontend.

-- Parsing `/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v' using frontend `verilog' --

5. Executing Verilog-2005 frontend: /mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v
Parsing Verilog input from `/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v' to AST representation.
Generating RTLIL representation for module `\arnold_controller'.
Successfully finished Verilog frontend.

-- Running command `tcl /mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/quicklogic/synth.tcl' --
[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

6. Executing Verilog-2005 frontend: /mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_sim.v
Parsing Verilog input from `/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\VCC'.
Generating RTLIL representation for module `\GND'.
Generating RTLIL representation for module `\fpga_interconnect'.
Generating RTLIL representation for module `\CLOCK_CELL'.
Generating RTLIL representation for module `\BIDIR_CELL'.
Generating RTLIL representation for module `\SDIOMUX_CELL'.
Generating RTLIL representation for module `\T_FRAG'.
Generating RTLIL representation for module `\B_FRAG'.
Generating RTLIL representation for module `\Q_FRAG'.
Generating RTLIL representation for module `\F_FRAG'.
Generating RTLIL representation for module `\C_FRAG'.
Generating RTLIL representation for module `\LOGIC_MACRO'.
Generating RTLIL representation for module `\ahb_gen_bfm'.
Generating RTLIL representation for module `\oscillator_s1'.
Generating RTLIL representation for module `\sdma_bfm'.
Generating RTLIL representation for module `\ahb2fb_asynbrig_if'.
Generating RTLIL representation for module `\fb2ahb_asynbrig_if'.
Generating RTLIL representation for module `\ahb2fb_asynbrig'.
Generating RTLIL representation for module `\qlal4s3b_cell_macro_bfm'.
Generating RTLIL representation for module `\ASSP'.
Generating RTLIL representation for module `\MULT'.
Generating RTLIL representation for module `\GMUX_IP'.
Generating RTLIL representation for module `\GMUX_IC'.
Generating RTLIL representation for module `\fifo_controller_model'.
Generating RTLIL representation for module `\ram'.
Warning: Replacing memory \ram with list of registers. See /mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:7565, /mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:7481, /mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:7461
Generating RTLIL representation for module `\x2_model'.
Generating RTLIL representation for module `\ram_block_8K'.
Generating RTLIL representation for module `\sw_mux'.
Generating RTLIL representation for module `\ram8k_2x1_cell_macro'.
Generating RTLIL representation for module `\ram8k_2x1_cell'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/bin/../share/arch/ql-eos-s3_wlcsp/cells/ram_sim.v
Parsing Verilog input from `/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/bin/../share/arch/ql-eos-s3_wlcsp/cells/ram_sim.v' to AST representation.
Generating RTLIL representation for module `\RAM_CE0_FE0_PR0_WSA0_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE0_PR0_WSA0_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE0_PR0_WSA1_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE0_PR0_WSA1_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE0_PR1_WSA0_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE0_PR1_WSA0_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE0_PR1_WSA1_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE0_PR1_WSA1_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D0_PR0_WSA0_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D0_PR0_WSA0_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D0_PR0_WSA1_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D0_PR0_WSA1_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D0_PR1_WSA0_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D0_PR1_WSA0_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D0_PR1_WSA1_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D0_PR1_WSA1_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D1_PR0_WSA0_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D1_PR0_WSA1_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D1_PR1_WSA0_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D1_PR1_WSA0_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D1_PR1_WSA1_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D1_PR1_WSA1_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR0_WSA0_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR0_WSA0_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR0_WSA0_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR0_WSA1_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR0_WSA1_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR0_WSA1_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR0_WSA2_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR0_WSA2_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR0_WSA2_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR1_WSA0_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR1_WSA0_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR1_WSA0_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR1_WSA1_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR1_WSA1_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR1_WSA1_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR1_WSA2_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR1_WSA2_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR1_WSA2_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR0_WSA0_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR0_WSA0_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR0_WSA0_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR0_WSA1_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR0_WSA1_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR0_WSA1_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR0_WSA2_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR0_WSA2_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR0_WSA2_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR1_WSA0_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR1_WSA0_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR1_WSA0_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR1_WSA1_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR1_WSA1_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR1_WSA1_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR1_WSA2_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR1_WSA2_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR1_WSA2_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR0_WSA0_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR0_WSA0_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR0_WSA0_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR0_WSA1_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR0_WSA1_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR0_WSA1_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR0_WSA2_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR0_WSA2_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR0_WSA2_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR1_WSA0_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR1_WSA0_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR1_WSA0_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR1_WSA1_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR1_WSA1_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR1_WSA1_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR1_WSA2_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR1_WSA2_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR1_WSA2_WSB2_VPR'.
Successfully finished Verilog frontend.

8. Executing SYNTH_QUICKLOGIC pass.

8.1. Executing Verilog-2005 frontend: /mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_sim.v
Parsing Verilog input from `/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\dff'.
Generating RTLIL representation for module `\dffc'.
Generating RTLIL representation for module `\dffp'.
Generating RTLIL representation for module `\dffpc'.
Generating RTLIL representation for module `\dffe'.
Generating RTLIL representation for module `\dffec'.
Generating RTLIL representation for module `\dffepc'.
Generating RTLIL representation for module `\AND2I0'.
Generating RTLIL representation for module `\mux2x0'.
Generating RTLIL representation for module `\mux2x1'.
Generating RTLIL representation for module `\mux4x0'.
Generating RTLIL representation for module `\mux8x0'.
Generating RTLIL representation for module `\inpad'.
Generating RTLIL representation for module `\outpad'.
Generating RTLIL representation for module `\ckpad'.
Generating RTLIL representation for module `\bipad'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\logic_cell_macro'.
Replacing existing blackbox module `\ahb_gen_bfm' at /mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_sim.v:330.1-1082.10.
Generating RTLIL representation for module `\ahb_gen_bfm'.
Replacing existing blackbox module `\oscillator_s1' at /mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_sim.v:1086.1-1126.10.
Generating RTLIL representation for module `\oscillator_s1'.
Replacing existing blackbox module `\sdma_bfm' at /mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_sim.v:1130.1-1170.10.
Generating RTLIL representation for module `\sdma_bfm'.
Replacing existing blackbox module `\ahb2fb_asynbrig_if' at /mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_sim.v:1173.1-1488.10.
Generating RTLIL representation for module `\ahb2fb_asynbrig_if'.
Replacing existing blackbox module `\fb2ahb_asynbrig_if' at /mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_sim.v:1492.1-1789.10.
Generating RTLIL representation for module `\fb2ahb_asynbrig_if'.
Replacing existing blackbox module `\ahb2fb_asynbrig' at /mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_sim.v:1793.1-2016.10.
Generating RTLIL representation for module `\ahb2fb_asynbrig'.
Replacing existing blackbox module `\qlal4s3b_cell_macro_bfm' at /mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_sim.v:2020.1-2589.10.
Generating RTLIL representation for module `\qlal4s3b_cell_macro_bfm'.
Generating RTLIL representation for module `\qlal4s3b_cell_macro'.
Generating RTLIL representation for module `\gclkbuff'.
Replacing existing blackbox module `\fifo_controller_model' at /mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_sim.v:2768.1-3415.10.
Generating RTLIL representation for module `\fifo_controller_model'.
Replacing existing blackbox module `\ram' at /mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_sim.v:3424.1-3677.10.
Generating RTLIL representation for module `\ram'.
Warning: Replacing memory \ram with list of registers. See /mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_sim.v:3673, /mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_sim.v:3583, /mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_sim.v:3562
Replacing existing blackbox module `\x2_model' at /mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_sim.v:3684.1-4050.10.
Generating RTLIL representation for module `\x2_model'.
Replacing existing blackbox module `\ram_block_8K' at /mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_sim.v:4057.1-4290.10.
Generating RTLIL representation for module `\ram_block_8K'.
Replacing existing blackbox module `\sw_mux' at /mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_sim.v:4292.1-4306.10.
Generating RTLIL representation for module `\sw_mux'.
Replacing existing blackbox module `\ram8k_2x1_cell' at /mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_sim.v:4313.1-4588.10.
Generating RTLIL representation for module `\ram8k_2x1_cell'.
Replacing existing blackbox module `\ram8k_2x1_cell_macro' at /mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_sim.v:4591.1-4658.10.
Generating RTLIL representation for module `\ram8k_2x1_cell_macro'.
Generating RTLIL representation for module `\gpio_cell_macro'.
Generating RTLIL representation for module `\qlal4s3_mult_32x32_cell'.
Generating RTLIL representation for module `\qlal4s3_mult_16x16_cell'.
Generating RTLIL representation for module `\signed_mult'.
Generating RTLIL representation for module `\qlal4s3_mult_cell_macro'.
Successfully finished Verilog frontend.

8.2. Executing HIERARCHY pass (managing design hierarchy).

8.2.1. Finding top of design hierarchy..
root of   0 design levels: arnold_controller   
root of   2 design levels: AL4S3B_FPGA_top     
root of   0 design levels: AL4S3B_FPGA_Registers
root of   0 design levels: AL4S3B_FPGA_QL_Reserved
root of   1 design levels: AL4S3B_FPGA_IP      
Automatically selected AL4S3B_FPGA_top as design top module.

8.2.2. Analyzing design hierarchy..
Top module:  \AL4S3B_FPGA_top
Used module:     \AL4S3B_FPGA_IP
Used module:         \AL4S3B_FPGA_QL_Reserved
Used module:         \AL4S3B_FPGA_Registers
Used module:         \arnold_controller
Parameter \ADDRWIDTH = 7
Parameter \DATAWIDTH = 32
Parameter \QL_RESERVED_CUST_PROD_ADR = 7'1111110
Parameter \QL_RESERVED_REVISIONS_ADR = 7'1111111
Parameter \QL_RESERVED_CUSTOMER_ID = 8'00000001
Parameter \QL_RESERVED_PRODUCT_ID = 8'00000000
Parameter \QL_RESERVED_MAJOR_REV = 16'0000000000000001
Parameter \QL_RESERVED_MINOR_REV = 16'0000000000000000
Parameter \QL_RESERVED_DEF_REG_VALUE = 32'11011110111111111010101110101100
Parameter \DEFAULT_CNTR_WIDTH = 3
Parameter \DEFAULT_CNTR_TIMEOUT = 7

8.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\AL4S3B_FPGA_QL_Reserved'.
Parameter \ADDRWIDTH = 7
Parameter \DATAWIDTH = 32
Parameter \QL_RESERVED_CUST_PROD_ADR = 7'1111110
Parameter \QL_RESERVED_REVISIONS_ADR = 7'1111111
Parameter \QL_RESERVED_CUSTOMER_ID = 8'00000001
Parameter \QL_RESERVED_PRODUCT_ID = 8'00000000
Parameter \QL_RESERVED_MAJOR_REV = 16'0000000000000001
Parameter \QL_RESERVED_MINOR_REV = 16'0000000000000000
Parameter \QL_RESERVED_DEF_REG_VALUE = 32'11011110111111111010101110101100
Parameter \DEFAULT_CNTR_WIDTH = 3
Parameter \DEFAULT_CNTR_TIMEOUT = 7
Generating RTLIL representation for module `$paramod$973bcf0fcbf91c46414d940fc3b7244bd98db237\AL4S3B_FPGA_QL_Reserved'.
Note: Assuming pure combinatorial block at /mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:165.1-204.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:214.1-223.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \ADDRWIDTH = 7
Parameter \DATAWIDTH = 32
Parameter \FPGA_SIGNATURE_ADR = 7'0000000
Parameter \FPGA_REV_NUM_ADR = 7'0000001
Parameter \FPGA_SCRATCH_REG_ADR = 7'0000010
Parameter \AL4S3B_DEF_REG_VALUE = 32'11111010101111011110111110101100

8.2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\AL4S3B_FPGA_Registers'.
Parameter \ADDRWIDTH = 7
Parameter \DATAWIDTH = 32
Parameter \FPGA_SIGNATURE_ADR = 7'0000000
Parameter \FPGA_REV_NUM_ADR = 7'0000001
Parameter \FPGA_SCRATCH_REG_ADR = 7'0000010
Parameter \AL4S3B_DEF_REG_VALUE = 32'11111010101111011110111110101100
Generating RTLIL representation for module `$paramod$bd0d62e8f365b8e12daddcb15218b3aff9e989be\AL4S3B_FPGA_Registers'.
/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:154: Warning: Identifier `\FB_CONTROL_REG_Wr_Dcd' is implicitly declared.
/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:155: Warning: Identifier `\FB_CLKDIV_REG_Wr_Dcd' is implicitly declared.
Parameter \APERWIDTH = 17
Parameter \APERSIZE = 9
Parameter \FPGA_REG_BASE_ADDRESS = 17'00000000000000000
Parameter \QL_RESERVED_BASE_ADDRESS = 17'00000100000000000
Parameter \ADDRWIDTH_FAB_REG = 7
Parameter \DATAWIDTH_FAB_REG = 32
Parameter \FPGA_SIGNATURE_ADR = 7'0000000
Parameter \FPGA_REV_NUM_ADR = 7'0000001
Parameter \FPGA_SCRATCH_REG_ADR = 7'0000010
Parameter \AL4S3B_DEF_REG_VALUE = 32'11111010101111011110111110101100
Parameter \DEFAULT_READ_VALUE = 32'10111010110111111010101110101100
Parameter \DEFAULT_CNTR_WIDTH = 3
Parameter \DEFAULT_CNTR_TIMEOUT = 7
Parameter \ADDRWIDTH_QL_RESERVED = 7
Parameter \DATAWIDTH_QL_RESERVED = 32
Parameter \QL_RESERVED_CUST_PROD_ADR = 7'1111110
Parameter \QL_RESERVED_REVISIONS_ADR = 7'1111111
Parameter \QL_RESERVED_CUSTOMER_ID = 8'00000001
Parameter \QL_RESERVED_PRODUCT_ID = 8'00000000
Parameter \QL_RESERVED_MAJOR_REV = 16'0000000000000000
Parameter \QL_RESERVED_MINOR_REV = 16'0000000000000001
Parameter \QL_RESERVED_DEF_REG_VALUE = 32'11011110111111111010101110101100

8.2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\AL4S3B_FPGA_IP'.
Parameter \APERWIDTH = 17
Parameter \APERSIZE = 9
Parameter \FPGA_REG_BASE_ADDRESS = 17'00000000000000000
Parameter \QL_RESERVED_BASE_ADDRESS = 17'00000100000000000
Parameter \ADDRWIDTH_FAB_REG = 7
Parameter \DATAWIDTH_FAB_REG = 32
Parameter \FPGA_SIGNATURE_ADR = 7'0000000
Parameter \FPGA_REV_NUM_ADR = 7'0000001
Parameter \FPGA_SCRATCH_REG_ADR = 7'0000010
Parameter \AL4S3B_DEF_REG_VALUE = 32'11111010101111011110111110101100
Parameter \DEFAULT_READ_VALUE = 32'10111010110111111010101110101100
Parameter \DEFAULT_CNTR_WIDTH = 3
Parameter \DEFAULT_CNTR_TIMEOUT = 7
Parameter \ADDRWIDTH_QL_RESERVED = 7
Parameter \DATAWIDTH_QL_RESERVED = 32
Parameter \QL_RESERVED_CUST_PROD_ADR = 7'1111110
Parameter \QL_RESERVED_REVISIONS_ADR = 7'1111111
Parameter \QL_RESERVED_CUSTOMER_ID = 8'00000001
Parameter \QL_RESERVED_PRODUCT_ID = 8'00000000
Parameter \QL_RESERVED_MAJOR_REV = 16'0000000000000000
Parameter \QL_RESERVED_MINOR_REV = 16'0000000000000001
Parameter \QL_RESERVED_DEF_REG_VALUE = 32'11011110111111111010101110101100
Generating RTLIL representation for module `$paramod$262f3351505448f41fe54af8e1cf3704a1a60d08\AL4S3B_FPGA_IP'.
Note: Assuming pure combinatorial block at /mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:200.1-212.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:223: Warning: Identifier `\usb_p_rx_int' is implicitly declared.
/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:223: Warning: Identifier `\usbp_io' is implicitly declared.
/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:224: Warning: Identifier `\usb_n_rx_int' is implicitly declared.
/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:224: Warning: Identifier `\usbn_io' is implicitly declared.

8.2.6. Analyzing design hierarchy..
Top module:  \AL4S3B_FPGA_top
Used module:     $paramod$262f3351505448f41fe54af8e1cf3704a1a60d08\AL4S3B_FPGA_IP
Used module:         \AL4S3B_FPGA_QL_Reserved
Used module:         \AL4S3B_FPGA_Registers
Used module:         \arnold_controller
Parameter \ADDRWIDTH = 7
Parameter \DATAWIDTH = 32
Parameter \QL_RESERVED_CUST_PROD_ADR = 7'1111110
Parameter \QL_RESERVED_REVISIONS_ADR = 7'1111111
Parameter \QL_RESERVED_CUSTOMER_ID = 8'00000001
Parameter \QL_RESERVED_PRODUCT_ID = 8'00000000
Parameter \QL_RESERVED_MAJOR_REV = 16'0000000000000000
Parameter \QL_RESERVED_MINOR_REV = 16'0000000000000001
Parameter \QL_RESERVED_DEF_REG_VALUE = 32'11011110111111111010101110101100
Parameter \DEFAULT_CNTR_WIDTH = 3
Parameter \DEFAULT_CNTR_TIMEOUT = 7

8.2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\AL4S3B_FPGA_QL_Reserved'.
Parameter \ADDRWIDTH = 7
Parameter \DATAWIDTH = 32
Parameter \QL_RESERVED_CUST_PROD_ADR = 7'1111110
Parameter \QL_RESERVED_REVISIONS_ADR = 7'1111111
Parameter \QL_RESERVED_CUSTOMER_ID = 8'00000001
Parameter \QL_RESERVED_PRODUCT_ID = 8'00000000
Parameter \QL_RESERVED_MAJOR_REV = 16'0000000000000000
Parameter \QL_RESERVED_MINOR_REV = 16'0000000000000001
Parameter \QL_RESERVED_DEF_REG_VALUE = 32'11011110111111111010101110101100
Parameter \DEFAULT_CNTR_WIDTH = 3
Parameter \DEFAULT_CNTR_TIMEOUT = 7
Generating RTLIL representation for module `$paramod$13dad1187e6a2bd5a259ebf05701b2c1128aa6fb\AL4S3B_FPGA_QL_Reserved'.
Note: Assuming pure combinatorial block at /mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:165.1-204.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:214.1-223.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \ADDRWIDTH = 7
Parameter \DATAWIDTH = 32
Parameter \FPGA_SIGNATURE_ADR = 7'0000000
Parameter \FPGA_REV_NUM_ADR = 7'0000001
Parameter \FPGA_SCRATCH_REG_ADR = 7'0000010
Parameter \AL4S3B_DEF_REG_VALUE = 32'11111010101111011110111110101100
Found cached RTLIL representation for module `$paramod$bd0d62e8f365b8e12daddcb15218b3aff9e989be\AL4S3B_FPGA_Registers'.

8.2.8. Analyzing design hierarchy..
Top module:  \AL4S3B_FPGA_top
Used module:     $paramod$262f3351505448f41fe54af8e1cf3704a1a60d08\AL4S3B_FPGA_IP
Used module:         $paramod$13dad1187e6a2bd5a259ebf05701b2c1128aa6fb\AL4S3B_FPGA_QL_Reserved
Used module:         $paramod$bd0d62e8f365b8e12daddcb15218b3aff9e989be\AL4S3B_FPGA_Registers
Used module:         \arnold_controller

8.2.9. Analyzing design hierarchy..
Top module:  \AL4S3B_FPGA_top
Used module:     $paramod$262f3351505448f41fe54af8e1cf3704a1a60d08\AL4S3B_FPGA_IP
Used module:         $paramod$13dad1187e6a2bd5a259ebf05701b2c1128aa6fb\AL4S3B_FPGA_QL_Reserved
Used module:         $paramod$bd0d62e8f365b8e12daddcb15218b3aff9e989be\AL4S3B_FPGA_Registers
Used module:         \arnold_controller
Removing unused module `$paramod$973bcf0fcbf91c46414d940fc3b7244bd98db237\AL4S3B_FPGA_QL_Reserved'.
Removing unused module `\AL4S3B_FPGA_Registers'.
Removing unused module `\AL4S3B_FPGA_QL_Reserved'.
Removing unused module `\AL4S3B_FPGA_IP'.
Removed 4 unused modules.
Warning: Resizing cell port AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.signature_o from 1 bits to 32 bits.

8.3. Executing PROC pass (convert processes to netlists).

8.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

8.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:6627$92 in module MULT.
Marked 2 switch rules as full_case in process $proc$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:519$89 in module LOGIC_MACRO.
Marked 2 switch rules as full_case in process $proc$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:284$71 in module Q_FRAG.
Marked 2 switch rules as full_case in process $proc$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44$50 in module arnold_controller.
Marked 1 switch rules as full_case in process $proc$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:200$751 in module $paramod$262f3351505448f41fe54af8e1cf3704a1a60d08\AL4S3B_FPGA_IP.
Marked 1 switch rules as full_case in process $proc$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:207$745 in module $paramod$bd0d62e8f365b8e12daddcb15218b3aff9e989be\AL4S3B_FPGA_Registers.
Marked 1 switch rules as full_case in process $proc$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165$734 in module $paramod$bd0d62e8f365b8e12daddcb15218b3aff9e989be\AL4S3B_FPGA_Registers.
Marked 1 switch rules as full_case in process $proc$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:214$760 in module $paramod$13dad1187e6a2bd5a259ebf05701b2c1128aa6fb\AL4S3B_FPGA_QL_Reserved.
Removed 1 dead cases from process $proc$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:165$754 in module $paramod$13dad1187e6a2bd5a259ebf05701b2c1128aa6fb\AL4S3B_FPGA_QL_Reserved.
Marked 4 switch rules as full_case in process $proc$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:165$754 in module $paramod$13dad1187e6a2bd5a259ebf05701b2c1128aa6fb\AL4S3B_FPGA_QL_Reserved.
Marked 1 switch rules as full_case in process $proc$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:142$752 in module $paramod$13dad1187e6a2bd5a259ebf05701b2c1128aa6fb\AL4S3B_FPGA_QL_Reserved.
Removed a total of 1 dead cases.

8.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 11 redundant assignments.
Promoted 2 assignments to connections.

8.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\LOGIC_MACRO.$proc$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:0$91'.
  Set init value: \QZ = 1'0
Found init rule in `\Q_FRAG.$proc$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:0$72'.
  Set init value: \QZ = 1'0

8.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \QST in `\LOGIC_MACRO.$proc$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:519$89'.
Found async reset \QRT in `\LOGIC_MACRO.$proc$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:519$89'.
Found async reset \QST in `\Q_FRAG.$proc$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:284$71'.
Found async reset \QRT in `\Q_FRAG.$proc$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:284$71'.
Found async reset \rst in `\arnold_controller.$proc$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44$50'.
Found async reset \WBs_RST_i in `$paramod$bd0d62e8f365b8e12daddcb15218b3aff9e989be\AL4S3B_FPGA_Registers.$proc$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165$734'.
Found async reset \WBs_RST_i in `$paramod$13dad1187e6a2bd5a259ebf05701b2c1128aa6fb\AL4S3B_FPGA_QL_Reserved.$proc$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:142$752'.

8.3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\MULT.$proc$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:6627$92'.
     1/2: $0\Cmult[63:0] [63:32]
     2/2: $0\Cmult[63:0] [31:0]
Creating decoders for process `\LOGIC_MACRO.$proc$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:0$91'.
Creating decoders for process `\LOGIC_MACRO.$proc$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:519$89'.
     1/1: $0\QZ[0:0]
Creating decoders for process `\Q_FRAG.$proc$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:0$72'.
Creating decoders for process `\Q_FRAG.$proc$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:284$71'.
     1/1: $0\QZ[0:0]
Creating decoders for process `\arnold_controller.$proc$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44$50'.
     1/2: $0\countreg[31:0]
     2/2: $0\clkout[0:0]
Creating decoders for process `$paramod$262f3351505448f41fe54af8e1cf3704a1a60d08\AL4S3B_FPGA_IP.$proc$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:200$751'.
     1/1: $0\WBs_RD_DAT[31:0]
Creating decoders for process `$paramod$bd0d62e8f365b8e12daddcb15218b3aff9e989be\AL4S3B_FPGA_Registers.$proc$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:207$745'.
     1/1: $0\WBs_DAT_o[31:0]
Creating decoders for process `$paramod$bd0d62e8f365b8e12daddcb15218b3aff9e989be\AL4S3B_FPGA_Registers.$proc$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165$734'.
     1/11: $0\clkdiv_reg[31:0] [31:24]
     2/11: $0\clkdiv_reg[31:0] [23:16]
     3/11: $0\clkdiv_reg[31:0] [15:8]
     4/11: $0\clkdiv_reg[31:0] [7:0]
     5/11: $0\control_reg[31:0] [23:16]
     6/11: $0\control_reg[31:0] [15:8]
     7/11: $0\control_reg[31:0] [7:0]
     8/11: $0\scratch_reg[15:0] [7:0]
     9/11: $0\control_reg[31:0] [31:24]
    10/11: $0\scratch_reg[15:0] [15:8]
    11/11: $0\WBs_ACK_o[0:0]
Creating decoders for process `$paramod$13dad1187e6a2bd5a259ebf05701b2c1128aa6fb\AL4S3B_FPGA_QL_Reserved.$proc$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:214$760'.
     1/1: $0\WBs_DAT_o[31:0]
Creating decoders for process `$paramod$13dad1187e6a2bd5a259ebf05701b2c1128aa6fb\AL4S3B_FPGA_QL_Reserved.$proc$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:165$754'.
     1/3: $0\Default_State_nxt[0:0]
     2/3: $0\WBs_ACK_Default_nxt[0:0]
     3/3: $0\Default_Cntr_nxt[2:0]
Creating decoders for process `$paramod$13dad1187e6a2bd5a259ebf05701b2c1128aa6fb\AL4S3B_FPGA_QL_Reserved.$proc$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:142$752'.
     1/3: $0\WBs_ACK_o[0:0]
     2/3: $0\Default_Cntr[2:0]
     3/3: $0\Default_State[0:0]

8.3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$262f3351505448f41fe54af8e1cf3704a1a60d08\AL4S3B_FPGA_IP.\WBs_RD_DAT' from process `$paramod$262f3351505448f41fe54af8e1cf3704a1a60d08\AL4S3B_FPGA_IP.$proc$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:200$751'.
No latch inferred for signal `$paramod$bd0d62e8f365b8e12daddcb15218b3aff9e989be\AL4S3B_FPGA_Registers.\WBs_DAT_o' from process `$paramod$bd0d62e8f365b8e12daddcb15218b3aff9e989be\AL4S3B_FPGA_Registers.$proc$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:207$745'.
No latch inferred for signal `$paramod$13dad1187e6a2bd5a259ebf05701b2c1128aa6fb\AL4S3B_FPGA_QL_Reserved.\WBs_DAT_o' from process `$paramod$13dad1187e6a2bd5a259ebf05701b2c1128aa6fb\AL4S3B_FPGA_QL_Reserved.$proc$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:214$760'.
No latch inferred for signal `$paramod$13dad1187e6a2bd5a259ebf05701b2c1128aa6fb\AL4S3B_FPGA_QL_Reserved.\Default_State_nxt' from process `$paramod$13dad1187e6a2bd5a259ebf05701b2c1128aa6fb\AL4S3B_FPGA_QL_Reserved.$proc$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:165$754'.
No latch inferred for signal `$paramod$13dad1187e6a2bd5a259ebf05701b2c1128aa6fb\AL4S3B_FPGA_QL_Reserved.\Default_Cntr_nxt' from process `$paramod$13dad1187e6a2bd5a259ebf05701b2c1128aa6fb\AL4S3B_FPGA_QL_Reserved.$proc$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:165$754'.
No latch inferred for signal `$paramod$13dad1187e6a2bd5a259ebf05701b2c1128aa6fb\AL4S3B_FPGA_QL_Reserved.\WBs_ACK_Default_nxt' from process `$paramod$13dad1187e6a2bd5a259ebf05701b2c1128aa6fb\AL4S3B_FPGA_QL_Reserved.$proc$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:165$754'.

8.3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\MULT.\Cmult' using process `\MULT.$proc$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:6627$92'.
  created direct connection (no actual register cell created).
Creating register for signal `\LOGIC_MACRO.\QZ' using process `\LOGIC_MACRO.$proc$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:519$89'.
Warning: Complex async reset for dff `\QZ'.
  created $dffsr cell `$procdff$851' with positive edge clock and multiple level-sensitive resets.
Creating register for signal `\Q_FRAG.\QZ' using process `\Q_FRAG.$proc$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:284$71'.
Warning: Complex async reset for dff `\QZ'.
  created $dffsr cell `$procdff$864' with positive edge clock and multiple level-sensitive resets.
Creating register for signal `\arnold_controller.\countreg' using process `\arnold_controller.$proc$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44$50'.
  created $adff cell `$procdff$865' with positive edge clock and positive level reset.
Creating register for signal `\arnold_controller.\clkout' using process `\arnold_controller.$proc$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44$50'.
  created $adff cell `$procdff$866' with positive edge clock and positive level reset.
Creating register for signal `$paramod$bd0d62e8f365b8e12daddcb15218b3aff9e989be\AL4S3B_FPGA_Registers.\WBs_ACK_o' using process `$paramod$bd0d62e8f365b8e12daddcb15218b3aff9e989be\AL4S3B_FPGA_Registers.$proc$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165$734'.
  created $adff cell `$procdff$867' with positive edge clock and positive level reset.
Creating register for signal `$paramod$bd0d62e8f365b8e12daddcb15218b3aff9e989be\AL4S3B_FPGA_Registers.\scratch_reg' using process `$paramod$bd0d62e8f365b8e12daddcb15218b3aff9e989be\AL4S3B_FPGA_Registers.$proc$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165$734'.
  created $adff cell `$procdff$868' with positive edge clock and positive level reset.
Creating register for signal `$paramod$bd0d62e8f365b8e12daddcb15218b3aff9e989be\AL4S3B_FPGA_Registers.\control_reg' using process `$paramod$bd0d62e8f365b8e12daddcb15218b3aff9e989be\AL4S3B_FPGA_Registers.$proc$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165$734'.
  created $adff cell `$procdff$869' with positive edge clock and positive level reset.
Creating register for signal `$paramod$bd0d62e8f365b8e12daddcb15218b3aff9e989be\AL4S3B_FPGA_Registers.\clkdiv_reg' using process `$paramod$bd0d62e8f365b8e12daddcb15218b3aff9e989be\AL4S3B_FPGA_Registers.$proc$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165$734'.
  created $adff cell `$procdff$870' with positive edge clock and positive level reset.
Creating register for signal `$paramod$13dad1187e6a2bd5a259ebf05701b2c1128aa6fb\AL4S3B_FPGA_QL_Reserved.\WBs_ACK_o' using process `$paramod$13dad1187e6a2bd5a259ebf05701b2c1128aa6fb\AL4S3B_FPGA_QL_Reserved.$proc$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:142$752'.
  created $adff cell `$procdff$871' with positive edge clock and positive level reset.
Creating register for signal `$paramod$13dad1187e6a2bd5a259ebf05701b2c1128aa6fb\AL4S3B_FPGA_QL_Reserved.\Default_State' using process `$paramod$13dad1187e6a2bd5a259ebf05701b2c1128aa6fb\AL4S3B_FPGA_QL_Reserved.$proc$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:142$752'.
  created $adff cell `$procdff$872' with positive edge clock and positive level reset.
Creating register for signal `$paramod$13dad1187e6a2bd5a259ebf05701b2c1128aa6fb\AL4S3B_FPGA_QL_Reserved.\Default_Cntr' using process `$paramod$13dad1187e6a2bd5a259ebf05701b2c1128aa6fb\AL4S3B_FPGA_QL_Reserved.$proc$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:142$752'.
  created $adff cell `$procdff$873' with positive edge clock and positive level reset.

8.3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 4 empty switches in `\MULT.$proc$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:6627$92'.
Removing empty process `MULT.$proc$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:6627$92'.
Removing empty process `LOGIC_MACRO.$proc$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:0$91'.
Found and cleaned up 1 empty switch in `\LOGIC_MACRO.$proc$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:519$89'.
Removing empty process `LOGIC_MACRO.$proc$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:519$89'.
Removing empty process `Q_FRAG.$proc$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:0$72'.
Found and cleaned up 1 empty switch in `\Q_FRAG.$proc$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:284$71'.
Removing empty process `Q_FRAG.$proc$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:284$71'.
Found and cleaned up 1 empty switch in `\arnold_controller.$proc$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44$50'.
Removing empty process `arnold_controller.$proc$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44$50'.
Found and cleaned up 1 empty switch in `$paramod$262f3351505448f41fe54af8e1cf3704a1a60d08\AL4S3B_FPGA_IP.$proc$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:200$751'.
Removing empty process `$paramod$262f3351505448f41fe54af8e1cf3704a1a60d08\AL4S3B_FPGA_IP.$proc$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:200$751'.
Found and cleaned up 1 empty switch in `$paramod$bd0d62e8f365b8e12daddcb15218b3aff9e989be\AL4S3B_FPGA_Registers.$proc$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:207$745'.
Removing empty process `$paramod$bd0d62e8f365b8e12daddcb15218b3aff9e989be\AL4S3B_FPGA_Registers.$proc$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:207$745'.
Found and cleaned up 4 empty switches in `$paramod$bd0d62e8f365b8e12daddcb15218b3aff9e989be\AL4S3B_FPGA_Registers.$proc$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165$734'.
Removing empty process `$paramod$bd0d62e8f365b8e12daddcb15218b3aff9e989be\AL4S3B_FPGA_Registers.$proc$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165$734'.
Found and cleaned up 1 empty switch in `$paramod$13dad1187e6a2bd5a259ebf05701b2c1128aa6fb\AL4S3B_FPGA_QL_Reserved.$proc$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:214$760'.
Removing empty process `$paramod$13dad1187e6a2bd5a259ebf05701b2c1128aa6fb\AL4S3B_FPGA_QL_Reserved.$proc$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:214$760'.
Found and cleaned up 4 empty switches in `$paramod$13dad1187e6a2bd5a259ebf05701b2c1128aa6fb\AL4S3B_FPGA_QL_Reserved.$proc$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:165$754'.
Removing empty process `$paramod$13dad1187e6a2bd5a259ebf05701b2c1128aa6fb\AL4S3B_FPGA_QL_Reserved.$proc$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:165$754'.
Removing empty process `$paramod$13dad1187e6a2bd5a259ebf05701b2c1128aa6fb\AL4S3B_FPGA_QL_Reserved.$proc$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:142$752'.
Cleaned up 18 empty switches.

8.4. Executing FLATTEN pass (flatten design).
Deleting now unused module arnold_controller.
Deleting now unused module $paramod$262f3351505448f41fe54af8e1cf3704a1a60d08\AL4S3B_FPGA_IP.
Deleting now unused module $paramod$bd0d62e8f365b8e12daddcb15218b3aff9e989be\AL4S3B_FPGA_Registers.
Deleting now unused module $paramod$13dad1187e6a2bd5a259ebf05701b2c1128aa6fb\AL4S3B_FPGA_QL_Reserved.

8.5. Executing WREDUCE pass (reducing word size of cells).
Removed top 2 bits (of 3) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$eq$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:192$756 ($eq).
Removed top 4 bits (of 7) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$eq$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:154$719 ($eq).
Removed top 4 bits (of 7) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$eq$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:155$725 ($eq).
Removed top 4 bits (of 7) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procmux$792_CMP0 ($eq).
Removed top 4 bits (of 7) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procmux$793_CMP0 ($eq).
Removed top 5 bits (of 7) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procmux$794_CMP0 ($eq).
Removed top 6 bits (of 7) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procmux$795_CMP0 ($eq).
Removed top 6 bits (of 7) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procmux$796_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$add$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:53$53 ($add).
Removed top 5 bits (of 6) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.$procmux$789_CMP0 ($eq).
Removed top 5 bits (of 6) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.$procmux$788_CMP0 ($eq).
Removed top 5 bits (of 7) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$eq$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:153$713 ($eq).
Removed top 5 bits (of 6) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.$eq$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:188$748 ($eq).
Removed top 5 bits (of 6) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.$eq$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:185$746 ($eq).
Removed top 16 bits (of 32) from wire AL4S3B_FPGA_top.Device_ID.

8.6. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.

8.7. Executing TRIBUF pass.

8.8. Executing DEMINOUT pass (demote inout ports to input or output).

8.9. Executing OPT pass (performing simple optimizations).

8.9.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module AL4S3B_FPGA_top.

8.9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\AL4S3B_FPGA_top'.
Removed a total of 10 cells.

8.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \AL4S3B_FPGA_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

8.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \AL4S3B_FPGA_top.
Performed a total of 0 changes.

8.9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\AL4S3B_FPGA_top'.
Removed a total of 0 cells.

8.9.6. Executing OPT_RMDFF pass (remove dff with constant values).

8.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \AL4S3B_FPGA_top..
Removed 3 unused cells and 73 unused wires.

8.9.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module AL4S3B_FPGA_top.

8.9.9. Rerunning OPT passes. (Maybe there is more to do..)

8.9.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \AL4S3B_FPGA_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

8.9.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \AL4S3B_FPGA_top.
Performed a total of 0 changes.

8.9.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\AL4S3B_FPGA_top'.
Removed a total of 0 cells.

8.9.13. Executing OPT_RMDFF pass (remove dff with constant values).

8.9.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \AL4S3B_FPGA_top..

8.9.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module AL4S3B_FPGA_top.

8.9.16. Finished OPT passes. (There is nothing left to do.)

8.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \AL4S3B_FPGA_top..

8.11. Executing PEEPOPT pass (run peephole optimizers).

8.12. Executing TECHMAP pass (map to technology primitives).

8.12.1. Executing Verilog-2005 frontend: /mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v
Parsing Verilog input from `/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

8.12.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $or.
Running "alumacc" on wrapper $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=3:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=3:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=3:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=3:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=3:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=3:394426c56d1a028ba8fdd5469b163e04011def47.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $not.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=2 for cells of type $pmux.
Using extmapper simplemap for cells of type $mux.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=2 for cells of type $pmux.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=5 for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_not.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$add:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$add:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using extmapper simplemap for cells of type $reduce_or.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=1\Y_WIDTH=3 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=3 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32 for cells of type $lcu.
No more expansions possible.

8.13. Executing MUXCOVER pass (mapping to wider MUXes).
Covering MUX trees in module AL4S3B_FPGA_top..
  Treeifying 348 MUXes:
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$836.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$1064_Y [0].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$836.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$1064_Y [1].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$836.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$1064_Y [2].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$818.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [0].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$818.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [1].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$818.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [2].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$818.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [3].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$818.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [4].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$818.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [5].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$818.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [6].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$818.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [7].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$818.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [8].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$818.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [9].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$818.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [10].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$818.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [11].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$818.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [12].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$818.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [13].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$818.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [14].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$818.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [15].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$818.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [16].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$818.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [17].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$818.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [18].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$818.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [19].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$818.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [20].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$818.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [21].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$818.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [22].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$818.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [23].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$818.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [24].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$818.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [25].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$818.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [26].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$818.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [27].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$818.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [28].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$818.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [29].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$818.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [30].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$818.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [31].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$833.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$1046_Y.
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$824.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$1046_Y.
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$821.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$1046_Y.
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$827_Y.
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$831_Y.
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\scratch_reg[15:0] [0].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\scratch_reg[15:0] [1].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\scratch_reg[15:0] [2].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\scratch_reg[15:0] [3].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\scratch_reg[15:0] [4].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\scratch_reg[15:0] [5].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\scratch_reg[15:0] [6].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\scratch_reg[15:0] [7].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\scratch_reg[15:0] [8].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\scratch_reg[15:0] [9].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\scratch_reg[15:0] [10].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\scratch_reg[15:0] [11].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\scratch_reg[15:0] [12].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\scratch_reg[15:0] [13].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\scratch_reg[15:0] [14].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\scratch_reg[15:0] [15].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\control_reg[31:0] [0].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\control_reg[31:0] [1].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\control_reg[31:0] [2].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\control_reg[31:0] [3].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\control_reg[31:0] [4].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\control_reg[31:0] [5].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\control_reg[31:0] [6].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\control_reg[31:0] [7].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\control_reg[31:0] [8].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\control_reg[31:0] [9].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\control_reg[31:0] [10].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\control_reg[31:0] [11].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\control_reg[31:0] [12].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\control_reg[31:0] [13].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\control_reg[31:0] [14].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\control_reg[31:0] [15].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\control_reg[31:0] [16].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\control_reg[31:0] [17].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\control_reg[31:0] [18].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\control_reg[31:0] [19].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\control_reg[31:0] [20].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\control_reg[31:0] [21].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\control_reg[31:0] [22].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\control_reg[31:0] [23].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\control_reg[31:0] [24].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\control_reg[31:0] [25].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\control_reg[31:0] [26].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\control_reg[31:0] [27].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\control_reg[31:0] [28].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\control_reg[31:0] [29].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\control_reg[31:0] [30].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\control_reg[31:0] [31].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\clkdiv_reg[31:0] [0].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\clkdiv_reg[31:0] [1].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\clkdiv_reg[31:0] [2].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\clkdiv_reg[31:0] [3].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\clkdiv_reg[31:0] [4].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\clkdiv_reg[31:0] [5].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\clkdiv_reg[31:0] [6].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\clkdiv_reg[31:0] [7].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\clkdiv_reg[31:0] [8].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\clkdiv_reg[31:0] [9].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\clkdiv_reg[31:0] [10].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\clkdiv_reg[31:0] [11].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\clkdiv_reg[31:0] [12].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\clkdiv_reg[31:0] [13].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\clkdiv_reg[31:0] [14].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\clkdiv_reg[31:0] [15].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\clkdiv_reg[31:0] [16].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\clkdiv_reg[31:0] [17].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\clkdiv_reg[31:0] [18].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\clkdiv_reg[31:0] [19].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\clkdiv_reg[31:0] [20].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\clkdiv_reg[31:0] [21].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\clkdiv_reg[31:0] [22].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\clkdiv_reg[31:0] [23].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\clkdiv_reg[31:0] [24].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\clkdiv_reg[31:0] [25].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\clkdiv_reg[31:0] [26].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\clkdiv_reg[31:0] [27].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\clkdiv_reg[31:0] [28].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\clkdiv_reg[31:0] [29].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\clkdiv_reg[31:0] [30].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\clkdiv_reg[31:0] [31].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$0\countreg[31:0] [0].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$0\countreg[31:0] [1].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$0\countreg[31:0] [2].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$0\countreg[31:0] [3].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$0\countreg[31:0] [4].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$0\countreg[31:0] [5].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$0\countreg[31:0] [6].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$0\countreg[31:0] [7].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$0\countreg[31:0] [8].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$0\countreg[31:0] [9].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$0\countreg[31:0] [10].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$0\countreg[31:0] [11].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$0\countreg[31:0] [12].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$0\countreg[31:0] [13].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$0\countreg[31:0] [14].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$0\countreg[31:0] [15].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$0\countreg[31:0] [16].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$0\countreg[31:0] [17].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$0\countreg[31:0] [18].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$0\countreg[31:0] [19].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$0\countreg[31:0] [20].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$0\countreg[31:0] [21].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$0\countreg[31:0] [22].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$0\countreg[31:0] [23].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$0\countreg[31:0] [24].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$0\countreg[31:0] [25].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$0\countreg[31:0] [26].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$0\countreg[31:0] [27].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$0\countreg[31:0] [28].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$0\countreg[31:0] [29].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$0\countreg[31:0] [30].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$0\countreg[31:0] [31].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$0\clkout[0:0].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procmux$791.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$1180_Y [0].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procmux$791.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$1180_Y [1].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procmux$791.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$1180_Y [2].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procmux$791.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$1180_Y [3].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procmux$791.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$1180_Y [4].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procmux$791.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$1180_Y [5].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procmux$791.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$1180_Y [6].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procmux$791.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$1180_Y [7].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procmux$791.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$1180_Y [8].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procmux$791.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$1180_Y [9].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procmux$791.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$1180_Y [10].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procmux$791.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$1180_Y [11].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procmux$791.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$1180_Y [12].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procmux$791.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$1180_Y [13].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procmux$791.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$1180_Y [14].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procmux$791.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$1180_Y [15].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procmux$791.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$1180_Y [16].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procmux$791.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$1180_Y [17].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procmux$791.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$1180_Y [18].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procmux$791.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$1180_Y [19].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procmux$791.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$1180_Y [20].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procmux$791.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$1180_Y [21].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procmux$791.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$1180_Y [22].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procmux$791.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$1180_Y [23].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procmux$791.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$1180_Y [24].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procmux$791.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$1180_Y [25].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procmux$791.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$1180_Y [26].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procmux$791.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$1180_Y [27].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procmux$791.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$1180_Y [28].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procmux$791.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$1180_Y [29].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procmux$791.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$1180_Y [30].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procmux$791.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$1180_Y [31].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.$procmux$787.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [0].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.$procmux$787.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [1].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.$procmux$787.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [2].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.$procmux$787.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [3].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.$procmux$787.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [4].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.$procmux$787.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [5].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.$procmux$787.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [6].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.$procmux$787.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [7].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.$procmux$787.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [8].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.$procmux$787.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [9].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.$procmux$787.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [10].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.$procmux$787.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [11].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.$procmux$787.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [12].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.$procmux$787.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [13].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.$procmux$787.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [14].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.$procmux$787.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [15].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.$procmux$787.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [16].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.$procmux$787.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [17].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.$procmux$787.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [18].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.$procmux$787.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [19].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.$procmux$787.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [20].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.$procmux$787.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [21].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.$procmux$787.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [22].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.$procmux$787.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [23].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.$procmux$787.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [24].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.$procmux$787.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [25].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.$procmux$787.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [26].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.$procmux$787.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [27].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.$procmux$787.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [28].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.$procmux$787.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [29].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.$procmux$787.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [30].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.$procmux$787.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [31].
    Found tree with 1 MUXes at root $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$sub$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:185$755.$auto$alumacc.cc:485:replace_alu$946.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$1612_Y [0].
    Found tree with 1 MUXes at root $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$sub$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:185$755.$auto$alumacc.cc:485:replace_alu$946.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$1612_Y [1].
    Found tree with 1 MUXes at root $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$sub$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:185$755.$auto$alumacc.cc:485:replace_alu$946.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$1612_Y [2].
    Found tree with 1 MUXes at root $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$add$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:53$53.$auto$alumacc.cc:485:replace_alu$1434.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2201_Y [0].
    Found tree with 1 MUXes at root $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$add$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:53$53.$auto$alumacc.cc:485:replace_alu$1434.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2201_Y [1].
    Found tree with 1 MUXes at root $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$add$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:53$53.$auto$alumacc.cc:485:replace_alu$1434.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2201_Y [2].
    Found tree with 1 MUXes at root $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$add$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:53$53.$auto$alumacc.cc:485:replace_alu$1434.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2201_Y [3].
    Found tree with 1 MUXes at root $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$add$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:53$53.$auto$alumacc.cc:485:replace_alu$1434.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2201_Y [4].
    Found tree with 1 MUXes at root $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$add$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:53$53.$auto$alumacc.cc:485:replace_alu$1434.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2201_Y [5].
    Found tree with 1 MUXes at root $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$add$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:53$53.$auto$alumacc.cc:485:replace_alu$1434.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2201_Y [6].
    Found tree with 1 MUXes at root $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$add$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:53$53.$auto$alumacc.cc:485:replace_alu$1434.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2201_Y [7].
    Found tree with 1 MUXes at root $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$add$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:53$53.$auto$alumacc.cc:485:replace_alu$1434.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2201_Y [8].
    Found tree with 1 MUXes at root $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$add$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:53$53.$auto$alumacc.cc:485:replace_alu$1434.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2201_Y [9].
    Found tree with 1 MUXes at root $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$add$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:53$53.$auto$alumacc.cc:485:replace_alu$1434.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2201_Y [10].
    Found tree with 1 MUXes at root $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$add$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:53$53.$auto$alumacc.cc:485:replace_alu$1434.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2201_Y [11].
    Found tree with 1 MUXes at root $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$add$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:53$53.$auto$alumacc.cc:485:replace_alu$1434.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2201_Y [12].
    Found tree with 1 MUXes at root $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$add$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:53$53.$auto$alumacc.cc:485:replace_alu$1434.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2201_Y [13].
    Found tree with 1 MUXes at root $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$add$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:53$53.$auto$alumacc.cc:485:replace_alu$1434.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2201_Y [14].
    Found tree with 1 MUXes at root $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$add$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:53$53.$auto$alumacc.cc:485:replace_alu$1434.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2201_Y [15].
    Found tree with 1 MUXes at root $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$add$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:53$53.$auto$alumacc.cc:485:replace_alu$1434.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2201_Y [16].
    Found tree with 1 MUXes at root $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$add$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:53$53.$auto$alumacc.cc:485:replace_alu$1434.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2201_Y [17].
    Found tree with 1 MUXes at root $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$add$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:53$53.$auto$alumacc.cc:485:replace_alu$1434.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2201_Y [18].
    Found tree with 1 MUXes at root $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$add$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:53$53.$auto$alumacc.cc:485:replace_alu$1434.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2201_Y [19].
    Found tree with 1 MUXes at root $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$add$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:53$53.$auto$alumacc.cc:485:replace_alu$1434.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2201_Y [20].
    Found tree with 1 MUXes at root $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$add$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:53$53.$auto$alumacc.cc:485:replace_alu$1434.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2201_Y [21].
    Found tree with 1 MUXes at root $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$add$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:53$53.$auto$alumacc.cc:485:replace_alu$1434.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2201_Y [22].
    Found tree with 1 MUXes at root $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$add$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:53$53.$auto$alumacc.cc:485:replace_alu$1434.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2201_Y [23].
    Found tree with 1 MUXes at root $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$add$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:53$53.$auto$alumacc.cc:485:replace_alu$1434.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2201_Y [24].
    Found tree with 1 MUXes at root $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$add$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:53$53.$auto$alumacc.cc:485:replace_alu$1434.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2201_Y [25].
    Found tree with 1 MUXes at root $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$add$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:53$53.$auto$alumacc.cc:485:replace_alu$1434.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2201_Y [26].
    Found tree with 1 MUXes at root $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$add$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:53$53.$auto$alumacc.cc:485:replace_alu$1434.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2201_Y [27].
    Found tree with 1 MUXes at root $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$add$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:53$53.$auto$alumacc.cc:485:replace_alu$1434.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2201_Y [28].
    Found tree with 1 MUXes at root $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$add$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:53$53.$auto$alumacc.cc:485:replace_alu$1434.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2201_Y [29].
    Found tree with 1 MUXes at root $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$add$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:53$53.$auto$alumacc.cc:485:replace_alu$1434.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2201_Y [30].
    Found tree with 1 MUXes at root $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$add$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:53$53.$auto$alumacc.cc:485:replace_alu$1434.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2201_Y [31].
    Found tree with 1 MUXes at root $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$ge$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:49$51.$auto$alumacc.cc:485:replace_alu$1536.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2407_Y [0].
    Found tree with 1 MUXes at root $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$ge$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:49$51.$auto$alumacc.cc:485:replace_alu$1536.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2407_Y [1].
    Found tree with 1 MUXes at root $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$ge$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:49$51.$auto$alumacc.cc:485:replace_alu$1536.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2407_Y [2].
    Found tree with 1 MUXes at root $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$ge$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:49$51.$auto$alumacc.cc:485:replace_alu$1536.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2407_Y [3].
    Found tree with 1 MUXes at root $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$ge$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:49$51.$auto$alumacc.cc:485:replace_alu$1536.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2407_Y [4].
    Found tree with 1 MUXes at root $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$ge$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:49$51.$auto$alumacc.cc:485:replace_alu$1536.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2407_Y [5].
    Found tree with 1 MUXes at root $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$ge$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:49$51.$auto$alumacc.cc:485:replace_alu$1536.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2407_Y [6].
    Found tree with 1 MUXes at root $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$ge$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:49$51.$auto$alumacc.cc:485:replace_alu$1536.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2407_Y [7].
    Found tree with 1 MUXes at root $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$ge$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:49$51.$auto$alumacc.cc:485:replace_alu$1536.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2407_Y [8].
    Found tree with 1 MUXes at root $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$ge$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:49$51.$auto$alumacc.cc:485:replace_alu$1536.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2407_Y [9].
    Found tree with 1 MUXes at root $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$ge$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:49$51.$auto$alumacc.cc:485:replace_alu$1536.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2407_Y [10].
    Found tree with 1 MUXes at root $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$ge$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:49$51.$auto$alumacc.cc:485:replace_alu$1536.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2407_Y [11].
    Found tree with 1 MUXes at root $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$ge$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:49$51.$auto$alumacc.cc:485:replace_alu$1536.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2407_Y [12].
    Found tree with 1 MUXes at root $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$ge$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:49$51.$auto$alumacc.cc:485:replace_alu$1536.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2407_Y [13].
    Found tree with 1 MUXes at root $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$ge$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:49$51.$auto$alumacc.cc:485:replace_alu$1536.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2407_Y [14].
    Found tree with 1 MUXes at root $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$ge$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:49$51.$auto$alumacc.cc:485:replace_alu$1536.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2407_Y [15].
    Found tree with 1 MUXes at root $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$ge$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:49$51.$auto$alumacc.cc:485:replace_alu$1536.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2407_Y [16].
    Found tree with 1 MUXes at root $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$ge$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:49$51.$auto$alumacc.cc:485:replace_alu$1536.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2407_Y [17].
    Found tree with 1 MUXes at root $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$ge$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:49$51.$auto$alumacc.cc:485:replace_alu$1536.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2407_Y [18].
    Found tree with 1 MUXes at root $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$ge$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:49$51.$auto$alumacc.cc:485:replace_alu$1536.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2407_Y [19].
    Found tree with 1 MUXes at root $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$ge$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:49$51.$auto$alumacc.cc:485:replace_alu$1536.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2407_Y [20].
    Found tree with 1 MUXes at root $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$ge$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:49$51.$auto$alumacc.cc:485:replace_alu$1536.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2407_Y [21].
    Found tree with 1 MUXes at root $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$ge$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:49$51.$auto$alumacc.cc:485:replace_alu$1536.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2407_Y [22].
    Found tree with 1 MUXes at root $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$ge$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:49$51.$auto$alumacc.cc:485:replace_alu$1536.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2407_Y [23].
    Found tree with 1 MUXes at root $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$ge$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:49$51.$auto$alumacc.cc:485:replace_alu$1536.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2407_Y [24].
    Found tree with 1 MUXes at root $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$ge$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:49$51.$auto$alumacc.cc:485:replace_alu$1536.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2407_Y [25].
    Found tree with 1 MUXes at root $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$ge$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:49$51.$auto$alumacc.cc:485:replace_alu$1536.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2407_Y [26].
    Found tree with 1 MUXes at root $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$ge$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:49$51.$auto$alumacc.cc:485:replace_alu$1536.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2407_Y [27].
    Found tree with 1 MUXes at root $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$ge$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:49$51.$auto$alumacc.cc:485:replace_alu$1536.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2407_Y [28].
    Found tree with 1 MUXes at root $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$ge$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:49$51.$auto$alumacc.cc:485:replace_alu$1536.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2407_Y [29].
    Found tree with 1 MUXes at root $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$ge$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:49$51.$auto$alumacc.cc:485:replace_alu$1536.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2407_Y [30].
    Found tree with 1 MUXes at root $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$ge$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:49$51.$auto$alumacc.cc:485:replace_alu$1536.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2407_Y [31].
    Finished treeification: Found 284 trees.
  Covering trees:
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$836.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$1064_Y [0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$836.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$1064_Y [1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$836.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$1064_Y [2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$818.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$818.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$818.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$818.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [3]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$818.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [4]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$818.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [5]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$818.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [6]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$818.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [7]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$818.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [8]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$818.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [9]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$818.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [10]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$818.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [11]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$818.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [12]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$818.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [13]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$818.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [14]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$818.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [15]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$818.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [16]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$818.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [17]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$818.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [18]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$818.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [19]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$818.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [20]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$818.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [21]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$818.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [22]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$818.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [23]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$818.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [24]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$818.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [25]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$818.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [26]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$818.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [27]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$818.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [28]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$818.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [29]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$818.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [30]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$818.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [31]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$833.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$1046_Y: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$824.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$1046_Y: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$821.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$1046_Y: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$827_Y: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$831_Y: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\scratch_reg[15:0] [0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\scratch_reg[15:0] [1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\scratch_reg[15:0] [2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\scratch_reg[15:0] [3]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\scratch_reg[15:0] [4]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\scratch_reg[15:0] [5]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\scratch_reg[15:0] [6]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\scratch_reg[15:0] [7]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\scratch_reg[15:0] [8]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\scratch_reg[15:0] [9]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\scratch_reg[15:0] [10]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\scratch_reg[15:0] [11]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\scratch_reg[15:0] [12]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\scratch_reg[15:0] [13]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\scratch_reg[15:0] [14]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\scratch_reg[15:0] [15]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\control_reg[31:0] [0]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\control_reg[31:0] [1]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\control_reg[31:0] [2]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\control_reg[31:0] [3]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\control_reg[31:0] [4]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\control_reg[31:0] [5]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\control_reg[31:0] [6]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\control_reg[31:0] [7]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\control_reg[31:0] [8]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\control_reg[31:0] [9]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\control_reg[31:0] [10]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\control_reg[31:0] [11]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\control_reg[31:0] [12]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\control_reg[31:0] [13]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\control_reg[31:0] [14]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\control_reg[31:0] [15]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\control_reg[31:0] [16]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\control_reg[31:0] [17]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\control_reg[31:0] [18]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\control_reg[31:0] [19]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\control_reg[31:0] [20]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\control_reg[31:0] [21]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\control_reg[31:0] [22]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\control_reg[31:0] [23]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\control_reg[31:0] [24]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\control_reg[31:0] [25]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\control_reg[31:0] [26]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\control_reg[31:0] [27]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\control_reg[31:0] [28]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\control_reg[31:0] [29]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\control_reg[31:0] [30]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\control_reg[31:0] [31]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\clkdiv_reg[31:0] [0]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\clkdiv_reg[31:0] [1]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\clkdiv_reg[31:0] [2]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\clkdiv_reg[31:0] [3]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\clkdiv_reg[31:0] [4]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\clkdiv_reg[31:0] [5]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\clkdiv_reg[31:0] [6]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\clkdiv_reg[31:0] [7]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\clkdiv_reg[31:0] [8]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\clkdiv_reg[31:0] [9]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\clkdiv_reg[31:0] [10]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\clkdiv_reg[31:0] [11]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\clkdiv_reg[31:0] [12]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\clkdiv_reg[31:0] [13]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\clkdiv_reg[31:0] [14]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\clkdiv_reg[31:0] [15]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\clkdiv_reg[31:0] [16]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\clkdiv_reg[31:0] [17]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\clkdiv_reg[31:0] [18]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\clkdiv_reg[31:0] [19]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\clkdiv_reg[31:0] [20]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\clkdiv_reg[31:0] [21]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\clkdiv_reg[31:0] [22]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\clkdiv_reg[31:0] [23]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\clkdiv_reg[31:0] [24]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\clkdiv_reg[31:0] [25]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\clkdiv_reg[31:0] [26]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\clkdiv_reg[31:0] [27]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\clkdiv_reg[31:0] [28]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\clkdiv_reg[31:0] [29]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\clkdiv_reg[31:0] [30]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\clkdiv_reg[31:0] [31]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$0\countreg[31:0] [0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$0\countreg[31:0] [1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$0\countreg[31:0] [2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$0\countreg[31:0] [3]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$0\countreg[31:0] [4]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$0\countreg[31:0] [5]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$0\countreg[31:0] [6]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$0\countreg[31:0] [7]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$0\countreg[31:0] [8]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$0\countreg[31:0] [9]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$0\countreg[31:0] [10]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$0\countreg[31:0] [11]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$0\countreg[31:0] [12]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$0\countreg[31:0] [13]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$0\countreg[31:0] [14]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$0\countreg[31:0] [15]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$0\countreg[31:0] [16]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$0\countreg[31:0] [17]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$0\countreg[31:0] [18]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$0\countreg[31:0] [19]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$0\countreg[31:0] [20]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$0\countreg[31:0] [21]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$0\countreg[31:0] [22]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$0\countreg[31:0] [23]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$0\countreg[31:0] [24]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$0\countreg[31:0] [25]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$0\countreg[31:0] [26]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$0\countreg[31:0] [27]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$0\countreg[31:0] [28]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$0\countreg[31:0] [29]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$0\countreg[31:0] [30]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$0\countreg[31:0] [31]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$0\clkout[0:0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procmux$791.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$1180_Y [0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procmux$791.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$1180_Y [1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procmux$791.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$1180_Y [2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procmux$791.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$1180_Y [3]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procmux$791.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$1180_Y [4]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procmux$791.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$1180_Y [5]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procmux$791.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$1180_Y [6]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procmux$791.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$1180_Y [7]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procmux$791.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$1180_Y [8]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procmux$791.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$1180_Y [9]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procmux$791.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$1180_Y [10]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procmux$791.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$1180_Y [11]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procmux$791.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$1180_Y [12]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procmux$791.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$1180_Y [13]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procmux$791.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$1180_Y [14]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procmux$791.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$1180_Y [15]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procmux$791.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$1180_Y [16]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procmux$791.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$1180_Y [17]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procmux$791.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$1180_Y [18]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procmux$791.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$1180_Y [19]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procmux$791.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$1180_Y [20]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procmux$791.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$1180_Y [21]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procmux$791.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$1180_Y [22]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procmux$791.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$1180_Y [23]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procmux$791.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$1180_Y [24]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procmux$791.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$1180_Y [25]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procmux$791.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$1180_Y [26]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procmux$791.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$1180_Y [27]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procmux$791.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$1180_Y [28]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procmux$791.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$1180_Y [29]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procmux$791.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$1180_Y [30]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procmux$791.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$1180_Y [31]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.$procmux$787.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.$procmux$787.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.$procmux$787.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.$procmux$787.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [3]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.$procmux$787.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [4]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.$procmux$787.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [5]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.$procmux$787.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [6]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.$procmux$787.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [7]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.$procmux$787.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [8]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.$procmux$787.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [9]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.$procmux$787.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [10]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.$procmux$787.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [11]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.$procmux$787.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [12]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.$procmux$787.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [13]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.$procmux$787.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [14]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.$procmux$787.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [15]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.$procmux$787.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [16]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.$procmux$787.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [17]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.$procmux$787.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [18]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.$procmux$787.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [19]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.$procmux$787.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [20]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.$procmux$787.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [21]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.$procmux$787.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [22]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.$procmux$787.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [23]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.$procmux$787.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [24]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.$procmux$787.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [25]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.$procmux$787.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [26]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.$procmux$787.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [27]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.$procmux$787.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [28]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.$procmux$787.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [29]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.$procmux$787.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [30]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.$procmux$787.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:627$988_Y [31]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$sub$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:185$755.$auto$alumacc.cc:485:replace_alu$946.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$1612_Y [0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$sub$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:185$755.$auto$alumacc.cc:485:replace_alu$946.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$1612_Y [1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$sub$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:185$755.$auto$alumacc.cc:485:replace_alu$946.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$1612_Y [2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$add$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:53$53.$auto$alumacc.cc:485:replace_alu$1434.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2201_Y [0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$add$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:53$53.$auto$alumacc.cc:485:replace_alu$1434.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2201_Y [1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$add$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:53$53.$auto$alumacc.cc:485:replace_alu$1434.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2201_Y [2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$add$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:53$53.$auto$alumacc.cc:485:replace_alu$1434.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2201_Y [3]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$add$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:53$53.$auto$alumacc.cc:485:replace_alu$1434.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2201_Y [4]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$add$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:53$53.$auto$alumacc.cc:485:replace_alu$1434.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2201_Y [5]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$add$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:53$53.$auto$alumacc.cc:485:replace_alu$1434.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2201_Y [6]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$add$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:53$53.$auto$alumacc.cc:485:replace_alu$1434.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2201_Y [7]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$add$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:53$53.$auto$alumacc.cc:485:replace_alu$1434.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2201_Y [8]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$add$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:53$53.$auto$alumacc.cc:485:replace_alu$1434.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2201_Y [9]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$add$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:53$53.$auto$alumacc.cc:485:replace_alu$1434.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2201_Y [10]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$add$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:53$53.$auto$alumacc.cc:485:replace_alu$1434.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2201_Y [11]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$add$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:53$53.$auto$alumacc.cc:485:replace_alu$1434.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2201_Y [12]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$add$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:53$53.$auto$alumacc.cc:485:replace_alu$1434.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2201_Y [13]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$add$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:53$53.$auto$alumacc.cc:485:replace_alu$1434.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2201_Y [14]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$add$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:53$53.$auto$alumacc.cc:485:replace_alu$1434.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2201_Y [15]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$add$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:53$53.$auto$alumacc.cc:485:replace_alu$1434.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2201_Y [16]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$add$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:53$53.$auto$alumacc.cc:485:replace_alu$1434.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2201_Y [17]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$add$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:53$53.$auto$alumacc.cc:485:replace_alu$1434.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2201_Y [18]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$add$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:53$53.$auto$alumacc.cc:485:replace_alu$1434.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2201_Y [19]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$add$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:53$53.$auto$alumacc.cc:485:replace_alu$1434.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2201_Y [20]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$add$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:53$53.$auto$alumacc.cc:485:replace_alu$1434.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2201_Y [21]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$add$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:53$53.$auto$alumacc.cc:485:replace_alu$1434.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2201_Y [22]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$add$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:53$53.$auto$alumacc.cc:485:replace_alu$1434.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2201_Y [23]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$add$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:53$53.$auto$alumacc.cc:485:replace_alu$1434.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2201_Y [24]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$add$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:53$53.$auto$alumacc.cc:485:replace_alu$1434.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2201_Y [25]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$add$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:53$53.$auto$alumacc.cc:485:replace_alu$1434.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2201_Y [26]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$add$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:53$53.$auto$alumacc.cc:485:replace_alu$1434.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2201_Y [27]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$add$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:53$53.$auto$alumacc.cc:485:replace_alu$1434.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2201_Y [28]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$add$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:53$53.$auto$alumacc.cc:485:replace_alu$1434.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2201_Y [29]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$add$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:53$53.$auto$alumacc.cc:485:replace_alu$1434.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2201_Y [30]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$add$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:53$53.$auto$alumacc.cc:485:replace_alu$1434.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2201_Y [31]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$ge$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:49$51.$auto$alumacc.cc:485:replace_alu$1536.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2407_Y [0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$ge$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:49$51.$auto$alumacc.cc:485:replace_alu$1536.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2407_Y [1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$ge$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:49$51.$auto$alumacc.cc:485:replace_alu$1536.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2407_Y [2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$ge$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:49$51.$auto$alumacc.cc:485:replace_alu$1536.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2407_Y [3]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$ge$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:49$51.$auto$alumacc.cc:485:replace_alu$1536.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2407_Y [4]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$ge$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:49$51.$auto$alumacc.cc:485:replace_alu$1536.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2407_Y [5]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$ge$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:49$51.$auto$alumacc.cc:485:replace_alu$1536.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2407_Y [6]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$ge$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:49$51.$auto$alumacc.cc:485:replace_alu$1536.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2407_Y [7]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$ge$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:49$51.$auto$alumacc.cc:485:replace_alu$1536.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2407_Y [8]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$ge$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:49$51.$auto$alumacc.cc:485:replace_alu$1536.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2407_Y [9]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$ge$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:49$51.$auto$alumacc.cc:485:replace_alu$1536.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2407_Y [10]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$ge$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:49$51.$auto$alumacc.cc:485:replace_alu$1536.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2407_Y [11]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$ge$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:49$51.$auto$alumacc.cc:485:replace_alu$1536.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2407_Y [12]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$ge$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:49$51.$auto$alumacc.cc:485:replace_alu$1536.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2407_Y [13]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$ge$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:49$51.$auto$alumacc.cc:485:replace_alu$1536.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2407_Y [14]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$ge$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:49$51.$auto$alumacc.cc:485:replace_alu$1536.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2407_Y [15]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$ge$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:49$51.$auto$alumacc.cc:485:replace_alu$1536.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2407_Y [16]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$ge$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:49$51.$auto$alumacc.cc:485:replace_alu$1536.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2407_Y [17]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$ge$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:49$51.$auto$alumacc.cc:485:replace_alu$1536.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2407_Y [18]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$ge$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:49$51.$auto$alumacc.cc:485:replace_alu$1536.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2407_Y [19]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$ge$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:49$51.$auto$alumacc.cc:485:replace_alu$1536.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2407_Y [20]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$ge$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:49$51.$auto$alumacc.cc:485:replace_alu$1536.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2407_Y [21]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$ge$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:49$51.$auto$alumacc.cc:485:replace_alu$1536.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2407_Y [22]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$ge$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:49$51.$auto$alumacc.cc:485:replace_alu$1536.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2407_Y [23]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$ge$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:49$51.$auto$alumacc.cc:485:replace_alu$1536.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2407_Y [24]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$ge$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:49$51.$auto$alumacc.cc:485:replace_alu$1536.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2407_Y [25]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$ge$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:49$51.$auto$alumacc.cc:485:replace_alu$1536.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2407_Y [26]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$ge$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:49$51.$auto$alumacc.cc:485:replace_alu$1536.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2407_Y [27]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$ge$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:49$51.$auto$alumacc.cc:485:replace_alu$1536.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2407_Y [28]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$ge$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:49$51.$auto$alumacc.cc:485:replace_alu$1536.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2407_Y [29]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$ge$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:49$51.$auto$alumacc.cc:485:replace_alu$1536.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2407_Y [30]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$techmap$flatten\u_AL4S3B_FPGA_IP.\u_arnold_controller.$ge$/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:49$51.$auto$alumacc.cc:485:replace_alu$1536.$ternary$/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/techmap.v:309$2407_Y [31]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
  Added a total of 0 decoder MUXes.

8.14. Executing ABC pass (technology mapping using ABC).

8.14.1. Extracting gate netlist of module `\AL4S3B_FPGA_top' to `<abc-temp-dir>/input.blif'..
Extracted 1599 gates and 1775 wires to a netlist network with 173 inputs and 153 outputs.

8.14.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + write_blif <abc-temp-dir>/output.blif 

8.14.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      335
ABC RESULTS:        internal signals:     1449
ABC RESULTS:           input signals:      173
ABC RESULTS:          output signals:      153
Removing temp directory.

8.15. Executing OPT pass (performing simple optimizations).

8.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module AL4S3B_FPGA_top.

8.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\AL4S3B_FPGA_top'.
Removed a total of 0 cells.

8.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \AL4S3B_FPGA_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \AL4S3B_FPGA_top.
Performed a total of 0 changes.

8.15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\AL4S3B_FPGA_top'.
Removed a total of 0 cells.

8.15.6. Executing OPT_RMDFF pass (remove dff with constant values).

8.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \AL4S3B_FPGA_top..
Removed 0 unused cells and 1107 unused wires.

8.15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module AL4S3B_FPGA_top.

8.15.9. Rerunning OPT passes. (Maybe there is more to do..)

8.15.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \AL4S3B_FPGA_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.15.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \AL4S3B_FPGA_top.
Performed a total of 0 changes.

8.15.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\AL4S3B_FPGA_top'.
Removed a total of 0 cells.

8.15.13. Executing OPT_RMDFF pass (remove dff with constant values).

8.15.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \AL4S3B_FPGA_top..

8.15.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module AL4S3B_FPGA_top.

8.15.16. Finished OPT passes. (There is nothing left to do.)

8.16. Executing CHECK pass (checking for obvious problems).
checking module AL4S3B_FPGA_top..
Warning: Wire AL4S3B_FPGA_top.\Interrupt_o is used but has no driver.
Warning: Wire AL4S3B_FPGA_top.\Device_ID [15] is used but has no driver.
Warning: Wire AL4S3B_FPGA_top.\Device_ID [14] is used but has no driver.
Warning: Wire AL4S3B_FPGA_top.\Device_ID [13] is used but has no driver.
Warning: Wire AL4S3B_FPGA_top.\Device_ID [12] is used but has no driver.
Warning: Wire AL4S3B_FPGA_top.\Device_ID [11] is used but has no driver.
Warning: Wire AL4S3B_FPGA_top.\Device_ID [10] is used but has no driver.
Warning: Wire AL4S3B_FPGA_top.\Device_ID [9] is used but has no driver.
Warning: Wire AL4S3B_FPGA_top.\Device_ID [8] is used but has no driver.
Warning: Wire AL4S3B_FPGA_top.\Device_ID [7] is used but has no driver.
Warning: Wire AL4S3B_FPGA_top.\Device_ID [6] is used but has no driver.
Warning: Wire AL4S3B_FPGA_top.\Device_ID [5] is used but has no driver.
Warning: Wire AL4S3B_FPGA_top.\Device_ID [4] is used but has no driver.
Warning: Wire AL4S3B_FPGA_top.\Device_ID [3] is used but has no driver.
Warning: Wire AL4S3B_FPGA_top.\Device_ID [2] is used but has no driver.
Warning: Wire AL4S3B_FPGA_top.\Device_ID [1] is used but has no driver.
Warning: Wire AL4S3B_FPGA_top.\Device_ID [0] is used but has no driver.
found and reported 17 problems.

8.17. Executing TECHMAP pass (map to technology primitives).

8.17.1. Executing Verilog-2005 frontend: /mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v
Parsing Verilog input from `/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Generating RTLIL representation for module `\$_MUX8_'.
Generating RTLIL representation for module `\$_MUX4_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCHSR_NNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_NNP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPN_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_PNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PNP_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Generating RTLIL representation for module `\qlal4s3_mult_16x16_cell'.
/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:293: Warning: Identifier `\Valid_mult_w' is implicitly declared.
Successfully finished Verilog frontend.

8.17.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0100 for cells of type $lut.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011101110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0111 for cells of type $lut.
Using template \$_DFF_PP1_ for cells of type $_DFF_PP1_.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111101000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111100000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001000000001001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000010111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000000001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000101010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111010101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101010011011101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110001 for cells of type $lut.
No more expansions possible.

8.18. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \AL4S3B_FPGA_top..
Removed 0 unused cells and 1146 unused wires.

8.19. Executing CHECK pass (checking for obvious problems).
checking module AL4S3B_FPGA_top..
Warning: Wire AL4S3B_FPGA_top.\Interrupt_o is used but has no driver.
Warning: Wire AL4S3B_FPGA_top.\Device_ID [15] is used but has no driver.
Warning: Wire AL4S3B_FPGA_top.\Device_ID [14] is used but has no driver.
Warning: Wire AL4S3B_FPGA_top.\Device_ID [13] is used but has no driver.
Warning: Wire AL4S3B_FPGA_top.\Device_ID [12] is used but has no driver.
Warning: Wire AL4S3B_FPGA_top.\Device_ID [11] is used but has no driver.
Warning: Wire AL4S3B_FPGA_top.\Device_ID [10] is used but has no driver.
Warning: Wire AL4S3B_FPGA_top.\Device_ID [9] is used but has no driver.
Warning: Wire AL4S3B_FPGA_top.\Device_ID [8] is used but has no driver.
Warning: Wire AL4S3B_FPGA_top.\Device_ID [7] is used but has no driver.
Warning: Wire AL4S3B_FPGA_top.\Device_ID [6] is used but has no driver.
Warning: Wire AL4S3B_FPGA_top.\Device_ID [5] is used but has no driver.
Warning: Wire AL4S3B_FPGA_top.\Device_ID [4] is used but has no driver.
Warning: Wire AL4S3B_FPGA_top.\Device_ID [3] is used but has no driver.
Warning: Wire AL4S3B_FPGA_top.\Device_ID [2] is used but has no driver.
Warning: Wire AL4S3B_FPGA_top.\Device_ID [1] is used but has no driver.
Warning: Wire AL4S3B_FPGA_top.\Device_ID [0] is used but has no driver.
found and reported 17 problems.

8.20. Executing AUTONAME pass.
Renamed 3688 objects in module AL4S3B_FPGA_top (44 iterations).

8.21. Executing CLKBUFMAP pass (inserting global clock buffers).
Inserting $_BUF_ on AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i[0].
Inserting $_BUF_ on AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i[0].
Inserting $_BUF_ on AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_arnold_controller.rst[0].

8.22. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port AL4S3B_FPGA_top.arnold_clk_o using outpad.
Mapping port AL4S3B_FPGA_top.arnold_rst_o using outpad.

8.23. Executing SPLITNETS pass (splitting up multi-bit signals).

8.24. Executing SETUNDEF pass (replace undef values with defined constants).

8.25. Executing HILOMAP pass (mapping to constant drivers).

8.26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \AL4S3B_FPGA_top..
Removed 1 unused cells and 7 unused wires.

8.27. Executing CHECK pass (checking for obvious problems).
checking module AL4S3B_FPGA_top..
found and reported 0 problems.

9. Executing Verilog backend.
Dumping module `\AL4S3B_FPGA_top'.

10. Executing TECHMAP pass (map to technology primitives).

10.1. Executing Verilog-2005 frontend: /mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v
Parsing Verilog input from `/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v' to AST representation.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\inpad'.
Generating RTLIL representation for module `\outpad'.
Generating RTLIL representation for module `\bipad'.
Generating RTLIL representation for module `\ckpad'.
Generating RTLIL representation for module `\qhsckibuff'.
Generating RTLIL representation for module `\qhsckbuff'.
Generating RTLIL representation for module `\gclkbuff'.
Generating RTLIL representation for module `\logic_cell_macro'.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\mux4x0'.
/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:408: Warning: Identifier `\O' is implicitly declared.
Generating RTLIL representation for module `\mux8x0'.
/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:452: Warning: Identifier `\O' is implicitly declared.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\dff'.
Generating RTLIL representation for module `\dffc'.
Generating RTLIL representation for module `\dffp'.
Generating RTLIL representation for module `\dffpc'.
Generating RTLIL representation for module `\dffe'.
Generating RTLIL representation for module `\dffec'.
Generating RTLIL representation for module `\dffepc'.
Generating RTLIL representation for module `\dffsc'.
Generating RTLIL representation for module `\qlal4s3b_cell_macro'.
Generating RTLIL representation for module `\qlal4s3_mult_32x32_cell'.
Generating RTLIL representation for module `\qlal4s3_mult_16x16_cell'.
Generating RTLIL representation for module `\qlal4s3_mult_cell_macro'.
Successfully finished Verilog frontend.

10.2. Continuing TECHMAP pass.
Using template logic_0 for cells of type logic_0.
No more expansions possible.

11. Executing TECHMAP pass (map to technology primitives).

11.1. Executing Verilog-2005 frontend: /mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v
Parsing Verilog input from `/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v' to AST representation.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\inpad'.
Generating RTLIL representation for module `\outpad'.
Generating RTLIL representation for module `\bipad'.
Generating RTLIL representation for module `\ckpad'.
Generating RTLIL representation for module `\qhsckibuff'.
Generating RTLIL representation for module `\qhsckbuff'.
Generating RTLIL representation for module `\gclkbuff'.
Generating RTLIL representation for module `\logic_cell_macro'.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\mux4x0'.
/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:408: Warning: Identifier `\O' is implicitly declared.
Generating RTLIL representation for module `\mux8x0'.
/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:452: Warning: Identifier `\O' is implicitly declared.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\dff'.
Generating RTLIL representation for module `\dffc'.
Generating RTLIL representation for module `\dffp'.
Generating RTLIL representation for module `\dffpc'.
Generating RTLIL representation for module `\dffe'.
Generating RTLIL representation for module `\dffec'.
Generating RTLIL representation for module `\dffepc'.
Generating RTLIL representation for module `\dffsc'.
Generating RTLIL representation for module `\qlal4s3b_cell_macro'.
Generating RTLIL representation for module `\qlal4s3_mult_32x32_cell'.
Generating RTLIL representation for module `\qlal4s3_mult_16x16_cell'.
Generating RTLIL representation for module `\qlal4s3_mult_cell_macro'.
Successfully finished Verilog frontend.

11.2. Continuing TECHMAP pass.
Using template gclkbuff for cells of type gclkbuff.
Using template $paramod\LUT3\INIT=9'000000001 for cells of type LUT3.
Using template $paramod\LUT3\INIT=9'000000010 for cells of type LUT3.
Using template $paramod\LUT4\INIT=16'1000000000000000 for cells of type LUT4.
Using template $paramod\LUT3\INIT=9'010000000 for cells of type LUT3.
Using template $paramod\LUT3\INIT=9'000101010 for cells of type LUT3.
Using template $paramod\LUT4\INIT=16'0000000000000001 for cells of type LUT4.
Using template $paramod\LUT2\INIT=4'0001 for cells of type LUT2.
Using template $paramod\LUT2\INIT=4'1000 for cells of type LUT2.
Using template $paramod\LUT3\INIT=9'000001000 for cells of type LUT3.
Using template $paramod\LUT2\INIT=4'0010 for cells of type LUT2.
Using template dffc for cells of type dffc.
Using template $paramod\LUT4\INIT=16'0000000010000000 for cells of type LUT4.
Using template $paramod\LUT3\INIT=9'011011000 for cells of type LUT3.
Using template $paramod\LUT3\INIT=9'000010101 for cells of type LUT3.
Using template $paramod\LUT4\INIT=16'0000011101110111 for cells of type LUT4.
Using template $paramod\LUT3\INIT=9'010001010 for cells of type LUT3.
Using template $paramod\LUT3\INIT=9'001010111 for cells of type LUT3.
Using template $paramod\LUT4\INIT=16'0010000000100010 for cells of type LUT4.
Using template $paramod\LUT3\INIT=9'010101011 for cells of type LUT3.
Using template $paramod\LUT4\INIT=16'1010001000100010 for cells of type LUT4.
Using template $paramod\LUT4\INIT=16'0000001000100010 for cells of type LUT4.
Using template $paramod\LUT2\INIT=4'0111 for cells of type LUT2.
Using template $paramod\LUT3\INIT=9'010101110 for cells of type LUT3.
Using template dffp for cells of type dffp.
Using template $paramod\LUT3\INIT=9'001001110 for cells of type LUT3.
Using template $paramod\LUT3\INIT=9'011010111 for cells of type LUT3.
Using template $paramod\LUT4\INIT=16'1101110111010111 for cells of type LUT4.
Using template $paramod\LUT4\INIT=16'1010101011101010 for cells of type LUT4.
Using template $paramod\LUT2\INIT=4'1110 for cells of type LUT2.
Using template qlal4s3b_cell_macro for cells of type qlal4s3b_cell_macro.
Using template $paramod\LUT3\INIT=9'000101000 for cells of type LUT3.
Using template $paramod\LUT4\INIT=16'0010100010001000 for cells of type LUT4.
Using template $paramod\LUT4\INIT=16'1111011100110001 for cells of type LUT4.
Using template $paramod\LUT4\INIT=16'1001000000001001 for cells of type LUT4.
Using template $paramod\LUT4\INIT=16'0000100011001110 for cells of type LUT4.
Using template $paramod\LUT3\INIT=9'010100010 for cells of type LUT3.
Using template $paramod\LUT4\INIT=16'1101110100001101 for cells of type LUT4.
Using template $paramod\LUT3\INIT=9'001010001 for cells of type LUT3.
Using template $paramod\LUT4\INIT=16'1001100100001001 for cells of type LUT4.
Using template $paramod\LUT3\INIT=9'010000010 for cells of type LUT3.
Using template $paramod\LUT4\INIT=16'1000100000001000 for cells of type LUT4.
Using template $paramod\LUT4\INIT=16'1000100010101000 for cells of type LUT4.
Using template $paramod\LUT4\INIT=16'0010001000101010 for cells of type LUT4.
Using template $paramod\LUT4\INIT=16'1101000011111101 for cells of type LUT4.
Using template $paramod\LUT3\INIT=9'000101011 for cells of type LUT3.
Using template $paramod\LUT3\INIT=9'001000101 for cells of type LUT3.
Using template $paramod\LUT2\INIT=4'1001 for cells of type LUT2.
Using template outpad for cells of type outpad.
No more expansions possible.

12. Executing TECHMAP pass (map to technology primitives).

12.1. Executing Verilog-2005 frontend: /mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/bin/../share/arch/ql-eos-s3_wlcsp/cells/ram_map.v
Parsing Verilog input from `/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/bin/../share/arch/ql-eos-s3_wlcsp/cells/ram_map.v' to AST representation.
Generating RTLIL representation for module `\ram8k_2x1_cell_macro'.
Successfully finished Verilog frontend.

12.2. Continuing TECHMAP pass.
No more expansions possible.

13. Executing OPT_EXPR pass (perform const folding).
Optimizing module AL4S3B_FPGA_top.

14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \AL4S3B_FPGA_top..
Removed 0 unused cells and 541 unused wires.

15. Executing SETUNDEF pass (replace undef values with defined constants).

16. Printing statistics.

=== AL4S3B_FPGA_top ===

   Number of wires:               4860
   Number of wire bits:           4927
   Number of public wires:        4848
   Number of public wire bits:    4848
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                460
     ASSP                            1
     BIDIR_CELL                      2
     C_FRAG                         69
     GMUX_IC                         3
     Q_FRAG                        119
     T_FRAG                        266

17. Executing JSON backend.

18. Executing Verilog backend.
Dumping module `\AL4S3B_FPGA_top'.

Warnings: 31 unique messages, 58 total
End of script. Logfile hash: 98e22ea203, CPU: user 11.44s system 0.48s, MEM: 131.98 MB peak
Yosys 0.9+2406 (git sha1 2478b28, x86_64-conda_cos6-linux-gnu-gcc 1.23.0.449-a04d0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/root/anaconda3/conda-bld/yosys_1594903755533/work=/usr/local/src/conda/yosys-0.6.0_0013_g2478b28 -fdebug-prefix-map=/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 54% 16x read_verilog (6 sec), 26% 4x write_verilog (3 sec), ...
