// Seed: 1657092108
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_4;
  wire id_5;
  always @(posedge 1 or negedge 1) id_5 = id_3;
  assign id_5 = 'h0;
  wire id_6;
  assign id_5 = 1;
  wire id_7;
  wire id_8;
  id_9(
      .id_0(id_4)
  );
  always @(negedge 1'b0);
  if (id_3) wire id_10;
  else wire id_11;
  string id_12 = (""), id_13;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  integer id_8;
  module_0(
      id_3, id_6, id_6
  );
  always @(posedge id_1 or posedge "") begin
    id_7 = id_6 !== 1;
  end
endmodule
