Layer Pairs Export File for PCB: C:\Users\andre\Documents\sfu_phantom-git\high_voltage\HVBoard_PCB.PcbDoc
LayersSetName=Top_Bot_Thru_Holes|DrillFile=hvboard_pcb.txt|DrillLayers=gtl,gbl
