<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='or1k_soc_on_altera_embedded_dev_kit.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: or1k_soc_on_altera_embedded_dev_kit
    <br/>
    Created: Nov 16, 2009
    <br/>
    Updated: May 30, 2012
    <br/>
    SVN Updated: Sep  8, 2010
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     System on Chip
    
    <br/>
    Language:
    
     Verilog
    
    <br/>
    Development status:
    
     Mature
    
    <br/>
    Additional info:
    <br/>
    WishBone Compliant: Yes
    <br/>
    License: LGPL
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
    </p>
    <p>
     This project is to implement a SoC of using OpenRISC 1200 and many open source IP cores from opencores.org on
     
      Nios II Embedded Evaluation Kit (Cyclone III Edition).
     
    </p>
    <p>
     The system architecture is shown as below
    </p>
    <img src="usercontent,img,1259674703" alt="Hardware System Architecture"/>
   </div>
   <div id="d_Features">
    <h2>
     
     
     Features
    </h2>
    <p id="p_Features">
     <b>
      Hardware:
     </b>
     <ul>
      <li>
       32-bit Openrisc 1200 with 8k cache and mmu enable (done)
      </li>
      <li>
       16KB on-chip RAM for boot loader (done)
      </li>
      <li>
       Wishbone-to-Altera DDR/DDRII SDRAM core bridge (done)
      </li>
      <li>
       Advanced Debug System core. Debugging via Altera Virtual JTAG (done)
      </li>
      <li>
       Ethernet 10/100 MAC (done)
      </li>
      <li>
       UART 16550 core (done)
      </li>
      <li>
       SD/MMC core (done)
      </li>
      <li>
       GPIO core (done)
      </li>
      <li>
       VGA/LCD core + Touch screen (TBD)
      </li>
      <li>
       I2S core for audio codec (TBD)
      </li>
      <li>
       PS2 core for keyboard (TBD)
      </li>
      <li>
       MEM I/F core for FlashRAM and on-board SRAM (TBD)
      </li>
     </ul>
     <b>
      Software:
     </b>
     <ul>
      <li>
       Linux 2.6.35 (successes boot up on this dev kit, but need to enhance)
      </li>
      <li>
       BusyBox 1.7.5 (boot passed with above kernel)
      </li>
      <li>
       SD card boot loader (done)
      </li>
      <li>
       Ethernet driver (done, web server up)
      </li>
      <li>
       GDB debugging supported (done)
      </li>
      <li>
       Block device driver for SD/MMC core (working)
      </li>
      <li>
       Framebuffer driver for VGA/LCD core (TBD)
      </li>
      <li>
       Touch screen driver (TBD)
      </li>
      <li>
       Sound card driver for I2S audio codec (TBD)
      </li>
      <li>
       PS2 keyboard driver for PS2 core (TBD)
      </li>
     </ul>
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 05 June 2015 by freerangefactory.org</p>
