design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
/home/wouter/openmpw/caravel_labs_search/openlane/user_proj_example,user_proj_example,22_08_31_20_35,flow completed,0h55m10s0ms,0h24m41s0ms,-2.0,5.0625,-1,1.38,10973.87,-1,0,0,0,0,0,0,0,7,0,-1,-1,325440,52239,-0.98,-1.79,0.0,-0.05,-1,-4.81,-11.54,0.0,-0.08,-1,229181378.0,0.0,2.67,2.22,0.04,0.04,-1,3887,7825,197,3592,0,0,0,5213,157,1,28,274,477,647,220,879,1426,1354,26,1638,71016,0,72654,4988940.2304,0.0129,0.00387,5.2e-05,0.0162,0.00498,2.99e-07,0.0188,0.00589,3.36e-07,17.25,9.0,111.11111111111111,8,AREA 0,12,50,1,153.6,153.18,0.15,0.3,sky130_fd_sc_hd,4,4
