{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1571692248865 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571692248867 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 21 15:10:48 2019 " "Processing started: Mon Oct 21 15:10:48 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571692248867 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692248867 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TecTacToe -c TecTacToe " "Command: quartus_map --read_settings_files=on --write_settings_files=off TecTacToe -c TecTacToe" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692248867 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1571692249145 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1571692249145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_cars.v 1 1 " "Found 1 design units, including 1 entities, in source file sprite_cars.v" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_cars " "Found entity 1: sprite_cars" {  } { { "sprite_cars.v" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/sprite_cars.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571692258485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692258485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_MODULE.sv 1 1 " "Found 1 design units, including 1 entities, in source file VGA_MODULE.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_MODULE " "Found entity 1: VGA_MODULE" {  } { { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571692258486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692258486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CLOCK_DIVIDER.sv 1 1 " "Found 1 design units, including 1 entities, in source file CLOCK_DIVIDER.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_DIVIDER " "Found entity 1: CLOCK_DIVIDER" {  } { { "CLOCK_DIVIDER.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/CLOCK_DIVIDER.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571692258486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692258486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CLK_DIVIDER.sv 1 1 " "Found 1 design units, including 1 entities, in source file CLK_DIVIDER.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CLK_DIVIDER " "Found entity 1: CLK_DIVIDER" {  } { { "CLK_DIVIDER.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/CLK_DIVIDER.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571692258487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692258487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SIGNAL_SYNC.sv 1 1 " "Found 1 design units, including 1 entities, in source file SIGNAL_SYNC.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SIGNAL_SYNC " "Found entity 1: SIGNAL_SYNC" {  } { { "SIGNAL_SYNC.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/SIGNAL_SYNC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571692258487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692258487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_MODULE_TB.sv 1 1 " "Found 1 design units, including 1 entities, in source file VGA_MODULE_TB.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_MODULE_TB " "Found entity 1: VGA_MODULE_TB" {  } { { "VGA_MODULE_TB.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE_TB.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571692258488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692258488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V_COUNTER.sv 1 1 " "Found 1 design units, including 1 entities, in source file V_COUNTER.sv" { { "Info" "ISGN_ENTITY_NAME" "1 V_COUNTER " "Found entity 1: V_COUNTER" {  } { { "V_COUNTER.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/V_COUNTER.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571692258488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692258488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "H_COUNTER_TB.sv 1 1 " "Found 1 design units, including 1 entities, in source file H_COUNTER_TB.sv" { { "Info" "ISGN_ENTITY_NAME" "1 H_COUNTER_TB " "Found entity 1: H_COUNTER_TB" {  } { { "H_COUNTER_TB.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/H_COUNTER_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571692258488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692258488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spriteDrawer.sv 1 1 " "Found 1 design units, including 1 entities, in source file spriteDrawer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spriteDrawer " "Found entity 1: spriteDrawer" {  } { { "spriteDrawer.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/spriteDrawer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571692258489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692258489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "H_COUNTER.sv 1 1 " "Found 1 design units, including 1 entities, in source file H_COUNTER.sv" { { "Info" "ISGN_ENTITY_NAME" "1 H_COUNTER " "Found entity 1: H_COUNTER" {  } { { "H_COUNTER.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/H_COUNTER.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571692258490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692258490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DrawSquare.sv 1 1 " "Found 1 design units, including 1 entities, in source file DrawSquare.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DrawSquare " "Found entity 1: DrawSquare" {  } { { "DrawSquare.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DrawSquare.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571692258490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692258490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgaController.sv 1 1 " "Found 1 design units, including 1 entities, in source file vgaController.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vgaController " "Found entity 1: vgaController" {  } { { "vgaController.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/vgaController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571692258491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692258491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V_COUNTER_TB.sv 1 1 " "Found 1 design units, including 1 entities, in source file V_COUNTER_TB.sv" { { "Info" "ISGN_ENTITY_NAME" "1 V_COUNTER_TB " "Found entity 1: V_COUNTER_TB" {  } { { "V_COUNTER_TB.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/V_COUNTER_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571692258491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692258491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_clock " "Found entity 1: pll_clock" {  } { { "pll_clock.v" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/pll_clock.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571692258492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692258492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_timer30.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_timer30.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_timer30 " "Found entity 1: tb_timer30" {  } { { "tb_timer30.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/tb_timer30.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571692258492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692258492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "randomNumber.sv 3 3 " "Found 3 design units, including 3 entities, in source file randomNumber.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RandomPosition " "Found entity 1: RandomPosition" {  } { { "randomNumber.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/randomNumber.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571692258493 ""} { "Info" "ISGN_ENTITY_NAME" "2 randomNumber " "Found entity 2: randomNumber" {  } { { "randomNumber.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/randomNumber.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571692258493 ""} { "Info" "ISGN_ENTITY_NAME" "3 FF_D " "Found entity 3: FF_D" {  } { { "randomNumber.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/randomNumber.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571692258493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692258493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CursorController.sv 1 1 " "Found 1 design units, including 1 entities, in source file CursorController.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CursorController " "Found entity 1: CursorController" {  } { { "CursorController.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/CursorController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571692258494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692258494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CursorController_tb.sv 0 0 " "Found 0 design units, including 0 entities, in source file CursorController_tb.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692258494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TecTacToe.sv 1 1 " "Found 1 design units, including 1 entities, in source file TecTacToe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TecTacToe " "Found entity 1: TecTacToe" {  } { { "TecTacToe.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571692258495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692258495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Board.sv 1 1 " "Found 1 design units, including 1 entities, in source file Board.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Board " "Found entity 1: Board" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571692258495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692258495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DetectGameEnd.sv 1 1 " "Found 1 design units, including 1 entities, in source file DetectGameEnd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DetectGameEnd " "Found entity 1: DetectGameEnd" {  } { { "DetectGameEnd.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571692258496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692258496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DetectGameEndAux.sv 1 1 " "Found 1 design units, including 1 entities, in source file DetectGameEndAux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DetectGameEndAux " "Found entity 1: DetectGameEndAux" {  } { { "DetectGameEndAux.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEndAux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571692258496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692258496 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DetectGameEndAux_tb.sv(21) " "Verilog HDL Expression warning at DetectGameEndAux_tb.sv(21): truncated literal to match 1 bits" {  } { { "DetectGameEndAux_tb.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEndAux_tb.sv" 21 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1571692258497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DetectGameEndAux_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file DetectGameEndAux_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DetectGameEndAux_tb " "Found entity 1: DetectGameEndAux_tb" {  } { { "DetectGameEndAux_tb.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEndAux_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571692258497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692258497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GameController.sv 1 1 " "Found 1 design units, including 1 entities, in source file GameController.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GameController " "Found entity 1: GameController" {  } { { "GameController.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/GameController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571692258498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692258498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Game.sv 1 1 " "Found 1 design units, including 1 entities, in source file Game.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Game " "Found entity 1: Game" {  } { { "Game.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Game.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571692258498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692258498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer30.sv 1 1 " "Found 1 design units, including 1 entities, in source file timer30.sv" { { "Info" "ISGN_ENTITY_NAME" "1 timer30 " "Found entity 1: timer30" {  } { { "timer30.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/timer30.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571692258499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692258499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GameDrawer.sv 1 1 " "Found 1 design units, including 1 entities, in source file GameDrawer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GameDrawer " "Found entity 1: GameDrawer" {  } { { "GameDrawer.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/GameDrawer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571692258499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692258499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GameController_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file GameController_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GameController_tb " "Found entity 1: GameController_tb" {  } { { "GameController_tb.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/GameController_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571692258500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692258500 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "line_a VGA_MODULE.sv(24) " "Verilog HDL Implicit Net warning at VGA_MODULE.sv(24): created implicit net for \"line_a\"" {  } { { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571692258500 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "line_b VGA_MODULE.sv(25) " "Verilog HDL Implicit Net warning at VGA_MODULE.sv(25): created implicit net for \"line_b\"" {  } { { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571692258500 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "line_c VGA_MODULE.sv(26) " "Verilog HDL Implicit Net warning at VGA_MODULE.sv(26): created implicit net for \"line_c\"" {  } { { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571692258500 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "line_d VGA_MODULE.sv(27) " "Verilog HDL Implicit Net warning at VGA_MODULE.sv(27): created implicit net for \"line_d\"" {  } { { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571692258500 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "current_screen_o TecTacToe.sv(24) " "Verilog HDL Implicit Net warning at TecTacToe.sv(24): created implicit net for \"current_screen_o\"" {  } { { "TecTacToe.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571692258500 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "board_status_o TecTacToe.sv(24) " "Verilog HDL Implicit Net warning at TecTacToe.sv(24): created implicit net for \"board_status_o\"" {  } { { "TecTacToe.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571692258500 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cursor_pos TecTacToe.sv(24) " "Verilog HDL Implicit Net warning at TecTacToe.sv(24): created implicit net for \"cursor_pos\"" {  } { { "TecTacToe.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571692258500 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "position_o Game.sv(15) " "Verilog HDL Implicit Net warning at Game.sv(15): created implicit net for \"position_o\"" {  } { { "Game.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Game.sv" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571692258500 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "confirm_o Game.sv(15) " "Verilog HDL Implicit Net warning at Game.sv(15): created implicit net for \"confirm_o\"" {  } { { "Game.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Game.sv" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571692258500 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "current_pos_available Game.sv(17) " "Verilog HDL Implicit Net warning at Game.sv(17): created implicit net for \"current_pos_available\"" {  } { { "Game.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Game.sv" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571692258500 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset Game.sv(17) " "Verilog HDL Implicit Net warning at Game.sv(17): created implicit net for \"reset\"" {  } { { "Game.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Game.sv" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571692258500 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out_random Game.sv(17) " "Verilog HDL Implicit Net warning at Game.sv(17): created implicit net for \"out_random\"" {  } { { "Game.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Game.sv" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571692258500 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "confirm_random Game.sv(17) " "Verilog HDL Implicit Net warning at Game.sv(17): created implicit net for \"confirm_random\"" {  } { { "Game.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Game.sv" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571692258501 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset_board_o Game.sv(26) " "Verilog HDL Implicit Net warning at Game.sv(26): created implicit net for \"reset_board_o\"" {  } { { "Game.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Game.sv" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571692258501 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enable_board_o Game.sv(26) " "Verilog HDL Implicit Net warning at Game.sv(26): created implicit net for \"enable_board_o\"" {  } { { "Game.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Game.sv" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571692258501 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "current_pos_available_o Game.sv(27) " "Verilog HDL Implicit Net warning at Game.sv(27): created implicit net for \"current_pos_available_o\"" {  } { { "Game.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Game.sv" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571692258501 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "valid_move_o Game.sv(27) " "Verilog HDL Implicit Net warning at Game.sv(27): created implicit net for \"valid_move_o\"" {  } { { "Game.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Game.sv" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571692258501 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "game_end_o Game.sv(30) " "Verilog HDL Implicit Net warning at Game.sv(30): created implicit net for \"game_end_o\"" {  } { { "Game.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Game.sv" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571692258501 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "winner_o Game.sv(30) " "Verilog HDL Implicit Net warning at Game.sv(30): created implicit net for \"winner_o\"" {  } { { "Game.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Game.sv" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571692258501 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "timer_30s_i Game.sv(34) " "Verilog HDL Implicit Net warning at Game.sv(34): created implicit net for \"timer_30s_i\"" {  } { { "Game.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Game.sv" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571692258501 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cursor_select_o Game.sv(36) " "Verilog HDL Implicit Net warning at Game.sv(36): created implicit net for \"cursor_select_o\"" {  } { { "Game.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Game.sv" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571692258501 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "VGA_MODULE.sv(19) " "Verilog HDL Instantiation warning at VGA_MODULE.sv(19): instance has no name" {  } { { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1571692258502 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DetectGameEnd.sv(12) " "Verilog HDL Instantiation warning at DetectGameEnd.sv(12): instance has no name" {  } { { "DetectGameEnd.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1571692258503 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DetectGameEnd.sv(16) " "Verilog HDL Instantiation warning at DetectGameEnd.sv(16): instance has no name" {  } { { "DetectGameEnd.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1571692258503 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DetectGameEnd.sv(19) " "Verilog HDL Instantiation warning at DetectGameEnd.sv(19): instance has no name" {  } { { "DetectGameEnd.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1571692258503 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DetectGameEnd.sv(20) " "Verilog HDL Instantiation warning at DetectGameEnd.sv(20): instance has no name" {  } { { "DetectGameEnd.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1571692258503 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TecTacToe " "Elaborating entity \"TecTacToe\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1571692258576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_MODULE VGA_MODULE:vga " "Elaborating entity \"VGA_MODULE\" for hierarchy \"VGA_MODULE:vga\"" {  } { { "TecTacToe.sv" "vga" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571692258578 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "line_a VGA_MODULE.sv(24) " "Verilog HDL or VHDL warning at VGA_MODULE.sv(24): object \"line_a\" assigned a value but never read" {  } { { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1571692258579 "|TecTacToe|VGA_MODULE:vga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "line_b VGA_MODULE.sv(25) " "Verilog HDL or VHDL warning at VGA_MODULE.sv(25): object \"line_b\" assigned a value but never read" {  } { { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1571692258579 "|TecTacToe|VGA_MODULE:vga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "line_c VGA_MODULE.sv(26) " "Verilog HDL or VHDL warning at VGA_MODULE.sv(26): object \"line_c\" assigned a value but never read" {  } { { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1571692258579 "|TecTacToe|VGA_MODULE:vga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "line_d VGA_MODULE.sv(27) " "Verilog HDL or VHDL warning at VGA_MODULE.sv(27): object \"line_d\" assigned a value but never read" {  } { { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1571692258579 "|TecTacToe|VGA_MODULE:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_MODULE.sv(24) " "Verilog HDL assignment warning at VGA_MODULE.sv(24): truncated value with size 32 to match size of target (1)" {  } { { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571692258579 "|TecTacToe|VGA_MODULE:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_MODULE.sv(25) " "Verilog HDL assignment warning at VGA_MODULE.sv(25): truncated value with size 32 to match size of target (1)" {  } { { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571692258579 "|TecTacToe|VGA_MODULE:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_MODULE.sv(26) " "Verilog HDL assignment warning at VGA_MODULE.sv(26): truncated value with size 32 to match size of target (1)" {  } { { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571692258579 "|TecTacToe|VGA_MODULE:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_MODULE.sv(27) " "Verilog HDL assignment warning at VGA_MODULE.sv(27): truncated value with size 32 to match size of target (1)" {  } { { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571692258579 "|TecTacToe|VGA_MODULE:vga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SYNC_N VGA_MODULE.sv(3) " "Output port \"SYNC_N\" at VGA_MODULE.sv(3) has no driver" {  } { { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1571692258579 "|TecTacToe|VGA_MODULE:vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_DIVIDER VGA_MODULE:vga\|CLK_DIVIDER:testclk " "Elaborating entity \"CLK_DIVIDER\" for hierarchy \"VGA_MODULE:vga\|CLK_DIVIDER:testclk\"" {  } { { "VGA_MODULE.sv" "testclk" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571692258580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIGNAL_SYNC VGA_MODULE:vga\|SIGNAL_SYNC:sync " "Elaborating entity \"SIGNAL_SYNC\" for hierarchy \"VGA_MODULE:vga\|SIGNAL_SYNC:sync\"" {  } { { "VGA_MODULE.sv" "sync" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571692258581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "H_COUNTER VGA_MODULE:vga\|SIGNAL_SYNC:sync\|H_COUNTER:h_signal " "Elaborating entity \"H_COUNTER\" for hierarchy \"VGA_MODULE:vga\|SIGNAL_SYNC:sync\|H_COUNTER:h_signal\"" {  } { { "SIGNAL_SYNC.sv" "h_signal" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/SIGNAL_SYNC.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571692258582 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BACK_PORCH H_COUNTER.sv(6) " "Verilog HDL or VHDL warning at H_COUNTER.sv(6): object \"BACK_PORCH\" assigned a value but never read" {  } { { "H_COUNTER.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/H_COUNTER.sv" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1571692258582 "|TecTacToe|VGA_MODULE:vga|SIGNAL_SYNC:sync|H_COUNTER:h_signal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "V_COUNTER VGA_MODULE:vga\|SIGNAL_SYNC:sync\|V_COUNTER:v_signal " "Elaborating entity \"V_COUNTER\" for hierarchy \"VGA_MODULE:vga\|SIGNAL_SYNC:sync\|V_COUNTER:v_signal\"" {  } { { "SIGNAL_SYNC.sv" "v_signal" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/SIGNAL_SYNC.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571692258583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GameDrawer VGA_MODULE:vga\|GameDrawer:comb_3 " "Elaborating entity \"GameDrawer\" for hierarchy \"VGA_MODULE:vga\|GameDrawer:comb_3\"" {  } { { "VGA_MODULE.sv" "comb_3" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571692258584 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 GameDrawer.sv(27) " "Verilog HDL assignment warning at GameDrawer.sv(27): truncated value with size 32 to match size of target (8)" {  } { { "GameDrawer.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/GameDrawer.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571692258586 "|TecTacToe|VGA_MODULE:vga|GameDrawer:comb_3"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "GameDrawer.sv(31) " "Verilog HDL Case Statement information at GameDrawer.sv(31): all case item expressions in this case statement are onehot" {  } { { "GameDrawer.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/GameDrawer.sv" 31 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1571692258586 "|TecTacToe|VGA_MODULE:vga|GameDrawer:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Game Game:game " "Elaborating entity \"Game\" for hierarchy \"Game:game\"" {  } { { "TecTacToe.sv" "game" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571692258586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CursorController Game:game\|CursorController:cc " "Elaborating entity \"CursorController\" for hierarchy \"Game:game\|CursorController:cc\"" {  } { { "Game.sv" "cc" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Game.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571692258593 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CursorController.sv(13) " "Verilog HDL assignment warning at CursorController.sv(13): truncated value with size 32 to match size of target (4)" {  } { { "CursorController.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/CursorController.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571692258593 "|TecTacToe|Game:game|CursorController:cc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RandomPosition Game:game\|RandomPosition:rp " "Elaborating entity \"RandomPosition\" for hierarchy \"Game:game\|RandomPosition:rp\"" {  } { { "Game.sv" "rp" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Game.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571692258593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "randomNumber Game:game\|RandomPosition:rp\|randomNumber:randomN " "Elaborating entity \"randomNumber\" for hierarchy \"Game:game\|RandomPosition:rp\|randomNumber:randomN\"" {  } { { "randomNumber.sv" "randomN" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/randomNumber.sv" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571692258594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FF_D Game:game\|RandomPosition:rp\|randomNumber:randomN\|FF_D:FFD0 " "Elaborating entity \"FF_D\" for hierarchy \"Game:game\|RandomPosition:rp\|randomNumber:randomN\|FF_D:FFD0\"" {  } { { "randomNumber.sv" "FFD0" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/randomNumber.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571692258595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Board Game:game\|Board:b " "Elaborating entity \"Board\" for hierarchy \"Game:game\|Board:b\"" {  } { { "Game.sv" "b" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Game.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571692258597 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "current_pos_available_o Board.sv(9) " "Verilog HDL Always Construct warning at Board.sv(9): inferring latch(es) for variable \"current_pos_available_o\", which holds its previous value in one or more paths through the always construct" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1571692258597 "|TecTacToe|Game:comb_3|Board:b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_pos_available_o Board.sv(32) " "Inferred latch for \"current_pos_available_o\" at Board.sv(32)" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692258598 "|TecTacToe|Game:comb_3|Board:b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_status_o\[0\]\[0\] Board.sv(32) " "Inferred latch for \"board_status_o\[0\]\[0\]\" at Board.sv(32)" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692258598 "|TecTacToe|Game:comb_3|Board:b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_status_o\[0\]\[1\] Board.sv(32) " "Inferred latch for \"board_status_o\[0\]\[1\]\" at Board.sv(32)" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692258598 "|TecTacToe|Game:comb_3|Board:b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_status_o\[1\]\[0\] Board.sv(32) " "Inferred latch for \"board_status_o\[1\]\[0\]\" at Board.sv(32)" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692258598 "|TecTacToe|Game:comb_3|Board:b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_status_o\[1\]\[1\] Board.sv(32) " "Inferred latch for \"board_status_o\[1\]\[1\]\" at Board.sv(32)" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692258598 "|TecTacToe|Game:comb_3|Board:b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_status_o\[2\]\[0\] Board.sv(32) " "Inferred latch for \"board_status_o\[2\]\[0\]\" at Board.sv(32)" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692258598 "|TecTacToe|Game:comb_3|Board:b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_status_o\[2\]\[1\] Board.sv(32) " "Inferred latch for \"board_status_o\[2\]\[1\]\" at Board.sv(32)" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692258598 "|TecTacToe|Game:comb_3|Board:b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_status_o\[3\]\[0\] Board.sv(32) " "Inferred latch for \"board_status_o\[3\]\[0\]\" at Board.sv(32)" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692258598 "|TecTacToe|Game:comb_3|Board:b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_status_o\[3\]\[1\] Board.sv(32) " "Inferred latch for \"board_status_o\[3\]\[1\]\" at Board.sv(32)" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692258598 "|TecTacToe|Game:comb_3|Board:b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_status_o\[4\]\[0\] Board.sv(32) " "Inferred latch for \"board_status_o\[4\]\[0\]\" at Board.sv(32)" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692258598 "|TecTacToe|Game:comb_3|Board:b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_status_o\[4\]\[1\] Board.sv(32) " "Inferred latch for \"board_status_o\[4\]\[1\]\" at Board.sv(32)" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692258598 "|TecTacToe|Game:comb_3|Board:b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_status_o\[5\]\[0\] Board.sv(32) " "Inferred latch for \"board_status_o\[5\]\[0\]\" at Board.sv(32)" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692258598 "|TecTacToe|Game:comb_3|Board:b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_status_o\[5\]\[1\] Board.sv(32) " "Inferred latch for \"board_status_o\[5\]\[1\]\" at Board.sv(32)" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692258598 "|TecTacToe|Game:comb_3|Board:b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_status_o\[6\]\[0\] Board.sv(32) " "Inferred latch for \"board_status_o\[6\]\[0\]\" at Board.sv(32)" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692258598 "|TecTacToe|Game:comb_3|Board:b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_status_o\[6\]\[1\] Board.sv(32) " "Inferred latch for \"board_status_o\[6\]\[1\]\" at Board.sv(32)" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692258598 "|TecTacToe|Game:comb_3|Board:b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_status_o\[7\]\[0\] Board.sv(32) " "Inferred latch for \"board_status_o\[7\]\[0\]\" at Board.sv(32)" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692258598 "|TecTacToe|Game:comb_3|Board:b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_status_o\[7\]\[1\] Board.sv(32) " "Inferred latch for \"board_status_o\[7\]\[1\]\" at Board.sv(32)" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692258598 "|TecTacToe|Game:comb_3|Board:b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_status_o\[8\]\[0\] Board.sv(32) " "Inferred latch for \"board_status_o\[8\]\[0\]\" at Board.sv(32)" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692258598 "|TecTacToe|Game:comb_3|Board:b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_status_o\[8\]\[1\] Board.sv(32) " "Inferred latch for \"board_status_o\[8\]\[1\]\" at Board.sv(32)" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692258598 "|TecTacToe|Game:comb_3|Board:b"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DetectGameEnd Game:game\|DetectGameEnd:ge " "Elaborating entity \"DetectGameEnd\" for hierarchy \"Game:game\|DetectGameEnd:ge\"" {  } { { "Game.sv" "ge" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Game.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571692258598 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "DetectGameEnd.sv(36) " "Verilog HDL Case Statement warning at DetectGameEnd.sv(36): incomplete case statement has no default case item" {  } { { "DetectGameEnd.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv" 36 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1571692258599 "|TecTacToe|Game:comb_3|DetectGameEnd:ge"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "winner_move_o DetectGameEnd.sv(36) " "Verilog HDL Always Construct warning at DetectGameEnd.sv(36): inferring latch(es) for variable \"winner_move_o\", which holds its previous value in one or more paths through the always construct" {  } { { "DetectGameEnd.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1571692258599 "|TecTacToe|Game:comb_3|DetectGameEnd:ge"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winner_move_o\[0\] DetectGameEnd.sv(36) " "Inferred latch for \"winner_move_o\[0\]\" at DetectGameEnd.sv(36)" {  } { { "DetectGameEnd.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692258599 "|TecTacToe|Game:comb_3|DetectGameEnd:ge"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winner_move_o\[1\] DetectGameEnd.sv(36) " "Inferred latch for \"winner_move_o\[1\]\" at DetectGameEnd.sv(36)" {  } { { "DetectGameEnd.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692258599 "|TecTacToe|Game:comb_3|DetectGameEnd:ge"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winner_move_o\[2\] DetectGameEnd.sv(36) " "Inferred latch for \"winner_move_o\[2\]\" at DetectGameEnd.sv(36)" {  } { { "DetectGameEnd.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692258599 "|TecTacToe|Game:comb_3|DetectGameEnd:ge"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winner_move_o\[3\] DetectGameEnd.sv(36) " "Inferred latch for \"winner_move_o\[3\]\" at DetectGameEnd.sv(36)" {  } { { "DetectGameEnd.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692258599 "|TecTacToe|Game:comb_3|DetectGameEnd:ge"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winner_move_o\[4\] DetectGameEnd.sv(36) " "Inferred latch for \"winner_move_o\[4\]\" at DetectGameEnd.sv(36)" {  } { { "DetectGameEnd.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692258599 "|TecTacToe|Game:comb_3|DetectGameEnd:ge"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winner_move_o\[5\] DetectGameEnd.sv(36) " "Inferred latch for \"winner_move_o\[5\]\" at DetectGameEnd.sv(36)" {  } { { "DetectGameEnd.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692258599 "|TecTacToe|Game:comb_3|DetectGameEnd:ge"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winner_move_o\[6\] DetectGameEnd.sv(36) " "Inferred latch for \"winner_move_o\[6\]\" at DetectGameEnd.sv(36)" {  } { { "DetectGameEnd.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692258599 "|TecTacToe|Game:comb_3|DetectGameEnd:ge"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winner_move_o\[7\] DetectGameEnd.sv(36) " "Inferred latch for \"winner_move_o\[7\]\" at DetectGameEnd.sv(36)" {  } { { "DetectGameEnd.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692258599 "|TecTacToe|Game:comb_3|DetectGameEnd:ge"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winner_move_o\[8\] DetectGameEnd.sv(36) " "Inferred latch for \"winner_move_o\[8\]\" at DetectGameEnd.sv(36)" {  } { { "DetectGameEnd.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692258599 "|TecTacToe|Game:comb_3|DetectGameEnd:ge"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DetectGameEndAux Game:game\|DetectGameEnd:ge\|DetectGameEndAux:comb_3 " "Elaborating entity \"DetectGameEndAux\" for hierarchy \"Game:game\|DetectGameEnd:ge\|DetectGameEndAux:comb_3\"" {  } { { "DetectGameEnd.sv" "comb_3" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571692258599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GameController Game:game\|GameController:gc " "Elaborating entity \"GameController\" for hierarchy \"Game:game\|GameController:gc\"" {  } { { "Game.sv" "gc" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Game.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571692258602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer30 Game:game\|timer30:t30s " "Elaborating entity \"timer30\" for hierarchy \"Game:game\|timer30:t30s\"" {  } { { "Game.sv" "t30s" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Game.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571692258603 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 timer30.sv(18) " "Verilog HDL assignment warning at timer30.sv(18): truncated value with size 32 to match size of target (4)" {  } { { "timer30.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/timer30.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571692258604 "|TecTacToe|Game:comb_3|timer30:t30s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 timer30.sv(23) " "Verilog HDL assignment warning at timer30.sv(23): truncated value with size 32 to match size of target (4)" {  } { { "timer30.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/timer30.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571692258604 "|TecTacToe|Game:comb_3|timer30:t30s"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA_MODULE:vga\|GameDrawer:comb_3\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA_MODULE:vga\|GameDrawer:comb_3\|Mod0\"" {  } { { "GameDrawer.sv" "Mod0" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/GameDrawer.sv" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1571692259153 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1571692259153 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_MODULE:vga\|GameDrawer:comb_3\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"VGA_MODULE:vga\|GameDrawer:comb_3\|lpm_divide:Mod0\"" {  } { { "GameDrawer.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/GameDrawer.sv" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571692259267 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_MODULE:vga\|GameDrawer:comb_3\|lpm_divide:Mod0 " "Instantiated megafunction \"VGA_MODULE:vga\|GameDrawer:comb_3\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571692259267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571692259267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571692259267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571692259267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571692259267 ""}  } { { "GameDrawer.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/GameDrawer.sv" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1571692259267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_iho.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_iho.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_iho " "Found entity 1: lpm_divide_iho" {  } { { "db/lpm_divide_iho.tdf" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/db/lpm_divide_iho.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571692259304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692259304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_obg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_obg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_obg " "Found entity 1: abs_divider_obg" {  } { { "db/abs_divider_obg.tdf" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/db/abs_divider_obg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571692259307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692259307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_00f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_00f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_00f " "Found entity 1: alt_u_div_00f" {  } { { "db/alt_u_div_00f.tdf" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/db/alt_u_div_00f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571692259342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692259342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_on9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_on9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_on9 " "Found entity 1: lpm_abs_on9" {  } { { "db/lpm_abs_on9.tdf" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/db/lpm_abs_on9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571692259356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692259356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_4p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_4p9 " "Found entity 1: lpm_abs_4p9" {  } { { "db/lpm_abs_4p9.tdf" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/db/lpm_abs_4p9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571692259360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692259360 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1571692259574 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SYNC_N GND " "Pin \"SYNC_N\" is stuck at GND" {  } { { "TecTacToe.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571692259869 "|TecTacToe|SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1571692259869 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1571692259969 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "47 " "47 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1571692260360 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1571692260506 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571692260506 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "807 " "Implemented 807 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1571692260580 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1571692260580 ""} { "Info" "ICUT_CUT_TM_LCELLS" "775 " "Implemented 775 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1571692260580 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1571692260580 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1070 " "Peak virtual memory: 1070 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571692260590 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 21 15:11:00 2019 " "Processing ended: Mon Oct 21 15:11:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571692260590 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571692260590 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571692260590 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692260590 ""}
