[2025-09-17 09:21:42] START suite=qualcomm_srv trace=srv147_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv147_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000002 cycles: 2813001 heartbeat IPC: 3.555 cumulative IPC: 3.555 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5296546 heartbeat IPC: 4.027 cumulative IPC: 3.776 (Simulation time: 00 hr 01 min 16 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5296546 cumulative IPC: 3.776 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5296546 cumulative IPC: 3.776 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 14896462 heartbeat IPC: 1.042 cumulative IPC: 1.042 (Simulation time: 00 hr 02 min 34 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 24521652 heartbeat IPC: 1.039 cumulative IPC: 1.04 (Simulation time: 00 hr 03 min 52 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 42647077 heartbeat IPC: 0.5517 cumulative IPC: 0.8032 (Simulation time: 00 hr 06 min 00 sec)
Heartbeat CPU 0 instructions: 60000008 cycles: 59527893 heartbeat IPC: 0.5924 cumulative IPC: 0.7376 (Simulation time: 00 hr 08 min 08 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 69343890 heartbeat IPC: 1.019 cumulative IPC: 0.7807 (Simulation time: 00 hr 09 min 25 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 79611386 heartbeat IPC: 0.9739 cumulative IPC: 0.8074 (Simulation time: 00 hr 10 min 45 sec)
Heartbeat CPU 0 instructions: 90000014 cycles: 89909348 heartbeat IPC: 0.9711 cumulative IPC: 0.8273 (Simulation time: 00 hr 12 min 02 sec)
Heartbeat CPU 0 instructions: 100000016 cycles: 99850465 heartbeat IPC: 1.006 cumulative IPC: 0.8461 (Simulation time: 00 hr 13 min 21 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv147_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000020 cycles: 109494345 heartbeat IPC: 1.037 cumulative IPC: 0.8637 (Simulation time: 00 hr 14 min 35 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 114049926 cumulative IPC: 0.8768 (Simulation time: 00 hr 15 min 47 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 114049926 cumulative IPC: 0.8768 (Simulation time: 00 hr 15 min 47 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv147_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.8768 instructions: 100000000 cycles: 114049926
CPU 0 Branch Prediction Accuracy: 94.38% MPKI: 10.77 Average ROB Occupancy at Mispredict: 41.25
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1569
BRANCH_INDIRECT: 0.1542
BRANCH_CONDITIONAL: 9.8
BRANCH_DIRECT_CALL: 0.2985
BRANCH_INDIRECT_CALL: 0.08243
BRANCH_RETURN: 0.2775


====Backend Stall Breakdown====
ROB_STALL: 1626947
LQ_STALL: 7234578
SQ_STALL: 424038


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 200.38533
REPLAY_LOAD: 73.15458
NON_REPLAY_LOAD: 13.233789

== Total ==
ADDR_TRANS: 390551
REPLAY_LOAD: 198761
NON_REPLAY_LOAD: 1037635

== Counts ==
ADDR_TRANS: 1949
REPLAY_LOAD: 2717
NON_REPLAY_LOAD: 78408

cpu0->cpu0_STLB TOTAL        ACCESS:    2528235 HIT:    2381046 MISS:     147189 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2528235 HIT:    2381046 MISS:     147189 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 120.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    5923216 HIT:    4205340 MISS:    1717876 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    4944509 HIT:    3569177 MISS:    1375332 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     178736 HIT:      97037 MISS:      81699 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     493847 HIT:     491619 MISS:       2228 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     306124 HIT:      47507 MISS:     258617 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 40.36 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   13712304 HIT:   10567677 MISS:    3144627 MSHR_MERGE:     868392
cpu0->cpu0_L1I LOAD         ACCESS:   13712304 HIT:   10567677 MISS:    3144627 MSHR_MERGE:     868392
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 23.78 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   26632789 HIT:   22890933 MISS:    3741856 MSHR_MERGE:     588701
cpu0->cpu0_L1D LOAD         ACCESS:   16643524 HIT:   13643560 MISS:    2999964 MSHR_MERGE:     331689
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    9651170 HIT:    9218415 MISS:     432755 MSHR_MERGE:     253999
cpu0->cpu0_L1D TRANSLATION  ACCESS:     338095 HIT:      28958 MISS:     309137 MSHR_MERGE:       3013
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 24.29 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   11229241 HIT:   10537430 MISS:     691811 MSHR_MERGE:     362737
cpu0->cpu0_ITLB LOAD         ACCESS:   11229241 HIT:   10537430 MISS:     691811 MSHR_MERGE:     362737
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 18.79 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   25215608 HIT:   22099942 MISS:    3115666 MSHR_MERGE:     916505
cpu0->cpu0_DTLB LOAD         ACCESS:   25215608 HIT:   22099942 MISS:    3115666 MSHR_MERGE:     916505
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 10.82 cycles
cpu0->LLC TOTAL        ACCESS:    1970027 HIT:    1763844 MISS:     206183 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    1375330 HIT:    1232940 MISS:     142390 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      81699 HIT:      59895 MISS:      21804 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     254381 HIT:     254068 MISS:        313 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     258617 HIT:     216941 MISS:      41676 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 93.04 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4301
  ROW_BUFFER_MISS:     201569
  AVG DBUS CONGESTED CYCLE: 7.436
Channel 0 WQ ROW_BUFFER_HIT:      16749
  ROW_BUFFER_MISS:      82711
  FULL:          0
Channel 0 REFRESHES ISSUED:       9504

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0      1433479      1251402       125001         7624
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          540         6922        33104         7793
  STLB miss resolved @ L2C                0         1159        12908        34588         3871
  STLB miss resolved @ LLC                0          679        27815       112599        14125
  STLB miss resolved @ MEM                0          175         4494        18902        23251

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              83150        16421       303378       111238         2509
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           71         2126        11670          934
  STLB miss resolved @ L2C                0           73         5002        13821          339
  STLB miss resolved @ LLC                0          181        13834        72015         1558
  STLB miss resolved @ MEM                2           56         2172         8580         3543
[2025-09-17 09:37:30] END   suite=qualcomm_srv trace=srv147_ap (rc=0)
