Timing Analyzer report for g_sensor_spi
Tue Sep 20 21:53:52 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 15. Slow 1200mV 85C Model Metastability Summary
 16. Slow 1200mV 0C Model Fmax Summary
 17. Slow 1200mV 0C Model Setup Summary
 18. Slow 1200mV 0C Model Hold Summary
 19. Slow 1200mV 0C Model Recovery Summary
 20. Slow 1200mV 0C Model Removal Summary
 21. Slow 1200mV 0C Model Minimum Pulse Width Summary
 22. Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 23. Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 24. Slow 1200mV 0C Model Metastability Summary
 25. Fast 1200mV 0C Model Setup Summary
 26. Fast 1200mV 0C Model Hold Summary
 27. Fast 1200mV 0C Model Recovery Summary
 28. Fast 1200mV 0C Model Removal Summary
 29. Fast 1200mV 0C Model Minimum Pulse Width Summary
 30. Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 31. Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 32. Fast 1200mV 0C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1200mv 0c Model)
 37. Signal Integrity Metrics (Slow 1200mv 85c Model)
 38. Signal Integrity Metrics (Fast 1200mv 0c Model)
 39. Setup Transfers
 40. Hold Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths Summary
 44. Clock Status Summary
 45. Unconstrained Input Ports
 46. Unconstrained Output Ports
 47. Unconstrained Input Ports
 48. Unconstrained Output Ports
 49. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; g_sensor_spi                                        ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.07        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   5.0%      ;
;     Processors 3-4         ;   1.0%      ;
+----------------------------+-------------+


+------------------------------------------------------+
; SDC File List                                        ;
+------------------+--------+--------------------------+
; SDC File Path    ; Status ; Read at                  ;
+------------------+--------+--------------------------+
; g_sensor_spi.sdc ; OK     ; Tue Sep 20 21:53:51 2022 ;
+------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period  ; Frequency ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master      ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------+--------------------------------------------------------+----------------------------------------------------------+
; i_board_clk                                          ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;             ;                                                        ; { i_board_clk }                                          ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 200.000 ; 5.0 MHz   ; 0.000 ; 100.000 ; 50.00      ; 10        ; 1           ;       ;        ;           ;            ; false    ; i_board_clk ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 200.000 ; 5.0 MHz   ; 0.000 ; 100.000 ; 50.00      ; 10        ; 1           ;       ;        ;           ;            ; false    ; i_board_clk ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[1] } ;
+------------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------+--------------------------------------------------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                         ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 109.46 MHz ; 109.46 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 95.432 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.356 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; i_board_clk                                          ; 9.747  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 99.746 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                 ;
+--------+--------------------------------------------------+--------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 95.432 ; spi_controller:spi_controller|state[1]           ; spi_controller:spi_controller|r_wait_counter[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.091     ; 4.472      ;
; 95.434 ; spi_controller:spi_controller|state[1]           ; spi_controller:spi_controller|r_wait_counter[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.091     ; 4.470      ;
; 95.435 ; spi_controller:spi_controller|state[1]           ; spi_controller:spi_controller|r_wait_counter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.091     ; 4.469      ;
; 95.437 ; spi_controller:spi_controller|state[1]           ; spi_controller:spi_controller|r_wait_counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.091     ; 4.467      ;
; 95.438 ; spi_controller:spi_controller|state[1]           ; spi_controller:spi_controller|r_wait_counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.091     ; 4.466      ;
; 95.438 ; spi_controller:spi_controller|state[1]           ; spi_controller:spi_controller|r_wait_counter[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.091     ; 4.466      ;
; 95.439 ; spi_controller:spi_controller|state[1]           ; spi_controller:spi_controller|r_wait_counter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.091     ; 4.465      ;
; 95.446 ; spi_controller:spi_controller|state[1]           ; spi_controller:spi_controller|r_wait_counter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.091     ; 4.458      ;
; 95.449 ; spi_controller:spi_controller|state[1]           ; spi_controller:spi_controller|r_wait_counter[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.091     ; 4.455      ;
; 95.451 ; spi_controller:spi_controller|state[1]           ; spi_controller:spi_controller|r_wait_counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.091     ; 4.453      ;
; 95.453 ; spi_controller:spi_controller|state[1]           ; spi_controller:spi_controller|r_wait_counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.091     ; 4.451      ;
; 95.455 ; spi_controller:spi_controller|state[1]           ; spi_controller:spi_controller|r_wait_counter[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.091     ; 4.449      ;
; 95.536 ; spi_controller:spi_controller|r_wait_counter[3]  ; spi_controller:spi_controller|state[1]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.068     ; 4.391      ;
; 95.657 ; spi_controller:spi_controller|r_counter[5]       ; spi_controller:spi_controller|r_data[1]          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.067     ; 4.271      ;
; 95.707 ; spi_controller:spi_controller|state[1]           ; spi_controller:spi_controller|r_uart_counter[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.089     ; 4.199      ;
; 95.710 ; spi_controller:spi_controller|state[1]           ; spi_controller:spi_controller|o_uart_enb         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.089     ; 4.196      ;
; 95.742 ; spi_controller:spi_controller|state[1]           ; spi_controller:spi_controller|r_uart_counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.088     ; 4.165      ;
; 95.745 ; spi_controller:spi_controller|state[1]           ; spi_controller:spi_controller|r_wait_counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.089     ; 4.161      ;
; 95.745 ; spi_controller:spi_controller|state[1]           ; spi_controller:spi_controller|r_uart_counter[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.088     ; 4.162      ;
; 95.747 ; spi_controller:spi_controller|state[1]           ; spi_controller:spi_controller|r_wait_counter[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.089     ; 4.159      ;
; 95.749 ; spi_controller:spi_controller|state[1]           ; spi_controller:spi_controller|r_wait_counter[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.089     ; 4.157      ;
; 95.796 ; spi_controller:spi_controller|r_counter[5]       ; spi_controller:spi_controller|r_data[7]          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.067     ; 4.132      ;
; 95.797 ; spi_controller:spi_controller|r_counter[5]       ; spi_controller:spi_controller|r_data[29]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.066     ; 4.132      ;
; 95.799 ; spi_controller:spi_controller|r_wait_counter[3]  ; spi_controller:spi_controller|state[2]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.068     ; 4.128      ;
; 95.799 ; spi_controller:spi_controller|r_wait_counter[3]  ; spi_controller:spi_controller|state[0]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.068     ; 4.128      ;
; 95.803 ; spi_controller:spi_controller|r_counter[5]       ; spi_controller:spi_controller|r_data[31]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.066     ; 4.126      ;
; 95.828 ; spi_controller:spi_controller|r_counter[5]       ; spi_controller:spi_controller|r_data[27]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.069     ; 4.098      ;
; 95.896 ; spi_controller:spi_controller|r_wait_counter[0]  ; spi_controller:spi_controller|state[1]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.070     ; 4.029      ;
; 95.909 ; spi_controller:spi_controller|r_counter[5]       ; spi_controller:spi_controller|r_data[9]          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.067     ; 4.019      ;
; 95.919 ; spi_controller:spi_controller|r_counter[5]       ; spi_controller:spi_controller|r_data[3]          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.067     ; 4.009      ;
; 95.921 ; spi_controller:spi_controller|r_counter[5]       ; spi_controller:spi_controller|r_data[5]          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.067     ; 4.007      ;
; 95.939 ; spi_controller:spi_controller|r_wait_counter[2]  ; spi_controller:spi_controller|state[1]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.070     ; 3.986      ;
; 95.944 ; spi_controller:spi_controller|state[0]           ; spi_controller:spi_controller|r_wait_counter[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.091     ; 3.960      ;
; 95.946 ; spi_controller:spi_controller|state[0]           ; spi_controller:spi_controller|r_wait_counter[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.091     ; 3.958      ;
; 95.947 ; spi_controller:spi_controller|state[0]           ; spi_controller:spi_controller|r_wait_counter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.091     ; 3.957      ;
; 95.949 ; spi_controller:spi_controller|state[0]           ; spi_controller:spi_controller|r_wait_counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.091     ; 3.955      ;
; 95.950 ; spi_controller:spi_controller|state[0]           ; spi_controller:spi_controller|r_wait_counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.091     ; 3.954      ;
; 95.950 ; spi_controller:spi_controller|state[0]           ; spi_controller:spi_controller|r_wait_counter[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.091     ; 3.954      ;
; 95.951 ; spi_controller:spi_controller|state[0]           ; spi_controller:spi_controller|r_wait_counter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.091     ; 3.953      ;
; 95.958 ; spi_controller:spi_controller|state[0]           ; spi_controller:spi_controller|r_wait_counter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.091     ; 3.946      ;
; 95.961 ; spi_controller:spi_controller|state[0]           ; spi_controller:spi_controller|r_wait_counter[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.091     ; 3.943      ;
; 95.963 ; spi_controller:spi_controller|state[0]           ; spi_controller:spi_controller|r_wait_counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.091     ; 3.941      ;
; 95.965 ; spi_controller:spi_controller|state[0]           ; spi_controller:spi_controller|r_wait_counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.091     ; 3.939      ;
; 95.967 ; spi_controller:spi_controller|state[0]           ; spi_controller:spi_controller|r_wait_counter[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.091     ; 3.937      ;
; 95.982 ; spi_controller:spi_controller|r_counter[0]       ; spi_controller:spi_controller|r_data[1]          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.067     ; 3.946      ;
; 95.988 ; spi_controller:spi_controller|r_counter[5]       ; spi_controller:spi_controller|r_data[25]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.069     ; 3.938      ;
; 96.000 ; spi_controller:spi_controller|r_counter[1]       ; spi_controller:spi_controller|r_data[7]          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.067     ; 3.928      ;
; 96.026 ; spi_controller:spi_controller|r_shift_reg[31]    ; spi_controller:spi_controller|state[0]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.036     ; 3.933      ;
; 96.027 ; spi_controller:spi_controller|r_shift_reg[30]    ; spi_controller:spi_controller|state[0]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.036     ; 3.932      ;
; 96.039 ; spi_controller:spi_controller|r_shift_reg[28]    ; spi_controller:spi_controller|state[0]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.036     ; 3.920      ;
; 96.051 ; spi_controller:spi_controller|r_counter[2]       ; spi_controller:spi_controller|r_data[22]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.056     ; 3.888      ;
; 96.068 ; spi_controller:spi_controller|r_counter[4]       ; spi_controller:spi_controller|r_data[9]          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.067     ; 3.860      ;
; 96.069 ; spi_controller:spi_controller|r_shift_reg[31]    ; spi_controller:spi_controller|state[2]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.036     ; 3.890      ;
; 96.070 ; spi_controller:spi_controller|r_shift_reg[30]    ; spi_controller:spi_controller|state[2]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.036     ; 3.889      ;
; 96.082 ; spi_controller:spi_controller|r_shift_reg[28]    ; spi_controller:spi_controller|state[2]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.036     ; 3.877      ;
; 96.097 ; spi_controller:spi_controller|state[2]           ; spi_controller:spi_controller|r_wait_counter[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.091     ; 3.807      ;
; 96.098 ; spi_controller:spi_controller|state[2]           ; spi_controller:spi_controller|r_wait_counter[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.091     ; 3.806      ;
; 96.099 ; spi_controller:spi_controller|state[2]           ; spi_controller:spi_controller|r_wait_counter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.091     ; 3.805      ;
; 96.100 ; spi_controller:spi_controller|state[2]           ; spi_controller:spi_controller|r_wait_counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.091     ; 3.804      ;
; 96.101 ; spi_controller:spi_controller|state[2]           ; spi_controller:spi_controller|r_wait_counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.091     ; 3.803      ;
; 96.102 ; spi_controller:spi_controller|state[2]           ; spi_controller:spi_controller|r_wait_counter[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.091     ; 3.802      ;
; 96.105 ; spi_controller:spi_controller|state[2]           ; spi_controller:spi_controller|r_wait_counter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.091     ; 3.799      ;
; 96.108 ; spi_controller:spi_controller|state[2]           ; spi_controller:spi_controller|r_wait_counter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.091     ; 3.796      ;
; 96.111 ; spi_controller:spi_controller|state[2]           ; spi_controller:spi_controller|r_wait_counter[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.091     ; 3.793      ;
; 96.114 ; spi_controller:spi_controller|state[2]           ; spi_controller:spi_controller|r_wait_counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.091     ; 3.790      ;
; 96.118 ; spi_controller:spi_controller|state[2]           ; spi_controller:spi_controller|r_wait_counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.091     ; 3.786      ;
; 96.121 ; spi_controller:spi_controller|r_counter[2]       ; spi_controller:spi_controller|r_data[18]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.056     ; 3.818      ;
; 96.121 ; spi_controller:spi_controller|state[2]           ; spi_controller:spi_controller|r_wait_counter[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.091     ; 3.783      ;
; 96.123 ; spi_controller:spi_controller|r_counter[0]       ; spi_controller:spi_controller|r_data[7]          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.067     ; 3.805      ;
; 96.143 ; spi_controller:spi_controller|r_counter[5]       ; spi_controller:spi_controller|r_data[40]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.066     ; 3.786      ;
; 96.151 ; spi_controller:spi_controller|r_counter[5]       ; spi_controller:spi_controller|r_data[35]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.056     ; 3.788      ;
; 96.156 ; spi_controller:spi_controller|r_wait_counter[1]  ; spi_controller:spi_controller|state[1]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.070     ; 3.769      ;
; 96.171 ; spi_controller:spi_controller|r_wait_counter[0]  ; spi_controller:spi_controller|state[2]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.070     ; 3.754      ;
; 96.171 ; spi_controller:spi_controller|r_wait_counter[0]  ; spi_controller:spi_controller|state[0]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.070     ; 3.754      ;
; 96.178 ; spi_controller:spi_controller|r_wait_counter[6]  ; spi_controller:spi_controller|state[1]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.068     ; 3.749      ;
; 96.178 ; spi_controller:spi_controller|r_wait_counter[7]  ; spi_controller:spi_controller|state[1]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.068     ; 3.749      ;
; 96.186 ; spi_controller:spi_controller|r_wait_counter[13] ; spi_controller:spi_controller|state[1]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.068     ; 3.741      ;
; 96.188 ; spi_controller:spi_controller|r_wait_counter[12] ; spi_controller:spi_controller|state[1]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.068     ; 3.739      ;
; 96.198 ; spi_controller:spi_controller|r_shift_reg[31]    ; spi_controller:spi_controller|state[1]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.036     ; 3.761      ;
; 96.199 ; spi_controller:spi_controller|r_shift_reg[30]    ; spi_controller:spi_controller|state[1]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.036     ; 3.760      ;
; 96.204 ; spi_controller:spi_controller|r_shift_reg[45]    ; spi_controller:spi_controller|state[0]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.035     ; 3.756      ;
; 96.211 ; spi_controller:spi_controller|r_shift_reg[28]    ; spi_controller:spi_controller|state[1]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.036     ; 3.748      ;
; 96.216 ; spi_controller:spi_controller|r_wait_counter[2]  ; spi_controller:spi_controller|state[2]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.070     ; 3.709      ;
; 96.216 ; spi_controller:spi_controller|r_wait_counter[2]  ; spi_controller:spi_controller|state[0]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.070     ; 3.709      ;
; 96.219 ; spi_controller:spi_controller|state[0]           ; spi_controller:spi_controller|r_uart_counter[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.089     ; 3.687      ;
; 96.222 ; spi_controller:spi_controller|state[0]           ; spi_controller:spi_controller|o_uart_enb         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.089     ; 3.684      ;
; 96.230 ; spi_controller:spi_controller|r_counter[0]       ; spi_controller:spi_controller|r_data[3]          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.067     ; 3.698      ;
; 96.232 ; spi_controller:spi_controller|r_counter[0]       ; spi_controller:spi_controller|r_data[5]          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.067     ; 3.696      ;
; 96.235 ; spi_controller:spi_controller|r_shift_reg[45]    ; spi_controller:spi_controller|state[2]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.035     ; 3.725      ;
; 96.236 ; spi_controller:spi_controller|r_counter[5]       ; spi_controller:spi_controller|r_data[16]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.066     ; 3.693      ;
; 96.254 ; spi_controller:spi_controller|state[0]           ; spi_controller:spi_controller|r_uart_counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.088     ; 3.653      ;
; 96.256 ; spi_controller:spi_controller|r_counter[5]       ; spi_controller:spi_controller|r_data[37]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.066     ; 3.673      ;
; 96.257 ; spi_controller:spi_controller|state[0]           ; spi_controller:spi_controller|r_wait_counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.089     ; 3.649      ;
; 96.257 ; spi_controller:spi_controller|state[0]           ; spi_controller:spi_controller|r_uart_counter[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.088     ; 3.650      ;
; 96.259 ; spi_controller:spi_controller|r_shift_reg[32]    ; spi_controller:spi_controller|state[0]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.036     ; 3.700      ;
; 96.259 ; spi_controller:spi_controller|state[0]           ; spi_controller:spi_controller|r_wait_counter[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.089     ; 3.647      ;
; 96.261 ; spi_controller:spi_controller|state[0]           ; spi_controller:spi_controller|r_wait_counter[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.089     ; 3.645      ;
; 96.263 ; spi_controller:spi_controller|r_wait_counter[8]  ; spi_controller:spi_controller|state[1]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.068     ; 3.664      ;
; 96.273 ; spi_controller:spi_controller|r_counter[1]       ; spi_controller:spi_controller|r_data[22]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.056     ; 3.666      ;
; 96.282 ; spi_controller:spi_controller|r_counter[5]       ; spi_controller:spi_controller|r_data[24]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.066     ; 3.647      ;
+--------+--------------------------------------------------+--------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                 ;
+-------+--------------------------------------------------+--------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.356 ; spi_controller:spi_controller|o_uart_enb         ; spi_controller:spi_controller|o_uart_enb         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; spi_controller:spi_controller|r_uart_counter[1]  ; spi_controller:spi_controller|r_uart_counter[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; spi_controller:spi_controller|r_uart_counter[2]  ; spi_controller:spi_controller|r_uart_counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; spi_controller:spi_controller|r_uart_counter[0]  ; spi_controller:spi_controller|r_uart_counter[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; spi_controller:spi_controller|r_wait_counter[14] ; spi_controller:spi_controller|r_wait_counter[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; spi_controller:spi_controller|r_wait_counter[13] ; spi_controller:spi_controller|r_wait_counter[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; spi_controller:spi_controller|r_wait_counter[12] ; spi_controller:spi_controller|r_wait_counter[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; spi_controller:spi_controller|r_wait_counter[11] ; spi_controller:spi_controller|r_wait_counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; spi_controller:spi_controller|r_wait_counter[10] ; spi_controller:spi_controller|r_wait_counter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; spi_controller:spi_controller|r_wait_counter[9]  ; spi_controller:spi_controller|r_wait_counter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; spi_controller:spi_controller|r_wait_counter[8]  ; spi_controller:spi_controller|r_wait_counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; spi_controller:spi_controller|r_wait_counter[7]  ; spi_controller:spi_controller|r_wait_counter[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; spi_controller:spi_controller|r_wait_counter[6]  ; spi_controller:spi_controller|r_wait_counter[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; spi_controller:spi_controller|r_wait_counter[5]  ; spi_controller:spi_controller|r_wait_counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; spi_controller:spi_controller|r_wait_counter[4]  ; spi_controller:spi_controller|r_wait_counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; spi_controller:spi_controller|r_wait_counter[3]  ; spi_controller:spi_controller|r_wait_counter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; spi_controller:spi_controller|r_wait_counter[2]  ; spi_controller:spi_controller|r_wait_counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; spi_controller:spi_controller|r_wait_counter[1]  ; spi_controller:spi_controller|r_wait_counter[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; spi_controller:spi_controller|r_wait_counter[0]  ; spi_controller:spi_controller|r_wait_counter[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; spi_controller:spi_controller|r_spi_data         ; spi_controller:spi_controller|r_spi_data         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; spi_controller:spi_controller|r_shift_reg[4]     ; spi_controller:spi_controller|r_shift_reg[4]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; spi_controller:spi_controller|r_shift_reg[0]     ; spi_controller:spi_controller|r_shift_reg[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; spi_controller:spi_controller|r_init_done        ; spi_controller:spi_controller|r_init_done        ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 0.577      ;
; 0.357 ; spi_controller:spi_controller|o_clk_enb          ; spi_controller:spi_controller|o_clk_enb          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; spi_controller:spi_controller|r_shift_reg[43]    ; spi_controller:spi_controller|r_shift_reg[43]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; spi_controller:spi_controller|r_shift_reg[42]    ; spi_controller:spi_controller|r_shift_reg[42]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; spi_controller:spi_controller|r_shift_reg[41]    ; spi_controller:spi_controller|r_shift_reg[41]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; spi_controller:spi_controller|r_shift_reg[39]    ; spi_controller:spi_controller|r_shift_reg[39]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; spi_controller:spi_controller|r_shift_reg[38]    ; spi_controller:spi_controller|r_shift_reg[38]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; spi_controller:spi_controller|r_shift_reg[37]    ; spi_controller:spi_controller|r_shift_reg[37]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; spi_controller:spi_controller|r_shift_reg[36]    ; spi_controller:spi_controller|r_shift_reg[36]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; spi_controller:spi_controller|r_shift_reg[35]    ; spi_controller:spi_controller|r_shift_reg[35]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; spi_controller:spi_controller|r_shift_reg[34]    ; spi_controller:spi_controller|r_shift_reg[34]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; spi_controller:spi_controller|r_shift_reg[33]    ; spi_controller:spi_controller|r_shift_reg[33]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; spi_controller:spi_controller|r_shift_reg[32]    ; spi_controller:spi_controller|r_shift_reg[32]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; spi_controller:spi_controller|r_shift_reg[31]    ; spi_controller:spi_controller|r_shift_reg[31]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; spi_controller:spi_controller|r_shift_reg[30]    ; spi_controller:spi_controller|r_shift_reg[30]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; spi_controller:spi_controller|r_shift_reg[29]    ; spi_controller:spi_controller|r_shift_reg[29]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; spi_controller:spi_controller|r_shift_reg[28]    ; spi_controller:spi_controller|r_shift_reg[28]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; spi_controller:spi_controller|r_shift_reg[27]    ; spi_controller:spi_controller|r_shift_reg[27]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; spi_controller:spi_controller|r_shift_reg[26]    ; spi_controller:spi_controller|r_shift_reg[26]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; spi_controller:spi_controller|r_shift_reg[25]    ; spi_controller:spi_controller|r_shift_reg[25]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; spi_controller:spi_controller|r_shift_reg[24]    ; spi_controller:spi_controller|r_shift_reg[24]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; spi_controller:spi_controller|r_shift_reg[23]    ; spi_controller:spi_controller|r_shift_reg[23]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; spi_controller:spi_controller|r_shift_reg[22]    ; spi_controller:spi_controller|r_shift_reg[22]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; spi_controller:spi_controller|r_shift_reg[21]    ; spi_controller:spi_controller|r_shift_reg[21]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; spi_controller:spi_controller|r_shift_reg[20]    ; spi_controller:spi_controller|r_shift_reg[20]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; spi_controller:spi_controller|r_shift_reg[19]    ; spi_controller:spi_controller|r_shift_reg[19]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; spi_controller:spi_controller|r_shift_reg[18]    ; spi_controller:spi_controller|r_shift_reg[18]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; spi_controller:spi_controller|r_shift_reg[17]    ; spi_controller:spi_controller|r_shift_reg[17]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; spi_controller:spi_controller|r_shift_reg[16]    ; spi_controller:spi_controller|r_shift_reg[16]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; spi_controller:spi_controller|r_shift_reg[15]    ; spi_controller:spi_controller|r_shift_reg[15]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; spi_controller:spi_controller|r_shift_reg[14]    ; spi_controller:spi_controller|r_shift_reg[14]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; spi_controller:spi_controller|r_shift_reg[13]    ; spi_controller:spi_controller|r_shift_reg[13]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; spi_controller:spi_controller|r_shift_reg[12]    ; spi_controller:spi_controller|r_shift_reg[12]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; spi_controller:spi_controller|r_shift_reg[11]    ; spi_controller:spi_controller|r_shift_reg[11]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; spi_controller:spi_controller|r_shift_reg[10]    ; spi_controller:spi_controller|r_shift_reg[10]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; spi_controller:spi_controller|r_shift_reg[9]     ; spi_controller:spi_controller|r_shift_reg[9]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; spi_controller:spi_controller|r_shift_reg[8]     ; spi_controller:spi_controller|r_shift_reg[8]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; spi_controller:spi_controller|r_shift_reg[7]     ; spi_controller:spi_controller|r_shift_reg[7]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; spi_controller:spi_controller|r_shift_reg[6]     ; spi_controller:spi_controller|r_shift_reg[6]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; spi_controller:spi_controller|r_shift_reg[5]     ; spi_controller:spi_controller|r_shift_reg[5]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; spi_controller:spi_controller|r_shift_reg[3]     ; spi_controller:spi_controller|r_shift_reg[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; spi_controller:spi_controller|r_shift_reg[2]     ; spi_controller:spi_controller|r_shift_reg[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; spi_controller:spi_controller|r_shift_reg[1]     ; spi_controller:spi_controller|r_shift_reg[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; spi_controller:spi_controller|r_power_done       ; spi_controller:spi_controller|r_power_done       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; uart_tx:uart_tx|o_data_tx                        ; uart_tx:uart_tx|o_data_tx                        ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_tx:uart_tx|tmp_data_tx[7]                   ; uart_tx:uart_tx|tmp_data_tx[7]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_tx:uart_tx|state_tx[0]                      ; uart_tx:uart_tx|state_tx[0]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_tx:uart_tx|state_tx[1]                      ; uart_tx:uart_tx|state_tx[1]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_tx:uart_tx|bits_count_tx[1]                 ; uart_tx:uart_tx|bits_count_tx[1]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_tx:uart_tx|bits_count_tx[2]                 ; uart_tx:uart_tx|bits_count_tx[2]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_controller:spi_controller|r_data[42]         ; spi_controller:spi_controller|r_data[42]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_controller:spi_controller|r_data[43]         ; spi_controller:spi_controller|r_data[43]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_controller:spi_controller|r_data[44]         ; spi_controller:spi_controller|r_data[44]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_controller:spi_controller|r_data[45]         ; spi_controller:spi_controller|r_data[45]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_controller:spi_controller|r_data[47]         ; spi_controller:spi_controller|r_data[47]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_controller:spi_controller|r_data[46]         ; spi_controller:spi_controller|r_data[46]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_controller:spi_controller|r_data[28]         ; spi_controller:spi_controller|r_data[28]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_controller:spi_controller|r_data[26]         ; spi_controller:spi_controller|r_data[26]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_controller:spi_controller|r_data[27]         ; spi_controller:spi_controller|r_data[27]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_controller:spi_controller|r_shift_reg[54]    ; spi_controller:spi_controller|r_shift_reg[54]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_controller:spi_controller|r_shift_reg[48]    ; spi_controller:spi_controller|r_shift_reg[48]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_controller:spi_controller|r_shift_reg[47]    ; spi_controller:spi_controller|r_shift_reg[47]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_controller:spi_controller|r_shift_reg[46]    ; spi_controller:spi_controller|r_shift_reg[46]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_controller:spi_controller|r_shift_reg[45]    ; spi_controller:spi_controller|r_shift_reg[45]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; spi_controller:spi_controller|r_data[29]         ; spi_controller:spi_controller|r_data[29]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_controller:spi_controller|r_data[31]         ; spi_controller:spi_controller|r_data[31]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_controller:spi_controller|r_data[30]         ; spi_controller:spi_controller|r_data[30]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_controller:spi_controller|r_data[15]         ; spi_controller:spi_controller|r_data[15]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_controller:spi_controller|r_data[14]         ; spi_controller:spi_controller|r_data[14]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_controller:spi_controller|r_data[13]         ; spi_controller:spi_controller|r_data[13]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_controller:spi_controller|r_data[12]         ; spi_controller:spi_controller|r_data[12]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_controller:spi_controller|r_data[11]         ; spi_controller:spi_controller|r_data[11]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_controller:spi_controller|r_data[10]         ; spi_controller:spi_controller|r_data[10]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.361 ; uart_tx:uart_tx|bits_count_tx[0]                 ; uart_tx:uart_tx|bits_count_tx[0]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.580      ;
; 0.378 ; spi_controller:spi_controller|r_shift_reg[48]    ; spi_controller:spi_controller|r_shift_reg[49]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.597      ;
; 0.379 ; spi_controller:spi_controller|r_shift_reg[49]    ; spi_controller:spi_controller|r_shift_reg[50]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.598      ;
; 0.379 ; spi_controller:spi_controller|r_shift_reg[37]    ; spi_controller:spi_controller|r_shift_reg[38]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.599      ;
; 0.379 ; spi_controller:spi_controller|r_shift_reg[47]    ; spi_controller:spi_controller|r_shift_reg[48]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.598      ;
+-------+--------------------------------------------------+--------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                          ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 120.63 MHz ; 120.63 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 95.855 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.311 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; i_board_clk                                          ; 9.709  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 99.744 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                  ;
+--------+--------------------------------------------------+--------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 95.855 ; spi_controller:spi_controller|state[1]           ; spi_controller:spi_controller|r_wait_counter[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.088     ; 4.052      ;
; 95.857 ; spi_controller:spi_controller|state[1]           ; spi_controller:spi_controller|r_wait_counter[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.088     ; 4.050      ;
; 95.858 ; spi_controller:spi_controller|state[1]           ; spi_controller:spi_controller|r_wait_counter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.088     ; 4.049      ;
; 95.859 ; spi_controller:spi_controller|state[1]           ; spi_controller:spi_controller|r_wait_counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.088     ; 4.048      ;
; 95.860 ; spi_controller:spi_controller|state[1]           ; spi_controller:spi_controller|r_wait_counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.088     ; 4.047      ;
; 95.861 ; spi_controller:spi_controller|state[1]           ; spi_controller:spi_controller|r_wait_counter[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.088     ; 4.046      ;
; 95.862 ; spi_controller:spi_controller|state[1]           ; spi_controller:spi_controller|r_wait_counter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.088     ; 4.045      ;
; 95.868 ; spi_controller:spi_controller|state[1]           ; spi_controller:spi_controller|r_wait_counter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.088     ; 4.039      ;
; 95.870 ; spi_controller:spi_controller|state[1]           ; spi_controller:spi_controller|r_wait_counter[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.088     ; 4.037      ;
; 95.872 ; spi_controller:spi_controller|state[1]           ; spi_controller:spi_controller|r_wait_counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.088     ; 4.035      ;
; 95.874 ; spi_controller:spi_controller|state[1]           ; spi_controller:spi_controller|r_wait_counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.088     ; 4.033      ;
; 95.876 ; spi_controller:spi_controller|state[1]           ; spi_controller:spi_controller|r_wait_counter[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.088     ; 4.031      ;
; 95.961 ; spi_controller:spi_controller|r_wait_counter[3]  ; spi_controller:spi_controller|state[1]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.051     ; 3.983      ;
; 96.082 ; spi_controller:spi_controller|r_counter[5]       ; spi_controller:spi_controller|r_data[1]          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.052     ; 3.861      ;
; 96.108 ; spi_controller:spi_controller|state[1]           ; spi_controller:spi_controller|r_uart_counter[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.086     ; 3.801      ;
; 96.111 ; spi_controller:spi_controller|state[1]           ; spi_controller:spi_controller|o_uart_enb         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.086     ; 3.798      ;
; 96.138 ; spi_controller:spi_controller|state[1]           ; spi_controller:spi_controller|r_uart_counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.085     ; 3.772      ;
; 96.140 ; spi_controller:spi_controller|state[1]           ; spi_controller:spi_controller|r_wait_counter[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.086     ; 3.769      ;
; 96.141 ; spi_controller:spi_controller|state[1]           ; spi_controller:spi_controller|r_uart_counter[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.085     ; 3.769      ;
; 96.144 ; spi_controller:spi_controller|state[1]           ; spi_controller:spi_controller|r_wait_counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.086     ; 3.765      ;
; 96.146 ; spi_controller:spi_controller|state[1]           ; spi_controller:spi_controller|r_wait_counter[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.086     ; 3.763      ;
; 96.175 ; spi_controller:spi_controller|r_counter[5]       ; spi_controller:spi_controller|r_data[7]          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.052     ; 3.768      ;
; 96.225 ; spi_controller:spi_controller|r_wait_counter[3]  ; spi_controller:spi_controller|state[2]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.051     ; 3.719      ;
; 96.227 ; spi_controller:spi_controller|r_wait_counter[3]  ; spi_controller:spi_controller|state[0]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.051     ; 3.717      ;
; 96.273 ; spi_controller:spi_controller|r_wait_counter[0]  ; spi_controller:spi_controller|state[1]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.053     ; 3.669      ;
; 96.286 ; spi_controller:spi_controller|r_counter[5]       ; spi_controller:spi_controller|r_data[29]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.051     ; 3.658      ;
; 96.291 ; spi_controller:spi_controller|r_counter[5]       ; spi_controller:spi_controller|r_data[3]          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.052     ; 3.652      ;
; 96.291 ; spi_controller:spi_controller|r_counter[5]       ; spi_controller:spi_controller|r_data[31]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.051     ; 3.653      ;
; 96.293 ; spi_controller:spi_controller|r_counter[5]       ; spi_controller:spi_controller|r_data[5]          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.052     ; 3.650      ;
; 96.305 ; spi_controller:spi_controller|r_wait_counter[2]  ; spi_controller:spi_controller|state[1]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.053     ; 3.637      ;
; 96.321 ; spi_controller:spi_controller|r_counter[5]       ; spi_controller:spi_controller|r_data[9]          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.052     ; 3.622      ;
; 96.321 ; spi_controller:spi_controller|r_counter[5]       ; spi_controller:spi_controller|r_data[27]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.053     ; 3.621      ;
; 96.334 ; spi_controller:spi_controller|state[0]           ; spi_controller:spi_controller|r_wait_counter[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.088     ; 3.573      ;
; 96.336 ; spi_controller:spi_controller|state[0]           ; spi_controller:spi_controller|r_wait_counter[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.088     ; 3.571      ;
; 96.337 ; spi_controller:spi_controller|state[0]           ; spi_controller:spi_controller|r_wait_counter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.088     ; 3.570      ;
; 96.338 ; spi_controller:spi_controller|state[0]           ; spi_controller:spi_controller|r_wait_counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.088     ; 3.569      ;
; 96.339 ; spi_controller:spi_controller|state[0]           ; spi_controller:spi_controller|r_wait_counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.088     ; 3.568      ;
; 96.340 ; spi_controller:spi_controller|state[0]           ; spi_controller:spi_controller|r_wait_counter[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.088     ; 3.567      ;
; 96.341 ; spi_controller:spi_controller|state[0]           ; spi_controller:spi_controller|r_wait_counter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.088     ; 3.566      ;
; 96.347 ; spi_controller:spi_controller|state[0]           ; spi_controller:spi_controller|r_wait_counter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.088     ; 3.560      ;
; 96.349 ; spi_controller:spi_controller|state[0]           ; spi_controller:spi_controller|r_wait_counter[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.088     ; 3.558      ;
; 96.351 ; spi_controller:spi_controller|state[0]           ; spi_controller:spi_controller|r_wait_counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.088     ; 3.556      ;
; 96.353 ; spi_controller:spi_controller|state[0]           ; spi_controller:spi_controller|r_wait_counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.088     ; 3.554      ;
; 96.355 ; spi_controller:spi_controller|state[0]           ; spi_controller:spi_controller|r_wait_counter[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.088     ; 3.552      ;
; 96.390 ; spi_controller:spi_controller|r_counter[0]       ; spi_controller:spi_controller|r_data[1]          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.052     ; 3.553      ;
; 96.406 ; spi_controller:spi_controller|r_counter[1]       ; spi_controller:spi_controller|r_data[7]          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.052     ; 3.537      ;
; 96.442 ; spi_controller:spi_controller|r_counter[2]       ; spi_controller:spi_controller|r_data[22]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.040     ; 3.513      ;
; 96.452 ; spi_controller:spi_controller|r_shift_reg[31]    ; spi_controller:spi_controller|state[0]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.022     ; 3.521      ;
; 96.460 ; spi_controller:spi_controller|r_shift_reg[30]    ; spi_controller:spi_controller|state[0]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.022     ; 3.513      ;
; 96.462 ; spi_controller:spi_controller|r_counter[5]       ; spi_controller:spi_controller|r_data[25]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.053     ; 3.480      ;
; 96.467 ; spi_controller:spi_controller|r_counter[4]       ; spi_controller:spi_controller|r_data[9]          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.052     ; 3.476      ;
; 96.472 ; spi_controller:spi_controller|r_shift_reg[28]    ; spi_controller:spi_controller|state[0]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.022     ; 3.501      ;
; 96.487 ; spi_controller:spi_controller|r_shift_reg[31]    ; spi_controller:spi_controller|state[2]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.022     ; 3.486      ;
; 96.495 ; spi_controller:spi_controller|r_shift_reg[30]    ; spi_controller:spi_controller|state[2]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.022     ; 3.478      ;
; 96.500 ; spi_controller:spi_controller|r_wait_counter[1]  ; spi_controller:spi_controller|state[1]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.053     ; 3.442      ;
; 96.507 ; spi_controller:spi_controller|r_shift_reg[28]    ; spi_controller:spi_controller|state[2]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.022     ; 3.466      ;
; 96.508 ; spi_controller:spi_controller|r_counter[2]       ; spi_controller:spi_controller|r_data[18]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.040     ; 3.447      ;
; 96.522 ; spi_controller:spi_controller|state[2]           ; spi_controller:spi_controller|r_wait_counter[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.088     ; 3.385      ;
; 96.524 ; spi_controller:spi_controller|state[2]           ; spi_controller:spi_controller|r_wait_counter[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.088     ; 3.383      ;
; 96.525 ; spi_controller:spi_controller|state[2]           ; spi_controller:spi_controller|r_wait_counter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.088     ; 3.382      ;
; 96.526 ; spi_controller:spi_controller|state[2]           ; spi_controller:spi_controller|r_wait_counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.088     ; 3.381      ;
; 96.527 ; spi_controller:spi_controller|state[2]           ; spi_controller:spi_controller|r_wait_counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.088     ; 3.380      ;
; 96.528 ; spi_controller:spi_controller|state[2]           ; spi_controller:spi_controller|r_wait_counter[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.088     ; 3.379      ;
; 96.529 ; spi_controller:spi_controller|state[2]           ; spi_controller:spi_controller|r_wait_counter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.088     ; 3.378      ;
; 96.535 ; spi_controller:spi_controller|state[2]           ; spi_controller:spi_controller|r_wait_counter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.088     ; 3.372      ;
; 96.537 ; spi_controller:spi_controller|r_wait_counter[0]  ; spi_controller:spi_controller|state[2]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.053     ; 3.405      ;
; 96.537 ; spi_controller:spi_controller|state[2]           ; spi_controller:spi_controller|r_wait_counter[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.088     ; 3.370      ;
; 96.539 ; spi_controller:spi_controller|r_wait_counter[0]  ; spi_controller:spi_controller|state[0]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.053     ; 3.403      ;
; 96.539 ; spi_controller:spi_controller|state[2]           ; spi_controller:spi_controller|r_wait_counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.088     ; 3.368      ;
; 96.541 ; spi_controller:spi_controller|state[2]           ; spi_controller:spi_controller|r_wait_counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.088     ; 3.366      ;
; 96.543 ; spi_controller:spi_controller|state[2]           ; spi_controller:spi_controller|r_wait_counter[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.088     ; 3.364      ;
; 96.551 ; spi_controller:spi_controller|r_counter[0]       ; spi_controller:spi_controller|r_data[7]          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.052     ; 3.392      ;
; 96.559 ; spi_controller:spi_controller|r_shift_reg[45]    ; spi_controller:spi_controller|state[0]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.020     ; 3.416      ;
; 96.564 ; spi_controller:spi_controller|r_wait_counter[6]  ; spi_controller:spi_controller|state[1]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.051     ; 3.380      ;
; 96.565 ; spi_controller:spi_controller|r_wait_counter[12] ; spi_controller:spi_controller|state[1]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.051     ; 3.379      ;
; 96.569 ; spi_controller:spi_controller|r_wait_counter[2]  ; spi_controller:spi_controller|state[2]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.053     ; 3.373      ;
; 96.569 ; spi_controller:spi_controller|r_wait_counter[13] ; spi_controller:spi_controller|state[1]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.051     ; 3.375      ;
; 96.570 ; spi_controller:spi_controller|r_wait_counter[7]  ; spi_controller:spi_controller|state[1]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.051     ; 3.374      ;
; 96.571 ; spi_controller:spi_controller|r_wait_counter[2]  ; spi_controller:spi_controller|state[0]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.053     ; 3.371      ;
; 96.583 ; spi_controller:spi_controller|r_shift_reg[45]    ; spi_controller:spi_controller|state[2]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.020     ; 3.392      ;
; 96.587 ; spi_controller:spi_controller|state[0]           ; spi_controller:spi_controller|r_uart_counter[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.086     ; 3.322      ;
; 96.590 ; spi_controller:spi_controller|state[0]           ; spi_controller:spi_controller|o_uart_enb         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.086     ; 3.319      ;
; 96.595 ; spi_controller:spi_controller|r_counter[5]       ; spi_controller:spi_controller|r_data[40]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.050     ; 3.350      ;
; 96.605 ; spi_controller:spi_controller|r_counter[5]       ; spi_controller:spi_controller|r_data[35]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.040     ; 3.350      ;
; 96.606 ; spi_controller:spi_controller|r_shift_reg[31]    ; spi_controller:spi_controller|state[1]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.022     ; 3.367      ;
; 96.614 ; spi_controller:spi_controller|r_shift_reg[30]    ; spi_controller:spi_controller|state[1]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.022     ; 3.359      ;
; 96.617 ; spi_controller:spi_controller|state[0]           ; spi_controller:spi_controller|r_uart_counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.085     ; 3.293      ;
; 96.619 ; spi_controller:spi_controller|state[0]           ; spi_controller:spi_controller|r_wait_counter[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.086     ; 3.290      ;
; 96.620 ; spi_controller:spi_controller|state[0]           ; spi_controller:spi_controller|r_uart_counter[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.085     ; 3.290      ;
; 96.623 ; spi_controller:spi_controller|state[0]           ; spi_controller:spi_controller|r_wait_counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.086     ; 3.286      ;
; 96.625 ; spi_controller:spi_controller|state[0]           ; spi_controller:spi_controller|r_wait_counter[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.086     ; 3.284      ;
; 96.626 ; spi_controller:spi_controller|r_shift_reg[28]    ; spi_controller:spi_controller|state[1]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.022     ; 3.347      ;
; 96.628 ; spi_controller:spi_controller|r_wait_counter[8]  ; spi_controller:spi_controller|state[1]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.051     ; 3.316      ;
; 96.641 ; spi_controller:spi_controller|r_counter[1]       ; spi_controller:spi_controller|r_data[22]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.040     ; 3.314      ;
; 96.642 ; spi_controller:spi_controller|r_counter[0]       ; spi_controller:spi_controller|r_data[3]          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.052     ; 3.301      ;
; 96.644 ; spi_controller:spi_controller|r_counter[0]       ; spi_controller:spi_controller|r_data[5]          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.052     ; 3.299      ;
; 96.647 ; spi_controller:spi_controller|r_shift_reg[32]    ; spi_controller:spi_controller|state[0]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.022     ; 3.326      ;
; 96.649 ; spi_controller:spi_controller|r_counter[2]       ; spi_controller:spi_controller|r_data[7]          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.052     ; 3.294      ;
; 96.666 ; spi_controller:spi_controller|r_counter[3]       ; spi_controller:spi_controller|r_data[1]          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.052     ; 3.277      ;
; 96.667 ; spi_controller:spi_controller|r_counter[5]       ; spi_controller:spi_controller|r_data[16]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.050     ; 3.278      ;
+--------+--------------------------------------------------+--------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                  ;
+-------+--------------------------------------------------+--------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.311 ; uart_tx:uart_tx|state_tx[0]                      ; uart_tx:uart_tx|state_tx[0]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; uart_tx:uart_tx|state_tx[1]                      ; uart_tx:uart_tx|state_tx[1]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; uart_tx:uart_tx|bits_count_tx[1]                 ; uart_tx:uart_tx|bits_count_tx[1]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; uart_tx:uart_tx|bits_count_tx[2]                 ; uart_tx:uart_tx|bits_count_tx[2]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; spi_controller:spi_controller|r_spi_data         ; spi_controller:spi_controller|r_spi_data         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; spi_controller:spi_controller|r_init_done        ; spi_controller:spi_controller|r_init_done        ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; uart_tx:uart_tx|o_data_tx                        ; uart_tx:uart_tx|o_data_tx                        ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_tx:uart_tx|tmp_data_tx[7]                   ; uart_tx:uart_tx|tmp_data_tx[7]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_controller:spi_controller|r_data[42]         ; spi_controller:spi_controller|r_data[42]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_controller:spi_controller|r_data[43]         ; spi_controller:spi_controller|r_data[43]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_controller:spi_controller|r_data[44]         ; spi_controller:spi_controller|r_data[44]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_controller:spi_controller|r_data[45]         ; spi_controller:spi_controller|r_data[45]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_controller:spi_controller|r_data[47]         ; spi_controller:spi_controller|r_data[47]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_controller:spi_controller|r_data[46]         ; spi_controller:spi_controller|r_data[46]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_controller:spi_controller|r_data[15]         ; spi_controller:spi_controller|r_data[15]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_controller:spi_controller|r_data[11]         ; spi_controller:spi_controller|r_data[11]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_controller:spi_controller|r_data[10]         ; spi_controller:spi_controller|r_data[10]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_controller:spi_controller|o_uart_enb         ; spi_controller:spi_controller|o_uart_enb         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_controller:spi_controller|r_uart_counter[1]  ; spi_controller:spi_controller|r_uart_counter[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_controller:spi_controller|r_uart_counter[2]  ; spi_controller:spi_controller|r_uart_counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_controller:spi_controller|r_uart_counter[0]  ; spi_controller:spi_controller|r_uart_counter[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_controller:spi_controller|r_wait_counter[14] ; spi_controller:spi_controller|r_wait_counter[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_controller:spi_controller|r_wait_counter[13] ; spi_controller:spi_controller|r_wait_counter[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_controller:spi_controller|r_wait_counter[12] ; spi_controller:spi_controller|r_wait_counter[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_controller:spi_controller|r_wait_counter[11] ; spi_controller:spi_controller|r_wait_counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_controller:spi_controller|r_wait_counter[10] ; spi_controller:spi_controller|r_wait_counter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_controller:spi_controller|r_wait_counter[9]  ; spi_controller:spi_controller|r_wait_counter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_controller:spi_controller|r_wait_counter[8]  ; spi_controller:spi_controller|r_wait_counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_controller:spi_controller|r_wait_counter[7]  ; spi_controller:spi_controller|r_wait_counter[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_controller:spi_controller|r_wait_counter[6]  ; spi_controller:spi_controller|r_wait_counter[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_controller:spi_controller|r_wait_counter[5]  ; spi_controller:spi_controller|r_wait_counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_controller:spi_controller|r_wait_counter[4]  ; spi_controller:spi_controller|r_wait_counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_controller:spi_controller|r_wait_counter[3]  ; spi_controller:spi_controller|r_wait_counter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_controller:spi_controller|r_wait_counter[2]  ; spi_controller:spi_controller|r_wait_counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_controller:spi_controller|r_wait_counter[1]  ; spi_controller:spi_controller|r_wait_counter[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_controller:spi_controller|r_wait_counter[0]  ; spi_controller:spi_controller|r_wait_counter[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_controller:spi_controller|o_clk_enb          ; spi_controller:spi_controller|o_clk_enb          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_controller:spi_controller|r_shift_reg[54]    ; spi_controller:spi_controller|r_shift_reg[54]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_controller:spi_controller|r_shift_reg[48]    ; spi_controller:spi_controller|r_shift_reg[48]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_controller:spi_controller|r_shift_reg[47]    ; spi_controller:spi_controller|r_shift_reg[47]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_controller:spi_controller|r_shift_reg[46]    ; spi_controller:spi_controller|r_shift_reg[46]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_controller:spi_controller|r_shift_reg[45]    ; spi_controller:spi_controller|r_shift_reg[45]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_controller:spi_controller|r_shift_reg[32]    ; spi_controller:spi_controller|r_shift_reg[32]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_controller:spi_controller|r_shift_reg[31]    ; spi_controller:spi_controller|r_shift_reg[31]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_controller:spi_controller|r_shift_reg[30]    ; spi_controller:spi_controller|r_shift_reg[30]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_controller:spi_controller|r_shift_reg[29]    ; spi_controller:spi_controller|r_shift_reg[29]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_controller:spi_controller|r_shift_reg[28]    ; spi_controller:spi_controller|r_shift_reg[28]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_controller:spi_controller|r_shift_reg[27]    ; spi_controller:spi_controller|r_shift_reg[27]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_controller:spi_controller|r_shift_reg[26]    ; spi_controller:spi_controller|r_shift_reg[26]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_controller:spi_controller|r_shift_reg[25]    ; spi_controller:spi_controller|r_shift_reg[25]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_controller:spi_controller|r_shift_reg[24]    ; spi_controller:spi_controller|r_shift_reg[24]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_controller:spi_controller|r_shift_reg[23]    ; spi_controller:spi_controller|r_shift_reg[23]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_controller:spi_controller|r_shift_reg[22]    ; spi_controller:spi_controller|r_shift_reg[22]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_controller:spi_controller|r_shift_reg[21]    ; spi_controller:spi_controller|r_shift_reg[21]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_controller:spi_controller|r_shift_reg[20]    ; spi_controller:spi_controller|r_shift_reg[20]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_controller:spi_controller|r_shift_reg[19]    ; spi_controller:spi_controller|r_shift_reg[19]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_controller:spi_controller|r_shift_reg[18]    ; spi_controller:spi_controller|r_shift_reg[18]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_controller:spi_controller|r_shift_reg[17]    ; spi_controller:spi_controller|r_shift_reg[17]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_controller:spi_controller|r_shift_reg[16]    ; spi_controller:spi_controller|r_shift_reg[16]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_controller:spi_controller|r_shift_reg[15]    ; spi_controller:spi_controller|r_shift_reg[15]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_controller:spi_controller|r_shift_reg[14]    ; spi_controller:spi_controller|r_shift_reg[14]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_controller:spi_controller|r_shift_reg[13]    ; spi_controller:spi_controller|r_shift_reg[13]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_controller:spi_controller|r_shift_reg[12]    ; spi_controller:spi_controller|r_shift_reg[12]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_controller:spi_controller|r_shift_reg[11]    ; spi_controller:spi_controller|r_shift_reg[11]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_controller:spi_controller|r_shift_reg[10]    ; spi_controller:spi_controller|r_shift_reg[10]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_controller:spi_controller|r_shift_reg[9]     ; spi_controller:spi_controller|r_shift_reg[9]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_controller:spi_controller|r_shift_reg[8]     ; spi_controller:spi_controller|r_shift_reg[8]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_controller:spi_controller|r_shift_reg[7]     ; spi_controller:spi_controller|r_shift_reg[7]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_controller:spi_controller|r_shift_reg[6]     ; spi_controller:spi_controller|r_shift_reg[6]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_controller:spi_controller|r_shift_reg[5]     ; spi_controller:spi_controller|r_shift_reg[5]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_controller:spi_controller|r_shift_reg[4]     ; spi_controller:spi_controller|r_shift_reg[4]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_controller:spi_controller|r_shift_reg[3]     ; spi_controller:spi_controller|r_shift_reg[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_controller:spi_controller|r_shift_reg[2]     ; spi_controller:spi_controller|r_shift_reg[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_controller:spi_controller|r_shift_reg[1]     ; spi_controller:spi_controller|r_shift_reg[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_controller:spi_controller|r_shift_reg[0]     ; spi_controller:spi_controller|r_shift_reg[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_controller:spi_controller|r_power_done       ; spi_controller:spi_controller|r_power_done       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; spi_controller:spi_controller|r_data[28]         ; spi_controller:spi_controller|r_data[28]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; spi_controller:spi_controller|r_data[29]         ; spi_controller:spi_controller|r_data[29]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; spi_controller:spi_controller|r_data[31]         ; spi_controller:spi_controller|r_data[31]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; spi_controller:spi_controller|r_data[30]         ; spi_controller:spi_controller|r_data[30]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; spi_controller:spi_controller|r_data[26]         ; spi_controller:spi_controller|r_data[26]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; spi_controller:spi_controller|r_data[27]         ; spi_controller:spi_controller|r_data[27]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; spi_controller:spi_controller|r_data[14]         ; spi_controller:spi_controller|r_data[14]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; spi_controller:spi_controller|r_data[13]         ; spi_controller:spi_controller|r_data[13]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; spi_controller:spi_controller|r_data[12]         ; spi_controller:spi_controller|r_data[12]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; spi_controller:spi_controller|r_shift_reg[43]    ; spi_controller:spi_controller|r_shift_reg[43]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; spi_controller:spi_controller|r_shift_reg[42]    ; spi_controller:spi_controller|r_shift_reg[42]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; spi_controller:spi_controller|r_shift_reg[41]    ; spi_controller:spi_controller|r_shift_reg[41]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; spi_controller:spi_controller|r_shift_reg[39]    ; spi_controller:spi_controller|r_shift_reg[39]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; spi_controller:spi_controller|r_shift_reg[38]    ; spi_controller:spi_controller|r_shift_reg[38]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; spi_controller:spi_controller|r_shift_reg[37]    ; spi_controller:spi_controller|r_shift_reg[37]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; spi_controller:spi_controller|r_shift_reg[36]    ; spi_controller:spi_controller|r_shift_reg[36]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; spi_controller:spi_controller|r_shift_reg[35]    ; spi_controller:spi_controller|r_shift_reg[35]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; spi_controller:spi_controller|r_shift_reg[34]    ; spi_controller:spi_controller|r_shift_reg[34]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; spi_controller:spi_controller|r_shift_reg[33]    ; spi_controller:spi_controller|r_shift_reg[33]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.319 ; uart_tx:uart_tx|bits_count_tx[0]                 ; uart_tx:uart_tx|bits_count_tx[0]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.519      ;
; 0.336 ; spi_controller:spi_controller|r_shift_reg[47]    ; spi_controller:spi_controller|r_shift_reg[48]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.535      ;
; 0.337 ; spi_controller:spi_controller|r_shift_reg[48]    ; spi_controller:spi_controller|r_shift_reg[49]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.536      ;
; 0.338 ; spi_controller:spi_controller|r_shift_reg[49]    ; spi_controller:spi_controller|r_shift_reg[50]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.537      ;
; 0.344 ; spi_controller:spi_controller|r_shift_reg[51]    ; spi_controller:spi_controller|r_shift_reg[52]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.543      ;
+-------+--------------------------------------------------+--------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 97.372 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.185 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; i_board_clk                                          ; 9.416  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 99.771 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                  ;
+--------+--------------------------------------------------+--------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 97.372 ; spi_controller:spi_controller|state[1]           ; spi_controller:spi_controller|r_wait_counter[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.030     ; 2.585      ;
; 97.374 ; spi_controller:spi_controller|state[1]           ; spi_controller:spi_controller|r_wait_counter[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.030     ; 2.583      ;
; 97.375 ; spi_controller:spi_controller|state[1]           ; spi_controller:spi_controller|r_wait_counter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.030     ; 2.582      ;
; 97.377 ; spi_controller:spi_controller|state[1]           ; spi_controller:spi_controller|r_wait_counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.030     ; 2.580      ;
; 97.378 ; spi_controller:spi_controller|state[1]           ; spi_controller:spi_controller|r_wait_counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.030     ; 2.579      ;
; 97.379 ; spi_controller:spi_controller|state[1]           ; spi_controller:spi_controller|r_wait_counter[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.030     ; 2.578      ;
; 97.382 ; spi_controller:spi_controller|state[1]           ; spi_controller:spi_controller|r_wait_counter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.030     ; 2.575      ;
; 97.386 ; spi_controller:spi_controller|state[1]           ; spi_controller:spi_controller|r_wait_counter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.030     ; 2.571      ;
; 97.387 ; spi_controller:spi_controller|state[1]           ; spi_controller:spi_controller|r_wait_counter[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.030     ; 2.570      ;
; 97.388 ; spi_controller:spi_controller|state[1]           ; spi_controller:spi_controller|r_wait_counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.030     ; 2.569      ;
; 97.389 ; spi_controller:spi_controller|state[1]           ; spi_controller:spi_controller|r_wait_counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.030     ; 2.568      ;
; 97.390 ; spi_controller:spi_controller|state[1]           ; spi_controller:spi_controller|r_wait_counter[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.030     ; 2.567      ;
; 97.424 ; spi_controller:spi_controller|r_wait_counter[3]  ; spi_controller:spi_controller|state[1]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.066     ; 2.497      ;
; 97.500 ; spi_controller:spi_controller|r_counter[5]       ; spi_controller:spi_controller|r_data[1]          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.061     ; 2.426      ;
; 97.512 ; spi_controller:spi_controller|r_counter[5]       ; spi_controller:spi_controller|r_data[29]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.061     ; 2.414      ;
; 97.517 ; spi_controller:spi_controller|r_counter[5]       ; spi_controller:spi_controller|r_data[31]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.061     ; 2.409      ;
; 97.532 ; spi_controller:spi_controller|r_counter[5]       ; spi_controller:spi_controller|r_data[7]          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.061     ; 2.394      ;
; 97.534 ; spi_controller:spi_controller|state[1]           ; spi_controller:spi_controller|r_uart_counter[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.028     ; 2.425      ;
; 97.538 ; spi_controller:spi_controller|state[1]           ; spi_controller:spi_controller|o_uart_enb         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.028     ; 2.421      ;
; 97.545 ; spi_controller:spi_controller|r_counter[5]       ; spi_controller:spi_controller|r_data[27]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.062     ; 2.380      ;
; 97.548 ; spi_controller:spi_controller|state[1]           ; spi_controller:spi_controller|r_uart_counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.027     ; 2.412      ;
; 97.549 ; spi_controller:spi_controller|r_wait_counter[3]  ; spi_controller:spi_controller|state[2]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.066     ; 2.372      ;
; 97.549 ; spi_controller:spi_controller|state[1]           ; spi_controller:spi_controller|r_wait_counter[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.028     ; 2.410      ;
; 97.552 ; spi_controller:spi_controller|state[1]           ; spi_controller:spi_controller|r_uart_counter[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.027     ; 2.408      ;
; 97.553 ; spi_controller:spi_controller|state[1]           ; spi_controller:spi_controller|r_wait_counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.028     ; 2.406      ;
; 97.555 ; spi_controller:spi_controller|state[1]           ; spi_controller:spi_controller|r_wait_counter[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.028     ; 2.404      ;
; 97.562 ; spi_controller:spi_controller|r_wait_counter[3]  ; spi_controller:spi_controller|state[0]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.066     ; 2.359      ;
; 97.594 ; spi_controller:spi_controller|r_counter[5]       ; spi_controller:spi_controller|r_data[3]          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.061     ; 2.332      ;
; 97.598 ; spi_controller:spi_controller|r_counter[5]       ; spi_controller:spi_controller|r_data[5]          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.061     ; 2.328      ;
; 97.614 ; spi_controller:spi_controller|r_wait_counter[0]  ; spi_controller:spi_controller|state[1]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.068     ; 2.305      ;
; 97.625 ; spi_controller:spi_controller|r_counter[5]       ; spi_controller:spi_controller|r_data[25]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.062     ; 2.300      ;
; 97.639 ; spi_controller:spi_controller|r_wait_counter[2]  ; spi_controller:spi_controller|state[1]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.068     ; 2.280      ;
; 97.654 ; spi_controller:spi_controller|r_counter[0]       ; spi_controller:spi_controller|r_data[1]          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.061     ; 2.272      ;
; 97.667 ; spi_controller:spi_controller|state[0]           ; spi_controller:spi_controller|r_wait_counter[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.030     ; 2.290      ;
; 97.669 ; spi_controller:spi_controller|state[0]           ; spi_controller:spi_controller|r_wait_counter[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.030     ; 2.288      ;
; 97.670 ; spi_controller:spi_controller|state[0]           ; spi_controller:spi_controller|r_wait_counter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.030     ; 2.287      ;
; 97.672 ; spi_controller:spi_controller|state[0]           ; spi_controller:spi_controller|r_wait_counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.030     ; 2.285      ;
; 97.673 ; spi_controller:spi_controller|r_shift_reg[31]    ; spi_controller:spi_controller|state[0]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.043     ; 2.271      ;
; 97.673 ; spi_controller:spi_controller|state[0]           ; spi_controller:spi_controller|r_wait_counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.030     ; 2.284      ;
; 97.674 ; spi_controller:spi_controller|state[0]           ; spi_controller:spi_controller|r_wait_counter[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.030     ; 2.283      ;
; 97.676 ; spi_controller:spi_controller|r_shift_reg[30]    ; spi_controller:spi_controller|state[0]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.043     ; 2.268      ;
; 97.677 ; spi_controller:spi_controller|state[0]           ; spi_controller:spi_controller|r_wait_counter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.030     ; 2.280      ;
; 97.681 ; spi_controller:spi_controller|r_counter[5]       ; spi_controller:spi_controller|r_data[9]          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.061     ; 2.245      ;
; 97.681 ; spi_controller:spi_controller|state[0]           ; spi_controller:spi_controller|r_wait_counter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.030     ; 2.276      ;
; 97.682 ; spi_controller:spi_controller|r_shift_reg[28]    ; spi_controller:spi_controller|state[0]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.043     ; 2.262      ;
; 97.682 ; spi_controller:spi_controller|state[0]           ; spi_controller:spi_controller|r_wait_counter[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.030     ; 2.275      ;
; 97.683 ; spi_controller:spi_controller|r_counter[1]       ; spi_controller:spi_controller|r_data[7]          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.061     ; 2.243      ;
; 97.683 ; spi_controller:spi_controller|state[0]           ; spi_controller:spi_controller|r_wait_counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.030     ; 2.274      ;
; 97.684 ; spi_controller:spi_controller|state[0]           ; spi_controller:spi_controller|r_wait_counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.030     ; 2.273      ;
; 97.685 ; spi_controller:spi_controller|state[0]           ; spi_controller:spi_controller|r_wait_counter[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.030     ; 2.272      ;
; 97.686 ; spi_controller:spi_controller|r_counter[0]       ; spi_controller:spi_controller|r_data[7]          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.061     ; 2.240      ;
; 97.687 ; spi_controller:spi_controller|state[2]           ; spi_controller:spi_controller|r_wait_counter[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.030     ; 2.270      ;
; 97.689 ; spi_controller:spi_controller|state[2]           ; spi_controller:spi_controller|r_wait_counter[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.030     ; 2.268      ;
; 97.690 ; spi_controller:spi_controller|state[2]           ; spi_controller:spi_controller|r_wait_counter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.030     ; 2.267      ;
; 97.692 ; spi_controller:spi_controller|state[2]           ; spi_controller:spi_controller|r_wait_counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.030     ; 2.265      ;
; 97.693 ; spi_controller:spi_controller|state[2]           ; spi_controller:spi_controller|r_wait_counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.030     ; 2.264      ;
; 97.694 ; spi_controller:spi_controller|state[2]           ; spi_controller:spi_controller|r_wait_counter[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.030     ; 2.263      ;
; 97.697 ; spi_controller:spi_controller|state[2]           ; spi_controller:spi_controller|r_wait_counter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.030     ; 2.260      ;
; 97.700 ; spi_controller:spi_controller|r_shift_reg[31]    ; spi_controller:spi_controller|state[2]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.043     ; 2.244      ;
; 97.701 ; spi_controller:spi_controller|state[2]           ; spi_controller:spi_controller|r_wait_counter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.030     ; 2.256      ;
; 97.702 ; spi_controller:spi_controller|state[2]           ; spi_controller:spi_controller|r_wait_counter[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.030     ; 2.255      ;
; 97.703 ; spi_controller:spi_controller|r_shift_reg[30]    ; spi_controller:spi_controller|state[2]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.043     ; 2.241      ;
; 97.703 ; spi_controller:spi_controller|state[2]           ; spi_controller:spi_controller|r_wait_counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.030     ; 2.254      ;
; 97.704 ; spi_controller:spi_controller|state[2]           ; spi_controller:spi_controller|r_wait_counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.030     ; 2.253      ;
; 97.705 ; spi_controller:spi_controller|state[2]           ; spi_controller:spi_controller|r_wait_counter[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.030     ; 2.252      ;
; 97.709 ; spi_controller:spi_controller|r_shift_reg[28]    ; spi_controller:spi_controller|state[2]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.043     ; 2.235      ;
; 97.713 ; spi_controller:spi_controller|r_counter[2]       ; spi_controller:spi_controller|r_data[22]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.053     ; 2.221      ;
; 97.724 ; spi_controller:spi_controller|r_counter[4]       ; spi_controller:spi_controller|r_data[9]          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.061     ; 2.202      ;
; 97.727 ; spi_controller:spi_controller|r_counter[2]       ; spi_controller:spi_controller|r_data[18]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.053     ; 2.207      ;
; 97.739 ; spi_controller:spi_controller|r_wait_counter[0]  ; spi_controller:spi_controller|state[2]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.068     ; 2.180      ;
; 97.748 ; spi_controller:spi_controller|r_counter[0]       ; spi_controller:spi_controller|r_data[3]          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.061     ; 2.178      ;
; 97.752 ; spi_controller:spi_controller|r_counter[5]       ; spi_controller:spi_controller|r_data[40]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.060     ; 2.175      ;
; 97.752 ; spi_controller:spi_controller|r_counter[0]       ; spi_controller:spi_controller|r_data[5]          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.061     ; 2.174      ;
; 97.752 ; spi_controller:spi_controller|r_wait_counter[0]  ; spi_controller:spi_controller|state[0]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.068     ; 2.167      ;
; 97.757 ; spi_controller:spi_controller|r_wait_counter[1]  ; spi_controller:spi_controller|state[1]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.068     ; 2.162      ;
; 97.760 ; spi_controller:spi_controller|r_counter[5]       ; spi_controller:spi_controller|r_data[35]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.053     ; 2.174      ;
; 97.764 ; spi_controller:spi_controller|r_wait_counter[2]  ; spi_controller:spi_controller|state[2]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.068     ; 2.155      ;
; 97.767 ; spi_controller:spi_controller|r_wait_counter[7]  ; spi_controller:spi_controller|state[1]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.066     ; 2.154      ;
; 97.768 ; spi_controller:spi_controller|r_wait_counter[6]  ; spi_controller:spi_controller|state[1]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.066     ; 2.153      ;
; 97.771 ; spi_controller:spi_controller|r_wait_counter[13] ; spi_controller:spi_controller|state[1]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.066     ; 2.150      ;
; 97.773 ; spi_controller:spi_controller|r_wait_counter[12] ; spi_controller:spi_controller|state[1]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.066     ; 2.148      ;
; 97.777 ; spi_controller:spi_controller|r_wait_counter[2]  ; spi_controller:spi_controller|state[0]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.068     ; 2.142      ;
; 97.780 ; spi_controller:spi_controller|r_shift_reg[31]    ; spi_controller:spi_controller|state[1]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.043     ; 2.164      ;
; 97.783 ; spi_controller:spi_controller|r_shift_reg[30]    ; spi_controller:spi_controller|state[1]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.043     ; 2.161      ;
; 97.789 ; spi_controller:spi_controller|r_shift_reg[28]    ; spi_controller:spi_controller|state[1]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.043     ; 2.155      ;
; 97.800 ; spi_controller:spi_controller|r_shift_reg[45]    ; spi_controller:spi_controller|state[0]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.041     ; 2.146      ;
; 97.807 ; spi_controller:spi_controller|r_counter[1]       ; spi_controller:spi_controller|r_data[22]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.053     ; 2.127      ;
; 97.817 ; spi_controller:spi_controller|r_counter[5]       ; spi_controller:spi_controller|r_data[16]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.060     ; 2.110      ;
; 97.819 ; spi_controller:spi_controller|r_shift_reg[29]    ; spi_controller:spi_controller|state[0]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.043     ; 2.125      ;
; 97.820 ; spi_controller:spi_controller|r_counter[5]       ; spi_controller:spi_controller|r_data[37]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.061     ; 2.106      ;
; 97.827 ; spi_controller:spi_controller|r_shift_reg[45]    ; spi_controller:spi_controller|state[2]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.041     ; 2.119      ;
; 97.834 ; spi_controller:spi_controller|r_counter[5]       ; spi_controller:spi_controller|r_data[24]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.060     ; 2.093      ;
; 97.842 ; spi_controller:spi_controller|r_wait_counter[8]  ; spi_controller:spi_controller|state[1]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.066     ; 2.079      ;
; 97.844 ; spi_controller:spi_controller|r_counter[1]       ; spi_controller:spi_controller|r_data[18]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.053     ; 2.090      ;
; 97.844 ; spi_controller:spi_controller|state[0]           ; spi_controller:spi_controller|r_wait_counter[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.028     ; 2.115      ;
; 97.845 ; spi_controller:spi_controller|r_counter[2]       ; spi_controller:spi_controller|r_data[7]          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.061     ; 2.081      ;
; 97.846 ; spi_controller:spi_controller|r_shift_reg[29]    ; spi_controller:spi_controller|state[2]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.043     ; 2.098      ;
; 97.847 ; spi_controller:spi_controller|r_counter[3]       ; spi_controller:spi_controller|r_data[1]          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.061     ; 2.079      ;
; 97.850 ; spi_controller:spi_controller|r_shift_reg[26]    ; spi_controller:spi_controller|state[0]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.047     ; 2.090      ;
; 97.854 ; spi_controller:spi_controller|r_wait_counter[5]  ; spi_controller:spi_controller|state[1]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.066     ; 2.067      ;
+--------+--------------------------------------------------+--------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                  ;
+-------+--------------------------------------------------+--------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.185 ; spi_controller:spi_controller|o_uart_enb         ; spi_controller:spi_controller|o_uart_enb         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spi_controller:spi_controller|r_uart_counter[1]  ; spi_controller:spi_controller|r_uart_counter[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spi_controller:spi_controller|r_uart_counter[2]  ; spi_controller:spi_controller|r_uart_counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spi_controller:spi_controller|r_uart_counter[0]  ; spi_controller:spi_controller|r_uart_counter[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spi_controller:spi_controller|r_wait_counter[14] ; spi_controller:spi_controller|r_wait_counter[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spi_controller:spi_controller|r_wait_counter[13] ; spi_controller:spi_controller|r_wait_counter[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spi_controller:spi_controller|r_wait_counter[12] ; spi_controller:spi_controller|r_wait_counter[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spi_controller:spi_controller|r_wait_counter[11] ; spi_controller:spi_controller|r_wait_counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spi_controller:spi_controller|r_wait_counter[10] ; spi_controller:spi_controller|r_wait_counter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spi_controller:spi_controller|r_wait_counter[9]  ; spi_controller:spi_controller|r_wait_counter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spi_controller:spi_controller|r_wait_counter[8]  ; spi_controller:spi_controller|r_wait_counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spi_controller:spi_controller|r_wait_counter[7]  ; spi_controller:spi_controller|r_wait_counter[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spi_controller:spi_controller|r_wait_counter[6]  ; spi_controller:spi_controller|r_wait_counter[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spi_controller:spi_controller|r_wait_counter[5]  ; spi_controller:spi_controller|r_wait_counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spi_controller:spi_controller|r_wait_counter[4]  ; spi_controller:spi_controller|r_wait_counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spi_controller:spi_controller|r_wait_counter[3]  ; spi_controller:spi_controller|r_wait_counter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spi_controller:spi_controller|r_wait_counter[2]  ; spi_controller:spi_controller|r_wait_counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spi_controller:spi_controller|r_wait_counter[1]  ; spi_controller:spi_controller|r_wait_counter[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spi_controller:spi_controller|r_wait_counter[0]  ; spi_controller:spi_controller|r_wait_counter[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spi_controller:spi_controller|r_spi_data         ; spi_controller:spi_controller|r_spi_data         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spi_controller:spi_controller|r_shift_reg[43]    ; spi_controller:spi_controller|r_shift_reg[43]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spi_controller:spi_controller|r_shift_reg[42]    ; spi_controller:spi_controller|r_shift_reg[42]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spi_controller:spi_controller|r_shift_reg[41]    ; spi_controller:spi_controller|r_shift_reg[41]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spi_controller:spi_controller|r_shift_reg[39]    ; spi_controller:spi_controller|r_shift_reg[39]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spi_controller:spi_controller|r_shift_reg[38]    ; spi_controller:spi_controller|r_shift_reg[38]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spi_controller:spi_controller|r_shift_reg[37]    ; spi_controller:spi_controller|r_shift_reg[37]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spi_controller:spi_controller|r_shift_reg[36]    ; spi_controller:spi_controller|r_shift_reg[36]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spi_controller:spi_controller|r_shift_reg[35]    ; spi_controller:spi_controller|r_shift_reg[35]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spi_controller:spi_controller|r_shift_reg[34]    ; spi_controller:spi_controller|r_shift_reg[34]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spi_controller:spi_controller|r_shift_reg[33]    ; spi_controller:spi_controller|r_shift_reg[33]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spi_controller:spi_controller|r_shift_reg[32]    ; spi_controller:spi_controller|r_shift_reg[32]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spi_controller:spi_controller|r_shift_reg[31]    ; spi_controller:spi_controller|r_shift_reg[31]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spi_controller:spi_controller|r_shift_reg[30]    ; spi_controller:spi_controller|r_shift_reg[30]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spi_controller:spi_controller|r_shift_reg[29]    ; spi_controller:spi_controller|r_shift_reg[29]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spi_controller:spi_controller|r_shift_reg[28]    ; spi_controller:spi_controller|r_shift_reg[28]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spi_controller:spi_controller|r_shift_reg[27]    ; spi_controller:spi_controller|r_shift_reg[27]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spi_controller:spi_controller|r_shift_reg[26]    ; spi_controller:spi_controller|r_shift_reg[26]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spi_controller:spi_controller|r_shift_reg[25]    ; spi_controller:spi_controller|r_shift_reg[25]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spi_controller:spi_controller|r_shift_reg[24]    ; spi_controller:spi_controller|r_shift_reg[24]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spi_controller:spi_controller|r_shift_reg[23]    ; spi_controller:spi_controller|r_shift_reg[23]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spi_controller:spi_controller|r_shift_reg[22]    ; spi_controller:spi_controller|r_shift_reg[22]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spi_controller:spi_controller|r_shift_reg[21]    ; spi_controller:spi_controller|r_shift_reg[21]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spi_controller:spi_controller|r_shift_reg[20]    ; spi_controller:spi_controller|r_shift_reg[20]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spi_controller:spi_controller|r_shift_reg[19]    ; spi_controller:spi_controller|r_shift_reg[19]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spi_controller:spi_controller|r_shift_reg[18]    ; spi_controller:spi_controller|r_shift_reg[18]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spi_controller:spi_controller|r_shift_reg[17]    ; spi_controller:spi_controller|r_shift_reg[17]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spi_controller:spi_controller|r_init_done        ; spi_controller:spi_controller|r_init_done        ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; uart_tx:uart_tx|state_tx[0]                      ; uart_tx:uart_tx|state_tx[0]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_tx:uart_tx|state_tx[1]                      ; uart_tx:uart_tx|state_tx[1]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_tx:uart_tx|bits_count_tx[1]                 ; uart_tx:uart_tx|bits_count_tx[1]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_tx:uart_tx|bits_count_tx[2]                 ; uart_tx:uart_tx|bits_count_tx[2]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; spi_controller:spi_controller|r_data[29]         ; spi_controller:spi_controller|r_data[29]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; spi_controller:spi_controller|r_data[31]         ; spi_controller:spi_controller|r_data[31]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; spi_controller:spi_controller|r_data[30]         ; spi_controller:spi_controller|r_data[30]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; spi_controller:spi_controller|o_clk_enb          ; spi_controller:spi_controller|o_clk_enb          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; spi_controller:spi_controller|r_shift_reg[54]    ; spi_controller:spi_controller|r_shift_reg[54]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; spi_controller:spi_controller|r_shift_reg[48]    ; spi_controller:spi_controller|r_shift_reg[48]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; spi_controller:spi_controller|r_shift_reg[47]    ; spi_controller:spi_controller|r_shift_reg[47]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; spi_controller:spi_controller|r_shift_reg[46]    ; spi_controller:spi_controller|r_shift_reg[46]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; spi_controller:spi_controller|r_shift_reg[45]    ; spi_controller:spi_controller|r_shift_reg[45]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; spi_controller:spi_controller|r_shift_reg[16]    ; spi_controller:spi_controller|r_shift_reg[16]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; spi_controller:spi_controller|r_shift_reg[15]    ; spi_controller:spi_controller|r_shift_reg[15]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; spi_controller:spi_controller|r_shift_reg[14]    ; spi_controller:spi_controller|r_shift_reg[14]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; spi_controller:spi_controller|r_shift_reg[13]    ; spi_controller:spi_controller|r_shift_reg[13]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; spi_controller:spi_controller|r_shift_reg[12]    ; spi_controller:spi_controller|r_shift_reg[12]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; spi_controller:spi_controller|r_shift_reg[11]    ; spi_controller:spi_controller|r_shift_reg[11]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; spi_controller:spi_controller|r_shift_reg[10]    ; spi_controller:spi_controller|r_shift_reg[10]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; spi_controller:spi_controller|r_shift_reg[9]     ; spi_controller:spi_controller|r_shift_reg[9]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; spi_controller:spi_controller|r_shift_reg[8]     ; spi_controller:spi_controller|r_shift_reg[8]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; spi_controller:spi_controller|r_shift_reg[7]     ; spi_controller:spi_controller|r_shift_reg[7]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; spi_controller:spi_controller|r_shift_reg[6]     ; spi_controller:spi_controller|r_shift_reg[6]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; spi_controller:spi_controller|r_shift_reg[5]     ; spi_controller:spi_controller|r_shift_reg[5]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; spi_controller:spi_controller|r_shift_reg[4]     ; spi_controller:spi_controller|r_shift_reg[4]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; spi_controller:spi_controller|r_shift_reg[3]     ; spi_controller:spi_controller|r_shift_reg[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; spi_controller:spi_controller|r_shift_reg[2]     ; spi_controller:spi_controller|r_shift_reg[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; spi_controller:spi_controller|r_shift_reg[1]     ; spi_controller:spi_controller|r_shift_reg[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; spi_controller:spi_controller|r_shift_reg[0]     ; spi_controller:spi_controller|r_shift_reg[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; spi_controller:spi_controller|r_power_done       ; spi_controller:spi_controller|r_power_done       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; uart_tx:uart_tx|o_data_tx                        ; uart_tx:uart_tx|o_data_tx                        ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_tx:uart_tx|tmp_data_tx[7]                   ; uart_tx:uart_tx|tmp_data_tx[7]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_controller:spi_controller|r_data[42]         ; spi_controller:spi_controller|r_data[42]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_controller:spi_controller|r_data[43]         ; spi_controller:spi_controller|r_data[43]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_controller:spi_controller|r_data[44]         ; spi_controller:spi_controller|r_data[44]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_controller:spi_controller|r_data[45]         ; spi_controller:spi_controller|r_data[45]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_controller:spi_controller|r_data[47]         ; spi_controller:spi_controller|r_data[47]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_controller:spi_controller|r_data[46]         ; spi_controller:spi_controller|r_data[46]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_controller:spi_controller|r_data[28]         ; spi_controller:spi_controller|r_data[28]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_controller:spi_controller|r_data[26]         ; spi_controller:spi_controller|r_data[26]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_controller:spi_controller|r_data[27]         ; spi_controller:spi_controller|r_data[27]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_controller:spi_controller|r_data[15]         ; spi_controller:spi_controller|r_data[15]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_controller:spi_controller|r_data[14]         ; spi_controller:spi_controller|r_data[14]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_controller:spi_controller|r_data[13]         ; spi_controller:spi_controller|r_data[13]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_controller:spi_controller|r_data[12]         ; spi_controller:spi_controller|r_data[12]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_controller:spi_controller|r_data[11]         ; spi_controller:spi_controller|r_data[11]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_controller:spi_controller|r_data[10]         ; spi_controller:spi_controller|r_data[10]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; uart_tx:uart_tx|bits_count_tx[0]                 ; uart_tx:uart_tx|bits_count_tx[0]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.196 ; spi_controller:spi_controller|r_shift_reg[37]    ; spi_controller:spi_controller|r_shift_reg[38]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.318      ;
; 0.197 ; spi_controller:spi_controller|r_shift_reg[51]    ; spi_controller:spi_controller|r_shift_reg[52]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; spi_controller:spi_controller|r_shift_reg[38]    ; spi_controller:spi_controller|r_shift_reg[39]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.319      ;
; 0.197 ; spi_controller:spi_controller|r_shift_reg[22]    ; spi_controller:spi_controller|r_shift_reg[23]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.319      ;
+-------+--------------------------------------------------+--------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; 95.432 ; 0.185 ; N/A      ; N/A     ; 9.416               ;
;  i_board_clk                                          ; N/A    ; N/A   ; N/A      ; N/A     ; 9.416               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 95.432 ; 0.185 ; N/A      ; N/A     ; 99.744              ;
; Design-wide TNS                                       ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  i_board_clk                                          ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; o_spi_clk     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_cs_n        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_led[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_led[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_led[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_led[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_led[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_led[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_led[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_led[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_data_tx     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_spi_data   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; io_spi_data             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_board_clk             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_enb                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_spi_clk     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; o_cs_n        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; o_led[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; o_led[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; o_led[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; o_led[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; o_led[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; o_led[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; o_led[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; o_led[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; o_data_tx     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; io_spi_data   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_spi_clk     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; o_cs_n        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; o_led[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; o_led[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; o_led[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; o_led[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; o_led[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; o_led[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; o_led[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; o_led[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; o_data_tx     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; io_spi_data   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_spi_clk     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; o_cs_n        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; o_led[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; o_led[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; o_led[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; o_led[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; o_led[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; o_led[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; o_led[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; o_led[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; o_data_tx     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; io_spi_data   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1319     ; 583      ; 467      ; 290      ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1319     ; 583      ; 467      ; 290      ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 48    ; 48   ;
; Unconstrained Output Ports      ; 9     ; 9    ;
; Unconstrained Output Port Paths ; 18    ; 18   ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                  ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; Target                                               ; Clock                                                ; Type      ; Status      ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; i_board_clk                                          ; i_board_clk                                          ; Base      ; Constrained ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; io_spi_data ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; io_spi_data ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_led[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_led[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_led[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_led[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_led[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_led[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_led[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_led[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; io_spi_data ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; io_spi_data ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_led[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_led[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_led[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_led[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_led[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_led[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_led[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_led[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Sep 20 21:53:50 2022
Info: Command: quartus_sta g_sensor_spi -c g_sensor_spi
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'g_sensor_spi.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 10 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[0]} {pll_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 10 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[1]} {pll_inst|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 95.432
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    95.432               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.356
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.356               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.747
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.747               0.000 i_board_clk 
    Info (332119):    99.746               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 95.855
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    95.855               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.311
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.311               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.709
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.709               0.000 i_board_clk 
    Info (332119):    99.744               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 97.372
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    97.372               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.185
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.185               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.416
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.416               0.000 i_board_clk 
    Info (332119):    99.771               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4777 megabytes
    Info: Processing ended: Tue Sep 20 21:53:52 2022
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:03


