{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1525490928740 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1525490928740 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 05 10:28:47 2018 " "Processing started: Sat May 05 10:28:47 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1525490928740 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1525490928740 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off LCD_CLOCK_3KEY_NHAPNHAY -c LCD_CLOCK_3KEY_NHAPNHAY " "Command: quartus_eda --read_settings_files=off --write_settings_files=off LCD_CLOCK_3KEY_NHAPNHAY -c LCD_CLOCK_3KEY_NHAPNHAY" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1525490928740 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LCD_CLOCK_3KEY_NHAPNHAY_7_1200mv_85c_slow.vho E:/VHDL/TTVHDL_HK1_2017_2018_THAY DUY/BAI_613_LCD_CLOCK_3KEY_NHAPNHAY/simulation/modelsim/ simulation " "Generated file LCD_CLOCK_3KEY_NHAPNHAY_7_1200mv_85c_slow.vho in folder \"E:/VHDL/TTVHDL_HK1_2017_2018_THAY DUY/BAI_613_LCD_CLOCK_3KEY_NHAPNHAY/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1525490931469 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LCD_CLOCK_3KEY_NHAPNHAY_7_1200mv_0c_slow.vho E:/VHDL/TTVHDL_HK1_2017_2018_THAY DUY/BAI_613_LCD_CLOCK_3KEY_NHAPNHAY/simulation/modelsim/ simulation " "Generated file LCD_CLOCK_3KEY_NHAPNHAY_7_1200mv_0c_slow.vho in folder \"E:/VHDL/TTVHDL_HK1_2017_2018_THAY DUY/BAI_613_LCD_CLOCK_3KEY_NHAPNHAY/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1525490932082 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LCD_CLOCK_3KEY_NHAPNHAY_min_1200mv_0c_fast.vho E:/VHDL/TTVHDL_HK1_2017_2018_THAY DUY/BAI_613_LCD_CLOCK_3KEY_NHAPNHAY/simulation/modelsim/ simulation " "Generated file LCD_CLOCK_3KEY_NHAPNHAY_min_1200mv_0c_fast.vho in folder \"E:/VHDL/TTVHDL_HK1_2017_2018_THAY DUY/BAI_613_LCD_CLOCK_3KEY_NHAPNHAY/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1525490932693 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LCD_CLOCK_3KEY_NHAPNHAY.vho E:/VHDL/TTVHDL_HK1_2017_2018_THAY DUY/BAI_613_LCD_CLOCK_3KEY_NHAPNHAY/simulation/modelsim/ simulation " "Generated file LCD_CLOCK_3KEY_NHAPNHAY.vho in folder \"E:/VHDL/TTVHDL_HK1_2017_2018_THAY DUY/BAI_613_LCD_CLOCK_3KEY_NHAPNHAY/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1525490933318 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LCD_CLOCK_3KEY_NHAPNHAY_7_1200mv_85c_vhd_slow.sdo E:/VHDL/TTVHDL_HK1_2017_2018_THAY DUY/BAI_613_LCD_CLOCK_3KEY_NHAPNHAY/simulation/modelsim/ simulation " "Generated file LCD_CLOCK_3KEY_NHAPNHAY_7_1200mv_85c_vhd_slow.sdo in folder \"E:/VHDL/TTVHDL_HK1_2017_2018_THAY DUY/BAI_613_LCD_CLOCK_3KEY_NHAPNHAY/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1525490933904 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LCD_CLOCK_3KEY_NHAPNHAY_7_1200mv_0c_vhd_slow.sdo E:/VHDL/TTVHDL_HK1_2017_2018_THAY DUY/BAI_613_LCD_CLOCK_3KEY_NHAPNHAY/simulation/modelsim/ simulation " "Generated file LCD_CLOCK_3KEY_NHAPNHAY_7_1200mv_0c_vhd_slow.sdo in folder \"E:/VHDL/TTVHDL_HK1_2017_2018_THAY DUY/BAI_613_LCD_CLOCK_3KEY_NHAPNHAY/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1525490934495 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LCD_CLOCK_3KEY_NHAPNHAY_min_1200mv_0c_vhd_fast.sdo E:/VHDL/TTVHDL_HK1_2017_2018_THAY DUY/BAI_613_LCD_CLOCK_3KEY_NHAPNHAY/simulation/modelsim/ simulation " "Generated file LCD_CLOCK_3KEY_NHAPNHAY_min_1200mv_0c_vhd_fast.sdo in folder \"E:/VHDL/TTVHDL_HK1_2017_2018_THAY DUY/BAI_613_LCD_CLOCK_3KEY_NHAPNHAY/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1525490935074 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LCD_CLOCK_3KEY_NHAPNHAY_vhd.sdo E:/VHDL/TTVHDL_HK1_2017_2018_THAY DUY/BAI_613_LCD_CLOCK_3KEY_NHAPNHAY/simulation/modelsim/ simulation " "Generated file LCD_CLOCK_3KEY_NHAPNHAY_vhd.sdo in folder \"E:/VHDL/TTVHDL_HK1_2017_2018_THAY DUY/BAI_613_LCD_CLOCK_3KEY_NHAPNHAY/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1525490935634 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "387 " "Peak virtual memory: 387 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1525490936046 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 05 10:28:56 2018 " "Processing ended: Sat May 05 10:28:56 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1525490936046 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1525490936046 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1525490936046 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1525490936046 ""}
