# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../BCD_to_7SEG.vhd" \
"../../../../../Steves_clock_divider.vhd" \
"../../../../7-SEG.srcs/sources_1/new/Seg_Display.vhd" \

# Do not sort compile order
nosort
