#pragma once

#define FPGA_MAJOR      1
#define FPGA_MINOR      0
#define FPGA_NUM        1
#define FPGA_INC        5
#define FPGA_SYSID      0x00000401
#define FPGA_PID        0x00
#define FPGA_MAP        0
#define FPGA_LOGIC      0
#define FPGA_MAP_DATE   0x00000000
#define FPGA_VER_HEX    0x01000105
#define FPGA_TIME       "09:40"
#define FPGA_DATE       "13.MAR.23"
#define FPGA_USER       "Aaron"
#define FPGA_STR        "1.0.1.5"
#define FPGA_LO         "1.0.1 build 5"
#define FPGA_HI         "1.0.1 build 5, 09:40 13.MAR.23 0x00000401 [Aaron] 70f5293310aa6cc0*"
#define FPGA_STRING     "1.0.1.5"
#define FPGA_EPOCH      1678725625
#define FPGA_EPOCH_HEX  0x640F51F9
#define FPGA_DATE_HEX   0x20230313
#define FPGA_TIME_HEX   0x00094025
#define FPGA_GIT_REV    "70f5293310aa6cc0*"
#define FPGA_GIT_AUTH   "Aaron "
#define FPGA_GIT_EMAIL  "aaron@omniware.us"
#define FPGA_GIT_DATE   "  Sat Mar 4 06:58:17 2023 -0800"
