#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Jun 21 23:30:49 2024
# Process ID: 24408
# Current directory: D:/FPGA/verilog/counter/counter.runs/synth_1
# Command line: vivado.exe -log counter_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source counter_top.tcl
# Log file: D:/FPGA/verilog/counter/counter.runs/synth_1/counter_top.vds
# Journal file: D:/FPGA/verilog/counter/counter.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source counter_top.tcl -notrace
