   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 3
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 6
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.file	"printf.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.ITM_SendChar,"ax",%progbits
  20              		.align	2
  21              		.thumb
  22              		.thumb_func
  24              	ITM_SendChar:
  25              	.LFB107:
  26              		.file 1 "App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h"
   1:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /**************************************************************************//**
   2:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  * @file     core_cm4.h
   3:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  * @version  V2.10
   5:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  * @date     19. July 2011
   6:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  *
   7:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  * @note
   8:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  * Copyright (C) 2009-2011 ARM Limited. All rights reserved.
   9:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  *
  10:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  * @par
  11:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M
  12:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  * processor based microcontrollers.  This file can be freely distributed
  13:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  * within development tools that are supporting such ARM based processors.
  14:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  *
  15:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  * @par
  16:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  *
  22:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
  23:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #if defined ( __ICCARM__ )
  24:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  #pragma system_include  /* treat file as system include file for MISRA check */
  25:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #endif
  26:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
  27:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
  28:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  extern "C" {
  29:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #endif
  30:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
  31:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
  34:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
  35:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \mainpage CMSIS Cortex-M4
  36:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
  37:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   This documentation describes the CMSIS Cortex-M Core Peripheral Access Layer.
  38:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   It consists of:
  39:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
  40:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****      - Cortex-M Core Register Definitions
  41:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****      - Cortex-M functions
  42:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****      - Cortex-M instructions
  43:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****      - Cortex-M SIMD instructions
  44:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
  45:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   The CMSIS Cortex-M4 Core Peripheral Access Layer contains C and assembly functions that ease
  46:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   access to the Cortex-M Core
  47:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
  48:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
  49:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \defgroup CMSIS_MISRA_Exceptions  CMSIS MISRA-C:2004 Compliance Exceptions
  50:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   CMSIS violates following MISRA-C2004 Rules:
  51:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   
  52:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****    - Violates MISRA 2004 Required Rule 8.5, object/function definition in header file.<br>
  53:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'. 
  54:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
  55:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****    - Violates MISRA 2004 Required Rule 18.4, declaration of union type or object of union type: '{.
  56:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  57:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****    
  58:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****    - Violates MISRA 2004 Advisory Rule 19.7, Function-like macro defined.<br>
  59:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****      Function-like macros are used to allow more efficient code. 
  60:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
  61:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
  62:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
  63:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
  64:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /*******************************************************************************
  65:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  *                 CMSIS definitions
  66:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
  67:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \defgroup CMSIS_core_definitions CMSIS Core Definitions
  68:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   This file defines all structures and symbols for CMSIS core:
  69:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****    - CMSIS version number
  70:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****    - Cortex-M core
  71:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****    - Cortex-M core Revision Number
  72:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   @{
  73:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
  74:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
  75:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /*  CMSIS CM4 definitions */
  76:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (0x02)                                                       /*!<
  77:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (0x10)                                                       /*!<
  78:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16) | __CM4_CMSIS_VERSION_SUB) /*!<
  79:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
  80:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define __CORTEX_M                (0x04)                                                       /*!<
  81:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
  82:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
  83:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #if   defined ( __CC_ARM )
  84:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  85:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  86:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
  87:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
  88:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #define __ASM           __asm                                       /*!< asm keyword for IAR Comp
  89:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #define __INLINE        inline                                      /*!< inline keyword for IAR C
  90:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
  91:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #elif defined ( __GNUC__ )
  92:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  93:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  94:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
  95:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #elif defined ( __TASKING__ )
  96:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
  97:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
  98:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
  99:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #endif
 100:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 101:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /*!< __FPU_USED to be checked prior to making use of FPU specific registers and functions */
 102:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #if defined ( __CC_ARM )
 103:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
 104:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 105:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1
 106:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #else
 107:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 108:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0
 109:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #endif
 110:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #else
 111:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0
 112:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #endif
 113:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 114:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 115:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #if defined __ARMVFP__
 116:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 117:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1
 118:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #else
 119:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 120:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0
 121:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #endif
 122:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #else
 123:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0
 124:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #endif
 125:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 126:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #elif defined ( __GNUC__ )
 127:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 128:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 129:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1
 130:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #else
 131:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 132:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0
 133:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #endif
 134:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #else
 135:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0
 136:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #endif
 137:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 138:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #elif defined ( __TASKING__ )
 139:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     /* add preprocessor checks to define __FPU_USED */
 140:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0
 141:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #endif
 142:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 143:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #include <stdint.h>                      /*!< standard types definitions                      */
 144:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #include <core_cmInstr.h>                /*!< Core Instruction Access                         */
 145:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #include <core_cmFunc.h>                 /*!< Core Function Access                            */
 146:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #include <core_cm4_simd.h>               /*!< Compiler specific SIMD Intrinsics               */
 147:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 148:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 149:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 150:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 151:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 152:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 153:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 154:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 155:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* check device defines and use defaults */
 156:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 157:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #ifndef __CM4_REV
 158:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #define __CM4_REV               0x0000
 159:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 160:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #endif
 161:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 162:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #ifndef __FPU_PRESENT
 163:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #define __FPU_PRESENT             0
 164:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 165:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #endif
 166:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 167:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #ifndef __MPU_PRESENT
 168:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #define __MPU_PRESENT             0
 169:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 170:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #endif
 171:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 172:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 173:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          4
 174:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 175:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #endif
 176:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 177:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 178:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0
 179:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 180:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #endif
 181:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #endif
 182:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 183:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 184:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 185:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #define   __I     volatile             /*!< defines 'read only' permissions                 */
 186:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #else
 187:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #define   __I     volatile const       /*!< defines 'read only' permissions                 */
 188:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #endif
 189:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define     __O     volatile             /*!< defines 'write only' permissions                */
 190:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define     __IO    volatile             /*!< defines 'read / write' permissions              */
 191:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 192:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_core_definitions */
 193:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 194:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 195:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 196:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /*******************************************************************************
 197:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  *                 Register Abstraction
 198:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
 199:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \defgroup CMSIS_core_register CMSIS Core Register
 200:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   Core Register contain:
 201:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   - Core Register
 202:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   - Core NVIC Register
 203:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   - Core SCB Register
 204:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   - Core SysTick Register
 205:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   - Core Debug Register
 206:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   - Core MPU Register
 207:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   - Core FPU Register
 208:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** */
 209:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 210:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 211:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_CORE CMSIS Core
 212:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   Type definitions for the Cortex-M Core Registers
 213:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   @{
 214:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
 215:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 216:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Union type to access the Application Program Status Register (APSR).
 217:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
 218:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** typedef union
 219:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** {
 220:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   struct
 221:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   {
 222:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #if (__CORTEX_M != 0x04)
 223:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved                           */
 224:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #else
 225:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved                           */
 226:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 227:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved                           */
 228:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #endif
 229:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 230:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 231:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 232:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 233:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 234:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 235:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 236:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** } APSR_Type;
 237:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 238:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 239:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Union type to access the Interrupt Program Status Register (IPSR).
 240:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
 241:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** typedef union
 242:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** {
 243:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   struct
 244:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   {
 245:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 246:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved                           */
 247:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 248:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 249:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** } IPSR_Type;
 250:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 251:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 252:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 253:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
 254:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** typedef union
 255:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** {
 256:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   struct
 257:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   {
 258:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 259:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #if (__CORTEX_M != 0x04)
 260:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved                           */
 261:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #else
 262:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved                           */
 263:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 264:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved                           */
 265:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #endif
 266:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0)          */
 267:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0)          */
 268:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 269:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 270:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 271:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 272:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 273:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 274:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 275:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** } xPSR_Type;
 276:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 277:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 278:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Union type to access the Control Registers (CONTROL).
 279:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
 280:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** typedef union
 281:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** {
 282:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   struct
 283:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   {
 284:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 285:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used                   */
 286:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag           */
 287:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved                           */
 288:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 289:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 290:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** } CONTROL_Type;
 291:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 292:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 293:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 294:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 295:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 296:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_NVIC CMSIS NVIC
 297:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   Type definitions for the Cortex-M NVIC Registers
 298:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   @{
 299:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
 300:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 301:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 302:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
 303:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** typedef struct
 304:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** {
 305:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t ISER[8];                 /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register   
 306:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED0[24];
 307:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t ICER[8];                 /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 308:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RSERVED1[24];
 309:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t ISPR[8];                 /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register  
 310:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED2[24];
 311:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t ICPR[8];                 /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 312:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED3[24];
 313:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t IABR[8];                 /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register   
 314:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED4[56];
 315:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint8_t  IP[240];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 316:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED5[644];
 317:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __O  uint32_t STIR;                    /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 318:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** }  NVIC_Type;
 319:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 320:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 321:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0                                          /*!< STIR: I
 322:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL << NVIC_STIR_INTID_Pos)            /*!< STIR: I
 323:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 324:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 325:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 326:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 327:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 328:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_SCB CMSIS SCB
 329:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   Type definitions for the Cortex-M System Control Block Registers
 330:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   @{
 331:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
 332:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 333:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the System Control Block (SCB).
 334:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
 335:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** typedef struct
 336:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** {
 337:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t CPUID;                   /*!< Offset: 0x000 (R/ )  CPUID Base Register             
 338:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t ICSR;                    /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 339:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t VTOR;                    /*!< Offset: 0x008 (R/W)  Vector Table Offset Register    
 340:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t AIRCR;                   /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 341:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t SCR;                     /*!< Offset: 0x010 (R/W)  System Control Register         
 342:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t CCR;                     /*!< Offset: 0x014 (R/W)  Configuration Control Register  
 343:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint8_t  SHP[12];                 /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 344:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t SHCSR;                   /*!< Offset: 0x024 (R/W)  System Handler Control and State
 345:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t CFSR;                    /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 346:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t HFSR;                    /*!< Offset: 0x02C (R/W)  HardFault Status Register       
 347:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t DFSR;                    /*!< Offset: 0x030 (R/W)  Debug Fault Status Register     
 348:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t MMFAR;                   /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 349:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t BFAR;                    /*!< Offset: 0x038 (R/W)  BusFault Address Register       
 350:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t AFSR;                    /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 351:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t PFR[2];                  /*!< Offset: 0x040 (R/ )  Processor Feature Register      
 352:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t DFR;                     /*!< Offset: 0x048 (R/ )  Debug Feature Register          
 353:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t ADR;                     /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register      
 354:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t MMFR[4];                 /*!< Offset: 0x050 (R/ )  Memory Model Feature Register   
 355:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t ISAR[5];                 /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 356:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED0[5];
 357:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t CPACR;                   /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 358:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** } SCB_Type;
 359:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 360:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 361:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /*!< SCB 
 362:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 363:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 364:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20                                             /*!< SCB 
 365:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 366:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 367:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16                                             /*!< SCB 
 368:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 369:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 370:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4                                             /*!< SCB 
 371:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 372:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 373:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0                                             /*!< SCB 
 374:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL << SCB_CPUID_REVISION_Pos)              /*!< SCB 
 375:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 376:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 377:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31                                             /*!< SCB 
 378:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 379:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 380:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28                                             /*!< SCB 
 381:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 382:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 383:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27                                             /*!< SCB 
 384:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 385:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 386:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26                                             /*!< SCB 
 387:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 388:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 389:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25                                             /*!< SCB 
 390:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 391:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 392:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /*!< SCB 
 393:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 394:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 395:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22                                             /*!< SCB 
 396:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 397:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 398:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12                                             /*!< SCB 
 399:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 400:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 401:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11                                             /*!< SCB 
 402:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 403:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 404:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0                                             /*!< SCB 
 405:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL << SCB_ICSR_VECTACTIVE_Pos)           /*!< SCB 
 406:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 407:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 408:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 409:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 410:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 411:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 412:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16                                             /*!< SCB 
 413:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 414:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 415:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /*!< SCB 
 416:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 417:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 418:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15                                             /*!< SCB 
 419:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 420:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 421:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8                                             /*!< SCB 
 422:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 423:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 424:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /*!< SCB 
 425:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 426:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 427:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /*!< SCB 
 428:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 429:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 430:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0                                             /*!< SCB 
 431:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL << SCB_AIRCR_VECTRESET_Pos)               /*!< SCB 
 432:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 433:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* SCB System Control Register Definitions */
 434:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4                                             /*!< SCB 
 435:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 436:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 437:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2                                             /*!< SCB 
 438:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 439:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 440:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /*!< SCB 
 441:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 442:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 443:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 444:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9                                             /*!< SCB 
 445:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 446:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 447:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8                                             /*!< SCB 
 448:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 449:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 450:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4                                             /*!< SCB 
 451:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 452:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 453:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /*!< SCB 
 454:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 455:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 456:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1                                             /*!< SCB 
 457:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 458:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 459:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0                                             /*!< SCB 
 460:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL << SCB_CCR_NONBASETHRDENA_Pos)            /*!< SCB 
 461:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 462:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 463:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18                                             /*!< SCB 
 464:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 465:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 466:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17                                             /*!< SCB 
 467:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 468:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 469:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16                                             /*!< SCB 
 470:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 471:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 472:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /*!< SCB 
 473:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 474:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 475:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             /*!< SCB 
 476:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 477:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 478:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             /*!< SCB 
 479:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 480:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 481:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             /*!< SCB 
 482:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 483:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 484:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11                                             /*!< SCB 
 485:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 486:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 487:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10                                             /*!< SCB 
 488:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 489:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 490:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8                                             /*!< SCB 
 491:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 492:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 493:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7                                             /*!< SCB 
 494:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 495:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 496:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3                                             /*!< SCB 
 497:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 498:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 499:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1                                             /*!< SCB 
 500:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 501:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 502:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0                                             /*!< SCB 
 503:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL << SCB_SHCSR_MEMFAULTACT_Pos)             /*!< SCB 
 504:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 505:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* SCB Configurable Fault Status Registers Definitions */
 506:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16                                             /*!< SCB 
 507:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 508:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 509:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8                                             /*!< SCB 
 510:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 511:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 512:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0                                             /*!< SCB 
 513:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL << SCB_CFSR_MEMFAULTSR_Pos)            /*!< SCB 
 514:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 515:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* SCB Hard Fault Status Registers Definitions */
 516:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31                                             /*!< SCB 
 517:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 518:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 519:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30                                             /*!< SCB 
 520:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 521:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 522:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1                                             /*!< SCB 
 523:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 524:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 525:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 526:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4                                             /*!< SCB 
 527:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 528:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 529:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3                                             /*!< SCB 
 530:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 531:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 532:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2                                             /*!< SCB 
 533:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 534:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 535:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1                                             /*!< SCB 
 536:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 537:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 538:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0                                             /*!< SCB 
 539:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL << SCB_DFSR_HALTED_Pos)                   /*!< SCB 
 540:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 541:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 542:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 543:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 544:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 545:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_SCnSCB CMSIS System Control and ID Register not in the SCB
 546:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   Type definitions for the Cortex-M System Control and ID Register not in the SCB
 547:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   @{
 548:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
 549:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 550:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the System Control and ID Register not in the SCB.
 551:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
 552:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** typedef struct
 553:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** {
 554:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED0[1];
 555:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t ICTR;                    /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 556:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t ACTLR;                   /*!< Offset: 0x008 (R/W)  Auxiliary Control Register      
 557:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** } SCnSCB_Type;
 558:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 559:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 560:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0                                          /*!< ICTR: I
 561:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL << SCnSCB_ICTR_INTLINESNUM_Pos)      /*!< ICTR: I
 562:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 563:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 564:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9                                          /*!< ACTLR: 
 565:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 566:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 567:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8                                          /*!< ACTLR: 
 568:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 569:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 570:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2                                          /*!< ACTLR: 
 571:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 572:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 573:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1                                          /*!< ACTLR: 
 574:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 575:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 576:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0                                          /*!< ACTLR: 
 577:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL << SCnSCB_ACTLR_DISMCYCINT_Pos)        /*!< ACTLR: 
 578:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 579:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 580:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 581:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 582:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 583:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_SysTick CMSIS SysTick
 584:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   Type definitions for the Cortex-M System Timer Registers
 585:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   @{
 586:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
 587:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 588:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the System Timer (SysTick).
 589:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
 590:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** typedef struct
 591:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** {
 592:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 593:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t LOAD;                    /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register   
 594:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t VAL;                     /*!< Offset: 0x008 (R/W)  SysTick Current Value Register  
 595:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t CALIB;                   /*!< Offset: 0x00C (R/ )  SysTick Calibration Register    
 596:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** } SysTick_Type;
 597:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 598:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 599:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /*!< SysT
 600:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 601:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 602:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /*!< SysT
 603:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 604:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 605:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1                                             /*!< SysT
 606:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 607:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 608:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0                                             /*!< SysT
 609:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL << SysTick_CTRL_ENABLE_Pos)               /*!< SysT
 610:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 611:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 612:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0                                             /*!< SysT
 613:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL << SysTick_LOAD_RELOAD_Pos)        /*!< SysT
 614:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 615:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* SysTick Current Register Definitions */
 616:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0                                             /*!< SysT
 617:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 618:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 619:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 620:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31                                             /*!< SysT
 621:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 622:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 623:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30                                             /*!< SysT
 624:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 625:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 626:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0                                             /*!< SysT
 627:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 628:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 629:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 630:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 631:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 632:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 633:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_ITM CMSIS ITM
 634:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   Type definitions for the Cortex-M Instrumentation Trace Macrocell (ITM)
 635:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   @{
 636:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
 637:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 638:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 639:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
 640:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** typedef struct
 641:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** {
 642:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __O  union
 643:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   {
 644:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     __O  uint8_t    u8;                  /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit         
 645:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     __O  uint16_t   u16;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit        
 646:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     __O  uint32_t   u32;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit        
 647:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   }  PORT [32];                          /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers     
 648:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED0[864];
 649:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t TER;                     /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register       
 650:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED1[15];
 651:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t TPR;                     /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register    
 652:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED2[15];
 653:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t TCR;                     /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register      
 654:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** } ITM_Type;
 655:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 656:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 657:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0                                          /*!< ITM TPR
 658:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL << ITM_TPR_PRIVMASK_Pos)             /*!< ITM TPR
 659:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 660:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 661:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23                                          /*!< ITM TCR
 662:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                   /*!< ITM TCR
 663:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 664:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16                                          /*!< ITM TCR
 665:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)          /*!< ITM TCR
 666:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 667:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10                                          /*!< ITM TCR
 668:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                /*!< ITM TCR
 669:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 670:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8                                          /*!< ITM TCR
 671:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)             /*!< ITM TCR
 672:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 673:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4                                          /*!< ITM TCR
 674:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                 /*!< ITM TCR
 675:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 676:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TXENA_Pos                   3                                          /*!< ITM TCR
 677:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TXENA_Msk                  (1UL << ITM_TCR_TXENA_Pos)                  /*!< ITM TCR
 678:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 679:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2                                          /*!< ITM TCR
 680:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                /*!< ITM TCR
 681:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 682:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1                                          /*!< ITM TCR
 683:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                  /*!< ITM TCR
 684:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 685:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0                                          /*!< ITM TCR
 686:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL << ITM_TCR_ITMENA_Pos)                 /*!< ITM TCR
 687:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 688:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 689:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 690:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 691:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #if (__MPU_PRESENT == 1)
 692:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 693:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_MPU CMSIS MPU
 694:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   Type definitions for the Cortex-M Memory Protection Unit (MPU)
 695:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   @{
 696:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
 697:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 698:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the Memory Protection Unit (MPU).
 699:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
 700:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** typedef struct
 701:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** {
 702:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t TYPE;                    /*!< Offset: 0x000 (R/ )  MPU Type Register               
 703:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x004 (R/W)  MPU Control Register            
 704:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t RNR;                     /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register      
 705:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t RBAR;                    /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
 706:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t RASR;                    /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
 707:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t RBAR_A1;                 /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
 708:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t RASR_A1;                 /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
 709:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t RBAR_A2;                 /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
 710:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t RASR_A2;                 /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
 711:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t RBAR_A3;                 /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
 712:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t RASR_A3;                 /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
 713:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** } MPU_Type;
 714:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 715:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* MPU Type Register */
 716:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16                                             /*!< MPU 
 717:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
 718:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 719:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8                                             /*!< MPU 
 720:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
 721:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 722:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0                                             /*!< MPU 
 723:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL << MPU_TYPE_SEPARATE_Pos)                 /*!< MPU 
 724:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 725:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* MPU Control Register */
 726:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2                                             /*!< MPU 
 727:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
 728:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 729:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1                                             /*!< MPU 
 730:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
 731:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 732:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0                                             /*!< MPU 
 733:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL << MPU_CTRL_ENABLE_Pos)                   /*!< MPU 
 734:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 735:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* MPU Region Number Register */
 736:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0                                             /*!< MPU 
 737:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL << MPU_RNR_REGION_Pos)                 /*!< MPU 
 738:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 739:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* MPU Region Base Address Register */
 740:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5                                             /*!< MPU 
 741:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
 742:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 743:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4                                             /*!< MPU 
 744:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
 745:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 746:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0                                             /*!< MPU 
 747:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL << MPU_RBAR_REGION_Pos)                 /*!< MPU 
 748:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 749:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* MPU Region Attribute and Size Register */
 750:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16                                             /*!< MPU 
 751:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
 752:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 753:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8                                             /*!< MPU 
 754:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
 755:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 756:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1                                             /*!< MPU 
 757:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
 758:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 759:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0                                             /*!< MPU 
 760:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL << MPU_RASR_ENABLE_Pos)                   /*!< MPU 
 761:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 762:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
 763:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #endif
 764:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 765:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 766:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #if (__FPU_PRESENT == 1)
 767:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 768:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_FPU CMSIS FPU
 769:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   Type definitions for the Cortex-M Floating Point Unit (FPU)
 770:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   @{
 771:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
 772:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 773:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the Floating Point Unit (FPU).
 774:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
 775:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** typedef struct
 776:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** {
 777:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED0[1];
 778:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t FPCCR;                   /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
 779:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t FPCAR;                   /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
 780:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t FPDSCR;                  /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
 781:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t MVFR0;                   /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
 782:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t MVFR1;                   /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
 783:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** } FPU_Type;
 784:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 785:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Control Register */
 786:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31                                             /*!< FPCC
 787:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
 788:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 789:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30                                             /*!< FPCC
 790:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
 791:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 792:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8                                             /*!< FPCC
 793:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
 794:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 795:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6                                             /*!< FPCC
 796:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
 797:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 798:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5                                             /*!< FPCC
 799:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
 800:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 801:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4                                             /*!< FPCC
 802:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
 803:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 804:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3                                             /*!< FPCC
 805:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
 806:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 807:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1                                             /*!< FPCC
 808:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
 809:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 810:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0                                             /*!< FPCC
 811:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL << FPU_FPCCR_LSPACT_Pos)                  /*!< FPCC
 812:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 813:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Address Register */
 814:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3                                             /*!< FPCA
 815:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
 816:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 817:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* Floating-Point Default Status Control Register */
 818:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26                                             /*!< FPDS
 819:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
 820:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 821:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25                                             /*!< FPDS
 822:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
 823:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 824:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24                                             /*!< FPDS
 825:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
 826:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 827:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22                                             /*!< FPDS
 828:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
 829:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 830:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 0 */
 831:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28                                             /*!< MVFR
 832:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
 833:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 834:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24                                             /*!< MVFR
 835:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
 836:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 837:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20                                             /*!< MVFR
 838:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
 839:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 840:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16                                             /*!< MVFR
 841:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
 842:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 843:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12                                             /*!< MVFR
 844:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
 845:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 846:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8                                             /*!< MVFR
 847:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
 848:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 849:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4                                             /*!< MVFR
 850:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
 851:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 852:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0                                             /*!< MVFR
 853:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL << FPU_MVFR0_A_SIMD_registers_Pos)      /*!< MVFR
 854:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 855:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 1 */
 856:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28                                             /*!< MVFR
 857:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
 858:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 859:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24                                             /*!< MVFR
 860:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
 861:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 862:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4                                             /*!< MVFR
 863:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
 864:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 865:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0                                             /*!< MVFR
 866:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL << FPU_MVFR1_FtZ_mode_Pos)              /*!< MVFR
 867:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 868:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
 869:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #endif
 870:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 871:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 872:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 873:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_CoreDebug CMSIS Core Debug
 874:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   Type definitions for the Cortex-M Core Debug Registers
 875:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   @{
 876:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
 877:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 878:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the Core Debug Register (CoreDebug).
 879:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
 880:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** typedef struct
 881:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** {
 882:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t DHCSR;                   /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
 883:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __O  uint32_t DCRSR;                   /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
 884:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t DCRDR;                   /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
 885:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t DEMCR;                   /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
 886:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** } CoreDebug_Type;
 887:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 888:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* Debug Halting Control and Status Register */
 889:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16                                             /*!< Core
 890:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
 891:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 892:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             /*!< Core
 893:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
 894:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 895:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             /*!< Core
 896:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
 897:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 898:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             /*!< Core
 899:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
 900:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 901:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             /*!< Core
 902:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
 903:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 904:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17                                             /*!< Core
 905:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
 906:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 907:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             /*!< Core
 908:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
 909:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 910:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             /*!< Core
 911:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
 912:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 913:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             /*!< Core
 914:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
 915:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 916:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2                                             /*!< Core
 917:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
 918:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 919:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1                                             /*!< Core
 920:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
 921:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 922:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             /*!< Core
 923:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL << CoreDebug_DHCSR_C_DEBUGEN_Pos)         /*!< Core
 924:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 925:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* Debug Core Register Selector Register */
 926:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16                                             /*!< Core
 927:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
 928:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 929:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0                                             /*!< Core
 930:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL << CoreDebug_DCRSR_REGSEL_Pos)         /*!< Core
 931:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 932:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* Debug Exception and Monitor Control Register */
 933:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24                                             /*!< Core
 934:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
 935:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 936:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19                                             /*!< Core
 937:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
 938:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 939:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18                                             /*!< Core
 940:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
 941:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 942:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17                                             /*!< Core
 943:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
 944:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 945:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16                                             /*!< Core
 946:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
 947:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 948:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             /*!< Core
 949:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
 950:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 951:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             /*!< Core
 952:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
 953:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 954:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             /*!< Core
 955:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
 956:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 957:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             /*!< Core
 958:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
 959:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 960:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             /*!< Core
 961:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
 962:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 963:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             /*!< Core
 964:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
 965:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 966:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             /*!< Core
 967:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
 968:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 969:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             /*!< Core
 970:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL << CoreDebug_DEMCR_VC_CORERESET_Pos)      /*!< Core
 971:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 972:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
 973:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 974:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 975:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 976:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   @{
 977:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
 978:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 979:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* Memory mapping of Cortex-M4 Hardware */
 980:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
 981:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address        
 982:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
 983:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address    
 984:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address       
 985:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
 986:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 987:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
 988:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
 989:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
 990:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
 991:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
 992:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
 993:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 994:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #if (__MPU_PRESENT == 1)
 995:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit  
 996:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit  
 997:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #endif
 998:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 999:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #if (__FPU_PRESENT == 1)
1000:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit     
1001:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #define FPU               ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit     
1002:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #endif
1003:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1004:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /*@} */
1005:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1006:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1007:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1008:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /*******************************************************************************
1009:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  *                Hardware Abstraction Layer
1010:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
1011:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \defgroup CMSIS_Core_FunctionInterface CMSIS Core Function Interface
1012:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   Core Function Interface contains:
1013:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   - Core NVIC Functions
1014:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   - Core SysTick Functions
1015:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   - Core Debug Functions
1016:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   - Core Register Access Functions
1017:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** */
1018:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1019:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1020:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1021:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1022:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_Core_FunctionInterface
1023:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_Core_NVICFunctions CMSIS Core NVIC Functions
1024:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   @{
1025:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
1026:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1027:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Set Priority Grouping
1028:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1029:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   This function sets the priority grouping field using the required unlock sequence.
1030:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1031:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   Only values from 0..7 are used.
1032:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   In case of a conflict between priority grouping and available
1033:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1034:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1035:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \param [in]      PriorityGroup  Priority grouping field
1036:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
1037:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** static __INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1038:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** {
1039:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   uint32_t reg_value;
1040:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 a
1041:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1042:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1043:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to chan
1044:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   reg_value  =  (reg_value                                 |
1045:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****                 ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
1046:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****                 (PriorityGroupTmp << 8));                                     /* Insert write key a
1047:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1048:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** }
1049:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1050:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1051:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Get Priority Grouping
1052:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1053:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   This function gets the priority grouping from NVIC Interrupt Controller.
1054:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   Priority grouping is SCB->AIRCR [10:8] PRIGROUP field.
1055:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1056:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \return                Priority grouping field
1057:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
1058:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** static __INLINE uint32_t NVIC_GetPriorityGrouping(void)
1059:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** {
1060:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grou
1061:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** }
1062:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1063:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1064:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Enable External Interrupt
1065:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1066:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     This function enables a device specific interrupt in the NVIC interrupt controller.
1067:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     The interrupt number cannot be a negative value.
1068:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1069:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \param [in]      IRQn  Number of the external interrupt to enable
1070:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
1071:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1072:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** {
1073:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
1074:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32
1075:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** }
1076:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1077:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1078:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Disable External Interrupt
1079:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1080:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     This function disables a device specific interrupt in the NVIC interrupt controller.
1081:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     The interrupt number cannot be a negative value.
1082:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1083:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \param [in]      IRQn  Number of the external interrupt to disable
1084:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
1085:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
1086:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** {
1087:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
1088:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** }
1089:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1090:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1091:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Get Pending Interrupt
1092:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1093:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     This function reads the pending register in the NVIC and returns the pending bit
1094:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     for the specified interrupt.
1095:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1096:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \param [in]      IRQn  Number of the interrupt for get pending
1097:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \return             0  Interrupt status is not pending
1098:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \return             1  Interrupt status is pending
1099:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
1100:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** static __INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
1101:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** {
1102:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   return((uint32_t) ((NVIC->ISPR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); 
1103:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** }
1104:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1105:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1106:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Set Pending Interrupt
1107:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1108:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     This function sets the pending bit for the specified interrupt.
1109:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     The interrupt number cannot be a negative value.
1110:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1111:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \param [in]      IRQn  Number of the interrupt for set pending
1112:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
1113:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** static __INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
1114:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** {
1115:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   NVIC->ISPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* set interrupt pending 
1116:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** }
1117:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1118:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1119:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Clear Pending Interrupt
1120:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1121:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     This function clears the pending bit for the specified interrupt.
1122:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     The interrupt number cannot be a negative value.
1123:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1124:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \param [in]      IRQn  Number of the interrupt for clear pending
1125:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
1126:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1127:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** {
1128:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrup
1129:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** }
1130:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1131:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1132:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Get Active Interrupt
1133:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1134:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     This function reads the active register in NVIC and returns the active bit.
1135:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \param [in]      IRQn  Number of the interrupt for get active
1136:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \return             0  Interrupt status is not active
1137:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \return             1  Interrupt status is active
1138:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
1139:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** static __INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
1140:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** {
1141:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   return((uint32_t)((NVIC->IABR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); /
1142:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** }
1143:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1144:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1145:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Set Interrupt Priority
1146:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1147:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     This function sets the priority for the specified interrupt. The interrupt
1148:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     number can be positive to specify an external (device specific)
1149:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     interrupt, or negative to specify an internal (core) interrupt.
1150:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1151:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     Note: The priority cannot be set for every core interrupt.
1152:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1153:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \param [in]      IRQn  Number of the interrupt for set priority
1154:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \param [in]  priority  Priority to set
1155:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
1156:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1157:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** {
1158:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   if(IRQn < 0) {
1159:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set 
1160:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   else {
1161:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set 
1162:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** }
1163:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1164:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1165:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Get Interrupt Priority
1166:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1167:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     This function reads the priority for the specified interrupt. The interrupt
1168:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     number can be positive to specify an external (device specific)
1169:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     interrupt, or negative to specify an internal (core) interrupt.
1170:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1171:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     The returned priority value is automatically aligned to the implemented
1172:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     priority bits of the microcontroller.
1173:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1174:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \param [in]   IRQn  Number of the interrupt for get priority
1175:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \return             Interrupt Priority
1176:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
1177:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** static __INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
1178:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** {
1179:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1180:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   if(IRQn < 0) {
1181:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     return((uint32_t)(SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] >> (8 - __NVIC_PRIO_BITS)));  } /* get p
1182:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   else {
1183:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     return((uint32_t)(NVIC->IP[(uint32_t)(IRQn)]           >> (8 - __NVIC_PRIO_BITS)));  } /* get p
1184:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** }
1185:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1186:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1187:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Encode Priority
1188:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1189:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     This function encodes the priority for an interrupt with the given priority group,
1190:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     preemptive priority value and sub priority value.
1191:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     In case of a conflict between priority grouping and available
1192:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     priority bits (__NVIC_PRIO_BITS) the samllest possible priority group is set.
1193:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1194:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     The returned priority value can be used for NVIC_SetPriority(...) function
1195:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1196:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \param [in]     PriorityGroup  Used priority group
1197:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \param [in]   PreemptPriority  Preemptive priority value (starting from 0)
1198:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \param [in]       SubPriority  Sub priority value (starting from 0)
1199:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \return                        Encoded priority for the interrupt
1200:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
1201:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** static __INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1202:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** {
1203:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used        
1204:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   uint32_t PreemptPriorityBits;
1205:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   uint32_t SubPriorityBits;
1206:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1207:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - Priori
1208:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __
1209:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1210:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   return (
1211:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****            ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
1212:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****            ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
1213:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****          );
1214:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** }
1215:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1216:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1217:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Decode Priority
1218:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1219:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     This function decodes an interrupt priority value with the given priority group to
1220:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     preemptive priority value and sub priority value.
1221:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     In case of a conflict between priority grouping and available
1222:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     priority bits (__NVIC_PRIO_BITS) the samllest possible priority group is set.
1223:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1224:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     The priority value can be retrieved with NVIC_GetPriority(...) function
1225:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1226:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \param [in]         Priority   Priority value
1227:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \param [in]     PriorityGroup  Used priority group
1228:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \param [out] pPreemptPriority  Preemptive priority value (starting from 0)
1229:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \param [out]     pSubPriority  Sub priority value (starting from 0)
1230:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
1231:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** static __INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* pPre
1232:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** {
1233:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used        
1234:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   uint32_t PreemptPriorityBits;
1235:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   uint32_t SubPriorityBits;
1236:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1237:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - Priori
1238:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __
1239:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1240:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & ((1 << (PreemptPriorityBits)) - 1);
1241:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   *pSubPriority     = (Priority                   ) & ((1 << (SubPriorityBits    )) - 1);
1242:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** }
1243:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1244:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1245:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  System Reset
1246:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1247:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     This function initiate a system reset request to reset the MCU.
1248:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
1249:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** static __INLINE void NVIC_SystemReset(void)
1250:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** {
1251:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __DSB();                                                     /* Ensure all outstanding memory acc
1252:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****                                                                   buffered write are completed befo
1253:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   SCB->AIRCR  = ((0x5FA << SCB_AIRCR_VECTKEY_Pos)      |
1254:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****                  (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
1255:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****                  SCB_AIRCR_SYSRESETREQ_Msk);                   /* Keep priority group unchanged */
1256:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __DSB();                                                     /* Ensure completion of memory acces
1257:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   while(1);                                                    /* wait until reset */
1258:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** }
1259:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1260:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /*@} end of CMSIS_Core_NVICFunctions */
1261:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1262:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1263:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1264:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* ##################################    SysTick function  ########################################
1265:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_Core_FunctionInterface
1266:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_Core_SysTickFunctions CMSIS Core SysTick Functions
1267:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   @{
1268:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
1269:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1270:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #if (__Vendor_SysTickConfig == 0)
1271:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1272:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  System Tick Configuration
1273:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1274:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     This function initialises the system tick timer and its interrupt and start the system tick tim
1275:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     Counter is in free running mode to generate periodical interrupts.
1276:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1277:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \param [in]  ticks  Number of ticks between two interrupts
1278:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \return          0  Function succeeded
1279:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \return          1  Function failed
1280:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
1281:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** static __INLINE uint32_t SysTick_Config(uint32_t ticks)
1282:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** {
1283:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
1284:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1285:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
1286:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Cortex-M0 System
1287:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
1288:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
1289:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****                    SysTick_CTRL_TICKINT_Msk   |
1290:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****                    SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Ti
1291:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   return (0);                                                  /* Function successful */
1292:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** }
1293:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1294:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #endif
1295:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1296:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /*@} end of CMSIS_Core_SysTickFunctions */
1297:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1298:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1299:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1300:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* ##################################### Debug In/Output function #################################
1301:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_Core_FunctionInterface
1302:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_core_DebugFunctions CMSIS Core Debug Functions
1303:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   @{
1304:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
1305:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1306:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** extern volatile int32_t ITM_RxBuffer;                    /*!< external variable to receive characte
1307:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define                 ITM_RXBUFFER_EMPTY    0x5AA55AA5 /*!< value identifying ITM_RxBuffer is rea
1308:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1309:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1310:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  ITM Send Character
1311:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1312:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     This function transmits a character via the ITM channel 0.
1313:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     It just returns when no debugger is connected that has booked the output.
1314:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     It is blocking when a debugger is connected, but the previous character send is not transmitted
1315:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1316:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \param [in]     ch  Character to transmit
1317:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \return             Character to transmit
1318:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
1319:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** static __INLINE uint32_t ITM_SendChar (uint32_t ch)
1320:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** {
  27              		.loc 1 1320 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 80B4     		push	{r7}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 7, -4
  36 0002 83B0     		sub	sp, sp, #12
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 16
  39 0004 00AF     		add	r7, sp, #0
  40              	.LCFI2:
  41              		.cfi_def_cfa_register 7
  42 0006 7860     		str	r0, [r7, #4]
1321:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   if ((CoreDebug->DEMCR & CoreDebug_DEMCR_TRCENA_Msk)  &&      /* Trace enabled */
  43              		.loc 1 1321 0
  44 0008 134B     		ldr	r3, .L5
  45 000a DB68     		ldr	r3, [r3, #12]
  46 000c 03F08073 		and	r3, r3, #16777216
  47 0010 002B     		cmp	r3, #0
  48 0012 1AD0     		beq	.L2
1322:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****       (ITM->TCR & ITM_TCR_ITMENA_Msk)                  &&      /* ITM enabled */
  49              		.loc 1 1322 0 discriminator 1
  50 0014 4FF06043 		mov	r3, #-536870912
  51 0018 D3F8803E 		ldr	r3, [r3, #3712]
  52 001c 03F00103 		and	r3, r3, #1
1321:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   if ((CoreDebug->DEMCR & CoreDebug_DEMCR_TRCENA_Msk)  &&      /* Trace enabled */
  53              		.loc 1 1321 0 discriminator 1
  54 0020 002B     		cmp	r3, #0
  55 0022 12D0     		beq	.L2
1323:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****       (ITM->TER & (1UL << 0)        )                    )     /* ITM Port #0 enabled */
  56              		.loc 1 1323 0
  57 0024 4FF06043 		mov	r3, #-536870912
  58 0028 D3F8003E 		ldr	r3, [r3, #3584]
  59 002c 03F00103 		and	r3, r3, #1
1322:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****       (ITM->TCR & ITM_TCR_ITMENA_Msk)                  &&      /* ITM enabled */
  60              		.loc 1 1322 0
  61 0030 002B     		cmp	r3, #0
  62 0032 0AD0     		beq	.L2
1324:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   {
1325:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     while (ITM->PORT[0].u32 == 0);
  63              		.loc 1 1325 0
  64 0034 00BF     		nop
  65              	.L3:
  66              		.loc 1 1325 0 is_stmt 0 discriminator 1
  67 0036 4FF06043 		mov	r3, #-536870912
  68 003a 1B68     		ldr	r3, [r3]
  69 003c 002B     		cmp	r3, #0
  70 003e FAD0     		beq	.L3
1326:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     ITM->PORT[0].u8 = (uint8_t) ch;
  71              		.loc 1 1326 0 is_stmt 1
  72 0040 4FF06043 		mov	r3, #-536870912
  73 0044 7A68     		ldr	r2, [r7, #4]
  74 0046 D2B2     		uxtb	r2, r2
  75 0048 1A70     		strb	r2, [r3]
  76              	.L2:
1327:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   }
1328:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   return (ch);
  77              		.loc 1 1328 0
  78 004a 7B68     		ldr	r3, [r7, #4]
1329:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** }
  79              		.loc 1 1329 0
  80 004c 1846     		mov	r0, r3
  81 004e 0C37     		adds	r7, r7, #12
  82 0050 BD46     		mov	sp, r7
  83              		@ sp needed
  84 0052 5DF8047B 		ldr	r7, [sp], #4
  85 0056 7047     		bx	lr
  86              	.L6:
  87              		.align	2
  88              	.L5:
  89 0058 F0ED00E0 		.word	-536810000
  90              		.cfi_endproc
  91              	.LFE107:
  93              		.section	.bss.bf,"aw",%nobits
  94              		.align	2
  97              	bf:
  98 0000 00000000 		.space	4
  99              		.section	.bss.buf,"aw",%nobits
 100              		.align	2
 103              	buf:
 104 0000 00000000 		.space	12
 104      00000000 
 104      00000000 
 105              		.section	.bss.num,"aw",%nobits
 106              		.align	2
 109              	num:
 110 0000 00000000 		.space	4
 111              		.section	.bss.uc,"aw",%nobits
 114              	uc:
 115 0000 00       		.space	1
 116              		.section	.bss.zs,"aw",%nobits
 119              	zs:
 120 0000 00       		.space	1
 121              		.section	.text.out,"ax",%progbits
 122              		.align	2
 123              		.thumb
 124              		.thumb_func
 126              	out:
 127              	.LFB110:
 128              		.file 2 "Source/printf.c"
   1:Source/printf.c **** /*
   2:Source/printf.c ****   File: printf.c
   3:Source/printf.c **** 
   4:Source/printf.c ****   Copyright (C) 2004,2008  Kustaa Nyholm
   5:Source/printf.c **** 
   6:Source/printf.c ****   This library is free software; you can redistribute it and/or
   7:Source/printf.c ****   modify it under the terms of the GNU Lesser General Public
   8:Source/printf.c ****   License as published by the Free Software Foundation; either
   9:Source/printf.c ****   version 2.1 of the License, or (at your option) any later version.
  10:Source/printf.c **** 
  11:Source/printf.c ****   This library is distributed in the hope that it will be useful,
  12:Source/printf.c ****   but WITHOUT ANY WARRANTY; without even the implied warranty of
  13:Source/printf.c ****   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
  14:Source/printf.c ****   Lesser General Public License for more details.
  15:Source/printf.c **** 
  16:Source/printf.c ****   You should have received a copy of the GNU Lesser General Public
  17:Source/printf.c ****   License along with this library; if not, write to the Free Software
  18:Source/printf.c ****   Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
  19:Source/printf.c **** 
  20:Source/printf.c **** */
  21:Source/printf.c **** 
  22:Source/printf.c **** #include <stdint.h>
  23:Source/printf.c **** 
  24:Source/printf.c **** #ifdef ITM_TRACE
  25:Source/printf.c **** #if defined (CORTEX_M4) && defined (STM32F4xx)
  26:Source/printf.c **** #include "stm32f4xx.h"
  27:Source/printf.c **** #elif defined (CORTEX_M4) && defined (STM32F30x)
  28:Source/printf.c **** #include "stm32f30x.h"
  29:Source/printf.c **** #elif defined (CORTEX_M3) && defined (STM32F10x)
  30:Source/printf.c **** #include "stm32f10x.h"
  31:Source/printf.c **** #else
  32:Source/printf.c **** #error No core defined!
  33:Source/printf.c **** #endif
  34:Source/printf.c **** #elif MEM_TRACE
  35:Source/printf.c **** #include "memtrace.h"
  36:Source/printf.c **** #else
  37:Source/printf.c **** #include "serial.h"
  38:Source/printf.c **** #endif
  39:Source/printf.c **** 
  40:Source/printf.c **** #include "printf.h"
  41:Source/printf.c **** 
  42:Source/printf.c **** static char* bf;
  43:Source/printf.c **** static char buf[12];
  44:Source/printf.c **** static unsigned int num;
  45:Source/printf.c **** static char uc;
  46:Source/printf.c **** static char zs;
  47:Source/printf.c **** 
  48:Source/printf.c **** static void out(char c) {
 129              		.loc 2 48 0
 130              		.cfi_startproc
 131              		@ args = 0, pretend = 0, frame = 8
 132              		@ frame_needed = 1, uses_anonymous_args = 0
 133              		@ link register save eliminated.
 134 0000 80B4     		push	{r7}
 135              	.LCFI3:
 136              		.cfi_def_cfa_offset 4
 137              		.cfi_offset 7, -4
 138 0002 83B0     		sub	sp, sp, #12
 139              	.LCFI4:
 140              		.cfi_def_cfa_offset 16
 141 0004 00AF     		add	r7, sp, #0
 142              	.LCFI5:
 143              		.cfi_def_cfa_register 7
 144 0006 0346     		mov	r3, r0
 145 0008 FB71     		strb	r3, [r7, #7]
  49:Source/printf.c ****   *bf++ = c;
 146              		.loc 2 49 0
 147 000a 064B     		ldr	r3, .L8
 148 000c 1B68     		ldr	r3, [r3]
 149 000e 591C     		adds	r1, r3, #1
 150 0010 044A     		ldr	r2, .L8
 151 0012 1160     		str	r1, [r2]
 152 0014 FA79     		ldrb	r2, [r7, #7]
 153 0016 1A70     		strb	r2, [r3]
  50:Source/printf.c **** }
 154              		.loc 2 50 0
 155 0018 0C37     		adds	r7, r7, #12
 156 001a BD46     		mov	sp, r7
 157              		@ sp needed
 158 001c 5DF8047B 		ldr	r7, [sp], #4
 159 0020 7047     		bx	lr
 160              	.L9:
 161 0022 00BF     		.align	2
 162              	.L8:
 163 0024 00000000 		.word	bf
 164              		.cfi_endproc
 165              	.LFE110:
 167              		.section	.text.outDgt,"ax",%progbits
 168              		.align	2
 169              		.thumb
 170              		.thumb_func
 172              	outDgt:
 173              	.LFB111:
  51:Source/printf.c **** 
  52:Source/printf.c **** static void outDgt(char dgt) {
 174              		.loc 2 52 0
 175              		.cfi_startproc
 176              		@ args = 0, pretend = 0, frame = 8
 177              		@ frame_needed = 1, uses_anonymous_args = 0
 178 0000 80B5     		push	{r7, lr}
 179              	.LCFI6:
 180              		.cfi_def_cfa_offset 8
 181              		.cfi_offset 7, -8
 182              		.cfi_offset 14, -4
 183 0002 82B0     		sub	sp, sp, #8
 184              	.LCFI7:
 185              		.cfi_def_cfa_offset 16
 186 0004 00AF     		add	r7, sp, #0
 187              	.LCFI8:
 188              		.cfi_def_cfa_register 7
 189 0006 0346     		mov	r3, r0
 190 0008 FB71     		strb	r3, [r7, #7]
  53:Source/printf.c ****   out(dgt+(dgt<10 ? '0' : (uc ? 'A' : 'a')-10));
 191              		.loc 2 53 0
 192 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 193 000c 092B     		cmp	r3, #9
 194 000e 07D9     		bls	.L11
 195              		.loc 2 53 0 is_stmt 0 discriminator 1
 196 0010 0A4B     		ldr	r3, .L15
 197 0012 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 198 0014 002B     		cmp	r3, #0
 199 0016 01D0     		beq	.L12
 200              		.loc 2 53 0 discriminator 3
 201 0018 3723     		movs	r3, #55
 202 001a 02E0     		b	.L14
 203              	.L12:
 204              		.loc 2 53 0 discriminator 4
 205 001c 5723     		movs	r3, #87
 206 001e 00E0     		b	.L14
 207              	.L11:
 208              		.loc 2 53 0 discriminator 2
 209 0020 3023     		movs	r3, #48
 210              	.L14:
 211              		.loc 2 53 0 discriminator 5
 212 0022 FA79     		ldrb	r2, [r7, #7]
 213 0024 1344     		add	r3, r3, r2
 214 0026 DBB2     		uxtb	r3, r3
 215 0028 1846     		mov	r0, r3
 216 002a FFF7FEFF 		bl	out
  54:Source/printf.c ****   zs=1;
 217              		.loc 2 54 0 is_stmt 1 discriminator 5
 218 002e 044B     		ldr	r3, .L15+4
 219 0030 0122     		movs	r2, #1
 220 0032 1A70     		strb	r2, [r3]
  55:Source/printf.c **** }
 221              		.loc 2 55 0 discriminator 5
 222 0034 0837     		adds	r7, r7, #8
 223 0036 BD46     		mov	sp, r7
 224              		@ sp needed
 225 0038 80BD     		pop	{r7, pc}
 226              	.L16:
 227 003a 00BF     		.align	2
 228              	.L15:
 229 003c 00000000 		.word	uc
 230 0040 00000000 		.word	zs
 231              		.cfi_endproc
 232              	.LFE111:
 234              		.section	.text.divOut,"ax",%progbits
 235              		.align	2
 236              		.thumb
 237              		.thumb_func
 239              	divOut:
 240              	.LFB112:
  56:Source/printf.c **** 
  57:Source/printf.c **** static void divOut(unsigned int div) {
 241              		.loc 2 57 0
 242              		.cfi_startproc
 243              		@ args = 0, pretend = 0, frame = 16
 244              		@ frame_needed = 1, uses_anonymous_args = 0
 245 0000 80B5     		push	{r7, lr}
 246              	.LCFI9:
 247              		.cfi_def_cfa_offset 8
 248              		.cfi_offset 7, -8
 249              		.cfi_offset 14, -4
 250 0002 84B0     		sub	sp, sp, #16
 251              	.LCFI10:
 252              		.cfi_def_cfa_offset 24
 253 0004 00AF     		add	r7, sp, #0
 254              	.LCFI11:
 255              		.cfi_def_cfa_register 7
 256 0006 7860     		str	r0, [r7, #4]
  58:Source/printf.c ****   unsigned char dgt=0;
 257              		.loc 2 58 0
 258 0008 0023     		movs	r3, #0
 259 000a FB73     		strb	r3, [r7, #15]
  59:Source/printf.c ****   num &= 0xffffffff;
 260              		.loc 2 59 0
 261 000c 104B     		ldr	r3, .L22
 262 000e 1A68     		ldr	r2, [r3]
 263 0010 0F4B     		ldr	r3, .L22
 264 0012 1A60     		str	r2, [r3]
  60:Source/printf.c ****   while (num>=div) {
 265              		.loc 2 60 0
 266 0014 08E0     		b	.L18
 267              	.L19:
  61:Source/printf.c ****     num -= div;
 268              		.loc 2 61 0
 269 0016 0E4B     		ldr	r3, .L22
 270 0018 1A68     		ldr	r2, [r3]
 271 001a 7B68     		ldr	r3, [r7, #4]
 272 001c D21A     		subs	r2, r2, r3
 273 001e 0C4B     		ldr	r3, .L22
 274 0020 1A60     		str	r2, [r3]
  62:Source/printf.c ****     dgt++;
 275              		.loc 2 62 0
 276 0022 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 277 0024 0133     		adds	r3, r3, #1
 278 0026 FB73     		strb	r3, [r7, #15]
 279              	.L18:
  60:Source/printf.c ****   while (num>=div) {
 280              		.loc 2 60 0 discriminator 1
 281 0028 094B     		ldr	r3, .L22
 282 002a 1A68     		ldr	r2, [r3]
 283 002c 7B68     		ldr	r3, [r7, #4]
 284 002e 9A42     		cmp	r2, r3
 285 0030 F1D2     		bcs	.L19
  63:Source/printf.c ****   }
  64:Source/printf.c ****   if (zs || dgt>0)
 286              		.loc 2 64 0
 287 0032 084B     		ldr	r3, .L22+4
 288 0034 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 289 0036 002B     		cmp	r3, #0
 290 0038 02D1     		bne	.L20
 291              		.loc 2 64 0 is_stmt 0 discriminator 1
 292 003a FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 293 003c 002B     		cmp	r3, #0
 294 003e 03D0     		beq	.L17
 295              	.L20:
  65:Source/printf.c ****     outDgt(dgt);
 296              		.loc 2 65 0 is_stmt 1
 297 0040 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 298 0042 1846     		mov	r0, r3
 299 0044 FFF7FEFF 		bl	outDgt
 300              	.L17:
  66:Source/printf.c **** }
 301              		.loc 2 66 0
 302 0048 1037     		adds	r7, r7, #16
 303 004a BD46     		mov	sp, r7
 304              		@ sp needed
 305 004c 80BD     		pop	{r7, pc}
 306              	.L23:
 307 004e 00BF     		.align	2
 308              	.L22:
 309 0050 00000000 		.word	num
 310 0054 00000000 		.word	zs
 311              		.cfi_endproc
 312              	.LFE112:
 314              		.section	.text.t_puts,"ax",%progbits
 315              		.align	2
 316              		.global	t_puts
 317              		.thumb
 318              		.thumb_func
 320              	t_puts:
 321              	.LFB113:
  67:Source/printf.c **** 
  68:Source/printf.c **** 
  69:Source/printf.c **** int  t_puts(const char *s)
  70:Source/printf.c **** {
 322              		.loc 2 70 0
 323              		.cfi_startproc
 324              		@ args = 0, pretend = 0, frame = 16
 325              		@ frame_needed = 1, uses_anonymous_args = 0
 326 0000 80B5     		push	{r7, lr}
 327              	.LCFI12:
 328              		.cfi_def_cfa_offset 8
 329              		.cfi_offset 7, -8
 330              		.cfi_offset 14, -4
 331 0002 84B0     		sub	sp, sp, #16
 332              	.LCFI13:
 333              		.cfi_def_cfa_offset 24
 334 0004 00AF     		add	r7, sp, #0
 335              	.LCFI14:
 336              		.cfi_def_cfa_register 7
 337 0006 7860     		str	r0, [r7, #4]
  71:Source/printf.c ****   char *p;
  72:Source/printf.c **** 
  73:Source/printf.c ****   p = (char *) s;
 338              		.loc 2 73 0
 339 0008 7B68     		ldr	r3, [r7, #4]
 340 000a FB60     		str	r3, [r7, #12]
  74:Source/printf.c ****   while (*p != '\0')
 341              		.loc 2 74 0
 342 000c 07E0     		b	.L25
 343              	.L26:
  75:Source/printf.c ****     {
  76:Source/printf.c **** #ifdef ITM_TRACE
  77:Source/printf.c ****       ITM_SendChar ((uint32_t) *p);
 344              		.loc 2 77 0
 345 000e FB68     		ldr	r3, [r7, #12]
 346 0010 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 347 0012 1846     		mov	r0, r3
 348 0014 FFF7FEFF 		bl	ITM_SendChar
  78:Source/printf.c **** #elif MEM_TRACE
  79:Source/printf.c ****       mem_putchar(*p);
  80:Source/printf.c **** #else
  81:Source/printf.c ****       putchar(*p);
  82:Source/printf.c **** #endif
  83:Source/printf.c ****       p++;
 349              		.loc 2 83 0
 350 0018 FB68     		ldr	r3, [r7, #12]
 351 001a 0133     		adds	r3, r3, #1
 352 001c FB60     		str	r3, [r7, #12]
 353              	.L25:
  74:Source/printf.c ****   while (*p != '\0')
 354              		.loc 2 74 0 discriminator 1
 355 001e FB68     		ldr	r3, [r7, #12]
 356 0020 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 357 0022 002B     		cmp	r3, #0
 358 0024 F3D1     		bne	.L26
  84:Source/printf.c ****     }
  85:Source/printf.c **** #if defined (TFP_PUTS_ENDL)
  86:Source/printf.c **** #ifdef ITM_TRACE
  87:Source/printf.c ****   ITM_SendChar ((uint32_t) 10);
 359              		.loc 2 87 0
 360 0026 0A20     		movs	r0, #10
 361 0028 FFF7FEFF 		bl	ITM_SendChar
  88:Source/printf.c **** #elif MEM_TRACE
  89:Source/printf.c ****   mem_putchar(10);
  90:Source/printf.c **** #else
  91:Source/printf.c ****   putchar(10);
  92:Source/printf.c **** #endif
  93:Source/printf.c **** #endif
  94:Source/printf.c ****   return 1;
 362              		.loc 2 94 0
 363 002c 0123     		movs	r3, #1
  95:Source/printf.c **** }
 364              		.loc 2 95 0
 365 002e 1846     		mov	r0, r3
 366 0030 1037     		adds	r7, r7, #16
 367 0032 BD46     		mov	sp, r7
 368              		@ sp needed
 369 0034 80BD     		pop	{r7, pc}
 370              		.cfi_endproc
 371              	.LFE113:
 373 0036 00BF     		.section	.text.t_printf,"ax",%progbits
 374              		.align	2
 375              		.global	t_printf
 376              		.thumb
 377              		.thumb_func
 379              	t_printf:
 380              	.LFB114:
  96:Source/printf.c **** 
  97:Source/printf.c **** void t_printf(const char *fmt, ...)
  98:Source/printf.c **** {
 381              		.loc 2 98 0
 382              		.cfi_startproc
 383              		@ args = 4, pretend = 16, frame = 16
 384              		@ frame_needed = 1, uses_anonymous_args = 1
 385 0000 0FB4     		push	{r0, r1, r2, r3}
 386              	.LCFI15:
 387              		.cfi_def_cfa_offset 16
 388              		.cfi_offset 0, -16
 389              		.cfi_offset 1, -12
 390              		.cfi_offset 2, -8
 391              		.cfi_offset 3, -4
 392 0002 80B5     		push	{r7, lr}
 393              	.LCFI16:
 394              		.cfi_def_cfa_offset 24
 395              		.cfi_offset 7, -24
 396              		.cfi_offset 14, -20
 397 0004 84B0     		sub	sp, sp, #16
 398              	.LCFI17:
 399              		.cfi_def_cfa_offset 40
 400 0006 00AF     		add	r7, sp, #0
 401              	.LCFI18:
 402              		.cfi_def_cfa_register 7
  99:Source/printf.c ****   va_list va;
 100:Source/printf.c ****   char ch;
 101:Source/printf.c ****   char* p;
 102:Source/printf.c **** 
 103:Source/printf.c ****   va_start(va,fmt);
 403              		.loc 2 103 0
 404 0008 07F11C03 		add	r3, r7, #28
 405 000c 3B60     		str	r3, [r7]
 104:Source/printf.c **** 
 105:Source/printf.c ****   while ((ch=*(fmt++))) {
 406              		.loc 2 105 0
 407 000e 0FE1     		b	.L29
 408              	.L56:
 106:Source/printf.c ****     if (ch!='%') {
 409              		.loc 2 106 0
 410 0010 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 411 0012 252B     		cmp	r3, #37
 412 0014 04D0     		beq	.L30
 107:Source/printf.c **** #ifdef ITM_TRACE
 108:Source/printf.c ****       ITM_SendChar ((uint32_t) ch);
 413              		.loc 2 108 0
 414 0016 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 415 0018 1846     		mov	r0, r3
 416 001a FFF7FEFF 		bl	ITM_SendChar
 417 001e 07E1     		b	.L29
 418              	.L30:
 419              	.LBB2:
 109:Source/printf.c **** #elif MEM_TRACE
 110:Source/printf.c ****   mem_putchar(ch);
 111:Source/printf.c **** #else
 112:Source/printf.c ****       putchar(ch);
 113:Source/printf.c **** #endif
 114:Source/printf.c ****     }
 115:Source/printf.c ****     else {
 116:Source/printf.c ****       char lz=0;
 420              		.loc 2 116 0
 421 0020 0023     		movs	r3, #0
 422 0022 FB71     		strb	r3, [r7, #7]
 117:Source/printf.c ****       char w=0;
 423              		.loc 2 117 0
 424 0024 0023     		movs	r3, #0
 425 0026 BB71     		strb	r3, [r7, #6]
 118:Source/printf.c ****       ch=*(fmt++);
 426              		.loc 2 118 0
 427 0028 BB69     		ldr	r3, [r7, #24]
 428 002a 5A1C     		adds	r2, r3, #1
 429 002c BA61     		str	r2, [r7, #24]
 430 002e 1B78     		ldrb	r3, [r3]
 431 0030 FB73     		strb	r3, [r7, #15]
 119:Source/printf.c ****       if (ch=='0') {
 432              		.loc 2 119 0
 433 0032 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 434 0034 302B     		cmp	r3, #48
 435 0036 06D1     		bne	.L31
 120:Source/printf.c **** 	ch=*(fmt++);
 436              		.loc 2 120 0
 437 0038 BB69     		ldr	r3, [r7, #24]
 438 003a 5A1C     		adds	r2, r3, #1
 439 003c BA61     		str	r2, [r7, #24]
 440 003e 1B78     		ldrb	r3, [r3]
 441 0040 FB73     		strb	r3, [r7, #15]
 121:Source/printf.c **** 	lz=1;
 442              		.loc 2 121 0
 443 0042 0123     		movs	r3, #1
 444 0044 FB71     		strb	r3, [r7, #7]
 445              	.L31:
 122:Source/printf.c ****       }
 123:Source/printf.c ****       if (ch>='0' && ch<='9') {
 446              		.loc 2 123 0
 447 0046 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 448 0048 2F2B     		cmp	r3, #47
 449 004a 1DD9     		bls	.L32
 450              		.loc 2 123 0 is_stmt 0 discriminator 1
 451 004c FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 452 004e 392B     		cmp	r3, #57
 453 0050 1AD8     		bhi	.L32
 124:Source/printf.c **** 	w=0;
 454              		.loc 2 124 0 is_stmt 1
 455 0052 0023     		movs	r3, #0
 456 0054 BB71     		strb	r3, [r7, #6]
 125:Source/printf.c **** 	while (ch>='0' && ch<='9') {
 457              		.loc 2 125 0
 458 0056 11E0     		b	.L33
 459              	.L34:
 126:Source/printf.c **** 	  w=(((w<<2)+w)<<1)+ch-'0';
 460              		.loc 2 126 0
 461 0058 BB79     		ldrb	r3, [r7, #6]
 462 005a 9B00     		lsls	r3, r3, #2
 463 005c DAB2     		uxtb	r2, r3
 464 005e BB79     		ldrb	r3, [r7, #6]
 465 0060 1344     		add	r3, r3, r2
 466 0062 DBB2     		uxtb	r3, r3
 467 0064 5B00     		lsls	r3, r3, #1
 468 0066 DAB2     		uxtb	r2, r3
 469 0068 FB7B     		ldrb	r3, [r7, #15]
 470 006a 1344     		add	r3, r3, r2
 471 006c DBB2     		uxtb	r3, r3
 472 006e 303B     		subs	r3, r3, #48
 473 0070 BB71     		strb	r3, [r7, #6]
 127:Source/printf.c **** 	  ch=*fmt++;
 474              		.loc 2 127 0
 475 0072 BB69     		ldr	r3, [r7, #24]
 476 0074 5A1C     		adds	r2, r3, #1
 477 0076 BA61     		str	r2, [r7, #24]
 478 0078 1B78     		ldrb	r3, [r3]
 479 007a FB73     		strb	r3, [r7, #15]
 480              	.L33:
 125:Source/printf.c **** 	while (ch>='0' && ch<='9') {
 481              		.loc 2 125 0 discriminator 1
 482 007c FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 483 007e 2F2B     		cmp	r3, #47
 484 0080 02D9     		bls	.L32
 125:Source/printf.c **** 	while (ch>='0' && ch<='9') {
 485              		.loc 2 125 0 is_stmt 0 discriminator 2
 486 0082 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 487 0084 392B     		cmp	r3, #57
 488 0086 E7D9     		bls	.L34
 489              	.L32:
 128:Source/printf.c **** 	}
 129:Source/printf.c ****       }
 130:Source/printf.c ****       bf=buf;
 490              		.loc 2 130 0 is_stmt 1
 491 0088 724B     		ldr	r3, .L59
 492 008a 734A     		ldr	r2, .L59+4
 493 008c 1A60     		str	r2, [r3]
 131:Source/printf.c ****       p=bf;
 494              		.loc 2 131 0
 495 008e 714B     		ldr	r3, .L59
 496 0090 1B68     		ldr	r3, [r3]
 497 0092 BB60     		str	r3, [r7, #8]
 132:Source/printf.c ****       zs=0;
 498              		.loc 2 132 0
 499 0094 714B     		ldr	r3, .L59+8
 500 0096 0022     		movs	r2, #0
 501 0098 1A70     		strb	r2, [r3]
 133:Source/printf.c ****       switch (ch) {
 502              		.loc 2 133 0
 503 009a FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 504 009c 632B     		cmp	r3, #99
 505 009e 00F08280 		beq	.L36
 506 00a2 632B     		cmp	r3, #99
 507 00a4 08DC     		bgt	.L37
 508 00a6 252B     		cmp	r3, #37
 509 00a8 00F08C80 		beq	.L38
 510 00ac 582B     		cmp	r3, #88
 511 00ae 49D0     		beq	.L39
 512 00b0 002B     		cmp	r3, #0
 513 00b2 00F0C780 		beq	.L57
 134:Source/printf.c ****       case 0:
 135:Source/printf.c **** 	goto abort;
 136:Source/printf.c ****       case 'u':
 137:Source/printf.c ****       case 'd' :
 138:Source/printf.c **** 	num=va_arg(va, unsigned int);
 139:Source/printf.c **** 	if (ch=='d' && (int)num<0) {
 140:Source/printf.c **** 	  num = -(int)num;
 141:Source/printf.c **** 	  out('-');
 142:Source/printf.c **** 	}
 143:Source/printf.c **** 	divOut(1000000000);
 144:Source/printf.c **** 	divOut(100000000);
 145:Source/printf.c **** 	divOut(10000000);
 146:Source/printf.c **** 	divOut(1000000);
 147:Source/printf.c **** 	divOut(100000);
 148:Source/printf.c **** 	divOut(10000);
 149:Source/printf.c **** 	divOut(1000);
 150:Source/printf.c **** 	divOut(100);
 151:Source/printf.c **** 	divOut(10);
 152:Source/printf.c **** 	outDgt(num);
 153:Source/printf.c **** 	break;
 154:Source/printf.c ****       case 'x':
 155:Source/printf.c ****       case 'X' :
 156:Source/printf.c **** 	uc= ch=='X';
 157:Source/printf.c **** 	num=va_arg(va, unsigned int);
 158:Source/printf.c **** 	divOut(0x10000000);
 159:Source/printf.c **** 	divOut(0x1000000);
 160:Source/printf.c **** 	divOut(0x100000);
 161:Source/printf.c **** 	divOut(0x10000);
 162:Source/printf.c **** 	divOut(0x1000);
 163:Source/printf.c **** 	divOut(0x100);
 164:Source/printf.c **** 	divOut(0x10);
 165:Source/printf.c **** 	outDgt(num);
 166:Source/printf.c **** 	break;
 167:Source/printf.c ****       case 'c' :
 168:Source/printf.c **** 	out((char)(va_arg(va, int)));
 169:Source/printf.c **** 	break;
 170:Source/printf.c ****       case 's' :
 171:Source/printf.c **** 	p=va_arg(va, char*);
 172:Source/printf.c **** 	break;
 173:Source/printf.c ****       case '%' :
 174:Source/printf.c **** 	out('%');
 175:Source/printf.c ****       default:
 176:Source/printf.c **** 	break;
 514              		.loc 2 176 0
 515 00b6 88E0     		b	.L58
 516              	.L37:
 133:Source/printf.c ****       switch (ch) {
 517              		.loc 2 133 0
 518 00b8 732B     		cmp	r3, #115
 519 00ba 7DD0     		beq	.L41
 520 00bc 732B     		cmp	r3, #115
 521 00be 02DC     		bgt	.L42
 522 00c0 642B     		cmp	r3, #100
 523 00c2 05D0     		beq	.L43
 524              		.loc 2 176 0
 525 00c4 81E0     		b	.L58
 526              	.L42:
 133:Source/printf.c ****       switch (ch) {
 527              		.loc 2 133 0
 528 00c6 752B     		cmp	r3, #117
 529 00c8 02D0     		beq	.L43
 530 00ca 782B     		cmp	r3, #120
 531 00cc 3AD0     		beq	.L39
 532              		.loc 2 176 0
 533 00ce 7CE0     		b	.L58
 534              	.L43:
 138:Source/printf.c **** 	num=va_arg(va, unsigned int);
 535              		.loc 2 138 0
 536 00d0 3B68     		ldr	r3, [r7]
 537 00d2 1A1D     		adds	r2, r3, #4
 538 00d4 3A60     		str	r2, [r7]
 539 00d6 1A68     		ldr	r2, [r3]
 540 00d8 614B     		ldr	r3, .L59+12
 541 00da 1A60     		str	r2, [r3]
 139:Source/printf.c **** 	if (ch=='d' && (int)num<0) {
 542              		.loc 2 139 0
 543 00dc FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 544 00de 642B     		cmp	r3, #100
 545 00e0 0CD1     		bne	.L45
 139:Source/printf.c **** 	if (ch=='d' && (int)num<0) {
 546              		.loc 2 139 0 is_stmt 0 discriminator 1
 547 00e2 5F4B     		ldr	r3, .L59+12
 548 00e4 1B68     		ldr	r3, [r3]
 549 00e6 002B     		cmp	r3, #0
 550 00e8 08DA     		bge	.L45
 140:Source/printf.c **** 	  num = -(int)num;
 551              		.loc 2 140 0 is_stmt 1
 552 00ea 5D4B     		ldr	r3, .L59+12
 553 00ec 1B68     		ldr	r3, [r3]
 554 00ee 5B42     		negs	r3, r3
 555 00f0 1A46     		mov	r2, r3
 556 00f2 5B4B     		ldr	r3, .L59+12
 557 00f4 1A60     		str	r2, [r3]
 141:Source/printf.c **** 	  out('-');
 558              		.loc 2 141 0
 559 00f6 2D20     		movs	r0, #45
 560 00f8 FFF7FEFF 		bl	out
 561              	.L45:
 143:Source/printf.c **** 	divOut(1000000000);
 562              		.loc 2 143 0
 563 00fc 5948     		ldr	r0, .L59+16
 564 00fe FFF7FEFF 		bl	divOut
 144:Source/printf.c **** 	divOut(100000000);
 565              		.loc 2 144 0
 566 0102 5948     		ldr	r0, .L59+20
 567 0104 FFF7FEFF 		bl	divOut
 145:Source/printf.c **** 	divOut(10000000);
 568              		.loc 2 145 0
 569 0108 5848     		ldr	r0, .L59+24
 570 010a FFF7FEFF 		bl	divOut
 146:Source/printf.c **** 	divOut(1000000);
 571              		.loc 2 146 0
 572 010e 5848     		ldr	r0, .L59+28
 573 0110 FFF7FEFF 		bl	divOut
 147:Source/printf.c **** 	divOut(100000);
 574              		.loc 2 147 0
 575 0114 5748     		ldr	r0, .L59+32
 576 0116 FFF7FEFF 		bl	divOut
 148:Source/printf.c **** 	divOut(10000);
 577              		.loc 2 148 0
 578 011a 42F21070 		movw	r0, #10000
 579 011e FFF7FEFF 		bl	divOut
 149:Source/printf.c **** 	divOut(1000);
 580              		.loc 2 149 0
 581 0122 4FF47A70 		mov	r0, #1000
 582 0126 FFF7FEFF 		bl	divOut
 150:Source/printf.c **** 	divOut(100);
 583              		.loc 2 150 0
 584 012a 6420     		movs	r0, #100
 585 012c FFF7FEFF 		bl	divOut
 151:Source/printf.c **** 	divOut(10);
 586              		.loc 2 151 0
 587 0130 0A20     		movs	r0, #10
 588 0132 FFF7FEFF 		bl	divOut
 152:Source/printf.c **** 	outDgt(num);
 589              		.loc 2 152 0
 590 0136 4A4B     		ldr	r3, .L59+12
 591 0138 1B68     		ldr	r3, [r3]
 592 013a DBB2     		uxtb	r3, r3
 593 013c 1846     		mov	r0, r3
 594 013e FFF7FEFF 		bl	outDgt
 153:Source/printf.c **** 	break;
 595              		.loc 2 153 0
 596 0142 43E0     		b	.L46
 597              	.L39:
 156:Source/printf.c **** 	uc= ch=='X';
 598              		.loc 2 156 0
 599 0144 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 600 0146 582B     		cmp	r3, #88
 601 0148 14BF     		ite	ne
 602 014a 0023     		movne	r3, #0
 603 014c 0123     		moveq	r3, #1
 604 014e DBB2     		uxtb	r3, r3
 605 0150 1A46     		mov	r2, r3
 606 0152 494B     		ldr	r3, .L59+36
 607 0154 1A70     		strb	r2, [r3]
 157:Source/printf.c **** 	num=va_arg(va, unsigned int);
 608              		.loc 2 157 0
 609 0156 3B68     		ldr	r3, [r7]
 610 0158 1A1D     		adds	r2, r3, #4
 611 015a 3A60     		str	r2, [r7]
 612 015c 1A68     		ldr	r2, [r3]
 613 015e 404B     		ldr	r3, .L59+12
 614 0160 1A60     		str	r2, [r3]
 158:Source/printf.c **** 	divOut(0x10000000);
 615              		.loc 2 158 0
 616 0162 4FF08050 		mov	r0, #268435456
 617 0166 FFF7FEFF 		bl	divOut
 159:Source/printf.c **** 	divOut(0x1000000);
 618              		.loc 2 159 0
 619 016a 4FF08070 		mov	r0, #16777216
 620 016e FFF7FEFF 		bl	divOut
 160:Source/printf.c **** 	divOut(0x100000);
 621              		.loc 2 160 0
 622 0172 4FF48010 		mov	r0, #1048576
 623 0176 FFF7FEFF 		bl	divOut
 161:Source/printf.c **** 	divOut(0x10000);
 624              		.loc 2 161 0
 625 017a 4FF48030 		mov	r0, #65536
 626 017e FFF7FEFF 		bl	divOut
 162:Source/printf.c **** 	divOut(0x1000);
 627              		.loc 2 162 0
 628 0182 4FF48050 		mov	r0, #4096
 629 0186 FFF7FEFF 		bl	divOut
 163:Source/printf.c **** 	divOut(0x100);
 630              		.loc 2 163 0
 631 018a 4FF48070 		mov	r0, #256
 632 018e FFF7FEFF 		bl	divOut
 164:Source/printf.c **** 	divOut(0x10);
 633              		.loc 2 164 0
 634 0192 1020     		movs	r0, #16
 635 0194 FFF7FEFF 		bl	divOut
 165:Source/printf.c **** 	outDgt(num);
 636              		.loc 2 165 0
 637 0198 314B     		ldr	r3, .L59+12
 638 019a 1B68     		ldr	r3, [r3]
 639 019c DBB2     		uxtb	r3, r3
 640 019e 1846     		mov	r0, r3
 641 01a0 FFF7FEFF 		bl	outDgt
 166:Source/printf.c **** 	break;
 642              		.loc 2 166 0
 643 01a4 12E0     		b	.L46
 644              	.L36:
 168:Source/printf.c **** 	out((char)(va_arg(va, int)));
 645              		.loc 2 168 0
 646 01a6 3B68     		ldr	r3, [r7]
 647 01a8 1A1D     		adds	r2, r3, #4
 648 01aa 3A60     		str	r2, [r7]
 649 01ac 1B68     		ldr	r3, [r3]
 650 01ae DBB2     		uxtb	r3, r3
 651 01b0 1846     		mov	r0, r3
 652 01b2 FFF7FEFF 		bl	out
 169:Source/printf.c **** 	break;
 653              		.loc 2 169 0
 654 01b6 09E0     		b	.L46
 655              	.L41:
 171:Source/printf.c **** 	p=va_arg(va, char*);
 656              		.loc 2 171 0
 657 01b8 3B68     		ldr	r3, [r7]
 658 01ba 1A1D     		adds	r2, r3, #4
 659 01bc 3A60     		str	r2, [r7]
 660 01be 1B68     		ldr	r3, [r3]
 661 01c0 BB60     		str	r3, [r7, #8]
 172:Source/printf.c **** 	break;
 662              		.loc 2 172 0
 663 01c2 03E0     		b	.L46
 664              	.L38:
 174:Source/printf.c **** 	out('%');
 665              		.loc 2 174 0
 666 01c4 2520     		movs	r0, #37
 667 01c6 FFF7FEFF 		bl	out
 668              	.L58:
 669              		.loc 2 176 0
 670 01ca 00BF     		nop
 671              	.L46:
 177:Source/printf.c ****       }
 178:Source/printf.c ****       *bf=0;
 672              		.loc 2 178 0
 673 01cc 214B     		ldr	r3, .L59
 674 01ce 1B68     		ldr	r3, [r3]
 675 01d0 0022     		movs	r2, #0
 676 01d2 1A70     		strb	r2, [r3]
 179:Source/printf.c ****       bf=p;
 677              		.loc 2 179 0
 678 01d4 1F4B     		ldr	r3, .L59
 679 01d6 BA68     		ldr	r2, [r7, #8]
 680 01d8 1A60     		str	r2, [r3]
 180:Source/printf.c ****       while (*bf++ && w > 0)
 681              		.loc 2 180 0
 682 01da 02E0     		b	.L47
 683              	.L49:
 181:Source/printf.c **** 	w--;
 684              		.loc 2 181 0
 685 01dc BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 686 01de 013B     		subs	r3, r3, #1
 687 01e0 BB71     		strb	r3, [r7, #6]
 688              	.L47:
 180:Source/printf.c ****       while (*bf++ && w > 0)
 689              		.loc 2 180 0 discriminator 1
 690 01e2 1C4B     		ldr	r3, .L59
 691 01e4 1B68     		ldr	r3, [r3]
 692 01e6 591C     		adds	r1, r3, #1
 693 01e8 1A4A     		ldr	r2, .L59
 694 01ea 1160     		str	r1, [r2]
 695 01ec 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 696 01ee 002B     		cmp	r3, #0
 697 01f0 02D0     		beq	.L48
 180:Source/printf.c ****       while (*bf++ && w > 0)
 698              		.loc 2 180 0 is_stmt 0 discriminator 2
 699 01f2 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 700 01f4 002B     		cmp	r3, #0
 701 01f6 F1D1     		bne	.L49
 702              	.L48:
 182:Source/printf.c ****       while (w-- > 0)
 703              		.loc 2 182 0 is_stmt 1
 704 01f8 08E0     		b	.L50
 705              	.L53:
 183:Source/printf.c **** 	{
 184:Source/printf.c **** #ifdef ITM_TRACE
 185:Source/printf.c **** 	  ITM_SendChar ((uint32_t) (lz ? '0' : ' '));
 706              		.loc 2 185 0
 707 01fa FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 708 01fc 002B     		cmp	r3, #0
 709 01fe 01D0     		beq	.L51
 710              		.loc 2 185 0 is_stmt 0 discriminator 1
 711 0200 3023     		movs	r3, #48
 712 0202 00E0     		b	.L52
 713              	.L51:
 714              		.loc 2 185 0 discriminator 2
 715 0204 2023     		movs	r3, #32
 716              	.L52:
 717              		.loc 2 185 0 discriminator 3
 718 0206 1846     		mov	r0, r3
 719 0208 FFF7FEFF 		bl	ITM_SendChar
 720              	.L50:
 182:Source/printf.c ****       while (w-- > 0)
 721              		.loc 2 182 0 is_stmt 1 discriminator 1
 722 020c BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 723 020e 5A1E     		subs	r2, r3, #1
 724 0210 BA71     		strb	r2, [r7, #6]
 725 0212 002B     		cmp	r3, #0
 726 0214 F1D1     		bne	.L53
 186:Source/printf.c **** #elif MEM_TRACE
 187:Source/printf.c **** 	  mem_putchar(lz ? '0' : ' ');
 188:Source/printf.c **** #else
 189:Source/printf.c **** 	  putchar(lz ? '0' : ' ');
 190:Source/printf.c **** #endif
 191:Source/printf.c **** 	}
 192:Source/printf.c **** 
 193:Source/printf.c ****       while ((ch= *p++))
 727              		.loc 2 193 0
 728 0216 03E0     		b	.L54
 729              	.L55:
 194:Source/printf.c **** 	{
 195:Source/printf.c **** #ifdef ITM_TRACE
 196:Source/printf.c **** 	  ITM_SendChar ((uint32_t) ch);
 730              		.loc 2 196 0
 731 0218 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 732 021a 1846     		mov	r0, r3
 733 021c FFF7FEFF 		bl	ITM_SendChar
 734              	.L54:
 193:Source/printf.c ****       while ((ch= *p++))
 735              		.loc 2 193 0 discriminator 1
 736 0220 BB68     		ldr	r3, [r7, #8]
 737 0222 5A1C     		adds	r2, r3, #1
 738 0224 BA60     		str	r2, [r7, #8]
 739 0226 1B78     		ldrb	r3, [r3]
 740 0228 FB73     		strb	r3, [r7, #15]
 741 022a FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 742 022c 002B     		cmp	r3, #0
 743 022e F3D1     		bne	.L55
 744              	.L29:
 745              	.LBE2:
 105:Source/printf.c ****   while ((ch=*(fmt++))) {
 746              		.loc 2 105 0 discriminator 1
 747 0230 BB69     		ldr	r3, [r7, #24]
 748 0232 5A1C     		adds	r2, r3, #1
 749 0234 BA61     		str	r2, [r7, #24]
 750 0236 1B78     		ldrb	r3, [r3]
 751 0238 FB73     		strb	r3, [r7, #15]
 752 023a FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 753 023c 002B     		cmp	r3, #0
 754 023e 7FF4E7AE 		bne	.L56
 755 0242 00E0     		b	.L28
 756              	.L44:
 757              	.L57:
 758              	.LBB3:
 135:Source/printf.c **** 	goto abort;
 759              		.loc 2 135 0
 760 0244 00BF     		nop
 761              	.L28:
 762              	.LBE3:
 197:Source/printf.c **** #elif MEM_TRACE
 198:Source/printf.c **** 	  mem_putchar(ch);
 199:Source/printf.c **** #else
 200:Source/printf.c **** 	  putchar(ch);
 201:Source/printf.c **** #endif
 202:Source/printf.c **** 	}
 203:Source/printf.c ****     }
 204:Source/printf.c ****   }
 205:Source/printf.c ****  abort:;
 206:Source/printf.c ****   va_end(va);
 207:Source/printf.c **** }
 763              		.loc 2 207 0
 764 0246 1037     		adds	r7, r7, #16
 765 0248 BD46     		mov	sp, r7
 766              		@ sp needed
 767 024a BDE88040 		pop	{r7, lr}
 768 024e 04B0     		add	sp, sp, #16
 769 0250 7047     		bx	lr
 770              	.L60:
 771 0252 00BF     		.align	2
 772              	.L59:
 773 0254 00000000 		.word	bf
 774 0258 00000000 		.word	buf
 775 025c 00000000 		.word	zs
 776 0260 00000000 		.word	num
 777 0264 00CA9A3B 		.word	1000000000
 778 0268 00E1F505 		.word	100000000
 779 026c 80969800 		.word	10000000
 780 0270 40420F00 		.word	1000000
 781 0274 A0860100 		.word	100000
 782 0278 00000000 		.word	uc
 783              		.cfi_endproc
 784              	.LFE114:
 786              		.section	.text.t_snprintf,"ax",%progbits
 787              		.align	2
 788              		.global	t_snprintf
 789              		.thumb
 790              		.thumb_func
 792              	t_snprintf:
 793              	.LFB115:
 208:Source/printf.c **** 
 209:Source/printf.c **** void t_snprintf(char *str, int size, const char *fmt, ...)
 210:Source/printf.c **** { 
 794              		.loc 2 210 0
 795              		.cfi_startproc
 796              		@ args = 4, pretend = 8, frame = 32
 797              		@ frame_needed = 1, uses_anonymous_args = 1
 798 0000 0CB4     		push	{r2, r3}
 799              	.LCFI19:
 800              		.cfi_def_cfa_offset 8
 801              		.cfi_offset 2, -8
 802              		.cfi_offset 3, -4
 803 0002 80B5     		push	{r7, lr}
 804              	.LCFI20:
 805              		.cfi_def_cfa_offset 16
 806              		.cfi_offset 7, -16
 807              		.cfi_offset 14, -12
 808 0004 88B0     		sub	sp, sp, #32
 809              	.LCFI21:
 810              		.cfi_def_cfa_offset 48
 811 0006 00AF     		add	r7, sp, #0
 812              	.LCFI22:
 813              		.cfi_def_cfa_register 7
 814 0008 7860     		str	r0, [r7, #4]
 815 000a 3960     		str	r1, [r7]
 211:Source/printf.c ****   va_list va;
 212:Source/printf.c ****   char ch;
 213:Source/printf.c ****   char* p;
 214:Source/printf.c ****   char *outp;
 215:Source/printf.c ****   int32_t nout;
 216:Source/printf.c **** 
 217:Source/printf.c ****   outp = str;
 816              		.loc 2 217 0
 817 000c 7B68     		ldr	r3, [r7, #4]
 818 000e 7B61     		str	r3, [r7, #20]
 218:Source/printf.c ****   nout = 0;
 819              		.loc 2 218 0
 820 0010 0023     		movs	r3, #0
 821 0012 3B61     		str	r3, [r7, #16]
 219:Source/printf.c **** 
 220:Source/printf.c ****   va_start(va,fmt);
 822              		.loc 2 220 0
 823 0014 07F12C03 		add	r3, r7, #44
 824 0018 BB60     		str	r3, [r7, #8]
 221:Source/printf.c **** 
 222:Source/printf.c ****   while ((ch=*(fmt++))) 
 825              		.loc 2 222 0
 826 001a 07E1     		b	.L62
 827              	.L90:
 223:Source/printf.c ****     {
 224:Source/printf.c ****       if (ch!='%') 
 828              		.loc 2 224 0
 829 001c FB7F     		ldrb	r3, [r7, #31]	@ zero_extendqisi2
 830 001e 252B     		cmp	r3, #37
 831 0020 0DD0     		beq	.L63
 225:Source/printf.c **** 	{
 226:Source/printf.c **** 	  if (nout < size)
 832              		.loc 2 226 0
 833 0022 3A69     		ldr	r2, [r7, #16]
 834 0024 3B68     		ldr	r3, [r7]
 835 0026 9A42     		cmp	r2, r3
 836 0028 80F20081 		bge	.L62
 227:Source/printf.c **** 	    {
 228:Source/printf.c **** 	      *(outp++) = ch;
 837              		.loc 2 228 0
 838 002c 7B69     		ldr	r3, [r7, #20]
 839 002e 5A1C     		adds	r2, r3, #1
 840 0030 7A61     		str	r2, [r7, #20]
 841 0032 FA7F     		ldrb	r2, [r7, #31]
 842 0034 1A70     		strb	r2, [r3]
 229:Source/printf.c **** 	      nout++;
 843              		.loc 2 229 0
 844 0036 3B69     		ldr	r3, [r7, #16]
 845 0038 0133     		adds	r3, r3, #1
 846 003a 3B61     		str	r3, [r7, #16]
 847 003c F6E0     		b	.L62
 848              	.L63:
 849              	.LBB4:
 230:Source/printf.c **** 	    }
 231:Source/printf.c **** 	}
 232:Source/printf.c ****       else {
 233:Source/printf.c **** 	char lz=0;
 850              		.loc 2 233 0
 851 003e 0023     		movs	r3, #0
 852 0040 FB73     		strb	r3, [r7, #15]
 234:Source/printf.c **** 	char w=0;
 853              		.loc 2 234 0
 854 0042 0023     		movs	r3, #0
 855 0044 BB73     		strb	r3, [r7, #14]
 235:Source/printf.c **** 	ch=*(fmt++);
 856              		.loc 2 235 0
 857 0046 BB6A     		ldr	r3, [r7, #40]
 858 0048 5A1C     		adds	r2, r3, #1
 859 004a BA62     		str	r2, [r7, #40]
 860 004c 1B78     		ldrb	r3, [r3]
 861 004e FB77     		strb	r3, [r7, #31]
 236:Source/printf.c **** 	if (ch=='0') {
 862              		.loc 2 236 0
 863 0050 FB7F     		ldrb	r3, [r7, #31]	@ zero_extendqisi2
 864 0052 302B     		cmp	r3, #48
 865 0054 06D1     		bne	.L65
 237:Source/printf.c **** 	  ch=*(fmt++);
 866              		.loc 2 237 0
 867 0056 BB6A     		ldr	r3, [r7, #40]
 868 0058 5A1C     		adds	r2, r3, #1
 869 005a BA62     		str	r2, [r7, #40]
 870 005c 1B78     		ldrb	r3, [r3]
 871 005e FB77     		strb	r3, [r7, #31]
 238:Source/printf.c **** 	  lz=1;
 872              		.loc 2 238 0
 873 0060 0123     		movs	r3, #1
 874 0062 FB73     		strb	r3, [r7, #15]
 875              	.L65:
 239:Source/printf.c **** 	}
 240:Source/printf.c **** 	if (ch>='0' && ch<='9') {
 876              		.loc 2 240 0
 877 0064 FB7F     		ldrb	r3, [r7, #31]	@ zero_extendqisi2
 878 0066 2F2B     		cmp	r3, #47
 879 0068 1DD9     		bls	.L66
 880              		.loc 2 240 0 is_stmt 0 discriminator 1
 881 006a FB7F     		ldrb	r3, [r7, #31]	@ zero_extendqisi2
 882 006c 392B     		cmp	r3, #57
 883 006e 1AD8     		bhi	.L66
 241:Source/printf.c **** 	  w=0;
 884              		.loc 2 241 0 is_stmt 1
 885 0070 0023     		movs	r3, #0
 886 0072 BB73     		strb	r3, [r7, #14]
 242:Source/printf.c **** 	  while (ch>='0' && ch<='9') {
 887              		.loc 2 242 0
 888 0074 11E0     		b	.L67
 889              	.L68:
 243:Source/printf.c **** 	    w=(((w<<2)+w)<<1)+ch-'0';
 890              		.loc 2 243 0
 891 0076 BB7B     		ldrb	r3, [r7, #14]
 892 0078 9B00     		lsls	r3, r3, #2
 893 007a DAB2     		uxtb	r2, r3
 894 007c BB7B     		ldrb	r3, [r7, #14]
 895 007e 1344     		add	r3, r3, r2
 896 0080 DBB2     		uxtb	r3, r3
 897 0082 5B00     		lsls	r3, r3, #1
 898 0084 DAB2     		uxtb	r2, r3
 899 0086 FB7F     		ldrb	r3, [r7, #31]
 900 0088 1344     		add	r3, r3, r2
 901 008a DBB2     		uxtb	r3, r3
 902 008c 303B     		subs	r3, r3, #48
 903 008e BB73     		strb	r3, [r7, #14]
 244:Source/printf.c **** 	    ch=*fmt++;
 904              		.loc 2 244 0
 905 0090 BB6A     		ldr	r3, [r7, #40]
 906 0092 5A1C     		adds	r2, r3, #1
 907 0094 BA62     		str	r2, [r7, #40]
 908 0096 1B78     		ldrb	r3, [r3]
 909 0098 FB77     		strb	r3, [r7, #31]
 910              	.L67:
 242:Source/printf.c **** 	  while (ch>='0' && ch<='9') {
 911              		.loc 2 242 0 discriminator 1
 912 009a FB7F     		ldrb	r3, [r7, #31]	@ zero_extendqisi2
 913 009c 2F2B     		cmp	r3, #47
 914 009e 02D9     		bls	.L66
 242:Source/printf.c **** 	  while (ch>='0' && ch<='9') {
 915              		.loc 2 242 0 is_stmt 0 discriminator 2
 916 00a0 FB7F     		ldrb	r3, [r7, #31]	@ zero_extendqisi2
 917 00a2 392B     		cmp	r3, #57
 918 00a4 E7D9     		bls	.L68
 919              	.L66:
 245:Source/printf.c **** 	  }
 246:Source/printf.c **** 	}
 247:Source/printf.c **** 	bf=buf;
 920              		.loc 2 247 0 is_stmt 1
 921 00a6 6C4B     		ldr	r3, .L93
 922 00a8 6C4A     		ldr	r2, .L93+4
 923 00aa 1A60     		str	r2, [r3]
 248:Source/printf.c **** 	p=bf;
 924              		.loc 2 248 0
 925 00ac 6A4B     		ldr	r3, .L93
 926 00ae 1B68     		ldr	r3, [r3]
 927 00b0 BB61     		str	r3, [r7, #24]
 249:Source/printf.c **** 	zs=0;
 928              		.loc 2 249 0
 929 00b2 6B4B     		ldr	r3, .L93+8
 930 00b4 0022     		movs	r2, #0
 931 00b6 1A70     		strb	r2, [r3]
 250:Source/printf.c **** 	switch (ch) {
 932              		.loc 2 250 0
 933 00b8 FB7F     		ldrb	r3, [r7, #31]	@ zero_extendqisi2
 934 00ba 632B     		cmp	r3, #99
 935 00bc 61D0     		beq	.L70
 936 00be 632B     		cmp	r3, #99
 937 00c0 07DC     		bgt	.L71
 938 00c2 252B     		cmp	r3, #37
 939 00c4 6CD0     		beq	.L72
 940 00c6 582B     		cmp	r3, #88
 941 00c8 3AD0     		beq	.L73
 942 00ca 002B     		cmp	r3, #0
 943 00cc 00F0B880 		beq	.L91
 251:Source/printf.c **** 	case 0:
 252:Source/printf.c **** 	  goto abort;
 253:Source/printf.c **** 	case 'u':
 254:Source/printf.c **** 	case 'd' :
 255:Source/printf.c **** 	  num=va_arg(va, unsigned int);
 256:Source/printf.c **** 	  if (ch=='d' && (int)num<0) {
 257:Source/printf.c **** 	    num = -(int)num;
 258:Source/printf.c **** 	    out('-');
 259:Source/printf.c **** 	  }
 260:Source/printf.c **** 	  divOut(10000);
 261:Source/printf.c **** 	  divOut(1000);
 262:Source/printf.c **** 	  divOut(100);
 263:Source/printf.c **** 	  divOut(10);
 264:Source/printf.c **** 	  outDgt(num);
 265:Source/printf.c **** 	  break;
 266:Source/printf.c **** 	case 'x':
 267:Source/printf.c **** 	case 'X' :
 268:Source/printf.c **** 	  uc= ch=='X';
 269:Source/printf.c **** 	  num=va_arg(va, unsigned int);
 270:Source/printf.c **** 	  divOut(0x1000);
 271:Source/printf.c **** 	  divOut(0x100);
 272:Source/printf.c **** 	  divOut(0x10);
 273:Source/printf.c **** 	  outDgt(num);
 274:Source/printf.c **** 	  break;
 275:Source/printf.c **** 	case 'c' :
 276:Source/printf.c **** 	  out((char)(va_arg(va, int)));
 277:Source/printf.c **** 	  break;
 278:Source/printf.c **** 	case 's' :
 279:Source/printf.c **** 	  p=va_arg(va, char*);
 280:Source/printf.c **** 	  break;
 281:Source/printf.c **** 	case '%' :
 282:Source/printf.c **** 	  out('%');
 283:Source/printf.c **** 	default:
 284:Source/printf.c **** 	  break;
 944              		.loc 2 284 0
 945 00d0 69E0     		b	.L92
 946              	.L71:
 250:Source/printf.c **** 	switch (ch) {
 947              		.loc 2 250 0
 948 00d2 732B     		cmp	r3, #115
 949 00d4 5ED0     		beq	.L75
 950 00d6 732B     		cmp	r3, #115
 951 00d8 02DC     		bgt	.L76
 952 00da 642B     		cmp	r3, #100
 953 00dc 05D0     		beq	.L77
 954              		.loc 2 284 0
 955 00de 62E0     		b	.L92
 956              	.L76:
 250:Source/printf.c **** 	switch (ch) {
 957              		.loc 2 250 0
 958 00e0 752B     		cmp	r3, #117
 959 00e2 02D0     		beq	.L77
 960 00e4 782B     		cmp	r3, #120
 961 00e6 2BD0     		beq	.L73
 962              		.loc 2 284 0
 963 00e8 5DE0     		b	.L92
 964              	.L77:
 255:Source/printf.c **** 	  num=va_arg(va, unsigned int);
 965              		.loc 2 255 0
 966 00ea BB68     		ldr	r3, [r7, #8]
 967 00ec 1A1D     		adds	r2, r3, #4
 968 00ee BA60     		str	r2, [r7, #8]
 969 00f0 1A68     		ldr	r2, [r3]
 970 00f2 5C4B     		ldr	r3, .L93+12
 971 00f4 1A60     		str	r2, [r3]
 256:Source/printf.c **** 	  if (ch=='d' && (int)num<0) {
 972              		.loc 2 256 0
 973 00f6 FB7F     		ldrb	r3, [r7, #31]	@ zero_extendqisi2
 974 00f8 642B     		cmp	r3, #100
 975 00fa 0CD1     		bne	.L79
 256:Source/printf.c **** 	  if (ch=='d' && (int)num<0) {
 976              		.loc 2 256 0 is_stmt 0 discriminator 1
 977 00fc 594B     		ldr	r3, .L93+12
 978 00fe 1B68     		ldr	r3, [r3]
 979 0100 002B     		cmp	r3, #0
 980 0102 08DA     		bge	.L79
 257:Source/printf.c **** 	    num = -(int)num;
 981              		.loc 2 257 0 is_stmt 1
 982 0104 574B     		ldr	r3, .L93+12
 983 0106 1B68     		ldr	r3, [r3]
 984 0108 5B42     		negs	r3, r3
 985 010a 1A46     		mov	r2, r3
 986 010c 554B     		ldr	r3, .L93+12
 987 010e 1A60     		str	r2, [r3]
 258:Source/printf.c **** 	    out('-');
 988              		.loc 2 258 0
 989 0110 2D20     		movs	r0, #45
 990 0112 FFF7FEFF 		bl	out
 991              	.L79:
 260:Source/printf.c **** 	  divOut(10000);
 992              		.loc 2 260 0
 993 0116 42F21070 		movw	r0, #10000
 994 011a FFF7FEFF 		bl	divOut
 261:Source/printf.c **** 	  divOut(1000);
 995              		.loc 2 261 0
 996 011e 4FF47A70 		mov	r0, #1000
 997 0122 FFF7FEFF 		bl	divOut
 262:Source/printf.c **** 	  divOut(100);
 998              		.loc 2 262 0
 999 0126 6420     		movs	r0, #100
 1000 0128 FFF7FEFF 		bl	divOut
 263:Source/printf.c **** 	  divOut(10);
 1001              		.loc 2 263 0
 1002 012c 0A20     		movs	r0, #10
 1003 012e FFF7FEFF 		bl	divOut
 264:Source/printf.c **** 	  outDgt(num);
 1004              		.loc 2 264 0
 1005 0132 4C4B     		ldr	r3, .L93+12
 1006 0134 1B68     		ldr	r3, [r3]
 1007 0136 DBB2     		uxtb	r3, r3
 1008 0138 1846     		mov	r0, r3
 1009 013a FFF7FEFF 		bl	outDgt
 265:Source/printf.c **** 	  break;
 1010              		.loc 2 265 0
 1011 013e 33E0     		b	.L80
 1012              	.L73:
 268:Source/printf.c **** 	  uc= ch=='X';
 1013              		.loc 2 268 0
 1014 0140 FB7F     		ldrb	r3, [r7, #31]	@ zero_extendqisi2
 1015 0142 582B     		cmp	r3, #88
 1016 0144 14BF     		ite	ne
 1017 0146 0023     		movne	r3, #0
 1018 0148 0123     		moveq	r3, #1
 1019 014a DBB2     		uxtb	r3, r3
 1020 014c 1A46     		mov	r2, r3
 1021 014e 464B     		ldr	r3, .L93+16
 1022 0150 1A70     		strb	r2, [r3]
 269:Source/printf.c **** 	  num=va_arg(va, unsigned int);
 1023              		.loc 2 269 0
 1024 0152 BB68     		ldr	r3, [r7, #8]
 1025 0154 1A1D     		adds	r2, r3, #4
 1026 0156 BA60     		str	r2, [r7, #8]
 1027 0158 1A68     		ldr	r2, [r3]
 1028 015a 424B     		ldr	r3, .L93+12
 1029 015c 1A60     		str	r2, [r3]
 270:Source/printf.c **** 	  divOut(0x1000);
 1030              		.loc 2 270 0
 1031 015e 4FF48050 		mov	r0, #4096
 1032 0162 FFF7FEFF 		bl	divOut
 271:Source/printf.c **** 	  divOut(0x100);
 1033              		.loc 2 271 0
 1034 0166 4FF48070 		mov	r0, #256
 1035 016a FFF7FEFF 		bl	divOut
 272:Source/printf.c **** 	  divOut(0x10);
 1036              		.loc 2 272 0
 1037 016e 1020     		movs	r0, #16
 1038 0170 FFF7FEFF 		bl	divOut
 273:Source/printf.c **** 	  outDgt(num);
 1039              		.loc 2 273 0
 1040 0174 3B4B     		ldr	r3, .L93+12
 1041 0176 1B68     		ldr	r3, [r3]
 1042 0178 DBB2     		uxtb	r3, r3
 1043 017a 1846     		mov	r0, r3
 1044 017c FFF7FEFF 		bl	outDgt
 274:Source/printf.c **** 	  break;
 1045              		.loc 2 274 0
 1046 0180 12E0     		b	.L80
 1047              	.L70:
 276:Source/printf.c **** 	  out((char)(va_arg(va, int)));
 1048              		.loc 2 276 0
 1049 0182 BB68     		ldr	r3, [r7, #8]
 1050 0184 1A1D     		adds	r2, r3, #4
 1051 0186 BA60     		str	r2, [r7, #8]
 1052 0188 1B68     		ldr	r3, [r3]
 1053 018a DBB2     		uxtb	r3, r3
 1054 018c 1846     		mov	r0, r3
 1055 018e FFF7FEFF 		bl	out
 277:Source/printf.c **** 	  break;
 1056              		.loc 2 277 0
 1057 0192 09E0     		b	.L80
 1058              	.L75:
 279:Source/printf.c **** 	  p=va_arg(va, char*);
 1059              		.loc 2 279 0
 1060 0194 BB68     		ldr	r3, [r7, #8]
 1061 0196 1A1D     		adds	r2, r3, #4
 1062 0198 BA60     		str	r2, [r7, #8]
 1063 019a 1B68     		ldr	r3, [r3]
 1064 019c BB61     		str	r3, [r7, #24]
 280:Source/printf.c **** 	  break;
 1065              		.loc 2 280 0
 1066 019e 03E0     		b	.L80
 1067              	.L72:
 282:Source/printf.c **** 	  out('%');
 1068              		.loc 2 282 0
 1069 01a0 2520     		movs	r0, #37
 1070 01a2 FFF7FEFF 		bl	out
 1071              	.L92:
 1072              		.loc 2 284 0
 1073 01a6 00BF     		nop
 1074              	.L80:
 285:Source/printf.c **** 	}
 286:Source/printf.c **** 	*bf=0;
 1075              		.loc 2 286 0
 1076 01a8 2B4B     		ldr	r3, .L93
 1077 01aa 1B68     		ldr	r3, [r3]
 1078 01ac 0022     		movs	r2, #0
 1079 01ae 1A70     		strb	r2, [r3]
 287:Source/printf.c **** 	bf=p;
 1080              		.loc 2 287 0
 1081 01b0 294B     		ldr	r3, .L93
 1082 01b2 BA69     		ldr	r2, [r7, #24]
 1083 01b4 1A60     		str	r2, [r3]
 288:Source/printf.c **** 	while (*bf++ && w > 0)
 1084              		.loc 2 288 0
 1085 01b6 02E0     		b	.L81
 1086              	.L83:
 289:Source/printf.c **** 	  w--;
 1087              		.loc 2 289 0
 1088 01b8 BB7B     		ldrb	r3, [r7, #14]	@ zero_extendqisi2
 1089 01ba 013B     		subs	r3, r3, #1
 1090 01bc BB73     		strb	r3, [r7, #14]
 1091              	.L81:
 288:Source/printf.c **** 	while (*bf++ && w > 0)
 1092              		.loc 2 288 0 discriminator 1
 1093 01be 264B     		ldr	r3, .L93
 1094 01c0 1B68     		ldr	r3, [r3]
 1095 01c2 591C     		adds	r1, r3, #1
 1096 01c4 244A     		ldr	r2, .L93
 1097 01c6 1160     		str	r1, [r2]
 1098 01c8 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1099 01ca 002B     		cmp	r3, #0
 1100 01cc 02D0     		beq	.L82
 288:Source/printf.c **** 	while (*bf++ && w > 0)
 1101              		.loc 2 288 0 is_stmt 0 discriminator 2
 1102 01ce BB7B     		ldrb	r3, [r7, #14]	@ zero_extendqisi2
 1103 01d0 002B     		cmp	r3, #0
 1104 01d2 F1D1     		bne	.L83
 1105              	.L82:
 290:Source/printf.c **** 	while (w-- > 0)
 1106              		.loc 2 290 0 is_stmt 1
 1107 01d4 10E0     		b	.L84
 1108              	.L87:
 291:Source/printf.c **** 	  {
 292:Source/printf.c **** 	    if (nout < size)
 1109              		.loc 2 292 0
 1110 01d6 3A69     		ldr	r2, [r7, #16]
 1111 01d8 3B68     		ldr	r3, [r7]
 1112 01da 9A42     		cmp	r2, r3
 1113 01dc 0CDA     		bge	.L84
 293:Source/printf.c **** 	      {
 294:Source/printf.c **** 		*(outp++) = lz ? '0' : ' ';
 1114              		.loc 2 294 0
 1115 01de 7B69     		ldr	r3, [r7, #20]
 1116 01e0 5A1C     		adds	r2, r3, #1
 1117 01e2 7A61     		str	r2, [r7, #20]
 1118 01e4 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 1119 01e6 002A     		cmp	r2, #0
 1120 01e8 01D0     		beq	.L85
 1121              		.loc 2 294 0 is_stmt 0 discriminator 1
 1122 01ea 3022     		movs	r2, #48
 1123 01ec 00E0     		b	.L86
 1124              	.L85:
 1125              		.loc 2 294 0 discriminator 2
 1126 01ee 2022     		movs	r2, #32
 1127              	.L86:
 1128              		.loc 2 294 0 discriminator 3
 1129 01f0 1A70     		strb	r2, [r3]
 295:Source/printf.c **** 		nout++;
 1130              		.loc 2 295 0 is_stmt 1 discriminator 3
 1131 01f2 3B69     		ldr	r3, [r7, #16]
 1132 01f4 0133     		adds	r3, r3, #1
 1133 01f6 3B61     		str	r3, [r7, #16]
 1134              	.L84:
 290:Source/printf.c **** 	while (w-- > 0)
 1135              		.loc 2 290 0 discriminator 1
 1136 01f8 BB7B     		ldrb	r3, [r7, #14]	@ zero_extendqisi2
 1137 01fa 5A1E     		subs	r2, r3, #1
 1138 01fc BA73     		strb	r2, [r7, #14]
 1139 01fe 002B     		cmp	r3, #0
 1140 0200 E9D1     		bne	.L87
 296:Source/printf.c **** 	      }
 297:Source/printf.c **** 
 298:Source/printf.c **** 	  }
 299:Source/printf.c **** 	while ((ch= *p++))
 1141              		.loc 2 299 0
 1142 0202 0BE0     		b	.L88
 1143              	.L89:
 300:Source/printf.c **** 	  {
 301:Source/printf.c **** 	    if (nout < size)
 1144              		.loc 2 301 0
 1145 0204 3A69     		ldr	r2, [r7, #16]
 1146 0206 3B68     		ldr	r3, [r7]
 1147 0208 9A42     		cmp	r2, r3
 1148 020a 07DA     		bge	.L88
 302:Source/printf.c **** 	      {
 303:Source/printf.c **** 		*(outp++) = ch;
 1149              		.loc 2 303 0
 1150 020c 7B69     		ldr	r3, [r7, #20]
 1151 020e 5A1C     		adds	r2, r3, #1
 1152 0210 7A61     		str	r2, [r7, #20]
 1153 0212 FA7F     		ldrb	r2, [r7, #31]
 1154 0214 1A70     		strb	r2, [r3]
 304:Source/printf.c **** 		nout++;
 1155              		.loc 2 304 0
 1156 0216 3B69     		ldr	r3, [r7, #16]
 1157 0218 0133     		adds	r3, r3, #1
 1158 021a 3B61     		str	r3, [r7, #16]
 1159              	.L88:
 299:Source/printf.c **** 	while ((ch= *p++))
 1160              		.loc 2 299 0 discriminator 1
 1161 021c BB69     		ldr	r3, [r7, #24]
 1162 021e 5A1C     		adds	r2, r3, #1
 1163 0220 BA61     		str	r2, [r7, #24]
 1164 0222 1B78     		ldrb	r3, [r3]
 1165 0224 FB77     		strb	r3, [r7, #31]
 1166 0226 FB7F     		ldrb	r3, [r7, #31]	@ zero_extendqisi2
 1167 0228 002B     		cmp	r3, #0
 1168 022a EBD1     		bne	.L89
 1169              	.L62:
 1170              	.LBE4:
 222:Source/printf.c ****   while ((ch=*(fmt++))) 
 1171              		.loc 2 222 0 discriminator 1
 1172 022c BB6A     		ldr	r3, [r7, #40]
 1173 022e 5A1C     		adds	r2, r3, #1
 1174 0230 BA62     		str	r2, [r7, #40]
 1175 0232 1B78     		ldrb	r3, [r3]
 1176 0234 FB77     		strb	r3, [r7, #31]
 1177 0236 FB7F     		ldrb	r3, [r7, #31]	@ zero_extendqisi2
 1178 0238 002B     		cmp	r3, #0
 1179 023a 7FF4EFAE 		bne	.L90
 1180 023e 00E0     		b	.L78
 1181              	.L91:
 1182              	.LBB5:
 252:Source/printf.c **** 	  goto abort;
 1183              		.loc 2 252 0
 1184 0240 00BF     		nop
 1185              	.L78:
 1186              	.LBE5:
 305:Source/printf.c **** 	      }
 306:Source/printf.c **** 	  
 307:Source/printf.c **** 	  }
 308:Source/printf.c ****       }
 309:Source/printf.c ****     }
 310:Source/printf.c ****  abort:
 311:Source/printf.c ****   str[nout] = '\0';
 1187              		.loc 2 311 0
 1188 0242 3B69     		ldr	r3, [r7, #16]
 1189 0244 7A68     		ldr	r2, [r7, #4]
 1190 0246 1344     		add	r3, r3, r2
 1191 0248 0022     		movs	r2, #0
 1192 024a 1A70     		strb	r2, [r3]
 312:Source/printf.c ****   va_end(va);
 313:Source/printf.c **** }
 1193              		.loc 2 313 0
 1194 024c 2037     		adds	r7, r7, #32
 1195 024e BD46     		mov	sp, r7
 1196              		@ sp needed
 1197 0250 BDE88040 		pop	{r7, lr}
 1198 0254 02B0     		add	sp, sp, #8
 1199 0256 7047     		bx	lr
 1200              	.L94:
 1201              		.align	2
 1202              	.L93:
 1203 0258 00000000 		.word	bf
 1204 025c 00000000 		.word	buf
 1205 0260 00000000 		.word	zs
 1206 0264 00000000 		.word	num
 1207 0268 00000000 		.word	uc
 1208              		.cfi_endproc
 1209              	.LFE115:
 1211              		.text
 1212              	.Letext0:
 1213              		.file 3 "/Users/maticknap/ARM/gcc-arm-none-eabi-4_8-2014q2/arm-none-eabi/include/machine/_default_
 1214              		.file 4 "/Users/maticknap/ARM/gcc-arm-none-eabi-4_8-2014q2/arm-none-eabi/include/stdint.h"
 1215              		.file 5 "/Users/maticknap/ARM/gcc-arm-none-eabi-4_8-2014q2/lib/gcc/arm-none-eabi/4.8.4/include/std
 1216              		.file 6 "<built-in>"
DEFINED SYMBOLS
                            *ABS*:0000000000000000 printf.c
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//cctJbOqt.s:20     .text.ITM_SendChar:0000000000000000 $t
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//cctJbOqt.s:24     .text.ITM_SendChar:0000000000000000 ITM_SendChar
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//cctJbOqt.s:89     .text.ITM_SendChar:0000000000000058 $d
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//cctJbOqt.s:94     .bss.bf:0000000000000000 $d
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//cctJbOqt.s:97     .bss.bf:0000000000000000 bf
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//cctJbOqt.s:100    .bss.buf:0000000000000000 $d
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//cctJbOqt.s:103    .bss.buf:0000000000000000 buf
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//cctJbOqt.s:106    .bss.num:0000000000000000 $d
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//cctJbOqt.s:109    .bss.num:0000000000000000 num
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//cctJbOqt.s:114    .bss.uc:0000000000000000 uc
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//cctJbOqt.s:115    .bss.uc:0000000000000000 $d
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//cctJbOqt.s:119    .bss.zs:0000000000000000 zs
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//cctJbOqt.s:120    .bss.zs:0000000000000000 $d
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//cctJbOqt.s:122    .text.out:0000000000000000 $t
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//cctJbOqt.s:126    .text.out:0000000000000000 out
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//cctJbOqt.s:163    .text.out:0000000000000024 $d
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//cctJbOqt.s:168    .text.outDgt:0000000000000000 $t
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//cctJbOqt.s:172    .text.outDgt:0000000000000000 outDgt
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//cctJbOqt.s:229    .text.outDgt:000000000000003c $d
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//cctJbOqt.s:235    .text.divOut:0000000000000000 $t
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//cctJbOqt.s:239    .text.divOut:0000000000000000 divOut
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//cctJbOqt.s:309    .text.divOut:0000000000000050 $d
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//cctJbOqt.s:315    .text.t_puts:0000000000000000 $t
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//cctJbOqt.s:320    .text.t_puts:0000000000000000 t_puts
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//cctJbOqt.s:374    .text.t_printf:0000000000000000 $t
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//cctJbOqt.s:379    .text.t_printf:0000000000000000 t_printf
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//cctJbOqt.s:773    .text.t_printf:0000000000000254 $d
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//cctJbOqt.s:787    .text.t_snprintf:0000000000000000 $t
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//cctJbOqt.s:792    .text.t_snprintf:0000000000000000 t_snprintf
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//cctJbOqt.s:1203   .text.t_snprintf:0000000000000258 $d
                     .debug_frame:0000000000000010 $d

NO UNDEFINED SYMBOLS
