// Library - ENGLAB_12111, Cell - Clocks, View - schematic
// LAST TIME SAVED: Sep 20 12:20:22 2013
// NETLIST TIME: Nov 22 13:14:33 2013
`timescale 1ns / 10ps 

module Clocks ( Clk_1Hz, Clk_1MHz, Clk_1kHz, Clk_10Hz, Clk_50MHz,
     Clk_100Hz );

output  Clk_1Hz, Clk_1MHz, Clk_1kHz, Clk_10Hz, Clk_50MHz, Clk_100Hz;

// Buses in the design

wire  [0:3]  net025;

wire  [0:3]  net020;

wire  [0:3]  net050;

wire  [0:3]  net030;

wire  [0:3]  net045;

wire  [0:3]  net040;


specify 
    specparam CDS_LIBNAME  = "ENGLAB_12111";
    specparam CDS_CELLNAME = "Clocks";
    specparam CDS_VIEWNAME = "schematic";
endspecify

