Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Aug 27 19:23:50 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_465_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.404ns  (required time - arrival time)
  Source:                 Delay1No11_instance/Y_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.362ns  (logic 0.792ns (23.557%)  route 2.570ns (76.443%))
  Logic Levels:           9  (CARRY8=3 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.279ns = ( 6.279 - 4.000 ) 
    Source Clock Delay      (SCD):    2.917ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.966ns (routing 0.783ns, distribution 1.183ns)
  Clock Net Delay (Destination): 1.619ns (routing 0.712ns, distribution 0.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=33917, routed)       1.966     2.917    Delay1No11_instance/clk_IBUF_BUFG
    SLR Crossing[1->2]   
    SLICE_X158Y548       FDCE                                         r  Delay1No11_instance/Y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y548       FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.996 r  Delay1No11_instance/Y_reg[8]/Q
                         net (fo=4, routed)           0.714     3.710    Delay1No10_instance/Y_reg[33]_0[8]
    SLICE_X143Y562       LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     3.833 r  Delay1No10_instance/geqOp_carry_i_12__0/O
                         net (fo=1, routed)           0.007     3.840    Sum10_1_impl_instance/FPAddSubOp_instance/S[4]
    SLICE_X143Y562       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     3.993 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.019    Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X143Y563       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.034 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.060    Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X143Y564       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.112 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.495     4.607    Delay1No10_instance/CO[0]
    SLICE_X148Y567       LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.123     4.730 f  Delay1No10_instance/shiftedFracY_d1[32]_i_5__0/O
                         net (fo=3, routed)           0.137     4.867    Delay1No10_instance/Sum10_1_impl_instance/FPAddSubOp_instance/expDiff__26[2]
    SLICE_X148Y566       LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     4.916 f  Delay1No10_instance/shiftedFracY_d1[32]_i_9__0/O
                         net (fo=3, routed)           0.053     4.969    Delay1No10_instance/shiftedFracY_d1[32]_i_9__0_n_0
    SLICE_X148Y566       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051     5.020 r  Delay1No10_instance/shiftedFracY_d1[45]_i_4__0/O
                         net (fo=31, routed)          0.475     5.495    Delay1No11_instance/Y_reg[23]_0
    SLICE_X143Y561       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.096     5.591 r  Delay1No11_instance/shiftedFracY_d1[18]_i_3__0/O
                         net (fo=5, routed)           0.337     5.928    Delay1No11_instance/shiftedFracY_d1_reg[38][5]
    SLICE_X144Y566       LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.051     5.979 r  Delay1No11_instance/shiftedFracY_d1[6]_i_1__0/O
                         net (fo=2, routed)           0.300     6.279    Sum10_1_impl_instance/FPAddSubOp_instance/level4__0[6]
    SLICE_X141Y566       FDRE                                         r  Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AU14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=33917, routed)       1.619     6.279    Sum10_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->2]   
    SLICE_X141Y566       FDRE                                         r  Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[6]/C
                         clock pessimism              0.415     6.694    
                         clock uncertainty           -0.035     6.659    
    SLICE_X141Y566       FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.025     6.684    Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          6.684    
                         arrival time                          -6.279    
  -------------------------------------------------------------------
                         slack                                  0.404    




