C:/Users/A/Documents/SublimeText/verilog/uart/tb_uart_top.v {1 {vlog -work work C:/Users/A/Documents/SublimeText/verilog/uart/tb_uart_top.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module tb_uart_top

Top level modules:
	tb_uart_top

} {} {}} C:/Users/A/Documents/SublimeText/verilog/uart/uart_tx.v {1 {vlog -work work C:/Users/A/Documents/SublimeText/verilog/uart/uart_tx.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module uart_tx

Top level modules:
	uart_tx

} {} {}} C:/Users/A/Documents/SublimeText/verilog/uart/uart_rx.v {1 {vlog -work work C:/Users/A/Documents/SublimeText/verilog/uart/uart_rx.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module uart_rx

Top level modules:
	uart_rx

} {} {}} C:/Users/A/Documents/SublimeText/verilog/uart/uart_top.v {1 {vlog -work work C:/Users/A/Documents/SublimeText/verilog/uart/uart_top.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module uart_top

Top level modules:
	uart_top

} {} {}}
