#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Dec 17 09:34:20 2025
# Process ID: 2744
# Current directory: P:/rit/private/mathworks/fileExchange/vivado-vdma-project/zynq7000/project
# Command line: vivado.exe P:\rit\private\mathworks\fileExchange\vivado-vdma-project\zynq7000\project\golden.xpr
# Log file: P:/rit/private/mathworks/fileExchange/vivado-vdma-project/zynq7000/project/vivado.log
# Journal file: P:/rit/private/mathworks/fileExchange/vivado-vdma-project/zynq7000/project\vivado.jou
# Running On        :dev
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :26100
# Processor Detail  :12th Gen Intel(R) Core(TM) i7-12700
# CPU Frequency     :2112 MHz
# CPU Physical cores:12
# CPU Logical cores :20
# Host memory       :68420 MB
# Swap memory       :4294 MB
# Total Virtual     :72715 MB
# Available Virtual :63112 MB
#-----------------------------------------------------------
start_gui
open_project P:/rit/private/mathworks/fileExchange/vivado-vdma-project/zynq7000/project/golden.xpr
update_compile_order -fileset sources_1
open_bd_design {P:/rit/private/mathworks/fileExchange/vivado-vdma-project/zynq7000/src/design_1.bd}
 entity:design_1_wrapper arch:
END of tops
P:/rit/private/mathworks/fileExchange/vivado-vdma-project/zynq7000/project/golden.srcs/sources_1/imports/hdl/design_1_wrapper.vhd(14): INFO: processing 'design_1_wrapper_default(STRUCTURE)' (VHDL-1067)
P:/rit/private/mathworks/fileExchange/vivado-vdma-project/zynq7000/project/golden.srcs/sources_1/imports/hdl/design_1_wrapper.vhd(67): WARNING: 'design_1' remains a black box since it has no binding entity (VHDL-1250)
srcscan exits with return value 0
