# Systolic Array Accelerator for Real Time Object Detection in Autonomous vehicles

## Architecture

![Alt text](https://github.com/Ajsat3801/Systolic_Array_RTL/blob/main/Docs/Architecture.png "Architecture")

## Instructions for the accelerator

![Alt text](https://github.com/Ajsat3801/Systolic_Array_RTL/blob/main/Docs/Instructions.png "Instructions")

## Directory Structure
```
├── Converted Verilog Files  // RTL code converted to verilog using sv2v        
├── Docs                     // Contains images and results used for documentation
├── Physical Synthesis       // Contains inputs and results of the flow
  ├── Configs                // Configuration files for flow
  ├── Flow Screenshots       // Output Screenshots of the flow
  ├── Reports                // Reports generated by every stage of the flow
  ├── Results                // Results of the flow except for .odb files
  ├── Sources                // Files we sent as the input to the flow
├── RTL                      // RTL code developed 
├── SCALE-Sim Simulations    // Simulations done to simulate array size
├── Testbenches              // Testbenches to verify RTL code
```
**Note:** Link for odb files: https://1drv.ms/f/s!AvMMjk_nAzV3zrNi9OTRhUXtjvV_Hg?e=oAt7qL
