<module name="USB0_PHY2" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="PHY2_AFE_TX_REG0" acronym="PHY2_AFE_TX_REG0" offset="0x0" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="TX_ANA_REG0" width="1" begin="7" end="7" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7" rwaccess="R/W"/> 
		<bitfield id="BF_6_2" width="5" begin="6" end="2" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="6 - 2" rwaccess="R/W"/> 
		<bitfield id="BF_1" width="1" begin="1" end="1" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="1" rwaccess="R/W"/> 
		<bitfield id="BF_0" width="1" begin="0" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_AFE_TX_REG1" acronym="PHY2_AFE_TX_REG1" offset="0x4" width="32" description="HS TX trimming">
		<bitfield id="TX_ANA_REG1" width="1" begin="7" end="7" resetval="0x0" description="0 SCALE1 VALUE IS 0, 1 SCALE1 VALUE IS 0.5" range="7" rwaccess="R/W"/> 
		<bitfield id="BF_6_1" width="6" begin="6" end="1" resetval="0x0" description="000000 BOOST CODE VALUE IS 0, 000001 BOOST CODE VALUE IS 1, 000010 BOOST CODE VALUE IS 2, 00011 BOOST CODE VALUE IS 3, 000100 BOOST CODE VALUE IS 4, 000101 BOOST CODE VALUE IS 5, 000110 BOOST CODE VALUE IS 6, 000111 BOOST CODE VALUE IS 7, 001000 BOOST CODE VALUE IS 8, 001001 BOOST CODE VALUE IS 9, 001010 BOOST CODE VALUE IS 10, 001011 BOOST CODE VALUE IS 11, 001100 BOOST CODE VALUE IS 12, 001101 BOOST CODE VALUE IS 13, 001110 BOOST CODE VALUE IS 14, 001111 BOOST CODE VALUE IS 15, 010000 BOOST CODE VALUE IS 16, 010001 BOOST CODE VALUE IS 17, 010010 BOOST CODE VALUE IS 18, 010011 BOOST CODE VALUE IS 19, 010100 BOOST CODE VALUE IS 20, 010101 BOOST CODE VALUE IS 21, 010110 BOOST CODE VALUE IS 22, 010111 BOOST CODE VALUE IS 23, 011000 BOOST CODE VALUE IS 24, 011001 BOOST CODE VALUE IS 24, 011010 BOOST CODE VALUE IS 26, 011011 BOOST CODE VALUE IS 27, 011100 BOOST CODE VALUE IS 28, 011101 BOOST CODE VALUE IS 29, 011110 BOOST CODE VALUE IS 30, 011111 BOOST CODE VALUE IS 31, 100000 BOOST CODE VALUE IS 16, 100001 BOOST CODE VALUE IS 17, 100010 BOOST CODE VALUE IS 18, 100011 BOOST CODE VALUE IS 19, 100100 BOOST CODE VALUE IS 20, 100101 BOOST CODE VALUE IS 21, 100110 BOOST CODE VALUE IS 22, 100111 BOOST CODE VALUE IS 23, 101000 BOOST CODE VALUE IS 24 , 101001 BOOST CODE VALUE IS 24, 101010 BOOST CODE VALUE IS 26, 101011 BOOST CODE VALUE IS 27, 101100 BOOST CODE VALUE IS 28, 101101 BOOST CODE VALUE IS 29, 101110 BOOST CODE VALUE IS 30, 101111 BOOST CODE VALUE IS 31, 110000 BOOST CODE VALUE IS 32, 110001 BOOST CODE VALUE IS 33, 110010 BOOST CODE VALUE IS 34, 110011 BOOST CODE VALUE IS 35, 110100 BOOST CODE VALUE IS 36, 110101 BOOST CODE VALUE IS 37, 110110 BOOST CODE VALUE IS 38, 110111 BOOST CODE VALUE IS 39, 111000 BOOST CODE VALUE IS 40, 111001 BOOST CODE VALUE IS 41, 111010 BOOST CODE VALUE IS 42, 111011 BOOST CODE VALUE IS 43, 111100 BOOST CODE VALUE IS 44, 111101 BOOST CODE VALUE IS 45, 111110 BOOST CODE VALUE IS 46, 111111 BOOST CODE VALUE IS 47. " range="6 - 1" rwaccess="R/W"/> 
		<bitfield id="BF_0" width="1" begin="0" end="0" resetval="0x0" description="0 Default BOOST CODE = 8, 1 BOOST CODE can be controlled by BITS [6:1]." range="0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_AFE_TX_REG2" acronym="PHY2_AFE_TX_REG2" offset="0x8" width="32" description="HS TX trimming">
		<bitfield id="TX_ANA_REG2" width="1" begin="7" end="7" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7" rwaccess="R/W"/> 
		<bitfield id="BF_6" width="1" begin="6" end="6" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="6" rwaccess="R/W"/> 
		<bitfield id="BF_5_1" width="5" begin="5" end="1" resetval="0x0" description="00000 DEEMP CODE VALUE IS 0, 00001 DEEMP CODE VALUE IS 1, 00010 DEEMP CODE VALUE IS 2, 00011 DEEMP CODE VALUE IS 3, 00100 DEEMP CODE VALUE IS 4, 00101 DEEMP CODE VALUE IS 5, 00110 DEEMP CODE VALUE IS 6, 00111 DEEMP CODE VALUE IS 7, 01000 DEEMP CODE VALUE IS 8, 01001 DEEMP CODE VALUE IS 9, 01010 DEEMP CODE VALUE IS 10, 01011 DEEMP CODE VALUE IS 11, 01100 DEEMP CODE VALUE IS 12, 01101 DEEMP CODE VALUE IS 13, 01110 DEEMP CODE VALUE IS 14, 01111 DEEMP CODE VALUE IS 15, 10000 DEEMP CODE VALUE IS 8, 10001 DEEMP CODE VALUE IS 9, 10010 DEEMP CODE VALUE IS 10, 10011 DEEMP CODE VALUE IS 11, 10100 DEEMP CODE VALUE IS 12, 10101 DEEMP CODE VALUE IS 13, 10110 DEEMP CODE VALUE IS 14, 10111 DEEMP CODE VALUE IS 15, 11000 DEEMP CODE VALUE IS 16, 11001 DEEMP CODE VALUE IS 17, 11010 DEEMP CODE VALUE IS 18, 11011 DEEMP CODE VALUE IS 19, 11100 DEEMP CODE VALUE IS 20, 11101 DEEMP CODE VALUE IS 21, 11110 DEEMP CODE VALUE IS 22, 11111 DEEMP CODE VALUE IS 23." range="5 - 1" rwaccess="R/W"/> 
		<bitfield id="BF_0" width="1" begin="0" end="0" resetval="0x0" description="0 Default DEEMP CODE = 8, 1 DEEMP CODE can be controlled by BITS 5:1." range="0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_AFE_TX_REG3" acronym="PHY2_AFE_TX_REG3" offset="0xC" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="TX_ANA_REG3" width="3" begin="7" end="5" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7 - 5" rwaccess="R/W"/> 
		<bitfield id="BF_4_1" width="4" begin="4" end="1" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="4 - 1" rwaccess="R/W"/> 
		<bitfield id="BF_0" width="1" begin="0" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_AFE_TX_REG4" acronym="PHY2_AFE_TX_REG4" offset="0x10" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="TX_ANA_REG4" width="1" begin="7" end="7" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7" rwaccess="R/W"/> 
		<bitfield id="BF_6" width="1" begin="6" end="6" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="6" rwaccess="R/W"/> 
		<bitfield id="BF_5" width="1" begin="5" end="5" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="5" rwaccess="R/W"/> 
		<bitfield id="BF_4_1" width="4" begin="4" end="1" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="4 - 1" rwaccess="R/W"/> 
		<bitfield id="BF_0" width="1" begin="0" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_AFE_TX_REG5" acronym="PHY2_AFE_TX_REG5" offset="0x14" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="AFE_TX_REG5" width="1" begin="7" end="7" resetval="0x0" description="UNUSED" range="7" rwaccess="R/W"/> 
		<bitfield id="BF_6_1" width="6" begin="6" end="1" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="6 - 1" rwaccess="R/W"/> 
		<bitfield id="BF_0" width="1" begin="0" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_AFE_TX_REG6" acronym="PHY2_AFE_TX_REG6" offset="0x18" width="32" description="LSTX rise time trimming">
		<bitfield id="TX_ANA_REG6" width="8" begin="7" end="0" resetval="0x0" description="Bit 7 = unused. Bbits 6:3= 0000 Typical LSTx rise time = 375ns, 0001 Typical LSTx rise time =215ns, 0010 Typical LSTx rise time =215ns, 0011 Typical LSTx rise time =150ns, 0100 Typical LSTx rise time =215ns, 0101 Typical LSTx rise time =150ns, 0110 Typical LSTx rise time =150ns, 0111 Typical LSTx rise time =115ns, 1000 Typical LSTx rise time =150ns, 1001 Typical LSTx rise time =115ns, 1010 Typical LSTx rise time =115ns, 1011 Typical LSTx rise time =94ns, 1100 Typical LSTx rise time =115ns, 1101 Typical LSTx rise time =94ns, 1110 Typical LSTx rise time =94ns, 1111 Typical LSTx rise time =79ns. Bit 6= 0 Typical LSTx rise time is set to default value of 150ns, 1 LSTX RISE TIME IS DETERMINED BY BITS 6:2. Bits 1:0 = reserved." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_AFE_TX_REG7" acronym="PHY2_AFE_TX_REG7" offset="0x1C" width="32" description="FSTX rise time trimming">
		<bitfield id="TX_ANA_REG7" width="8" begin="7" end="0" resetval="0x0" description="Bits 7:5= reserved. Bits 4:1= 0000 Typical FSTx rise time = 16.6ns, 0001 Typical FSTx rise time =16.1ns, 0010 Typical FSTx rise time =15.6ns, 0011 Typical FSTx rise time =15.2ns, 0100 Typical FSTx rise time =14.7ns, 0101 Typical FSTx rise time =14.3ns, 0110 Typical FSTx rise time =13.9ns, 0111 Typical FSTx rise time =13.6ns, 1000 Typical FSTx rise time =13.2ns, 1001 Typical FSTx rise time =12.9ns, 1010 Typical FSTx rise time =12.6ns, 1011 Typical FSTx rise time =12.3ns, 1100 Typical FSTx rise time =12.0ns, 1101 Typical FSTx rise time =11.7ns, 1110 Typical FSTx rise time =11.5ns, 1111 Typical FSTx rise time =11.2ns. Bit 0= 0 FSTx rise time at typical corner is set to default value of 12ns, 1 FSTX RISE TIME IS DETERMINED BY BITS 4:1." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_AFE_TX_REG8" acronym="PHY2_AFE_TX_REG8" offset="0x20" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="TX_ANA_REG8" width="8" begin="7" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_AFE_TX_REG9" acronym="PHY2_AFE_TX_REG9" offset="0x24" width="32" description="Register AFE_TX_REG9">
		<bitfield id="TX_ANA_REG9" width="8" begin="7" end="0" resetval="0x0" description="Bits 7:4= 0000 Typical LSTx fall time = 450ns, 0001 Typical LSTx fall time = 225ns, 0010 Typical LSTx fall time =150ns, 0011 Typical LSTx fall time =225ns, 0100 Typical LSTx fall time =150ns, 0101 Typical LSTx fall time =150ns, 0110 Typical LSTx fall time =112ns, 0111 Typical LSTx fall time =150ns, 1000 Typical LSTx fall time =112ns, 1001 Typical LSTx fall time =112ns, 1010 Typical LSTx fall time =90ns, 1011 Typical LSTx fall time =112ns, 1100 Typical LSTx fall time =90ns, 1101 Typical LSTx fall time =90ns, 1110 Typical LSTx fall time =75ns, 1111 Typical LSTx fall time = 150ns.  bit 3 = 0 LSTX FALL TIME IS DETERMINED BY DESIGN, 1 LSTX FALL TIME IS DETERMINED BY BITS 7:4.  Bits 2:1= reserved." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_AFE_TX_REG10" acronym="PHY2_AFE_TX_REG10" offset="0x28" width="32" description="FSTX fall time trimming">
		<bitfield id="TX_ANA_REG10" width="8" begin="7" end="0" resetval="0x0" description="Bits 7:5= reserved. Bits 4:1= 0000 Typical FSTx fall time = 16.6ns, 0001 Typical FSTx fall time =16.1ns, 0010 Typical FSTx fall time =15.6ns, 0011 Typical FSTx fall time =15.2ns, 0100 Typical FSTx fall time =14.7ns, 0101 Typical FSTx fall time =14.3ns, 0110 Typical FSTx fall time =13.9ns, 0111 Typical FSTx fall time =13.6ns, 1000 Typical FSTx fall time =13.2ns, 1001 Typical FSTx fall time =12.9ns, 1010 Typical FSTx fall time =12.6ns, 1011 Typical FSTx fall time =12.3ns, 1100 Typical FSTx fall time =12ns, 1101 Typical FSTx fall time =11.7, 1110 Typical FSTx fall time =11.5ns, 1111 Typical FSTx fall time =11.2ns. bit 0 = 0 Typical FSTx fall time set to default value of 12ns, 1 FSTX fall TIME IS DETERMINED BY BITS 4:1." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_AFE_TX_REG11" acronym="PHY2_AFE_TX_REG11" offset="0x2C" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="TX_ANA_REG11" width="8" begin="7" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_AFE_TX_REG12" acronym="PHY2_AFE_TX_REG12" offset="0x30" width="32" description="Register AFE_TX_REG12">
		<bitfield id="TX_ANA_REG12" width="1" begin="7" end="7" resetval="0x0" description="unused" range="7" rwaccess="R/W"/> 
		<bitfield id="BF_6" width="1" begin="6" end="6" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="6" rwaccess="R/W"/> 
		<bitfield id="BF_5" width="1" begin="5" end="5" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="5" rwaccess="R/W"/> 
		<bitfield id="BF_4" width="1" begin="4" end="4" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="4" rwaccess="R/W"/> 
		<bitfield id="BF_3" width="1" begin="3" end="3" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="3" rwaccess="R/W"/> 
		<bitfield id="BF_2" width="1" begin="2" end="2" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="2" rwaccess="R/W"/> 
		<bitfield id="BF_1_0" width="2" begin="1" end="0" resetval="0x0" description="00- SCALE2 set to 0, 01- SCALE2 set to 1, 10- SCALE2 set to 1, 11- SCALE2 set to 2" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_AFE_RX_REG0" acronym="PHY2_AFE_RX_REG0" offset="0x34" width="32" description=" Trim the squelch threshold">
		<bitfield id="RX_ANA_REG0" width="8" begin="7" end="0" resetval="0x0" description="Bits 7:6= reserved. Bits 5:0= 000000 keep squelch threshold at default value, 100000 increade squelch threshold by 5mv, 110000 increade squelch threshold by 10mv, 111000 increade squelch threshold by 15mv, 000001 reduce squelch threshold by 5mv, 000011 reduce squelch threshold by 10mv, 000111 reduce squelch threshold by 15mv." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_AFE_RX_REG1" acronym="PHY2_AFE_RX_REG1" offset="0x38" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="RX_ANA_REG1" width="8" begin="7" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_AFE_RX_REG2" acronym="PHY2_AFE_RX_REG2" offset="0x3C" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="RX_ANA_REG2" width="8" begin="7" end="0" resetval="0x0" description="reerved" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_AFE_RX_REG3" acronym="PHY2_AFE_RX_REG3" offset="0x40" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="RX_ANA_REG3" width="8" begin="7" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_AFE_RX_REG4" acronym="PHY2_AFE_RX_REG4" offset="0x44" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="RX_ANA_REG4" width="8" begin="7" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_AFE_RX_REG5" acronym="PHY2_AFE_RX_REG5" offset="0x48" width="32" description="Single ended receivers threshold trimming">
		<bitfield id="RX_ANA_REG5" width="8" begin="7" end="0" resetval="0x0" description=" Bits 7:3= reserved. Bits 2:1= 01 Switching thresholds for single ended receivers increased by 100mV, 10 Switching thresholds for single ended receivers reduced by 100mV. Bit 0= 0 Default Switching Thresholds for Single ended receivers, 1 SERx Switching Thresholds are controlled by bits [2:1]." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_AFE_RX_REG6" acronym="PHY2_AFE_RX_REG6" offset="0x4C" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="RX_ANA_REG6" width="8" begin="7" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_AFE_TX_REG13" acronym="PHY2_AFE_TX_REG13" offset="0x50" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="TX_ANA_REG13" width="8" begin="7" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7 - 0" rwaccess="R"/>
	</register>
	<register id="PHY2_AFE_TX_REG14" acronym="PHY2_AFE_TX_REG14" offset="0x54" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="TX_ANA_REG14" width="8" begin="7" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7 - 0" rwaccess="R"/>
	</register>
	<register id="PHY2_AFE_RX_REG7" acronym="PHY2_AFE_RX_REG7" offset="0x58" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="RX_ANA_REG7" width="8" begin="7" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7 - 0" rwaccess="R"/>
	</register>
	<register id="PHY2_AFE_RX_REG8" acronym="PHY2_AFE_RX_REG8" offset="0x5C" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="RX_ANA_REG8" width="8" begin="7" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7 - 0" rwaccess="R"/>
	</register>
	<register id="PHY2_AFE_UNUSED_REG0" acronym="PHY2_AFE_UNUSED_REG0" offset="0x60" width="32" description="AFE_UNUSED_REG0">
		<bitfield id="AFE_UNUSED_REG0" width="8" begin="7" end="0" resetval="0x0" description="unused" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_AFE_UNUSED_REG1" acronym="PHY2_AFE_UNUSED_REG1" offset="0x64" width="32" description="AFE_UNUSED_REG1">
		<bitfield id="AFE_UNUSED_REG1" width="8" begin="7" end="0" resetval="0x0" description="unused" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_AFE_BG_REG0" acronym="PHY2_AFE_BG_REG0" offset="0x80" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="BG_ANA_REG0" width="8" begin="7" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_AFE_BG_REG1" acronym="PHY2_AFE_BG_REG1" offset="0x84" width="32" description="BG bias current trimming">
		<bitfield id="BG_ANA_REG1" width="8" begin="7" end="0" resetval="0x0" description="Bits 7:6= 00- PLL charge pump bias current 5uA, 01- PLL charge pump bias current 4uA, 10- PLL charge pump bias current 6uA, 11- PLL charge pump bias current 5uA. Bits 5:4= 00- PLL DAC bias bias current bias current 5uA, 01- PLL DAC bias bias current bias current 4uA, 10- PLL DAC bias current current 6uA, 11- PLL DAC bias current current 5uA. Bits 3:2= 00- PLL DAC cascode bias current current 5uA, 01- PLL DAC cascode bias current current 4uA, 10- PLL DAC cascode bias current current 6uA, 11- PLL DAC cascode bias current current 5uA. Bits 1:0= 00- OTG block bias current 5uA, 01- OTG block bias current 6uA, 10- OTG block bias current 6uA, 11- OTG block bias current 5uA." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_AFE_BG_REG2" acronym="PHY2_AFE_BG_REG2" offset="0x88" width="32" description="BG bias current trimming">
		<bitfield id="BG_ANA_REG2" width="8" begin="7" end="0" resetval="0x0" description="Bits 7:5= 000 High speed receiver bias 5uA, 100 High speed receiver bias 1uA, 001 High speed receiver bias 4uA, 010 High speed receiver bias 6uA, 101 High speed receiver bias 2uA. Bits 4:2= 000 Trasmission Envelope Detector bias current 5uA, 100 Trasmission Envelope Detector bias current 1uA, 001 Trasmission Envelope Detector bias current 4uA, 101 Trasmission Envelope Detector bias current 6uA, 101 Trasmission Envelope Detector bias current 2uA. Bits 1:0=00 PLL LDO bias current 5uA, 01 PLL LDO bias current 6uA, 10 PLL LDO bias current 4uA, 11 PLL LDO bias current 5uA" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_AFE_BG_REG3" acronym="PHY2_AFE_BG_REG3" offset="0x8C" width="32" description="Register AFE_BG_REG3">
		<bitfield id="BG_ANA_REG3" width="8" begin="7" end="0" resetval="0x2" description="Bits 7:6= reserved, Bits 5:4= 00 [Default] BG_OK_CORE Generated Internally, 01 BG_OK_CORE Generated Internally, 10 Force BG_OK_CORE =0, 11 Force BG_OK_CORE =1. Bits 3:0=0000 Invalid state, 0001 Higher start sense voltage, weaker start-up pull down, 0010 Default start sense voltage, 0100 Low start sense voltage, strong start-up pull down, 1000 Lowest start sense voltage, strongest start-up pull down." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_AFE_CALIB_REG0" acronym="PHY2_AFE_CALIB_REG0" offset="0x90" width="32" description="Calibration resistance trimming">
		<bitfield id="CALIB_ANA_REG0" width="8" begin="7" end="0" resetval="0x0" description="Bits 5:0= 000000 Calibrate termination resistor to default value, 000001 Calibrate termination resistor by -%5 to default value, 000011 Calibrate termination resistor by -%10 to default value, 000111 Calibrate termination resistor by - %15 to default value, 001000 Calibrate termination resistor by +5% to default value, 011000 Calibrate termination resistor by +10% to default value, 111000 Calibrate termination resistor by +15% to default value. Bits 7:6= reserved." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_AFE_BC_REG0" acronym="PHY2_AFE_BC_REG0" offset="0x94" width="32" description="register AFE_BC_REG0">
		<bitfield id="BC_ANA_REG0" width="8" begin="7" end="0" resetval="0x0" description="Bit 0= 0 Battery_charging_DAC_RES_CALIB CODE CANNOT BE CONTROLLED BY ANALOG TEST BITS, 1 Battery_charging_DAC_RES_CALIB CODE CAN BE CONTROLLED BY ANALOG TEST BITS. Bits 5:1= 00000 Battery_charging_DAC_RES_CALIB CODE FORCED TO 0, 00001 Battery_charging_DAC_RES_CALIB CODE FORCED TO 1, 00010 Battery_charging_DAC_RES_CALIB CODE FORCED TO 2, 00011 Battery_charging_DAC_RES_CALIB CODE FORCED TO 3, 00100 Battery_charging_DAC_RES_CALIB CODE FORCED TO 4, 00101 Battery_charging_DAC_RES_CALIB CODE FORCED TO 5, 00110 Battery_charging_DAC_RES_CALIB CODE FORCED TO 6, 00111 Battery_charging_DAC_RES_CALIB CODE FORCED TO 7, 01000 Battery_charging_DAC_RES_CALIB CODE FORCED TO 8, 01001 Battery_charging_DAC_RES_CALIB CODE FORCED TO 9, 01010 Battery_charging_DAC_RES_CALIB CODE FORCED TO 10, 01011 Battery_charging_DAC_RES_CALIB CODE FORCED TO 11, 01100 Battery_charging_DAC_RES_CALIB CODE FORCED TO 12, 01101 Battery_charging_DAC_RES_CALIB CODE FORCED TO 13, 01110 Battery_charging_DAC_RES_CALIB CODE FORCED TO 14, 01111 Battery_charging_DAC_RES_CALIB CODE FORCED TO 15, 10000 Battery_charging_DAC_RES_CALIB CODE FORCED TO 16, 10001 Battery_charging_DAC_RES_CALIB CODE FORCED TO 17, 10010 Battery_charging_DAC_RES_CALIB CODE FORCED TO 18, 10011 Battery_charging_DAC_RES_CALIB CODE FORCED TO 19, 10100 Battery_charging_DAC_RES_CALIB CODE FORCED TO 20, 10101 Battery_charging_DAC_RES_CALIB CODE FORCED TO 21, 10110 Battery_charging_DAC_RES_CALIB CODE FORCED TO 22, 10111 Battery_charging_DAC_RES_CALIB CODE FORCED TO 23, 11000 Battery_charging_DAC_RES_CALIB CODE FORCED TO 24, 11001 Battery_charging_DAC_RES_CALIB CODE FORCED TO 24, 11010 Battery_charging_DAC_RES_CALIB CODE FORCED TO 26, 11011 Battery_charging_DAC_RES_CALIB CODE FORCED TO 27, 11100 Battery_charging_DAC_RES_CALIB CODE FORCED TO 28, 11101 Battery_charging_DAC_RES_CALIB CODE FORCED TO 29, 11110 Battery_charging_DAC_RES_CALIB CODE FORCED TO 30, 11111 Battery_charging_DAC_RES_CALIB CODE FORCED TO 31. Bits 7:6= reserved." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_AFE_BC_REG1" acronym="PHY2_AFE_BC_REG1" offset="0x98" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="BC_ANA_REG1" width="8" begin="7" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_AFE_BC_REG2" acronym="PHY2_AFE_BC_REG2" offset="0x9C" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="BC_ANA_REG2" width="8" begin="7" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_AFE_BC_REG3" acronym="PHY2_AFE_BC_REG3" offset="0xA0" width="32" description="Register AFE_BC_REG3">
		<bitfield id="BC_ANA_REG3" width="8" begin="7" end="0" resetval="0x0" description="Bit 0= 0 Do not overdrive SESS_VLD comparator enable signal, 1 Overdrive SESS_VLD comparator enable signal. Bit 1= 0 SESS_VLD comparator disabled, 1 SESS_VLD comparator enabled. Bit 2= 0 Do not overdrive VBUS_VLD comparator enable signal, 1 Overdrive VBUS_VLD comparator enable signal. Bit 3= 0 VBUS_VLD comparator disabled, 1 VBUS_VLD comparator enabled. Bit 4= 0 Do not overdrive ID comparator enable signal, 1 Overdrive ID comparator enable signal. Bit 5= 0 ID comparator disabled, 1 ID comparator enabled. Bits 7:6= reserved." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_AFE_BC_REG4" acronym="PHY2_AFE_BC_REG4" offset="0xA4" width="32" description="Register AFE_BC_REG4">
		<bitfield id="BC_ANA_REG4" width="8" begin="7" end="0" resetval="0x0" description="Bits 2:0= reserved. Bit 3= 0- VBUS_VLD comparator output low, 1- VBUS_VLD comparator output high. Bit 4= 0- Do not overdrive VBUS_VLD comparator output, 1- Overdrive VBUS_VLD comparator output. Bit 5= 0- SESS_VLD comparator output low, 1- SESS_VLD comparator output high. Bit 6= 0- Do not overdrive SESS_VLD comparator output, 1- Overdrive SESS_VLD comparator output. Bit 7= 0- ID comparator output low, 1- ID comparator output high. " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_AFE_BC_REG5" acronym="PHY2_AFE_BC_REG5" offset="0xA8" width="32" description="Register AFE_BC_REG5">
		<bitfield id="BC_ANA_REG5" width="8" begin="7" end="0" resetval="0x0" description="Bit 0= 0- Do not overdrive ID comparator output, 1- Overdrive ID comparator output. Bit 1= 0 Do not overdrive VBUS_DIV signal, 1- Overdrive VBUS_DIV signal. Bit 2= 0- VBUS_DIV signal low, 1- VBUS_DIV signal high. Bits 7:3= reserved." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_AFE_BC_REG6" acronym="PHY2_AFE_BC_REG6" offset="0xAC" width="32" description="Register AFE_BC_REG6">
		<bitfield id="BC_ANA_REG6" width="8" begin="7" end="0" resetval="0x0" description="register AFE_BC_REG6" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_AFE_PLL_REG0" acronym="PHY2_AFE_PLL_REG0" offset="0xB0" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="AFE_PLL_REG0" width="8" begin="7" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_AFE_PLL_REG1" acronym="PHY2_AFE_PLL_REG1" offset="0xB4" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="AFE_PLL_REG1" width="8" begin="7" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_AFE_PLL_REG2" acronym="PHY2_AFE_PLL_REG2" offset="0xB8" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="AFE_PLL_REG2" width="8" begin="7" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_AFE_PLL_REG3" acronym="PHY2_AFE_PLL_REG3" offset="0xBC" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="AFE_PLL_REG3" width="8" begin="7" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_AFE_PLL_REG4" acronym="PHY2_AFE_PLL_REG4" offset="0xC0" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="AFE_PLL_REG4" width="8" begin="7" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_AFE_PLL_REG5" acronym="PHY2_AFE_PLL_REG5" offset="0xC4" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="AFE_PLL_REG5" width="8" begin="7" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_AFE_BG_REG4" acronym="PHY2_AFE_BG_REG4" offset="0xC8" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="BG_ANA_REG4" width="8" begin="7" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7 - 0" rwaccess="R"/>
	</register>
	<register id="PHY2_AFE_CALIB_REG1" acronym="PHY2_AFE_CALIB_REG1" offset="0xCC" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="CALIB_ANA_REG1" width="8" begin="7" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7 - 0" rwaccess="R"/>
	</register>
	<register id="PHY2_AFE_BC_REG7" acronym="PHY2_AFE_BC_REG7" offset="0xD0" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="BC_ANA_REG7" width="8" begin="7" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7 - 0" rwaccess="R"/>
	</register>
	<register id="PHY2_AFE_PLL_REG6" acronym="PHY2_AFE_PLL_REG6" offset="0xD4" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="PLL_ANA_REG6" width="8" begin="7" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7 - 0" rwaccess="R"/>
	</register>
	<register id="PHY2_AFE_UNUSED_REG2" acronym="PHY2_AFE_UNUSED_REG2" offset="0xD8" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="UNUSED" width="8" begin="7" end="0" resetval="0x0" description="unused" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_AFE_UNUSED_REG3" acronym="PHY2_AFE_UNUSED_REG3" offset="0xDC" width="32" description="AFE_UNUSED_REG3">
		<bitfield id="UNUSED" width="8" begin="7" end="0" resetval="0x0" description="unused" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_PLL_REG0" acronym="PHY2_PLL_REG0" offset="0x100" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="INITIAL_WAIT_TIME" width="8" begin="7" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_PLL_REG1" acronym="PHY2_PLL_REG1" offset="0x104" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="RST_FDBK_DIV_DELAY_VALUE" width="5" begin="7" end="3" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7 - 3" rwaccess="R/W"/> 
		<bitfield id="RST_FDBK_DIV_DELAY_EN" width="1" begin="2" end="2" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="2" rwaccess="R/W"/> 
		<bitfield id="FBDIV_EN" width="1" begin="1" end="1" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="1" rwaccess="R/W"/> 
		<bitfield id="INITIAL_WAIT_TIME_EN" width="1" begin="0" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_PLL_REG2" acronym="PHY2_PLL_REG2" offset="0x108" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="UNUSED" width="1" begin="7" end="7" resetval="0x0" description="UNUSED" range="7" rwaccess="R/W"/> 
		<bitfield id="VCO_SETTLING_TIME_EN" width="1" begin="6" end="6" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="6" rwaccess="R/W"/> 
		<bitfield id="VCO_SETTLING_TIME" width="6" begin="5" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_PLL_REG3" acronym="PHY2_PLL_REG3" offset="0x10C" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="FBDIV_VALUE" width="8" begin="7" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_PLL_REG4" acronym="PHY2_PLL_REG4" offset="0x110" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="UNUSED" width="1" begin="7" end="7" resetval="0x0" description="UNUSED" range="7" rwaccess="R/W"/> 
		<bitfield id="PLL_LOCK_TIME_15" width="1" begin="6" end="6" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="6" rwaccess="R/W"/> 
		<bitfield id="PD_PFD_VALUE" width="1" begin="5" end="5" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="5" rwaccess="R/W"/> 
		<bitfield id="PD_PFD_EN" width="1" begin="4" end="4" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="4" rwaccess="R/W"/> 
		<bitfield id="PLL_LOCK_EN" width="1" begin="3" end="3" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="3" rwaccess="R/W"/> 
		<bitfield id="PLL_LOCK_VALUE" width="1" begin="2" end="2" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="2" rwaccess="R/W"/> 
		<bitfield id="COARSEDONE_EN" width="1" begin="1" end="1" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="1" rwaccess="R/W"/> 
		<bitfield id="COARSEDONE_VALUE" width="1" begin="0" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_PLL_REG5" acronym="PHY2_PLL_REG5" offset="0x114" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="STARTLOOP_EN_4_0" width="1" begin="7" end="7" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7" rwaccess="R/W"/> 
		<bitfield id="STARTLOOP_EN_5" width="1" begin="6" end="6" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="6" rwaccess="R/W"/> 
		<bitfield id="STARTLOOP_5" width="1" begin="5" end="5" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="5" rwaccess="R/W"/> 
		<bitfield id="STARTLOOP_4_0" width="5" begin="4" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_PLL_REG6" acronym="PHY2_PLL_REG6" offset="0x118" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="UNUSED" width="1" begin="7" end="7" resetval="0x0" description="unused" range="7" rwaccess="R/W"/> 
		<bitfield id="COARSE_CODE_SEL" width="1" begin="6" end="6" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="6" rwaccess="R/W"/> 
		<bitfield id="LSB_ERROR_0P5" width="1" begin="5" end="5" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="5" rwaccess="R/W"/> 
		<bitfield id="BIG_JUMP_EN" width="1" begin="4" end="4" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="4" rwaccess="R/W"/> 
		<bitfield id="VCO_CNT_WINDOW_VALUE" width="1" begin="3" end="3" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="3" rwaccess="R/W"/> 
		<bitfield id="VCO_CNT_WINDOW_EN" width="1" begin="2" end="2" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="2" rwaccess="R/W"/> 
		<bitfield id="RST_FDBK_DIV_VALUE" width="1" begin="1" end="1" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="1" rwaccess="R/W"/> 
		<bitfield id="RST_FDBK_DIV_EN" width="1" begin="0" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_PLL_REG7" acronym="PHY2_PLL_REG7" offset="0x11C" width="32" description=" refclock selection">
		<bitfield id="UNUSED" width="3" begin="7" end="5" resetval="0x0" description="unused" range="7 - 5" rwaccess="R/W"/> 
		<bitfield id="REFCLK_SEL" width="4" begin="4" end="1" resetval="0x0" description="0000 Refclock selection for 9.6 MHz, 0001 Refclock selection for 10 MHz, 0010 Refclock selection for 12 MHz, 0011 Refclock selection for 19.2 MHz, 0100 Refclock selection for 20 MHz, 0101 Refclock selection for 24 MHz, 0110 Refclock selection for 25 MHz, 0111 Refclock selection for 26 MHz, 1000 Refclock selection for 38.4 MHz, 1001 Refclock selection for 40 MHz, 1010 Refclock selection for 48 MHz, 1011 Refclock selection for 50 MHz, 1100 Refclock selection for 52 MHz, 1101 Refclock selection for 9.6 MHz, 1110 Refclock selection for 9.6 MHz, 1111 Refclock selection for 9.6 MHz." range="4 - 1" rwaccess="R/W"/> 
		<bitfield id="REFCLK_SEL_EN" width="1" begin="0" end="0" resetval="0x0" description="0 PLLREFSEL Value not taken from PLL_REG7[4:1], 1 PLLREFSEL Value taken from PLL_REG7[4:1]." range="0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_PLL_REG8" acronym="PHY2_PLL_REG8" offset="0x120" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="COARSE_CODE" width="8" begin="7" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_PLL_REG9" acronym="PHY2_PLL_REG9" offset="0x124" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="COARSE_CODE" width="1" begin="7" end="7" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7" rwaccess="R/W"/> 
		<bitfield id="V2I_CODE_EN" width="1" begin="6" end="6" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="6" rwaccess="R/W"/> 
		<bitfield id="V2I_CODE" width="6" begin="5" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_PLL_REG10" acronym="PHY2_PLL_REG10" offset="0x128" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="UNUSED" width="1" begin="7" end="7" resetval="0x0" description="unused" range="7" rwaccess="R/W"/> 
		<bitfield id="IPDIV_VALUE" width="5" begin="6" end="2" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="6 - 2" rwaccess="R/W"/> 
		<bitfield id="IPDIV_EN" width="1" begin="1" end="1" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="1" rwaccess="R/W"/> 
		<bitfield id="COARSE_CODE_EN" width="1" begin="0" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_PLL_REG11" acronym="PHY2_PLL_REG11" offset="0x12C" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="PLL_STANDBY" width="1" begin="7" end="7" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7" rwaccess="R/W"/> 
		<bitfield id="PLL_STANDBY_EN" width="1" begin="6" end="6" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="6" rwaccess="R/W"/> 
		<bitfield id="PLL_PD" width="1" begin="5" end="5" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="5" rwaccess="R/W"/> 
		<bitfield id="PLL_PD_EN" width="1" begin="4" end="4" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="4" rwaccess="R/W"/> 
		<bitfield id="PLL_PSO_DEL" width="1" begin="3" end="3" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="3" rwaccess="R/W"/> 
		<bitfield id="PLL_PSO_DEL_EN" width="1" begin="2" end="2" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="2" rwaccess="R/W"/> 
		<bitfield id="PLL_PSO" width="1" begin="1" end="1" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="1" rwaccess="R/W"/> 
		<bitfield id="PLL_PSO_EN" width="1" begin="0" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_PLL_REG12" acronym="PHY2_PLL_REG12" offset="0x130" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="UNUSED" width="2" begin="7" end="6" resetval="0x0" description="unused" range="7 - 6" rwaccess="R/W"/> 
		<bitfield id="PLL_LDO_REF_EN" width="1" begin="5" end="5" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="5" rwaccess="R/W"/> 
		<bitfield id="PLL_LDO_REF_EN_EN" width="1" begin="4" end="4" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="4" rwaccess="R/W"/> 
		<bitfield id="PLL_LDO_CORE_EN" width="1" begin="3" end="3" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="3" rwaccess="R/W"/> 
		<bitfield id="PLL_LDO_CORE_EN_EN" width="1" begin="2" end="2" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="2" rwaccess="R/W"/> 
		<bitfield id="PLL_PD_ANA" width="1" begin="1" end="1" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="1" rwaccess="R/W"/> 
		<bitfield id="PLL_PD_ANA_EN" width="1" begin="0" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_PLL_REG13" acronym="PHY2_PLL_REG13" offset="0x134" width="32" description="PLL clockon test mode">
		<bitfield id="PLL_CLKON" width="1" begin="7" end="7" resetval="0x0" description="0 pll clock is not always running, 1 pll clock is always running." range="7" rwaccess="R/W"/> 
		<bitfield id="PLL_LDO_REF_CORE" width="6" begin="6" end="1" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="6 - 1" rwaccess="R/W"/> 
		<bitfield id="PLL_LDO_REF_CORE_EN" width="1" begin="0" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_PLL_REG14" acronym="PHY2_PLL_REG14" offset="0x138" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="PLL_LDO_CNT_THRESHOLD" width="3" begin="7" end="5" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7 - 5" rwaccess="R/W"/> 
		<bitfield id="PLL_LDO_CNT_THRESHOLD_EN" width="1" begin="4" end="4" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="4" rwaccess="R/W"/> 
		<bitfield id="PLL_LDO_ISO_CNT_THRESHOLD" width="3" begin="3" end="1" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="3 - 1" rwaccess="R/W"/> 
		<bitfield id="PLL_LDO_ISO_CNT_THRESHOLD_EN" width="1" begin="0" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_PLL_UNUSED_REG0" acronym="PHY2_PLL_UNUSED_REG0" offset="0x13C" width="32" description="unused">
		<bitfield id="UNUSED" width="8" begin="7" end="0" resetval="0x0" description="UNUSED" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_PLL_UNUSED_REG1" acronym="PHY2_PLL_UNUSED_REG1" offset="0x140" width="32" description="unused">
		<bitfield id="UNUSED" width="8" begin="7" end="0" resetval="0x0" description="UNUSED" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_PLL_REG15" acronym="PHY2_PLL_REG15" offset="0x144" width="32" description="Coarse_code values">
		<bitfield id="PLL_LOCK" width="1" begin="7" end="7" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7" rwaccess="R"/> 
		<bitfield id="COARSEDONE" width="1" begin="6" end="6" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="6" rwaccess="R"/> 
		<bitfield id="VCO_CNT_WIN" width="1" begin="5" end="5" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="5" rwaccess="R"/> 
		<bitfield id="RST_FDBK_DIV" width="1" begin="4" end="4" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="4" rwaccess="R"/> 
		<bitfield id="UNUSED" width="1" begin="3" end="3" resetval="0x0" description="UNUSED" range="3" rwaccess="R"/> 
		<bitfield id="PD_PFD" width="1" begin="2" end="2" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="2" rwaccess="R"/> 
		<bitfield id="STARTLOOP" width="1" begin="1" end="1" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="1" rwaccess="R"/> 
		<bitfield id="COARSE_CODE_8" width="1" begin="0" end="0" resetval="0x0" description="0 MSB of coarse_code for PLL VCO." range="0" rwaccess="R"/>
	</register>
	<register id="PHY2_PLL_REG16" acronym="PHY2_PLL_REG16" offset="0x148" width="32" description="Coarse_code values">
		<bitfield id="COARSE_CODE" width="8" begin="7" end="0" resetval="0x0" description="01011010 8 LSBs of coarse code for PLL VCO" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="PHY2_PLL_UNUSED_REG2" acronym="PHY2_PLL_UNUSED_REG2" offset="0x14C" width="32" description="unused">
		<bitfield id="UNUSED" width="8" begin="7" end="0" resetval="0x0" description="UNUSED" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="PHY2_CALIB_REG0" acronym="PHY2_CALIB_REG0" offset="0x180" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="CALIB_CLK" width="1" begin="7" end="7" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7" rwaccess="R/W"/> 
		<bitfield id="CALIB_CLK_EN" width="1" begin="6" end="6" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="6" rwaccess="R/W"/> 
		<bitfield id="COMP_OUT" width="1" begin="5" end="5" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="5" rwaccess="R/W"/> 
		<bitfield id="INIT_WAIT_OVR" width="4" begin="4" end="1" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="4 - 1" rwaccess="R/W"/> 
		<bitfield id="INIT_WAIT_OVR_EN" width="1" begin="0" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_CALIB_REG1" acronym="PHY2_CALIB_REG1" offset="0x184" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="UNUSED" width="1" begin="7" end="7" resetval="0x0" description="unused" range="7" rwaccess="R/W"/> 
		<bitfield id="CALIB_CODE" width="6" begin="6" end="1" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="6 - 1" rwaccess="R/W"/> 
		<bitfield id="CALIB_CODE_EN" width="1" begin="0" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_BC_REG0" acronym="PHY2_BC_REG0" offset="0x188" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="UNUSED" width="4" begin="7" end="4" resetval="0x0" description="UNUSED" range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ADP_EN" width="1" begin="3" end="3" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="3" rwaccess="R/W"/> 
		<bitfield id="ADP_EN_EN" width="1" begin="2" end="2" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="2" rwaccess="R/W"/> 
		<bitfield id="ID_PULLUP" width="1" begin="1" end="1" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="1" rwaccess="R/W"/> 
		<bitfield id="ID_PULLUP_EN" width="1" begin="0" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_BC_REG1" acronym="PHY2_BC_REG1" offset="0x18C" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="ADP_SOURCE_I_EN" width="1" begin="7" end="7" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7" rwaccess="R/W"/> 
		<bitfield id="ADP_SOURCE_I_EN_CTRL" width="1" begin="6" end="6" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="6" rwaccess="R/W"/> 
		<bitfield id="ADP_SINK_I_EN" width="1" begin="5" end="5" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="5" rwaccess="R/W"/> 
		<bitfield id="ADP_SINK_I_EN_CTRL" width="1" begin="4" end="4" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="4" rwaccess="R/W"/> 
		<bitfield id="ADP_SENSE_EN" width="1" begin="3" end="3" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="3" rwaccess="R/W"/> 
		<bitfield id="ADP_SENSE_EN_CTRL" width="1" begin="2" end="2" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="2" rwaccess="R/W"/> 
		<bitfield id="ADP_PROBE_EN" width="1" begin="1" end="1" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="1" rwaccess="R/W"/> 
		<bitfield id="ADP_PROBE_EN_CTRL" width="1" begin="0" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_BC_REG2" acronym="PHY2_BC_REG2" offset="0x190" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="IDM_SINK_EN_VALUE" width="1" begin="7" end="7" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7" rwaccess="R/W"/> 
		<bitfield id="IDM_SINK_EN_CNTRL" width="1" begin="6" end="6" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="6" rwaccess="R/W"/> 
		<bitfield id="IDP_SINK_EN_VALUE" width="1" begin="5" end="5" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="5" rwaccess="R/W"/> 
		<bitfield id="IDP_SINK_EN_CNTRL" width="1" begin="4" end="4" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="4" rwaccess="R/W"/> 
		<bitfield id="IDP_SRC_EN_VALUE" width="1" begin="3" end="3" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="3" rwaccess="R/W"/> 
		<bitfield id="IDP_SRC_EN_CNTRL" width="1" begin="2" end="2" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="2" rwaccess="R/W"/> 
		<bitfield id="BC_EN_VALUE" width="1" begin="1" end="1" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="1" rwaccess="R/W"/> 
		<bitfield id="BC_EN_CNTRL" width="1" begin="0" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_BC_REG3" acronym="PHY2_BC_REG3" offset="0x194" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="DM_VDAT_REF_COMP_EN_VALUE" width="1" begin="7" end="7" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7" rwaccess="R/W"/> 
		<bitfield id="DM_VDAT_REF_COMP_EN_CNTRL" width="1" begin="6" end="6" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="6" rwaccess="R/W"/> 
		<bitfield id="DP_VDAT_REF_COMP_EN_VALUE" width="1" begin="5" end="5" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="5" rwaccess="R/W"/> 
		<bitfield id="DP_VDAT_REF_COMP_EN_CNTRL" width="1" begin="4" end="4" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="4" rwaccess="R/W"/> 
		<bitfield id="VDP_SRC_EN_VALUE" width="1" begin="3" end="3" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="3" rwaccess="R/W"/> 
		<bitfield id="VDP_SRC_EN_CNTRL" width="1" begin="2" end="2" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="2" rwaccess="R/W"/> 
		<bitfield id="VDM_SRC_EN_VALUE" width="1" begin="1" end="1" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="1" rwaccess="R/W"/> 
		<bitfield id="VDM_SRC_EN_CNTRL" width="1" begin="0" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_BC_REG4" acronym="PHY2_BC_REG4" offset="0x198" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="RID_A_REF_EN_VALUE" width="1" begin="7" end="7" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7" rwaccess="R/W"/> 
		<bitfield id="RID_A_REF_EN_CNTRL" width="1" begin="6" end="6" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="6" rwaccess="R/W"/> 
		<bitfield id="RID_FLOAT_REF_EN_VALUE" width="1" begin="5" end="5" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="5" rwaccess="R/W"/> 
		<bitfield id="RID_FLOAT_REF_EN_CNTRL" width="1" begin="4" end="4" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="4" rwaccess="R/W"/> 
		<bitfield id="RID_NONFLOAT_COMP_EN_VALUE" width="1" begin="3" end="3" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="3" rwaccess="R/W"/> 
		<bitfield id="RID_NONFLOAT_COMP_EN_CNTRL" width="1" begin="2" end="2" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="2" rwaccess="R/W"/> 
		<bitfield id="RID_FLOAT_COMP_EN_VALUE" width="1" begin="1" end="1" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="1" rwaccess="R/W"/> 
		<bitfield id="RID_FLOAT_COMP_EN_CNTRL" width="1" begin="0" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_BC_REG5" acronym="PHY2_BC_REG5" offset="0x19C" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="RID_B_C_COMP_EN_VALUE" width="1" begin="7" end="7" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7" rwaccess="R/W"/> 
		<bitfield id="RID_B_C_COMP_EN_CNTRL" width="1" begin="6" end="6" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="6" rwaccess="R/W"/> 
		<bitfield id="RID_A_COMP_EN_VALUE" width="1" begin="5" end="5" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="5" rwaccess="R/W"/> 
		<bitfield id="RID_A_COMP_EN_CNTRL" width="1" begin="4" end="4" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="4" rwaccess="R/W"/> 
		<bitfield id="RID_C_REF_EN_VALUE" width="1" begin="3" end="3" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="3" rwaccess="R/W"/> 
		<bitfield id="RID_C_REF_EN_CNTRL" width="1" begin="2" end="2" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="2" rwaccess="R/W"/> 
		<bitfield id="RID_B_REF_EN_VALUE" width="1" begin="1" end="1" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="1" rwaccess="R/W"/> 
		<bitfield id="RID_B_REF_EN_CNTRL" width="1" begin="0" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_BC_REG6" acronym="PHY2_BC_REG6" offset="0x1A0" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="BC_DELAY_VALUE" width="5" begin="7" end="3" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7 - 3" rwaccess="R/W"/> 
		<bitfield id="BC_DELAY_EN" width="1" begin="2" end="2" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="2" rwaccess="R/W"/> 
		<bitfield id="DM_VLGC_COMP_EN_VALUE" width="1" begin="1" end="1" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="1" rwaccess="R/W"/> 
		<bitfield id="DM_VLGC_COMP_EN_CNTRL" width="1" begin="0" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_BC_REG7" acronym="PHY2_BC_REG7" offset="0x1A4" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="RID_NONFLOAT_SRC_EN_VALUE" width="1" begin="7" end="7" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7" rwaccess="R/W"/> 
		<bitfield id="RID_NONFLOAT_SRC_EN_CNTRL" width="1" begin="6" end="6" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="6" rwaccess="R/W"/> 
		<bitfield id="RID_FLOAT_SRC_EN_VALUE" width="1" begin="5" end="5" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="5" rwaccess="R/W"/> 
		<bitfield id="RID_FLOAT_SRC_EN_CNTRL" width="1" begin="4" end="4" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="4" rwaccess="R/W"/> 
		<bitfield id="RESET_CNTRL" width="1" begin="3" end="3" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="3" rwaccess="R/W"/> 
		<bitfield id="DM_CURRENT_SRC_EN_VALUE" width="1" begin="2" end="2" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="2" rwaccess="R/W"/> 
		<bitfield id="DM_CURRENT_SRC_EN_CNTRL" width="1" begin="1" end="1" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="1" rwaccess="R/W"/> 
		<bitfield id="UNUSED" width="1" begin="0" end="0" resetval="0x0" description="unused" range="0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_TED_REG0" acronym="PHY2_TED_REG0" offset="0x1A8" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="CALIB_CODE_UP_EN" width="1" begin="7" end="7" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7" rwaccess="R/W"/> 
		<bitfield id="DELAY_VALUE" width="2" begin="6" end="5" resetval="0x0" description="Delay is 8us" range="6 - 5" rwaccess="R/W"/> 
		<bitfield id="DELAY_EN" width="1" begin="4" end="4" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="4" rwaccess="R/W"/> 
		<bitfield id="CALIB_DONE" width="1" begin="3" end="3" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="3" rwaccess="R/W"/> 
		<bitfield id="CALIIB_DONE_EN" width="1" begin="2" end="2" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="2" rwaccess="R/W"/> 
		<bitfield id="COMP_OUT_DOWN_INV" width="1" begin="1" end="1" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="1" rwaccess="R/W"/> 
		<bitfield id="COMP_OUT_UP_INV" width="1" begin="0" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_TED_REG1" acronym="PHY2_TED_REG1" offset="0x1AC" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="CALIB_CODE_DOWN" width="4" begin="7" end="4" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="CALIB_CODE_UP" width="4" begin="3" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_TED_REG2" acronym="PHY2_TED_REG2" offset="0x1B0" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="UNUSED" width="3" begin="7" end="5" resetval="0x0" description="unused" range="7 - 5" rwaccess="R/W"/> 
		<bitfield id="CALIB_MODE_DN" width="1" begin="4" end="4" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="4" rwaccess="R/W"/> 
		<bitfield id="CALIB_MODE_DN_EN" width="1" begin="3" end="3" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="3" rwaccess="R/W"/> 
		<bitfield id="CALIB_MODE_UP" width="1" begin="2" end="2" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="2" rwaccess="R/W"/> 
		<bitfield id="CALIB_MODE_UP_EN" width="1" begin="1" end="1" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="1" rwaccess="R/W"/> 
		<bitfield id="CALIB_CODE_DN_EN" width="1" begin="0" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_CALIB_REG2" acronym="PHY2_CALIB_REG2" offset="0x1B4" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="UNUSED" width="4" begin="7" end="4" resetval="0x0" description="unused" range="7 - 4" rwaccess="R"/> 
		<bitfield id="CALIB_CMP" width="1" begin="3" end="3" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="3" rwaccess="R"/> 
		<bitfield id="CALIB_PD" width="1" begin="2" end="2" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="2" rwaccess="R"/> 
		<bitfield id="CALIB_CLOCK" width="1" begin="1" end="1" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="1" rwaccess="R"/> 
		<bitfield id="CALIB_DONE" width="1" begin="0" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="0" rwaccess="R"/>
	</register>
	<register id="PHY2_CALIB_REG3" acronym="PHY2_CALIB_REG3" offset="0x1B8" width="32" description="Resistor calibration code">
		<bitfield id="UNUSED" width="3" begin="7" end="5" resetval="0x0" description="unused" range="7 - 5" rwaccess="R"/> 
		<bitfield id="BG_UNIT_RES_CALIB" width="5" begin="4" end="0" resetval="0x0" description=" Resistor calibration code from the calibration block" range="4 - 0" rwaccess="R"/>
	</register>
	<register id="PHY2_BC_REG8" acronym="PHY2_BC_REG8" offset="0x1BC" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="DCD_COMP" width="1" begin="7" end="7" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7" rwaccess="R"/> 
		<bitfield id="ADP_SENSE" width="1" begin="6" end="6" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="6" rwaccess="R"/> 
		<bitfield id="ADP_PROBE" width="1" begin="5" end="5" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="5" rwaccess="R"/> 
		<bitfield id="BVALID" width="1" begin="4" end="4" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="4" rwaccess="R"/> 
		<bitfield id="VBUSVALID" width="1" begin="3" end="3" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="3" rwaccess="R"/> 
		<bitfield id="IDDIG" width="1" begin="2" end="2" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="2" rwaccess="R"/> 
		<bitfield id="UNUSED" width="2" begin="1" end="0" resetval="0x0" description="unused" range="1 - 0" rwaccess="R"/>
	</register>
	<register id="PHY2_BC_REG9" acronym="PHY2_BC_REG9" offset="0x1C0" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="O_DM_VDAT_REF_COMP_EN" width="1" begin="7" end="7" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7" rwaccess="R"/> 
		<bitfield id="O_DP_VDAT_REF_COMP_EN" width="1" begin="6" end="6" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="6" rwaccess="R"/> 
		<bitfield id="O_VDM_SRC_EN" width="1" begin="5" end="5" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="5" rwaccess="R"/> 
		<bitfield id="O_VDP_SRC_EN" width="1" begin="4" end="4" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="4" rwaccess="R"/> 
		<bitfield id="O_IDM_SINK_EN" width="1" begin="3" end="3" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="3" rwaccess="R"/> 
		<bitfield id="O_IDP_SINK_EN" width="1" begin="2" end="2" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="2" rwaccess="R"/> 
		<bitfield id="O_IDP_SRC_EN" width="1" begin="1" end="1" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="1" rwaccess="R"/> 
		<bitfield id="O_BC_EN" width="1" begin="0" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="0" rwaccess="R"/>
	</register>
	<register id="PHY2_BC_REG10" acronym="PHY2_BC_REG10" offset="0x1C4" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="O_RID_B_C_COMP_EN" width="1" begin="7" end="7" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7" rwaccess="R"/> 
		<bitfield id="O_RID_A_COMP_EN" width="1" begin="6" end="6" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="6" rwaccess="R"/> 
		<bitfield id="O_RID_C_REF_EN" width="1" begin="5" end="5" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="5" rwaccess="R"/> 
		<bitfield id="O_RID_B_REF_EN" width="1" begin="4" end="4" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="4" rwaccess="R"/> 
		<bitfield id="O_RID_A_REF_EN" width="1" begin="3" end="3" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="3" rwaccess="R"/> 
		<bitfield id="O_RID_FLOAT_REF_EN" width="1" begin="2" end="2" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="2" rwaccess="R"/> 
		<bitfield id="O_RID_NONFLOAT_SRC_EN" width="1" begin="1" end="1" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="1" rwaccess="R"/> 
		<bitfield id="O_RID_FLOAT_SRC_EN" width="1" begin="0" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="0" rwaccess="R"/>
	</register>
	<register id="PHY2_BC_REG11" acronym="PHY2_BC_REG11" offset="0x1C8" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="O_IDM_SRC_EN" width="1" begin="7" end="7" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7" rwaccess="R"/> 
		<bitfield id="I_AFE_RXDP_ANA" width="1" begin="6" end="6" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="6" rwaccess="R"/> 
		<bitfield id="I_AFE_RXDM_ANA" width="1" begin="5" end="5" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="5" rwaccess="R"/> 
		<bitfield id="I_RID_B_C_COMP_STS" width="1" begin="4" end="4" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="4" rwaccess="R"/> 
		<bitfield id="I_RID_A_COMP_STS" width="1" begin="3" end="3" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="3" rwaccess="R"/> 
		<bitfield id="I_DM_VDAT_REF_COMP_STS" width="1" begin="2" end="2" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="2" rwaccess="R"/> 
		<bitfield id="I_DP_VDAT_REF_COMP_STS" width="1" begin="1" end="1" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="1" rwaccess="R"/> 
		<bitfield id="O_DM_VLGC_COMP_EN" width="1" begin="0" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="0" rwaccess="R"/>
	</register>
	<register id="PHY2_BC_REG12" acronym="PHY2_BC_REG12" offset="0x1CC" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="RID_GND_COMP_STS" width="1" begin="7" end="7" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7" rwaccess="R"/> 
		<bitfield id="RID_FLOAT_COMP_STS" width="1" begin="6" end="6" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="6" rwaccess="R"/> 
		<bitfield id="RID_C_COMP_STS" width="1" begin="5" end="5" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="5" rwaccess="R"/> 
		<bitfield id="RID_B_COMP_STS" width="1" begin="4" end="4" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="4" rwaccess="R"/> 
		<bitfield id="RID_A_COMP_STS" width="1" begin="3" end="3" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="3" rwaccess="R"/> 
		<bitfield id="DM_VLGC_COMP_STS" width="1" begin="2" end="2" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="2" rwaccess="R"/> 
		<bitfield id="DM_VDAT_REF_COMP_STS" width="1" begin="1" end="1" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="1" rwaccess="R"/> 
		<bitfield id="DP_VDAT_REF_COMP_STS" width="1" begin="0" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="0" rwaccess="R"/>
	</register>
	<register id="PHY2_TED_REG3" acronym="PHY2_TED_REG3" offset="0x1D0" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="CALIB_CODE_DOWN" width="4" begin="7" end="4" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7 - 4" rwaccess="R"/> 
		<bitfield id="COMPARATOR_DOWN" width="1" begin="3" end="3" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="3" rwaccess="R"/> 
		<bitfield id="CALIB_DONE_DOWN" width="1" begin="2" end="2" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="2" rwaccess="R"/> 
		<bitfield id="UNUSED" width="2" begin="1" end="0" resetval="0x0" description="UNUSED" range="1 - 0" rwaccess="R"/>
	</register>
	<register id="PHY2_TED_REG4" acronym="PHY2_TED_REG4" offset="0x1D4" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="CALIB_CODE_UP" width="4" begin="7" end="4" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7 - 4" rwaccess="R"/> 
		<bitfield id="COMPARATOR_UP" width="1" begin="3" end="3" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="3" rwaccess="R"/> 
		<bitfield id="CALIB_DONE_UP" width="1" begin="2" end="2" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="2" rwaccess="R"/> 
		<bitfield id="UNUSED" width="2" begin="1" end="0" resetval="0x0" description="UNUSED" range="1 - 0" rwaccess="R"/>
	</register>
	<register id="PHY2_DIG_UNUSED_REG0" acronym="PHY2_DIG_UNUSED_REG0" offset="0x1D8" width="32" description=" UNUSED">
		<bitfield id="GLITCH_FILTER_EN" width="1" begin="7" end="7" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7" rwaccess="R/W"/> 
		<bitfield id="UNUSED" width="7" begin="6" end="0" resetval="0x0" description="UNUSED" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_DIG_UNUSED_REG1" acronym="PHY2_DIG_UNUSED_REG1" offset="0x1DC" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="UNUSED" width="5" begin="7" end="3" resetval="0x0" description="UNUSED" range="7 - 3" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD_OVR_VALUE_MSB" width="2" begin="2" end="1" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="2 - 1" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD_OVR_EN" width="1" begin="0" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_DIG_UNUSED_REG2" acronym="PHY2_DIG_UNUSED_REG2" offset="0x1E0" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="THRESHOLD_OVR_VALUE_LSB" width="8" begin="7" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_DIG_UNUSED_REG3" acronym="PHY2_DIG_UNUSED_REG3" offset="0x1E4" width="32" description="UNUSED">
		<bitfield id="UNUSED" width="8" begin="7" end="0" resetval="0x0" description="UNUSED" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_INTERRUPT_REG1" acronym="PHY2_INTERRUPT_REG1" offset="0x1E8" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="IRSR" width="1" begin="7" end="7" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7" rwaccess="R/W"/> 
		<bitfield id="ISR" width="1" begin="6" end="6" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="6" rwaccess="R/W"/> 
		<bitfield id="UNUSED" width="6" begin="5" end="0" resetval="0x0" description="UNUSED" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_INTERRUPT_REG2" acronym="PHY2_INTERRUPT_REG2" offset="0x1EC" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="UNUSED" width="7" begin="7" end="1" resetval="0x0" description="UNUSED" range="7 - 1" rwaccess="R/W"/> 
		<bitfield id="IMR" width="1" begin="0" end="0" resetval="0x1" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_RX_REG0" acronym="PHY2_RX_REG0" offset="0x200" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="FSLS_NO_EOP_TIMEOUT" width="3" begin="7" end="5" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7 - 5" rwaccess="R/W"/> 
		<bitfield id="FSLS_TIMEOUT_EN" width="1" begin="4" end="4" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="4" rwaccess="R/W"/> 
		<bitfield id="HS_SYNC_DET_BITS" width="1" begin="3" end="3" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="3" rwaccess="R/W"/> 
		<bitfield id="FS_EOP_SE0_THRESHOLD" width="2" begin="2" end="1" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="2 - 1" rwaccess="R/W"/> 
		<bitfield id="FS_EOP_SE0_EN" width="1" begin="0" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_RX_REG1" acronym="PHY2_RX_REG1" offset="0x204" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="LS_EOP_SE0_THRESHOLD" width="6" begin="7" end="2" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7 - 2" rwaccess="R/W"/> 
		<bitfield id="LS_EOP_SE0_EN" width="1" begin="1" end="1" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="1" rwaccess="R/W"/> 
		<bitfield id="FS_NO_EOP_TIMEOUT_EN" width="1" begin="0" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_TX_REG0" acronym="PHY2_TX_REG0" offset="0x208" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="UNUSED" width="4" begin="7" end="4" resetval="0x0" description="unused" range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="FS_PREAMBLE_EN" width="1" begin="3" end="3" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="3" rwaccess="R/W"/> 
		<bitfield id="SOF_EXTENSION" width="2" begin="2" end="1" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="2 - 1" rwaccess="R/W"/> 
		<bitfield id="SOF_EXTENSION_EN" width="1" begin="0" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_TX_REG1" acronym="PHY2_TX_REG1" offset="0x20C" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="PREAMBLE_VALUE" width="8" begin="7" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_CDR_REG0" acronym="PHY2_CDR_REG0" offset="0x210" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="UNUSED" width="2" begin="7" end="6" resetval="0x0" description="unused" range="7 - 6" rwaccess="R/W"/> 
		<bitfield id="PLL_CLKDIV" width="2" begin="5" end="4" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PLL_CLKDIV_EN" width="1" begin="3" end="3" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="3" rwaccess="R/W"/> 
		<bitfield id="SQUELCH_DELAY" width="2" begin="2" end="1" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="2 - 1" rwaccess="R/W"/> 
		<bitfield id="SQUELCH_DELAY_EN" width="1" begin="0" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_CDR_REG1" acronym="PHY2_CDR_REG1" offset="0x214" width="32" description="dynamic calib controls">
		<bitfield id="UNUSED" width="1" begin="7" end="7" resetval="0x0" description="unused" range="7" rwaccess="R/W"/> 
		<bitfield id="CALIB_COMP_OUT" width="1" begin="6" end="6" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="6" rwaccess="R/W"/> 
		<bitfield id="CALIB_SPC_THRESHOLD" width="3" begin="5" end="3" resetval="0x0" description="000 The time interval between succesive calibrations is 0us, 001 The time interval between succesive calibrations is 1us, 010 The time interval between succesive calibrations is 2us, 011 The time interval between succesive calibrations is 3us, 100 The time interval between succesive calibrations is 4us, 101 The time interval between succesive calibrations is 5us, 110 The time interval between succesive calibrations is 6us, 111 The time interval between succesive calibrations is 7us." range="5 - 3" rwaccess="R/W"/> 
		<bitfield id="CALIB_SPC_THRESHOLD_EN" width="1" begin="2" end="2" resetval="0x0" description="0 The time interval between succesive calibrations is taken as 5us by default, 1 The time interval between succesive calibrations is taken from CDR_REG1[5:3]" range="2" rwaccess="R/W"/> 
		<bitfield id="CALIB_ITERATION" width="1" begin="1" end="1" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="1" rwaccess="R/W"/> 
		<bitfield id="DYNAMIC_CALIB_EN" width="1" begin="0" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_CDR_REG2" acronym="PHY2_CDR_REG2" offset="0x218" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="UNUSED" width="1" begin="7" end="7" resetval="0x0" description="unused" range="7" rwaccess="R/W"/> 
		<bitfield id="HSRX_EN_DEL" width="1" begin="6" end="6" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="6" rwaccess="R/W"/> 
		<bitfield id="HSRX_EN_DEL_EN" width="1" begin="5" end="5" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="5" rwaccess="R/W"/> 
		<bitfield id="HSRX_EN" width="1" begin="4" end="4" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="4" rwaccess="R/W"/> 
		<bitfield id="HSRX_EN_EN" width="1" begin="3" end="3" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="3" rwaccess="R/W"/> 
		<bitfield id="CALIB_CLOCK" width="1" begin="2" end="2" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="2" rwaccess="R/W"/> 
		<bitfield id="CALIB_CLOCK_EN" width="1" begin="1" end="1" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="1" rwaccess="R/W"/> 
		<bitfield id="CALIB_OUT_EN" width="1" begin="0" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_CDR_REG3" acronym="PHY2_CDR_REG3" offset="0x21C" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="CALIB_ACTIVE" width="1" begin="7" end="7" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7" rwaccess="R/W"/> 
		<bitfield id="CALIB_DONE" width="1" begin="6" end="6" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="6" rwaccess="R/W"/> 
		<bitfield id="CALIB_CODE" width="6" begin="5" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_CDR_REG4" acronym="PHY2_CDR_REG4" offset="0x220" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="CLK_GATE_VALUE" width="1" begin="7" end="7" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7" rwaccess="R/W"/> 
		<bitfield id="CLK_GATE_EN" width="1" begin="6" end="6" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="6" rwaccess="R/W"/> 
		<bitfield id="CLK_GATE_SQ_MASK" width="1" begin="5" end="5" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="5" rwaccess="R/W"/> 
		<bitfield id="LATENCY_THRESHOLD" width="2" begin="4" end="3" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="4 - 3" rwaccess="R/W"/> 
		<bitfield id="LATENCY_THRESHOLD_EN" width="1" begin="2" end="2" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="2" rwaccess="R/W"/> 
		<bitfield id="DECISION_ERROR_EN" width="1" begin="1" end="1" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="1" rwaccess="R/W"/> 
		<bitfield id="FILTER_EN" width="1" begin="0" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_CDR_REG5" acronym="PHY2_CDR_REG5" offset="0x224" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="UNUSED" width="5" begin="7" end="3" resetval="0x0" description="unused" range="7 - 3" rwaccess="R/W"/> 
		<bitfield id="SAMPLE_5X_EN" width="1" begin="2" end="2" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="2" rwaccess="R/W"/> 
		<bitfield id="SMALL_PULSE" width="1" begin="1" end="1" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="1" rwaccess="R/W"/> 
		<bitfield id="SMALL_PULSE_EN" width="1" begin="0" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_CDR_REG6" acronym="PHY2_CDR_REG6" offset="0x228" width="32" description="unused">
		<bitfield id="UNUSED" width="8" begin="7" end="0" resetval="0x0" description="unused" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_CDR_REG7" acronym="PHY2_CDR_REG7" offset="0x22C" width="32" description="unused">
		<bitfield id="UNUSED" width="8" begin="7" end="0" resetval="0x0" description="unused" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_CDR_REG8" acronym="PHY2_CDR_REG8" offset="0x230" width="32" description="unused">
		<bitfield id="UNUSED" width="8" begin="7" end="0" resetval="0x0" description="unused" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_RX_REG2" acronym="PHY2_RX_REG2" offset="0x234" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="EB_ERROR" width="1" begin="7" end="7" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7" rwaccess="R"/> 
		<bitfield id="CDR_ERROR" width="1" begin="6" end="6" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="6" rwaccess="R"/> 
		<bitfield id="SYNC_DETECTED" width="1" begin="5" end="5" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="5" rwaccess="R"/> 
		<bitfield id="EOP_DETECTED" width="1" begin="4" end="4" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="4" rwaccess="R"/> 
		<bitfield id="HS_EOP_CONDITION" width="1" begin="3" end="3" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="3" rwaccess="R"/> 
		<bitfield id="NORMAL_EOP" width="1" begin="2" end="2" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="2" rwaccess="R"/> 
		<bitfield id="ALIGNMENT_ERROR" width="1" begin="1" end="1" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="1" rwaccess="R"/> 
		<bitfield id="NO_EOP" width="1" begin="0" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="0" rwaccess="R"/>
	</register>
	<register id="PHY2_RX_REG3" acronym="PHY2_RX_REG3" offset="0x238" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="HS_EOP_DETECTED" width="1" begin="7" end="7" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7" rwaccess="R"/> 
		<bitfield id="SE0_VALIDATED" width="1" begin="6" end="6" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="6" rwaccess="R"/> 
		<bitfield id="LSFS_EOP_DETECTED" width="1" begin="5" end="5" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="5" rwaccess="R"/> 
		<bitfield id="BIT_UNSTUFF_ERROR" width="1" begin="4" end="4" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="4" rwaccess="R"/> 
		<bitfield id="RX_STATE_BITUNSTUFF" width="3" begin="3" end="1" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="3 - 1" rwaccess="R"/> 
		<bitfield id="START_FLAG" width="1" begin="0" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="0" rwaccess="R"/>
	</register>
	<register id="PHY2_RX_REG4" acronym="PHY2_RX_REG4" offset="0x23C" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="RXACTIVE_REG" width="1" begin="7" end="7" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7" rwaccess="R"/> 
		<bitfield id="DEASSERT_RXACTIVE_REG" width="1" begin="6" end="6" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="6" rwaccess="R"/> 
		<bitfield id="UNUSED" width="6" begin="5" end="0" resetval="0x0" description="unused" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="PHY2_RX_REG5" acronym="PHY2_RX_REG5" offset="0x240" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="SIE_CNT_UPPER" width="8" begin="7" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7 - 0" rwaccess="R"/>
	</register>
	<register id="PHY2_RX_REG6" acronym="PHY2_RX_REG6" offset="0x244" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="PHY_CNT_UPPER" width="8" begin="7" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7 - 0" rwaccess="R"/>
	</register>
	<register id="PHY2_RX_REG7" acronym="PHY2_RX_REG7" offset="0x248" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="PHY_CNT_LOWER" width="4" begin="7" end="4" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7 - 4" rwaccess="R"/> 
		<bitfield id="SIE_CNT_LOWER" width="4" begin="3" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="3 - 0" rwaccess="R"/>
	</register>
	<register id="PHY2_TX_REG2" acronym="PHY2_TX_REG2" offset="0x24C" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="TX_HS_STATE" width="4" begin="7" end="4" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7 - 4" rwaccess="R"/> 
		<bitfield id="EOP_TRANSMITTED" width="1" begin="3" end="3" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="3" rwaccess="R"/> 
		<bitfield id="HS_BITSTUFF_EN" width="1" begin="2" end="2" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="2" rwaccess="R"/> 
		<bitfield id="RESUME_EOP" width="1" begin="1" end="1" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="1" rwaccess="R"/> 
		<bitfield id="REMOTE_WAKEUP" width="1" begin="0" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="0" rwaccess="R"/>
	</register>
	<register id="PHY2_TX_REG3" acronym="PHY2_TX_REG3" offset="0x250" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="TX_LSFS_STATE" width="4" begin="7" end="4" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7 - 4" rwaccess="R"/> 
		<bitfield id="PD_STATE" width="3" begin="3" end="1" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="3 - 1" rwaccess="R"/> 
		<bitfield id="PREAMBLE_SENT" width="1" begin="0" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="0" rwaccess="R"/>
	</register>
	<register id="PHY2_TX_REG4" acronym="PHY2_TX_REG4" offset="0x254" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="UNUSED" width="6" begin="7" end="2" resetval="0x0" description="unused" range="7 - 2" rwaccess="R"/> 
		<bitfield id="LSFS_BITSTUFF_EN" width="1" begin="1" end="1" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="1" rwaccess="R"/> 
		<bitfield id="LS_KEEP_ALIVE" width="1" begin="0" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="0" rwaccess="R"/>
	</register>
	<register id="PHY2_CDR_REG9" acronym="PHY2_CDR_REG9" offset="0x258" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="UNUSED" width="5" begin="7" end="3" resetval="0x0" description="UNUSED" range="7 - 3" rwaccess="R"/> 
		<bitfield id="I_ANA_COMP_OUT" width="1" begin="2" end="2" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="2" rwaccess="R"/> 
		<bitfield id="SAMPLER_CALIB_DONE" width="1" begin="1" end="1" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="1" rwaccess="R"/> 
		<bitfield id="ANA_CALIB_ACTIVE" width="1" begin="0" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="0" rwaccess="R"/>
	</register>
	<register id="PHY2_CDR_REG10" acronym="PHY2_CDR_REG10" offset="0x25C" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="UNUSED" width="2" begin="7" end="6" resetval="0x0" description="unused" range="7 - 6" rwaccess="R"/> 
		<bitfield id="CALIB_CODE" width="6" begin="5" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="5 - 0" rwaccess="R"/>
	</register>
	<register id="PHY2_CDR_REG11" acronym="PHY2_CDR_REG11" offset="0x260" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="SMALL_PULSE" width="4" begin="7" end="4" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7 - 4" rwaccess="R"/> 
		<bitfield id="O_HSRX_REC_DICISION_ERROR" width="1" begin="3" end="3" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="3" rwaccess="R"/> 
		<bitfield id="O_ANA_CLK_GATE" width="1" begin="2" end="2" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="2" rwaccess="R"/> 
		<bitfield id="RECEIVE_START" width="1" begin="1" end="1" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="1" rwaccess="R"/> 
		<bitfield id="I_ANA_TED_SQUELCH" width="1" begin="0" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="0" rwaccess="R"/>
	</register>
	<register id="PHY2_CDR_RE12" acronym="PHY2_CDR_RE12" offset="0x264" width="32" description="unused">
		<bitfield id="UNUSED" width="8" begin="7" end="0" resetval="0x0" description="unused" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="PHY2_DIG_TXRX_UNUSED_REG0" acronym="PHY2_DIG_TXRX_UNUSED_REG0" offset="0x268" width="32" description="UNUSED">
		<bitfield id="UNUSED" width="8" begin="7" end="0" resetval="0x0" description="UNUSED" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_DIG_TXRX_UNUSED_REG1" acronym="PHY2_DIG_TXRX_UNUSED_REG1" offset="0x26C" width="32" description="UNUSED">
		<bitfield id="UNUSED" width="8" begin="7" end="0" resetval="0x0" description="UNUSED" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_DIG_TXRX_UNUSED_REG2" acronym="PHY2_DIG_TXRX_UNUSED_REG2" offset="0x270" width="32" description="UNUSED">
		<bitfield id="UNUSED" width="8" begin="7" end="0" resetval="0x0" description="UNUSED" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_DIG_TXRX_UNUSED_REG3" acronym="PHY2_DIG_TXRX_UNUSED_REG3" offset="0x274" width="32" description="UNUSED">
		<bitfield id="UNUSED" width="8" begin="7" end="0" resetval="0x0" description="UNUSED" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_UTMI_REG0" acronym="PHY2_UTMI_REG0" offset="0x280" width="32" description="register UTMI_REG0 ">
		<bitfield id="LOOPBACK_SEL" width="2" begin="7" end="6" resetval="0x0" description="00 Loopback mode selection = 00 : Reserved, 01 Loopback mode selection = 01 : LS, 10 Loopback mode selection = 10 : FS, 11 Loopback mode selection = 11 : HS" range="7 - 6" rwaccess="R/W"/> 
		<bitfield id="LOOPBACK_EN" width="1" begin="5" end="5" resetval="0x0" description="0 Loopback mode selection is taken from primary input port-loopback[1:0], 1 Loopback mode selection is taken from UTMI_REG0[7:6]." range="5" rwaccess="R/W"/> 
		<bitfield id="BIST_MODE_SEL" width="4" begin="4" end="1" resetval="0x0" description=" 0 BIST for 8 bit, 1 BIST for 16 bit, 0 Error injection disabled, 1 Error injection enabled, 0 BIST for device mode, 1 BIST for host mode, 0 BIST for HS mode, 1 BIST for FS mode." range="4 - 1" rwaccess="R/W"/> 
		<bitfield id="BIST_EN" width="1" begin="0" end="0" resetval="0x0" description="0 BIST control signals taken from primary input BIST related ports, 1 BIST signals taken from UTMI REG0[4:1], UTMI_REG1[7:6], UTMI_REG5[7:6]" range="0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_UTMI_REG1" acronym="PHY2_UTMI_REG1" offset="0x284" width="32" description="bist error injection, soft resets">
		<bitfield id="BIST_ERR" width="2" begin="7" end="6" resetval="0x0" description="00 Introduce error on first packet, bist error injection = 00, 01 Introduce error on second packet,bist error injection = 01, 10 Introduce error on third packet, bist error injection = 10, 11 Introduce error on last packet, bist error injection = 11." range="7 - 6" rwaccess="R/W"/> 
		<bitfield id="BIST_SOFT_RST" width="1" begin="5" end="5" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="5" rwaccess="R/W"/> 
		<bitfield id="TX_LSFS_SOFT_RST" width="1" begin="4" end="4" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="4" rwaccess="R/W"/> 
		<bitfield id="TX_HS_SOFT_RST" width="1" begin="3" end="3" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="3" rwaccess="R/W"/> 
		<bitfield id="CLKDIV_SOFT_RST" width="1" begin="2" end="2" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="2" rwaccess="R/W"/> 
		<bitfield id="CALIB_SOFT_RST" width="1" begin="1" end="1" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="1" rwaccess="R/W"/> 
		<bitfield id="PHY_SOFT_RST" width="1" begin="0" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_UTMI_REG2" acronym="PHY2_UTMI_REG2" offset="0x288" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="RX_CNTRL_SOFT_RST" width="1" begin="7" end="7" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7" rwaccess="R/W"/> 
		<bitfield id="SHIFT_REG_SOFT_RST" width="1" begin="6" end="6" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="6" rwaccess="R/W"/> 
		<bitfield id="BITUNSTUFF_SOFT_RST" width="1" begin="5" end="5" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="5" rwaccess="R/W"/> 
		<bitfield id="NRZI_DEC_SOFT_RST" width="1" begin="4" end="4" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="4" rwaccess="R/W"/> 
		<bitfield id="EOP_DET_SOFT_RST" width="1" begin="3" end="3" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="3" rwaccess="R/W"/> 
		<bitfield id="SYNC_DET_SOFT_RST" width="1" begin="2" end="2" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="2" rwaccess="R/W"/> 
		<bitfield id="LSFS_DLL_SOFT_RST" width="1" begin="1" end="1" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="1" rwaccess="R/W"/> 
		<bitfield id="RX_HS_SOFT_RST" width="1" begin="0" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_UTMI_REG3" acronym="PHY2_UTMI_REG3" offset="0x28C" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="HS_RX_ERR" width="1" begin="7" end="7" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7" rwaccess="R/W"/> 
		<bitfield id="LS_LINESTATE_FIL_EN" width="1" begin="6" end="6" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="6" rwaccess="R/W"/> 
		<bitfield id="FS_LINESTATE_FIL_CNT" width="5" begin="5" end="1" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="5 - 1" rwaccess="R/W"/> 
		<bitfield id="FS_LINESTATE_FIL_EN" width="1" begin="0" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_UTMI_REG4" acronym="PHY2_UTMI_REG4" offset="0x290" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="LS_LINESTATE_FIL_CNT" width="8" begin="7" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_UTMI_REG5" acronym="PHY2_UTMI_REG5" offset="0x294" width="32" description="BIST, hsrx data">
		<bitfield id="BIST_MODE_EN" width="1" begin="7" end="7" resetval="0x0" description="0 BIST mode en is taken from primary input port- bist_mode_en, 1 bist_mode_en is turned on." range="7" rwaccess="R/W"/> 
		<bitfield id="BIST_ON" width="1" begin="6" end="6" resetval="0x0" description="0 BIST on is taken from primary input port- bist_on, 1 bist_on is enabled." range="6" rwaccess="R/W"/> 
		<bitfield id="HSTX_BOOST_DEAMP_OFF" width="1" begin="5" end="5" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="5" rwaccess="R/W"/> 
		<bitfield id="HSTX_BOOST" width="1" begin="4" end="4" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="4" rwaccess="R/W"/> 
		<bitfield id="HS_SAMP" width="1" begin="3" end="3" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="3" rwaccess="R/W"/> 
		<bitfield id="HS_SAMP_EN" width="1" begin="2" end="2" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="2" rwaccess="R/W"/> 
		<bitfield id="HSRX" width="1" begin="1" end="1" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="1" rwaccess="R/W"/> 
		<bitfield id="HSRX_EN" width="1" begin="0" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_UTMI_REG6" acronym="PHY2_UTMI_REG6" offset="0x298" width="32" description="vbusvalid control, hs drive en threshold">
		<bitfield id="VBUSVALID_CNTRL" width="1" begin="7" end="7" resetval="0x0" description="  0 vbusvalid comparator is not enabled in L3 device Powered Off state, 1 vbusvalid comparator is enabled in L3 device Powered Off state" range="7" rwaccess="R/W"/> 
		<bitfield id="VBUSVALID_L3_DEV_EN" width="1" begin="6" end="6" resetval="0x0" description=" 0 Vbusvalid comparator output comes on vbusvalid primary output port, 1 Sessvalid comparator output comes on vbusvalid primary output port." range="6" rwaccess="R/W"/> 
		<bitfield id="HS_DRVEN_THRESHOLD" width="5" begin="5" end="1" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="5 - 1" rwaccess="R/W"/> 
		<bitfield id="HS_DRVEN_TH_EN" width="1" begin="0" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_UTMI_REG7" acronym="PHY2_UTMI_REG7" offset="0x29C" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="HSTX_BC_MODE" width="1" begin="7" end="7" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7" rwaccess="R/W"/> 
		<bitfield id="HSTX_BC_EN" width="1" begin="6" end="6" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="6" rwaccess="R/W"/> 
		<bitfield id="HSTX_CHIRP_MODE" width="1" begin="5" end="5" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="5" rwaccess="R/W"/> 
		<bitfield id="HSTX_CHIRP_EN" width="1" begin="4" end="4" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="4" rwaccess="R/W"/> 
		<bitfield id="HSTX_EN_DEL" width="1" begin="3" end="3" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="3" rwaccess="R/W"/> 
		<bitfield id="HSTX_EN_DEL_EN" width="1" begin="2" end="2" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="2" rwaccess="R/W"/> 
		<bitfield id="HSTX" width="1" begin="1" end="1" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="1" rwaccess="R/W"/> 
		<bitfield id="HSTX_EN" width="1" begin="0" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_UTMI_REG8" acronym="PHY2_UTMI_REG8" offset="0x2A0" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="HS_TERM" width="1" begin="7" end="7" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7" rwaccess="R/W"/> 
		<bitfield id="HS_TERM_EN" width="1" begin="6" end="6" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="6" rwaccess="R/W"/> 
		<bitfield id="HSTX_DATA" width="1" begin="5" end="5" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="5" rwaccess="R/W"/> 
		<bitfield id="HSTX_DATA_EN" width="1" begin="4" end="4" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="4" rwaccess="R/W"/> 
		<bitfield id="HSTX_DRV" width="1" begin="3" end="3" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="3" rwaccess="R/W"/> 
		<bitfield id="HSTX_DRV_EN" width="1" begin="2" end="2" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="2" rwaccess="R/W"/> 
		<bitfield id="HSTX_PREDRV" width="1" begin="1" end="1" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="1" rwaccess="R/W"/> 
		<bitfield id="HSTX_PREDRV_EN" width="1" begin="0" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_UTMI_REG9" acronym="PHY2_UTMI_REG9" offset="0x2A4" width="32" description="hs delay values">
		<bitfield id="CLKOFF_EN" width="1" begin="7" end="7" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7" rwaccess="R/W"/> 
		<bitfield id="SDC_SPACE" width="3" begin="6" end="4" resetval="0x0" description="000- The time between successive resistor calibration is 0ms, 001- The time between successive resistor calibration is 500ms, 010- The time between successive resistor calibration is 1000ms, 011- The time between successive resistor calibration is1500ms, 100- The time between successive resistor calibration is 2000ms, 101- The time between successive resistor calibration is 2500ms, 110- The time between successive resistor calibration is 3000ms, 111- The time between successive resistor calibration is 3500ms." range="6 - 4" rwaccess="R/W"/> 
		<bitfield id="SDC_SPACE_EN" width="1" begin="3" end="3" resetval="0x0" description=" 0- The time between successive resistor calibration taken as 1s by default, 1- The time between successive resistor calibration taken from UTMI_REG9[6:4]." range="3" rwaccess="R/W"/> 
		<bitfield id="HSTX_EN_DEL_TH" width="2" begin="2" end="1" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="2 - 1" rwaccess="R/W"/> 
		<bitfield id="HSTX_EN_DEL_TH_EN" width="1" begin="0" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_UTMI_REG10" acronym="PHY2_UTMI_REG10" offset="0x2A8" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="PLL_CLKON" width="1" begin="7" end="7" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7" rwaccess="R/W"/> 
		<bitfield id="PLL_CLKON_EN" width="1" begin="6" end="6" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="6" rwaccess="R/W"/> 
		<bitfield id="BG_PD_BG_OK" width="1" begin="5" end="5" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="5" rwaccess="R/W"/> 
		<bitfield id="BG_PD_BG_OK_EN" width="1" begin="4" end="4" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="4" rwaccess="R/W"/> 
		<bitfield id="LSFS_SERX" width="1" begin="3" end="3" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="3" rwaccess="R/W"/> 
		<bitfield id="LSFS_SERX_EN" width="1" begin="2" end="2" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="2" rwaccess="R/W"/> 
		<bitfield id="LSFS_RX" width="1" begin="1" end="1" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="1" rwaccess="R/W"/> 
		<bitfield id="LSFS_RX_EN" width="1" begin="0" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_UTMI_REG11" acronym="PHY2_UTMI_REG11" offset="0x2AC" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="CLEAN_LINESTATE_SERX_MASK_EN" width="1" begin="7" end="7" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7" rwaccess="R/W"/> 
		<bitfield id="SERX_MASK_EN" width="1" begin="6" end="6" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="6" rwaccess="R/W"/> 
		<bitfield id="SERX_MASK_THRESHOLD" width="2" begin="5" end="4" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="LSFS_TX" width="1" begin="3" end="3" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="3" rwaccess="R/W"/> 
		<bitfield id="LSFS_TX_EN" width="1" begin="2" end="2" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="2" rwaccess="R/W"/> 
		<bitfield id="FSLS_EDGESEL" width="1" begin="1" end="1" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="1" rwaccess="R/W"/> 
		<bitfield id="FSLS_EDGESEL_EN" width="1" begin="0" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_UTMI_REG12" acronym="PHY2_UTMI_REG12" offset="0x2B0" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="SERX_BIAS_EN" width="2" begin="7" end="6" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7 - 6" rwaccess="R/W"/> 
		<bitfield id="FSLS_TX_DATA" width="1" begin="5" end="5" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="5" rwaccess="R/W"/> 
		<bitfield id="FSLS_TX_DATA_EN" width="1" begin="4" end="4" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="4" rwaccess="R/W"/> 
		<bitfield id="FSLS_TX_SE0" width="1" begin="3" end="3" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="3" rwaccess="R/W"/> 
		<bitfield id="FSLS_TX_SE0_EN" width="1" begin="2" end="2" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="2" rwaccess="R/W"/> 
		<bitfield id="FSLS_TX_DRV" width="1" begin="1" end="1" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="1" rwaccess="R/W"/> 
		<bitfield id="FSLS_TX_DRV_EN" width="1" begin="0" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_UTMI_REG13" acronym="PHY2_UTMI_REG13" offset="0x2B4" width="32" description="serial mode">
		<bitfield id="FSLS_SERIALMODE_PULLUP2" width="1" begin="7" end="7" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7" rwaccess="R/W"/> 
		<bitfield id="FSLS_SERIALMODE_PULLUP2_EN" width="1" begin="6" end="6" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="6" rwaccess="R/W"/> 
		<bitfield id="DM_PULLDOWN" width="1" begin="5" end="5" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="5" rwaccess="R/W"/> 
		<bitfield id="DM_PULLDOWN_EN" width="1" begin="4" end="4" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="4" rwaccess="R/W"/> 
		<bitfield id="DP_PULLDOWN" width="1" begin="3" end="3" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="3" rwaccess="R/W"/> 
		<bitfield id="DP_PULLDOWN_EN" width="1" begin="2" end="2" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="2" rwaccess="R/W"/> 
		<bitfield id="LANE_REVERSE" width="1" begin="1" end="1" resetval="0x0" description=" 0- Polarity inversion of DP/DM is not done, 1- Polarity inversion of DP/DM is done" range="1" rwaccess="R/W"/> 
		<bitfield id="LANE_REVERSE_EN" width="1" begin="0" end="0" resetval="0x0" description="0- Lane Reverse Value is taken from primary input portlane_reverse, 1- Lane Reverse Value taken from UTMI_REG13[1]" range="0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_UTMI_REG14" acronym="PHY2_UTMI_REG14" offset="0x2B8" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="DM_PULLUP2" width="1" begin="7" end="7" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7" rwaccess="R/W"/> 
		<bitfield id="DM_PULLUP2_EN" width="1" begin="6" end="6" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="6" rwaccess="R/W"/> 
		<bitfield id="DP_PULLUP2" width="1" begin="5" end="5" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="5" rwaccess="R/W"/> 
		<bitfield id="DP_PULLUP2_EN" width="1" begin="4" end="4" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="4" rwaccess="R/W"/> 
		<bitfield id="DM_PULLUP1" width="1" begin="3" end="3" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="3" rwaccess="R/W"/> 
		<bitfield id="DM_PULLUP1_EN" width="1" begin="2" end="2" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="2" rwaccess="R/W"/> 
		<bitfield id="DP_PULLUP1" width="1" begin="1" end="1" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="1" rwaccess="R/W"/> 
		<bitfield id="DP_PULLUP1_EN" width="1" begin="0" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_UTMI_REG15" acronym="PHY2_UTMI_REG15" offset="0x2BC" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="TXVALID_GATE_THRESHOLD_FS" width="2" begin="7" end="6" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7 - 6" rwaccess="R/W"/> 
		<bitfield id="TXVALID_GATE_THRESHOLD_HS" width="2" begin="5" end="4" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="TED_EN_VALUE" width="1" begin="3" end="3" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="3" rwaccess="R/W"/> 
		<bitfield id="TED_EN_CNT" width="1" begin="2" end="2" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="2" rwaccess="R/W"/> 
		<bitfield id="ED_EN_VALUE" width="1" begin="1" end="1" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="1" rwaccess="R/W"/> 
		<bitfield id="ED_EN_CNT" width="1" begin="0" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_UTMI_REG16" acronym="PHY2_UTMI_REG16" offset="0x2C0" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="UNUSED" width="8" begin="7" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_UTMI_REG17" acronym="PHY2_UTMI_REG17" offset="0x2C4" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="SQUELCH_COUNT_IDLE" width="2" begin="7" end="6" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7 - 6" rwaccess="R/W"/> 
		<bitfield id="SQUELCH_COUNT_IDLE_EN" width="1" begin="5" end="5" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="5" rwaccess="R/W"/> 
		<bitfield id="TX_SQ_CNT" width="4" begin="4" end="1" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="4 - 1" rwaccess="R/W"/> 
		<bitfield id="TX_SQ_CNT_EN" width="1" begin="0" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_UTMI_REG18" acronym="PHY2_UTMI_REG18" offset="0x2C8" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="SLEEP_VALUE" width="1" begin="7" end="7" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7" rwaccess="R/W"/> 
		<bitfield id="SLEEP_EN" width="1" begin="6" end="6" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="6" rwaccess="R/W"/> 
		<bitfield id="BIST_POWERUP" width="1" begin="5" end="5" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="5" rwaccess="R/W"/> 
		<bitfield id="BIST_POWERUP_EN" width="1" begin="4" end="4" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="4" rwaccess="R/W"/> 
		<bitfield id="POWERUP_EN" width="1" begin="3" end="3" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="3" rwaccess="R/W"/> 
		<bitfield id="UNUSED" width="1" begin="2" end="2" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="2" rwaccess="R/W"/> 
		<bitfield id="CLIPPER_EN" width="1" begin="1" end="1" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="1" rwaccess="R/W"/> 
		<bitfield id="CLIPPER_EN_EN" width="1" begin="0" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_UTMI_REG19" acronym="PHY2_UTMI_REG19" offset="0x2CC" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="UNUSED" width="7" begin="7" end="1" resetval="0x0" description="unused" range="7 - 1" rwaccess="R/W"/> 
		<bitfield id="TED_SW_EN" width="1" begin="0" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_UTMI_REG20" acronym="PHY2_UTMI_REG20" offset="0x2D0" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="HOSTDISCON_RST_REG" width="1" begin="7" end="7" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7" rwaccess="R/W"/> 
		<bitfield id="HOSTDISCON_RST_REG_EN" width="1" begin="6" end="6" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="6" rwaccess="R/W"/> 
		<bitfield id="CALIB_RST_DT" width="5" begin="5" end="1" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="5 - 1" rwaccess="R/W"/> 
		<bitfield id="CALIB_RST_DT_EN" width="1" begin="0" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_UTMI_REG21" acronym="PHY2_UTMI_REG21" offset="0x2D4" width="32" description="Register UTMI_REG21">
		<bitfield id="CALIB_TRIGER_POSEDGE" width="1" begin="7" end="7" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7" rwaccess="R/W"/> 
		<bitfield id="AUTO_CAL_ENABLE" width="1" begin="6" end="6" resetval="0x0" description="0- Dynamic resistor calibration is disabled, 1- Dynamic resistor calibration is enabled" range="6" rwaccess="R/W"/> 
		<bitfield id="ABSVALID" width="1" begin="5" end="5" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="5" rwaccess="R/W"/> 
		<bitfield id="ABSVALID_EN" width="1" begin="4" end="4" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="4" rwaccess="R/W"/> 
		<bitfield id="VBUSVALID" width="1" begin="3" end="3" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="3" rwaccess="R/W"/> 
		<bitfield id="VBUSVALID_EN" width="1" begin="2" end="2" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="2" rwaccess="R/W"/> 
		<bitfield id="SUSPENDM" width="1" begin="1" end="1" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="1" rwaccess="R/W"/> 
		<bitfield id="SUSPENDM_EN" width="1" begin="0" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_UTMI_REG22" acronym="PHY2_UTMI_REG22" offset="0x2D8" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="BCCALIB_OFFSET" width="8" begin="7" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_UTMI_REG23" acronym="PHY2_UTMI_REG23" offset="0x2DC" width="32" description="hscalib code offset">
		<bitfield id="HSCALIB_OFFSET" width="8" begin="7" end="0" resetval="0x0" description="Bit 0= 0- Final resistor calibration code going to HSTX is not offsetted, 1- Offset given by bits [6:2] is considered for computation of final resistor code going to HSTX. Bit 1= 0- ADD the offset given in bits [6:2] to the resistor calibration code before giving the code to HSTX, 1- Subtract the offset given in bits [6:2] from the reistor calibration code before giving code to HSTX. Bits 6:2= 00000 Programmable offset value for hs resistor calib code -HS OFFSET. Bit 7= reserved " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_UTMI_REG24" acronym="PHY2_UTMI_REG24" offset="0x2E0" width="32" description="fscalib code offset">
		<bitfield id="FSCALIB_OFFSET" width="8" begin="7" end="0" resetval="0x0" description="Bit 0= 0- Final resistor calibration code going to FSTX is not offsetted, 1- Offset given by bits [6:2] is used for computation of final resistor code going to FSTX. Bit 1= 0- ADD the offset given in bits [6:2] to the Resistor calibration code before giving the code to FSTX, 1- Subtract the offset given in bits [6:2] from the Resistor calibration code before giving code to FSTX. Bits 6:2= 00000 Programmable offset value for fs resistor calib code - FS OFFSET. Bit 7= reserved. " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_UTMI_REG25" acronym="PHY2_UTMI_REG25" offset="0x2E4" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="UNUSED" width="1" begin="7" end="7" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7" rwaccess="R/W"/> 
		<bitfield id="HSCALIB" width="7" begin="6" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_UTMI_REG26" acronym="PHY2_UTMI_REG26" offset="0x2E8" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="UNUSED" width="1" begin="7" end="7" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7" rwaccess="R/W"/> 
		<bitfield id="FSCALIB" width="7" begin="6" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_UTMI_REG27" acronym="PHY2_UTMI_REG27" offset="0x2EC" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="UNUSED" width="1" begin="7" end="7" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7" rwaccess="R/W"/> 
		<bitfield id="BCCALIB" width="7" begin="6" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_UTMI_REG28" acronym="PHY2_UTMI_REG28" offset="0x2F0" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="CDR_EB_WR_RESET" width="1" begin="7" end="7" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7" rwaccess="R/W"/> 
		<bitfield id="UNUSED" width="6" begin="6" end="1" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="6 - 1" rwaccess="R/W"/> 
		<bitfield id="SERX_EN_CNTRL_OPMODE01" width="1" begin="0" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_UTMI_REG29" acronym="PHY2_UTMI_REG29" offset="0x2F4" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="UNUSED" width="2" begin="7" end="6" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7 - 6" rwaccess="R/W"/> 
		<bitfield id="PLL_STANDALONE" width="1" begin="5" end="5" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="5" rwaccess="R/W"/> 
		<bitfield id="PLL_STANDALONE_EN" width="1" begin="4" end="4" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="4" rwaccess="R/W"/> 
		<bitfield id="SPARE_OUT" width="4" begin="3" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_UTMI_REG30" acronym="PHY2_UTMI_REG30" offset="0x2F8" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="UNUSED" width="1" begin="7" end="7" resetval="0x0" description="unused" range="7" rwaccess="R/W"/> 
		<bitfield id="PLL_480_CLOCK_GATE_OVR" width="1" begin="6" end="6" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="6" rwaccess="R/W"/> 
		<bitfield id="SCAN_ATS_HS_CLOCK_GATE_OVR" width="1" begin="5" end="5" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="5" rwaccess="R/W"/> 
		<bitfield id="VCO_PLL_CLOCK_GATE_OVR" width="1" begin="4" end="4" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="4" rwaccess="R/W"/> 
		<bitfield id="DIG_DIV_REFCLOCK_GATE_OVR" width="1" begin="3" end="3" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="3" rwaccess="R/W"/> 
		<bitfield id="FB_CLOCK_GATE_OVR" width="1" begin="2" end="2" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="2" rwaccess="R/W"/> 
		<bitfield id="ANA_DIV_REFCLOCK_GATE_OVR" width="1" begin="1" end="1" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="1" rwaccess="R/W"/> 
		<bitfield id="HS_CLOCK_GATE_OVR" width="1" begin="0" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_UTMI_UNUSED_REG0" acronym="PHY2_UTMI_UNUSED_REG0" offset="0x2FC" width="32" description="unused">
		<bitfield id="UNUSED" width="8" begin="7" end="0" resetval="0x0" description="unused" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_UTMI_UNUSED_REG1" acronym="PHY2_UTMI_UNUSED_REG1" offset="0x300" width="32" description="unused">
		<bitfield id="UNUSED" width="8" begin="7" end="0" resetval="0x0" description="unused" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_UTMI_UNUSED_REG2" acronym="PHY2_UTMI_UNUSED_REG2" offset="0x304" width="32" description="unused">
		<bitfield id="UNUSED" width="8" begin="7" end="0" resetval="0x0" description="unused" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_UTMI_UNUSED_REG3" acronym="PHY2_UTMI_UNUSED_REG3" offset="0x308" width="32" description="unused">
		<bitfield id="UNUSED" width="8" begin="7" end="0" resetval="0x0" description="unused" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PHY2_UTMI_REG31" acronym="PHY2_UTMI_REG31" offset="0x30C" width="32" description="bist">
		<bitfield id="UNUSED" width="6" begin="7" end="2" resetval="0x0" description="UNUSED" range="7 - 2" rwaccess="R"/> 
		<bitfield id="BIST_ERROR" width="1" begin="1" end="1" resetval="0x0" description="0- BIST resulted in no Error, 1- BIST resulted in Error" range="1" rwaccess="R"/> 
		<bitfield id="BIST_COMPLETE" width="1" begin="0" end="0" resetval="0x0" description="0- BIST is Not complete, 1- BIST is Complete" range="0" rwaccess="R"/>
	</register>
	<register id="PHY2_UTMI_REG32" acronym="PHY2_UTMI_REG32" offset="0x310" width="32" description="bist error count">
		<bitfield id="BIST_ERR_COUNT" width="8" begin="7" end="0" resetval="0x0" description="00000000 Number of bytes that resulted in error while running BIST" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="PHY2_UTMI_REG33" acronym="PHY2_UTMI_REG33" offset="0x314" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="BG_POWERGOOD" width="1" begin="7" end="7" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7" rwaccess="R"/> 
		<bitfield id="AFE_HSRX_DIFF_DATA" width="1" begin="6" end="6" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="6" rwaccess="R"/> 
		<bitfield id="HSRX_EN" width="1" begin="5" end="5" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="5" rwaccess="R"/> 
		<bitfield id="HSRX_SAMPLER_ENABLE" width="1" begin="4" end="4" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="4" rwaccess="R"/> 
		<bitfield id="CHIRP_MODE_EN" width="1" begin="3" end="3" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="3" rwaccess="R"/> 
		<bitfield id="HSTX_EN" width="1" begin="2" end="2" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="2" rwaccess="R"/> 
		<bitfield id="HSTX_EN_DELAYED" width="1" begin="1" end="1" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="1" rwaccess="R"/> 
		<bitfield id="HSTX_BOOST_DEAMP_OFF" width="1" begin="0" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="0" rwaccess="R"/>
	</register>
	<register id="PHY2_UTMI_REG34" acronym="PHY2_UTMI_REG34" offset="0x318" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="O_DPRPU1_EN" width="1" begin="7" end="7" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7" rwaccess="R"/> 
		<bitfield id="O_DMRPU1_EN" width="1" begin="6" end="6" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="6" rwaccess="R"/> 
		<bitfield id="O_DPRPU2_EN" width="1" begin="5" end="5" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="5" rwaccess="R"/> 
		<bitfield id="O_DMRPU2_EN" width="1" begin="4" end="4" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="4" rwaccess="R"/> 
		<bitfield id="O_DPRPD_EN" width="1" begin="3" end="3" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="3" rwaccess="R"/> 
		<bitfield id="O_DMRPD_EN" width="1" begin="2" end="2" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="2" rwaccess="R"/> 
		<bitfield id="O_OTGC_ID_PULLUP_EN" width="1" begin="1" end="1" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="1" rwaccess="R"/> 
		<bitfield id="O_FS_EDGE_SEL" width="1" begin="0" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="0" rwaccess="R"/>
	</register>
	<register id="PHY2_UTMI_REG35" acronym="PHY2_UTMI_REG35" offset="0x31C" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="I_AFE_LSFSRX_ANA" width="1" begin="7" end="7" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7" rwaccess="R"/> 
		<bitfield id="O_LSFSTX_EN" width="1" begin="6" end="6" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="6" rwaccess="R"/> 
		<bitfield id="O_LSFSDRV_EN" width="1" begin="5" end="5" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="5" rwaccess="R"/> 
		<bitfield id="O_LSFS_DDI" width="1" begin="4" end="4" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="4" rwaccess="R"/> 
		<bitfield id="O_ASSERT_SEZERO" width="1" begin="3" end="3" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="3" rwaccess="R"/> 
		<bitfield id="O_LSFSRX_EN" width="1" begin="2" end="2" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="2" rwaccess="R"/> 
		<bitfield id="O_SERX_EN" width="1" begin="1" end="1" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="1" rwaccess="R"/> 
		<bitfield id="O_SERX_BIAS_EN" width="1" begin="0" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="0" rwaccess="R"/>
	</register>
	<register id="PHY2_UTMI_REG36" acronym="PHY2_UTMI_REG36" offset="0x320" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="O_PLL_PSO" width="1" begin="7" end="7" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7" rwaccess="R"/> 
		<bitfield id="O_PLL_PSO_DELAY" width="1" begin="6" end="6" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="6" rwaccess="R"/> 
		<bitfield id="O_PLL_PD" width="1" begin="5" end="5" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="5" rwaccess="R"/> 
		<bitfield id="O_PLL_IPDIV" width="5" begin="4" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="4 - 0" rwaccess="R"/>
	</register>
	<register id="PHY2_UTMI_REG37" acronym="PHY2_UTMI_REG37" offset="0x324" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="O_PLL_FBDIV_VALUE" width="8" begin="7" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7 - 0" rwaccess="R"/>
	</register>
	<register id="PHY2_UTMI_REG38" acronym="PHY2_UTMI_REG38" offset="0x328" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="O_PLL_STANDBY" width="1" begin="7" end="7" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7" rwaccess="R"/> 
		<bitfield id="O_PLL_LDO_CORE_EN" width="1" begin="6" end="6" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="6" rwaccess="R"/> 
		<bitfield id="O_PLL_LDO_REF_EN" width="1" begin="5" end="5" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="5" rwaccess="R"/> 
		<bitfield id="O_AFE_SUSPENDM" width="1" begin="4" end="4" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="4" rwaccess="R"/> 
		<bitfield id="O_OTGC_VBUSVALID_EN" width="1" begin="3" end="3" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="3" rwaccess="R"/> 
		<bitfield id="O_OTGC_ABSVALID_EN" width="1" begin="2" end="2" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="2" rwaccess="R"/> 
		<bitfield id="O_AFE_CLIPPER_EN" width="1" begin="1" end="1" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="1" rwaccess="R"/> 
		<bitfield id="O_PLL_LDO_ISOLATION_CNTRL" width="1" begin="0" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="0" rwaccess="R"/>
	</register>
	<register id="PHY2_UTMI_REG39" acronym="PHY2_UTMI_REG39" offset="0x32C" width="32" description="unused">
		<bitfield id="UNUSED" width="8" begin="7" end="0" resetval="0x0" description="unused" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="PHY2_UTMI_REG40" acronym="PHY2_UTMI_REG40" offset="0x330" width="32" description="unused">
		<bitfield id="UNUSED" width="8" begin="7" end="0" resetval="0x0" description="unused" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="PHY2_UTMI_REG41" acronym="PHY2_UTMI_REG41" offset="0x334" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="I_TED_SQUELCH_ANA" width="1" begin="7" end="7" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7" rwaccess="R"/> 
		<bitfield id="I_USB2_RESCAL_CALIB_DONE" width="1" begin="6" end="6" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="6" rwaccess="R"/> 
		<bitfield id="HS_CALIB_CODE" width="6" begin="5" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="5 - 0" rwaccess="R"/>
	</register>
	<register id="PHY2_UTMI_REG42" acronym="PHY2_UTMI_REG42" offset="0x338" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="HS_SOF" width="1" begin="7" end="7" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7" rwaccess="R"/> 
		<bitfield id="ALL_CALIB_DONE" width="1" begin="6" end="6" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="6" rwaccess="R"/> 
		<bitfield id="FS_CALIB_CODE" width="6" begin="5" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="5 - 0" rwaccess="R"/>
	</register>
	<register id="PHY2_UTMI_REG43" acronym="PHY2_UTMI_REG43" offset="0x33C" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="LS_MODE" width="1" begin="7" end="7" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7" rwaccess="R"/> 
		<bitfield id="FS_MODE_PRE" width="1" begin="6" end="6" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="6" rwaccess="R"/> 
		<bitfield id="BC_CALIB_CODE" width="6" begin="5" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="5 - 0" rwaccess="R"/>
	</register>
	<register id="PHY2_UTMI_REG44" acronym="PHY2_UTMI_REG44" offset="0x340" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="RSTN_REFCLOCK" width="1" begin="7" end="7" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7" rwaccess="R"/> 
		<bitfield id="RSTN_HS_CLOCK" width="1" begin="6" end="6" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="6" rwaccess="R"/> 
		<bitfield id="RSTN_HS_TX_CLOCK" width="1" begin="5" end="5" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="5" rwaccess="R"/> 
		<bitfield id="RSTN_BYTE_CLOCK" width="1" begin="4" end="4" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="4" rwaccess="R"/> 
		<bitfield id="RSTN_SIECLOCK" width="1" begin="3" end="3" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="3" rwaccess="R"/> 
		<bitfield id="RSTN_CLKDIV" width="1" begin="2" end="2" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="2" rwaccess="R"/> 
		<bitfield id="RSTN_CALIB_CLKDIV" width="1" begin="1" end="1" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="1" rwaccess="R"/> 
		<bitfield id="UDC_RSTN_CDR_ASYNC" width="1" begin="0" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="0" rwaccess="R"/>
	</register>
	<register id="PHY2_UTMI_REG45" acronym="PHY2_UTMI_REG45" offset="0x344" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="UDC_CALIB_RSTN" width="1" begin="7" end="7" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7" rwaccess="R"/> 
		<bitfield id="UDC_APB_RSTN" width="1" begin="6" end="6" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="6" rwaccess="R"/> 
		<bitfield id="O_RSTN_CDR_ASYNC" width="1" begin="5" end="5" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="5" rwaccess="R"/> 
		<bitfield id="O_PLL_CALIB_RSTN" width="1" begin="4" end="4" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="4" rwaccess="R"/> 
		<bitfield id="BIST_MODE_RSTN" width="1" begin="3" end="3" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="3" rwaccess="R"/> 
		<bitfield id="O_USB2_CALIB_RSTN" width="1" begin="2" end="2" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="2" rwaccess="R"/> 
		<bitfield id="UDC_BC_CALIB_RSTN" width="1" begin="1" end="1" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="1" rwaccess="R"/> 
		<bitfield id="GLOBAL_RESETN" width="1" begin="0" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="0" rwaccess="R"/>
	</register>
	<register id="PHY2_UTMI_REG46" acronym="PHY2_UTMI_REG46" offset="0x348" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="UNUSED" width="1" begin="7" end="7" resetval="0x0" description="unused" range="7" rwaccess="R"/> 
		<bitfield id="RECOVERY_CNT_EN" width="1" begin="6" end="6" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="6" rwaccess="R"/> 
		<bitfield id="CLEAN_LINESTATE" width="2" begin="5" end="4" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="5 - 4" rwaccess="R"/> 
		<bitfield id="BC_STATE_MACHINE_STATUS" width="4" begin="3" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="3 - 0" rwaccess="R"/>
	</register>
	<register id="PHY2_UTMI_REG47" acronym="PHY2_UTMI_REG47" offset="0x34C" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="FILTER_CNT_EN" width="1" begin="7" end="7" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7" rwaccess="R"/> 
		<bitfield id="HOST_OPMODE" width="2" begin="6" end="5" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="6 - 5" rwaccess="R"/> 
		<bitfield id="DEV_OPMODE" width="2" begin="4" end="3" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="4 - 3" rwaccess="R"/> 
		<bitfield id="I_DED_ANA" width="1" begin="2" end="2" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="2" rwaccess="R"/> 
		<bitfield id="HS_HOSTDISCONNECT" width="1" begin="1" end="1" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="1" rwaccess="R"/> 
		<bitfield id="LSFS_HOSTDISCONNECT" width="1" begin="0" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="0" rwaccess="R"/>
	</register>
	<register id="PHY2_UTMI_REG48" acronym="PHY2_UTMI_REG48" offset="0x350" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="BIST_TX_STATE" width="2" begin="7" end="6" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7 - 6" rwaccess="R"/> 
		<bitfield id="DATA_CNT_TX" width="6" begin="5" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="5 - 0" rwaccess="R"/>
	</register>
	<register id="PHY2_UTMI_REG49" acronym="PHY2_UTMI_REG49" offset="0x354" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="BIST_RX_STATE" width="2" begin="7" end="6" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7 - 6" rwaccess="R"/> 
		<bitfield id="DATA_CNT_RX" width="6" begin="5" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="5 - 0" rwaccess="R"/>
	</register>
	<register id="PHY2_UTMI_REG50" acronym="PHY2_UTMI_REG50" offset="0x358" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="BIST_TOP_STATE" width="4" begin="7" end="4" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7 - 4" rwaccess="R"/> 
		<bitfield id="INC_DATA_CNT_TX" width="1" begin="3" end="3" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="3" rwaccess="R"/> 
		<bitfield id="INC_DATA_CNT_RX" width="1" begin="2" end="2" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="2" rwaccess="R"/> 
		<bitfield id="O_BG_PD" width="1" begin="1" end="1" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="1" rwaccess="R"/> 
		<bitfield id="O_BG_PD_BG_OK" width="1" begin="0" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="0" rwaccess="R"/>
	</register>
	<register id="PHY2_UTMI_REG51" acronym="PHY2_UTMI_REG51" offset="0x35C" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="POWERDOWN" width="2" begin="7" end="6" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7 - 6" rwaccess="R"/> 
		<bitfield id="RESET" width="1" begin="5" end="5" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="5" rwaccess="R"/> 
		<bitfield id="SUSPENDM" width="1" begin="4" end="4" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="4" rwaccess="R"/> 
		<bitfield id="TERMSELECT" width="1" begin="3" end="3" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="3" rwaccess="R"/> 
		<bitfield id="DATABUS16_8" width="1" begin="2" end="2" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="2" rwaccess="R"/> 
		<bitfield id="DPPULLDOWN" width="1" begin="1" end="1" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="1" rwaccess="R"/> 
		<bitfield id="DMPULLDOWN" width="1" begin="0" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="0" rwaccess="R"/>
	</register>
	<register id="PHY2_UTMI_REG52" acronym="PHY2_UTMI_REG52" offset="0x360" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="LANE_REVERSE" width="1" begin="7" end="7" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7" rwaccess="R"/> 
		<bitfield id="TXBITSTUFFENABLE" width="1" begin="6" end="6" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="6" rwaccess="R"/> 
		<bitfield id="TXBITSTUFFENABLEH" width="1" begin="5" end="5" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="5" rwaccess="R"/> 
		<bitfield id="XCVRSELECT" width="2" begin="4" end="3" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="4 - 3" rwaccess="R"/> 
		<bitfield id="LINESTATE" width="2" begin="2" end="1" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="2 - 1" rwaccess="R"/> 
		<bitfield id="HOSTDISCONNECT" width="1" begin="0" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="0" rwaccess="R"/>
	</register>
	<register id="PHY2_UTMI_REG53" acronym="PHY2_UTMI_REG53" offset="0x364" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="FSLSSERIALMODE" width="1" begin="7" end="7" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7" rwaccess="R"/> 
		<bitfield id="TX_ENABLE_N" width="1" begin="6" end="6" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="6" rwaccess="R"/> 
		<bitfield id="TX_DAT" width="1" begin="5" end="5" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="5" rwaccess="R"/> 
		<bitfield id="TX_SE0" width="1" begin="4" end="4" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="4" rwaccess="R"/> 
		<bitfield id="SLEEPM" width="1" begin="3" end="3" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="3" rwaccess="R"/> 
		<bitfield id="UNUSED" width="1" begin="2" end="2" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="2" rwaccess="R"/> 
		<bitfield id="OPMODE" width="2" begin="1" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="1 - 0" rwaccess="R"/>
	</register>
	<register id="PHY2_UTMI_REG54" acronym="PHY2_UTMI_REG54" offset="0x368" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="RX_DP" width="1" begin="7" end="7" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7" rwaccess="R"/> 
		<bitfield id="RX_DM" width="1" begin="6" end="6" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="6" rwaccess="R"/> 
		<bitfield id="RX_RCV" width="1" begin="5" end="5" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="5" rwaccess="R"/> 
		<bitfield id="UNUSED" width="5" begin="4" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="4 - 0" rwaccess="R"/>
	</register>
	<register id="PHY2_UTMI_REG55" acronym="PHY2_UTMI_REG55" offset="0x36C" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="TXVALIDH" width="1" begin="7" end="7" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7" rwaccess="R"/> 
		<bitfield id="TXVALID" width="1" begin="6" end="6" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="6" rwaccess="R"/> 
		<bitfield id="TXREADY" width="1" begin="5" end="5" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="5" rwaccess="R"/> 
		<bitfield id="RXVALIDH" width="1" begin="4" end="4" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="4" rwaccess="R"/> 
		<bitfield id="RXVALID" width="1" begin="3" end="3" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="3" rwaccess="R"/> 
		<bitfield id="RXACTIVE" width="1" begin="2" end="2" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="2" rwaccess="R"/> 
		<bitfield id="RXERROR" width="1" begin="1" end="1" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="1" rwaccess="R"/> 
		<bitfield id="UNUSED" width="1" begin="0" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="0" rwaccess="R"/>
	</register>
	<register id="PHY2_UTMI_REG56" acronym="PHY2_UTMI_REG56" offset="0x370" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="DATAIN_UPPER" width="8" begin="7" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7 - 0" rwaccess="R"/>
	</register>
	<register id="PHY2_UTMI_REG57" acronym="PHY2_UTMI_REG57" offset="0x374" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="DATAIN_LOWER" width="8" begin="7" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7 - 0" rwaccess="R"/>
	</register>
	<register id="PHY2_UTMI_REG58" acronym="PHY2_UTMI_REG58" offset="0x378" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="DATAOUT_UPPER" width="8" begin="7" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7 - 0" rwaccess="R"/>
	</register>
	<register id="PHY2_UTMI_REG59" acronym="PHY2_UTMI_REG59" offset="0x37C" width="32" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored.">
		<bitfield id="DATAOUT_LOWER" width="8" begin="7" end="0" resetval="0x0" description="This is a reserved register or field.  It should not be written or read, and the value should be ignored." range="7 - 0" rwaccess="R"/>
	</register>
	<register id="PHY2_UTMI_UNUSED_REG6" acronym="PHY2_UTMI_UNUSED_REG6" offset="0x380" width="32" description="UNUSED">
		<bitfield id="UNUSED" width="8" begin="7" end="0" resetval="0x0" description="unused" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="PHY2_UTMI_UNUSED_REG7" acronym="PHY2_UTMI_UNUSED_REG7" offset="0x384" width="32" description="UNUSED">
		<bitfield id="UNUSED" width="8" begin="7" end="0" resetval="0x0" description="unused" range="7 - 0" rwaccess="R"/>
	</register>
</module>