#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Jun  4 21:06:39 2020
# Process ID: 792
# Current directory: C:/Users/mi/Desktop/lab5_cpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4572 C:\Users\mi\Desktop\lab5_cpu\lab5_cpu.xpr
# Log file: C:/Users/mi/Desktop/lab5_cpu/vivado.log
# Journal file: C:/Users/mi/Desktop/lab5_cpu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 719.773 ; gain = 106.965
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/DataMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/InstructionMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xelab -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'in1' [C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v:185]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Could not open the .svtype file xsim.dir/tb_behav/xsim.svtype
Command failed: Simulator command interrupted.

Simulation engine not responding
The simulator has terminated in an unexpected manner.  Please review the simulation log (xsim.log) for details.
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 771.383 ; gain = 20.555
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 771.383 ; gain = 32.898
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/DataMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/InstructionMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/ip/DataMemory/sim/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/ip/InstructionMemory/sim/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/func.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_5
INFO: [VRFC 10-311] analyzing module Mux2_32
INFO: [VRFC 10-311] analyzing module Mux2_9
INFO: [VRFC 10-311] analyzing module Mux3_32
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-311] analyzing module Sign_extend
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-311] analyzing module IF_ID_Registers
INFO: [VRFC 10-311] analyzing module ID_EX_Registers
INFO: [VRFC 10-311] analyzing module EX_MEM_Registers
INFO: [VRFC 10-311] analyzing module MEM_WB_Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xelab -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'in1' [C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v:185]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Mux2_32
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IF_ID_Registers
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Sign_extend
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Mux2_9
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.ID_EX_Registers
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.Mux3_32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.Mux2_5
Compiling module xil_defaultlib.EX_MEM_Registers
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEM_WB_Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in tb.cpu.rom.inst at time                15000 ns: 
Reading from out-of-range address. Max address in tb.cpu.rom.inst is         255
WARNING in tb.cpu.ram.inst at time                45000 ns: 
Reading from out-of-range address. Max address in tb.cpu.ram.inst is         255
$finish called at time : 1 us : File "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" Line 22
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 787.883 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb/cpu/pc/stall}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb/cpu/cur_addr}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb/cpu/Clrn}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb/cpu/stall}} 
relaunch_sim
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
suspend_sim: Time (s): cpu = 00:00:26 ; elapsed = 00:03:49 . Memory (MB): peak = 799.871 ; gain = 0.000
INFO: [Common 17-344] 'suspend_sim' was cancelled
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/DataMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/InstructionMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xelab -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'in1' [C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v:185]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in tb.cpu.rom.inst at time                15000 ns: 
Reading from out-of-range address. Max address in tb.cpu.rom.inst is         255
WARNING in tb.cpu.ram.inst at time                45000 ns: 
Reading from out-of-range address. Max address in tb.cpu.ram.inst is         255
$finish called at time : 1 us : File "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" Line 22
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 799.871 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb/cpu/new_addr}} 
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 799.871 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/DataMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/InstructionMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xelab -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'in1' [C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v:185]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 799.871 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 799.871 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in tb.cpu.rom.inst at time                15000 ns: 
Reading from out-of-range address. Max address in tb.cpu.rom.inst is         255
WARNING in tb.cpu.ram.inst at time                45000 ns: 
Reading from out-of-range address. Max address in tb.cpu.ram.inst is         255
$finish called at time : 1 us : File "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" Line 22
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:28 . Memory (MB): peak = 799.871 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb/cpu/PCSrc}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/DataMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/InstructionMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/ip/DataMemory/sim/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/ip/InstructionMemory/sim/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/func.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_5
INFO: [VRFC 10-311] analyzing module Mux2_32
INFO: [VRFC 10-311] analyzing module Mux2_9
INFO: [VRFC 10-311] analyzing module Mux3_32
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-311] analyzing module Sign_extend
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-311] analyzing module IF_ID_Registers
INFO: [VRFC 10-311] analyzing module ID_EX_Registers
INFO: [VRFC 10-311] analyzing module EX_MEM_Registers
INFO: [VRFC 10-311] analyzing module MEM_WB_Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xelab -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'in1' [C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v:186]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Mux2_32
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IF_ID_Registers
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Sign_extend
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Mux2_9
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.ID_EX_Registers
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.Mux3_32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.Mux2_5
Compiling module xil_defaultlib.EX_MEM_Registers
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEM_WB_Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 109.391 ; gain = 23.320
INFO: [Common 17-206] Exiting Webtalk at Sat Jun  6 06:55:35 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 812.688 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 812.688 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in tb.cpu.rom.inst at time                15000 ns: 
Reading from out-of-range address. Max address in tb.cpu.rom.inst is         255
WARNING in tb.cpu.ram.inst at time                45000 ns: 
Reading from out-of-range address. Max address in tb.cpu.ram.inst is         255
$finish called at time : 1 us : File "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" Line 22
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 812.688 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/DataMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/InstructionMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/ip/DataMemory/sim/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/ip/InstructionMemory/sim/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/func.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_5
INFO: [VRFC 10-311] analyzing module Mux2_32
INFO: [VRFC 10-311] analyzing module Mux2_9
INFO: [VRFC 10-311] analyzing module Mux3_32
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-311] analyzing module Sign_extend
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-311] analyzing module IF_ID_Registers
INFO: [VRFC 10-311] analyzing module ID_EX_Registers
INFO: [VRFC 10-311] analyzing module EX_MEM_Registers
INFO: [VRFC 10-311] analyzing module MEM_WB_Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xelab -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'in1' [C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v:186]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Mux2_32
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IF_ID_Registers
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Sign_extend
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Mux2_9
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.ID_EX_Registers
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.Mux3_32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.Mux2_5
Compiling module xil_defaultlib.EX_MEM_Registers
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEM_WB_Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 1 us : File "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" Line 22
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 812.688 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb/cpu/IF_instruction}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/DataMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/InstructionMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/ip/DataMemory/sim/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/ip/InstructionMemory/sim/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/func.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_5
INFO: [VRFC 10-311] analyzing module Mux2_32
INFO: [VRFC 10-311] analyzing module Mux2_9
INFO: [VRFC 10-311] analyzing module Mux3_32
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-311] analyzing module Sign_extend
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-311] analyzing module IF_ID_Registers
INFO: [VRFC 10-311] analyzing module ID_EX_Registers
INFO: [VRFC 10-311] analyzing module EX_MEM_Registers
INFO: [VRFC 10-311] analyzing module MEM_WB_Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xelab -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'in1' [C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v:186]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Mux2_32
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IF_ID_Registers
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Sign_extend
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Mux2_9
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.ID_EX_Registers
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.Mux3_32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.Mux2_5
Compiling module xil_defaultlib.EX_MEM_Registers
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEM_WB_Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 1 us : File "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" Line 22
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 812.688 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb/cpu/registers/ra0}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb/cpu/registers/rd0}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb/cpu/registers/ra1}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb/cpu/registers/rd1}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb/cpu/registers/wa}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb/cpu/registers/wd}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/DataMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/InstructionMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xelab -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'in1' [C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v:186]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 1 us : File "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" Line 22
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 812.688 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb/cpu/registers/we}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/DataMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/InstructionMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xelab -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'in1' [C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v:186]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 1 us : File "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" Line 22
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 885.195 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb/cpu/WB_RegWrite}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/DataMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/InstructionMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xelab -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'in1' [C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v:186]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 1 us : File "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" Line 22
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 885.195 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb/cpu/ID_instruction}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/DataMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/InstructionMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xelab -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'in1' [C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v:186]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 1 us : File "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" Line 22
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 885.195 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/DataMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/InstructionMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/ip/DataMemory/sim/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/ip/InstructionMemory/sim/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/func.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_5
INFO: [VRFC 10-311] analyzing module Mux2_32
INFO: [VRFC 10-311] analyzing module Mux2_9
INFO: [VRFC 10-311] analyzing module Mux3_32
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-311] analyzing module Sign_extend
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-311] analyzing module IF_ID_Registers
INFO: [VRFC 10-311] analyzing module ID_EX_Registers
INFO: [VRFC 10-311] analyzing module EX_MEM_Registers
INFO: [VRFC 10-311] analyzing module MEM_WB_Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xelab -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'in1' [C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v:186]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Mux2_32
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IF_ID_Registers
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Sign_extend
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Mux2_9
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.ID_EX_Registers
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.Mux3_32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.Mux2_5
Compiling module xil_defaultlib.EX_MEM_Registers
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEM_WB_Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 1 us : File "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" Line 22
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 885.195 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/DataMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/InstructionMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/ip/DataMemory/sim/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/ip/InstructionMemory/sim/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/func.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_5
INFO: [VRFC 10-311] analyzing module Mux2_32
INFO: [VRFC 10-311] analyzing module Mux2_9
INFO: [VRFC 10-311] analyzing module Mux3_32
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-311] analyzing module Sign_extend
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-311] analyzing module IF_ID_Registers
INFO: [VRFC 10-311] analyzing module ID_EX_Registers
INFO: [VRFC 10-311] analyzing module EX_MEM_Registers
INFO: [VRFC 10-311] analyzing module MEM_WB_Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xelab -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'in1' [C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v:186]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Mux2_32
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IF_ID_Registers
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Sign_extend
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Mux2_9
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.ID_EX_Registers
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.Mux3_32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.Mux2_5
Compiling module xil_defaultlib.EX_MEM_Registers
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEM_WB_Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in tb.cpu.rom.inst at time                25000 ns: 
Reading from out-of-range address. Max address in tb.cpu.rom.inst is         255
WARNING in tb.cpu.ram.inst at time                25000 ns: 
Reading from out-of-range address. Max address in tb.cpu.ram.inst is         255
WARNING in tb.cpu.ram.inst at time                55000 ns: 
Reading from out-of-range address. Max address in tb.cpu.ram.inst is         255
$finish called at time : 1 us : File "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" Line 22
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 885.195 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/DataMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/InstructionMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/ip/DataMemory/sim/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/ip/InstructionMemory/sim/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/func.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_5
INFO: [VRFC 10-311] analyzing module Mux2_32
INFO: [VRFC 10-311] analyzing module Mux2_9
INFO: [VRFC 10-311] analyzing module Mux3_32
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-311] analyzing module Sign_extend
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-311] analyzing module IF_ID_Registers
INFO: [VRFC 10-311] analyzing module ID_EX_Registers
INFO: [VRFC 10-311] analyzing module EX_MEM_Registers
INFO: [VRFC 10-311] analyzing module MEM_WB_Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xelab -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'in1' [C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v:186]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Mux2_32
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IF_ID_Registers
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Sign_extend
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Mux2_9
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.ID_EX_Registers
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.Mux3_32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.Mux2_5
Compiling module xil_defaultlib.EX_MEM_Registers
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEM_WB_Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 1 us : File "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" Line 22
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 885.195 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb/cpu/WB_MemtoReg}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/DataMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/InstructionMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xelab -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'in1' [C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v:186]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 1 us : File "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" Line 22
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 885.195 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb/cpu/EX_ALUy}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb/cpu/alu/m}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/DataMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/InstructionMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xelab -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'in1' [C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v:186]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 1 us : File "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" Line 22
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 885.195 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb/cpu/alu/a}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb/cpu/alu/b}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/DataMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/InstructionMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xelab -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'in1' [C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v:186]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 1 us : File "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" Line 22
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 885.195 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb/cpu/forwarding/ForwardA}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb/cpu/mux3}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/DataMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/InstructionMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xelab -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'in1' [C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v:186]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 1 us : File "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" Line 22
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 885.195 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/DataMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/InstructionMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/ip/DataMemory/sim/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/ip/InstructionMemory/sim/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/func.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_5
INFO: [VRFC 10-311] analyzing module Mux2_32
INFO: [VRFC 10-311] analyzing module Mux2_9
INFO: [VRFC 10-311] analyzing module Mux3_32
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-311] analyzing module Sign_extend
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-311] analyzing module IF_ID_Registers
INFO: [VRFC 10-311] analyzing module ID_EX_Registers
INFO: [VRFC 10-311] analyzing module EX_MEM_Registers
INFO: [VRFC 10-311] analyzing module MEM_WB_Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xelab -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'in1' [C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v:186]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Mux2_32
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IF_ID_Registers
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Sign_extend
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Mux2_9
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.ID_EX_Registers
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.Mux3_32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.Mux2_5
Compiling module xil_defaultlib.EX_MEM_Registers
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEM_WB_Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 1 us : File "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" Line 22
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 885.195 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb/cpu/registers/ra0}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb/cpu/registers/rd0}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/DataMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/InstructionMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xelab -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'in1' [C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v:186]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 1 us : File "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" Line 22
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 885.195 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/DataMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/InstructionMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/ip/DataMemory/sim/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/ip/InstructionMemory/sim/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/func.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_5
INFO: [VRFC 10-311] analyzing module Mux2_32
INFO: [VRFC 10-311] analyzing module Mux2_9
INFO: [VRFC 10-311] analyzing module Mux3_32
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-311] analyzing module Sign_extend
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-311] analyzing module IF_ID_Registers
INFO: [VRFC 10-311] analyzing module ID_EX_Registers
INFO: [VRFC 10-311] analyzing module EX_MEM_Registers
INFO: [VRFC 10-311] analyzing module MEM_WB_Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xelab -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'in1' [C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v:186]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Mux2_32
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IF_ID_Registers
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Sign_extend
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Mux2_9
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.ID_EX_Registers
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.Mux3_32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.Mux2_5
Compiling module xil_defaultlib.EX_MEM_Registers
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEM_WB_Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 1 us : File "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" Line 22
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 885.195 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/DataMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/InstructionMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/ip/DataMemory/sim/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/ip/InstructionMemory/sim/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/func.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_5
INFO: [VRFC 10-311] analyzing module Mux2_32
INFO: [VRFC 10-311] analyzing module Mux2_9
INFO: [VRFC 10-311] analyzing module Mux3_32
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-311] analyzing module Sign_extend
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-311] analyzing module IF_ID_Registers
INFO: [VRFC 10-311] analyzing module ID_EX_Registers
INFO: [VRFC 10-311] analyzing module EX_MEM_Registers
INFO: [VRFC 10-311] analyzing module MEM_WB_Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xelab -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'in1' [C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v:203]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Mux2_32
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IF_ID_Registers
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Sign_extend
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Mux2_9
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.ID_EX_Registers
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.Mux3_32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.Mux2_5
Compiling module xil_defaultlib.EX_MEM_Registers
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEM_WB_Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 1 us : File "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" Line 22
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 885.195 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/DataMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/InstructionMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/ip/DataMemory/sim/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/ip/InstructionMemory/sim/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/func.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_5
INFO: [VRFC 10-311] analyzing module Mux2_32
INFO: [VRFC 10-311] analyzing module Mux2_9
INFO: [VRFC 10-311] analyzing module Mux3_32
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-311] analyzing module Sign_extend
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-311] analyzing module IF_ID_Registers
INFO: [VRFC 10-311] analyzing module ID_EX_Registers
INFO: [VRFC 10-311] analyzing module EX_MEM_Registers
INFO: [VRFC 10-311] analyzing module MEM_WB_Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xelab -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'in1' [C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v:204]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Mux2_32
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IF_ID_Registers
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Sign_extend
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Mux2_9
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.ID_EX_Registers
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.Mux3_32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.Mux2_5
Compiling module xil_defaultlib.EX_MEM_Registers
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEM_WB_Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 1 us : File "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" Line 22
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 885.195 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb/cpu/ID_instruction}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/DataMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/InstructionMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xelab -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'in1' [C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v:204]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 1 us : File "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" Line 22
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 885.195 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/DataMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/InstructionMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/ip/DataMemory/sim/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/ip/InstructionMemory/sim/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/func.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_5
INFO: [VRFC 10-311] analyzing module Mux2_32
INFO: [VRFC 10-311] analyzing module Mux2_9
INFO: [VRFC 10-311] analyzing module Mux3_32
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-311] analyzing module Sign_extend
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-311] analyzing module IF_ID_Registers
INFO: [VRFC 10-311] analyzing module ID_EX_Registers
INFO: [VRFC 10-311] analyzing module EX_MEM_Registers
INFO: [VRFC 10-311] analyzing module MEM_WB_Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xelab -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'in1' [C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v:204]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Mux2_32
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IF_ID_Registers
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Sign_extend
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Mux2_9
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.ID_EX_Registers
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.Mux3_32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.Mux2_5
Compiling module xil_defaultlib.EX_MEM_Registers
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEM_WB_Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 1 us : File "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" Line 22
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 885.195 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/DataMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/InstructionMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/ip/DataMemory/sim/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/ip/InstructionMemory/sim/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/func.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_5
INFO: [VRFC 10-311] analyzing module Mux2_32
INFO: [VRFC 10-311] analyzing module Mux2_9
INFO: [VRFC 10-311] analyzing module Mux3_32
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-311] analyzing module Sign_extend
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-311] analyzing module IF_ID_Registers
INFO: [VRFC 10-311] analyzing module ID_EX_Registers
INFO: [VRFC 10-311] analyzing module EX_MEM_Registers
INFO: [VRFC 10-311] analyzing module MEM_WB_Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xelab -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'in1' [C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v:205]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Mux2_32
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IF_ID_Registers
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Sign_extend
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Mux2_9
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.ID_EX_Registers
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.Mux3_32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.Mux2_5
Compiling module xil_defaultlib.EX_MEM_Registers
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEM_WB_Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 1 us : File "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" Line 22
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 885.195 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb/cpu/new_addr}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb/cpu/cur_addr}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/DataMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/InstructionMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/ip/DataMemory/sim/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/ip/InstructionMemory/sim/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/func.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_5
INFO: [VRFC 10-311] analyzing module Mux2_32
INFO: [VRFC 10-311] analyzing module Mux2_9
INFO: [VRFC 10-311] analyzing module Mux3_32
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-311] analyzing module Sign_extend
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-311] analyzing module IF_ID_Registers
INFO: [VRFC 10-311] analyzing module ID_EX_Registers
INFO: [VRFC 10-311] analyzing module EX_MEM_Registers
INFO: [VRFC 10-311] analyzing module MEM_WB_Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xelab -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'in1' [C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v:205]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Mux2_32
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IF_ID_Registers
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Sign_extend
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Mux2_9
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.ID_EX_Registers
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.Mux3_32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.Mux2_5
Compiling module xil_defaultlib.EX_MEM_Registers
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEM_WB_Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 1 us : File "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" Line 22
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 885.195 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/DataMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/InstructionMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/ip/DataMemory/sim/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/ip/InstructionMemory/sim/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/func.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_5
INFO: [VRFC 10-311] analyzing module Mux2_32
INFO: [VRFC 10-311] analyzing module Mux2_9
INFO: [VRFC 10-311] analyzing module Mux3_32
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-311] analyzing module Sign_extend
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-311] analyzing module IF_ID_Registers
INFO: [VRFC 10-311] analyzing module ID_EX_Registers
INFO: [VRFC 10-311] analyzing module EX_MEM_Registers
INFO: [VRFC 10-311] analyzing module MEM_WB_Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xelab -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'in1' [C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v:205]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Mux2_32
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IF_ID_Registers
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Sign_extend
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Mux2_9
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.ID_EX_Registers
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.Mux3_32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.Mux2_5
Compiling module xil_defaultlib.EX_MEM_Registers
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEM_WB_Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 1 us : File "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" Line 22
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 885.195 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/DataMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/InstructionMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/ip/DataMemory/sim/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/ip/InstructionMemory/sim/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/func.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_5
INFO: [VRFC 10-311] analyzing module Mux2_32
INFO: [VRFC 10-311] analyzing module Mux2_9
INFO: [VRFC 10-311] analyzing module Mux3_32
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-311] analyzing module Sign_extend
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-311] analyzing module IF_ID_Registers
INFO: [VRFC 10-311] analyzing module ID_EX_Registers
INFO: [VRFC 10-311] analyzing module EX_MEM_Registers
INFO: [VRFC 10-311] analyzing module MEM_WB_Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xelab -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'in1' [C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v:205]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Mux2_32
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IF_ID_Registers
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Sign_extend
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Mux2_9
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.ID_EX_Registers
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.Mux3_32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.Mux2_5
Compiling module xil_defaultlib.EX_MEM_Registers
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEM_WB_Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 1 us : File "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" Line 22
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 885.195 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb/cpu/PCSrc}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb/cpu/jump}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/DataMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/InstructionMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xelab -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'in1' [C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v:205]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 1 us : File "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" Line 22
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 885.195 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/DataMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/InstructionMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/ip/DataMemory/sim/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/ip/InstructionMemory/sim/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/func.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_5
INFO: [VRFC 10-311] analyzing module Mux2_32
INFO: [VRFC 10-311] analyzing module Mux2_9
INFO: [VRFC 10-311] analyzing module Mux3_32
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-311] analyzing module Sign_extend
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-311] analyzing module IF_ID_Registers
INFO: [VRFC 10-311] analyzing module ID_EX_Registers
INFO: [VRFC 10-311] analyzing module EX_MEM_Registers
INFO: [VRFC 10-311] analyzing module MEM_WB_Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xelab -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'in1' [C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v:205]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Mux2_32
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IF_ID_Registers
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Sign_extend
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Mux2_9
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.ID_EX_Registers
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.Mux3_32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.Mux2_5
Compiling module xil_defaultlib.EX_MEM_Registers
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEM_WB_Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 1 us : File "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" Line 22
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 885.195 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/DataMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/InstructionMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/ip/DataMemory/sim/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/ip/InstructionMemory/sim/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/func.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_5
INFO: [VRFC 10-311] analyzing module Mux2_32
INFO: [VRFC 10-311] analyzing module Mux2_9
INFO: [VRFC 10-311] analyzing module Mux3_32
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-311] analyzing module Sign_extend
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-311] analyzing module IF_ID_Registers
INFO: [VRFC 10-311] analyzing module ID_EX_Registers
INFO: [VRFC 10-311] analyzing module EX_MEM_Registers
INFO: [VRFC 10-311] analyzing module MEM_WB_Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xelab -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'in1' [C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v:205]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Mux2_32
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IF_ID_Registers
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Sign_extend
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Mux2_9
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.ID_EX_Registers
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.Mux3_32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.Mux2_5
Compiling module xil_defaultlib.EX_MEM_Registers
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEM_WB_Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 1 us : File "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" Line 22
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 885.195 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/DataMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/InstructionMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/ip/DataMemory/sim/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/ip/InstructionMemory/sim/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/func.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_5
INFO: [VRFC 10-311] analyzing module Mux2_32
INFO: [VRFC 10-311] analyzing module Mux2_9
INFO: [VRFC 10-311] analyzing module Mux3_32
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-311] analyzing module Sign_extend
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-311] analyzing module IF_ID_Registers
INFO: [VRFC 10-311] analyzing module ID_EX_Registers
INFO: [VRFC 10-311] analyzing module EX_MEM_Registers
INFO: [VRFC 10-311] analyzing module MEM_WB_Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xelab -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'in1' [C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v:205]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Mux2_32
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IF_ID_Registers
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Sign_extend
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Mux2_9
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.ID_EX_Registers
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.Mux3_32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.Mux2_5
Compiling module xil_defaultlib.EX_MEM_Registers
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEM_WB_Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 1 us : File "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" Line 22
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 885.195 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/DataMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/InstructionMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/ip/DataMemory/sim/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/ip/InstructionMemory/sim/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/func.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_5
INFO: [VRFC 10-311] analyzing module Mux2_32
INFO: [VRFC 10-311] analyzing module Mux2_9
INFO: [VRFC 10-311] analyzing module Mux3_32
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-311] analyzing module Sign_extend
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-311] analyzing module IF_ID_Registers
INFO: [VRFC 10-311] analyzing module ID_EX_Registers
INFO: [VRFC 10-311] analyzing module EX_MEM_Registers
INFO: [VRFC 10-311] analyzing module MEM_WB_Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xelab -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'in1' [C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v:205]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Mux2_32
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IF_ID_Registers
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Sign_extend
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Mux2_9
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.ID_EX_Registers
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.Mux3_32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.Mux2_5
Compiling module xil_defaultlib.EX_MEM_Registers
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEM_WB_Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 1 us : File "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" Line 22
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 885.195 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb/cpu/alu/a}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb/cpu/alu/b}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb/cpu/alu/m}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/DataMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/InstructionMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xelab -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'in1' [C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v:205]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 1 us : File "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" Line 22
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 885.195 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/DataMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/InstructionMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/ip/DataMemory/sim/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/ip/InstructionMemory/sim/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/func.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_5
INFO: [VRFC 10-311] analyzing module Mux2_32
INFO: [VRFC 10-311] analyzing module Mux2_9
INFO: [VRFC 10-311] analyzing module Mux3_32
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-311] analyzing module Sign_extend
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-311] analyzing module IF_ID_Registers
INFO: [VRFC 10-311] analyzing module ID_EX_Registers
INFO: [VRFC 10-311] analyzing module EX_MEM_Registers
INFO: [VRFC 10-311] analyzing module MEM_WB_Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xelab -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'in1' [C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v:205]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Mux2_32
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IF_ID_Registers
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Sign_extend
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Mux2_9
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.ID_EX_Registers
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.Mux3_32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.Mux2_5
Compiling module xil_defaultlib.EX_MEM_Registers
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEM_WB_Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 1 us : File "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" Line 22
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 885.195 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/DataMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/InstructionMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/ip/DataMemory/sim/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/ip/InstructionMemory/sim/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/func.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_5
INFO: [VRFC 10-311] analyzing module Mux2_32
INFO: [VRFC 10-311] analyzing module Mux2_9
INFO: [VRFC 10-311] analyzing module Mux3_32
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-311] analyzing module Sign_extend
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-311] analyzing module IF_ID_Registers
INFO: [VRFC 10-311] analyzing module ID_EX_Registers
INFO: [VRFC 10-311] analyzing module EX_MEM_Registers
INFO: [VRFC 10-311] analyzing module MEM_WB_Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xelab -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'in1' [C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v:205]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Mux2_32
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IF_ID_Registers
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Sign_extend
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Mux2_9
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.ID_EX_Registers
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.Mux3_32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.Mux2_5
Compiling module xil_defaultlib.EX_MEM_Registers
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEM_WB_Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 1 us : File "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" Line 22
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 885.195 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/DataMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/InstructionMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/ip/DataMemory/sim/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/ip/InstructionMemory/sim/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/func.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_5
INFO: [VRFC 10-311] analyzing module Mux2_32
INFO: [VRFC 10-311] analyzing module Mux2_9
INFO: [VRFC 10-311] analyzing module Mux3_32
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-311] analyzing module Sign_extend
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-311] analyzing module IF_ID_Registers
INFO: [VRFC 10-311] analyzing module ID_EX_Registers
INFO: [VRFC 10-311] analyzing module EX_MEM_Registers
INFO: [VRFC 10-311] analyzing module MEM_WB_Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xelab -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'in1' [C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v:205]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Mux2_32
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IF_ID_Registers
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Sign_extend
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Mux2_9
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.ID_EX_Registers
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.Mux3_32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.Mux2_5
Compiling module xil_defaultlib.EX_MEM_Registers
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEM_WB_Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 1 us : File "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" Line 22
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 885.195 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/DataMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/InstructionMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/ip/DataMemory/sim/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/ip/InstructionMemory/sim/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/func.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_5
INFO: [VRFC 10-311] analyzing module Mux2_32
INFO: [VRFC 10-311] analyzing module Mux2_9
INFO: [VRFC 10-311] analyzing module Mux3_32
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-311] analyzing module Sign_extend
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-311] analyzing module IF_ID_Registers
INFO: [VRFC 10-311] analyzing module ID_EX_Registers
INFO: [VRFC 10-311] analyzing module EX_MEM_Registers
INFO: [VRFC 10-311] analyzing module MEM_WB_Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xelab -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'in1' [C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v:205]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Mux2_32
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IF_ID_Registers
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Sign_extend
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Mux2_9
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.ID_EX_Registers
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.Mux3_32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.Mux2_5
Compiling module xil_defaultlib.EX_MEM_Registers
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEM_WB_Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 1 us : File "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" Line 22
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 885.195 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/DataMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/InstructionMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/ip/DataMemory/sim/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/ip/InstructionMemory/sim/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/func.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_5
INFO: [VRFC 10-311] analyzing module Mux2_32
INFO: [VRFC 10-311] analyzing module Mux2_9
INFO: [VRFC 10-311] analyzing module Mux3_32
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-311] analyzing module Sign_extend
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-311] analyzing module IF_ID_Registers
INFO: [VRFC 10-311] analyzing module ID_EX_Registers
INFO: [VRFC 10-311] analyzing module EX_MEM_Registers
INFO: [VRFC 10-311] analyzing module MEM_WB_Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xelab -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'in1' [C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v:205]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Mux2_32
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IF_ID_Registers
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Sign_extend
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Mux2_9
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.ID_EX_Registers
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.Mux3_32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.Mux2_5
Compiling module xil_defaultlib.EX_MEM_Registers
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEM_WB_Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 1 us : File "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" Line 22
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 885.195 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/DataMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/InstructionMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/ip/DataMemory/sim/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/ip/InstructionMemory/sim/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/func.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_5
INFO: [VRFC 10-311] analyzing module Mux2_32
INFO: [VRFC 10-311] analyzing module Mux2_9
INFO: [VRFC 10-311] analyzing module Mux3_32
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-311] analyzing module Sign_extend
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-311] analyzing module IF_ID_Registers
INFO: [VRFC 10-311] analyzing module ID_EX_Registers
INFO: [VRFC 10-311] analyzing module EX_MEM_Registers
INFO: [VRFC 10-311] analyzing module MEM_WB_Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xelab -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'in1' [C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v:205]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Mux2_32
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IF_ID_Registers
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Sign_extend
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Mux2_9
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.ID_EX_Registers
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.Mux3_32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.Mux2_5
Compiling module xil_defaultlib.EX_MEM_Registers
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEM_WB_Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 1 us : File "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" Line 22
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 885.195 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb/cpu/EX_Branch}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb/cpu/EX_zero}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/DataMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/InstructionMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xelab -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'in1' [C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v:205]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 1 us : File "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" Line 22
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 885.195 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/DataMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/InstructionMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/ip/DataMemory/sim/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/ip/InstructionMemory/sim/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/func.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_5
INFO: [VRFC 10-311] analyzing module Mux2_32
INFO: [VRFC 10-311] analyzing module Mux2_9
INFO: [VRFC 10-311] analyzing module Mux3_32
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-311] analyzing module Sign_extend
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-311] analyzing module IF_ID_Registers
INFO: [VRFC 10-311] analyzing module ID_EX_Registers
INFO: [VRFC 10-311] analyzing module EX_MEM_Registers
INFO: [VRFC 10-311] analyzing module MEM_WB_Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xelab -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'in1' [C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v:205]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Mux2_32
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IF_ID_Registers
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Sign_extend
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Mux2_9
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.ID_EX_Registers
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.Mux3_32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.Mux2_5
Compiling module xil_defaultlib.EX_MEM_Registers
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEM_WB_Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 1 us : File "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" Line 22
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 885.195 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/DataMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/InstructionMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/ip/DataMemory/sim/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/ip/InstructionMemory/sim/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/func.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_5
INFO: [VRFC 10-311] analyzing module Mux2_32
INFO: [VRFC 10-311] analyzing module Mux2_9
INFO: [VRFC 10-311] analyzing module Mux3_32
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-311] analyzing module Sign_extend
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-311] analyzing module IF_ID_Registers
INFO: [VRFC 10-311] analyzing module ID_EX_Registers
INFO: [VRFC 10-311] analyzing module EX_MEM_Registers
INFO: [VRFC 10-311] analyzing module MEM_WB_Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xelab -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'in1' [C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v:205]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Mux2_32
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IF_ID_Registers
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Sign_extend
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Mux2_9
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.ID_EX_Registers
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.Mux3_32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.Mux2_5
Compiling module xil_defaultlib.EX_MEM_Registers
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEM_WB_Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 1 us : File "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" Line 22
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 885.195 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/DataMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/InstructionMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/ip/DataMemory/sim/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/ip/InstructionMemory/sim/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/func.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_5
INFO: [VRFC 10-311] analyzing module Mux2_32
INFO: [VRFC 10-311] analyzing module Mux2_9
INFO: [VRFC 10-311] analyzing module Mux3_32
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-311] analyzing module Sign_extend
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-311] analyzing module IF_ID_Registers
INFO: [VRFC 10-311] analyzing module ID_EX_Registers
INFO: [VRFC 10-311] analyzing module EX_MEM_Registers
INFO: [VRFC 10-311] analyzing module MEM_WB_Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xelab -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'in1' [C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v:205]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Mux2_32
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IF_ID_Registers
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Sign_extend
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Mux2_9
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.ID_EX_Registers
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.Mux3_32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.Mux2_5
Compiling module xil_defaultlib.EX_MEM_Registers
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEM_WB_Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 1 us : File "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" Line 22
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 885.195 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/DataMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/InstructionMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/ip/DataMemory/sim/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/ip/InstructionMemory/sim/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/func.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_5
INFO: [VRFC 10-311] analyzing module Mux2_32
INFO: [VRFC 10-311] analyzing module Mux2_9
INFO: [VRFC 10-311] analyzing module Mux3_32
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-311] analyzing module Sign_extend
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-311] analyzing module IF_ID_Registers
INFO: [VRFC 10-311] analyzing module ID_EX_Registers
INFO: [VRFC 10-311] analyzing module EX_MEM_Registers
INFO: [VRFC 10-311] analyzing module MEM_WB_Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xelab -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'in1' [C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v:205]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Mux2_32
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IF_ID_Registers
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Sign_extend
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Mux2_9
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.ID_EX_Registers
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.Mux3_32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.Mux2_5
Compiling module xil_defaultlib.EX_MEM_Registers
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEM_WB_Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 1 us : File "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" Line 22
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 885.195 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb/cpu/Clrn1}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb/cpu/Clrn2}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/DataMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/InstructionMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/ip/DataMemory/sim/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/ip/InstructionMemory/sim/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/func.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_5
INFO: [VRFC 10-311] analyzing module Mux2_32
INFO: [VRFC 10-311] analyzing module Mux2_9
INFO: [VRFC 10-311] analyzing module Mux3_32
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-311] analyzing module Sign_extend
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-311] analyzing module IF_ID_Registers
INFO: [VRFC 10-311] analyzing module ID_EX_Registers
INFO: [VRFC 10-311] analyzing module EX_MEM_Registers
INFO: [VRFC 10-311] analyzing module MEM_WB_Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xelab -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'in1' [C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v:205]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Mux2_32
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IF_ID_Registers
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Sign_extend
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Mux2_9
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.ID_EX_Registers
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.Mux3_32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.Mux2_5
Compiling module xil_defaultlib.EX_MEM_Registers
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEM_WB_Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 1 us : File "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" Line 22
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 885.195 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb/cpu/mux3}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/DataMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/InstructionMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xelab -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'in1' [C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v:205]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 1 us : File "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" Line 22
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 885.195 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/DataMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/InstructionMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/ip/DataMemory/sim/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/ip/InstructionMemory/sim/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/func.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_5
INFO: [VRFC 10-311] analyzing module Mux2_32
INFO: [VRFC 10-311] analyzing module Mux2_9
INFO: [VRFC 10-311] analyzing module Mux3_32
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-311] analyzing module Sign_extend
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-311] analyzing module IF_ID_Registers
INFO: [VRFC 10-311] analyzing module ID_EX_Registers
INFO: [VRFC 10-311] analyzing module EX_MEM_Registers
INFO: [VRFC 10-311] analyzing module MEM_WB_Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xelab -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'in1' [C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v:205]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Mux2_32
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IF_ID_Registers
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Sign_extend
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Mux2_9
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.ID_EX_Registers
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.Mux3_32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.Mux2_5
Compiling module xil_defaultlib.EX_MEM_Registers
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEM_WB_Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 1 us : File "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" Line 22
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 885.195 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/DataMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/InstructionMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/ip/DataMemory/sim/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/ip/InstructionMemory/sim/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/func.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_5
INFO: [VRFC 10-311] analyzing module Mux2_32
INFO: [VRFC 10-311] analyzing module Mux2_9
INFO: [VRFC 10-311] analyzing module Mux3_32
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-311] analyzing module Sign_extend
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-311] analyzing module IF_ID_Registers
INFO: [VRFC 10-311] analyzing module ID_EX_Registers
INFO: [VRFC 10-311] analyzing module EX_MEM_Registers
INFO: [VRFC 10-311] analyzing module MEM_WB_Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xelab -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'in1' [C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v:205]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Mux2_32
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IF_ID_Registers
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Sign_extend
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Mux2_9
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.ID_EX_Registers
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.Mux3_32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.Mux2_5
Compiling module xil_defaultlib.EX_MEM_Registers
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEM_WB_Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 1 us : File "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" Line 22
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 885.195 ; gain = 0.000
add_bp {C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/func.v} 231
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/DataMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/InstructionMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/ip/DataMemory/sim/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/ip/InstructionMemory/sim/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/func.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_5
INFO: [VRFC 10-311] analyzing module Mux2_32
INFO: [VRFC 10-311] analyzing module Mux2_9
INFO: [VRFC 10-311] analyzing module Mux3_32
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-311] analyzing module Sign_extend
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-311] analyzing module IF_ID_Registers
INFO: [VRFC 10-311] analyzing module ID_EX_Registers
INFO: [VRFC 10-311] analyzing module EX_MEM_Registers
INFO: [VRFC 10-311] analyzing module MEM_WB_Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xelab -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'in1' [C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v:205]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Mux2_32
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IF_ID_Registers
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Sign_extend
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Mux2_9
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.ID_EX_Registers
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.Mux3_32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.Mux2_5
Compiling module xil_defaultlib.EX_MEM_Registers
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEM_WB_Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Stopped at time : 5 ns : File "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/func.v" Line 231
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 894.086 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/DataMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/InstructionMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xelab -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'in1' [C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v:205]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Stopped at time : 5 ns : File "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/func.v" Line 231
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 894.086 ; gain = 0.000
remove_bps -file {C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/func.v} -line 231
add_bp {C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/func.v} 231
remove_bps -file {C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/func.v} -line 231
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/DataMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/InstructionMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xelab -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'in1' [C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v:205]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 1 us : File "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" Line 22
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 894.086 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb/cpu/WB_RegWrite}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb/cpu/WB_Rd}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb/cpu/MEM_RegWrite}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb/cpu/MEM_Rd}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb/cpu/EX_Rd}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb/cpu/EX_Rs}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/DataMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/InstructionMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xelab -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'in1' [C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v:205]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 1 us : File "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" Line 22
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 894.086 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb/cpu/ForwardA}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/DataMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/InstructionMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xelab -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'in1' [C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v:205]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 1 us : File "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" Line 22
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 897.305 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/DataMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/InstructionMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/ip/DataMemory/sim/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/ip/InstructionMemory/sim/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/func.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_5
INFO: [VRFC 10-311] analyzing module Mux2_32
INFO: [VRFC 10-311] analyzing module Mux2_9
INFO: [VRFC 10-311] analyzing module Mux3_32
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-311] analyzing module Sign_extend
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-311] analyzing module IF_ID_Registers
INFO: [VRFC 10-311] analyzing module ID_EX_Registers
INFO: [VRFC 10-311] analyzing module EX_MEM_Registers
INFO: [VRFC 10-311] analyzing module MEM_WB_Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xelab -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'in1' [C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v:205]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Mux2_32
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IF_ID_Registers
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Sign_extend
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Mux2_9
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.ID_EX_Registers
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.Mux3_32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.Mux2_5
Compiling module xil_defaultlib.EX_MEM_Registers
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEM_WB_Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 1 us : File "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" Line 22
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 897.305 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb/cpu/ID_Rs}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/DataMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/InstructionMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xelab -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'in1' [C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v:205]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 1 us : File "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" Line 22
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 897.305 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/DataMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/InstructionMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/ip/DataMemory/sim/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/ip/InstructionMemory/sim/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/func.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_5
INFO: [VRFC 10-311] analyzing module Mux2_32
INFO: [VRFC 10-311] analyzing module Mux2_9
INFO: [VRFC 10-311] analyzing module Mux3_32
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-311] analyzing module Sign_extend
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-311] analyzing module IF_ID_Registers
INFO: [VRFC 10-311] analyzing module ID_EX_Registers
INFO: [VRFC 10-311] analyzing module EX_MEM_Registers
INFO: [VRFC 10-311] analyzing module MEM_WB_Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xelab -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'in1' [C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v:205]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Mux2_32
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IF_ID_Registers
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Sign_extend
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Mux2_9
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.ID_EX_Registers
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.Mux3_32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.Mux2_5
Compiling module xil_defaultlib.EX_MEM_Registers
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEM_WB_Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 1 us : File "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" Line 22
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 897.305 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb/cpu/registers/ra0}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb/cpu/registers/rd0}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb/cpu/registers/ra1}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb/cpu/registers/rd1}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/DataMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/InstructionMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xelab -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'in1' [C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v:205]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 1 us : File "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" Line 22
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 897.305 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb/cpu/ram/a}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb/cpu/ram/d}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb/cpu/ram/spo}} 
current_wave_config {Untitled 2}
Untitled 2
log_wave {/tb/cpu/ram/we} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb/cpu/ram/we}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/DataMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/InstructionMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xelab -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'in1' [C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v:205]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 1 us : File "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" Line 22
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 931.965 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/DataMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/InstructionMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xelab -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'in1' [C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v:205]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 1 us : File "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" Line 22
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 931.965 ; gain = 0.000
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/tb/cpu/IF_instruction}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/tb/cpu/ID_instruction}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/DataMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/InstructionMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xelab -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'in1' [C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v:205]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 1 us : File "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" Line 22
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 933.102 ; gain = 0.000
set_property -dict [list CONFIG.coefficient_file {C:/Users/mi/Desktop/lab5_cpu/ins.coe}] [get_ips InstructionMemory]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/mi/Desktop/lab5_cpu/ins.coe' provided. It will be converted relative to IP Instance files '../../../../ins.coe'
set_property -dict [list CONFIG.coefficient_file {C:/Users/mi/Desktop/lab5_cpu/data.coe}] [get_ips DataMemory]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/mi/Desktop/lab5_cpu/data.coe' provided. It will be converted relative to IP Instance files '../../../../data.coe'
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/DataMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/InstructionMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.sim/sim_1/behav/xsim'
"xelab -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'in1' [C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v:205]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 1 us : File "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" Line 22
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 986.160 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jun  6 17:37:47 2020...
