-intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -o "C:/Users/kmd17/Documents/GitHub/FPGACODE_LAB1_7SegmentDisplay/tb_isim_beh.exe" -prj "C:/Users/kmd17/Documents/GitHub/FPGACODE_LAB1_7SegmentDisplay/tb_beh.prj" "work.tb" "work.glbl" 
