// Seed: 4125291967
module module_0 (
    output tri1 id_0,
    input  tri  id_1,
    input  wand id_2
);
  id_4(
      id_2 - id_0, 1
  );
endmodule
module module_1 (
    output supply1 id_0,
    input tri1 id_1
    , id_10,
    input uwire id_2,
    input wire id_3,
    output wire id_4,
    input wire id_5,
    output tri id_6,
    output supply1 id_7,
    input wor id_8
);
  wor  id_11;
  tri1 id_12;
  module_0(
      id_4, id_3, id_8
  );
  assign id_10 = 1;
  always id_12 = 1;
  assign id_11 = 1'b0;
  assign id_6  = id_5;
  wire id_13;
  wire id_14, id_15;
  tri1 id_16 = 1;
  wire id_17;
  wire id_18;
  wire id_19;
  wand id_20;
  wire id_21;
  logic [7:0] id_22;
  assign id_0  = id_22[1];
  assign id_20 = 1'h0;
endmodule
