
hearmeout.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ac98  080001c0  080001c0  000011c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003ec  0800ae58  0800ae58  0000be58  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b244  0800b244  0000d1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800b244  0800b244  0000c244  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b24c  0800b24c  0000d1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800b24c  0800b24c  0000c24c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b254  0800b254  0000c254  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20040000  0800b258  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000744  200401d4  0800b42c  0000d1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20040918  0800b42c  0000d918  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001801a  00000000  00000000  0000d204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002ea9  00000000  00000000  0002521e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013e0  00000000  00000000  000280c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f8b  00000000  00000000  000294a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002edc2  00000000  00000000  0002a433  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016f74  00000000  00000000  000591f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010f1f9  00000000  00000000  00070169  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0017f362  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000063bc  00000000  00000000  0017f3a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000062  00000000  00000000  00185764  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200401d4 	.word	0x200401d4
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0800ae40 	.word	0x0800ae40

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200401d8 	.word	0x200401d8
 80001fc:	0800ae40 	.word	0x0800ae40

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <strlen>:
 80002a0:	4603      	mov	r3, r0
 80002a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d1fb      	bne.n	80002a2 <strlen+0x2>
 80002aa:	1a18      	subs	r0, r3, r0
 80002ac:	3801      	subs	r0, #1
 80002ae:	4770      	bx	lr

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	@ 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_uldivmod>:
 8000bd8:	b953      	cbnz	r3, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bda:	b94a      	cbnz	r2, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bdc:	2900      	cmp	r1, #0
 8000bde:	bf08      	it	eq
 8000be0:	2800      	cmpeq	r0, #0
 8000be2:	bf1c      	itt	ne
 8000be4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000be8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000bec:	f000 b988 	b.w	8000f00 <__aeabi_idiv0>
 8000bf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bf8:	f000 f806 	bl	8000c08 <__udivmoddi4>
 8000bfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c04:	b004      	add	sp, #16
 8000c06:	4770      	bx	lr

08000c08 <__udivmoddi4>:
 8000c08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c0c:	9d08      	ldr	r5, [sp, #32]
 8000c0e:	468e      	mov	lr, r1
 8000c10:	4604      	mov	r4, r0
 8000c12:	4688      	mov	r8, r1
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d14a      	bne.n	8000cae <__udivmoddi4+0xa6>
 8000c18:	428a      	cmp	r2, r1
 8000c1a:	4617      	mov	r7, r2
 8000c1c:	d962      	bls.n	8000ce4 <__udivmoddi4+0xdc>
 8000c1e:	fab2 f682 	clz	r6, r2
 8000c22:	b14e      	cbz	r6, 8000c38 <__udivmoddi4+0x30>
 8000c24:	f1c6 0320 	rsb	r3, r6, #32
 8000c28:	fa01 f806 	lsl.w	r8, r1, r6
 8000c2c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c30:	40b7      	lsls	r7, r6
 8000c32:	ea43 0808 	orr.w	r8, r3, r8
 8000c36:	40b4      	lsls	r4, r6
 8000c38:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c3c:	fa1f fc87 	uxth.w	ip, r7
 8000c40:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c44:	0c23      	lsrs	r3, r4, #16
 8000c46:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c4a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c4e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c52:	429a      	cmp	r2, r3
 8000c54:	d909      	bls.n	8000c6a <__udivmoddi4+0x62>
 8000c56:	18fb      	adds	r3, r7, r3
 8000c58:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000c5c:	f080 80ea 	bcs.w	8000e34 <__udivmoddi4+0x22c>
 8000c60:	429a      	cmp	r2, r3
 8000c62:	f240 80e7 	bls.w	8000e34 <__udivmoddi4+0x22c>
 8000c66:	3902      	subs	r1, #2
 8000c68:	443b      	add	r3, r7
 8000c6a:	1a9a      	subs	r2, r3, r2
 8000c6c:	b2a3      	uxth	r3, r4
 8000c6e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c72:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c76:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c7a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c7e:	459c      	cmp	ip, r3
 8000c80:	d909      	bls.n	8000c96 <__udivmoddi4+0x8e>
 8000c82:	18fb      	adds	r3, r7, r3
 8000c84:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000c88:	f080 80d6 	bcs.w	8000e38 <__udivmoddi4+0x230>
 8000c8c:	459c      	cmp	ip, r3
 8000c8e:	f240 80d3 	bls.w	8000e38 <__udivmoddi4+0x230>
 8000c92:	443b      	add	r3, r7
 8000c94:	3802      	subs	r0, #2
 8000c96:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c9a:	eba3 030c 	sub.w	r3, r3, ip
 8000c9e:	2100      	movs	r1, #0
 8000ca0:	b11d      	cbz	r5, 8000caa <__udivmoddi4+0xa2>
 8000ca2:	40f3      	lsrs	r3, r6
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	e9c5 3200 	strd	r3, r2, [r5]
 8000caa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cae:	428b      	cmp	r3, r1
 8000cb0:	d905      	bls.n	8000cbe <__udivmoddi4+0xb6>
 8000cb2:	b10d      	cbz	r5, 8000cb8 <__udivmoddi4+0xb0>
 8000cb4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cb8:	2100      	movs	r1, #0
 8000cba:	4608      	mov	r0, r1
 8000cbc:	e7f5      	b.n	8000caa <__udivmoddi4+0xa2>
 8000cbe:	fab3 f183 	clz	r1, r3
 8000cc2:	2900      	cmp	r1, #0
 8000cc4:	d146      	bne.n	8000d54 <__udivmoddi4+0x14c>
 8000cc6:	4573      	cmp	r3, lr
 8000cc8:	d302      	bcc.n	8000cd0 <__udivmoddi4+0xc8>
 8000cca:	4282      	cmp	r2, r0
 8000ccc:	f200 8105 	bhi.w	8000eda <__udivmoddi4+0x2d2>
 8000cd0:	1a84      	subs	r4, r0, r2
 8000cd2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cd6:	2001      	movs	r0, #1
 8000cd8:	4690      	mov	r8, r2
 8000cda:	2d00      	cmp	r5, #0
 8000cdc:	d0e5      	beq.n	8000caa <__udivmoddi4+0xa2>
 8000cde:	e9c5 4800 	strd	r4, r8, [r5]
 8000ce2:	e7e2      	b.n	8000caa <__udivmoddi4+0xa2>
 8000ce4:	2a00      	cmp	r2, #0
 8000ce6:	f000 8090 	beq.w	8000e0a <__udivmoddi4+0x202>
 8000cea:	fab2 f682 	clz	r6, r2
 8000cee:	2e00      	cmp	r6, #0
 8000cf0:	f040 80a4 	bne.w	8000e3c <__udivmoddi4+0x234>
 8000cf4:	1a8a      	subs	r2, r1, r2
 8000cf6:	0c03      	lsrs	r3, r0, #16
 8000cf8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cfc:	b280      	uxth	r0, r0
 8000cfe:	b2bc      	uxth	r4, r7
 8000d00:	2101      	movs	r1, #1
 8000d02:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d06:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d0a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d0e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d12:	429a      	cmp	r2, r3
 8000d14:	d907      	bls.n	8000d26 <__udivmoddi4+0x11e>
 8000d16:	18fb      	adds	r3, r7, r3
 8000d18:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000d1c:	d202      	bcs.n	8000d24 <__udivmoddi4+0x11c>
 8000d1e:	429a      	cmp	r2, r3
 8000d20:	f200 80e0 	bhi.w	8000ee4 <__udivmoddi4+0x2dc>
 8000d24:	46c4      	mov	ip, r8
 8000d26:	1a9b      	subs	r3, r3, r2
 8000d28:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d2c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d30:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d34:	fb02 f404 	mul.w	r4, r2, r4
 8000d38:	429c      	cmp	r4, r3
 8000d3a:	d907      	bls.n	8000d4c <__udivmoddi4+0x144>
 8000d3c:	18fb      	adds	r3, r7, r3
 8000d3e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000d42:	d202      	bcs.n	8000d4a <__udivmoddi4+0x142>
 8000d44:	429c      	cmp	r4, r3
 8000d46:	f200 80ca 	bhi.w	8000ede <__udivmoddi4+0x2d6>
 8000d4a:	4602      	mov	r2, r0
 8000d4c:	1b1b      	subs	r3, r3, r4
 8000d4e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d52:	e7a5      	b.n	8000ca0 <__udivmoddi4+0x98>
 8000d54:	f1c1 0620 	rsb	r6, r1, #32
 8000d58:	408b      	lsls	r3, r1
 8000d5a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d5e:	431f      	orrs	r7, r3
 8000d60:	fa0e f401 	lsl.w	r4, lr, r1
 8000d64:	fa20 f306 	lsr.w	r3, r0, r6
 8000d68:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d6c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d70:	4323      	orrs	r3, r4
 8000d72:	fa00 f801 	lsl.w	r8, r0, r1
 8000d76:	fa1f fc87 	uxth.w	ip, r7
 8000d7a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d7e:	0c1c      	lsrs	r4, r3, #16
 8000d80:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d84:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d88:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d8c:	45a6      	cmp	lr, r4
 8000d8e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d92:	d909      	bls.n	8000da8 <__udivmoddi4+0x1a0>
 8000d94:	193c      	adds	r4, r7, r4
 8000d96:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000d9a:	f080 809c 	bcs.w	8000ed6 <__udivmoddi4+0x2ce>
 8000d9e:	45a6      	cmp	lr, r4
 8000da0:	f240 8099 	bls.w	8000ed6 <__udivmoddi4+0x2ce>
 8000da4:	3802      	subs	r0, #2
 8000da6:	443c      	add	r4, r7
 8000da8:	eba4 040e 	sub.w	r4, r4, lr
 8000dac:	fa1f fe83 	uxth.w	lr, r3
 8000db0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000db4:	fb09 4413 	mls	r4, r9, r3, r4
 8000db8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dbc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dc0:	45a4      	cmp	ip, r4
 8000dc2:	d908      	bls.n	8000dd6 <__udivmoddi4+0x1ce>
 8000dc4:	193c      	adds	r4, r7, r4
 8000dc6:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000dca:	f080 8082 	bcs.w	8000ed2 <__udivmoddi4+0x2ca>
 8000dce:	45a4      	cmp	ip, r4
 8000dd0:	d97f      	bls.n	8000ed2 <__udivmoddi4+0x2ca>
 8000dd2:	3b02      	subs	r3, #2
 8000dd4:	443c      	add	r4, r7
 8000dd6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dda:	eba4 040c 	sub.w	r4, r4, ip
 8000dde:	fba0 ec02 	umull	lr, ip, r0, r2
 8000de2:	4564      	cmp	r4, ip
 8000de4:	4673      	mov	r3, lr
 8000de6:	46e1      	mov	r9, ip
 8000de8:	d362      	bcc.n	8000eb0 <__udivmoddi4+0x2a8>
 8000dea:	d05f      	beq.n	8000eac <__udivmoddi4+0x2a4>
 8000dec:	b15d      	cbz	r5, 8000e06 <__udivmoddi4+0x1fe>
 8000dee:	ebb8 0203 	subs.w	r2, r8, r3
 8000df2:	eb64 0409 	sbc.w	r4, r4, r9
 8000df6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dfa:	fa22 f301 	lsr.w	r3, r2, r1
 8000dfe:	431e      	orrs	r6, r3
 8000e00:	40cc      	lsrs	r4, r1
 8000e02:	e9c5 6400 	strd	r6, r4, [r5]
 8000e06:	2100      	movs	r1, #0
 8000e08:	e74f      	b.n	8000caa <__udivmoddi4+0xa2>
 8000e0a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e0e:	0c01      	lsrs	r1, r0, #16
 8000e10:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e14:	b280      	uxth	r0, r0
 8000e16:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e1a:	463b      	mov	r3, r7
 8000e1c:	4638      	mov	r0, r7
 8000e1e:	463c      	mov	r4, r7
 8000e20:	46b8      	mov	r8, r7
 8000e22:	46be      	mov	lr, r7
 8000e24:	2620      	movs	r6, #32
 8000e26:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e2a:	eba2 0208 	sub.w	r2, r2, r8
 8000e2e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e32:	e766      	b.n	8000d02 <__udivmoddi4+0xfa>
 8000e34:	4601      	mov	r1, r0
 8000e36:	e718      	b.n	8000c6a <__udivmoddi4+0x62>
 8000e38:	4610      	mov	r0, r2
 8000e3a:	e72c      	b.n	8000c96 <__udivmoddi4+0x8e>
 8000e3c:	f1c6 0220 	rsb	r2, r6, #32
 8000e40:	fa2e f302 	lsr.w	r3, lr, r2
 8000e44:	40b7      	lsls	r7, r6
 8000e46:	40b1      	lsls	r1, r6
 8000e48:	fa20 f202 	lsr.w	r2, r0, r2
 8000e4c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e50:	430a      	orrs	r2, r1
 8000e52:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e56:	b2bc      	uxth	r4, r7
 8000e58:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e5c:	0c11      	lsrs	r1, r2, #16
 8000e5e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e62:	fb08 f904 	mul.w	r9, r8, r4
 8000e66:	40b0      	lsls	r0, r6
 8000e68:	4589      	cmp	r9, r1
 8000e6a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e6e:	b280      	uxth	r0, r0
 8000e70:	d93e      	bls.n	8000ef0 <__udivmoddi4+0x2e8>
 8000e72:	1879      	adds	r1, r7, r1
 8000e74:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000e78:	d201      	bcs.n	8000e7e <__udivmoddi4+0x276>
 8000e7a:	4589      	cmp	r9, r1
 8000e7c:	d81f      	bhi.n	8000ebe <__udivmoddi4+0x2b6>
 8000e7e:	eba1 0109 	sub.w	r1, r1, r9
 8000e82:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e86:	fb09 f804 	mul.w	r8, r9, r4
 8000e8a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e8e:	b292      	uxth	r2, r2
 8000e90:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e94:	4542      	cmp	r2, r8
 8000e96:	d229      	bcs.n	8000eec <__udivmoddi4+0x2e4>
 8000e98:	18ba      	adds	r2, r7, r2
 8000e9a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000e9e:	d2c4      	bcs.n	8000e2a <__udivmoddi4+0x222>
 8000ea0:	4542      	cmp	r2, r8
 8000ea2:	d2c2      	bcs.n	8000e2a <__udivmoddi4+0x222>
 8000ea4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ea8:	443a      	add	r2, r7
 8000eaa:	e7be      	b.n	8000e2a <__udivmoddi4+0x222>
 8000eac:	45f0      	cmp	r8, lr
 8000eae:	d29d      	bcs.n	8000dec <__udivmoddi4+0x1e4>
 8000eb0:	ebbe 0302 	subs.w	r3, lr, r2
 8000eb4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000eb8:	3801      	subs	r0, #1
 8000eba:	46e1      	mov	r9, ip
 8000ebc:	e796      	b.n	8000dec <__udivmoddi4+0x1e4>
 8000ebe:	eba7 0909 	sub.w	r9, r7, r9
 8000ec2:	4449      	add	r1, r9
 8000ec4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ec8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ecc:	fb09 f804 	mul.w	r8, r9, r4
 8000ed0:	e7db      	b.n	8000e8a <__udivmoddi4+0x282>
 8000ed2:	4673      	mov	r3, lr
 8000ed4:	e77f      	b.n	8000dd6 <__udivmoddi4+0x1ce>
 8000ed6:	4650      	mov	r0, sl
 8000ed8:	e766      	b.n	8000da8 <__udivmoddi4+0x1a0>
 8000eda:	4608      	mov	r0, r1
 8000edc:	e6fd      	b.n	8000cda <__udivmoddi4+0xd2>
 8000ede:	443b      	add	r3, r7
 8000ee0:	3a02      	subs	r2, #2
 8000ee2:	e733      	b.n	8000d4c <__udivmoddi4+0x144>
 8000ee4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ee8:	443b      	add	r3, r7
 8000eea:	e71c      	b.n	8000d26 <__udivmoddi4+0x11e>
 8000eec:	4649      	mov	r1, r9
 8000eee:	e79c      	b.n	8000e2a <__udivmoddi4+0x222>
 8000ef0:	eba1 0109 	sub.w	r1, r1, r9
 8000ef4:	46c4      	mov	ip, r8
 8000ef6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000efa:	fb09 f804 	mul.w	r8, r9, r4
 8000efe:	e7c4      	b.n	8000e8a <__udivmoddi4+0x282>

08000f00 <__aeabi_idiv0>:
 8000f00:	4770      	bx	lr
 8000f02:	bf00      	nop

08000f04 <_ZN6Gimbal15parse_one_blockEPKhP9PixyBlock>:
    uint8_t frame_buf[32]; // array of bytes for PixyBlock
    uint8_t frame_pos = 0; // tracks the number of bytes stored so far in frame_buf
    uint8_t tx_buff[6]; // buffer for sending over TX line

    // parses raw bytes of b and stores data in PixyBlock
    bool parse_one_block(const uint8_t *b, PixyBlock *o) {
 8000f04:	b480      	push	{r7}
 8000f06:	b089      	sub	sp, #36	@ 0x24
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	60f8      	str	r0, [r7, #12]
 8000f0c:	60b9      	str	r1, [r7, #8]
 8000f0e:	607a      	str	r2, [r7, #4]
        if (b[0] != 0xAF || b[1] != 0xC1 || b[2] != 0x21 || b[3] != 0x0E)
 8000f10:	68bb      	ldr	r3, [r7, #8]
 8000f12:	781b      	ldrb	r3, [r3, #0]
 8000f14:	2baf      	cmp	r3, #175	@ 0xaf
 8000f16:	d10e      	bne.n	8000f36 <_ZN6Gimbal15parse_one_blockEPKhP9PixyBlock+0x32>
 8000f18:	68bb      	ldr	r3, [r7, #8]
 8000f1a:	3301      	adds	r3, #1
 8000f1c:	781b      	ldrb	r3, [r3, #0]
 8000f1e:	2bc1      	cmp	r3, #193	@ 0xc1
 8000f20:	d109      	bne.n	8000f36 <_ZN6Gimbal15parse_one_blockEPKhP9PixyBlock+0x32>
 8000f22:	68bb      	ldr	r3, [r7, #8]
 8000f24:	3302      	adds	r3, #2
 8000f26:	781b      	ldrb	r3, [r3, #0]
 8000f28:	2b21      	cmp	r3, #33	@ 0x21
 8000f2a:	d104      	bne.n	8000f36 <_ZN6Gimbal15parse_one_blockEPKhP9PixyBlock+0x32>
 8000f2c:	68bb      	ldr	r3, [r7, #8]
 8000f2e:	3303      	adds	r3, #3
 8000f30:	781b      	ldrb	r3, [r3, #0]
 8000f32:	2b0e      	cmp	r3, #14
 8000f34:	d001      	beq.n	8000f3a <_ZN6Gimbal15parse_one_blockEPKhP9PixyBlock+0x36>
            return false;
 8000f36:	2300      	movs	r3, #0
 8000f38:	e089      	b.n	800104e <_ZN6Gimbal15parse_one_blockEPKhP9PixyBlock+0x14a>

        uint16_t chk = b[4] | (b[5] << 8);
 8000f3a:	68bb      	ldr	r3, [r7, #8]
 8000f3c:	3304      	adds	r3, #4
 8000f3e:	781b      	ldrb	r3, [r3, #0]
 8000f40:	b21a      	sxth	r2, r3
 8000f42:	68bb      	ldr	r3, [r7, #8]
 8000f44:	3305      	adds	r3, #5
 8000f46:	781b      	ldrb	r3, [r3, #0]
 8000f48:	b21b      	sxth	r3, r3
 8000f4a:	021b      	lsls	r3, r3, #8
 8000f4c:	b21b      	sxth	r3, r3
 8000f4e:	4313      	orrs	r3, r2
 8000f50:	b21b      	sxth	r3, r3
 8000f52:	82fb      	strh	r3, [r7, #22]
        uint16_t sum = 0;
 8000f54:	2300      	movs	r3, #0
 8000f56:	83fb      	strh	r3, [r7, #30]
        for (int i = 6; i < 20; ++i) sum += b[i];
 8000f58:	2306      	movs	r3, #6
 8000f5a:	61bb      	str	r3, [r7, #24]
 8000f5c:	e00a      	b.n	8000f74 <_ZN6Gimbal15parse_one_blockEPKhP9PixyBlock+0x70>
 8000f5e:	69bb      	ldr	r3, [r7, #24]
 8000f60:	68ba      	ldr	r2, [r7, #8]
 8000f62:	4413      	add	r3, r2
 8000f64:	781b      	ldrb	r3, [r3, #0]
 8000f66:	461a      	mov	r2, r3
 8000f68:	8bfb      	ldrh	r3, [r7, #30]
 8000f6a:	4413      	add	r3, r2
 8000f6c:	83fb      	strh	r3, [r7, #30]
 8000f6e:	69bb      	ldr	r3, [r7, #24]
 8000f70:	3301      	adds	r3, #1
 8000f72:	61bb      	str	r3, [r7, #24]
 8000f74:	69bb      	ldr	r3, [r7, #24]
 8000f76:	2b13      	cmp	r3, #19
 8000f78:	ddf1      	ble.n	8000f5e <_ZN6Gimbal15parse_one_blockEPKhP9PixyBlock+0x5a>
        if (sum != chk)
 8000f7a:	8bfa      	ldrh	r2, [r7, #30]
 8000f7c:	8afb      	ldrh	r3, [r7, #22]
 8000f7e:	429a      	cmp	r2, r3
 8000f80:	d001      	beq.n	8000f86 <_ZN6Gimbal15parse_one_blockEPKhP9PixyBlock+0x82>
            return false;
 8000f82:	2300      	movs	r3, #0
 8000f84:	e063      	b.n	800104e <_ZN6Gimbal15parse_one_blockEPKhP9PixyBlock+0x14a>

        o->sig   = b[6]  | (b[7]  << 8);
 8000f86:	68bb      	ldr	r3, [r7, #8]
 8000f88:	3306      	adds	r3, #6
 8000f8a:	781b      	ldrb	r3, [r3, #0]
 8000f8c:	b21a      	sxth	r2, r3
 8000f8e:	68bb      	ldr	r3, [r7, #8]
 8000f90:	3307      	adds	r3, #7
 8000f92:	781b      	ldrb	r3, [r3, #0]
 8000f94:	b21b      	sxth	r3, r3
 8000f96:	021b      	lsls	r3, r3, #8
 8000f98:	b21b      	sxth	r3, r3
 8000f9a:	4313      	orrs	r3, r2
 8000f9c:	b21b      	sxth	r3, r3
 8000f9e:	b29a      	uxth	r2, r3
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	801a      	strh	r2, [r3, #0]
        o->x     = b[8]  | (b[9]  << 8);
 8000fa4:	68bb      	ldr	r3, [r7, #8]
 8000fa6:	3308      	adds	r3, #8
 8000fa8:	781b      	ldrb	r3, [r3, #0]
 8000faa:	b21a      	sxth	r2, r3
 8000fac:	68bb      	ldr	r3, [r7, #8]
 8000fae:	3309      	adds	r3, #9
 8000fb0:	781b      	ldrb	r3, [r3, #0]
 8000fb2:	b21b      	sxth	r3, r3
 8000fb4:	021b      	lsls	r3, r3, #8
 8000fb6:	b21b      	sxth	r3, r3
 8000fb8:	4313      	orrs	r3, r2
 8000fba:	b21b      	sxth	r3, r3
 8000fbc:	b29a      	uxth	r2, r3
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	805a      	strh	r2, [r3, #2]
        o->y     = b[10] | (b[11] << 8);
 8000fc2:	68bb      	ldr	r3, [r7, #8]
 8000fc4:	330a      	adds	r3, #10
 8000fc6:	781b      	ldrb	r3, [r3, #0]
 8000fc8:	b21a      	sxth	r2, r3
 8000fca:	68bb      	ldr	r3, [r7, #8]
 8000fcc:	330b      	adds	r3, #11
 8000fce:	781b      	ldrb	r3, [r3, #0]
 8000fd0:	b21b      	sxth	r3, r3
 8000fd2:	021b      	lsls	r3, r3, #8
 8000fd4:	b21b      	sxth	r3, r3
 8000fd6:	4313      	orrs	r3, r2
 8000fd8:	b21b      	sxth	r3, r3
 8000fda:	b29a      	uxth	r2, r3
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	809a      	strh	r2, [r3, #4]
        o->w     = b[12] | (b[13] << 8);
 8000fe0:	68bb      	ldr	r3, [r7, #8]
 8000fe2:	330c      	adds	r3, #12
 8000fe4:	781b      	ldrb	r3, [r3, #0]
 8000fe6:	b21a      	sxth	r2, r3
 8000fe8:	68bb      	ldr	r3, [r7, #8]
 8000fea:	330d      	adds	r3, #13
 8000fec:	781b      	ldrb	r3, [r3, #0]
 8000fee:	b21b      	sxth	r3, r3
 8000ff0:	021b      	lsls	r3, r3, #8
 8000ff2:	b21b      	sxth	r3, r3
 8000ff4:	4313      	orrs	r3, r2
 8000ff6:	b21b      	sxth	r3, r3
 8000ff8:	b29a      	uxth	r2, r3
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	80da      	strh	r2, [r3, #6]
        o->h     = b[14] | (b[15] << 8);
 8000ffe:	68bb      	ldr	r3, [r7, #8]
 8001000:	330e      	adds	r3, #14
 8001002:	781b      	ldrb	r3, [r3, #0]
 8001004:	b21a      	sxth	r2, r3
 8001006:	68bb      	ldr	r3, [r7, #8]
 8001008:	330f      	adds	r3, #15
 800100a:	781b      	ldrb	r3, [r3, #0]
 800100c:	b21b      	sxth	r3, r3
 800100e:	021b      	lsls	r3, r3, #8
 8001010:	b21b      	sxth	r3, r3
 8001012:	4313      	orrs	r3, r2
 8001014:	b21b      	sxth	r3, r3
 8001016:	b29a      	uxth	r2, r3
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	811a      	strh	r2, [r3, #8]
        o->angle = b[16] | (b[17] << 8);
 800101c:	68bb      	ldr	r3, [r7, #8]
 800101e:	3310      	adds	r3, #16
 8001020:	781b      	ldrb	r3, [r3, #0]
 8001022:	b21a      	sxth	r2, r3
 8001024:	68bb      	ldr	r3, [r7, #8]
 8001026:	3311      	adds	r3, #17
 8001028:	781b      	ldrb	r3, [r3, #0]
 800102a:	b21b      	sxth	r3, r3
 800102c:	021b      	lsls	r3, r3, #8
 800102e:	b21b      	sxth	r3, r3
 8001030:	4313      	orrs	r3, r2
 8001032:	b21a      	sxth	r2, r3
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	815a      	strh	r2, [r3, #10]
        o->idx   = b[18];
 8001038:	68bb      	ldr	r3, [r7, #8]
 800103a:	3312      	adds	r3, #18
 800103c:	781a      	ldrb	r2, [r3, #0]
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	731a      	strb	r2, [r3, #12]
        o->age   = b[19];
 8001042:	68bb      	ldr	r3, [r7, #8]
 8001044:	3313      	adds	r3, #19
 8001046:	781a      	ldrb	r2, [r3, #0]
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	735a      	strb	r2, [r3, #13]

        return true;
 800104c:	2301      	movs	r3, #1
    }
 800104e:	4618      	mov	r0, r3
 8001050:	3724      	adds	r7, #36	@ 0x24
 8001052:	46bd      	mov	sp, r7
 8001054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001058:	4770      	bx	lr

0800105a <_ZN6Gimbal12handle_blockERK9PixyBlock>:

    // updates the smoothed values based on blk, updates CCR after finding values
    void handle_block(const PixyBlock &blk) {
 800105a:	b580      	push	{r7, lr}
 800105c:	b082      	sub	sp, #8
 800105e:	af00      	add	r7, sp, #0
 8001060:	6078      	str	r0, [r7, #4]
 8001062:	6039      	str	r1, [r7, #0]
        if (blk.sig == 1) {
 8001064:	683b      	ldr	r3, [r7, #0]
 8001066:	881b      	ldrh	r3, [r3, #0]
 8001068:	2b01      	cmp	r3, #1
 800106a:	d15b      	bne.n	8001124 <_ZN6Gimbal12handle_blockERK9PixyBlock+0xca>
            smooth_x = alpha * blk.x + (1.0f - alpha) * smooth_x;
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	ed93 7a06 	vldr	s14, [r3, #24]
 8001072:	683b      	ldr	r3, [r7, #0]
 8001074:	885b      	ldrh	r3, [r3, #2]
 8001076:	ee07 3a90 	vmov	s15, r3
 800107a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800107e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	edd3 7a06 	vldr	s15, [r3, #24]
 8001088:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800108c:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	edd3 7a04 	vldr	s15, [r3, #16]
 8001096:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800109a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	edc3 7a04 	vstr	s15, [r3, #16]
            smooth_y = alpha * blk.y + (1.0f - alpha) * smooth_y;
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	ed93 7a06 	vldr	s14, [r3, #24]
 80010aa:	683b      	ldr	r3, [r7, #0]
 80010ac:	889b      	ldrh	r3, [r3, #4]
 80010ae:	ee07 3a90 	vmov	s15, r3
 80010b2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010b6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	edd3 7a06 	vldr	s15, [r3, #24]
 80010c0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80010c4:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	edd3 7a05 	vldr	s15, [r3, #20]
 80010ce:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80010d2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	edc3 7a05 	vstr	s15, [r3, #20]

            A_v = calculate_A_v(smooth_y, A_v);
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	edd3 7a05 	vldr	s15, [r3, #20]
 80010e2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80010e6:	ee17 3a90 	vmov	r3, s15
 80010ea:	b299      	uxth	r1, r3
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	8b9b      	ldrh	r3, [r3, #28]
 80010f0:	461a      	mov	r2, r3
 80010f2:	6878      	ldr	r0, [r7, #4]
 80010f4:	f000 f960 	bl	80013b8 <_ZN6Gimbal13calculate_A_vEtt>
 80010f8:	4603      	mov	r3, r0
 80010fa:	461a      	mov	r2, r3
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	839a      	strh	r2, [r3, #28]
            A_h = calculate_A_h(smooth_x, A_h);
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	edd3 7a04 	vldr	s15, [r3, #16]
 8001106:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800110a:	ee17 3a90 	vmov	r3, s15
 800110e:	b299      	uxth	r1, r3
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	8bdb      	ldrh	r3, [r3, #30]
 8001114:	461a      	mov	r2, r3
 8001116:	6878      	ldr	r0, [r7, #4]
 8001118:	f000 f9c0 	bl	800149c <_ZN6Gimbal13calculate_A_hEtt>
 800111c:	4603      	mov	r3, r0
 800111e:	461a      	mov	r2, r3
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	83da      	strh	r2, [r3, #30]
        }

        __HAL_TIM_SET_COMPARE(servo_tim, TIM_CHANNEL_1, A_v);
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	8b9a      	ldrh	r2, [r3, #28]
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	635a      	str	r2, [r3, #52]	@ 0x34
        __HAL_TIM_SET_COMPARE(servo_tim, TIM_CHANNEL_2, A_h);
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	8bda      	ldrh	r2, [r3, #30]
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	639a      	str	r2, [r3, #56]	@ 0x38
    }
 800113c:	bf00      	nop
 800113e:	3708      	adds	r7, #8
 8001140:	46bd      	mov	sp, r7
 8001142:	bd80      	pop	{r7, pc}

08001144 <_ZN6Gimbal13process_bytesEPht>:

    // adds received bytes to frame_buf and converts frame_buf to PixyBlock when 20 have arrived
    void process_bytes(uint8_t *data, uint16_t len) {
 8001144:	b580      	push	{r7, lr}
 8001146:	b08a      	sub	sp, #40	@ 0x28
 8001148:	af00      	add	r7, sp, #0
 800114a:	60f8      	str	r0, [r7, #12]
 800114c:	60b9      	str	r1, [r7, #8]
 800114e:	4613      	mov	r3, r2
 8001150:	80fb      	strh	r3, [r7, #6]
        for (uint16_t i = 0; i < len; i++) {
 8001152:	2300      	movs	r3, #0
 8001154:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8001156:	e061      	b.n	800121c <_ZN6Gimbal13process_bytesEPht+0xd8>
            uint8_t b = data[i];
 8001158:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800115a:	68ba      	ldr	r2, [r7, #8]
 800115c:	4413      	add	r3, r2
 800115e:	781b      	ldrb	r3, [r3, #0]
 8001160:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
            frame_buf[frame_pos++] = b;
 8001164:	68fb      	ldr	r3, [r7, #12]
 8001166:	f893 3142 	ldrb.w	r3, [r3, #322]	@ 0x142
 800116a:	1c5a      	adds	r2, r3, #1
 800116c:	b2d1      	uxtb	r1, r2
 800116e:	68fa      	ldr	r2, [r7, #12]
 8001170:	f882 1142 	strb.w	r1, [r2, #322]	@ 0x142
 8001174:	461a      	mov	r2, r3
 8001176:	68fb      	ldr	r3, [r7, #12]
 8001178:	4413      	add	r3, r2
 800117a:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 800117e:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122

            if (frame_pos >= 4) {
 8001182:	68fb      	ldr	r3, [r7, #12]
 8001184:	f893 3142 	ldrb.w	r3, [r3, #322]	@ 0x142
 8001188:	2b03      	cmp	r3, #3
 800118a:	d929      	bls.n	80011e0 <_ZN6Gimbal13process_bytesEPht+0x9c>
                if (!(frame_buf[0] == 0xAF && frame_buf[1] == 0xC1 && frame_buf[2] == 0x21 && frame_buf[3] == 0x0E)) {
 800118c:	68fb      	ldr	r3, [r7, #12]
 800118e:	f893 3122 	ldrb.w	r3, [r3, #290]	@ 0x122
 8001192:	2baf      	cmp	r3, #175	@ 0xaf
 8001194:	d10e      	bne.n	80011b4 <_ZN6Gimbal13process_bytesEPht+0x70>
 8001196:	68fb      	ldr	r3, [r7, #12]
 8001198:	f893 3123 	ldrb.w	r3, [r3, #291]	@ 0x123
 800119c:	2bc1      	cmp	r3, #193	@ 0xc1
 800119e:	d109      	bne.n	80011b4 <_ZN6Gimbal13process_bytesEPht+0x70>
 80011a0:	68fb      	ldr	r3, [r7, #12]
 80011a2:	f893 3124 	ldrb.w	r3, [r3, #292]	@ 0x124
 80011a6:	2b21      	cmp	r3, #33	@ 0x21
 80011a8:	d104      	bne.n	80011b4 <_ZN6Gimbal13process_bytesEPht+0x70>
 80011aa:	68fb      	ldr	r3, [r7, #12]
 80011ac:	f893 3125 	ldrb.w	r3, [r3, #293]	@ 0x125
 80011b0:	2b0e      	cmp	r3, #14
 80011b2:	d015      	beq.n	80011e0 <_ZN6Gimbal13process_bytesEPht+0x9c>
                    memmove(frame_buf, frame_buf + 1, --frame_pos);
 80011b4:	68fb      	ldr	r3, [r7, #12]
 80011b6:	f503 7091 	add.w	r0, r3, #290	@ 0x122
 80011ba:	68fb      	ldr	r3, [r7, #12]
 80011bc:	f503 7391 	add.w	r3, r3, #290	@ 0x122
 80011c0:	1c59      	adds	r1, r3, #1
 80011c2:	68fb      	ldr	r3, [r7, #12]
 80011c4:	f893 3142 	ldrb.w	r3, [r3, #322]	@ 0x142
 80011c8:	3b01      	subs	r3, #1
 80011ca:	b2da      	uxtb	r2, r3
 80011cc:	68fb      	ldr	r3, [r7, #12]
 80011ce:	f883 2142 	strb.w	r2, [r3, #322]	@ 0x142
 80011d2:	68fb      	ldr	r3, [r7, #12]
 80011d4:	f893 3142 	ldrb.w	r3, [r3, #322]	@ 0x142
 80011d8:	461a      	mov	r2, r3
 80011da:	f008 f839 	bl	8009250 <memmove>
                    continue;
 80011de:	e01a      	b.n	8001216 <_ZN6Gimbal13process_bytesEPht+0xd2>
                }
            }

            if (frame_pos == 20) {
 80011e0:	68fb      	ldr	r3, [r7, #12]
 80011e2:	f893 3142 	ldrb.w	r3, [r3, #322]	@ 0x142
 80011e6:	2b14      	cmp	r3, #20
 80011e8:	d115      	bne.n	8001216 <_ZN6Gimbal13process_bytesEPht+0xd2>
                PixyBlock p;
                if (parse_one_block(frame_buf, &p))
 80011ea:	68fb      	ldr	r3, [r7, #12]
 80011ec:	f503 7391 	add.w	r3, r3, #290	@ 0x122
 80011f0:	f107 0214 	add.w	r2, r7, #20
 80011f4:	4619      	mov	r1, r3
 80011f6:	68f8      	ldr	r0, [r7, #12]
 80011f8:	f7ff fe84 	bl	8000f04 <_ZN6Gimbal15parse_one_blockEPKhP9PixyBlock>
 80011fc:	4603      	mov	r3, r0
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d005      	beq.n	800120e <_ZN6Gimbal13process_bytesEPht+0xca>
                    handle_block(p);
 8001202:	f107 0314 	add.w	r3, r7, #20
 8001206:	4619      	mov	r1, r3
 8001208:	68f8      	ldr	r0, [r7, #12]
 800120a:	f7ff ff26 	bl	800105a <_ZN6Gimbal12handle_blockERK9PixyBlock>

                frame_pos = 0;
 800120e:	68fb      	ldr	r3, [r7, #12]
 8001210:	2200      	movs	r2, #0
 8001212:	f883 2142 	strb.w	r2, [r3, #322]	@ 0x142
        for (uint16_t i = 0; i < len; i++) {
 8001216:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001218:	3301      	adds	r3, #1
 800121a:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800121c:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800121e:	88fb      	ldrh	r3, [r7, #6]
 8001220:	429a      	cmp	r2, r3
 8001222:	d399      	bcc.n	8001158 <_ZN6Gimbal13process_bytesEPht+0x14>
            }
        }
    }
 8001224:	bf00      	nop
 8001226:	bf00      	nop
 8001228:	3728      	adds	r7, #40	@ 0x28
 800122a:	46bd      	mov	sp, r7
 800122c:	bd80      	pop	{r7, pc}
	...

08001230 <_ZN6Gimbal4initEP17TIM_HandleTypeDefS1_P20__UART_HandleTypeDef>:
public:
    // default constructor for gimbal, init will actually construct the gimbal
    Gimbal() = default;

    // initializes the gimbal, need this instead of constructor so initialization happens after main.c even with globals
    void init(TIM_HandleTypeDef* servo_tim_in, TIM_HandleTypeDef* cam_tim_in, UART_HandleTypeDef* uart_in) {
 8001230:	b580      	push	{r7, lr}
 8001232:	b086      	sub	sp, #24
 8001234:	af00      	add	r7, sp, #0
 8001236:	60f8      	str	r0, [r7, #12]
 8001238:	60b9      	str	r1, [r7, #8]
 800123a:	607a      	str	r2, [r7, #4]
 800123c:	603b      	str	r3, [r7, #0]
        servo_tim = servo_tim_in;
 800123e:	68fb      	ldr	r3, [r7, #12]
 8001240:	68ba      	ldr	r2, [r7, #8]
 8001242:	601a      	str	r2, [r3, #0]
        cam_tim = cam_tim_in;
 8001244:	68fb      	ldr	r3, [r7, #12]
 8001246:	687a      	ldr	r2, [r7, #4]
 8001248:	605a      	str	r2, [r3, #4]
        uart = uart_in;
 800124a:	68fb      	ldr	r3, [r7, #12]
 800124c:	683a      	ldr	r2, [r7, #0]
 800124e:	609a      	str	r2, [r3, #8]

        max_step = 300;
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001256:	819a      	strh	r2, [r3, #12]
        smooth_x = 157.5f;
 8001258:	68fb      	ldr	r3, [r7, #12]
 800125a:	4a26      	ldr	r2, [pc, #152]	@ (80012f4 <_ZN6Gimbal4initEP17TIM_HandleTypeDefS1_P20__UART_HandleTypeDef+0xc4>)
 800125c:	611a      	str	r2, [r3, #16]
        smooth_y = 103.5f;
 800125e:	68fb      	ldr	r3, [r7, #12]
 8001260:	4a25      	ldr	r2, [pc, #148]	@ (80012f8 <_ZN6Gimbal4initEP17TIM_HandleTypeDefS1_P20__UART_HandleTypeDef+0xc8>)
 8001262:	615a      	str	r2, [r3, #20]
        alpha = 1.0f;
 8001264:	68fb      	ldr	r3, [r7, #12]
 8001266:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800126a:	619a      	str	r2, [r3, #24]
        A_v = 1500;
 800126c:	68fb      	ldr	r3, [r7, #12]
 800126e:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8001272:	839a      	strh	r2, [r3, #28]
        A_h = 1500;
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 800127a:	83da      	strh	r2, [r3, #30]

        uint8_t cmd[6] = {0xAE, 0xC1, 0x20, 0x02, 0x01, 0xFF};
 800127c:	4a1f      	ldr	r2, [pc, #124]	@ (80012fc <_ZN6Gimbal4initEP17TIM_HandleTypeDefS1_P20__UART_HandleTypeDef+0xcc>)
 800127e:	f107 0310 	add.w	r3, r7, #16
 8001282:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001286:	6018      	str	r0, [r3, #0]
 8001288:	3304      	adds	r3, #4
 800128a:	8019      	strh	r1, [r3, #0]
        memcpy(tx_buff, cmd, 6);
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	f203 1343 	addw	r3, r3, #323	@ 0x143
 8001292:	461a      	mov	r2, r3
 8001294:	f107 0310 	add.w	r3, r7, #16
 8001298:	6818      	ldr	r0, [r3, #0]
 800129a:	6010      	str	r0, [r2, #0]
 800129c:	889b      	ldrh	r3, [r3, #4]
 800129e:	8093      	strh	r3, [r2, #4]

        HAL_TIM_PWM_Start(servo_tim, TIM_CHANNEL_1);
 80012a0:	68fb      	ldr	r3, [r7, #12]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	2100      	movs	r1, #0
 80012a6:	4618      	mov	r0, r3
 80012a8:	f004 f84c 	bl	8005344 <HAL_TIM_PWM_Start>
        HAL_TIM_PWM_Start(servo_tim, TIM_CHANNEL_2);
 80012ac:	68fb      	ldr	r3, [r7, #12]
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	2104      	movs	r1, #4
 80012b2:	4618      	mov	r0, r3
 80012b4:	f004 f846 	bl	8005344 <HAL_TIM_PWM_Start>
        HAL_TIM_Base_Start_IT(cam_tim);
 80012b8:	68fb      	ldr	r3, [r7, #12]
 80012ba:	685b      	ldr	r3, [r3, #4]
 80012bc:	4618      	mov	r0, r3
 80012be:	f003 ff6f 	bl	80051a0 <HAL_TIM_Base_Start_IT>

        __HAL_TIM_SET_COMPARE(servo_tim, TIM_CHANNEL_1, A_v);
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	8b9a      	ldrh	r2, [r3, #28]
 80012c6:	68fb      	ldr	r3, [r7, #12]
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	635a      	str	r2, [r3, #52]	@ 0x34
        __HAL_TIM_SET_COMPARE(servo_tim, TIM_CHANNEL_2, A_h);
 80012ce:	68fb      	ldr	r3, [r7, #12]
 80012d0:	8bda      	ldrh	r2, [r3, #30]
 80012d2:	68fb      	ldr	r3, [r7, #12]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	639a      	str	r2, [r3, #56]	@ 0x38

        HAL_UART_Receive_DMA(uart, dma_rx_buf, DMA_RX_BUFFER_SIZE);
 80012da:	68fb      	ldr	r3, [r7, #12]
 80012dc:	6898      	ldr	r0, [r3, #8]
 80012de:	68fb      	ldr	r3, [r7, #12]
 80012e0:	3320      	adds	r3, #32
 80012e2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80012e6:	4619      	mov	r1, r3
 80012e8:	f005 fb12 	bl	8006910 <HAL_UART_Receive_DMA>
    }
 80012ec:	bf00      	nop
 80012ee:	3718      	adds	r7, #24
 80012f0:	46bd      	mov	sp, r7
 80012f2:	bd80      	pop	{r7, pc}
 80012f4:	431d8000 	.word	0x431d8000
 80012f8:	42cf0000 	.word	0x42cf0000
 80012fc:	0800ae58 	.word	0x0800ae58

08001300 <_ZN6Gimbal11request_posEv>:

    // requests a pixy block from the pixy cam
    void request_pos() {
 8001300:	b580      	push	{r7, lr}
 8001302:	b082      	sub	sp, #8
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
        HAL_UART_Transmit_IT(uart, tx_buff, sizeof(tx_buff));
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	6898      	ldr	r0, [r3, #8]
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	f203 1343 	addw	r3, r3, #323	@ 0x143
 8001312:	2206      	movs	r2, #6
 8001314:	4619      	mov	r1, r3
 8001316:	f005 fa67 	bl	80067e8 <HAL_UART_Transmit_IT>
    }
 800131a:	bf00      	nop
 800131c:	3708      	adds	r7, #8
 800131e:	46bd      	mov	sp, r7
 8001320:	bd80      	pop	{r7, pc}

08001322 <_ZN6Gimbal8poll_dmaEv>:

    // polls the dma buffer for any new bytes that have arrived
    void poll_dma() {
 8001322:	b580      	push	{r7, lr}
 8001324:	b084      	sub	sp, #16
 8001326:	af00      	add	r7, sp, #0
 8001328:	6078      	str	r0, [r7, #4]
        uint16_t pos = DMA_RX_BUFFER_SIZE - __HAL_DMA_GET_COUNTER(uart->hdmarx);
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	689b      	ldr	r3, [r3, #8]
 800132e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	685b      	ldr	r3, [r3, #4]
 8001336:	b29b      	uxth	r3, r3
 8001338:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 800133c:	81fb      	strh	r3, [r7, #14]

        if (pos != dma_last_pos) {
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	f8b3 3120 	ldrh.w	r3, [r3, #288]	@ 0x120
 8001344:	89fa      	ldrh	r2, [r7, #14]
 8001346:	429a      	cmp	r2, r3
 8001348:	d031      	beq.n	80013ae <_ZN6Gimbal8poll_dmaEv+0x8c>
            if (pos > dma_last_pos) {
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	f8b3 3120 	ldrh.w	r3, [r3, #288]	@ 0x120
 8001350:	89fa      	ldrh	r2, [r7, #14]
 8001352:	429a      	cmp	r2, r3
 8001354:	d910      	bls.n	8001378 <_ZN6Gimbal8poll_dmaEv+0x56>
                process_bytes(&dma_rx_buf[dma_last_pos], pos - dma_last_pos);
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	f8b3 3120 	ldrh.w	r3, [r3, #288]	@ 0x120
 800135c:	3320      	adds	r3, #32
 800135e:	687a      	ldr	r2, [r7, #4]
 8001360:	18d1      	adds	r1, r2, r3
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	f8b3 3120 	ldrh.w	r3, [r3, #288]	@ 0x120
 8001368:	89fa      	ldrh	r2, [r7, #14]
 800136a:	1ad3      	subs	r3, r2, r3
 800136c:	b29b      	uxth	r3, r3
 800136e:	461a      	mov	r2, r3
 8001370:	6878      	ldr	r0, [r7, #4]
 8001372:	f7ff fee7 	bl	8001144 <_ZN6Gimbal13process_bytesEPht>
 8001376:	e016      	b.n	80013a6 <_ZN6Gimbal8poll_dmaEv+0x84>
            } else {
                process_bytes(&dma_rx_buf[dma_last_pos], DMA_RX_BUFFER_SIZE - dma_last_pos);
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	f8b3 3120 	ldrh.w	r3, [r3, #288]	@ 0x120
 800137e:	3320      	adds	r3, #32
 8001380:	687a      	ldr	r2, [r7, #4]
 8001382:	18d1      	adds	r1, r2, r3
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	f8b3 3120 	ldrh.w	r3, [r3, #288]	@ 0x120
 800138a:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 800138e:	b29b      	uxth	r3, r3
 8001390:	461a      	mov	r2, r3
 8001392:	6878      	ldr	r0, [r7, #4]
 8001394:	f7ff fed6 	bl	8001144 <_ZN6Gimbal13process_bytesEPht>
                process_bytes(&dma_rx_buf[0], pos);
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	3320      	adds	r3, #32
 800139c:	89fa      	ldrh	r2, [r7, #14]
 800139e:	4619      	mov	r1, r3
 80013a0:	6878      	ldr	r0, [r7, #4]
 80013a2:	f7ff fecf 	bl	8001144 <_ZN6Gimbal13process_bytesEPht>
            }

            dma_last_pos = pos;
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	89fa      	ldrh	r2, [r7, #14]
 80013aa:	f8a3 2120 	strh.w	r2, [r3, #288]	@ 0x120
        }
    }
 80013ae:	bf00      	nop
 80013b0:	3710      	adds	r7, #16
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bd80      	pop	{r7, pc}
	...

080013b8 <_ZN6Gimbal13calculate_A_vEtt>:

    // calculates new vertical CCR
    uint16_t calculate_A_v(uint16_t y, uint16_t A_v) {
 80013b8:	b480      	push	{r7}
 80013ba:	b085      	sub	sp, #20
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
 80013c0:	460b      	mov	r3, r1
 80013c2:	807b      	strh	r3, [r7, #2]
 80013c4:	4613      	mov	r3, r2
 80013c6:	803b      	strh	r3, [r7, #0]
        if (y > 108.5f || y < 98.5f) {
 80013c8:	887b      	ldrh	r3, [r7, #2]
 80013ca:	ee07 3a90 	vmov	s15, r3
 80013ce:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80013d2:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 800148c <_ZN6Gimbal13calculate_A_vEtt+0xd4>
 80013d6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80013da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013de:	dc0b      	bgt.n	80013f8 <_ZN6Gimbal13calculate_A_vEtt+0x40>
 80013e0:	887b      	ldrh	r3, [r7, #2]
 80013e2:	ee07 3a90 	vmov	s15, r3
 80013e6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80013ea:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 8001490 <_ZN6Gimbal13calculate_A_vEtt+0xd8>
 80013ee:	eef4 7ac7 	vcmpe.f32	s15, s14
 80013f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013f6:	d541      	bpl.n	800147c <_ZN6Gimbal13calculate_A_vEtt+0xc4>
            int16_t delta = (y - 103.5f) / 5.175f * (5.0f) / 2.0f;
 80013f8:	887b      	ldrh	r3, [r7, #2]
 80013fa:	ee07 3a90 	vmov	s15, r3
 80013fe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001402:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 8001494 <_ZN6Gimbal13calculate_A_vEtt+0xdc>
 8001406:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800140a:	eddf 6a23 	vldr	s13, [pc, #140]	@ 8001498 <_ZN6Gimbal13calculate_A_vEtt+0xe0>
 800140e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001412:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8001416:	ee27 7a87 	vmul.f32	s14, s15, s14
 800141a:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800141e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001422:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001426:	ee17 3a90 	vmov	r3, s15
 800142a:	81fb      	strh	r3, [r7, #14]
            if (delta > max_step) delta = max_step;
 800142c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001430:	687a      	ldr	r2, [r7, #4]
 8001432:	8992      	ldrh	r2, [r2, #12]
 8001434:	4293      	cmp	r3, r2
 8001436:	dd02      	ble.n	800143e <_ZN6Gimbal13calculate_A_vEtt+0x86>
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	899b      	ldrh	r3, [r3, #12]
 800143c:	81fb      	strh	r3, [r7, #14]
            if (delta < -max_step) delta = -max_step;
 800143e:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	899b      	ldrh	r3, [r3, #12]
 8001446:	425b      	negs	r3, r3
 8001448:	429a      	cmp	r2, r3
 800144a:	da04      	bge.n	8001456 <_ZN6Gimbal13calculate_A_vEtt+0x9e>
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	899b      	ldrh	r3, [r3, #12]
 8001450:	425b      	negs	r3, r3
 8001452:	b29b      	uxth	r3, r3
 8001454:	81fb      	strh	r3, [r7, #14]

            A_v += delta;
 8001456:	89fa      	ldrh	r2, [r7, #14]
 8001458:	883b      	ldrh	r3, [r7, #0]
 800145a:	4413      	add	r3, r2
 800145c:	803b      	strh	r3, [r7, #0]
            if (A_v > 2300) A_v = 2300;
 800145e:	883b      	ldrh	r3, [r7, #0]
 8001460:	f640 02fc 	movw	r2, #2300	@ 0x8fc
 8001464:	4293      	cmp	r3, r2
 8001466:	d902      	bls.n	800146e <_ZN6Gimbal13calculate_A_vEtt+0xb6>
 8001468:	f640 03fc 	movw	r3, #2300	@ 0x8fc
 800146c:	803b      	strh	r3, [r7, #0]
            if (A_v < 800) A_v = 800;
 800146e:	883b      	ldrh	r3, [r7, #0]
 8001470:	f5b3 7f48 	cmp.w	r3, #800	@ 0x320
 8001474:	d202      	bcs.n	800147c <_ZN6Gimbal13calculate_A_vEtt+0xc4>
 8001476:	f44f 7348 	mov.w	r3, #800	@ 0x320
 800147a:	803b      	strh	r3, [r7, #0]
        }
        return A_v;
 800147c:	883b      	ldrh	r3, [r7, #0]
    }
 800147e:	4618      	mov	r0, r3
 8001480:	3714      	adds	r7, #20
 8001482:	46bd      	mov	sp, r7
 8001484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001488:	4770      	bx	lr
 800148a:	bf00      	nop
 800148c:	42d90000 	.word	0x42d90000
 8001490:	42c50000 	.word	0x42c50000
 8001494:	42cf0000 	.word	0x42cf0000
 8001498:	40a5999a 	.word	0x40a5999a

0800149c <_ZN6Gimbal13calculate_A_hEtt>:

    // calculates new horizontal CCR
    uint16_t calculate_A_h(uint16_t x, uint16_t A_h) {
 800149c:	b480      	push	{r7}
 800149e:	b085      	sub	sp, #20
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]
 80014a4:	460b      	mov	r3, r1
 80014a6:	807b      	strh	r3, [r7, #2]
 80014a8:	4613      	mov	r3, r2
 80014aa:	803b      	strh	r3, [r7, #0]
        if (x > 165 || x < 150) {
 80014ac:	887b      	ldrh	r3, [r7, #2]
 80014ae:	2ba5      	cmp	r3, #165	@ 0xa5
 80014b0:	d802      	bhi.n	80014b8 <_ZN6Gimbal13calculate_A_hEtt+0x1c>
 80014b2:	887b      	ldrh	r3, [r7, #2]
 80014b4:	2b95      	cmp	r3, #149	@ 0x95
 80014b6:	d841      	bhi.n	800153c <_ZN6Gimbal13calculate_A_hEtt+0xa0>
            int16_t delta = (157.5f - x) / 5.25f * (7.0f) / 2.0f;
 80014b8:	887b      	ldrh	r3, [r7, #2]
 80014ba:	ee07 3a90 	vmov	s15, r3
 80014be:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014c2:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 800154c <_ZN6Gimbal13calculate_A_hEtt+0xb0>
 80014c6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80014ca:	eef1 6a05 	vmov.f32	s13, #21	@ 0x40a80000  5.250
 80014ce:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80014d2:	eeb1 7a0c 	vmov.f32	s14, #28	@ 0x40e00000  7.0
 80014d6:	ee27 7a87 	vmul.f32	s14, s15, s14
 80014da:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80014de:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80014e2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80014e6:	ee17 3a90 	vmov	r3, s15
 80014ea:	81fb      	strh	r3, [r7, #14]
            if (delta > max_step) delta = max_step;
 80014ec:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80014f0:	687a      	ldr	r2, [r7, #4]
 80014f2:	8992      	ldrh	r2, [r2, #12]
 80014f4:	4293      	cmp	r3, r2
 80014f6:	dd02      	ble.n	80014fe <_ZN6Gimbal13calculate_A_hEtt+0x62>
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	899b      	ldrh	r3, [r3, #12]
 80014fc:	81fb      	strh	r3, [r7, #14]
            if (delta < -max_step) delta = -max_step;
 80014fe:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	899b      	ldrh	r3, [r3, #12]
 8001506:	425b      	negs	r3, r3
 8001508:	429a      	cmp	r2, r3
 800150a:	da04      	bge.n	8001516 <_ZN6Gimbal13calculate_A_hEtt+0x7a>
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	899b      	ldrh	r3, [r3, #12]
 8001510:	425b      	negs	r3, r3
 8001512:	b29b      	uxth	r3, r3
 8001514:	81fb      	strh	r3, [r7, #14]

            A_h += delta;
 8001516:	89fa      	ldrh	r2, [r7, #14]
 8001518:	883b      	ldrh	r3, [r7, #0]
 800151a:	4413      	add	r3, r2
 800151c:	803b      	strh	r3, [r7, #0]
            if (A_h > 2500) A_h = 2500;
 800151e:	883b      	ldrh	r3, [r7, #0]
 8001520:	f640 12c4 	movw	r2, #2500	@ 0x9c4
 8001524:	4293      	cmp	r3, r2
 8001526:	d902      	bls.n	800152e <_ZN6Gimbal13calculate_A_hEtt+0x92>
 8001528:	f640 13c4 	movw	r3, #2500	@ 0x9c4
 800152c:	803b      	strh	r3, [r7, #0]
            if (A_h < 500) A_h = 500;
 800152e:	883b      	ldrh	r3, [r7, #0]
 8001530:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001534:	d202      	bcs.n	800153c <_ZN6Gimbal13calculate_A_hEtt+0xa0>
 8001536:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800153a:	803b      	strh	r3, [r7, #0]
        }
        return A_h;
 800153c:	883b      	ldrh	r3, [r7, #0]
    }
 800153e:	4618      	mov	r0, r3
 8001540:	3714      	adds	r7, #20
 8001542:	46bd      	mov	sp, r7
 8001544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001548:	4770      	bx	lr
 800154a:	bf00      	nop
 800154c:	431d8000 	.word	0x431d8000

08001550 <_ZN6GimbalC1Ev>:
    Gimbal() = default;
 8001550:	b480      	push	{r7}
 8001552:	b083      	sub	sp, #12
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	2200      	movs	r2, #0
 800155c:	f8a3 2120 	strh.w	r2, [r3, #288]	@ 0x120
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	2200      	movs	r2, #0
 8001564:	f883 2142 	strb.w	r2, [r3, #322]	@ 0x142
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	4618      	mov	r0, r3
 800156c:	370c      	adds	r7, #12
 800156e:	46bd      	mov	sp, r7
 8001570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001574:	4770      	bx	lr
	...

08001578 <_Z10event_loopv>:
//const char* filename = "433.wav"; // name of audio file to update CCR
//SD sd; // sd object used to handle updating CCR based on audio file
Gimbal gimbal; // need to update cam class to have default constuctor with init function

// main loop
void event_loop() {
 8001578:	b580      	push	{r7, lr}
 800157a:	af00      	add	r7, sp, #0
    while (true) {
    	gimbal.poll_dma();
 800157c:	4801      	ldr	r0, [pc, #4]	@ (8001584 <_Z10event_loopv+0xc>)
 800157e:	f7ff fed0 	bl	8001322 <_ZN6Gimbal8poll_dmaEv>
 8001582:	e7fb      	b.n	800157c <_Z10event_loopv+0x4>
 8001584:	200401f0 	.word	0x200401f0

08001588 <_Z4initv>:
    }
}

// initialize program and start event_loop
void init() {
 8001588:	b580      	push	{r7, lr}
 800158a:	af00      	add	r7, sp, #0
//	sd.init(filename, &htim1, &hdma_tim1_up);
	gimbal.init(&htim4, &htim5, &huart2);
 800158c:	4b06      	ldr	r3, [pc, #24]	@ (80015a8 <_Z4initv+0x20>)
 800158e:	4a07      	ldr	r2, [pc, #28]	@ (80015ac <_Z4initv+0x24>)
 8001590:	4907      	ldr	r1, [pc, #28]	@ (80015b0 <_Z4initv+0x28>)
 8001592:	4808      	ldr	r0, [pc, #32]	@ (80015b4 <_Z4initv+0x2c>)
 8001594:	f7ff fe4c 	bl	8001230 <_ZN6Gimbal4initEP17TIM_HandleTypeDefS1_P20__UART_HandleTypeDef>
	gimbal.request_pos();
 8001598:	4806      	ldr	r0, [pc, #24]	@ (80015b4 <_Z4initv+0x2c>)
 800159a:	f7ff feb1 	bl	8001300 <_ZN6Gimbal11request_posEv>
	event_loop();
 800159e:	f7ff ffeb 	bl	8001578 <_Z10event_loopv>
}
 80015a2:	bf00      	nop
 80015a4:	bd80      	pop	{r7, pc}
 80015a6:	bf00      	nop
 80015a8:	200403d0 	.word	0x200403d0
 80015ac:	20040718 	.word	0x20040718
 80015b0:	200406cc 	.word	0x200406cc
 80015b4:	200401f0 	.word	0x200401f0

080015b8 <HAL_TIM_PeriodElapsedCallback>:

// HAL C functions
extern "C" {

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b082      	sub	sp, #8
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM5) {
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	4a04      	ldr	r2, [pc, #16]	@ (80015d8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80015c6:	4293      	cmp	r3, r2
 80015c8:	d102      	bne.n	80015d0 <HAL_TIM_PeriodElapsedCallback+0x18>
    	gimbal.request_pos();
 80015ca:	4804      	ldr	r0, [pc, #16]	@ (80015dc <HAL_TIM_PeriodElapsedCallback+0x24>)
 80015cc:	f7ff fe98 	bl	8001300 <_ZN6Gimbal11request_posEv>
    }
}
 80015d0:	bf00      	nop
 80015d2:	3708      	adds	r7, #8
 80015d4:	46bd      	mov	sp, r7
 80015d6:	bd80      	pop	{r7, pc}
 80015d8:	40000c00 	.word	0x40000c00
 80015dc:	200401f0 	.word	0x200401f0

080015e0 <HAL_PostInit>:

void HAL_PostInit() {
 80015e0:	b580      	push	{r7, lr}
 80015e2:	af00      	add	r7, sp, #0
    init();
 80015e4:	f7ff ffd0 	bl	8001588 <_Z4initv>
}
 80015e8:	bf00      	nop
 80015ea:	bd80      	pop	{r7, pc}

080015ec <_Z41__static_initialization_and_destruction_0v>:

}
 80015ec:	b580      	push	{r7, lr}
 80015ee:	af00      	add	r7, sp, #0
Gimbal gimbal; // need to update cam class to have default constuctor with init function
 80015f0:	4802      	ldr	r0, [pc, #8]	@ (80015fc <_Z41__static_initialization_and_destruction_0v+0x10>)
 80015f2:	f7ff ffad 	bl	8001550 <_ZN6GimbalC1Ev>
}
 80015f6:	bf00      	nop
 80015f8:	bd80      	pop	{r7, pc}
 80015fa:	bf00      	nop
 80015fc:	200401f0 	.word	0x200401f0

08001600 <_GLOBAL__sub_I_gimbal>:
 8001600:	b580      	push	{r7, lr}
 8001602:	af00      	add	r7, sp, #0
 8001604:	f7ff fff2 	bl	80015ec <_Z41__static_initialization_and_destruction_0v>
 8001608:	bd80      	pop	{r7, pc}

0800160a <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800160a:	b580      	push	{r7, lr}
 800160c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800160e:	f001 f91a 	bl	8002846 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001612:	f000 f819 	bl	8001648 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001616:	f000 fc0b 	bl	8001e30 <MX_GPIO_Init>
  MX_DMA_Init();
 800161a:	f000 fbbf 	bl	8001d9c <MX_DMA_Init>
  MX_TIM1_Init();
 800161e:	f000 f93b 	bl	8001898 <MX_TIM1_Init>
  MX_SPI1_Init();
 8001622:	f000 f8fb 	bl	800181c <MX_SPI1_Init>
  MX_LPUART1_UART_Init();
 8001626:	f000 f861 	bl	80016ec <MX_LPUART1_UART_Init>
  MX_TIM2_Init();
 800162a:	f000 f9e3 	bl	80019f4 <MX_TIM2_Init>
  MX_TIM3_Init();
 800162e:	f000 fa63 	bl	8001af8 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001632:	f000 fae3 	bl	8001bfc <MX_TIM4_Init>
  MX_USART2_UART_Init();
 8001636:	f000 f8a5 	bl	8001784 <MX_USART2_UART_Init>
  MX_TIM5_Init();
 800163a:	f000 fb61 	bl	8001d00 <MX_TIM5_Init>
//
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  HAL_PostInit();
 800163e:	f7ff ffcf 	bl	80015e0 <HAL_PostInit>
 8001642:	2300      	movs	r3, #0
//
//
//
//  }
  /* USER CODE END 3 */
}
 8001644:	4618      	mov	r0, r3
 8001646:	bd80      	pop	{r7, pc}

08001648 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	b096      	sub	sp, #88	@ 0x58
 800164c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800164e:	f107 0314 	add.w	r3, r7, #20
 8001652:	2244      	movs	r2, #68	@ 0x44
 8001654:	2100      	movs	r1, #0
 8001656:	4618      	mov	r0, r3
 8001658:	f007 fe14 	bl	8009284 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800165c:	463b      	mov	r3, r7
 800165e:	2200      	movs	r2, #0
 8001660:	601a      	str	r2, [r3, #0]
 8001662:	605a      	str	r2, [r3, #4]
 8001664:	609a      	str	r2, [r3, #8]
 8001666:	60da      	str	r2, [r3, #12]
 8001668:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 800166a:	2000      	movs	r0, #0
 800166c:	f001 fffa 	bl	8003664 <HAL_PWREx_ControlVoltageScaling>
 8001670:	4603      	mov	r3, r0
 8001672:	2b00      	cmp	r3, #0
 8001674:	d001      	beq.n	800167a <SystemClock_Config+0x32>
  {
    Error_Handler();
 8001676:	f000 fc51 	bl	8001f1c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800167a:	2310      	movs	r3, #16
 800167c:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800167e:	2301      	movs	r3, #1
 8001680:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001682:	2300      	movs	r3, #0
 8001684:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001686:	2360      	movs	r3, #96	@ 0x60
 8001688:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800168a:	2302      	movs	r3, #2
 800168c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800168e:	2301      	movs	r3, #1
 8001690:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001692:	2301      	movs	r3, #1
 8001694:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 8001696:	233c      	movs	r3, #60	@ 0x3c
 8001698:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800169a:	2302      	movs	r3, #2
 800169c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800169e:	2302      	movs	r3, #2
 80016a0:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80016a2:	2302      	movs	r3, #2
 80016a4:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016a6:	f107 0314 	add.w	r3, r7, #20
 80016aa:	4618      	mov	r0, r3
 80016ac:	f002 f88e 	bl	80037cc <HAL_RCC_OscConfig>
 80016b0:	4603      	mov	r3, r0
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d001      	beq.n	80016ba <SystemClock_Config+0x72>
  {
    Error_Handler();
 80016b6:	f000 fc31 	bl	8001f1c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80016ba:	230f      	movs	r3, #15
 80016bc:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80016be:	2303      	movs	r3, #3
 80016c0:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016c2:	2300      	movs	r3, #0
 80016c4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80016c6:	2300      	movs	r3, #0
 80016c8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80016ca:	2300      	movs	r3, #0
 80016cc:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80016ce:	463b      	mov	r3, r7
 80016d0:	2105      	movs	r1, #5
 80016d2:	4618      	mov	r0, r3
 80016d4:	f002 fc94 	bl	8004000 <HAL_RCC_ClockConfig>
 80016d8:	4603      	mov	r3, r0
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d001      	beq.n	80016e2 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80016de:	f000 fc1d 	bl	8001f1c <Error_Handler>
  }
}
 80016e2:	bf00      	nop
 80016e4:	3758      	adds	r7, #88	@ 0x58
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bd80      	pop	{r7, pc}
	...

080016ec <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 80016f0:	4b22      	ldr	r3, [pc, #136]	@ (800177c <MX_LPUART1_UART_Init+0x90>)
 80016f2:	4a23      	ldr	r2, [pc, #140]	@ (8001780 <MX_LPUART1_UART_Init+0x94>)
 80016f4:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 80016f6:	4b21      	ldr	r3, [pc, #132]	@ (800177c <MX_LPUART1_UART_Init+0x90>)
 80016f8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80016fc:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80016fe:	4b1f      	ldr	r3, [pc, #124]	@ (800177c <MX_LPUART1_UART_Init+0x90>)
 8001700:	2200      	movs	r2, #0
 8001702:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001704:	4b1d      	ldr	r3, [pc, #116]	@ (800177c <MX_LPUART1_UART_Init+0x90>)
 8001706:	2200      	movs	r2, #0
 8001708:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 800170a:	4b1c      	ldr	r3, [pc, #112]	@ (800177c <MX_LPUART1_UART_Init+0x90>)
 800170c:	2200      	movs	r2, #0
 800170e:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8001710:	4b1a      	ldr	r3, [pc, #104]	@ (800177c <MX_LPUART1_UART_Init+0x90>)
 8001712:	220c      	movs	r2, #12
 8001714:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001716:	4b19      	ldr	r3, [pc, #100]	@ (800177c <MX_LPUART1_UART_Init+0x90>)
 8001718:	2200      	movs	r2, #0
 800171a:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800171c:	4b17      	ldr	r3, [pc, #92]	@ (800177c <MX_LPUART1_UART_Init+0x90>)
 800171e:	2200      	movs	r2, #0
 8001720:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001722:	4b16      	ldr	r3, [pc, #88]	@ (800177c <MX_LPUART1_UART_Init+0x90>)
 8001724:	2200      	movs	r2, #0
 8001726:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001728:	4b14      	ldr	r3, [pc, #80]	@ (800177c <MX_LPUART1_UART_Init+0x90>)
 800172a:	2200      	movs	r2, #0
 800172c:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 800172e:	4b13      	ldr	r3, [pc, #76]	@ (800177c <MX_LPUART1_UART_Init+0x90>)
 8001730:	2200      	movs	r2, #0
 8001732:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8001734:	4811      	ldr	r0, [pc, #68]	@ (800177c <MX_LPUART1_UART_Init+0x90>)
 8001736:	f004 ff79 	bl	800662c <HAL_UART_Init>
 800173a:	4603      	mov	r3, r0
 800173c:	2b00      	cmp	r3, #0
 800173e:	d001      	beq.n	8001744 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 8001740:	f000 fbec 	bl	8001f1c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001744:	2100      	movs	r1, #0
 8001746:	480d      	ldr	r0, [pc, #52]	@ (800177c <MX_LPUART1_UART_Init+0x90>)
 8001748:	f006 fe11 	bl	800836e <HAL_UARTEx_SetTxFifoThreshold>
 800174c:	4603      	mov	r3, r0
 800174e:	2b00      	cmp	r3, #0
 8001750:	d001      	beq.n	8001756 <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001752:	f000 fbe3 	bl	8001f1c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001756:	2100      	movs	r1, #0
 8001758:	4808      	ldr	r0, [pc, #32]	@ (800177c <MX_LPUART1_UART_Init+0x90>)
 800175a:	f006 fe46 	bl	80083ea <HAL_UARTEx_SetRxFifoThreshold>
 800175e:	4603      	mov	r3, r0
 8001760:	2b00      	cmp	r3, #0
 8001762:	d001      	beq.n	8001768 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001764:	f000 fbda 	bl	8001f1c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8001768:	4804      	ldr	r0, [pc, #16]	@ (800177c <MX_LPUART1_UART_Init+0x90>)
 800176a:	f006 fdc7 	bl	80082fc <HAL_UARTEx_DisableFifoMode>
 800176e:	4603      	mov	r3, r0
 8001770:	2b00      	cmp	r3, #0
 8001772:	d001      	beq.n	8001778 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001774:	f000 fbd2 	bl	8001f1c <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8001778:	bf00      	nop
 800177a:	bd80      	pop	{r7, pc}
 800177c:	2004033c 	.word	0x2004033c
 8001780:	40008000 	.word	0x40008000

08001784 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001788:	4b22      	ldr	r3, [pc, #136]	@ (8001814 <MX_USART2_UART_Init+0x90>)
 800178a:	4a23      	ldr	r2, [pc, #140]	@ (8001818 <MX_USART2_UART_Init+0x94>)
 800178c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800178e:	4b21      	ldr	r3, [pc, #132]	@ (8001814 <MX_USART2_UART_Init+0x90>)
 8001790:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001794:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001796:	4b1f      	ldr	r3, [pc, #124]	@ (8001814 <MX_USART2_UART_Init+0x90>)
 8001798:	2200      	movs	r2, #0
 800179a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800179c:	4b1d      	ldr	r3, [pc, #116]	@ (8001814 <MX_USART2_UART_Init+0x90>)
 800179e:	2200      	movs	r2, #0
 80017a0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80017a2:	4b1c      	ldr	r3, [pc, #112]	@ (8001814 <MX_USART2_UART_Init+0x90>)
 80017a4:	2200      	movs	r2, #0
 80017a6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80017a8:	4b1a      	ldr	r3, [pc, #104]	@ (8001814 <MX_USART2_UART_Init+0x90>)
 80017aa:	220c      	movs	r2, #12
 80017ac:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017ae:	4b19      	ldr	r3, [pc, #100]	@ (8001814 <MX_USART2_UART_Init+0x90>)
 80017b0:	2200      	movs	r2, #0
 80017b2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80017b4:	4b17      	ldr	r3, [pc, #92]	@ (8001814 <MX_USART2_UART_Init+0x90>)
 80017b6:	2200      	movs	r2, #0
 80017b8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80017ba:	4b16      	ldr	r3, [pc, #88]	@ (8001814 <MX_USART2_UART_Init+0x90>)
 80017bc:	2200      	movs	r2, #0
 80017be:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80017c0:	4b14      	ldr	r3, [pc, #80]	@ (8001814 <MX_USART2_UART_Init+0x90>)
 80017c2:	2200      	movs	r2, #0
 80017c4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80017c6:	4b13      	ldr	r3, [pc, #76]	@ (8001814 <MX_USART2_UART_Init+0x90>)
 80017c8:	2200      	movs	r2, #0
 80017ca:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80017cc:	4811      	ldr	r0, [pc, #68]	@ (8001814 <MX_USART2_UART_Init+0x90>)
 80017ce:	f004 ff2d 	bl	800662c <HAL_UART_Init>
 80017d2:	4603      	mov	r3, r0
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d001      	beq.n	80017dc <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80017d8:	f000 fba0 	bl	8001f1c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80017dc:	2100      	movs	r1, #0
 80017de:	480d      	ldr	r0, [pc, #52]	@ (8001814 <MX_USART2_UART_Init+0x90>)
 80017e0:	f006 fdc5 	bl	800836e <HAL_UARTEx_SetTxFifoThreshold>
 80017e4:	4603      	mov	r3, r0
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d001      	beq.n	80017ee <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80017ea:	f000 fb97 	bl	8001f1c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80017ee:	2100      	movs	r1, #0
 80017f0:	4808      	ldr	r0, [pc, #32]	@ (8001814 <MX_USART2_UART_Init+0x90>)
 80017f2:	f006 fdfa 	bl	80083ea <HAL_UARTEx_SetRxFifoThreshold>
 80017f6:	4603      	mov	r3, r0
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d001      	beq.n	8001800 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80017fc:	f000 fb8e 	bl	8001f1c <Error_Handler>
  }
  if (HAL_UARTEx_EnableFifoMode(&huart2) != HAL_OK)
 8001800:	4804      	ldr	r0, [pc, #16]	@ (8001814 <MX_USART2_UART_Init+0x90>)
 8001802:	f006 fd40 	bl	8008286 <HAL_UARTEx_EnableFifoMode>
 8001806:	4603      	mov	r3, r0
 8001808:	2b00      	cmp	r3, #0
 800180a:	d001      	beq.n	8001810 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 800180c:	f000 fb86 	bl	8001f1c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001810:	bf00      	nop
 8001812:	bd80      	pop	{r7, pc}
 8001814:	200403d0 	.word	0x200403d0
 8001818:	40004400 	.word	0x40004400

0800181c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001820:	4b1b      	ldr	r3, [pc, #108]	@ (8001890 <MX_SPI1_Init+0x74>)
 8001822:	4a1c      	ldr	r2, [pc, #112]	@ (8001894 <MX_SPI1_Init+0x78>)
 8001824:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001826:	4b1a      	ldr	r3, [pc, #104]	@ (8001890 <MX_SPI1_Init+0x74>)
 8001828:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800182c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800182e:	4b18      	ldr	r3, [pc, #96]	@ (8001890 <MX_SPI1_Init+0x74>)
 8001830:	2200      	movs	r2, #0
 8001832:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001834:	4b16      	ldr	r3, [pc, #88]	@ (8001890 <MX_SPI1_Init+0x74>)
 8001836:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800183a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800183c:	4b14      	ldr	r3, [pc, #80]	@ (8001890 <MX_SPI1_Init+0x74>)
 800183e:	2200      	movs	r2, #0
 8001840:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001842:	4b13      	ldr	r3, [pc, #76]	@ (8001890 <MX_SPI1_Init+0x74>)
 8001844:	2200      	movs	r2, #0
 8001846:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001848:	4b11      	ldr	r3, [pc, #68]	@ (8001890 <MX_SPI1_Init+0x74>)
 800184a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800184e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001850:	4b0f      	ldr	r3, [pc, #60]	@ (8001890 <MX_SPI1_Init+0x74>)
 8001852:	2220      	movs	r2, #32
 8001854:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001856:	4b0e      	ldr	r3, [pc, #56]	@ (8001890 <MX_SPI1_Init+0x74>)
 8001858:	2200      	movs	r2, #0
 800185a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800185c:	4b0c      	ldr	r3, [pc, #48]	@ (8001890 <MX_SPI1_Init+0x74>)
 800185e:	2200      	movs	r2, #0
 8001860:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001862:	4b0b      	ldr	r3, [pc, #44]	@ (8001890 <MX_SPI1_Init+0x74>)
 8001864:	2200      	movs	r2, #0
 8001866:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001868:	4b09      	ldr	r3, [pc, #36]	@ (8001890 <MX_SPI1_Init+0x74>)
 800186a:	2207      	movs	r2, #7
 800186c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800186e:	4b08      	ldr	r3, [pc, #32]	@ (8001890 <MX_SPI1_Init+0x74>)
 8001870:	2200      	movs	r2, #0
 8001872:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001874:	4b06      	ldr	r3, [pc, #24]	@ (8001890 <MX_SPI1_Init+0x74>)
 8001876:	2208      	movs	r2, #8
 8001878:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800187a:	4805      	ldr	r0, [pc, #20]	@ (8001890 <MX_SPI1_Init+0x74>)
 800187c:	f003 fb96 	bl	8004fac <HAL_SPI_Init>
 8001880:	4603      	mov	r3, r0
 8001882:	2b00      	cmp	r3, #0
 8001884:	d001      	beq.n	800188a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001886:	f000 fb49 	bl	8001f1c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800188a:	bf00      	nop
 800188c:	bd80      	pop	{r7, pc}
 800188e:	bf00      	nop
 8001890:	200404c4 	.word	0x200404c4
 8001894:	40013000 	.word	0x40013000

08001898 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b09a      	sub	sp, #104	@ 0x68
 800189c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800189e:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80018a2:	2200      	movs	r2, #0
 80018a4:	601a      	str	r2, [r3, #0]
 80018a6:	605a      	str	r2, [r3, #4]
 80018a8:	609a      	str	r2, [r3, #8]
 80018aa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018ac:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80018b0:	2200      	movs	r2, #0
 80018b2:	601a      	str	r2, [r3, #0]
 80018b4:	605a      	str	r2, [r3, #4]
 80018b6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80018b8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80018bc:	2200      	movs	r2, #0
 80018be:	601a      	str	r2, [r3, #0]
 80018c0:	605a      	str	r2, [r3, #4]
 80018c2:	609a      	str	r2, [r3, #8]
 80018c4:	60da      	str	r2, [r3, #12]
 80018c6:	611a      	str	r2, [r3, #16]
 80018c8:	615a      	str	r2, [r3, #20]
 80018ca:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80018cc:	1d3b      	adds	r3, r7, #4
 80018ce:	222c      	movs	r2, #44	@ 0x2c
 80018d0:	2100      	movs	r1, #0
 80018d2:	4618      	mov	r0, r3
 80018d4:	f007 fcd6 	bl	8009284 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80018d8:	4b44      	ldr	r3, [pc, #272]	@ (80019ec <MX_TIM1_Init+0x154>)
 80018da:	4a45      	ldr	r2, [pc, #276]	@ (80019f0 <MX_TIM1_Init+0x158>)
 80018dc:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80018de:	4b43      	ldr	r3, [pc, #268]	@ (80019ec <MX_TIM1_Init+0x154>)
 80018e0:	2200      	movs	r2, #0
 80018e2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018e4:	4b41      	ldr	r3, [pc, #260]	@ (80019ec <MX_TIM1_Init+0x154>)
 80018e6:	2200      	movs	r2, #0
 80018e8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 2999;
 80018ea:	4b40      	ldr	r3, [pc, #256]	@ (80019ec <MX_TIM1_Init+0x154>)
 80018ec:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 80018f0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018f2:	4b3e      	ldr	r3, [pc, #248]	@ (80019ec <MX_TIM1_Init+0x154>)
 80018f4:	2200      	movs	r2, #0
 80018f6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80018f8:	4b3c      	ldr	r3, [pc, #240]	@ (80019ec <MX_TIM1_Init+0x154>)
 80018fa:	2200      	movs	r2, #0
 80018fc:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018fe:	4b3b      	ldr	r3, [pc, #236]	@ (80019ec <MX_TIM1_Init+0x154>)
 8001900:	2200      	movs	r2, #0
 8001902:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001904:	4839      	ldr	r0, [pc, #228]	@ (80019ec <MX_TIM1_Init+0x154>)
 8001906:	f003 fbf4 	bl	80050f2 <HAL_TIM_Base_Init>
 800190a:	4603      	mov	r3, r0
 800190c:	2b00      	cmp	r3, #0
 800190e:	d001      	beq.n	8001914 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8001910:	f000 fb04 	bl	8001f1c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001914:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001918:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800191a:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800191e:	4619      	mov	r1, r3
 8001920:	4832      	ldr	r0, [pc, #200]	@ (80019ec <MX_TIM1_Init+0x154>)
 8001922:	f004 f831 	bl	8005988 <HAL_TIM_ConfigClockSource>
 8001926:	4603      	mov	r3, r0
 8001928:	2b00      	cmp	r3, #0
 800192a:	d001      	beq.n	8001930 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 800192c:	f000 faf6 	bl	8001f1c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001930:	482e      	ldr	r0, [pc, #184]	@ (80019ec <MX_TIM1_Init+0x154>)
 8001932:	f003 fca5 	bl	8005280 <HAL_TIM_PWM_Init>
 8001936:	4603      	mov	r3, r0
 8001938:	2b00      	cmp	r3, #0
 800193a:	d001      	beq.n	8001940 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 800193c:	f000 faee 	bl	8001f1c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001940:	2300      	movs	r3, #0
 8001942:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001944:	2300      	movs	r3, #0
 8001946:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001948:	2300      	movs	r3, #0
 800194a:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800194c:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001950:	4619      	mov	r1, r3
 8001952:	4826      	ldr	r0, [pc, #152]	@ (80019ec <MX_TIM1_Init+0x154>)
 8001954:	f004 fd46 	bl	80063e4 <HAL_TIMEx_MasterConfigSynchronization>
 8001958:	4603      	mov	r3, r0
 800195a:	2b00      	cmp	r3, #0
 800195c:	d001      	beq.n	8001962 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 800195e:	f000 fadd 	bl	8001f1c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001962:	2360      	movs	r3, #96	@ 0x60
 8001964:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 8001966:	2300      	movs	r3, #0
 8001968:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800196a:	2300      	movs	r3, #0
 800196c:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800196e:	2300      	movs	r3, #0
 8001970:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001972:	2300      	movs	r3, #0
 8001974:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001976:	2300      	movs	r3, #0
 8001978:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_SET;
 800197a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800197e:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001980:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001984:	2200      	movs	r2, #0
 8001986:	4619      	mov	r1, r3
 8001988:	4818      	ldr	r0, [pc, #96]	@ (80019ec <MX_TIM1_Init+0x154>)
 800198a:	f003 fee9 	bl	8005760 <HAL_TIM_PWM_ConfigChannel>
 800198e:	4603      	mov	r3, r0
 8001990:	2b00      	cmp	r3, #0
 8001992:	d001      	beq.n	8001998 <MX_TIM1_Init+0x100>
  {
    Error_Handler();
 8001994:	f000 fac2 	bl	8001f1c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001998:	2300      	movs	r3, #0
 800199a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800199c:	2300      	movs	r3, #0
 800199e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80019a0:	2300      	movs	r3, #0
 80019a2:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80019a4:	2300      	movs	r3, #0
 80019a6:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80019a8:	2300      	movs	r3, #0
 80019aa:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80019ac:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80019b0:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80019b2:	2300      	movs	r3, #0
 80019b4:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80019b6:	2300      	movs	r3, #0
 80019b8:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80019ba:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80019be:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 80019c0:	2300      	movs	r3, #0
 80019c2:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80019c4:	2300      	movs	r3, #0
 80019c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80019c8:	1d3b      	adds	r3, r7, #4
 80019ca:	4619      	mov	r1, r3
 80019cc:	4807      	ldr	r0, [pc, #28]	@ (80019ec <MX_TIM1_Init+0x154>)
 80019ce:	f004 fd91 	bl	80064f4 <HAL_TIMEx_ConfigBreakDeadTime>
 80019d2:	4603      	mov	r3, r0
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d001      	beq.n	80019dc <MX_TIM1_Init+0x144>
  {
    Error_Handler();
 80019d8:	f000 faa0 	bl	8001f1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80019dc:	4803      	ldr	r0, [pc, #12]	@ (80019ec <MX_TIM1_Init+0x154>)
 80019de:	f000 fd15 	bl	800240c <HAL_TIM_MspPostInit>

}
 80019e2:	bf00      	nop
 80019e4:	3768      	adds	r7, #104	@ 0x68
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bd80      	pop	{r7, pc}
 80019ea:	bf00      	nop
 80019ec:	200405e8 	.word	0x200405e8
 80019f0:	40012c00 	.word	0x40012c00

080019f4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b08e      	sub	sp, #56	@ 0x38
 80019f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80019fa:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80019fe:	2200      	movs	r2, #0
 8001a00:	601a      	str	r2, [r3, #0]
 8001a02:	605a      	str	r2, [r3, #4]
 8001a04:	609a      	str	r2, [r3, #8]
 8001a06:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a08:	f107 031c 	add.w	r3, r7, #28
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	601a      	str	r2, [r3, #0]
 8001a10:	605a      	str	r2, [r3, #4]
 8001a12:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001a14:	463b      	mov	r3, r7
 8001a16:	2200      	movs	r2, #0
 8001a18:	601a      	str	r2, [r3, #0]
 8001a1a:	605a      	str	r2, [r3, #4]
 8001a1c:	609a      	str	r2, [r3, #8]
 8001a1e:	60da      	str	r2, [r3, #12]
 8001a20:	611a      	str	r2, [r3, #16]
 8001a22:	615a      	str	r2, [r3, #20]
 8001a24:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001a26:	4b33      	ldr	r3, [pc, #204]	@ (8001af4 <MX_TIM2_Init+0x100>)
 8001a28:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001a2c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 119;
 8001a2e:	4b31      	ldr	r3, [pc, #196]	@ (8001af4 <MX_TIM2_Init+0x100>)
 8001a30:	2277      	movs	r2, #119	@ 0x77
 8001a32:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a34:	4b2f      	ldr	r3, [pc, #188]	@ (8001af4 <MX_TIM2_Init+0x100>)
 8001a36:	2200      	movs	r2, #0
 8001a38:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 19999;
 8001a3a:	4b2e      	ldr	r3, [pc, #184]	@ (8001af4 <MX_TIM2_Init+0x100>)
 8001a3c:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8001a40:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a42:	4b2c      	ldr	r3, [pc, #176]	@ (8001af4 <MX_TIM2_Init+0x100>)
 8001a44:	2200      	movs	r2, #0
 8001a46:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a48:	4b2a      	ldr	r3, [pc, #168]	@ (8001af4 <MX_TIM2_Init+0x100>)
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001a4e:	4829      	ldr	r0, [pc, #164]	@ (8001af4 <MX_TIM2_Init+0x100>)
 8001a50:	f003 fb4f 	bl	80050f2 <HAL_TIM_Base_Init>
 8001a54:	4603      	mov	r3, r0
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d001      	beq.n	8001a5e <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8001a5a:	f000 fa5f 	bl	8001f1c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a5e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001a62:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001a64:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001a68:	4619      	mov	r1, r3
 8001a6a:	4822      	ldr	r0, [pc, #136]	@ (8001af4 <MX_TIM2_Init+0x100>)
 8001a6c:	f003 ff8c 	bl	8005988 <HAL_TIM_ConfigClockSource>
 8001a70:	4603      	mov	r3, r0
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d001      	beq.n	8001a7a <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8001a76:	f000 fa51 	bl	8001f1c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001a7a:	481e      	ldr	r0, [pc, #120]	@ (8001af4 <MX_TIM2_Init+0x100>)
 8001a7c:	f003 fc00 	bl	8005280 <HAL_TIM_PWM_Init>
 8001a80:	4603      	mov	r3, r0
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d001      	beq.n	8001a8a <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8001a86:	f000 fa49 	bl	8001f1c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001a92:	f107 031c 	add.w	r3, r7, #28
 8001a96:	4619      	mov	r1, r3
 8001a98:	4816      	ldr	r0, [pc, #88]	@ (8001af4 <MX_TIM2_Init+0x100>)
 8001a9a:	f004 fca3 	bl	80063e4 <HAL_TIMEx_MasterConfigSynchronization>
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d001      	beq.n	8001aa8 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8001aa4:	f000 fa3a 	bl	8001f1c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001aa8:	2360      	movs	r3, #96	@ 0x60
 8001aaa:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001aac:	2300      	movs	r3, #0
 8001aae:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001ab8:	463b      	mov	r3, r7
 8001aba:	2200      	movs	r2, #0
 8001abc:	4619      	mov	r1, r3
 8001abe:	480d      	ldr	r0, [pc, #52]	@ (8001af4 <MX_TIM2_Init+0x100>)
 8001ac0:	f003 fe4e 	bl	8005760 <HAL_TIM_PWM_ConfigChannel>
 8001ac4:	4603      	mov	r3, r0
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d001      	beq.n	8001ace <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8001aca:	f000 fa27 	bl	8001f1c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001ace:	463b      	mov	r3, r7
 8001ad0:	2204      	movs	r2, #4
 8001ad2:	4619      	mov	r1, r3
 8001ad4:	4807      	ldr	r0, [pc, #28]	@ (8001af4 <MX_TIM2_Init+0x100>)
 8001ad6:	f003 fe43 	bl	8005760 <HAL_TIM_PWM_ConfigChannel>
 8001ada:	4603      	mov	r3, r0
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d001      	beq.n	8001ae4 <MX_TIM2_Init+0xf0>
  {
    Error_Handler();
 8001ae0:	f000 fa1c 	bl	8001f1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001ae4:	4803      	ldr	r0, [pc, #12]	@ (8001af4 <MX_TIM2_Init+0x100>)
 8001ae6:	f000 fc91 	bl	800240c <HAL_TIM_MspPostInit>

}
 8001aea:	bf00      	nop
 8001aec:	3738      	adds	r7, #56	@ 0x38
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bd80      	pop	{r7, pc}
 8001af2:	bf00      	nop
 8001af4:	20040634 	.word	0x20040634

08001af8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b08e      	sub	sp, #56	@ 0x38
 8001afc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001afe:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001b02:	2200      	movs	r2, #0
 8001b04:	601a      	str	r2, [r3, #0]
 8001b06:	605a      	str	r2, [r3, #4]
 8001b08:	609a      	str	r2, [r3, #8]
 8001b0a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b0c:	f107 031c 	add.w	r3, r7, #28
 8001b10:	2200      	movs	r2, #0
 8001b12:	601a      	str	r2, [r3, #0]
 8001b14:	605a      	str	r2, [r3, #4]
 8001b16:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b18:	463b      	mov	r3, r7
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	601a      	str	r2, [r3, #0]
 8001b1e:	605a      	str	r2, [r3, #4]
 8001b20:	609a      	str	r2, [r3, #8]
 8001b22:	60da      	str	r2, [r3, #12]
 8001b24:	611a      	str	r2, [r3, #16]
 8001b26:	615a      	str	r2, [r3, #20]
 8001b28:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001b2a:	4b32      	ldr	r3, [pc, #200]	@ (8001bf4 <MX_TIM3_Init+0xfc>)
 8001b2c:	4a32      	ldr	r2, [pc, #200]	@ (8001bf8 <MX_TIM3_Init+0x100>)
 8001b2e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 119;
 8001b30:	4b30      	ldr	r3, [pc, #192]	@ (8001bf4 <MX_TIM3_Init+0xfc>)
 8001b32:	2277      	movs	r2, #119	@ 0x77
 8001b34:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b36:	4b2f      	ldr	r3, [pc, #188]	@ (8001bf4 <MX_TIM3_Init+0xfc>)
 8001b38:	2200      	movs	r2, #0
 8001b3a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 2499;
 8001b3c:	4b2d      	ldr	r3, [pc, #180]	@ (8001bf4 <MX_TIM3_Init+0xfc>)
 8001b3e:	f640 12c3 	movw	r2, #2499	@ 0x9c3
 8001b42:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b44:	4b2b      	ldr	r3, [pc, #172]	@ (8001bf4 <MX_TIM3_Init+0xfc>)
 8001b46:	2200      	movs	r2, #0
 8001b48:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b4a:	4b2a      	ldr	r3, [pc, #168]	@ (8001bf4 <MX_TIM3_Init+0xfc>)
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001b50:	4828      	ldr	r0, [pc, #160]	@ (8001bf4 <MX_TIM3_Init+0xfc>)
 8001b52:	f003 face 	bl	80050f2 <HAL_TIM_Base_Init>
 8001b56:	4603      	mov	r3, r0
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d001      	beq.n	8001b60 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8001b5c:	f000 f9de 	bl	8001f1c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b60:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b64:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001b66:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001b6a:	4619      	mov	r1, r3
 8001b6c:	4821      	ldr	r0, [pc, #132]	@ (8001bf4 <MX_TIM3_Init+0xfc>)
 8001b6e:	f003 ff0b 	bl	8005988 <HAL_TIM_ConfigClockSource>
 8001b72:	4603      	mov	r3, r0
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d001      	beq.n	8001b7c <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8001b78:	f000 f9d0 	bl	8001f1c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001b7c:	481d      	ldr	r0, [pc, #116]	@ (8001bf4 <MX_TIM3_Init+0xfc>)
 8001b7e:	f003 fb7f 	bl	8005280 <HAL_TIM_PWM_Init>
 8001b82:	4603      	mov	r3, r0
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d001      	beq.n	8001b8c <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8001b88:	f000 f9c8 	bl	8001f1c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b90:	2300      	movs	r3, #0
 8001b92:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001b94:	f107 031c 	add.w	r3, r7, #28
 8001b98:	4619      	mov	r1, r3
 8001b9a:	4816      	ldr	r0, [pc, #88]	@ (8001bf4 <MX_TIM3_Init+0xfc>)
 8001b9c:	f004 fc22 	bl	80063e4 <HAL_TIMEx_MasterConfigSynchronization>
 8001ba0:	4603      	mov	r3, r0
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d001      	beq.n	8001baa <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8001ba6:	f000 f9b9 	bl	8001f1c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001baa:	2360      	movs	r3, #96	@ 0x60
 8001bac:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001bba:	463b      	mov	r3, r7
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	4619      	mov	r1, r3
 8001bc0:	480c      	ldr	r0, [pc, #48]	@ (8001bf4 <MX_TIM3_Init+0xfc>)
 8001bc2:	f003 fdcd 	bl	8005760 <HAL_TIM_PWM_ConfigChannel>
 8001bc6:	4603      	mov	r3, r0
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d001      	beq.n	8001bd0 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8001bcc:	f000 f9a6 	bl	8001f1c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001bd0:	463b      	mov	r3, r7
 8001bd2:	2204      	movs	r2, #4
 8001bd4:	4619      	mov	r1, r3
 8001bd6:	4807      	ldr	r0, [pc, #28]	@ (8001bf4 <MX_TIM3_Init+0xfc>)
 8001bd8:	f003 fdc2 	bl	8005760 <HAL_TIM_PWM_ConfigChannel>
 8001bdc:	4603      	mov	r3, r0
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d001      	beq.n	8001be6 <MX_TIM3_Init+0xee>
  {
    Error_Handler();
 8001be2:	f000 f99b 	bl	8001f1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001be6:	4803      	ldr	r0, [pc, #12]	@ (8001bf4 <MX_TIM3_Init+0xfc>)
 8001be8:	f000 fc10 	bl	800240c <HAL_TIM_MspPostInit>

}
 8001bec:	bf00      	nop
 8001bee:	3738      	adds	r7, #56	@ 0x38
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	bd80      	pop	{r7, pc}
 8001bf4:	20040680 	.word	0x20040680
 8001bf8:	40000400 	.word	0x40000400

08001bfc <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b08e      	sub	sp, #56	@ 0x38
 8001c00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c02:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001c06:	2200      	movs	r2, #0
 8001c08:	601a      	str	r2, [r3, #0]
 8001c0a:	605a      	str	r2, [r3, #4]
 8001c0c:	609a      	str	r2, [r3, #8]
 8001c0e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c10:	f107 031c 	add.w	r3, r7, #28
 8001c14:	2200      	movs	r2, #0
 8001c16:	601a      	str	r2, [r3, #0]
 8001c18:	605a      	str	r2, [r3, #4]
 8001c1a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c1c:	463b      	mov	r3, r7
 8001c1e:	2200      	movs	r2, #0
 8001c20:	601a      	str	r2, [r3, #0]
 8001c22:	605a      	str	r2, [r3, #4]
 8001c24:	609a      	str	r2, [r3, #8]
 8001c26:	60da      	str	r2, [r3, #12]
 8001c28:	611a      	str	r2, [r3, #16]
 8001c2a:	615a      	str	r2, [r3, #20]
 8001c2c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001c2e:	4b32      	ldr	r3, [pc, #200]	@ (8001cf8 <MX_TIM4_Init+0xfc>)
 8001c30:	4a32      	ldr	r2, [pc, #200]	@ (8001cfc <MX_TIM4_Init+0x100>)
 8001c32:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 119;
 8001c34:	4b30      	ldr	r3, [pc, #192]	@ (8001cf8 <MX_TIM4_Init+0xfc>)
 8001c36:	2277      	movs	r2, #119	@ 0x77
 8001c38:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c3a:	4b2f      	ldr	r3, [pc, #188]	@ (8001cf8 <MX_TIM4_Init+0xfc>)
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 2499;
 8001c40:	4b2d      	ldr	r3, [pc, #180]	@ (8001cf8 <MX_TIM4_Init+0xfc>)
 8001c42:	f640 12c3 	movw	r2, #2499	@ 0x9c3
 8001c46:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c48:	4b2b      	ldr	r3, [pc, #172]	@ (8001cf8 <MX_TIM4_Init+0xfc>)
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c4e:	4b2a      	ldr	r3, [pc, #168]	@ (8001cf8 <MX_TIM4_Init+0xfc>)
 8001c50:	2200      	movs	r2, #0
 8001c52:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001c54:	4828      	ldr	r0, [pc, #160]	@ (8001cf8 <MX_TIM4_Init+0xfc>)
 8001c56:	f003 fa4c 	bl	80050f2 <HAL_TIM_Base_Init>
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d001      	beq.n	8001c64 <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 8001c60:	f000 f95c 	bl	8001f1c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c64:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001c68:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001c6a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001c6e:	4619      	mov	r1, r3
 8001c70:	4821      	ldr	r0, [pc, #132]	@ (8001cf8 <MX_TIM4_Init+0xfc>)
 8001c72:	f003 fe89 	bl	8005988 <HAL_TIM_ConfigClockSource>
 8001c76:	4603      	mov	r3, r0
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d001      	beq.n	8001c80 <MX_TIM4_Init+0x84>
  {
    Error_Handler();
 8001c7c:	f000 f94e 	bl	8001f1c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001c80:	481d      	ldr	r0, [pc, #116]	@ (8001cf8 <MX_TIM4_Init+0xfc>)
 8001c82:	f003 fafd 	bl	8005280 <HAL_TIM_PWM_Init>
 8001c86:	4603      	mov	r3, r0
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d001      	beq.n	8001c90 <MX_TIM4_Init+0x94>
  {
    Error_Handler();
 8001c8c:	f000 f946 	bl	8001f1c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c90:	2300      	movs	r3, #0
 8001c92:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c94:	2300      	movs	r3, #0
 8001c96:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001c98:	f107 031c 	add.w	r3, r7, #28
 8001c9c:	4619      	mov	r1, r3
 8001c9e:	4816      	ldr	r0, [pc, #88]	@ (8001cf8 <MX_TIM4_Init+0xfc>)
 8001ca0:	f004 fba0 	bl	80063e4 <HAL_TIMEx_MasterConfigSynchronization>
 8001ca4:	4603      	mov	r3, r0
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d001      	beq.n	8001cae <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 8001caa:	f000 f937 	bl	8001f1c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001cae:	2360      	movs	r3, #96	@ 0x60
 8001cb0:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001cba:	2300      	movs	r3, #0
 8001cbc:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001cbe:	463b      	mov	r3, r7
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	4619      	mov	r1, r3
 8001cc4:	480c      	ldr	r0, [pc, #48]	@ (8001cf8 <MX_TIM4_Init+0xfc>)
 8001cc6:	f003 fd4b 	bl	8005760 <HAL_TIM_PWM_ConfigChannel>
 8001cca:	4603      	mov	r3, r0
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d001      	beq.n	8001cd4 <MX_TIM4_Init+0xd8>
  {
    Error_Handler();
 8001cd0:	f000 f924 	bl	8001f1c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001cd4:	463b      	mov	r3, r7
 8001cd6:	2204      	movs	r2, #4
 8001cd8:	4619      	mov	r1, r3
 8001cda:	4807      	ldr	r0, [pc, #28]	@ (8001cf8 <MX_TIM4_Init+0xfc>)
 8001cdc:	f003 fd40 	bl	8005760 <HAL_TIM_PWM_ConfigChannel>
 8001ce0:	4603      	mov	r3, r0
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d001      	beq.n	8001cea <MX_TIM4_Init+0xee>
  {
    Error_Handler();
 8001ce6:	f000 f919 	bl	8001f1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001cea:	4803      	ldr	r0, [pc, #12]	@ (8001cf8 <MX_TIM4_Init+0xfc>)
 8001cec:	f000 fb8e 	bl	800240c <HAL_TIM_MspPostInit>

}
 8001cf0:	bf00      	nop
 8001cf2:	3738      	adds	r7, #56	@ 0x38
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	bd80      	pop	{r7, pc}
 8001cf8:	200406cc 	.word	0x200406cc
 8001cfc:	40000800 	.word	0x40000800

08001d00 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b088      	sub	sp, #32
 8001d04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d06:	f107 0310 	add.w	r3, r7, #16
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	601a      	str	r2, [r3, #0]
 8001d0e:	605a      	str	r2, [r3, #4]
 8001d10:	609a      	str	r2, [r3, #8]
 8001d12:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d14:	1d3b      	adds	r3, r7, #4
 8001d16:	2200      	movs	r2, #0
 8001d18:	601a      	str	r2, [r3, #0]
 8001d1a:	605a      	str	r2, [r3, #4]
 8001d1c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001d1e:	4b1d      	ldr	r3, [pc, #116]	@ (8001d94 <MX_TIM5_Init+0x94>)
 8001d20:	4a1d      	ldr	r2, [pc, #116]	@ (8001d98 <MX_TIM5_Init+0x98>)
 8001d22:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 119;
 8001d24:	4b1b      	ldr	r3, [pc, #108]	@ (8001d94 <MX_TIM5_Init+0x94>)
 8001d26:	2277      	movs	r2, #119	@ 0x77
 8001d28:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d2a:	4b1a      	ldr	r3, [pc, #104]	@ (8001d94 <MX_TIM5_Init+0x94>)
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 9999;
 8001d30:	4b18      	ldr	r3, [pc, #96]	@ (8001d94 <MX_TIM5_Init+0x94>)
 8001d32:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001d36:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d38:	4b16      	ldr	r3, [pc, #88]	@ (8001d94 <MX_TIM5_Init+0x94>)
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d3e:	4b15      	ldr	r3, [pc, #84]	@ (8001d94 <MX_TIM5_Init+0x94>)
 8001d40:	2200      	movs	r2, #0
 8001d42:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001d44:	4813      	ldr	r0, [pc, #76]	@ (8001d94 <MX_TIM5_Init+0x94>)
 8001d46:	f003 f9d4 	bl	80050f2 <HAL_TIM_Base_Init>
 8001d4a:	4603      	mov	r3, r0
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d001      	beq.n	8001d54 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8001d50:	f000 f8e4 	bl	8001f1c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d54:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d58:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001d5a:	f107 0310 	add.w	r3, r7, #16
 8001d5e:	4619      	mov	r1, r3
 8001d60:	480c      	ldr	r0, [pc, #48]	@ (8001d94 <MX_TIM5_Init+0x94>)
 8001d62:	f003 fe11 	bl	8005988 <HAL_TIM_ConfigClockSource>
 8001d66:	4603      	mov	r3, r0
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d001      	beq.n	8001d70 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8001d6c:	f000 f8d6 	bl	8001f1c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d70:	2300      	movs	r3, #0
 8001d72:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d74:	2300      	movs	r3, #0
 8001d76:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001d78:	1d3b      	adds	r3, r7, #4
 8001d7a:	4619      	mov	r1, r3
 8001d7c:	4805      	ldr	r0, [pc, #20]	@ (8001d94 <MX_TIM5_Init+0x94>)
 8001d7e:	f004 fb31 	bl	80063e4 <HAL_TIMEx_MasterConfigSynchronization>
 8001d82:	4603      	mov	r3, r0
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d001      	beq.n	8001d8c <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8001d88:	f000 f8c8 	bl	8001f1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001d8c:	bf00      	nop
 8001d8e:	3720      	adds	r7, #32
 8001d90:	46bd      	mov	sp, r7
 8001d92:	bd80      	pop	{r7, pc}
 8001d94:	20040718 	.word	0x20040718
 8001d98:	40000c00 	.word	0x40000c00

08001d9c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b082      	sub	sp, #8
 8001da0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001da2:	4b22      	ldr	r3, [pc, #136]	@ (8001e2c <MX_DMA_Init+0x90>)
 8001da4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001da6:	4a21      	ldr	r2, [pc, #132]	@ (8001e2c <MX_DMA_Init+0x90>)
 8001da8:	f043 0304 	orr.w	r3, r3, #4
 8001dac:	6493      	str	r3, [r2, #72]	@ 0x48
 8001dae:	4b1f      	ldr	r3, [pc, #124]	@ (8001e2c <MX_DMA_Init+0x90>)
 8001db0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001db2:	f003 0304 	and.w	r3, r3, #4
 8001db6:	607b      	str	r3, [r7, #4]
 8001db8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001dba:	4b1c      	ldr	r3, [pc, #112]	@ (8001e2c <MX_DMA_Init+0x90>)
 8001dbc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001dbe:	4a1b      	ldr	r2, [pc, #108]	@ (8001e2c <MX_DMA_Init+0x90>)
 8001dc0:	f043 0301 	orr.w	r3, r3, #1
 8001dc4:	6493      	str	r3, [r2, #72]	@ 0x48
 8001dc6:	4b19      	ldr	r3, [pc, #100]	@ (8001e2c <MX_DMA_Init+0x90>)
 8001dc8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001dca:	f003 0301 	and.w	r3, r3, #1
 8001dce:	603b      	str	r3, [r7, #0]
 8001dd0:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	2100      	movs	r1, #0
 8001dd6:	200b      	movs	r0, #11
 8001dd8:	f000 fe85 	bl	8002ae6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001ddc:	200b      	movs	r0, #11
 8001dde:	f000 fe9e 	bl	8002b1e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8001de2:	2200      	movs	r2, #0
 8001de4:	2100      	movs	r1, #0
 8001de6:	200c      	movs	r0, #12
 8001de8:	f000 fe7d 	bl	8002ae6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001dec:	200c      	movs	r0, #12
 8001dee:	f000 fe96 	bl	8002b1e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8001df2:	2200      	movs	r2, #0
 8001df4:	2100      	movs	r1, #0
 8001df6:	200d      	movs	r0, #13
 8001df8:	f000 fe75 	bl	8002ae6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001dfc:	200d      	movs	r0, #13
 8001dfe:	f000 fe8e 	bl	8002b1e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8001e02:	2200      	movs	r2, #0
 8001e04:	2100      	movs	r1, #0
 8001e06:	200e      	movs	r0, #14
 8001e08:	f000 fe6d 	bl	8002ae6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8001e0c:	200e      	movs	r0, #14
 8001e0e:	f000 fe86 	bl	8002b1e <HAL_NVIC_EnableIRQ>
  /* DMAMUX1_OVR_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMAMUX1_OVR_IRQn, 0, 0);
 8001e12:	2200      	movs	r2, #0
 8001e14:	2100      	movs	r1, #0
 8001e16:	205e      	movs	r0, #94	@ 0x5e
 8001e18:	f000 fe65 	bl	8002ae6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMAMUX1_OVR_IRQn);
 8001e1c:	205e      	movs	r0, #94	@ 0x5e
 8001e1e:	f000 fe7e 	bl	8002b1e <HAL_NVIC_EnableIRQ>

}
 8001e22:	bf00      	nop
 8001e24:	3708      	adds	r7, #8
 8001e26:	46bd      	mov	sp, r7
 8001e28:	bd80      	pop	{r7, pc}
 8001e2a:	bf00      	nop
 8001e2c:	40021000 	.word	0x40021000

08001e30 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b08a      	sub	sp, #40	@ 0x28
 8001e34:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e36:	f107 0314 	add.w	r3, r7, #20
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	601a      	str	r2, [r3, #0]
 8001e3e:	605a      	str	r2, [r3, #4]
 8001e40:	609a      	str	r2, [r3, #8]
 8001e42:	60da      	str	r2, [r3, #12]
 8001e44:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001e46:	4b2a      	ldr	r3, [pc, #168]	@ (8001ef0 <MX_GPIO_Init+0xc0>)
 8001e48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e4a:	4a29      	ldr	r2, [pc, #164]	@ (8001ef0 <MX_GPIO_Init+0xc0>)
 8001e4c:	f043 0310 	orr.w	r3, r3, #16
 8001e50:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e52:	4b27      	ldr	r3, [pc, #156]	@ (8001ef0 <MX_GPIO_Init+0xc0>)
 8001e54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e56:	f003 0310 	and.w	r3, r3, #16
 8001e5a:	613b      	str	r3, [r7, #16]
 8001e5c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e5e:	4b24      	ldr	r3, [pc, #144]	@ (8001ef0 <MX_GPIO_Init+0xc0>)
 8001e60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e62:	4a23      	ldr	r2, [pc, #140]	@ (8001ef0 <MX_GPIO_Init+0xc0>)
 8001e64:	f043 0301 	orr.w	r3, r3, #1
 8001e68:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e6a:	4b21      	ldr	r3, [pc, #132]	@ (8001ef0 <MX_GPIO_Init+0xc0>)
 8001e6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e6e:	f003 0301 	and.w	r3, r3, #1
 8001e72:	60fb      	str	r3, [r7, #12]
 8001e74:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e76:	4b1e      	ldr	r3, [pc, #120]	@ (8001ef0 <MX_GPIO_Init+0xc0>)
 8001e78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e7a:	4a1d      	ldr	r2, [pc, #116]	@ (8001ef0 <MX_GPIO_Init+0xc0>)
 8001e7c:	f043 0304 	orr.w	r3, r3, #4
 8001e80:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e82:	4b1b      	ldr	r3, [pc, #108]	@ (8001ef0 <MX_GPIO_Init+0xc0>)
 8001e84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e86:	f003 0304 	and.w	r3, r3, #4
 8001e8a:	60bb      	str	r3, [r7, #8]
 8001e8c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001e8e:	4b18      	ldr	r3, [pc, #96]	@ (8001ef0 <MX_GPIO_Init+0xc0>)
 8001e90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e92:	4a17      	ldr	r2, [pc, #92]	@ (8001ef0 <MX_GPIO_Init+0xc0>)
 8001e94:	f043 0308 	orr.w	r3, r3, #8
 8001e98:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e9a:	4b15      	ldr	r3, [pc, #84]	@ (8001ef0 <MX_GPIO_Init+0xc0>)
 8001e9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e9e:	f003 0308 	and.w	r3, r3, #8
 8001ea2:	607b      	str	r3, [r7, #4]
 8001ea4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001ea6:	4b12      	ldr	r3, [pc, #72]	@ (8001ef0 <MX_GPIO_Init+0xc0>)
 8001ea8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001eaa:	4a11      	ldr	r2, [pc, #68]	@ (8001ef0 <MX_GPIO_Init+0xc0>)
 8001eac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001eb0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001eb2:	4b0f      	ldr	r3, [pc, #60]	@ (8001ef0 <MX_GPIO_Init+0xc0>)
 8001eb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001eb6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001eba:	603b      	str	r3, [r7, #0]
 8001ebc:	683b      	ldr	r3, [r7, #0]
  HAL_PWREx_EnableVddIO2();
 8001ebe:	f001 fc75 	bl	80037ac <HAL_PWREx_EnableVddIO2>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_SET);
 8001ec2:	2201      	movs	r2, #1
 8001ec4:	2120      	movs	r1, #32
 8001ec6:	480b      	ldr	r0, [pc, #44]	@ (8001ef4 <MX_GPIO_Init+0xc4>)
 8001ec8:	f001 fb94 	bl	80035f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : SPI_CS_Pin */
  GPIO_InitStruct.Pin = SPI_CS_Pin;
 8001ecc:	2320      	movs	r3, #32
 8001ece:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ed0:	2301      	movs	r3, #1
 8001ed2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001ed8:	2302      	movs	r3, #2
 8001eda:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI_CS_GPIO_Port, &GPIO_InitStruct);
 8001edc:	f107 0314 	add.w	r3, r7, #20
 8001ee0:	4619      	mov	r1, r3
 8001ee2:	4804      	ldr	r0, [pc, #16]	@ (8001ef4 <MX_GPIO_Init+0xc4>)
 8001ee4:	f001 f9f4 	bl	80032d0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001ee8:	bf00      	nop
 8001eea:	3728      	adds	r7, #40	@ 0x28
 8001eec:	46bd      	mov	sp, r7
 8001eee:	bd80      	pop	{r7, pc}
 8001ef0:	40021000 	.word	0x40021000
 8001ef4:	48000800 	.word	0x48000800

08001ef8 <__io_putchar>:
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
  #define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
PUTCHAR_PROTOTYPE
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b082      	sub	sp, #8
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&hlpuart1, (uint8_t *)&ch, 1, 0xFFFF);
 8001f00:	1d39      	adds	r1, r7, #4
 8001f02:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001f06:	2201      	movs	r2, #1
 8001f08:	4803      	ldr	r0, [pc, #12]	@ (8001f18 <__io_putchar+0x20>)
 8001f0a:	f004 fbdf 	bl	80066cc <HAL_UART_Transmit>
  return ch;
 8001f0e:	687b      	ldr	r3, [r7, #4]
}
 8001f10:	4618      	mov	r0, r3
 8001f12:	3708      	adds	r7, #8
 8001f14:	46bd      	mov	sp, r7
 8001f16:	bd80      	pop	{r7, pc}
 8001f18:	2004033c 	.word	0x2004033c

08001f1c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f20:	b672      	cpsid	i
}
 8001f22:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001f24:	bf00      	nop
 8001f26:	e7fd      	b.n	8001f24 <Error_Handler+0x8>

08001f28 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f28:	b480      	push	{r7}
 8001f2a:	b083      	sub	sp, #12
 8001f2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f2e:	4b0f      	ldr	r3, [pc, #60]	@ (8001f6c <HAL_MspInit+0x44>)
 8001f30:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f32:	4a0e      	ldr	r2, [pc, #56]	@ (8001f6c <HAL_MspInit+0x44>)
 8001f34:	f043 0301 	orr.w	r3, r3, #1
 8001f38:	6613      	str	r3, [r2, #96]	@ 0x60
 8001f3a:	4b0c      	ldr	r3, [pc, #48]	@ (8001f6c <HAL_MspInit+0x44>)
 8001f3c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f3e:	f003 0301 	and.w	r3, r3, #1
 8001f42:	607b      	str	r3, [r7, #4]
 8001f44:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f46:	4b09      	ldr	r3, [pc, #36]	@ (8001f6c <HAL_MspInit+0x44>)
 8001f48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f4a:	4a08      	ldr	r2, [pc, #32]	@ (8001f6c <HAL_MspInit+0x44>)
 8001f4c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f50:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f52:	4b06      	ldr	r3, [pc, #24]	@ (8001f6c <HAL_MspInit+0x44>)
 8001f54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f56:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f5a:	603b      	str	r3, [r7, #0]
 8001f5c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f5e:	bf00      	nop
 8001f60:	370c      	adds	r7, #12
 8001f62:	46bd      	mov	sp, r7
 8001f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f68:	4770      	bx	lr
 8001f6a:	bf00      	nop
 8001f6c:	40021000 	.word	0x40021000

08001f70 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b0b0      	sub	sp, #192	@ 0xc0
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f78:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	601a      	str	r2, [r3, #0]
 8001f80:	605a      	str	r2, [r3, #4]
 8001f82:	609a      	str	r2, [r3, #8]
 8001f84:	60da      	str	r2, [r3, #12]
 8001f86:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001f88:	f107 0318 	add.w	r3, r7, #24
 8001f8c:	2294      	movs	r2, #148	@ 0x94
 8001f8e:	2100      	movs	r1, #0
 8001f90:	4618      	mov	r0, r3
 8001f92:	f007 f977 	bl	8009284 <memset>
  if(huart->Instance==LPUART1)
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	4a69      	ldr	r2, [pc, #420]	@ (8002140 <HAL_UART_MspInit+0x1d0>)
 8001f9c:	4293      	cmp	r3, r2
 8001f9e:	d13e      	bne.n	800201e <HAL_UART_MspInit+0xae>

    /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8001fa0:	2320      	movs	r3, #32
 8001fa2:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8001fa4:	2300      	movs	r3, #0
 8001fa6:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001fa8:	f107 0318 	add.w	r3, r7, #24
 8001fac:	4618      	mov	r0, r3
 8001fae:	f002 fae5 	bl	800457c <HAL_RCCEx_PeriphCLKConfig>
 8001fb2:	4603      	mov	r3, r0
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d001      	beq.n	8001fbc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001fb8:	f7ff ffb0 	bl	8001f1c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8001fbc:	4b61      	ldr	r3, [pc, #388]	@ (8002144 <HAL_UART_MspInit+0x1d4>)
 8001fbe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001fc0:	4a60      	ldr	r2, [pc, #384]	@ (8002144 <HAL_UART_MspInit+0x1d4>)
 8001fc2:	f043 0301 	orr.w	r3, r3, #1
 8001fc6:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8001fc8:	4b5e      	ldr	r3, [pc, #376]	@ (8002144 <HAL_UART_MspInit+0x1d4>)
 8001fca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001fcc:	f003 0301 	and.w	r3, r3, #1
 8001fd0:	617b      	str	r3, [r7, #20]
 8001fd2:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001fd4:	4b5b      	ldr	r3, [pc, #364]	@ (8002144 <HAL_UART_MspInit+0x1d4>)
 8001fd6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fd8:	4a5a      	ldr	r2, [pc, #360]	@ (8002144 <HAL_UART_MspInit+0x1d4>)
 8001fda:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001fde:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001fe0:	4b58      	ldr	r3, [pc, #352]	@ (8002144 <HAL_UART_MspInit+0x1d4>)
 8001fe2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fe4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001fe8:	613b      	str	r3, [r7, #16]
 8001fea:	693b      	ldr	r3, [r7, #16]
    HAL_PWREx_EnableVddIO2();
 8001fec:	f001 fbde 	bl	80037ac <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8001ff0:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8001ff4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ff8:	2302      	movs	r3, #2
 8001ffa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ffe:	2300      	movs	r3, #0
 8002000:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002004:	2303      	movs	r3, #3
 8002006:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 800200a:	2308      	movs	r3, #8
 800200c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002010:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8002014:	4619      	mov	r1, r3
 8002016:	484c      	ldr	r0, [pc, #304]	@ (8002148 <HAL_UART_MspInit+0x1d8>)
 8002018:	f001 f95a 	bl	80032d0 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 800201c:	e08b      	b.n	8002136 <HAL_UART_MspInit+0x1c6>
  else if(huart->Instance==USART2)
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	4a4a      	ldr	r2, [pc, #296]	@ (800214c <HAL_UART_MspInit+0x1dc>)
 8002024:	4293      	cmp	r3, r2
 8002026:	f040 8086 	bne.w	8002136 <HAL_UART_MspInit+0x1c6>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800202a:	2302      	movs	r3, #2
 800202c:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800202e:	2300      	movs	r3, #0
 8002030:	65bb      	str	r3, [r7, #88]	@ 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002032:	f107 0318 	add.w	r3, r7, #24
 8002036:	4618      	mov	r0, r3
 8002038:	f002 faa0 	bl	800457c <HAL_RCCEx_PeriphCLKConfig>
 800203c:	4603      	mov	r3, r0
 800203e:	2b00      	cmp	r3, #0
 8002040:	d001      	beq.n	8002046 <HAL_UART_MspInit+0xd6>
      Error_Handler();
 8002042:	f7ff ff6b 	bl	8001f1c <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002046:	4b3f      	ldr	r3, [pc, #252]	@ (8002144 <HAL_UART_MspInit+0x1d4>)
 8002048:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800204a:	4a3e      	ldr	r2, [pc, #248]	@ (8002144 <HAL_UART_MspInit+0x1d4>)
 800204c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002050:	6593      	str	r3, [r2, #88]	@ 0x58
 8002052:	4b3c      	ldr	r3, [pc, #240]	@ (8002144 <HAL_UART_MspInit+0x1d4>)
 8002054:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002056:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800205a:	60fb      	str	r3, [r7, #12]
 800205c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800205e:	4b39      	ldr	r3, [pc, #228]	@ (8002144 <HAL_UART_MspInit+0x1d4>)
 8002060:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002062:	4a38      	ldr	r2, [pc, #224]	@ (8002144 <HAL_UART_MspInit+0x1d4>)
 8002064:	f043 0301 	orr.w	r3, r3, #1
 8002068:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800206a:	4b36      	ldr	r3, [pc, #216]	@ (8002144 <HAL_UART_MspInit+0x1d4>)
 800206c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800206e:	f003 0301 	and.w	r3, r3, #1
 8002072:	60bb      	str	r3, [r7, #8]
 8002074:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002076:	2304      	movs	r3, #4
 8002078:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800207c:	2302      	movs	r3, #2
 800207e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002082:	2300      	movs	r3, #0
 8002084:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002088:	2303      	movs	r3, #3
 800208a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800208e:	2307      	movs	r3, #7
 8002090:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002094:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8002098:	4619      	mov	r1, r3
 800209a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800209e:	f001 f917 	bl	80032d0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80020a2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80020a6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020aa:	2302      	movs	r3, #2
 80020ac:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020b0:	2300      	movs	r3, #0
 80020b2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020b6:	2303      	movs	r3, #3
 80020b8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 80020bc:	2303      	movs	r3, #3
 80020be:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020c2:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80020c6:	4619      	mov	r1, r3
 80020c8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80020cc:	f001 f900 	bl	80032d0 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel4;
 80020d0:	4b1f      	ldr	r3, [pc, #124]	@ (8002150 <HAL_UART_MspInit+0x1e0>)
 80020d2:	4a20      	ldr	r2, [pc, #128]	@ (8002154 <HAL_UART_MspInit+0x1e4>)
 80020d4:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 80020d6:	4b1e      	ldr	r3, [pc, #120]	@ (8002150 <HAL_UART_MspInit+0x1e0>)
 80020d8:	221a      	movs	r2, #26
 80020da:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80020dc:	4b1c      	ldr	r3, [pc, #112]	@ (8002150 <HAL_UART_MspInit+0x1e0>)
 80020de:	2200      	movs	r2, #0
 80020e0:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80020e2:	4b1b      	ldr	r3, [pc, #108]	@ (8002150 <HAL_UART_MspInit+0x1e0>)
 80020e4:	2200      	movs	r2, #0
 80020e6:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80020e8:	4b19      	ldr	r3, [pc, #100]	@ (8002150 <HAL_UART_MspInit+0x1e0>)
 80020ea:	2280      	movs	r2, #128	@ 0x80
 80020ec:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80020ee:	4b18      	ldr	r3, [pc, #96]	@ (8002150 <HAL_UART_MspInit+0x1e0>)
 80020f0:	2200      	movs	r2, #0
 80020f2:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80020f4:	4b16      	ldr	r3, [pc, #88]	@ (8002150 <HAL_UART_MspInit+0x1e0>)
 80020f6:	2200      	movs	r2, #0
 80020f8:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 80020fa:	4b15      	ldr	r3, [pc, #84]	@ (8002150 <HAL_UART_MspInit+0x1e0>)
 80020fc:	2220      	movs	r2, #32
 80020fe:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8002100:	4b13      	ldr	r3, [pc, #76]	@ (8002150 <HAL_UART_MspInit+0x1e0>)
 8002102:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002106:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8002108:	4811      	ldr	r0, [pc, #68]	@ (8002150 <HAL_UART_MspInit+0x1e0>)
 800210a:	f000 fd23 	bl	8002b54 <HAL_DMA_Init>
 800210e:	4603      	mov	r3, r0
 8002110:	2b00      	cmp	r3, #0
 8002112:	d001      	beq.n	8002118 <HAL_UART_MspInit+0x1a8>
      Error_Handler();
 8002114:	f7ff ff02 	bl	8001f1c <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	4a0d      	ldr	r2, [pc, #52]	@ (8002150 <HAL_UART_MspInit+0x1e0>)
 800211c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8002120:	4a0b      	ldr	r2, [pc, #44]	@ (8002150 <HAL_UART_MspInit+0x1e0>)
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	6293      	str	r3, [r2, #40]	@ 0x28
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002126:	2200      	movs	r2, #0
 8002128:	2100      	movs	r1, #0
 800212a:	2026      	movs	r0, #38	@ 0x26
 800212c:	f000 fcdb 	bl	8002ae6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002130:	2026      	movs	r0, #38	@ 0x26
 8002132:	f000 fcf4 	bl	8002b1e <HAL_NVIC_EnableIRQ>
}
 8002136:	bf00      	nop
 8002138:	37c0      	adds	r7, #192	@ 0xc0
 800213a:	46bd      	mov	sp, r7
 800213c:	bd80      	pop	{r7, pc}
 800213e:	bf00      	nop
 8002140:	40008000 	.word	0x40008000
 8002144:	40021000 	.word	0x40021000
 8002148:	48001800 	.word	0x48001800
 800214c:	40004400 	.word	0x40004400
 8002150:	20040464 	.word	0x20040464
 8002154:	40020044 	.word	0x40020044

08002158 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002158:	b580      	push	{r7, lr}
 800215a:	b08a      	sub	sp, #40	@ 0x28
 800215c:	af00      	add	r7, sp, #0
 800215e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002160:	f107 0314 	add.w	r3, r7, #20
 8002164:	2200      	movs	r2, #0
 8002166:	601a      	str	r2, [r3, #0]
 8002168:	605a      	str	r2, [r3, #4]
 800216a:	609a      	str	r2, [r3, #8]
 800216c:	60da      	str	r2, [r3, #12]
 800216e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	4a42      	ldr	r2, [pc, #264]	@ (8002280 <HAL_SPI_MspInit+0x128>)
 8002176:	4293      	cmp	r3, r2
 8002178:	d17e      	bne.n	8002278 <HAL_SPI_MspInit+0x120>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800217a:	4b42      	ldr	r3, [pc, #264]	@ (8002284 <HAL_SPI_MspInit+0x12c>)
 800217c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800217e:	4a41      	ldr	r2, [pc, #260]	@ (8002284 <HAL_SPI_MspInit+0x12c>)
 8002180:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002184:	6613      	str	r3, [r2, #96]	@ 0x60
 8002186:	4b3f      	ldr	r3, [pc, #252]	@ (8002284 <HAL_SPI_MspInit+0x12c>)
 8002188:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800218a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800218e:	613b      	str	r3, [r7, #16]
 8002190:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002192:	4b3c      	ldr	r3, [pc, #240]	@ (8002284 <HAL_SPI_MspInit+0x12c>)
 8002194:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002196:	4a3b      	ldr	r2, [pc, #236]	@ (8002284 <HAL_SPI_MspInit+0x12c>)
 8002198:	f043 0301 	orr.w	r3, r3, #1
 800219c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800219e:	4b39      	ldr	r3, [pc, #228]	@ (8002284 <HAL_SPI_MspInit+0x12c>)
 80021a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021a2:	f003 0301 	and.w	r3, r3, #1
 80021a6:	60fb      	str	r3, [r7, #12]
 80021a8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80021aa:	23e0      	movs	r3, #224	@ 0xe0
 80021ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021ae:	2302      	movs	r3, #2
 80021b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021b2:	2300      	movs	r3, #0
 80021b4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021b6:	2303      	movs	r3, #3
 80021b8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80021ba:	2305      	movs	r3, #5
 80021bc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021be:	f107 0314 	add.w	r3, r7, #20
 80021c2:	4619      	mov	r1, r3
 80021c4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80021c8:	f001 f882 	bl	80032d0 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel2;
 80021cc:	4b2e      	ldr	r3, [pc, #184]	@ (8002288 <HAL_SPI_MspInit+0x130>)
 80021ce:	4a2f      	ldr	r2, [pc, #188]	@ (800228c <HAL_SPI_MspInit+0x134>)
 80021d0:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_SPI1_RX;
 80021d2:	4b2d      	ldr	r3, [pc, #180]	@ (8002288 <HAL_SPI_MspInit+0x130>)
 80021d4:	220a      	movs	r2, #10
 80021d6:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80021d8:	4b2b      	ldr	r3, [pc, #172]	@ (8002288 <HAL_SPI_MspInit+0x130>)
 80021da:	2200      	movs	r2, #0
 80021dc:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80021de:	4b2a      	ldr	r3, [pc, #168]	@ (8002288 <HAL_SPI_MspInit+0x130>)
 80021e0:	2200      	movs	r2, #0
 80021e2:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80021e4:	4b28      	ldr	r3, [pc, #160]	@ (8002288 <HAL_SPI_MspInit+0x130>)
 80021e6:	2280      	movs	r2, #128	@ 0x80
 80021e8:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80021ea:	4b27      	ldr	r3, [pc, #156]	@ (8002288 <HAL_SPI_MspInit+0x130>)
 80021ec:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80021f0:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80021f2:	4b25      	ldr	r3, [pc, #148]	@ (8002288 <HAL_SPI_MspInit+0x130>)
 80021f4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80021f8:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 80021fa:	4b23      	ldr	r3, [pc, #140]	@ (8002288 <HAL_SPI_MspInit+0x130>)
 80021fc:	2200      	movs	r2, #0
 80021fe:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002200:	4b21      	ldr	r3, [pc, #132]	@ (8002288 <HAL_SPI_MspInit+0x130>)
 8002202:	2200      	movs	r2, #0
 8002204:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8002206:	4820      	ldr	r0, [pc, #128]	@ (8002288 <HAL_SPI_MspInit+0x130>)
 8002208:	f000 fca4 	bl	8002b54 <HAL_DMA_Init>
 800220c:	4603      	mov	r3, r0
 800220e:	2b00      	cmp	r3, #0
 8002210:	d001      	beq.n	8002216 <HAL_SPI_MspInit+0xbe>
    {
      Error_Handler();
 8002212:	f7ff fe83 	bl	8001f1c <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	4a1b      	ldr	r2, [pc, #108]	@ (8002288 <HAL_SPI_MspInit+0x130>)
 800221a:	659a      	str	r2, [r3, #88]	@ 0x58
 800221c:	4a1a      	ldr	r2, [pc, #104]	@ (8002288 <HAL_SPI_MspInit+0x130>)
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 8002222:	4b1b      	ldr	r3, [pc, #108]	@ (8002290 <HAL_SPI_MspInit+0x138>)
 8002224:	4a1b      	ldr	r2, [pc, #108]	@ (8002294 <HAL_SPI_MspInit+0x13c>)
 8002226:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 8002228:	4b19      	ldr	r3, [pc, #100]	@ (8002290 <HAL_SPI_MspInit+0x138>)
 800222a:	220b      	movs	r2, #11
 800222c:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800222e:	4b18      	ldr	r3, [pc, #96]	@ (8002290 <HAL_SPI_MspInit+0x138>)
 8002230:	2210      	movs	r2, #16
 8002232:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002234:	4b16      	ldr	r3, [pc, #88]	@ (8002290 <HAL_SPI_MspInit+0x138>)
 8002236:	2200      	movs	r2, #0
 8002238:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800223a:	4b15      	ldr	r3, [pc, #84]	@ (8002290 <HAL_SPI_MspInit+0x138>)
 800223c:	2280      	movs	r2, #128	@ 0x80
 800223e:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002240:	4b13      	ldr	r3, [pc, #76]	@ (8002290 <HAL_SPI_MspInit+0x138>)
 8002242:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002246:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002248:	4b11      	ldr	r3, [pc, #68]	@ (8002290 <HAL_SPI_MspInit+0x138>)
 800224a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800224e:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8002250:	4b0f      	ldr	r3, [pc, #60]	@ (8002290 <HAL_SPI_MspInit+0x138>)
 8002252:	2200      	movs	r2, #0
 8002254:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002256:	4b0e      	ldr	r3, [pc, #56]	@ (8002290 <HAL_SPI_MspInit+0x138>)
 8002258:	2200      	movs	r2, #0
 800225a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 800225c:	480c      	ldr	r0, [pc, #48]	@ (8002290 <HAL_SPI_MspInit+0x138>)
 800225e:	f000 fc79 	bl	8002b54 <HAL_DMA_Init>
 8002262:	4603      	mov	r3, r0
 8002264:	2b00      	cmp	r3, #0
 8002266:	d001      	beq.n	800226c <HAL_SPI_MspInit+0x114>
    {
      Error_Handler();
 8002268:	f7ff fe58 	bl	8001f1c <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	4a08      	ldr	r2, [pc, #32]	@ (8002290 <HAL_SPI_MspInit+0x138>)
 8002270:	655a      	str	r2, [r3, #84]	@ 0x54
 8002272:	4a07      	ldr	r2, [pc, #28]	@ (8002290 <HAL_SPI_MspInit+0x138>)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8002278:	bf00      	nop
 800227a:	3728      	adds	r7, #40	@ 0x28
 800227c:	46bd      	mov	sp, r7
 800227e:	bd80      	pop	{r7, pc}
 8002280:	40013000 	.word	0x40013000
 8002284:	40021000 	.word	0x40021000
 8002288:	20040528 	.word	0x20040528
 800228c:	4002001c 	.word	0x4002001c
 8002290:	20040588 	.word	0x20040588
 8002294:	40020030 	.word	0x40020030

08002298 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	b08c      	sub	sp, #48	@ 0x30
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
  HAL_DMA_MuxSyncConfigTypeDef pSyncConfig;
  if(htim_base->Instance==TIM1)
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	4a52      	ldr	r2, [pc, #328]	@ (80023f0 <HAL_TIM_Base_MspInit+0x158>)
 80022a6:	4293      	cmp	r3, r2
 80022a8:	d14f      	bne.n	800234a <HAL_TIM_Base_MspInit+0xb2>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80022aa:	4b52      	ldr	r3, [pc, #328]	@ (80023f4 <HAL_TIM_Base_MspInit+0x15c>)
 80022ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80022ae:	4a51      	ldr	r2, [pc, #324]	@ (80023f4 <HAL_TIM_Base_MspInit+0x15c>)
 80022b0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80022b4:	6613      	str	r3, [r2, #96]	@ 0x60
 80022b6:	4b4f      	ldr	r3, [pc, #316]	@ (80023f4 <HAL_TIM_Base_MspInit+0x15c>)
 80022b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80022ba:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80022be:	61fb      	str	r3, [r7, #28]
 80022c0:	69fb      	ldr	r3, [r7, #28]

    /* TIM1 DMA Init */
    /* TIM1_UP Init */
    hdma_tim1_up.Instance = DMA1_Channel1;
 80022c2:	4b4d      	ldr	r3, [pc, #308]	@ (80023f8 <HAL_TIM_Base_MspInit+0x160>)
 80022c4:	4a4d      	ldr	r2, [pc, #308]	@ (80023fc <HAL_TIM_Base_MspInit+0x164>)
 80022c6:	601a      	str	r2, [r3, #0]
    hdma_tim1_up.Init.Request = DMA_REQUEST_TIM1_UP;
 80022c8:	4b4b      	ldr	r3, [pc, #300]	@ (80023f8 <HAL_TIM_Base_MspInit+0x160>)
 80022ca:	222e      	movs	r2, #46	@ 0x2e
 80022cc:	605a      	str	r2, [r3, #4]
    hdma_tim1_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80022ce:	4b4a      	ldr	r3, [pc, #296]	@ (80023f8 <HAL_TIM_Base_MspInit+0x160>)
 80022d0:	2210      	movs	r2, #16
 80022d2:	609a      	str	r2, [r3, #8]
    hdma_tim1_up.Init.PeriphInc = DMA_PINC_DISABLE;
 80022d4:	4b48      	ldr	r3, [pc, #288]	@ (80023f8 <HAL_TIM_Base_MspInit+0x160>)
 80022d6:	2200      	movs	r2, #0
 80022d8:	60da      	str	r2, [r3, #12]
    hdma_tim1_up.Init.MemInc = DMA_MINC_ENABLE;
 80022da:	4b47      	ldr	r3, [pc, #284]	@ (80023f8 <HAL_TIM_Base_MspInit+0x160>)
 80022dc:	2280      	movs	r2, #128	@ 0x80
 80022de:	611a      	str	r2, [r3, #16]
    hdma_tim1_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80022e0:	4b45      	ldr	r3, [pc, #276]	@ (80023f8 <HAL_TIM_Base_MspInit+0x160>)
 80022e2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80022e6:	615a      	str	r2, [r3, #20]
    hdma_tim1_up.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80022e8:	4b43      	ldr	r3, [pc, #268]	@ (80023f8 <HAL_TIM_Base_MspInit+0x160>)
 80022ea:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80022ee:	619a      	str	r2, [r3, #24]
    hdma_tim1_up.Init.Mode = DMA_NORMAL;
 80022f0:	4b41      	ldr	r3, [pc, #260]	@ (80023f8 <HAL_TIM_Base_MspInit+0x160>)
 80022f2:	2200      	movs	r2, #0
 80022f4:	61da      	str	r2, [r3, #28]
    hdma_tim1_up.Init.Priority = DMA_PRIORITY_MEDIUM;
 80022f6:	4b40      	ldr	r3, [pc, #256]	@ (80023f8 <HAL_TIM_Base_MspInit+0x160>)
 80022f8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80022fc:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim1_up) != HAL_OK)
 80022fe:	483e      	ldr	r0, [pc, #248]	@ (80023f8 <HAL_TIM_Base_MspInit+0x160>)
 8002300:	f000 fc28 	bl	8002b54 <HAL_DMA_Init>
 8002304:	4603      	mov	r3, r0
 8002306:	2b00      	cmp	r3, #0
 8002308:	d001      	beq.n	800230e <HAL_TIM_Base_MspInit+0x76>
    {
      Error_Handler();
 800230a:	f7ff fe07 	bl	8001f1c <Error_Handler>
    }

    pSyncConfig.SyncSignalID = HAL_DMAMUX1_SYNC_EXTI0;
 800230e:	2300      	movs	r3, #0
 8002310:	623b      	str	r3, [r7, #32]
    pSyncConfig.SyncPolarity = HAL_DMAMUX_SYNC_NO_EVENT;
 8002312:	2300      	movs	r3, #0
 8002314:	627b      	str	r3, [r7, #36]	@ 0x24
    pSyncConfig.SyncEnable = DISABLE;
 8002316:	2300      	movs	r3, #0
 8002318:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    pSyncConfig.EventEnable = ENABLE;
 800231c:	2301      	movs	r3, #1
 800231e:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
    pSyncConfig.RequestNumber = 1;
 8002322:	2301      	movs	r3, #1
 8002324:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_DMAEx_ConfigMuxSync(&hdma_tim1_up, &pSyncConfig) != HAL_OK)
 8002326:	f107 0320 	add.w	r3, r7, #32
 800232a:	4619      	mov	r1, r3
 800232c:	4832      	ldr	r0, [pc, #200]	@ (80023f8 <HAL_TIM_Base_MspInit+0x160>)
 800232e:	f000 ff3f 	bl	80031b0 <HAL_DMAEx_ConfigMuxSync>
 8002332:	4603      	mov	r3, r0
 8002334:	2b00      	cmp	r3, #0
 8002336:	d001      	beq.n	800233c <HAL_TIM_Base_MspInit+0xa4>
    {
      Error_Handler();
 8002338:	f7ff fdf0 	bl	8001f1c <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim1_up);
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	4a2e      	ldr	r2, [pc, #184]	@ (80023f8 <HAL_TIM_Base_MspInit+0x160>)
 8002340:	621a      	str	r2, [r3, #32]
 8002342:	4a2d      	ldr	r2, [pc, #180]	@ (80023f8 <HAL_TIM_Base_MspInit+0x160>)
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	6293      	str	r3, [r2, #40]	@ 0x28
    /* USER CODE BEGIN TIM5_MspInit 1 */

    /* USER CODE END TIM5_MspInit 1 */
  }

}
 8002348:	e04e      	b.n	80023e8 <HAL_TIM_Base_MspInit+0x150>
  else if(htim_base->Instance==TIM2)
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002352:	d10c      	bne.n	800236e <HAL_TIM_Base_MspInit+0xd6>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002354:	4b27      	ldr	r3, [pc, #156]	@ (80023f4 <HAL_TIM_Base_MspInit+0x15c>)
 8002356:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002358:	4a26      	ldr	r2, [pc, #152]	@ (80023f4 <HAL_TIM_Base_MspInit+0x15c>)
 800235a:	f043 0301 	orr.w	r3, r3, #1
 800235e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002360:	4b24      	ldr	r3, [pc, #144]	@ (80023f4 <HAL_TIM_Base_MspInit+0x15c>)
 8002362:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002364:	f003 0301 	and.w	r3, r3, #1
 8002368:	61bb      	str	r3, [r7, #24]
 800236a:	69bb      	ldr	r3, [r7, #24]
}
 800236c:	e03c      	b.n	80023e8 <HAL_TIM_Base_MspInit+0x150>
  else if(htim_base->Instance==TIM3)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	4a23      	ldr	r2, [pc, #140]	@ (8002400 <HAL_TIM_Base_MspInit+0x168>)
 8002374:	4293      	cmp	r3, r2
 8002376:	d10c      	bne.n	8002392 <HAL_TIM_Base_MspInit+0xfa>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002378:	4b1e      	ldr	r3, [pc, #120]	@ (80023f4 <HAL_TIM_Base_MspInit+0x15c>)
 800237a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800237c:	4a1d      	ldr	r2, [pc, #116]	@ (80023f4 <HAL_TIM_Base_MspInit+0x15c>)
 800237e:	f043 0302 	orr.w	r3, r3, #2
 8002382:	6593      	str	r3, [r2, #88]	@ 0x58
 8002384:	4b1b      	ldr	r3, [pc, #108]	@ (80023f4 <HAL_TIM_Base_MspInit+0x15c>)
 8002386:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002388:	f003 0302 	and.w	r3, r3, #2
 800238c:	617b      	str	r3, [r7, #20]
 800238e:	697b      	ldr	r3, [r7, #20]
}
 8002390:	e02a      	b.n	80023e8 <HAL_TIM_Base_MspInit+0x150>
  else if(htim_base->Instance==TIM4)
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	4a1b      	ldr	r2, [pc, #108]	@ (8002404 <HAL_TIM_Base_MspInit+0x16c>)
 8002398:	4293      	cmp	r3, r2
 800239a:	d10c      	bne.n	80023b6 <HAL_TIM_Base_MspInit+0x11e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800239c:	4b15      	ldr	r3, [pc, #84]	@ (80023f4 <HAL_TIM_Base_MspInit+0x15c>)
 800239e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023a0:	4a14      	ldr	r2, [pc, #80]	@ (80023f4 <HAL_TIM_Base_MspInit+0x15c>)
 80023a2:	f043 0304 	orr.w	r3, r3, #4
 80023a6:	6593      	str	r3, [r2, #88]	@ 0x58
 80023a8:	4b12      	ldr	r3, [pc, #72]	@ (80023f4 <HAL_TIM_Base_MspInit+0x15c>)
 80023aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023ac:	f003 0304 	and.w	r3, r3, #4
 80023b0:	613b      	str	r3, [r7, #16]
 80023b2:	693b      	ldr	r3, [r7, #16]
}
 80023b4:	e018      	b.n	80023e8 <HAL_TIM_Base_MspInit+0x150>
  else if(htim_base->Instance==TIM5)
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	4a13      	ldr	r2, [pc, #76]	@ (8002408 <HAL_TIM_Base_MspInit+0x170>)
 80023bc:	4293      	cmp	r3, r2
 80023be:	d113      	bne.n	80023e8 <HAL_TIM_Base_MspInit+0x150>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80023c0:	4b0c      	ldr	r3, [pc, #48]	@ (80023f4 <HAL_TIM_Base_MspInit+0x15c>)
 80023c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023c4:	4a0b      	ldr	r2, [pc, #44]	@ (80023f4 <HAL_TIM_Base_MspInit+0x15c>)
 80023c6:	f043 0308 	orr.w	r3, r3, #8
 80023ca:	6593      	str	r3, [r2, #88]	@ 0x58
 80023cc:	4b09      	ldr	r3, [pc, #36]	@ (80023f4 <HAL_TIM_Base_MspInit+0x15c>)
 80023ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023d0:	f003 0308 	and.w	r3, r3, #8
 80023d4:	60fb      	str	r3, [r7, #12]
 80023d6:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 80023d8:	2200      	movs	r2, #0
 80023da:	2100      	movs	r1, #0
 80023dc:	2032      	movs	r0, #50	@ 0x32
 80023de:	f000 fb82 	bl	8002ae6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 80023e2:	2032      	movs	r0, #50	@ 0x32
 80023e4:	f000 fb9b 	bl	8002b1e <HAL_NVIC_EnableIRQ>
}
 80023e8:	bf00      	nop
 80023ea:	3730      	adds	r7, #48	@ 0x30
 80023ec:	46bd      	mov	sp, r7
 80023ee:	bd80      	pop	{r7, pc}
 80023f0:	40012c00 	.word	0x40012c00
 80023f4:	40021000 	.word	0x40021000
 80023f8:	20040764 	.word	0x20040764
 80023fc:	40020008 	.word	0x40020008
 8002400:	40000400 	.word	0x40000400
 8002404:	40000800 	.word	0x40000800
 8002408:	40000c00 	.word	0x40000c00

0800240c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	b08c      	sub	sp, #48	@ 0x30
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002414:	f107 031c 	add.w	r3, r7, #28
 8002418:	2200      	movs	r2, #0
 800241a:	601a      	str	r2, [r3, #0]
 800241c:	605a      	str	r2, [r3, #4]
 800241e:	609a      	str	r2, [r3, #8]
 8002420:	60da      	str	r2, [r3, #12]
 8002422:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	4a45      	ldr	r2, [pc, #276]	@ (8002540 <HAL_TIM_MspPostInit+0x134>)
 800242a:	4293      	cmp	r3, r2
 800242c:	d11d      	bne.n	800246a <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800242e:	4b45      	ldr	r3, [pc, #276]	@ (8002544 <HAL_TIM_MspPostInit+0x138>)
 8002430:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002432:	4a44      	ldr	r2, [pc, #272]	@ (8002544 <HAL_TIM_MspPostInit+0x138>)
 8002434:	f043 0310 	orr.w	r3, r3, #16
 8002438:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800243a:	4b42      	ldr	r3, [pc, #264]	@ (8002544 <HAL_TIM_MspPostInit+0x138>)
 800243c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800243e:	f003 0310 	and.w	r3, r3, #16
 8002442:	61bb      	str	r3, [r7, #24]
 8002444:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration
    PE8     ------> TIM1_CH1N
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002446:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800244a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800244c:	2302      	movs	r3, #2
 800244e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002450:	2300      	movs	r3, #0
 8002452:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002454:	2300      	movs	r3, #0
 8002456:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002458:	2301      	movs	r3, #1
 800245a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800245c:	f107 031c 	add.w	r3, r7, #28
 8002460:	4619      	mov	r1, r3
 8002462:	4839      	ldr	r0, [pc, #228]	@ (8002548 <HAL_TIM_MspPostInit+0x13c>)
 8002464:	f000 ff34 	bl	80032d0 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM4_MspPostInit 1 */

    /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8002468:	e066      	b.n	8002538 <HAL_TIM_MspPostInit+0x12c>
  else if(htim->Instance==TIM2)
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002472:	d11d      	bne.n	80024b0 <HAL_TIM_MspPostInit+0xa4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002474:	4b33      	ldr	r3, [pc, #204]	@ (8002544 <HAL_TIM_MspPostInit+0x138>)
 8002476:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002478:	4a32      	ldr	r2, [pc, #200]	@ (8002544 <HAL_TIM_MspPostInit+0x138>)
 800247a:	f043 0301 	orr.w	r3, r3, #1
 800247e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002480:	4b30      	ldr	r3, [pc, #192]	@ (8002544 <HAL_TIM_MspPostInit+0x138>)
 8002482:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002484:	f003 0301 	and.w	r3, r3, #1
 8002488:	617b      	str	r3, [r7, #20]
 800248a:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800248c:	2303      	movs	r3, #3
 800248e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002490:	2302      	movs	r3, #2
 8002492:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002494:	2300      	movs	r3, #0
 8002496:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002498:	2300      	movs	r3, #0
 800249a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800249c:	2301      	movs	r3, #1
 800249e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024a0:	f107 031c 	add.w	r3, r7, #28
 80024a4:	4619      	mov	r1, r3
 80024a6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80024aa:	f000 ff11 	bl	80032d0 <HAL_GPIO_Init>
}
 80024ae:	e043      	b.n	8002538 <HAL_TIM_MspPostInit+0x12c>
  else if(htim->Instance==TIM3)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	4a25      	ldr	r2, [pc, #148]	@ (800254c <HAL_TIM_MspPostInit+0x140>)
 80024b6:	4293      	cmp	r3, r2
 80024b8:	d11c      	bne.n	80024f4 <HAL_TIM_MspPostInit+0xe8>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80024ba:	4b22      	ldr	r3, [pc, #136]	@ (8002544 <HAL_TIM_MspPostInit+0x138>)
 80024bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024be:	4a21      	ldr	r2, [pc, #132]	@ (8002544 <HAL_TIM_MspPostInit+0x138>)
 80024c0:	f043 0310 	orr.w	r3, r3, #16
 80024c4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80024c6:	4b1f      	ldr	r3, [pc, #124]	@ (8002544 <HAL_TIM_MspPostInit+0x138>)
 80024c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024ca:	f003 0310 	and.w	r3, r3, #16
 80024ce:	613b      	str	r3, [r7, #16]
 80024d0:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 80024d2:	2318      	movs	r3, #24
 80024d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024d6:	2302      	movs	r3, #2
 80024d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024da:	2300      	movs	r3, #0
 80024dc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024de:	2300      	movs	r3, #0
 80024e0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80024e2:	2302      	movs	r3, #2
 80024e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80024e6:	f107 031c 	add.w	r3, r7, #28
 80024ea:	4619      	mov	r1, r3
 80024ec:	4816      	ldr	r0, [pc, #88]	@ (8002548 <HAL_TIM_MspPostInit+0x13c>)
 80024ee:	f000 feef 	bl	80032d0 <HAL_GPIO_Init>
}
 80024f2:	e021      	b.n	8002538 <HAL_TIM_MspPostInit+0x12c>
  else if(htim->Instance==TIM4)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	4a15      	ldr	r2, [pc, #84]	@ (8002550 <HAL_TIM_MspPostInit+0x144>)
 80024fa:	4293      	cmp	r3, r2
 80024fc:	d11c      	bne.n	8002538 <HAL_TIM_MspPostInit+0x12c>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80024fe:	4b11      	ldr	r3, [pc, #68]	@ (8002544 <HAL_TIM_MspPostInit+0x138>)
 8002500:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002502:	4a10      	ldr	r2, [pc, #64]	@ (8002544 <HAL_TIM_MspPostInit+0x138>)
 8002504:	f043 0308 	orr.w	r3, r3, #8
 8002508:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800250a:	4b0e      	ldr	r3, [pc, #56]	@ (8002544 <HAL_TIM_MspPostInit+0x138>)
 800250c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800250e:	f003 0308 	and.w	r3, r3, #8
 8002512:	60fb      	str	r3, [r7, #12]
 8002514:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8002516:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 800251a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800251c:	2302      	movs	r3, #2
 800251e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002520:	2300      	movs	r3, #0
 8002522:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002524:	2300      	movs	r3, #0
 8002526:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002528:	2302      	movs	r3, #2
 800252a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800252c:	f107 031c 	add.w	r3, r7, #28
 8002530:	4619      	mov	r1, r3
 8002532:	4808      	ldr	r0, [pc, #32]	@ (8002554 <HAL_TIM_MspPostInit+0x148>)
 8002534:	f000 fecc 	bl	80032d0 <HAL_GPIO_Init>
}
 8002538:	bf00      	nop
 800253a:	3730      	adds	r7, #48	@ 0x30
 800253c:	46bd      	mov	sp, r7
 800253e:	bd80      	pop	{r7, pc}
 8002540:	40012c00 	.word	0x40012c00
 8002544:	40021000 	.word	0x40021000
 8002548:	48001000 	.word	0x48001000
 800254c:	40000400 	.word	0x40000400
 8002550:	40000800 	.word	0x40000800
 8002554:	48000c00 	.word	0x48000c00

08002558 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002558:	b480      	push	{r7}
 800255a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800255c:	bf00      	nop
 800255e:	e7fd      	b.n	800255c <NMI_Handler+0x4>

08002560 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002560:	b480      	push	{r7}
 8002562:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002564:	bf00      	nop
 8002566:	e7fd      	b.n	8002564 <HardFault_Handler+0x4>

08002568 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002568:	b480      	push	{r7}
 800256a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800256c:	bf00      	nop
 800256e:	e7fd      	b.n	800256c <MemManage_Handler+0x4>

08002570 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002570:	b480      	push	{r7}
 8002572:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002574:	bf00      	nop
 8002576:	e7fd      	b.n	8002574 <BusFault_Handler+0x4>

08002578 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002578:	b480      	push	{r7}
 800257a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800257c:	bf00      	nop
 800257e:	e7fd      	b.n	800257c <UsageFault_Handler+0x4>

08002580 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002580:	b480      	push	{r7}
 8002582:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002584:	bf00      	nop
 8002586:	46bd      	mov	sp, r7
 8002588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258c:	4770      	bx	lr

0800258e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800258e:	b480      	push	{r7}
 8002590:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002592:	bf00      	nop
 8002594:	46bd      	mov	sp, r7
 8002596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259a:	4770      	bx	lr

0800259c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800259c:	b480      	push	{r7}
 800259e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80025a0:	bf00      	nop
 80025a2:	46bd      	mov	sp, r7
 80025a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a8:	4770      	bx	lr

080025aa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80025aa:	b580      	push	{r7, lr}
 80025ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80025ae:	f000 f99f 	bl	80028f0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80025b2:	bf00      	nop
 80025b4:	bd80      	pop	{r7, pc}
	...

080025b8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_up);
 80025bc:	4802      	ldr	r0, [pc, #8]	@ (80025c8 <DMA1_Channel1_IRQHandler+0x10>)
 80025be:	f000 fca7 	bl	8002f10 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80025c2:	bf00      	nop
 80025c4:	bd80      	pop	{r7, pc}
 80025c6:	bf00      	nop
 80025c8:	20040764 	.word	0x20040764

080025cc <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 80025d0:	4802      	ldr	r0, [pc, #8]	@ (80025dc <DMA1_Channel2_IRQHandler+0x10>)
 80025d2:	f000 fc9d 	bl	8002f10 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80025d6:	bf00      	nop
 80025d8:	bd80      	pop	{r7, pc}
 80025da:	bf00      	nop
 80025dc:	20040528 	.word	0x20040528

080025e0 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 80025e4:	4802      	ldr	r0, [pc, #8]	@ (80025f0 <DMA1_Channel3_IRQHandler+0x10>)
 80025e6:	f000 fc93 	bl	8002f10 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 80025ea:	bf00      	nop
 80025ec:	bd80      	pop	{r7, pc}
 80025ee:	bf00      	nop
 80025f0:	20040588 	.word	0x20040588

080025f4 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80025f8:	4802      	ldr	r0, [pc, #8]	@ (8002604 <DMA1_Channel4_IRQHandler+0x10>)
 80025fa:	f000 fc89 	bl	8002f10 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 80025fe:	bf00      	nop
 8002600:	bd80      	pop	{r7, pc}
 8002602:	bf00      	nop
 8002604:	20040464 	.word	0x20040464

08002608 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800260c:	4802      	ldr	r0, [pc, #8]	@ (8002618 <USART2_IRQHandler+0x10>)
 800260e:	f004 f9cb 	bl	80069a8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002612:	bf00      	nop
 8002614:	bd80      	pop	{r7, pc}
 8002616:	bf00      	nop
 8002618:	200403d0 	.word	0x200403d0

0800261c <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8002620:	4802      	ldr	r0, [pc, #8]	@ (800262c <TIM5_IRQHandler+0x10>)
 8002622:	f002 ff95 	bl	8005550 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8002626:	bf00      	nop
 8002628:	bd80      	pop	{r7, pc}
 800262a:	bf00      	nop
 800262c:	20040718 	.word	0x20040718

08002630 <DMAMUX1_OVR_IRQHandler>:

/**
  * @brief This function handles DMAMUX1 overrun interrupt.
  */
void DMAMUX1_OVR_IRQHandler(void)
{
 8002630:	b580      	push	{r7, lr}
 8002632:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMAMUX1_OVR_IRQn 0 */

  /* USER CODE END DMAMUX1_OVR_IRQn 0 */
  // Handle DMA1_Channel1
  HAL_DMAEx_MUX_IRQHandler(&hdma_tim1_up);
 8002634:	4802      	ldr	r0, [pc, #8]	@ (8002640 <DMAMUX1_OVR_IRQHandler+0x10>)
 8002636:	f000 fdf9 	bl	800322c <HAL_DMAEx_MUX_IRQHandler>
  /* USER CODE BEGIN DMAMUX1_OVR_IRQn 1 */

  /* USER CODE END DMAMUX1_OVR_IRQn 1 */
}
 800263a:	bf00      	nop
 800263c:	bd80      	pop	{r7, pc}
 800263e:	bf00      	nop
 8002640:	20040764 	.word	0x20040764

08002644 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002644:	b480      	push	{r7}
 8002646:	af00      	add	r7, sp, #0
  return 1;
 8002648:	2301      	movs	r3, #1
}
 800264a:	4618      	mov	r0, r3
 800264c:	46bd      	mov	sp, r7
 800264e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002652:	4770      	bx	lr

08002654 <_kill>:

int _kill(int pid, int sig)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	b082      	sub	sp, #8
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]
 800265c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800265e:	f006 fe73 	bl	8009348 <__errno>
 8002662:	4603      	mov	r3, r0
 8002664:	2216      	movs	r2, #22
 8002666:	601a      	str	r2, [r3, #0]
  return -1;
 8002668:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800266c:	4618      	mov	r0, r3
 800266e:	3708      	adds	r7, #8
 8002670:	46bd      	mov	sp, r7
 8002672:	bd80      	pop	{r7, pc}

08002674 <_exit>:

void _exit (int status)
{
 8002674:	b580      	push	{r7, lr}
 8002676:	b082      	sub	sp, #8
 8002678:	af00      	add	r7, sp, #0
 800267a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800267c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002680:	6878      	ldr	r0, [r7, #4]
 8002682:	f7ff ffe7 	bl	8002654 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002686:	bf00      	nop
 8002688:	e7fd      	b.n	8002686 <_exit+0x12>

0800268a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800268a:	b580      	push	{r7, lr}
 800268c:	b086      	sub	sp, #24
 800268e:	af00      	add	r7, sp, #0
 8002690:	60f8      	str	r0, [r7, #12]
 8002692:	60b9      	str	r1, [r7, #8]
 8002694:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002696:	2300      	movs	r3, #0
 8002698:	617b      	str	r3, [r7, #20]
 800269a:	e00a      	b.n	80026b2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800269c:	f3af 8000 	nop.w
 80026a0:	4601      	mov	r1, r0
 80026a2:	68bb      	ldr	r3, [r7, #8]
 80026a4:	1c5a      	adds	r2, r3, #1
 80026a6:	60ba      	str	r2, [r7, #8]
 80026a8:	b2ca      	uxtb	r2, r1
 80026aa:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026ac:	697b      	ldr	r3, [r7, #20]
 80026ae:	3301      	adds	r3, #1
 80026b0:	617b      	str	r3, [r7, #20]
 80026b2:	697a      	ldr	r2, [r7, #20]
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	429a      	cmp	r2, r3
 80026b8:	dbf0      	blt.n	800269c <_read+0x12>
  }

  return len;
 80026ba:	687b      	ldr	r3, [r7, #4]
}
 80026bc:	4618      	mov	r0, r3
 80026be:	3718      	adds	r7, #24
 80026c0:	46bd      	mov	sp, r7
 80026c2:	bd80      	pop	{r7, pc}

080026c4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b086      	sub	sp, #24
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	60f8      	str	r0, [r7, #12]
 80026cc:	60b9      	str	r1, [r7, #8]
 80026ce:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026d0:	2300      	movs	r3, #0
 80026d2:	617b      	str	r3, [r7, #20]
 80026d4:	e009      	b.n	80026ea <_write+0x26>
  {
    __io_putchar(*ptr++);
 80026d6:	68bb      	ldr	r3, [r7, #8]
 80026d8:	1c5a      	adds	r2, r3, #1
 80026da:	60ba      	str	r2, [r7, #8]
 80026dc:	781b      	ldrb	r3, [r3, #0]
 80026de:	4618      	mov	r0, r3
 80026e0:	f7ff fc0a 	bl	8001ef8 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026e4:	697b      	ldr	r3, [r7, #20]
 80026e6:	3301      	adds	r3, #1
 80026e8:	617b      	str	r3, [r7, #20]
 80026ea:	697a      	ldr	r2, [r7, #20]
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	429a      	cmp	r2, r3
 80026f0:	dbf1      	blt.n	80026d6 <_write+0x12>
  }
  return len;
 80026f2:	687b      	ldr	r3, [r7, #4]
}
 80026f4:	4618      	mov	r0, r3
 80026f6:	3718      	adds	r7, #24
 80026f8:	46bd      	mov	sp, r7
 80026fa:	bd80      	pop	{r7, pc}

080026fc <_close>:

int _close(int file)
{
 80026fc:	b480      	push	{r7}
 80026fe:	b083      	sub	sp, #12
 8002700:	af00      	add	r7, sp, #0
 8002702:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002704:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002708:	4618      	mov	r0, r3
 800270a:	370c      	adds	r7, #12
 800270c:	46bd      	mov	sp, r7
 800270e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002712:	4770      	bx	lr

08002714 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002714:	b480      	push	{r7}
 8002716:	b083      	sub	sp, #12
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]
 800271c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800271e:	683b      	ldr	r3, [r7, #0]
 8002720:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002724:	605a      	str	r2, [r3, #4]
  return 0;
 8002726:	2300      	movs	r3, #0
}
 8002728:	4618      	mov	r0, r3
 800272a:	370c      	adds	r7, #12
 800272c:	46bd      	mov	sp, r7
 800272e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002732:	4770      	bx	lr

08002734 <_isatty>:

int _isatty(int file)
{
 8002734:	b480      	push	{r7}
 8002736:	b083      	sub	sp, #12
 8002738:	af00      	add	r7, sp, #0
 800273a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800273c:	2301      	movs	r3, #1
}
 800273e:	4618      	mov	r0, r3
 8002740:	370c      	adds	r7, #12
 8002742:	46bd      	mov	sp, r7
 8002744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002748:	4770      	bx	lr

0800274a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800274a:	b480      	push	{r7}
 800274c:	b085      	sub	sp, #20
 800274e:	af00      	add	r7, sp, #0
 8002750:	60f8      	str	r0, [r7, #12]
 8002752:	60b9      	str	r1, [r7, #8]
 8002754:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002756:	2300      	movs	r3, #0
}
 8002758:	4618      	mov	r0, r3
 800275a:	3714      	adds	r7, #20
 800275c:	46bd      	mov	sp, r7
 800275e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002762:	4770      	bx	lr

08002764 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	b086      	sub	sp, #24
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800276c:	4a14      	ldr	r2, [pc, #80]	@ (80027c0 <_sbrk+0x5c>)
 800276e:	4b15      	ldr	r3, [pc, #84]	@ (80027c4 <_sbrk+0x60>)
 8002770:	1ad3      	subs	r3, r2, r3
 8002772:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002774:	697b      	ldr	r3, [r7, #20]
 8002776:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002778:	4b13      	ldr	r3, [pc, #76]	@ (80027c8 <_sbrk+0x64>)
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	2b00      	cmp	r3, #0
 800277e:	d102      	bne.n	8002786 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002780:	4b11      	ldr	r3, [pc, #68]	@ (80027c8 <_sbrk+0x64>)
 8002782:	4a12      	ldr	r2, [pc, #72]	@ (80027cc <_sbrk+0x68>)
 8002784:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002786:	4b10      	ldr	r3, [pc, #64]	@ (80027c8 <_sbrk+0x64>)
 8002788:	681a      	ldr	r2, [r3, #0]
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	4413      	add	r3, r2
 800278e:	693a      	ldr	r2, [r7, #16]
 8002790:	429a      	cmp	r2, r3
 8002792:	d207      	bcs.n	80027a4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002794:	f006 fdd8 	bl	8009348 <__errno>
 8002798:	4603      	mov	r3, r0
 800279a:	220c      	movs	r2, #12
 800279c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800279e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80027a2:	e009      	b.n	80027b8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80027a4:	4b08      	ldr	r3, [pc, #32]	@ (80027c8 <_sbrk+0x64>)
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80027aa:	4b07      	ldr	r3, [pc, #28]	@ (80027c8 <_sbrk+0x64>)
 80027ac:	681a      	ldr	r2, [r3, #0]
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	4413      	add	r3, r2
 80027b2:	4a05      	ldr	r2, [pc, #20]	@ (80027c8 <_sbrk+0x64>)
 80027b4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80027b6:	68fb      	ldr	r3, [r7, #12]
}
 80027b8:	4618      	mov	r0, r3
 80027ba:	3718      	adds	r7, #24
 80027bc:	46bd      	mov	sp, r7
 80027be:	bd80      	pop	{r7, pc}
 80027c0:	200a0000 	.word	0x200a0000
 80027c4:	00000400 	.word	0x00000400
 80027c8:	200407c4 	.word	0x200407c4
 80027cc:	20040918 	.word	0x20040918

080027d0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80027d0:	b480      	push	{r7}
 80027d2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80027d4:	4b06      	ldr	r3, [pc, #24]	@ (80027f0 <SystemInit+0x20>)
 80027d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80027da:	4a05      	ldr	r2, [pc, #20]	@ (80027f0 <SystemInit+0x20>)
 80027dc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80027e0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80027e4:	bf00      	nop
 80027e6:	46bd      	mov	sp, r7
 80027e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ec:	4770      	bx	lr
 80027ee:	bf00      	nop
 80027f0:	e000ed00 	.word	0xe000ed00

080027f4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80027f4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800282c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80027f8:	f7ff ffea 	bl	80027d0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
   ldr r0, =_sdata
 80027fc:	480c      	ldr	r0, [pc, #48]	@ (8002830 <LoopForever+0x6>)
  ldr r1, =_edata
 80027fe:	490d      	ldr	r1, [pc, #52]	@ (8002834 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002800:	4a0d      	ldr	r2, [pc, #52]	@ (8002838 <LoopForever+0xe>)
  movs r3, #0
 8002802:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002804:	e002      	b.n	800280c <LoopCopyDataInit>

08002806 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002806:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002808:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800280a:	3304      	adds	r3, #4

0800280c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800280c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800280e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002810:	d3f9      	bcc.n	8002806 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002812:	4a0a      	ldr	r2, [pc, #40]	@ (800283c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002814:	4c0a      	ldr	r4, [pc, #40]	@ (8002840 <LoopForever+0x16>)
  movs r3, #0
 8002816:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002818:	e001      	b.n	800281e <LoopFillZerobss>

0800281a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800281a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800281c:	3204      	adds	r2, #4

0800281e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800281e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002820:	d3fb      	bcc.n	800281a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002822:	f006 fd97 	bl	8009354 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002826:	f7fe fef0 	bl	800160a <main>

0800282a <LoopForever>:

LoopForever:
    b LoopForever
 800282a:	e7fe      	b.n	800282a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800282c:	200a0000 	.word	0x200a0000
   ldr r0, =_sdata
 8002830:	20040000 	.word	0x20040000
  ldr r1, =_edata
 8002834:	200401d4 	.word	0x200401d4
  ldr r2, =_sidata
 8002838:	0800b258 	.word	0x0800b258
  ldr r2, =_sbss
 800283c:	200401d4 	.word	0x200401d4
  ldr r4, =_ebss
 8002840:	20040918 	.word	0x20040918

08002844 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002844:	e7fe      	b.n	8002844 <ADC1_IRQHandler>

08002846 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002846:	b580      	push	{r7, lr}
 8002848:	b082      	sub	sp, #8
 800284a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800284c:	2300      	movs	r3, #0
 800284e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002850:	2003      	movs	r0, #3
 8002852:	f000 f93d 	bl	8002ad0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002856:	200f      	movs	r0, #15
 8002858:	f000 f80e 	bl	8002878 <HAL_InitTick>
 800285c:	4603      	mov	r3, r0
 800285e:	2b00      	cmp	r3, #0
 8002860:	d002      	beq.n	8002868 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002862:	2301      	movs	r3, #1
 8002864:	71fb      	strb	r3, [r7, #7]
 8002866:	e001      	b.n	800286c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002868:	f7ff fb5e 	bl	8001f28 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800286c:	79fb      	ldrb	r3, [r7, #7]
}
 800286e:	4618      	mov	r0, r3
 8002870:	3708      	adds	r7, #8
 8002872:	46bd      	mov	sp, r7
 8002874:	bd80      	pop	{r7, pc}
	...

08002878 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	b084      	sub	sp, #16
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002880:	2300      	movs	r3, #0
 8002882:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002884:	4b17      	ldr	r3, [pc, #92]	@ (80028e4 <HAL_InitTick+0x6c>)
 8002886:	781b      	ldrb	r3, [r3, #0]
 8002888:	2b00      	cmp	r3, #0
 800288a:	d023      	beq.n	80028d4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800288c:	4b16      	ldr	r3, [pc, #88]	@ (80028e8 <HAL_InitTick+0x70>)
 800288e:	681a      	ldr	r2, [r3, #0]
 8002890:	4b14      	ldr	r3, [pc, #80]	@ (80028e4 <HAL_InitTick+0x6c>)
 8002892:	781b      	ldrb	r3, [r3, #0]
 8002894:	4619      	mov	r1, r3
 8002896:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800289a:	fbb3 f3f1 	udiv	r3, r3, r1
 800289e:	fbb2 f3f3 	udiv	r3, r2, r3
 80028a2:	4618      	mov	r0, r3
 80028a4:	f000 f949 	bl	8002b3a <HAL_SYSTICK_Config>
 80028a8:	4603      	mov	r3, r0
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d10f      	bne.n	80028ce <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	2b0f      	cmp	r3, #15
 80028b2:	d809      	bhi.n	80028c8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80028b4:	2200      	movs	r2, #0
 80028b6:	6879      	ldr	r1, [r7, #4]
 80028b8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80028bc:	f000 f913 	bl	8002ae6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80028c0:	4a0a      	ldr	r2, [pc, #40]	@ (80028ec <HAL_InitTick+0x74>)
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	6013      	str	r3, [r2, #0]
 80028c6:	e007      	b.n	80028d8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80028c8:	2301      	movs	r3, #1
 80028ca:	73fb      	strb	r3, [r7, #15]
 80028cc:	e004      	b.n	80028d8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80028ce:	2301      	movs	r3, #1
 80028d0:	73fb      	strb	r3, [r7, #15]
 80028d2:	e001      	b.n	80028d8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80028d4:	2301      	movs	r3, #1
 80028d6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80028d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80028da:	4618      	mov	r0, r3
 80028dc:	3710      	adds	r7, #16
 80028de:	46bd      	mov	sp, r7
 80028e0:	bd80      	pop	{r7, pc}
 80028e2:	bf00      	nop
 80028e4:	20040008 	.word	0x20040008
 80028e8:	20040000 	.word	0x20040000
 80028ec:	20040004 	.word	0x20040004

080028f0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80028f0:	b480      	push	{r7}
 80028f2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80028f4:	4b06      	ldr	r3, [pc, #24]	@ (8002910 <HAL_IncTick+0x20>)
 80028f6:	781b      	ldrb	r3, [r3, #0]
 80028f8:	461a      	mov	r2, r3
 80028fa:	4b06      	ldr	r3, [pc, #24]	@ (8002914 <HAL_IncTick+0x24>)
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	4413      	add	r3, r2
 8002900:	4a04      	ldr	r2, [pc, #16]	@ (8002914 <HAL_IncTick+0x24>)
 8002902:	6013      	str	r3, [r2, #0]
}
 8002904:	bf00      	nop
 8002906:	46bd      	mov	sp, r7
 8002908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290c:	4770      	bx	lr
 800290e:	bf00      	nop
 8002910:	20040008 	.word	0x20040008
 8002914:	200407c8 	.word	0x200407c8

08002918 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002918:	b480      	push	{r7}
 800291a:	af00      	add	r7, sp, #0
  return uwTick;
 800291c:	4b03      	ldr	r3, [pc, #12]	@ (800292c <HAL_GetTick+0x14>)
 800291e:	681b      	ldr	r3, [r3, #0]
}
 8002920:	4618      	mov	r0, r3
 8002922:	46bd      	mov	sp, r7
 8002924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002928:	4770      	bx	lr
 800292a:	bf00      	nop
 800292c:	200407c8 	.word	0x200407c8

08002930 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002930:	b480      	push	{r7}
 8002932:	b085      	sub	sp, #20
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	f003 0307 	and.w	r3, r3, #7
 800293e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002940:	4b0c      	ldr	r3, [pc, #48]	@ (8002974 <__NVIC_SetPriorityGrouping+0x44>)
 8002942:	68db      	ldr	r3, [r3, #12]
 8002944:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002946:	68ba      	ldr	r2, [r7, #8]
 8002948:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800294c:	4013      	ands	r3, r2
 800294e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002954:	68bb      	ldr	r3, [r7, #8]
 8002956:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002958:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800295c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002960:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002962:	4a04      	ldr	r2, [pc, #16]	@ (8002974 <__NVIC_SetPriorityGrouping+0x44>)
 8002964:	68bb      	ldr	r3, [r7, #8]
 8002966:	60d3      	str	r3, [r2, #12]
}
 8002968:	bf00      	nop
 800296a:	3714      	adds	r7, #20
 800296c:	46bd      	mov	sp, r7
 800296e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002972:	4770      	bx	lr
 8002974:	e000ed00 	.word	0xe000ed00

08002978 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002978:	b480      	push	{r7}
 800297a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800297c:	4b04      	ldr	r3, [pc, #16]	@ (8002990 <__NVIC_GetPriorityGrouping+0x18>)
 800297e:	68db      	ldr	r3, [r3, #12]
 8002980:	0a1b      	lsrs	r3, r3, #8
 8002982:	f003 0307 	and.w	r3, r3, #7
}
 8002986:	4618      	mov	r0, r3
 8002988:	46bd      	mov	sp, r7
 800298a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298e:	4770      	bx	lr
 8002990:	e000ed00 	.word	0xe000ed00

08002994 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002994:	b480      	push	{r7}
 8002996:	b083      	sub	sp, #12
 8002998:	af00      	add	r7, sp, #0
 800299a:	4603      	mov	r3, r0
 800299c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800299e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	db0b      	blt.n	80029be <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80029a6:	79fb      	ldrb	r3, [r7, #7]
 80029a8:	f003 021f 	and.w	r2, r3, #31
 80029ac:	4907      	ldr	r1, [pc, #28]	@ (80029cc <__NVIC_EnableIRQ+0x38>)
 80029ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029b2:	095b      	lsrs	r3, r3, #5
 80029b4:	2001      	movs	r0, #1
 80029b6:	fa00 f202 	lsl.w	r2, r0, r2
 80029ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80029be:	bf00      	nop
 80029c0:	370c      	adds	r7, #12
 80029c2:	46bd      	mov	sp, r7
 80029c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c8:	4770      	bx	lr
 80029ca:	bf00      	nop
 80029cc:	e000e100 	.word	0xe000e100

080029d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80029d0:	b480      	push	{r7}
 80029d2:	b083      	sub	sp, #12
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	4603      	mov	r3, r0
 80029d8:	6039      	str	r1, [r7, #0]
 80029da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80029dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	db0a      	blt.n	80029fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029e4:	683b      	ldr	r3, [r7, #0]
 80029e6:	b2da      	uxtb	r2, r3
 80029e8:	490c      	ldr	r1, [pc, #48]	@ (8002a1c <__NVIC_SetPriority+0x4c>)
 80029ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029ee:	0112      	lsls	r2, r2, #4
 80029f0:	b2d2      	uxtb	r2, r2
 80029f2:	440b      	add	r3, r1
 80029f4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80029f8:	e00a      	b.n	8002a10 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029fa:	683b      	ldr	r3, [r7, #0]
 80029fc:	b2da      	uxtb	r2, r3
 80029fe:	4908      	ldr	r1, [pc, #32]	@ (8002a20 <__NVIC_SetPriority+0x50>)
 8002a00:	79fb      	ldrb	r3, [r7, #7]
 8002a02:	f003 030f 	and.w	r3, r3, #15
 8002a06:	3b04      	subs	r3, #4
 8002a08:	0112      	lsls	r2, r2, #4
 8002a0a:	b2d2      	uxtb	r2, r2
 8002a0c:	440b      	add	r3, r1
 8002a0e:	761a      	strb	r2, [r3, #24]
}
 8002a10:	bf00      	nop
 8002a12:	370c      	adds	r7, #12
 8002a14:	46bd      	mov	sp, r7
 8002a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1a:	4770      	bx	lr
 8002a1c:	e000e100 	.word	0xe000e100
 8002a20:	e000ed00 	.word	0xe000ed00

08002a24 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a24:	b480      	push	{r7}
 8002a26:	b089      	sub	sp, #36	@ 0x24
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	60f8      	str	r0, [r7, #12]
 8002a2c:	60b9      	str	r1, [r7, #8]
 8002a2e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	f003 0307 	and.w	r3, r3, #7
 8002a36:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002a38:	69fb      	ldr	r3, [r7, #28]
 8002a3a:	f1c3 0307 	rsb	r3, r3, #7
 8002a3e:	2b04      	cmp	r3, #4
 8002a40:	bf28      	it	cs
 8002a42:	2304      	movcs	r3, #4
 8002a44:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a46:	69fb      	ldr	r3, [r7, #28]
 8002a48:	3304      	adds	r3, #4
 8002a4a:	2b06      	cmp	r3, #6
 8002a4c:	d902      	bls.n	8002a54 <NVIC_EncodePriority+0x30>
 8002a4e:	69fb      	ldr	r3, [r7, #28]
 8002a50:	3b03      	subs	r3, #3
 8002a52:	e000      	b.n	8002a56 <NVIC_EncodePriority+0x32>
 8002a54:	2300      	movs	r3, #0
 8002a56:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a58:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002a5c:	69bb      	ldr	r3, [r7, #24]
 8002a5e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a62:	43da      	mvns	r2, r3
 8002a64:	68bb      	ldr	r3, [r7, #8]
 8002a66:	401a      	ands	r2, r3
 8002a68:	697b      	ldr	r3, [r7, #20]
 8002a6a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002a6c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002a70:	697b      	ldr	r3, [r7, #20]
 8002a72:	fa01 f303 	lsl.w	r3, r1, r3
 8002a76:	43d9      	mvns	r1, r3
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a7c:	4313      	orrs	r3, r2
         );
}
 8002a7e:	4618      	mov	r0, r3
 8002a80:	3724      	adds	r7, #36	@ 0x24
 8002a82:	46bd      	mov	sp, r7
 8002a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a88:	4770      	bx	lr
	...

08002a8c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	b082      	sub	sp, #8
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	3b01      	subs	r3, #1
 8002a98:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002a9c:	d301      	bcc.n	8002aa2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002a9e:	2301      	movs	r3, #1
 8002aa0:	e00f      	b.n	8002ac2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002aa2:	4a0a      	ldr	r2, [pc, #40]	@ (8002acc <SysTick_Config+0x40>)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	3b01      	subs	r3, #1
 8002aa8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002aaa:	210f      	movs	r1, #15
 8002aac:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002ab0:	f7ff ff8e 	bl	80029d0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002ab4:	4b05      	ldr	r3, [pc, #20]	@ (8002acc <SysTick_Config+0x40>)
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002aba:	4b04      	ldr	r3, [pc, #16]	@ (8002acc <SysTick_Config+0x40>)
 8002abc:	2207      	movs	r2, #7
 8002abe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002ac0:	2300      	movs	r3, #0
}
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	3708      	adds	r7, #8
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	bd80      	pop	{r7, pc}
 8002aca:	bf00      	nop
 8002acc:	e000e010 	.word	0xe000e010

08002ad0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b082      	sub	sp, #8
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002ad8:	6878      	ldr	r0, [r7, #4]
 8002ada:	f7ff ff29 	bl	8002930 <__NVIC_SetPriorityGrouping>
}
 8002ade:	bf00      	nop
 8002ae0:	3708      	adds	r7, #8
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	bd80      	pop	{r7, pc}

08002ae6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ae6:	b580      	push	{r7, lr}
 8002ae8:	b086      	sub	sp, #24
 8002aea:	af00      	add	r7, sp, #0
 8002aec:	4603      	mov	r3, r0
 8002aee:	60b9      	str	r1, [r7, #8]
 8002af0:	607a      	str	r2, [r7, #4]
 8002af2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002af4:	2300      	movs	r3, #0
 8002af6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002af8:	f7ff ff3e 	bl	8002978 <__NVIC_GetPriorityGrouping>
 8002afc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002afe:	687a      	ldr	r2, [r7, #4]
 8002b00:	68b9      	ldr	r1, [r7, #8]
 8002b02:	6978      	ldr	r0, [r7, #20]
 8002b04:	f7ff ff8e 	bl	8002a24 <NVIC_EncodePriority>
 8002b08:	4602      	mov	r2, r0
 8002b0a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b0e:	4611      	mov	r1, r2
 8002b10:	4618      	mov	r0, r3
 8002b12:	f7ff ff5d 	bl	80029d0 <__NVIC_SetPriority>
}
 8002b16:	bf00      	nop
 8002b18:	3718      	adds	r7, #24
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	bd80      	pop	{r7, pc}

08002b1e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b1e:	b580      	push	{r7, lr}
 8002b20:	b082      	sub	sp, #8
 8002b22:	af00      	add	r7, sp, #0
 8002b24:	4603      	mov	r3, r0
 8002b26:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002b28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	f7ff ff31 	bl	8002994 <__NVIC_EnableIRQ>
}
 8002b32:	bf00      	nop
 8002b34:	3708      	adds	r7, #8
 8002b36:	46bd      	mov	sp, r7
 8002b38:	bd80      	pop	{r7, pc}

08002b3a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002b3a:	b580      	push	{r7, lr}
 8002b3c:	b082      	sub	sp, #8
 8002b3e:	af00      	add	r7, sp, #0
 8002b40:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002b42:	6878      	ldr	r0, [r7, #4]
 8002b44:	f7ff ffa2 	bl	8002a8c <SysTick_Config>
 8002b48:	4603      	mov	r3, r0
}
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	3708      	adds	r7, #8
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	bd80      	pop	{r7, pc}
	...

08002b54 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b084      	sub	sp, #16
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d101      	bne.n	8002b66 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8002b62:	2301      	movs	r3, #1
 8002b64:	e08d      	b.n	8002c82 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	461a      	mov	r2, r3
 8002b6c:	4b47      	ldr	r3, [pc, #284]	@ (8002c8c <HAL_DMA_Init+0x138>)
 8002b6e:	429a      	cmp	r2, r3
 8002b70:	d80f      	bhi.n	8002b92 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	461a      	mov	r2, r3
 8002b78:	4b45      	ldr	r3, [pc, #276]	@ (8002c90 <HAL_DMA_Init+0x13c>)
 8002b7a:	4413      	add	r3, r2
 8002b7c:	4a45      	ldr	r2, [pc, #276]	@ (8002c94 <HAL_DMA_Init+0x140>)
 8002b7e:	fba2 2303 	umull	r2, r3, r2, r3
 8002b82:	091b      	lsrs	r3, r3, #4
 8002b84:	009a      	lsls	r2, r3, #2
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	4a42      	ldr	r2, [pc, #264]	@ (8002c98 <HAL_DMA_Init+0x144>)
 8002b8e:	641a      	str	r2, [r3, #64]	@ 0x40
 8002b90:	e00e      	b.n	8002bb0 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	461a      	mov	r2, r3
 8002b98:	4b40      	ldr	r3, [pc, #256]	@ (8002c9c <HAL_DMA_Init+0x148>)
 8002b9a:	4413      	add	r3, r2
 8002b9c:	4a3d      	ldr	r2, [pc, #244]	@ (8002c94 <HAL_DMA_Init+0x140>)
 8002b9e:	fba2 2303 	umull	r2, r3, r2, r3
 8002ba2:	091b      	lsrs	r3, r3, #4
 8002ba4:	009a      	lsls	r2, r3, #2
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	4a3c      	ldr	r2, [pc, #240]	@ (8002ca0 <HAL_DMA_Init+0x14c>)
 8002bae:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	2202      	movs	r2, #2
 8002bb4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8002bc6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002bca:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8002bd4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	691b      	ldr	r3, [r3, #16]
 8002bda:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002be0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	699b      	ldr	r3, [r3, #24]
 8002be6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002bec:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	6a1b      	ldr	r3, [r3, #32]
 8002bf2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002bf4:	68fa      	ldr	r2, [r7, #12]
 8002bf6:	4313      	orrs	r3, r2
 8002bf8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	68fa      	ldr	r2, [r7, #12]
 8002c00:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002c02:	6878      	ldr	r0, [r7, #4]
 8002c04:	f000 fa72 	bl	80030ec <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	689b      	ldr	r3, [r3, #8]
 8002c0c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002c10:	d102      	bne.n	8002c18 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	2200      	movs	r2, #0
 8002c16:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	685a      	ldr	r2, [r3, #4]
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002c20:	b2d2      	uxtb	r2, r2
 8002c22:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c28:	687a      	ldr	r2, [r7, #4]
 8002c2a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002c2c:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	685b      	ldr	r3, [r3, #4]
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d010      	beq.n	8002c58 <HAL_DMA_Init+0x104>
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	685b      	ldr	r3, [r3, #4]
 8002c3a:	2b04      	cmp	r3, #4
 8002c3c:	d80c      	bhi.n	8002c58 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002c3e:	6878      	ldr	r0, [r7, #4]
 8002c40:	f000 fa92 	bl	8003168 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c48:	2200      	movs	r2, #0
 8002c4a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c50:	687a      	ldr	r2, [r7, #4]
 8002c52:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002c54:	605a      	str	r2, [r3, #4]
 8002c56:	e008      	b.n	8002c6a <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	2200      	movs	r2, #0
 8002c5c:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	2200      	movs	r2, #0
 8002c62:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	2200      	movs	r2, #0
 8002c68:	65da      	str	r2, [r3, #92]	@ 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	2201      	movs	r2, #1
 8002c74:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8002c80:	2300      	movs	r3, #0
}
 8002c82:	4618      	mov	r0, r3
 8002c84:	3710      	adds	r7, #16
 8002c86:	46bd      	mov	sp, r7
 8002c88:	bd80      	pop	{r7, pc}
 8002c8a:	bf00      	nop
 8002c8c:	40020407 	.word	0x40020407
 8002c90:	bffdfff8 	.word	0xbffdfff8
 8002c94:	cccccccd 	.word	0xcccccccd
 8002c98:	40020000 	.word	0x40020000
 8002c9c:	bffdfbf8 	.word	0xbffdfbf8
 8002ca0:	40020400 	.word	0x40020400

08002ca4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	b086      	sub	sp, #24
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	60f8      	str	r0, [r7, #12]
 8002cac:	60b9      	str	r1, [r7, #8]
 8002cae:	607a      	str	r2, [r7, #4]
 8002cb0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002cbc:	2b01      	cmp	r3, #1
 8002cbe:	d101      	bne.n	8002cc4 <HAL_DMA_Start_IT+0x20>
 8002cc0:	2302      	movs	r3, #2
 8002cc2:	e066      	b.n	8002d92 <HAL_DMA_Start_IT+0xee>
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	2201      	movs	r2, #1
 8002cc8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002cd2:	b2db      	uxtb	r3, r3
 8002cd4:	2b01      	cmp	r3, #1
 8002cd6:	d155      	bne.n	8002d84 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	2202      	movs	r2, #2
 8002cdc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	681a      	ldr	r2, [r3, #0]
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f022 0201 	bic.w	r2, r2, #1
 8002cf4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002cf6:	683b      	ldr	r3, [r7, #0]
 8002cf8:	687a      	ldr	r2, [r7, #4]
 8002cfa:	68b9      	ldr	r1, [r7, #8]
 8002cfc:	68f8      	ldr	r0, [r7, #12]
 8002cfe:	f000 f9b6 	bl	800306e <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d008      	beq.n	8002d1c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	681a      	ldr	r2, [r3, #0]
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f042 020e 	orr.w	r2, r2, #14
 8002d18:	601a      	str	r2, [r3, #0]
 8002d1a:	e00f      	b.n	8002d3c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	681a      	ldr	r2, [r3, #0]
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f022 0204 	bic.w	r2, r2, #4
 8002d2a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	681a      	ldr	r2, [r3, #0]
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	f042 020a 	orr.w	r2, r2, #10
 8002d3a:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d007      	beq.n	8002d5a <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002d4e:	681a      	ldr	r2, [r3, #0]
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002d54:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002d58:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d007      	beq.n	8002d72 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d66:	681a      	ldr	r2, [r3, #0]
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d6c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002d70:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	681a      	ldr	r2, [r3, #0]
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f042 0201 	orr.w	r2, r2, #1
 8002d80:	601a      	str	r2, [r3, #0]
 8002d82:	e005      	b.n	8002d90 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	2200      	movs	r2, #0
 8002d88:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8002d8c:	2302      	movs	r3, #2
 8002d8e:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8002d90:	7dfb      	ldrb	r3, [r7, #23]
}
 8002d92:	4618      	mov	r0, r3
 8002d94:	3718      	adds	r7, #24
 8002d96:	46bd      	mov	sp, r7
 8002d98:	bd80      	pop	{r7, pc}

08002d9a <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002d9a:	b480      	push	{r7}
 8002d9c:	b085      	sub	sp, #20
 8002d9e:	af00      	add	r7, sp, #0
 8002da0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002da2:	2300      	movs	r3, #0
 8002da4:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002dac:	b2db      	uxtb	r3, r3
 8002dae:	2b02      	cmp	r3, #2
 8002db0:	d008      	beq.n	8002dc4 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	2204      	movs	r2, #4
 8002db6:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	2200      	movs	r2, #0
 8002dbc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002dc0:	2301      	movs	r3, #1
 8002dc2:	e040      	b.n	8002e46 <HAL_DMA_Abort+0xac>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	681a      	ldr	r2, [r3, #0]
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f022 020e 	bic.w	r2, r2, #14
 8002dd2:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002dd8:	681a      	ldr	r2, [r3, #0]
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002dde:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002de2:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	681a      	ldr	r2, [r3, #0]
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	f022 0201 	bic.w	r2, r2, #1
 8002df2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002df8:	f003 021c 	and.w	r2, r3, #28
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e00:	2101      	movs	r1, #1
 8002e02:	fa01 f202 	lsl.w	r2, r1, r2
 8002e06:	605a      	str	r2, [r3, #4]

#if defined(DMAMUX1)
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e0c:	687a      	ldr	r2, [r7, #4]
 8002e0e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002e10:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d00c      	beq.n	8002e34 <HAL_DMA_Abort+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e1e:	681a      	ldr	r2, [r3, #0]
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e24:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002e28:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e2e:	687a      	ldr	r2, [r7, #4]
 8002e30:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002e32:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	2201      	movs	r2, #1
 8002e38:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	2200      	movs	r2, #0
 8002e40:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8002e44:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8002e46:	4618      	mov	r0, r3
 8002e48:	3714      	adds	r7, #20
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e50:	4770      	bx	lr

08002e52 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002e52:	b580      	push	{r7, lr}
 8002e54:	b084      	sub	sp, #16
 8002e56:	af00      	add	r7, sp, #0
 8002e58:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002e5a:	2300      	movs	r3, #0
 8002e5c:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002e64:	b2db      	uxtb	r3, r3
 8002e66:	2b02      	cmp	r3, #2
 8002e68:	d005      	beq.n	8002e76 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	2204      	movs	r2, #4
 8002e6e:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8002e70:	2301      	movs	r3, #1
 8002e72:	73fb      	strb	r3, [r7, #15]
 8002e74:	e047      	b.n	8002f06 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	681a      	ldr	r2, [r3, #0]
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f022 020e 	bic.w	r2, r2, #14
 8002e84:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	681a      	ldr	r2, [r3, #0]
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f022 0201 	bic.w	r2, r2, #1
 8002e94:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002e9a:	681a      	ldr	r2, [r3, #0]
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ea0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002ea4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002eaa:	f003 021c 	and.w	r2, r3, #28
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eb2:	2101      	movs	r1, #1
 8002eb4:	fa01 f202 	lsl.w	r2, r1, r2
 8002eb8:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ebe:	687a      	ldr	r2, [r7, #4]
 8002ec0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002ec2:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d00c      	beq.n	8002ee6 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ed0:	681a      	ldr	r2, [r3, #0]
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ed6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002eda:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ee0:	687a      	ldr	r2, [r7, #4]
 8002ee2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002ee4:	605a      	str	r2, [r3, #4]
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	2201      	movs	r2, #1
 8002eea:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d003      	beq.n	8002f06 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f02:	6878      	ldr	r0, [r7, #4]
 8002f04:	4798      	blx	r3
    }
  }
  return status;
 8002f06:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f08:	4618      	mov	r0, r3
 8002f0a:	3710      	adds	r7, #16
 8002f0c:	46bd      	mov	sp, r7
 8002f0e:	bd80      	pop	{r7, pc}

08002f10 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002f10:	b580      	push	{r7, lr}
 8002f12:	b084      	sub	sp, #16
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f2c:	f003 031c 	and.w	r3, r3, #28
 8002f30:	2204      	movs	r2, #4
 8002f32:	409a      	lsls	r2, r3
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	4013      	ands	r3, r2
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d026      	beq.n	8002f8a <HAL_DMA_IRQHandler+0x7a>
 8002f3c:	68bb      	ldr	r3, [r7, #8]
 8002f3e:	f003 0304 	and.w	r3, r3, #4
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d021      	beq.n	8002f8a <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f003 0320 	and.w	r3, r3, #32
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d107      	bne.n	8002f64 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	681a      	ldr	r2, [r3, #0]
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f022 0204 	bic.w	r2, r2, #4
 8002f62:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f68:	f003 021c 	and.w	r2, r3, #28
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f70:	2104      	movs	r1, #4
 8002f72:	fa01 f202 	lsl.w	r2, r1, r2
 8002f76:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d071      	beq.n	8003064 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f84:	6878      	ldr	r0, [r7, #4]
 8002f86:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8002f88:	e06c      	b.n	8003064 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f8e:	f003 031c 	and.w	r3, r3, #28
 8002f92:	2202      	movs	r2, #2
 8002f94:	409a      	lsls	r2, r3
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	4013      	ands	r3, r2
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d02e      	beq.n	8002ffc <HAL_DMA_IRQHandler+0xec>
 8002f9e:	68bb      	ldr	r3, [r7, #8]
 8002fa0:	f003 0302 	and.w	r3, r3, #2
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d029      	beq.n	8002ffc <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	f003 0320 	and.w	r3, r3, #32
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d10b      	bne.n	8002fce <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	681a      	ldr	r2, [r3, #0]
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f022 020a 	bic.w	r2, r2, #10
 8002fc4:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	2201      	movs	r2, #1
 8002fca:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fd2:	f003 021c 	and.w	r2, r3, #28
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fda:	2102      	movs	r1, #2
 8002fdc:	fa01 f202 	lsl.w	r2, r1, r2
 8002fe0:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d038      	beq.n	8003064 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ff6:	6878      	ldr	r0, [r7, #4]
 8002ff8:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8002ffa:	e033      	b.n	8003064 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003000:	f003 031c 	and.w	r3, r3, #28
 8003004:	2208      	movs	r2, #8
 8003006:	409a      	lsls	r2, r3
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	4013      	ands	r3, r2
 800300c:	2b00      	cmp	r3, #0
 800300e:	d02a      	beq.n	8003066 <HAL_DMA_IRQHandler+0x156>
 8003010:	68bb      	ldr	r3, [r7, #8]
 8003012:	f003 0308 	and.w	r3, r3, #8
 8003016:	2b00      	cmp	r3, #0
 8003018:	d025      	beq.n	8003066 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	681a      	ldr	r2, [r3, #0]
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f022 020e 	bic.w	r2, r2, #14
 8003028:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800302e:	f003 021c 	and.w	r2, r3, #28
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003036:	2101      	movs	r1, #1
 8003038:	fa01 f202 	lsl.w	r2, r1, r2
 800303c:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	2201      	movs	r2, #1
 8003042:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	2201      	movs	r2, #1
 8003048:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	2200      	movs	r2, #0
 8003050:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003058:	2b00      	cmp	r3, #0
 800305a:	d004      	beq.n	8003066 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003060:	6878      	ldr	r0, [r7, #4]
 8003062:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003064:	bf00      	nop
 8003066:	bf00      	nop
}
 8003068:	3710      	adds	r7, #16
 800306a:	46bd      	mov	sp, r7
 800306c:	bd80      	pop	{r7, pc}

0800306e <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800306e:	b480      	push	{r7}
 8003070:	b085      	sub	sp, #20
 8003072:	af00      	add	r7, sp, #0
 8003074:	60f8      	str	r0, [r7, #12]
 8003076:	60b9      	str	r1, [r7, #8]
 8003078:	607a      	str	r2, [r7, #4]
 800307a:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003080:	68fa      	ldr	r2, [r7, #12]
 8003082:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003084:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800308a:	2b00      	cmp	r3, #0
 800308c:	d004      	beq.n	8003098 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003092:	68fa      	ldr	r2, [r7, #12]
 8003094:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003096:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800309c:	f003 021c 	and.w	r2, r3, #28
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030a4:	2101      	movs	r1, #1
 80030a6:	fa01 f202 	lsl.w	r2, r1, r2
 80030aa:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	683a      	ldr	r2, [r7, #0]
 80030b2:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	689b      	ldr	r3, [r3, #8]
 80030b8:	2b10      	cmp	r3, #16
 80030ba:	d108      	bne.n	80030ce <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	687a      	ldr	r2, [r7, #4]
 80030c2:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	68ba      	ldr	r2, [r7, #8]
 80030ca:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80030cc:	e007      	b.n	80030de <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	68ba      	ldr	r2, [r7, #8]
 80030d4:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	687a      	ldr	r2, [r7, #4]
 80030dc:	60da      	str	r2, [r3, #12]
}
 80030de:	bf00      	nop
 80030e0:	3714      	adds	r7, #20
 80030e2:	46bd      	mov	sp, r7
 80030e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e8:	4770      	bx	lr
	...

080030ec <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80030ec:	b480      	push	{r7}
 80030ee:	b085      	sub	sp, #20
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	461a      	mov	r2, r3
 80030fa:	4b17      	ldr	r3, [pc, #92]	@ (8003158 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80030fc:	429a      	cmp	r2, r3
 80030fe:	d80a      	bhi.n	8003116 <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003104:	089b      	lsrs	r3, r3, #2
 8003106:	009b      	lsls	r3, r3, #2
 8003108:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800310c:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 8003110:	687a      	ldr	r2, [r7, #4]
 8003112:	6493      	str	r3, [r2, #72]	@ 0x48
 8003114:	e007      	b.n	8003126 <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800311a:	089b      	lsrs	r3, r3, #2
 800311c:	009a      	lsls	r2, r3, #2
 800311e:	4b0f      	ldr	r3, [pc, #60]	@ (800315c <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8003120:	4413      	add	r3, r2
 8003122:	687a      	ldr	r2, [r7, #4]
 8003124:	6493      	str	r3, [r2, #72]	@ 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	b2db      	uxtb	r3, r3
 800312c:	3b08      	subs	r3, #8
 800312e:	4a0c      	ldr	r2, [pc, #48]	@ (8003160 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8003130:	fba2 2303 	umull	r2, r3, r2, r3
 8003134:	091b      	lsrs	r3, r3, #4
 8003136:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	4a0a      	ldr	r2, [pc, #40]	@ (8003164 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800313c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	f003 031f 	and.w	r3, r3, #31
 8003144:	2201      	movs	r2, #1
 8003146:	409a      	lsls	r2, r3
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800314c:	bf00      	nop
 800314e:	3714      	adds	r7, #20
 8003150:	46bd      	mov	sp, r7
 8003152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003156:	4770      	bx	lr
 8003158:	40020407 	.word	0x40020407
 800315c:	4002081c 	.word	0x4002081c
 8003160:	cccccccd 	.word	0xcccccccd
 8003164:	40020880 	.word	0x40020880

08003168 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003168:	b480      	push	{r7}
 800316a:	b085      	sub	sp, #20
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	685b      	ldr	r3, [r3, #4]
 8003174:	b2db      	uxtb	r3, r3
 8003176:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003178:	68fa      	ldr	r2, [r7, #12]
 800317a:	4b0b      	ldr	r3, [pc, #44]	@ (80031a8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800317c:	4413      	add	r3, r2
 800317e:	009b      	lsls	r3, r3, #2
 8003180:	461a      	mov	r2, r3
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	4a08      	ldr	r2, [pc, #32]	@ (80031ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800318a:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	3b01      	subs	r3, #1
 8003190:	f003 0303 	and.w	r3, r3, #3
 8003194:	2201      	movs	r2, #1
 8003196:	409a      	lsls	r2, r3
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 800319c:	bf00      	nop
 800319e:	3714      	adds	r7, #20
 80031a0:	46bd      	mov	sp, r7
 80031a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a6:	4770      	bx	lr
 80031a8:	1000823f 	.word	0x1000823f
 80031ac:	40020940 	.word	0x40020940

080031b0 <HAL_DMAEx_ConfigMuxSync>:
  *              the configuration information for the specified DMA channel.
  * @param  pSyncConfig : pointer to HAL_DMA_MuxSyncConfigTypeDef : contains the DMAMUX synchronization parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_ConfigMuxSync(DMA_HandleTypeDef *hdma, HAL_DMA_MuxSyncConfigTypeDef *pSyncConfig)
{
 80031b0:	b480      	push	{r7}
 80031b2:	b083      	sub	sp, #12
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
 80031b8:	6039      	str	r1, [r7, #0]
  assert_param(IS_DMAMUX_SYNC_STATE(pSyncConfig->SyncEnable));
  assert_param(IS_DMAMUX_SYNC_EVENT(pSyncConfig->EventEnable));
  assert_param(IS_DMAMUX_SYNC_REQUEST_NUMBER(pSyncConfig->RequestNumber));

  /*Check if the DMA state is ready */
  if (hdma->State == HAL_DMA_STATE_READY)
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80031c0:	b2db      	uxtb	r3, r3
 80031c2:	2b01      	cmp	r3, #1
 80031c4:	d12b      	bne.n	800321e <HAL_DMAEx_ConfigMuxSync+0x6e>
  {
    /* Process Locked */
    __HAL_LOCK(hdma);
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80031cc:	2b01      	cmp	r3, #1
 80031ce:	d101      	bne.n	80031d4 <HAL_DMAEx_ConfigMuxSync+0x24>
 80031d0:	2302      	movs	r3, #2
 80031d2:	e025      	b.n	8003220 <HAL_DMAEx_ConfigMuxSync+0x70>
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	2201      	movs	r2, #1
 80031d8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Set the new synchronization parameters (and keep the request ID filled during the Init)*/
    MODIFY_REG(hdma->DMAmuxChannel->CCR, \
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	b2d9      	uxtb	r1, r3
 80031e4:	683b      	ldr	r3, [r7, #0]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	061a      	lsls	r2, r3, #24
 80031ea:	683b      	ldr	r3, [r7, #0]
 80031ec:	68db      	ldr	r3, [r3, #12]
 80031ee:	3b01      	subs	r3, #1
 80031f0:	04db      	lsls	r3, r3, #19
 80031f2:	431a      	orrs	r2, r3
 80031f4:	683b      	ldr	r3, [r7, #0]
 80031f6:	685b      	ldr	r3, [r3, #4]
 80031f8:	431a      	orrs	r2, r3
 80031fa:	683b      	ldr	r3, [r7, #0]
 80031fc:	7a1b      	ldrb	r3, [r3, #8]
 80031fe:	041b      	lsls	r3, r3, #16
 8003200:	431a      	orrs	r2, r3
 8003202:	683b      	ldr	r3, [r7, #0]
 8003204:	7a5b      	ldrb	r3, [r3, #9]
 8003206:	025b      	lsls	r3, r3, #9
 8003208:	431a      	orrs	r2, r3
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800320e:	430a      	orrs	r2, r1
 8003210:	601a      	str	r2, [r3, #0]
               ((pSyncConfig->SyncSignalID) << DMAMUX_CxCR_SYNC_ID_Pos) | ((pSyncConfig->RequestNumber - 1U) << DMAMUX_CxCR_NBREQ_Pos) | \
               pSyncConfig->SyncPolarity | ((uint32_t)pSyncConfig->SyncEnable << DMAMUX_CxCR_SE_Pos) | \
               ((uint32_t)pSyncConfig->EventEnable << DMAMUX_CxCR_EGE_Pos));

    /* Process UnLocked */
    __HAL_UNLOCK(hdma);
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	2200      	movs	r2, #0
 8003216:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_OK;
 800321a:	2300      	movs	r3, #0
 800321c:	e000      	b.n	8003220 <HAL_DMAEx_ConfigMuxSync+0x70>
  }
  else
  {
    /*DMA State not Ready*/
    return HAL_ERROR;
 800321e:	2301      	movs	r3, #1
  }
}
 8003220:	4618      	mov	r0, r3
 8003222:	370c      	adds	r7, #12
 8003224:	46bd      	mov	sp, r7
 8003226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800322a:	4770      	bx	lr

0800322c <HAL_DMAEx_MUX_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA channel.
  * @retval None
  */
void HAL_DMAEx_MUX_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800322c:	b580      	push	{r7, lr}
 800322e:	b082      	sub	sp, #8
 8003230:	af00      	add	r7, sp, #0
 8003232:	6078      	str	r0, [r7, #4]
  /* Check for DMAMUX Synchronization overrun */
  if ((hdma->DMAmuxChannelStatus->CSR & hdma->DMAmuxChannelStatusMask) != 0U)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003238:	681a      	ldr	r2, [r3, #0]
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800323e:	4013      	ands	r3, r2
 8003240:	2b00      	cmp	r3, #0
 8003242:	d01a      	beq.n	800327a <HAL_DMAEx_MUX_IRQHandler+0x4e>
  {
    /* Disable the synchro overrun interrupt */
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003248:	681a      	ldr	r2, [r3, #0]
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800324e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003252:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003258:	687a      	ldr	r2, [r7, #4]
 800325a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800325c:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode |= HAL_DMA_ERROR_SYNC;
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003262:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	63da      	str	r2, [r3, #60]	@ 0x3c

    if (hdma->XferErrorCallback != NULL)
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800326e:	2b00      	cmp	r3, #0
 8003270:	d003      	beq.n	800327a <HAL_DMAEx_MUX_IRQHandler+0x4e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003276:	6878      	ldr	r0, [r7, #4]
 8003278:	4798      	blx	r3
    }
  }

  if (hdma->DMAmuxRequestGen != 0)
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800327e:	2b00      	cmp	r3, #0
 8003280:	d022      	beq.n	80032c8 <HAL_DMAEx_MUX_IRQHandler+0x9c>
  {
    /* if using a DMAMUX request generator block Check for DMAMUX request generator overrun */
    if ((hdma->DMAmuxRequestGenStatus->RGSR & hdma->DMAmuxRequestGenStatusMask) != 0U)
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003286:	681a      	ldr	r2, [r3, #0]
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800328c:	4013      	ands	r3, r2
 800328e:	2b00      	cmp	r3, #0
 8003290:	d01a      	beq.n	80032c8 <HAL_DMAEx_MUX_IRQHandler+0x9c>
    {
      /* Disable the request gen overrun interrupt */
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003296:	681a      	ldr	r2, [r3, #0]
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800329c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80032a0:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032a6:	687a      	ldr	r2, [r7, #4]
 80032a8:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80032aa:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_REQGEN;
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032b0:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	63da      	str	r2, [r3, #60]	@ 0x3c

      if (hdma->XferErrorCallback != NULL)
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d003      	beq.n	80032c8 <HAL_DMAEx_MUX_IRQHandler+0x9c>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80032c4:	6878      	ldr	r0, [r7, #4]
 80032c6:	4798      	blx	r3
      }
    }
  }
}
 80032c8:	bf00      	nop
 80032ca:	3708      	adds	r7, #8
 80032cc:	46bd      	mov	sp, r7
 80032ce:	bd80      	pop	{r7, pc}

080032d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80032d0:	b480      	push	{r7}
 80032d2:	b087      	sub	sp, #28
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	6078      	str	r0, [r7, #4]
 80032d8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80032da:	2300      	movs	r3, #0
 80032dc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80032de:	e166      	b.n	80035ae <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80032e0:	683b      	ldr	r3, [r7, #0]
 80032e2:	681a      	ldr	r2, [r3, #0]
 80032e4:	2101      	movs	r1, #1
 80032e6:	697b      	ldr	r3, [r7, #20]
 80032e8:	fa01 f303 	lsl.w	r3, r1, r3
 80032ec:	4013      	ands	r3, r2
 80032ee:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	f000 8158 	beq.w	80035a8 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80032f8:	683b      	ldr	r3, [r7, #0]
 80032fa:	685b      	ldr	r3, [r3, #4]
 80032fc:	f003 0303 	and.w	r3, r3, #3
 8003300:	2b01      	cmp	r3, #1
 8003302:	d005      	beq.n	8003310 <HAL_GPIO_Init+0x40>
 8003304:	683b      	ldr	r3, [r7, #0]
 8003306:	685b      	ldr	r3, [r3, #4]
 8003308:	f003 0303 	and.w	r3, r3, #3
 800330c:	2b02      	cmp	r3, #2
 800330e:	d130      	bne.n	8003372 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	689b      	ldr	r3, [r3, #8]
 8003314:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003316:	697b      	ldr	r3, [r7, #20]
 8003318:	005b      	lsls	r3, r3, #1
 800331a:	2203      	movs	r2, #3
 800331c:	fa02 f303 	lsl.w	r3, r2, r3
 8003320:	43db      	mvns	r3, r3
 8003322:	693a      	ldr	r2, [r7, #16]
 8003324:	4013      	ands	r3, r2
 8003326:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003328:	683b      	ldr	r3, [r7, #0]
 800332a:	68da      	ldr	r2, [r3, #12]
 800332c:	697b      	ldr	r3, [r7, #20]
 800332e:	005b      	lsls	r3, r3, #1
 8003330:	fa02 f303 	lsl.w	r3, r2, r3
 8003334:	693a      	ldr	r2, [r7, #16]
 8003336:	4313      	orrs	r3, r2
 8003338:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	693a      	ldr	r2, [r7, #16]
 800333e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	685b      	ldr	r3, [r3, #4]
 8003344:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003346:	2201      	movs	r2, #1
 8003348:	697b      	ldr	r3, [r7, #20]
 800334a:	fa02 f303 	lsl.w	r3, r2, r3
 800334e:	43db      	mvns	r3, r3
 8003350:	693a      	ldr	r2, [r7, #16]
 8003352:	4013      	ands	r3, r2
 8003354:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003356:	683b      	ldr	r3, [r7, #0]
 8003358:	685b      	ldr	r3, [r3, #4]
 800335a:	091b      	lsrs	r3, r3, #4
 800335c:	f003 0201 	and.w	r2, r3, #1
 8003360:	697b      	ldr	r3, [r7, #20]
 8003362:	fa02 f303 	lsl.w	r3, r2, r3
 8003366:	693a      	ldr	r2, [r7, #16]
 8003368:	4313      	orrs	r3, r2
 800336a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	693a      	ldr	r2, [r7, #16]
 8003370:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003372:	683b      	ldr	r3, [r7, #0]
 8003374:	685b      	ldr	r3, [r3, #4]
 8003376:	f003 0303 	and.w	r3, r3, #3
 800337a:	2b03      	cmp	r3, #3
 800337c:	d017      	beq.n	80033ae <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	68db      	ldr	r3, [r3, #12]
 8003382:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003384:	697b      	ldr	r3, [r7, #20]
 8003386:	005b      	lsls	r3, r3, #1
 8003388:	2203      	movs	r2, #3
 800338a:	fa02 f303 	lsl.w	r3, r2, r3
 800338e:	43db      	mvns	r3, r3
 8003390:	693a      	ldr	r2, [r7, #16]
 8003392:	4013      	ands	r3, r2
 8003394:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003396:	683b      	ldr	r3, [r7, #0]
 8003398:	689a      	ldr	r2, [r3, #8]
 800339a:	697b      	ldr	r3, [r7, #20]
 800339c:	005b      	lsls	r3, r3, #1
 800339e:	fa02 f303 	lsl.w	r3, r2, r3
 80033a2:	693a      	ldr	r2, [r7, #16]
 80033a4:	4313      	orrs	r3, r2
 80033a6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	693a      	ldr	r2, [r7, #16]
 80033ac:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80033ae:	683b      	ldr	r3, [r7, #0]
 80033b0:	685b      	ldr	r3, [r3, #4]
 80033b2:	f003 0303 	and.w	r3, r3, #3
 80033b6:	2b02      	cmp	r3, #2
 80033b8:	d123      	bne.n	8003402 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80033ba:	697b      	ldr	r3, [r7, #20]
 80033bc:	08da      	lsrs	r2, r3, #3
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	3208      	adds	r2, #8
 80033c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80033c6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80033c8:	697b      	ldr	r3, [r7, #20]
 80033ca:	f003 0307 	and.w	r3, r3, #7
 80033ce:	009b      	lsls	r3, r3, #2
 80033d0:	220f      	movs	r2, #15
 80033d2:	fa02 f303 	lsl.w	r3, r2, r3
 80033d6:	43db      	mvns	r3, r3
 80033d8:	693a      	ldr	r2, [r7, #16]
 80033da:	4013      	ands	r3, r2
 80033dc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80033de:	683b      	ldr	r3, [r7, #0]
 80033e0:	691a      	ldr	r2, [r3, #16]
 80033e2:	697b      	ldr	r3, [r7, #20]
 80033e4:	f003 0307 	and.w	r3, r3, #7
 80033e8:	009b      	lsls	r3, r3, #2
 80033ea:	fa02 f303 	lsl.w	r3, r2, r3
 80033ee:	693a      	ldr	r2, [r7, #16]
 80033f0:	4313      	orrs	r3, r2
 80033f2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80033f4:	697b      	ldr	r3, [r7, #20]
 80033f6:	08da      	lsrs	r2, r3, #3
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	3208      	adds	r2, #8
 80033fc:	6939      	ldr	r1, [r7, #16]
 80033fe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003408:	697b      	ldr	r3, [r7, #20]
 800340a:	005b      	lsls	r3, r3, #1
 800340c:	2203      	movs	r2, #3
 800340e:	fa02 f303 	lsl.w	r3, r2, r3
 8003412:	43db      	mvns	r3, r3
 8003414:	693a      	ldr	r2, [r7, #16]
 8003416:	4013      	ands	r3, r2
 8003418:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800341a:	683b      	ldr	r3, [r7, #0]
 800341c:	685b      	ldr	r3, [r3, #4]
 800341e:	f003 0203 	and.w	r2, r3, #3
 8003422:	697b      	ldr	r3, [r7, #20]
 8003424:	005b      	lsls	r3, r3, #1
 8003426:	fa02 f303 	lsl.w	r3, r2, r3
 800342a:	693a      	ldr	r2, [r7, #16]
 800342c:	4313      	orrs	r3, r2
 800342e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	693a      	ldr	r2, [r7, #16]
 8003434:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003436:	683b      	ldr	r3, [r7, #0]
 8003438:	685b      	ldr	r3, [r3, #4]
 800343a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800343e:	2b00      	cmp	r3, #0
 8003440:	f000 80b2 	beq.w	80035a8 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003444:	4b61      	ldr	r3, [pc, #388]	@ (80035cc <HAL_GPIO_Init+0x2fc>)
 8003446:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003448:	4a60      	ldr	r2, [pc, #384]	@ (80035cc <HAL_GPIO_Init+0x2fc>)
 800344a:	f043 0301 	orr.w	r3, r3, #1
 800344e:	6613      	str	r3, [r2, #96]	@ 0x60
 8003450:	4b5e      	ldr	r3, [pc, #376]	@ (80035cc <HAL_GPIO_Init+0x2fc>)
 8003452:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003454:	f003 0301 	and.w	r3, r3, #1
 8003458:	60bb      	str	r3, [r7, #8]
 800345a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800345c:	4a5c      	ldr	r2, [pc, #368]	@ (80035d0 <HAL_GPIO_Init+0x300>)
 800345e:	697b      	ldr	r3, [r7, #20]
 8003460:	089b      	lsrs	r3, r3, #2
 8003462:	3302      	adds	r3, #2
 8003464:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003468:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800346a:	697b      	ldr	r3, [r7, #20]
 800346c:	f003 0303 	and.w	r3, r3, #3
 8003470:	009b      	lsls	r3, r3, #2
 8003472:	220f      	movs	r2, #15
 8003474:	fa02 f303 	lsl.w	r3, r2, r3
 8003478:	43db      	mvns	r3, r3
 800347a:	693a      	ldr	r2, [r7, #16]
 800347c:	4013      	ands	r3, r2
 800347e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003486:	d02b      	beq.n	80034e0 <HAL_GPIO_Init+0x210>
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	4a52      	ldr	r2, [pc, #328]	@ (80035d4 <HAL_GPIO_Init+0x304>)
 800348c:	4293      	cmp	r3, r2
 800348e:	d025      	beq.n	80034dc <HAL_GPIO_Init+0x20c>
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	4a51      	ldr	r2, [pc, #324]	@ (80035d8 <HAL_GPIO_Init+0x308>)
 8003494:	4293      	cmp	r3, r2
 8003496:	d01f      	beq.n	80034d8 <HAL_GPIO_Init+0x208>
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	4a50      	ldr	r2, [pc, #320]	@ (80035dc <HAL_GPIO_Init+0x30c>)
 800349c:	4293      	cmp	r3, r2
 800349e:	d019      	beq.n	80034d4 <HAL_GPIO_Init+0x204>
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	4a4f      	ldr	r2, [pc, #316]	@ (80035e0 <HAL_GPIO_Init+0x310>)
 80034a4:	4293      	cmp	r3, r2
 80034a6:	d013      	beq.n	80034d0 <HAL_GPIO_Init+0x200>
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	4a4e      	ldr	r2, [pc, #312]	@ (80035e4 <HAL_GPIO_Init+0x314>)
 80034ac:	4293      	cmp	r3, r2
 80034ae:	d00d      	beq.n	80034cc <HAL_GPIO_Init+0x1fc>
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	4a4d      	ldr	r2, [pc, #308]	@ (80035e8 <HAL_GPIO_Init+0x318>)
 80034b4:	4293      	cmp	r3, r2
 80034b6:	d007      	beq.n	80034c8 <HAL_GPIO_Init+0x1f8>
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	4a4c      	ldr	r2, [pc, #304]	@ (80035ec <HAL_GPIO_Init+0x31c>)
 80034bc:	4293      	cmp	r3, r2
 80034be:	d101      	bne.n	80034c4 <HAL_GPIO_Init+0x1f4>
 80034c0:	2307      	movs	r3, #7
 80034c2:	e00e      	b.n	80034e2 <HAL_GPIO_Init+0x212>
 80034c4:	2308      	movs	r3, #8
 80034c6:	e00c      	b.n	80034e2 <HAL_GPIO_Init+0x212>
 80034c8:	2306      	movs	r3, #6
 80034ca:	e00a      	b.n	80034e2 <HAL_GPIO_Init+0x212>
 80034cc:	2305      	movs	r3, #5
 80034ce:	e008      	b.n	80034e2 <HAL_GPIO_Init+0x212>
 80034d0:	2304      	movs	r3, #4
 80034d2:	e006      	b.n	80034e2 <HAL_GPIO_Init+0x212>
 80034d4:	2303      	movs	r3, #3
 80034d6:	e004      	b.n	80034e2 <HAL_GPIO_Init+0x212>
 80034d8:	2302      	movs	r3, #2
 80034da:	e002      	b.n	80034e2 <HAL_GPIO_Init+0x212>
 80034dc:	2301      	movs	r3, #1
 80034de:	e000      	b.n	80034e2 <HAL_GPIO_Init+0x212>
 80034e0:	2300      	movs	r3, #0
 80034e2:	697a      	ldr	r2, [r7, #20]
 80034e4:	f002 0203 	and.w	r2, r2, #3
 80034e8:	0092      	lsls	r2, r2, #2
 80034ea:	4093      	lsls	r3, r2
 80034ec:	693a      	ldr	r2, [r7, #16]
 80034ee:	4313      	orrs	r3, r2
 80034f0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80034f2:	4937      	ldr	r1, [pc, #220]	@ (80035d0 <HAL_GPIO_Init+0x300>)
 80034f4:	697b      	ldr	r3, [r7, #20]
 80034f6:	089b      	lsrs	r3, r3, #2
 80034f8:	3302      	adds	r3, #2
 80034fa:	693a      	ldr	r2, [r7, #16]
 80034fc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003500:	4b3b      	ldr	r3, [pc, #236]	@ (80035f0 <HAL_GPIO_Init+0x320>)
 8003502:	689b      	ldr	r3, [r3, #8]
 8003504:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	43db      	mvns	r3, r3
 800350a:	693a      	ldr	r2, [r7, #16]
 800350c:	4013      	ands	r3, r2
 800350e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003510:	683b      	ldr	r3, [r7, #0]
 8003512:	685b      	ldr	r3, [r3, #4]
 8003514:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003518:	2b00      	cmp	r3, #0
 800351a:	d003      	beq.n	8003524 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 800351c:	693a      	ldr	r2, [r7, #16]
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	4313      	orrs	r3, r2
 8003522:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003524:	4a32      	ldr	r2, [pc, #200]	@ (80035f0 <HAL_GPIO_Init+0x320>)
 8003526:	693b      	ldr	r3, [r7, #16]
 8003528:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800352a:	4b31      	ldr	r3, [pc, #196]	@ (80035f0 <HAL_GPIO_Init+0x320>)
 800352c:	68db      	ldr	r3, [r3, #12]
 800352e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	43db      	mvns	r3, r3
 8003534:	693a      	ldr	r2, [r7, #16]
 8003536:	4013      	ands	r3, r2
 8003538:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800353a:	683b      	ldr	r3, [r7, #0]
 800353c:	685b      	ldr	r3, [r3, #4]
 800353e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003542:	2b00      	cmp	r3, #0
 8003544:	d003      	beq.n	800354e <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8003546:	693a      	ldr	r2, [r7, #16]
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	4313      	orrs	r3, r2
 800354c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800354e:	4a28      	ldr	r2, [pc, #160]	@ (80035f0 <HAL_GPIO_Init+0x320>)
 8003550:	693b      	ldr	r3, [r7, #16]
 8003552:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003554:	4b26      	ldr	r3, [pc, #152]	@ (80035f0 <HAL_GPIO_Init+0x320>)
 8003556:	685b      	ldr	r3, [r3, #4]
 8003558:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	43db      	mvns	r3, r3
 800355e:	693a      	ldr	r2, [r7, #16]
 8003560:	4013      	ands	r3, r2
 8003562:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003564:	683b      	ldr	r3, [r7, #0]
 8003566:	685b      	ldr	r3, [r3, #4]
 8003568:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800356c:	2b00      	cmp	r3, #0
 800356e:	d003      	beq.n	8003578 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8003570:	693a      	ldr	r2, [r7, #16]
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	4313      	orrs	r3, r2
 8003576:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003578:	4a1d      	ldr	r2, [pc, #116]	@ (80035f0 <HAL_GPIO_Init+0x320>)
 800357a:	693b      	ldr	r3, [r7, #16]
 800357c:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800357e:	4b1c      	ldr	r3, [pc, #112]	@ (80035f0 <HAL_GPIO_Init+0x320>)
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	43db      	mvns	r3, r3
 8003588:	693a      	ldr	r2, [r7, #16]
 800358a:	4013      	ands	r3, r2
 800358c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800358e:	683b      	ldr	r3, [r7, #0]
 8003590:	685b      	ldr	r3, [r3, #4]
 8003592:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003596:	2b00      	cmp	r3, #0
 8003598:	d003      	beq.n	80035a2 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 800359a:	693a      	ldr	r2, [r7, #16]
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	4313      	orrs	r3, r2
 80035a0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80035a2:	4a13      	ldr	r2, [pc, #76]	@ (80035f0 <HAL_GPIO_Init+0x320>)
 80035a4:	693b      	ldr	r3, [r7, #16]
 80035a6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80035a8:	697b      	ldr	r3, [r7, #20]
 80035aa:	3301      	adds	r3, #1
 80035ac:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80035ae:	683b      	ldr	r3, [r7, #0]
 80035b0:	681a      	ldr	r2, [r3, #0]
 80035b2:	697b      	ldr	r3, [r7, #20]
 80035b4:	fa22 f303 	lsr.w	r3, r2, r3
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	f47f ae91 	bne.w	80032e0 <HAL_GPIO_Init+0x10>
  }
}
 80035be:	bf00      	nop
 80035c0:	bf00      	nop
 80035c2:	371c      	adds	r7, #28
 80035c4:	46bd      	mov	sp, r7
 80035c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ca:	4770      	bx	lr
 80035cc:	40021000 	.word	0x40021000
 80035d0:	40010000 	.word	0x40010000
 80035d4:	48000400 	.word	0x48000400
 80035d8:	48000800 	.word	0x48000800
 80035dc:	48000c00 	.word	0x48000c00
 80035e0:	48001000 	.word	0x48001000
 80035e4:	48001400 	.word	0x48001400
 80035e8:	48001800 	.word	0x48001800
 80035ec:	48001c00 	.word	0x48001c00
 80035f0:	40010400 	.word	0x40010400

080035f4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80035f4:	b480      	push	{r7}
 80035f6:	b083      	sub	sp, #12
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	6078      	str	r0, [r7, #4]
 80035fc:	460b      	mov	r3, r1
 80035fe:	807b      	strh	r3, [r7, #2]
 8003600:	4613      	mov	r3, r2
 8003602:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003604:	787b      	ldrb	r3, [r7, #1]
 8003606:	2b00      	cmp	r3, #0
 8003608:	d003      	beq.n	8003612 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800360a:	887a      	ldrh	r2, [r7, #2]
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003610:	e002      	b.n	8003618 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003612:	887a      	ldrh	r2, [r7, #2]
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003618:	bf00      	nop
 800361a:	370c      	adds	r7, #12
 800361c:	46bd      	mov	sp, r7
 800361e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003622:	4770      	bx	lr

08003624 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003624:	b480      	push	{r7}
 8003626:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003628:	4b0d      	ldr	r3, [pc, #52]	@ (8003660 <HAL_PWREx_GetVoltageRange+0x3c>)
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003630:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003634:	d102      	bne.n	800363c <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8003636:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800363a:	e00b      	b.n	8003654 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 800363c:	4b08      	ldr	r3, [pc, #32]	@ (8003660 <HAL_PWREx_GetVoltageRange+0x3c>)
 800363e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003642:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003646:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800364a:	d102      	bne.n	8003652 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 800364c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003650:	e000      	b.n	8003654 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8003652:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8003654:	4618      	mov	r0, r3
 8003656:	46bd      	mov	sp, r7
 8003658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800365c:	4770      	bx	lr
 800365e:	bf00      	nop
 8003660:	40007000 	.word	0x40007000

08003664 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003664:	b480      	push	{r7}
 8003666:	b085      	sub	sp, #20
 8003668:	af00      	add	r7, sp, #0
 800366a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	2b00      	cmp	r3, #0
 8003670:	d141      	bne.n	80036f6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003672:	4b4b      	ldr	r3, [pc, #300]	@ (80037a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800367a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800367e:	d131      	bne.n	80036e4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003680:	4b47      	ldr	r3, [pc, #284]	@ (80037a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003682:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003686:	4a46      	ldr	r2, [pc, #280]	@ (80037a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003688:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800368c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003690:	4b43      	ldr	r3, [pc, #268]	@ (80037a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003698:	4a41      	ldr	r2, [pc, #260]	@ (80037a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800369a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800369e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80036a0:	4b40      	ldr	r3, [pc, #256]	@ (80037a4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	2232      	movs	r2, #50	@ 0x32
 80036a6:	fb02 f303 	mul.w	r3, r2, r3
 80036aa:	4a3f      	ldr	r2, [pc, #252]	@ (80037a8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80036ac:	fba2 2303 	umull	r2, r3, r2, r3
 80036b0:	0c9b      	lsrs	r3, r3, #18
 80036b2:	3301      	adds	r3, #1
 80036b4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80036b6:	e002      	b.n	80036be <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	3b01      	subs	r3, #1
 80036bc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80036be:	4b38      	ldr	r3, [pc, #224]	@ (80037a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80036c0:	695b      	ldr	r3, [r3, #20]
 80036c2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80036c6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80036ca:	d102      	bne.n	80036d2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d1f2      	bne.n	80036b8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80036d2:	4b33      	ldr	r3, [pc, #204]	@ (80037a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80036d4:	695b      	ldr	r3, [r3, #20]
 80036d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80036da:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80036de:	d158      	bne.n	8003792 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80036e0:	2303      	movs	r3, #3
 80036e2:	e057      	b.n	8003794 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80036e4:	4b2e      	ldr	r3, [pc, #184]	@ (80037a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80036e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80036ea:	4a2d      	ldr	r2, [pc, #180]	@ (80037a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80036ec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80036f0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80036f4:	e04d      	b.n	8003792 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80036fc:	d141      	bne.n	8003782 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80036fe:	4b28      	ldr	r3, [pc, #160]	@ (80037a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003706:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800370a:	d131      	bne.n	8003770 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800370c:	4b24      	ldr	r3, [pc, #144]	@ (80037a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800370e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003712:	4a23      	ldr	r2, [pc, #140]	@ (80037a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003714:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003718:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800371c:	4b20      	ldr	r3, [pc, #128]	@ (80037a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003724:	4a1e      	ldr	r2, [pc, #120]	@ (80037a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003726:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800372a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 800372c:	4b1d      	ldr	r3, [pc, #116]	@ (80037a4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	2232      	movs	r2, #50	@ 0x32
 8003732:	fb02 f303 	mul.w	r3, r2, r3
 8003736:	4a1c      	ldr	r2, [pc, #112]	@ (80037a8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003738:	fba2 2303 	umull	r2, r3, r2, r3
 800373c:	0c9b      	lsrs	r3, r3, #18
 800373e:	3301      	adds	r3, #1
 8003740:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003742:	e002      	b.n	800374a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	3b01      	subs	r3, #1
 8003748:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800374a:	4b15      	ldr	r3, [pc, #84]	@ (80037a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800374c:	695b      	ldr	r3, [r3, #20]
 800374e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003752:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003756:	d102      	bne.n	800375e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	2b00      	cmp	r3, #0
 800375c:	d1f2      	bne.n	8003744 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800375e:	4b10      	ldr	r3, [pc, #64]	@ (80037a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003760:	695b      	ldr	r3, [r3, #20]
 8003762:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003766:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800376a:	d112      	bne.n	8003792 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800376c:	2303      	movs	r3, #3
 800376e:	e011      	b.n	8003794 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003770:	4b0b      	ldr	r3, [pc, #44]	@ (80037a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003772:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003776:	4a0a      	ldr	r2, [pc, #40]	@ (80037a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003778:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800377c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003780:	e007      	b.n	8003792 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003782:	4b07      	ldr	r3, [pc, #28]	@ (80037a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800378a:	4a05      	ldr	r2, [pc, #20]	@ (80037a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800378c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003790:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003792:	2300      	movs	r3, #0
}
 8003794:	4618      	mov	r0, r3
 8003796:	3714      	adds	r7, #20
 8003798:	46bd      	mov	sp, r7
 800379a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800379e:	4770      	bx	lr
 80037a0:	40007000 	.word	0x40007000
 80037a4:	20040000 	.word	0x20040000
 80037a8:	431bde83 	.word	0x431bde83

080037ac <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 80037ac:	b480      	push	{r7}
 80037ae:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 80037b0:	4b05      	ldr	r3, [pc, #20]	@ (80037c8 <HAL_PWREx_EnableVddIO2+0x1c>)
 80037b2:	685b      	ldr	r3, [r3, #4]
 80037b4:	4a04      	ldr	r2, [pc, #16]	@ (80037c8 <HAL_PWREx_EnableVddIO2+0x1c>)
 80037b6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80037ba:	6053      	str	r3, [r2, #4]
}
 80037bc:	bf00      	nop
 80037be:	46bd      	mov	sp, r7
 80037c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c4:	4770      	bx	lr
 80037c6:	bf00      	nop
 80037c8:	40007000 	.word	0x40007000

080037cc <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80037cc:	b580      	push	{r7, lr}
 80037ce:	b088      	sub	sp, #32
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d102      	bne.n	80037e0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80037da:	2301      	movs	r3, #1
 80037dc:	f000 bc08 	b.w	8003ff0 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80037e0:	4b96      	ldr	r3, [pc, #600]	@ (8003a3c <HAL_RCC_OscConfig+0x270>)
 80037e2:	689b      	ldr	r3, [r3, #8]
 80037e4:	f003 030c 	and.w	r3, r3, #12
 80037e8:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80037ea:	4b94      	ldr	r3, [pc, #592]	@ (8003a3c <HAL_RCC_OscConfig+0x270>)
 80037ec:	68db      	ldr	r3, [r3, #12]
 80037ee:	f003 0303 	and.w	r3, r3, #3
 80037f2:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f003 0310 	and.w	r3, r3, #16
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	f000 80e4 	beq.w	80039ca <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003802:	69bb      	ldr	r3, [r7, #24]
 8003804:	2b00      	cmp	r3, #0
 8003806:	d007      	beq.n	8003818 <HAL_RCC_OscConfig+0x4c>
 8003808:	69bb      	ldr	r3, [r7, #24]
 800380a:	2b0c      	cmp	r3, #12
 800380c:	f040 808b 	bne.w	8003926 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003810:	697b      	ldr	r3, [r7, #20]
 8003812:	2b01      	cmp	r3, #1
 8003814:	f040 8087 	bne.w	8003926 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003818:	4b88      	ldr	r3, [pc, #544]	@ (8003a3c <HAL_RCC_OscConfig+0x270>)
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	f003 0302 	and.w	r3, r3, #2
 8003820:	2b00      	cmp	r3, #0
 8003822:	d005      	beq.n	8003830 <HAL_RCC_OscConfig+0x64>
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	699b      	ldr	r3, [r3, #24]
 8003828:	2b00      	cmp	r3, #0
 800382a:	d101      	bne.n	8003830 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 800382c:	2301      	movs	r3, #1
 800382e:	e3df      	b.n	8003ff0 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	6a1a      	ldr	r2, [r3, #32]
 8003834:	4b81      	ldr	r3, [pc, #516]	@ (8003a3c <HAL_RCC_OscConfig+0x270>)
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f003 0308 	and.w	r3, r3, #8
 800383c:	2b00      	cmp	r3, #0
 800383e:	d004      	beq.n	800384a <HAL_RCC_OscConfig+0x7e>
 8003840:	4b7e      	ldr	r3, [pc, #504]	@ (8003a3c <HAL_RCC_OscConfig+0x270>)
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003848:	e005      	b.n	8003856 <HAL_RCC_OscConfig+0x8a>
 800384a:	4b7c      	ldr	r3, [pc, #496]	@ (8003a3c <HAL_RCC_OscConfig+0x270>)
 800384c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003850:	091b      	lsrs	r3, r3, #4
 8003852:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003856:	4293      	cmp	r3, r2
 8003858:	d223      	bcs.n	80038a2 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	6a1b      	ldr	r3, [r3, #32]
 800385e:	4618      	mov	r0, r3
 8003860:	f000 fdcc 	bl	80043fc <RCC_SetFlashLatencyFromMSIRange>
 8003864:	4603      	mov	r3, r0
 8003866:	2b00      	cmp	r3, #0
 8003868:	d001      	beq.n	800386e <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800386a:	2301      	movs	r3, #1
 800386c:	e3c0      	b.n	8003ff0 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800386e:	4b73      	ldr	r3, [pc, #460]	@ (8003a3c <HAL_RCC_OscConfig+0x270>)
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	4a72      	ldr	r2, [pc, #456]	@ (8003a3c <HAL_RCC_OscConfig+0x270>)
 8003874:	f043 0308 	orr.w	r3, r3, #8
 8003878:	6013      	str	r3, [r2, #0]
 800387a:	4b70      	ldr	r3, [pc, #448]	@ (8003a3c <HAL_RCC_OscConfig+0x270>)
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	6a1b      	ldr	r3, [r3, #32]
 8003886:	496d      	ldr	r1, [pc, #436]	@ (8003a3c <HAL_RCC_OscConfig+0x270>)
 8003888:	4313      	orrs	r3, r2
 800388a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800388c:	4b6b      	ldr	r3, [pc, #428]	@ (8003a3c <HAL_RCC_OscConfig+0x270>)
 800388e:	685b      	ldr	r3, [r3, #4]
 8003890:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	69db      	ldr	r3, [r3, #28]
 8003898:	021b      	lsls	r3, r3, #8
 800389a:	4968      	ldr	r1, [pc, #416]	@ (8003a3c <HAL_RCC_OscConfig+0x270>)
 800389c:	4313      	orrs	r3, r2
 800389e:	604b      	str	r3, [r1, #4]
 80038a0:	e025      	b.n	80038ee <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80038a2:	4b66      	ldr	r3, [pc, #408]	@ (8003a3c <HAL_RCC_OscConfig+0x270>)
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	4a65      	ldr	r2, [pc, #404]	@ (8003a3c <HAL_RCC_OscConfig+0x270>)
 80038a8:	f043 0308 	orr.w	r3, r3, #8
 80038ac:	6013      	str	r3, [r2, #0]
 80038ae:	4b63      	ldr	r3, [pc, #396]	@ (8003a3c <HAL_RCC_OscConfig+0x270>)
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	6a1b      	ldr	r3, [r3, #32]
 80038ba:	4960      	ldr	r1, [pc, #384]	@ (8003a3c <HAL_RCC_OscConfig+0x270>)
 80038bc:	4313      	orrs	r3, r2
 80038be:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80038c0:	4b5e      	ldr	r3, [pc, #376]	@ (8003a3c <HAL_RCC_OscConfig+0x270>)
 80038c2:	685b      	ldr	r3, [r3, #4]
 80038c4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	69db      	ldr	r3, [r3, #28]
 80038cc:	021b      	lsls	r3, r3, #8
 80038ce:	495b      	ldr	r1, [pc, #364]	@ (8003a3c <HAL_RCC_OscConfig+0x270>)
 80038d0:	4313      	orrs	r3, r2
 80038d2:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80038d4:	69bb      	ldr	r3, [r7, #24]
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d109      	bne.n	80038ee <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	6a1b      	ldr	r3, [r3, #32]
 80038de:	4618      	mov	r0, r3
 80038e0:	f000 fd8c 	bl	80043fc <RCC_SetFlashLatencyFromMSIRange>
 80038e4:	4603      	mov	r3, r0
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d001      	beq.n	80038ee <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80038ea:	2301      	movs	r3, #1
 80038ec:	e380      	b.n	8003ff0 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80038ee:	f000 fcc1 	bl	8004274 <HAL_RCC_GetSysClockFreq>
 80038f2:	4602      	mov	r2, r0
 80038f4:	4b51      	ldr	r3, [pc, #324]	@ (8003a3c <HAL_RCC_OscConfig+0x270>)
 80038f6:	689b      	ldr	r3, [r3, #8]
 80038f8:	091b      	lsrs	r3, r3, #4
 80038fa:	f003 030f 	and.w	r3, r3, #15
 80038fe:	4950      	ldr	r1, [pc, #320]	@ (8003a40 <HAL_RCC_OscConfig+0x274>)
 8003900:	5ccb      	ldrb	r3, [r1, r3]
 8003902:	f003 031f 	and.w	r3, r3, #31
 8003906:	fa22 f303 	lsr.w	r3, r2, r3
 800390a:	4a4e      	ldr	r2, [pc, #312]	@ (8003a44 <HAL_RCC_OscConfig+0x278>)
 800390c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800390e:	4b4e      	ldr	r3, [pc, #312]	@ (8003a48 <HAL_RCC_OscConfig+0x27c>)
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	4618      	mov	r0, r3
 8003914:	f7fe ffb0 	bl	8002878 <HAL_InitTick>
 8003918:	4603      	mov	r3, r0
 800391a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800391c:	7bfb      	ldrb	r3, [r7, #15]
 800391e:	2b00      	cmp	r3, #0
 8003920:	d052      	beq.n	80039c8 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8003922:	7bfb      	ldrb	r3, [r7, #15]
 8003924:	e364      	b.n	8003ff0 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	699b      	ldr	r3, [r3, #24]
 800392a:	2b00      	cmp	r3, #0
 800392c:	d032      	beq.n	8003994 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800392e:	4b43      	ldr	r3, [pc, #268]	@ (8003a3c <HAL_RCC_OscConfig+0x270>)
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	4a42      	ldr	r2, [pc, #264]	@ (8003a3c <HAL_RCC_OscConfig+0x270>)
 8003934:	f043 0301 	orr.w	r3, r3, #1
 8003938:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800393a:	f7fe ffed 	bl	8002918 <HAL_GetTick>
 800393e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003940:	e008      	b.n	8003954 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003942:	f7fe ffe9 	bl	8002918 <HAL_GetTick>
 8003946:	4602      	mov	r2, r0
 8003948:	693b      	ldr	r3, [r7, #16]
 800394a:	1ad3      	subs	r3, r2, r3
 800394c:	2b02      	cmp	r3, #2
 800394e:	d901      	bls.n	8003954 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8003950:	2303      	movs	r3, #3
 8003952:	e34d      	b.n	8003ff0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003954:	4b39      	ldr	r3, [pc, #228]	@ (8003a3c <HAL_RCC_OscConfig+0x270>)
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f003 0302 	and.w	r3, r3, #2
 800395c:	2b00      	cmp	r3, #0
 800395e:	d0f0      	beq.n	8003942 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003960:	4b36      	ldr	r3, [pc, #216]	@ (8003a3c <HAL_RCC_OscConfig+0x270>)
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	4a35      	ldr	r2, [pc, #212]	@ (8003a3c <HAL_RCC_OscConfig+0x270>)
 8003966:	f043 0308 	orr.w	r3, r3, #8
 800396a:	6013      	str	r3, [r2, #0]
 800396c:	4b33      	ldr	r3, [pc, #204]	@ (8003a3c <HAL_RCC_OscConfig+0x270>)
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	6a1b      	ldr	r3, [r3, #32]
 8003978:	4930      	ldr	r1, [pc, #192]	@ (8003a3c <HAL_RCC_OscConfig+0x270>)
 800397a:	4313      	orrs	r3, r2
 800397c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800397e:	4b2f      	ldr	r3, [pc, #188]	@ (8003a3c <HAL_RCC_OscConfig+0x270>)
 8003980:	685b      	ldr	r3, [r3, #4]
 8003982:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	69db      	ldr	r3, [r3, #28]
 800398a:	021b      	lsls	r3, r3, #8
 800398c:	492b      	ldr	r1, [pc, #172]	@ (8003a3c <HAL_RCC_OscConfig+0x270>)
 800398e:	4313      	orrs	r3, r2
 8003990:	604b      	str	r3, [r1, #4]
 8003992:	e01a      	b.n	80039ca <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003994:	4b29      	ldr	r3, [pc, #164]	@ (8003a3c <HAL_RCC_OscConfig+0x270>)
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	4a28      	ldr	r2, [pc, #160]	@ (8003a3c <HAL_RCC_OscConfig+0x270>)
 800399a:	f023 0301 	bic.w	r3, r3, #1
 800399e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80039a0:	f7fe ffba 	bl	8002918 <HAL_GetTick>
 80039a4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80039a6:	e008      	b.n	80039ba <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80039a8:	f7fe ffb6 	bl	8002918 <HAL_GetTick>
 80039ac:	4602      	mov	r2, r0
 80039ae:	693b      	ldr	r3, [r7, #16]
 80039b0:	1ad3      	subs	r3, r2, r3
 80039b2:	2b02      	cmp	r3, #2
 80039b4:	d901      	bls.n	80039ba <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80039b6:	2303      	movs	r3, #3
 80039b8:	e31a      	b.n	8003ff0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80039ba:	4b20      	ldr	r3, [pc, #128]	@ (8003a3c <HAL_RCC_OscConfig+0x270>)
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f003 0302 	and.w	r3, r3, #2
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d1f0      	bne.n	80039a8 <HAL_RCC_OscConfig+0x1dc>
 80039c6:	e000      	b.n	80039ca <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80039c8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f003 0301 	and.w	r3, r3, #1
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d073      	beq.n	8003abe <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80039d6:	69bb      	ldr	r3, [r7, #24]
 80039d8:	2b08      	cmp	r3, #8
 80039da:	d005      	beq.n	80039e8 <HAL_RCC_OscConfig+0x21c>
 80039dc:	69bb      	ldr	r3, [r7, #24]
 80039de:	2b0c      	cmp	r3, #12
 80039e0:	d10e      	bne.n	8003a00 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80039e2:	697b      	ldr	r3, [r7, #20]
 80039e4:	2b03      	cmp	r3, #3
 80039e6:	d10b      	bne.n	8003a00 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039e8:	4b14      	ldr	r3, [pc, #80]	@ (8003a3c <HAL_RCC_OscConfig+0x270>)
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d063      	beq.n	8003abc <HAL_RCC_OscConfig+0x2f0>
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	685b      	ldr	r3, [r3, #4]
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d15f      	bne.n	8003abc <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80039fc:	2301      	movs	r3, #1
 80039fe:	e2f7      	b.n	8003ff0 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	685b      	ldr	r3, [r3, #4]
 8003a04:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a08:	d106      	bne.n	8003a18 <HAL_RCC_OscConfig+0x24c>
 8003a0a:	4b0c      	ldr	r3, [pc, #48]	@ (8003a3c <HAL_RCC_OscConfig+0x270>)
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	4a0b      	ldr	r2, [pc, #44]	@ (8003a3c <HAL_RCC_OscConfig+0x270>)
 8003a10:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a14:	6013      	str	r3, [r2, #0]
 8003a16:	e025      	b.n	8003a64 <HAL_RCC_OscConfig+0x298>
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	685b      	ldr	r3, [r3, #4]
 8003a1c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003a20:	d114      	bne.n	8003a4c <HAL_RCC_OscConfig+0x280>
 8003a22:	4b06      	ldr	r3, [pc, #24]	@ (8003a3c <HAL_RCC_OscConfig+0x270>)
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	4a05      	ldr	r2, [pc, #20]	@ (8003a3c <HAL_RCC_OscConfig+0x270>)
 8003a28:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003a2c:	6013      	str	r3, [r2, #0]
 8003a2e:	4b03      	ldr	r3, [pc, #12]	@ (8003a3c <HAL_RCC_OscConfig+0x270>)
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	4a02      	ldr	r2, [pc, #8]	@ (8003a3c <HAL_RCC_OscConfig+0x270>)
 8003a34:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a38:	6013      	str	r3, [r2, #0]
 8003a3a:	e013      	b.n	8003a64 <HAL_RCC_OscConfig+0x298>
 8003a3c:	40021000 	.word	0x40021000
 8003a40:	0800ae60 	.word	0x0800ae60
 8003a44:	20040000 	.word	0x20040000
 8003a48:	20040004 	.word	0x20040004
 8003a4c:	4ba0      	ldr	r3, [pc, #640]	@ (8003cd0 <HAL_RCC_OscConfig+0x504>)
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	4a9f      	ldr	r2, [pc, #636]	@ (8003cd0 <HAL_RCC_OscConfig+0x504>)
 8003a52:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003a56:	6013      	str	r3, [r2, #0]
 8003a58:	4b9d      	ldr	r3, [pc, #628]	@ (8003cd0 <HAL_RCC_OscConfig+0x504>)
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	4a9c      	ldr	r2, [pc, #624]	@ (8003cd0 <HAL_RCC_OscConfig+0x504>)
 8003a5e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003a62:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	685b      	ldr	r3, [r3, #4]
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d013      	beq.n	8003a94 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a6c:	f7fe ff54 	bl	8002918 <HAL_GetTick>
 8003a70:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003a72:	e008      	b.n	8003a86 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a74:	f7fe ff50 	bl	8002918 <HAL_GetTick>
 8003a78:	4602      	mov	r2, r0
 8003a7a:	693b      	ldr	r3, [r7, #16]
 8003a7c:	1ad3      	subs	r3, r2, r3
 8003a7e:	2b64      	cmp	r3, #100	@ 0x64
 8003a80:	d901      	bls.n	8003a86 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003a82:	2303      	movs	r3, #3
 8003a84:	e2b4      	b.n	8003ff0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003a86:	4b92      	ldr	r3, [pc, #584]	@ (8003cd0 <HAL_RCC_OscConfig+0x504>)
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d0f0      	beq.n	8003a74 <HAL_RCC_OscConfig+0x2a8>
 8003a92:	e014      	b.n	8003abe <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a94:	f7fe ff40 	bl	8002918 <HAL_GetTick>
 8003a98:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003a9a:	e008      	b.n	8003aae <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a9c:	f7fe ff3c 	bl	8002918 <HAL_GetTick>
 8003aa0:	4602      	mov	r2, r0
 8003aa2:	693b      	ldr	r3, [r7, #16]
 8003aa4:	1ad3      	subs	r3, r2, r3
 8003aa6:	2b64      	cmp	r3, #100	@ 0x64
 8003aa8:	d901      	bls.n	8003aae <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003aaa:	2303      	movs	r3, #3
 8003aac:	e2a0      	b.n	8003ff0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003aae:	4b88      	ldr	r3, [pc, #544]	@ (8003cd0 <HAL_RCC_OscConfig+0x504>)
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d1f0      	bne.n	8003a9c <HAL_RCC_OscConfig+0x2d0>
 8003aba:	e000      	b.n	8003abe <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003abc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f003 0302 	and.w	r3, r3, #2
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d060      	beq.n	8003b8c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003aca:	69bb      	ldr	r3, [r7, #24]
 8003acc:	2b04      	cmp	r3, #4
 8003ace:	d005      	beq.n	8003adc <HAL_RCC_OscConfig+0x310>
 8003ad0:	69bb      	ldr	r3, [r7, #24]
 8003ad2:	2b0c      	cmp	r3, #12
 8003ad4:	d119      	bne.n	8003b0a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003ad6:	697b      	ldr	r3, [r7, #20]
 8003ad8:	2b02      	cmp	r3, #2
 8003ada:	d116      	bne.n	8003b0a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003adc:	4b7c      	ldr	r3, [pc, #496]	@ (8003cd0 <HAL_RCC_OscConfig+0x504>)
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d005      	beq.n	8003af4 <HAL_RCC_OscConfig+0x328>
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	68db      	ldr	r3, [r3, #12]
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d101      	bne.n	8003af4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003af0:	2301      	movs	r3, #1
 8003af2:	e27d      	b.n	8003ff0 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003af4:	4b76      	ldr	r3, [pc, #472]	@ (8003cd0 <HAL_RCC_OscConfig+0x504>)
 8003af6:	685b      	ldr	r3, [r3, #4]
 8003af8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	691b      	ldr	r3, [r3, #16]
 8003b00:	061b      	lsls	r3, r3, #24
 8003b02:	4973      	ldr	r1, [pc, #460]	@ (8003cd0 <HAL_RCC_OscConfig+0x504>)
 8003b04:	4313      	orrs	r3, r2
 8003b06:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003b08:	e040      	b.n	8003b8c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	68db      	ldr	r3, [r3, #12]
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d023      	beq.n	8003b5a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003b12:	4b6f      	ldr	r3, [pc, #444]	@ (8003cd0 <HAL_RCC_OscConfig+0x504>)
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	4a6e      	ldr	r2, [pc, #440]	@ (8003cd0 <HAL_RCC_OscConfig+0x504>)
 8003b18:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b1c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b1e:	f7fe fefb 	bl	8002918 <HAL_GetTick>
 8003b22:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003b24:	e008      	b.n	8003b38 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b26:	f7fe fef7 	bl	8002918 <HAL_GetTick>
 8003b2a:	4602      	mov	r2, r0
 8003b2c:	693b      	ldr	r3, [r7, #16]
 8003b2e:	1ad3      	subs	r3, r2, r3
 8003b30:	2b02      	cmp	r3, #2
 8003b32:	d901      	bls.n	8003b38 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003b34:	2303      	movs	r3, #3
 8003b36:	e25b      	b.n	8003ff0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003b38:	4b65      	ldr	r3, [pc, #404]	@ (8003cd0 <HAL_RCC_OscConfig+0x504>)
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d0f0      	beq.n	8003b26 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b44:	4b62      	ldr	r3, [pc, #392]	@ (8003cd0 <HAL_RCC_OscConfig+0x504>)
 8003b46:	685b      	ldr	r3, [r3, #4]
 8003b48:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	691b      	ldr	r3, [r3, #16]
 8003b50:	061b      	lsls	r3, r3, #24
 8003b52:	495f      	ldr	r1, [pc, #380]	@ (8003cd0 <HAL_RCC_OscConfig+0x504>)
 8003b54:	4313      	orrs	r3, r2
 8003b56:	604b      	str	r3, [r1, #4]
 8003b58:	e018      	b.n	8003b8c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003b5a:	4b5d      	ldr	r3, [pc, #372]	@ (8003cd0 <HAL_RCC_OscConfig+0x504>)
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	4a5c      	ldr	r2, [pc, #368]	@ (8003cd0 <HAL_RCC_OscConfig+0x504>)
 8003b60:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003b64:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b66:	f7fe fed7 	bl	8002918 <HAL_GetTick>
 8003b6a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003b6c:	e008      	b.n	8003b80 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b6e:	f7fe fed3 	bl	8002918 <HAL_GetTick>
 8003b72:	4602      	mov	r2, r0
 8003b74:	693b      	ldr	r3, [r7, #16]
 8003b76:	1ad3      	subs	r3, r2, r3
 8003b78:	2b02      	cmp	r3, #2
 8003b7a:	d901      	bls.n	8003b80 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003b7c:	2303      	movs	r3, #3
 8003b7e:	e237      	b.n	8003ff0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003b80:	4b53      	ldr	r3, [pc, #332]	@ (8003cd0 <HAL_RCC_OscConfig+0x504>)
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d1f0      	bne.n	8003b6e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	f003 0308 	and.w	r3, r3, #8
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d03c      	beq.n	8003c12 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	695b      	ldr	r3, [r3, #20]
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d01c      	beq.n	8003bda <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003ba0:	4b4b      	ldr	r3, [pc, #300]	@ (8003cd0 <HAL_RCC_OscConfig+0x504>)
 8003ba2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003ba6:	4a4a      	ldr	r2, [pc, #296]	@ (8003cd0 <HAL_RCC_OscConfig+0x504>)
 8003ba8:	f043 0301 	orr.w	r3, r3, #1
 8003bac:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bb0:	f7fe feb2 	bl	8002918 <HAL_GetTick>
 8003bb4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003bb6:	e008      	b.n	8003bca <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003bb8:	f7fe feae 	bl	8002918 <HAL_GetTick>
 8003bbc:	4602      	mov	r2, r0
 8003bbe:	693b      	ldr	r3, [r7, #16]
 8003bc0:	1ad3      	subs	r3, r2, r3
 8003bc2:	2b02      	cmp	r3, #2
 8003bc4:	d901      	bls.n	8003bca <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003bc6:	2303      	movs	r3, #3
 8003bc8:	e212      	b.n	8003ff0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003bca:	4b41      	ldr	r3, [pc, #260]	@ (8003cd0 <HAL_RCC_OscConfig+0x504>)
 8003bcc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003bd0:	f003 0302 	and.w	r3, r3, #2
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d0ef      	beq.n	8003bb8 <HAL_RCC_OscConfig+0x3ec>
 8003bd8:	e01b      	b.n	8003c12 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003bda:	4b3d      	ldr	r3, [pc, #244]	@ (8003cd0 <HAL_RCC_OscConfig+0x504>)
 8003bdc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003be0:	4a3b      	ldr	r2, [pc, #236]	@ (8003cd0 <HAL_RCC_OscConfig+0x504>)
 8003be2:	f023 0301 	bic.w	r3, r3, #1
 8003be6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bea:	f7fe fe95 	bl	8002918 <HAL_GetTick>
 8003bee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003bf0:	e008      	b.n	8003c04 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003bf2:	f7fe fe91 	bl	8002918 <HAL_GetTick>
 8003bf6:	4602      	mov	r2, r0
 8003bf8:	693b      	ldr	r3, [r7, #16]
 8003bfa:	1ad3      	subs	r3, r2, r3
 8003bfc:	2b02      	cmp	r3, #2
 8003bfe:	d901      	bls.n	8003c04 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003c00:	2303      	movs	r3, #3
 8003c02:	e1f5      	b.n	8003ff0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003c04:	4b32      	ldr	r3, [pc, #200]	@ (8003cd0 <HAL_RCC_OscConfig+0x504>)
 8003c06:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003c0a:	f003 0302 	and.w	r3, r3, #2
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d1ef      	bne.n	8003bf2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	f003 0304 	and.w	r3, r3, #4
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	f000 80a6 	beq.w	8003d6c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c20:	2300      	movs	r3, #0
 8003c22:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003c24:	4b2a      	ldr	r3, [pc, #168]	@ (8003cd0 <HAL_RCC_OscConfig+0x504>)
 8003c26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c28:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d10d      	bne.n	8003c4c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c30:	4b27      	ldr	r3, [pc, #156]	@ (8003cd0 <HAL_RCC_OscConfig+0x504>)
 8003c32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c34:	4a26      	ldr	r2, [pc, #152]	@ (8003cd0 <HAL_RCC_OscConfig+0x504>)
 8003c36:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003c3a:	6593      	str	r3, [r2, #88]	@ 0x58
 8003c3c:	4b24      	ldr	r3, [pc, #144]	@ (8003cd0 <HAL_RCC_OscConfig+0x504>)
 8003c3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c40:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c44:	60bb      	str	r3, [r7, #8]
 8003c46:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c48:	2301      	movs	r3, #1
 8003c4a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003c4c:	4b21      	ldr	r3, [pc, #132]	@ (8003cd4 <HAL_RCC_OscConfig+0x508>)
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d118      	bne.n	8003c8a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003c58:	4b1e      	ldr	r3, [pc, #120]	@ (8003cd4 <HAL_RCC_OscConfig+0x508>)
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	4a1d      	ldr	r2, [pc, #116]	@ (8003cd4 <HAL_RCC_OscConfig+0x508>)
 8003c5e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003c62:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003c64:	f7fe fe58 	bl	8002918 <HAL_GetTick>
 8003c68:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003c6a:	e008      	b.n	8003c7e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c6c:	f7fe fe54 	bl	8002918 <HAL_GetTick>
 8003c70:	4602      	mov	r2, r0
 8003c72:	693b      	ldr	r3, [r7, #16]
 8003c74:	1ad3      	subs	r3, r2, r3
 8003c76:	2b02      	cmp	r3, #2
 8003c78:	d901      	bls.n	8003c7e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003c7a:	2303      	movs	r3, #3
 8003c7c:	e1b8      	b.n	8003ff0 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003c7e:	4b15      	ldr	r3, [pc, #84]	@ (8003cd4 <HAL_RCC_OscConfig+0x508>)
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d0f0      	beq.n	8003c6c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	689b      	ldr	r3, [r3, #8]
 8003c8e:	2b01      	cmp	r3, #1
 8003c90:	d108      	bne.n	8003ca4 <HAL_RCC_OscConfig+0x4d8>
 8003c92:	4b0f      	ldr	r3, [pc, #60]	@ (8003cd0 <HAL_RCC_OscConfig+0x504>)
 8003c94:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c98:	4a0d      	ldr	r2, [pc, #52]	@ (8003cd0 <HAL_RCC_OscConfig+0x504>)
 8003c9a:	f043 0301 	orr.w	r3, r3, #1
 8003c9e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003ca2:	e029      	b.n	8003cf8 <HAL_RCC_OscConfig+0x52c>
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	689b      	ldr	r3, [r3, #8]
 8003ca8:	2b05      	cmp	r3, #5
 8003caa:	d115      	bne.n	8003cd8 <HAL_RCC_OscConfig+0x50c>
 8003cac:	4b08      	ldr	r3, [pc, #32]	@ (8003cd0 <HAL_RCC_OscConfig+0x504>)
 8003cae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003cb2:	4a07      	ldr	r2, [pc, #28]	@ (8003cd0 <HAL_RCC_OscConfig+0x504>)
 8003cb4:	f043 0304 	orr.w	r3, r3, #4
 8003cb8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003cbc:	4b04      	ldr	r3, [pc, #16]	@ (8003cd0 <HAL_RCC_OscConfig+0x504>)
 8003cbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003cc2:	4a03      	ldr	r2, [pc, #12]	@ (8003cd0 <HAL_RCC_OscConfig+0x504>)
 8003cc4:	f043 0301 	orr.w	r3, r3, #1
 8003cc8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003ccc:	e014      	b.n	8003cf8 <HAL_RCC_OscConfig+0x52c>
 8003cce:	bf00      	nop
 8003cd0:	40021000 	.word	0x40021000
 8003cd4:	40007000 	.word	0x40007000
 8003cd8:	4b9d      	ldr	r3, [pc, #628]	@ (8003f50 <HAL_RCC_OscConfig+0x784>)
 8003cda:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003cde:	4a9c      	ldr	r2, [pc, #624]	@ (8003f50 <HAL_RCC_OscConfig+0x784>)
 8003ce0:	f023 0301 	bic.w	r3, r3, #1
 8003ce4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003ce8:	4b99      	ldr	r3, [pc, #612]	@ (8003f50 <HAL_RCC_OscConfig+0x784>)
 8003cea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003cee:	4a98      	ldr	r2, [pc, #608]	@ (8003f50 <HAL_RCC_OscConfig+0x784>)
 8003cf0:	f023 0304 	bic.w	r3, r3, #4
 8003cf4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	689b      	ldr	r3, [r3, #8]
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d016      	beq.n	8003d2e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d00:	f7fe fe0a 	bl	8002918 <HAL_GetTick>
 8003d04:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003d06:	e00a      	b.n	8003d1e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d08:	f7fe fe06 	bl	8002918 <HAL_GetTick>
 8003d0c:	4602      	mov	r2, r0
 8003d0e:	693b      	ldr	r3, [r7, #16]
 8003d10:	1ad3      	subs	r3, r2, r3
 8003d12:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d16:	4293      	cmp	r3, r2
 8003d18:	d901      	bls.n	8003d1e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003d1a:	2303      	movs	r3, #3
 8003d1c:	e168      	b.n	8003ff0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003d1e:	4b8c      	ldr	r3, [pc, #560]	@ (8003f50 <HAL_RCC_OscConfig+0x784>)
 8003d20:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d24:	f003 0302 	and.w	r3, r3, #2
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d0ed      	beq.n	8003d08 <HAL_RCC_OscConfig+0x53c>
 8003d2c:	e015      	b.n	8003d5a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d2e:	f7fe fdf3 	bl	8002918 <HAL_GetTick>
 8003d32:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003d34:	e00a      	b.n	8003d4c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d36:	f7fe fdef 	bl	8002918 <HAL_GetTick>
 8003d3a:	4602      	mov	r2, r0
 8003d3c:	693b      	ldr	r3, [r7, #16]
 8003d3e:	1ad3      	subs	r3, r2, r3
 8003d40:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d44:	4293      	cmp	r3, r2
 8003d46:	d901      	bls.n	8003d4c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003d48:	2303      	movs	r3, #3
 8003d4a:	e151      	b.n	8003ff0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003d4c:	4b80      	ldr	r3, [pc, #512]	@ (8003f50 <HAL_RCC_OscConfig+0x784>)
 8003d4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d52:	f003 0302 	and.w	r3, r3, #2
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d1ed      	bne.n	8003d36 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003d5a:	7ffb      	ldrb	r3, [r7, #31]
 8003d5c:	2b01      	cmp	r3, #1
 8003d5e:	d105      	bne.n	8003d6c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d60:	4b7b      	ldr	r3, [pc, #492]	@ (8003f50 <HAL_RCC_OscConfig+0x784>)
 8003d62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d64:	4a7a      	ldr	r2, [pc, #488]	@ (8003f50 <HAL_RCC_OscConfig+0x784>)
 8003d66:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003d6a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	f003 0320 	and.w	r3, r3, #32
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d03c      	beq.n	8003df2 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d01c      	beq.n	8003dba <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003d80:	4b73      	ldr	r3, [pc, #460]	@ (8003f50 <HAL_RCC_OscConfig+0x784>)
 8003d82:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003d86:	4a72      	ldr	r2, [pc, #456]	@ (8003f50 <HAL_RCC_OscConfig+0x784>)
 8003d88:	f043 0301 	orr.w	r3, r3, #1
 8003d8c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d90:	f7fe fdc2 	bl	8002918 <HAL_GetTick>
 8003d94:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003d96:	e008      	b.n	8003daa <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003d98:	f7fe fdbe 	bl	8002918 <HAL_GetTick>
 8003d9c:	4602      	mov	r2, r0
 8003d9e:	693b      	ldr	r3, [r7, #16]
 8003da0:	1ad3      	subs	r3, r2, r3
 8003da2:	2b02      	cmp	r3, #2
 8003da4:	d901      	bls.n	8003daa <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8003da6:	2303      	movs	r3, #3
 8003da8:	e122      	b.n	8003ff0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003daa:	4b69      	ldr	r3, [pc, #420]	@ (8003f50 <HAL_RCC_OscConfig+0x784>)
 8003dac:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003db0:	f003 0302 	and.w	r3, r3, #2
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d0ef      	beq.n	8003d98 <HAL_RCC_OscConfig+0x5cc>
 8003db8:	e01b      	b.n	8003df2 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003dba:	4b65      	ldr	r3, [pc, #404]	@ (8003f50 <HAL_RCC_OscConfig+0x784>)
 8003dbc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003dc0:	4a63      	ldr	r2, [pc, #396]	@ (8003f50 <HAL_RCC_OscConfig+0x784>)
 8003dc2:	f023 0301 	bic.w	r3, r3, #1
 8003dc6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003dca:	f7fe fda5 	bl	8002918 <HAL_GetTick>
 8003dce:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003dd0:	e008      	b.n	8003de4 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003dd2:	f7fe fda1 	bl	8002918 <HAL_GetTick>
 8003dd6:	4602      	mov	r2, r0
 8003dd8:	693b      	ldr	r3, [r7, #16]
 8003dda:	1ad3      	subs	r3, r2, r3
 8003ddc:	2b02      	cmp	r3, #2
 8003dde:	d901      	bls.n	8003de4 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8003de0:	2303      	movs	r3, #3
 8003de2:	e105      	b.n	8003ff0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003de4:	4b5a      	ldr	r3, [pc, #360]	@ (8003f50 <HAL_RCC_OscConfig+0x784>)
 8003de6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003dea:	f003 0302 	and.w	r3, r3, #2
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d1ef      	bne.n	8003dd2 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	f000 80f9 	beq.w	8003fee <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e00:	2b02      	cmp	r3, #2
 8003e02:	f040 80cf 	bne.w	8003fa4 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003e06:	4b52      	ldr	r3, [pc, #328]	@ (8003f50 <HAL_RCC_OscConfig+0x784>)
 8003e08:	68db      	ldr	r3, [r3, #12]
 8003e0a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e0c:	697b      	ldr	r3, [r7, #20]
 8003e0e:	f003 0203 	and.w	r2, r3, #3
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e16:	429a      	cmp	r2, r3
 8003e18:	d12c      	bne.n	8003e74 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003e1a:	697b      	ldr	r3, [r7, #20]
 8003e1c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e24:	3b01      	subs	r3, #1
 8003e26:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e28:	429a      	cmp	r2, r3
 8003e2a:	d123      	bne.n	8003e74 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003e2c:	697b      	ldr	r3, [r7, #20]
 8003e2e:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e36:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003e38:	429a      	cmp	r2, r3
 8003e3a:	d11b      	bne.n	8003e74 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003e3c:	697b      	ldr	r3, [r7, #20]
 8003e3e:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e46:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003e48:	429a      	cmp	r2, r3
 8003e4a:	d113      	bne.n	8003e74 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003e4c:	697b      	ldr	r3, [r7, #20]
 8003e4e:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e56:	085b      	lsrs	r3, r3, #1
 8003e58:	3b01      	subs	r3, #1
 8003e5a:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003e5c:	429a      	cmp	r2, r3
 8003e5e:	d109      	bne.n	8003e74 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003e60:	697b      	ldr	r3, [r7, #20]
 8003e62:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e6a:	085b      	lsrs	r3, r3, #1
 8003e6c:	3b01      	subs	r3, #1
 8003e6e:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003e70:	429a      	cmp	r2, r3
 8003e72:	d071      	beq.n	8003f58 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003e74:	69bb      	ldr	r3, [r7, #24]
 8003e76:	2b0c      	cmp	r3, #12
 8003e78:	d068      	beq.n	8003f4c <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003e7a:	4b35      	ldr	r3, [pc, #212]	@ (8003f50 <HAL_RCC_OscConfig+0x784>)
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d105      	bne.n	8003e92 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003e86:	4b32      	ldr	r3, [pc, #200]	@ (8003f50 <HAL_RCC_OscConfig+0x784>)
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d001      	beq.n	8003e96 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8003e92:	2301      	movs	r3, #1
 8003e94:	e0ac      	b.n	8003ff0 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003e96:	4b2e      	ldr	r3, [pc, #184]	@ (8003f50 <HAL_RCC_OscConfig+0x784>)
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	4a2d      	ldr	r2, [pc, #180]	@ (8003f50 <HAL_RCC_OscConfig+0x784>)
 8003e9c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003ea0:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003ea2:	f7fe fd39 	bl	8002918 <HAL_GetTick>
 8003ea6:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003ea8:	e008      	b.n	8003ebc <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003eaa:	f7fe fd35 	bl	8002918 <HAL_GetTick>
 8003eae:	4602      	mov	r2, r0
 8003eb0:	693b      	ldr	r3, [r7, #16]
 8003eb2:	1ad3      	subs	r3, r2, r3
 8003eb4:	2b02      	cmp	r3, #2
 8003eb6:	d901      	bls.n	8003ebc <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8003eb8:	2303      	movs	r3, #3
 8003eba:	e099      	b.n	8003ff0 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003ebc:	4b24      	ldr	r3, [pc, #144]	@ (8003f50 <HAL_RCC_OscConfig+0x784>)
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d1f0      	bne.n	8003eaa <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003ec8:	4b21      	ldr	r3, [pc, #132]	@ (8003f50 <HAL_RCC_OscConfig+0x784>)
 8003eca:	68da      	ldr	r2, [r3, #12]
 8003ecc:	4b21      	ldr	r3, [pc, #132]	@ (8003f54 <HAL_RCC_OscConfig+0x788>)
 8003ece:	4013      	ands	r3, r2
 8003ed0:	687a      	ldr	r2, [r7, #4]
 8003ed2:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003ed4:	687a      	ldr	r2, [r7, #4]
 8003ed6:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003ed8:	3a01      	subs	r2, #1
 8003eda:	0112      	lsls	r2, r2, #4
 8003edc:	4311      	orrs	r1, r2
 8003ede:	687a      	ldr	r2, [r7, #4]
 8003ee0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003ee2:	0212      	lsls	r2, r2, #8
 8003ee4:	4311      	orrs	r1, r2
 8003ee6:	687a      	ldr	r2, [r7, #4]
 8003ee8:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003eea:	0852      	lsrs	r2, r2, #1
 8003eec:	3a01      	subs	r2, #1
 8003eee:	0552      	lsls	r2, r2, #21
 8003ef0:	4311      	orrs	r1, r2
 8003ef2:	687a      	ldr	r2, [r7, #4]
 8003ef4:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003ef6:	0852      	lsrs	r2, r2, #1
 8003ef8:	3a01      	subs	r2, #1
 8003efa:	0652      	lsls	r2, r2, #25
 8003efc:	4311      	orrs	r1, r2
 8003efe:	687a      	ldr	r2, [r7, #4]
 8003f00:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003f02:	06d2      	lsls	r2, r2, #27
 8003f04:	430a      	orrs	r2, r1
 8003f06:	4912      	ldr	r1, [pc, #72]	@ (8003f50 <HAL_RCC_OscConfig+0x784>)
 8003f08:	4313      	orrs	r3, r2
 8003f0a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003f0c:	4b10      	ldr	r3, [pc, #64]	@ (8003f50 <HAL_RCC_OscConfig+0x784>)
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	4a0f      	ldr	r2, [pc, #60]	@ (8003f50 <HAL_RCC_OscConfig+0x784>)
 8003f12:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003f16:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003f18:	4b0d      	ldr	r3, [pc, #52]	@ (8003f50 <HAL_RCC_OscConfig+0x784>)
 8003f1a:	68db      	ldr	r3, [r3, #12]
 8003f1c:	4a0c      	ldr	r2, [pc, #48]	@ (8003f50 <HAL_RCC_OscConfig+0x784>)
 8003f1e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003f22:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003f24:	f7fe fcf8 	bl	8002918 <HAL_GetTick>
 8003f28:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f2a:	e008      	b.n	8003f3e <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f2c:	f7fe fcf4 	bl	8002918 <HAL_GetTick>
 8003f30:	4602      	mov	r2, r0
 8003f32:	693b      	ldr	r3, [r7, #16]
 8003f34:	1ad3      	subs	r3, r2, r3
 8003f36:	2b02      	cmp	r3, #2
 8003f38:	d901      	bls.n	8003f3e <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8003f3a:	2303      	movs	r3, #3
 8003f3c:	e058      	b.n	8003ff0 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f3e:	4b04      	ldr	r3, [pc, #16]	@ (8003f50 <HAL_RCC_OscConfig+0x784>)
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d0f0      	beq.n	8003f2c <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003f4a:	e050      	b.n	8003fee <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003f4c:	2301      	movs	r3, #1
 8003f4e:	e04f      	b.n	8003ff0 <HAL_RCC_OscConfig+0x824>
 8003f50:	40021000 	.word	0x40021000
 8003f54:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f58:	4b27      	ldr	r3, [pc, #156]	@ (8003ff8 <HAL_RCC_OscConfig+0x82c>)
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d144      	bne.n	8003fee <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003f64:	4b24      	ldr	r3, [pc, #144]	@ (8003ff8 <HAL_RCC_OscConfig+0x82c>)
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	4a23      	ldr	r2, [pc, #140]	@ (8003ff8 <HAL_RCC_OscConfig+0x82c>)
 8003f6a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003f6e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003f70:	4b21      	ldr	r3, [pc, #132]	@ (8003ff8 <HAL_RCC_OscConfig+0x82c>)
 8003f72:	68db      	ldr	r3, [r3, #12]
 8003f74:	4a20      	ldr	r2, [pc, #128]	@ (8003ff8 <HAL_RCC_OscConfig+0x82c>)
 8003f76:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003f7a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003f7c:	f7fe fccc 	bl	8002918 <HAL_GetTick>
 8003f80:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f82:	e008      	b.n	8003f96 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f84:	f7fe fcc8 	bl	8002918 <HAL_GetTick>
 8003f88:	4602      	mov	r2, r0
 8003f8a:	693b      	ldr	r3, [r7, #16]
 8003f8c:	1ad3      	subs	r3, r2, r3
 8003f8e:	2b02      	cmp	r3, #2
 8003f90:	d901      	bls.n	8003f96 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8003f92:	2303      	movs	r3, #3
 8003f94:	e02c      	b.n	8003ff0 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f96:	4b18      	ldr	r3, [pc, #96]	@ (8003ff8 <HAL_RCC_OscConfig+0x82c>)
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d0f0      	beq.n	8003f84 <HAL_RCC_OscConfig+0x7b8>
 8003fa2:	e024      	b.n	8003fee <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003fa4:	69bb      	ldr	r3, [r7, #24]
 8003fa6:	2b0c      	cmp	r3, #12
 8003fa8:	d01f      	beq.n	8003fea <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003faa:	4b13      	ldr	r3, [pc, #76]	@ (8003ff8 <HAL_RCC_OscConfig+0x82c>)
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	4a12      	ldr	r2, [pc, #72]	@ (8003ff8 <HAL_RCC_OscConfig+0x82c>)
 8003fb0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003fb4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fb6:	f7fe fcaf 	bl	8002918 <HAL_GetTick>
 8003fba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003fbc:	e008      	b.n	8003fd0 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003fbe:	f7fe fcab 	bl	8002918 <HAL_GetTick>
 8003fc2:	4602      	mov	r2, r0
 8003fc4:	693b      	ldr	r3, [r7, #16]
 8003fc6:	1ad3      	subs	r3, r2, r3
 8003fc8:	2b02      	cmp	r3, #2
 8003fca:	d901      	bls.n	8003fd0 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8003fcc:	2303      	movs	r3, #3
 8003fce:	e00f      	b.n	8003ff0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003fd0:	4b09      	ldr	r3, [pc, #36]	@ (8003ff8 <HAL_RCC_OscConfig+0x82c>)
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d1f0      	bne.n	8003fbe <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003fdc:	4b06      	ldr	r3, [pc, #24]	@ (8003ff8 <HAL_RCC_OscConfig+0x82c>)
 8003fde:	68da      	ldr	r2, [r3, #12]
 8003fe0:	4905      	ldr	r1, [pc, #20]	@ (8003ff8 <HAL_RCC_OscConfig+0x82c>)
 8003fe2:	4b06      	ldr	r3, [pc, #24]	@ (8003ffc <HAL_RCC_OscConfig+0x830>)
 8003fe4:	4013      	ands	r3, r2
 8003fe6:	60cb      	str	r3, [r1, #12]
 8003fe8:	e001      	b.n	8003fee <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003fea:	2301      	movs	r3, #1
 8003fec:	e000      	b.n	8003ff0 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8003fee:	2300      	movs	r3, #0
}
 8003ff0:	4618      	mov	r0, r3
 8003ff2:	3720      	adds	r7, #32
 8003ff4:	46bd      	mov	sp, r7
 8003ff6:	bd80      	pop	{r7, pc}
 8003ff8:	40021000 	.word	0x40021000
 8003ffc:	feeefffc 	.word	0xfeeefffc

08004000 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004000:	b580      	push	{r7, lr}
 8004002:	b086      	sub	sp, #24
 8004004:	af00      	add	r7, sp, #0
 8004006:	6078      	str	r0, [r7, #4]
 8004008:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800400a:	2300      	movs	r3, #0
 800400c:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	2b00      	cmp	r3, #0
 8004012:	d101      	bne.n	8004018 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004014:	2301      	movs	r3, #1
 8004016:	e11d      	b.n	8004254 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004018:	4b90      	ldr	r3, [pc, #576]	@ (800425c <HAL_RCC_ClockConfig+0x25c>)
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f003 030f 	and.w	r3, r3, #15
 8004020:	683a      	ldr	r2, [r7, #0]
 8004022:	429a      	cmp	r2, r3
 8004024:	d910      	bls.n	8004048 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004026:	4b8d      	ldr	r3, [pc, #564]	@ (800425c <HAL_RCC_ClockConfig+0x25c>)
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f023 020f 	bic.w	r2, r3, #15
 800402e:	498b      	ldr	r1, [pc, #556]	@ (800425c <HAL_RCC_ClockConfig+0x25c>)
 8004030:	683b      	ldr	r3, [r7, #0]
 8004032:	4313      	orrs	r3, r2
 8004034:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004036:	4b89      	ldr	r3, [pc, #548]	@ (800425c <HAL_RCC_ClockConfig+0x25c>)
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	f003 030f 	and.w	r3, r3, #15
 800403e:	683a      	ldr	r2, [r7, #0]
 8004040:	429a      	cmp	r2, r3
 8004042:	d001      	beq.n	8004048 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004044:	2301      	movs	r3, #1
 8004046:	e105      	b.n	8004254 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f003 0302 	and.w	r3, r3, #2
 8004050:	2b00      	cmp	r3, #0
 8004052:	d010      	beq.n	8004076 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	689a      	ldr	r2, [r3, #8]
 8004058:	4b81      	ldr	r3, [pc, #516]	@ (8004260 <HAL_RCC_ClockConfig+0x260>)
 800405a:	689b      	ldr	r3, [r3, #8]
 800405c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004060:	429a      	cmp	r2, r3
 8004062:	d908      	bls.n	8004076 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004064:	4b7e      	ldr	r3, [pc, #504]	@ (8004260 <HAL_RCC_ClockConfig+0x260>)
 8004066:	689b      	ldr	r3, [r3, #8]
 8004068:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	689b      	ldr	r3, [r3, #8]
 8004070:	497b      	ldr	r1, [pc, #492]	@ (8004260 <HAL_RCC_ClockConfig+0x260>)
 8004072:	4313      	orrs	r3, r2
 8004074:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f003 0301 	and.w	r3, r3, #1
 800407e:	2b00      	cmp	r3, #0
 8004080:	d079      	beq.n	8004176 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	685b      	ldr	r3, [r3, #4]
 8004086:	2b03      	cmp	r3, #3
 8004088:	d11e      	bne.n	80040c8 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800408a:	4b75      	ldr	r3, [pc, #468]	@ (8004260 <HAL_RCC_ClockConfig+0x260>)
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004092:	2b00      	cmp	r3, #0
 8004094:	d101      	bne.n	800409a <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8004096:	2301      	movs	r3, #1
 8004098:	e0dc      	b.n	8004254 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 800409a:	f000 fa09 	bl	80044b0 <RCC_GetSysClockFreqFromPLLSource>
 800409e:	4603      	mov	r3, r0
 80040a0:	4a70      	ldr	r2, [pc, #448]	@ (8004264 <HAL_RCC_ClockConfig+0x264>)
 80040a2:	4293      	cmp	r3, r2
 80040a4:	d946      	bls.n	8004134 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80040a6:	4b6e      	ldr	r3, [pc, #440]	@ (8004260 <HAL_RCC_ClockConfig+0x260>)
 80040a8:	689b      	ldr	r3, [r3, #8]
 80040aa:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d140      	bne.n	8004134 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80040b2:	4b6b      	ldr	r3, [pc, #428]	@ (8004260 <HAL_RCC_ClockConfig+0x260>)
 80040b4:	689b      	ldr	r3, [r3, #8]
 80040b6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80040ba:	4a69      	ldr	r2, [pc, #420]	@ (8004260 <HAL_RCC_ClockConfig+0x260>)
 80040bc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80040c0:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80040c2:	2380      	movs	r3, #128	@ 0x80
 80040c4:	617b      	str	r3, [r7, #20]
 80040c6:	e035      	b.n	8004134 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	685b      	ldr	r3, [r3, #4]
 80040cc:	2b02      	cmp	r3, #2
 80040ce:	d107      	bne.n	80040e0 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80040d0:	4b63      	ldr	r3, [pc, #396]	@ (8004260 <HAL_RCC_ClockConfig+0x260>)
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d115      	bne.n	8004108 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80040dc:	2301      	movs	r3, #1
 80040de:	e0b9      	b.n	8004254 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	685b      	ldr	r3, [r3, #4]
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d107      	bne.n	80040f8 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80040e8:	4b5d      	ldr	r3, [pc, #372]	@ (8004260 <HAL_RCC_ClockConfig+0x260>)
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	f003 0302 	and.w	r3, r3, #2
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d109      	bne.n	8004108 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80040f4:	2301      	movs	r3, #1
 80040f6:	e0ad      	b.n	8004254 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80040f8:	4b59      	ldr	r3, [pc, #356]	@ (8004260 <HAL_RCC_ClockConfig+0x260>)
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004100:	2b00      	cmp	r3, #0
 8004102:	d101      	bne.n	8004108 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8004104:	2301      	movs	r3, #1
 8004106:	e0a5      	b.n	8004254 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8004108:	f000 f8b4 	bl	8004274 <HAL_RCC_GetSysClockFreq>
 800410c:	4603      	mov	r3, r0
 800410e:	4a55      	ldr	r2, [pc, #340]	@ (8004264 <HAL_RCC_ClockConfig+0x264>)
 8004110:	4293      	cmp	r3, r2
 8004112:	d90f      	bls.n	8004134 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8004114:	4b52      	ldr	r3, [pc, #328]	@ (8004260 <HAL_RCC_ClockConfig+0x260>)
 8004116:	689b      	ldr	r3, [r3, #8]
 8004118:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800411c:	2b00      	cmp	r3, #0
 800411e:	d109      	bne.n	8004134 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004120:	4b4f      	ldr	r3, [pc, #316]	@ (8004260 <HAL_RCC_ClockConfig+0x260>)
 8004122:	689b      	ldr	r3, [r3, #8]
 8004124:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004128:	4a4d      	ldr	r2, [pc, #308]	@ (8004260 <HAL_RCC_ClockConfig+0x260>)
 800412a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800412e:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004130:	2380      	movs	r3, #128	@ 0x80
 8004132:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004134:	4b4a      	ldr	r3, [pc, #296]	@ (8004260 <HAL_RCC_ClockConfig+0x260>)
 8004136:	689b      	ldr	r3, [r3, #8]
 8004138:	f023 0203 	bic.w	r2, r3, #3
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	685b      	ldr	r3, [r3, #4]
 8004140:	4947      	ldr	r1, [pc, #284]	@ (8004260 <HAL_RCC_ClockConfig+0x260>)
 8004142:	4313      	orrs	r3, r2
 8004144:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004146:	f7fe fbe7 	bl	8002918 <HAL_GetTick>
 800414a:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800414c:	e00a      	b.n	8004164 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800414e:	f7fe fbe3 	bl	8002918 <HAL_GetTick>
 8004152:	4602      	mov	r2, r0
 8004154:	693b      	ldr	r3, [r7, #16]
 8004156:	1ad3      	subs	r3, r2, r3
 8004158:	f241 3288 	movw	r2, #5000	@ 0x1388
 800415c:	4293      	cmp	r3, r2
 800415e:	d901      	bls.n	8004164 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8004160:	2303      	movs	r3, #3
 8004162:	e077      	b.n	8004254 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004164:	4b3e      	ldr	r3, [pc, #248]	@ (8004260 <HAL_RCC_ClockConfig+0x260>)
 8004166:	689b      	ldr	r3, [r3, #8]
 8004168:	f003 020c 	and.w	r2, r3, #12
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	685b      	ldr	r3, [r3, #4]
 8004170:	009b      	lsls	r3, r3, #2
 8004172:	429a      	cmp	r2, r3
 8004174:	d1eb      	bne.n	800414e <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8004176:	697b      	ldr	r3, [r7, #20]
 8004178:	2b80      	cmp	r3, #128	@ 0x80
 800417a:	d105      	bne.n	8004188 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800417c:	4b38      	ldr	r3, [pc, #224]	@ (8004260 <HAL_RCC_ClockConfig+0x260>)
 800417e:	689b      	ldr	r3, [r3, #8]
 8004180:	4a37      	ldr	r2, [pc, #220]	@ (8004260 <HAL_RCC_ClockConfig+0x260>)
 8004182:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004186:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f003 0302 	and.w	r3, r3, #2
 8004190:	2b00      	cmp	r3, #0
 8004192:	d010      	beq.n	80041b6 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	689a      	ldr	r2, [r3, #8]
 8004198:	4b31      	ldr	r3, [pc, #196]	@ (8004260 <HAL_RCC_ClockConfig+0x260>)
 800419a:	689b      	ldr	r3, [r3, #8]
 800419c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80041a0:	429a      	cmp	r2, r3
 80041a2:	d208      	bcs.n	80041b6 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80041a4:	4b2e      	ldr	r3, [pc, #184]	@ (8004260 <HAL_RCC_ClockConfig+0x260>)
 80041a6:	689b      	ldr	r3, [r3, #8]
 80041a8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	689b      	ldr	r3, [r3, #8]
 80041b0:	492b      	ldr	r1, [pc, #172]	@ (8004260 <HAL_RCC_ClockConfig+0x260>)
 80041b2:	4313      	orrs	r3, r2
 80041b4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80041b6:	4b29      	ldr	r3, [pc, #164]	@ (800425c <HAL_RCC_ClockConfig+0x25c>)
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f003 030f 	and.w	r3, r3, #15
 80041be:	683a      	ldr	r2, [r7, #0]
 80041c0:	429a      	cmp	r2, r3
 80041c2:	d210      	bcs.n	80041e6 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80041c4:	4b25      	ldr	r3, [pc, #148]	@ (800425c <HAL_RCC_ClockConfig+0x25c>)
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	f023 020f 	bic.w	r2, r3, #15
 80041cc:	4923      	ldr	r1, [pc, #140]	@ (800425c <HAL_RCC_ClockConfig+0x25c>)
 80041ce:	683b      	ldr	r3, [r7, #0]
 80041d0:	4313      	orrs	r3, r2
 80041d2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80041d4:	4b21      	ldr	r3, [pc, #132]	@ (800425c <HAL_RCC_ClockConfig+0x25c>)
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	f003 030f 	and.w	r3, r3, #15
 80041dc:	683a      	ldr	r2, [r7, #0]
 80041de:	429a      	cmp	r2, r3
 80041e0:	d001      	beq.n	80041e6 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 80041e2:	2301      	movs	r3, #1
 80041e4:	e036      	b.n	8004254 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	f003 0304 	and.w	r3, r3, #4
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d008      	beq.n	8004204 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80041f2:	4b1b      	ldr	r3, [pc, #108]	@ (8004260 <HAL_RCC_ClockConfig+0x260>)
 80041f4:	689b      	ldr	r3, [r3, #8]
 80041f6:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	68db      	ldr	r3, [r3, #12]
 80041fe:	4918      	ldr	r1, [pc, #96]	@ (8004260 <HAL_RCC_ClockConfig+0x260>)
 8004200:	4313      	orrs	r3, r2
 8004202:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f003 0308 	and.w	r3, r3, #8
 800420c:	2b00      	cmp	r3, #0
 800420e:	d009      	beq.n	8004224 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004210:	4b13      	ldr	r3, [pc, #76]	@ (8004260 <HAL_RCC_ClockConfig+0x260>)
 8004212:	689b      	ldr	r3, [r3, #8]
 8004214:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	691b      	ldr	r3, [r3, #16]
 800421c:	00db      	lsls	r3, r3, #3
 800421e:	4910      	ldr	r1, [pc, #64]	@ (8004260 <HAL_RCC_ClockConfig+0x260>)
 8004220:	4313      	orrs	r3, r2
 8004222:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004224:	f000 f826 	bl	8004274 <HAL_RCC_GetSysClockFreq>
 8004228:	4602      	mov	r2, r0
 800422a:	4b0d      	ldr	r3, [pc, #52]	@ (8004260 <HAL_RCC_ClockConfig+0x260>)
 800422c:	689b      	ldr	r3, [r3, #8]
 800422e:	091b      	lsrs	r3, r3, #4
 8004230:	f003 030f 	and.w	r3, r3, #15
 8004234:	490c      	ldr	r1, [pc, #48]	@ (8004268 <HAL_RCC_ClockConfig+0x268>)
 8004236:	5ccb      	ldrb	r3, [r1, r3]
 8004238:	f003 031f 	and.w	r3, r3, #31
 800423c:	fa22 f303 	lsr.w	r3, r2, r3
 8004240:	4a0a      	ldr	r2, [pc, #40]	@ (800426c <HAL_RCC_ClockConfig+0x26c>)
 8004242:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004244:	4b0a      	ldr	r3, [pc, #40]	@ (8004270 <HAL_RCC_ClockConfig+0x270>)
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	4618      	mov	r0, r3
 800424a:	f7fe fb15 	bl	8002878 <HAL_InitTick>
 800424e:	4603      	mov	r3, r0
 8004250:	73fb      	strb	r3, [r7, #15]

  return status;
 8004252:	7bfb      	ldrb	r3, [r7, #15]
}
 8004254:	4618      	mov	r0, r3
 8004256:	3718      	adds	r7, #24
 8004258:	46bd      	mov	sp, r7
 800425a:	bd80      	pop	{r7, pc}
 800425c:	40022000 	.word	0x40022000
 8004260:	40021000 	.word	0x40021000
 8004264:	04c4b400 	.word	0x04c4b400
 8004268:	0800ae60 	.word	0x0800ae60
 800426c:	20040000 	.word	0x20040000
 8004270:	20040004 	.word	0x20040004

08004274 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004274:	b480      	push	{r7}
 8004276:	b089      	sub	sp, #36	@ 0x24
 8004278:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800427a:	2300      	movs	r3, #0
 800427c:	61fb      	str	r3, [r7, #28]
 800427e:	2300      	movs	r3, #0
 8004280:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004282:	4b3e      	ldr	r3, [pc, #248]	@ (800437c <HAL_RCC_GetSysClockFreq+0x108>)
 8004284:	689b      	ldr	r3, [r3, #8]
 8004286:	f003 030c 	and.w	r3, r3, #12
 800428a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800428c:	4b3b      	ldr	r3, [pc, #236]	@ (800437c <HAL_RCC_GetSysClockFreq+0x108>)
 800428e:	68db      	ldr	r3, [r3, #12]
 8004290:	f003 0303 	and.w	r3, r3, #3
 8004294:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004296:	693b      	ldr	r3, [r7, #16]
 8004298:	2b00      	cmp	r3, #0
 800429a:	d005      	beq.n	80042a8 <HAL_RCC_GetSysClockFreq+0x34>
 800429c:	693b      	ldr	r3, [r7, #16]
 800429e:	2b0c      	cmp	r3, #12
 80042a0:	d121      	bne.n	80042e6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	2b01      	cmp	r3, #1
 80042a6:	d11e      	bne.n	80042e6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80042a8:	4b34      	ldr	r3, [pc, #208]	@ (800437c <HAL_RCC_GetSysClockFreq+0x108>)
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	f003 0308 	and.w	r3, r3, #8
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d107      	bne.n	80042c4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80042b4:	4b31      	ldr	r3, [pc, #196]	@ (800437c <HAL_RCC_GetSysClockFreq+0x108>)
 80042b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80042ba:	0a1b      	lsrs	r3, r3, #8
 80042bc:	f003 030f 	and.w	r3, r3, #15
 80042c0:	61fb      	str	r3, [r7, #28]
 80042c2:	e005      	b.n	80042d0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80042c4:	4b2d      	ldr	r3, [pc, #180]	@ (800437c <HAL_RCC_GetSysClockFreq+0x108>)
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	091b      	lsrs	r3, r3, #4
 80042ca:	f003 030f 	and.w	r3, r3, #15
 80042ce:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80042d0:	4a2b      	ldr	r2, [pc, #172]	@ (8004380 <HAL_RCC_GetSysClockFreq+0x10c>)
 80042d2:	69fb      	ldr	r3, [r7, #28]
 80042d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80042d8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80042da:	693b      	ldr	r3, [r7, #16]
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d10d      	bne.n	80042fc <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80042e0:	69fb      	ldr	r3, [r7, #28]
 80042e2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80042e4:	e00a      	b.n	80042fc <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80042e6:	693b      	ldr	r3, [r7, #16]
 80042e8:	2b04      	cmp	r3, #4
 80042ea:	d102      	bne.n	80042f2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80042ec:	4b25      	ldr	r3, [pc, #148]	@ (8004384 <HAL_RCC_GetSysClockFreq+0x110>)
 80042ee:	61bb      	str	r3, [r7, #24]
 80042f0:	e004      	b.n	80042fc <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80042f2:	693b      	ldr	r3, [r7, #16]
 80042f4:	2b08      	cmp	r3, #8
 80042f6:	d101      	bne.n	80042fc <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80042f8:	4b23      	ldr	r3, [pc, #140]	@ (8004388 <HAL_RCC_GetSysClockFreq+0x114>)
 80042fa:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80042fc:	693b      	ldr	r3, [r7, #16]
 80042fe:	2b0c      	cmp	r3, #12
 8004300:	d134      	bne.n	800436c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004302:	4b1e      	ldr	r3, [pc, #120]	@ (800437c <HAL_RCC_GetSysClockFreq+0x108>)
 8004304:	68db      	ldr	r3, [r3, #12]
 8004306:	f003 0303 	and.w	r3, r3, #3
 800430a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800430c:	68bb      	ldr	r3, [r7, #8]
 800430e:	2b02      	cmp	r3, #2
 8004310:	d003      	beq.n	800431a <HAL_RCC_GetSysClockFreq+0xa6>
 8004312:	68bb      	ldr	r3, [r7, #8]
 8004314:	2b03      	cmp	r3, #3
 8004316:	d003      	beq.n	8004320 <HAL_RCC_GetSysClockFreq+0xac>
 8004318:	e005      	b.n	8004326 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800431a:	4b1a      	ldr	r3, [pc, #104]	@ (8004384 <HAL_RCC_GetSysClockFreq+0x110>)
 800431c:	617b      	str	r3, [r7, #20]
      break;
 800431e:	e005      	b.n	800432c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004320:	4b19      	ldr	r3, [pc, #100]	@ (8004388 <HAL_RCC_GetSysClockFreq+0x114>)
 8004322:	617b      	str	r3, [r7, #20]
      break;
 8004324:	e002      	b.n	800432c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004326:	69fb      	ldr	r3, [r7, #28]
 8004328:	617b      	str	r3, [r7, #20]
      break;
 800432a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800432c:	4b13      	ldr	r3, [pc, #76]	@ (800437c <HAL_RCC_GetSysClockFreq+0x108>)
 800432e:	68db      	ldr	r3, [r3, #12]
 8004330:	091b      	lsrs	r3, r3, #4
 8004332:	f003 030f 	and.w	r3, r3, #15
 8004336:	3301      	adds	r3, #1
 8004338:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800433a:	4b10      	ldr	r3, [pc, #64]	@ (800437c <HAL_RCC_GetSysClockFreq+0x108>)
 800433c:	68db      	ldr	r3, [r3, #12]
 800433e:	0a1b      	lsrs	r3, r3, #8
 8004340:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004344:	697a      	ldr	r2, [r7, #20]
 8004346:	fb03 f202 	mul.w	r2, r3, r2
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004350:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004352:	4b0a      	ldr	r3, [pc, #40]	@ (800437c <HAL_RCC_GetSysClockFreq+0x108>)
 8004354:	68db      	ldr	r3, [r3, #12]
 8004356:	0e5b      	lsrs	r3, r3, #25
 8004358:	f003 0303 	and.w	r3, r3, #3
 800435c:	3301      	adds	r3, #1
 800435e:	005b      	lsls	r3, r3, #1
 8004360:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004362:	697a      	ldr	r2, [r7, #20]
 8004364:	683b      	ldr	r3, [r7, #0]
 8004366:	fbb2 f3f3 	udiv	r3, r2, r3
 800436a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800436c:	69bb      	ldr	r3, [r7, #24]
}
 800436e:	4618      	mov	r0, r3
 8004370:	3724      	adds	r7, #36	@ 0x24
 8004372:	46bd      	mov	sp, r7
 8004374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004378:	4770      	bx	lr
 800437a:	bf00      	nop
 800437c:	40021000 	.word	0x40021000
 8004380:	0800ae78 	.word	0x0800ae78
 8004384:	00f42400 	.word	0x00f42400
 8004388:	007a1200 	.word	0x007a1200

0800438c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800438c:	b480      	push	{r7}
 800438e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004390:	4b03      	ldr	r3, [pc, #12]	@ (80043a0 <HAL_RCC_GetHCLKFreq+0x14>)
 8004392:	681b      	ldr	r3, [r3, #0]
}
 8004394:	4618      	mov	r0, r3
 8004396:	46bd      	mov	sp, r7
 8004398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800439c:	4770      	bx	lr
 800439e:	bf00      	nop
 80043a0:	20040000 	.word	0x20040000

080043a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80043a4:	b580      	push	{r7, lr}
 80043a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80043a8:	f7ff fff0 	bl	800438c <HAL_RCC_GetHCLKFreq>
 80043ac:	4602      	mov	r2, r0
 80043ae:	4b06      	ldr	r3, [pc, #24]	@ (80043c8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80043b0:	689b      	ldr	r3, [r3, #8]
 80043b2:	0a1b      	lsrs	r3, r3, #8
 80043b4:	f003 0307 	and.w	r3, r3, #7
 80043b8:	4904      	ldr	r1, [pc, #16]	@ (80043cc <HAL_RCC_GetPCLK1Freq+0x28>)
 80043ba:	5ccb      	ldrb	r3, [r1, r3]
 80043bc:	f003 031f 	and.w	r3, r3, #31
 80043c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80043c4:	4618      	mov	r0, r3
 80043c6:	bd80      	pop	{r7, pc}
 80043c8:	40021000 	.word	0x40021000
 80043cc:	0800ae70 	.word	0x0800ae70

080043d0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80043d0:	b580      	push	{r7, lr}
 80043d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80043d4:	f7ff ffda 	bl	800438c <HAL_RCC_GetHCLKFreq>
 80043d8:	4602      	mov	r2, r0
 80043da:	4b06      	ldr	r3, [pc, #24]	@ (80043f4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80043dc:	689b      	ldr	r3, [r3, #8]
 80043de:	0adb      	lsrs	r3, r3, #11
 80043e0:	f003 0307 	and.w	r3, r3, #7
 80043e4:	4904      	ldr	r1, [pc, #16]	@ (80043f8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80043e6:	5ccb      	ldrb	r3, [r1, r3]
 80043e8:	f003 031f 	and.w	r3, r3, #31
 80043ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80043f0:	4618      	mov	r0, r3
 80043f2:	bd80      	pop	{r7, pc}
 80043f4:	40021000 	.word	0x40021000
 80043f8:	0800ae70 	.word	0x0800ae70

080043fc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80043fc:	b580      	push	{r7, lr}
 80043fe:	b086      	sub	sp, #24
 8004400:	af00      	add	r7, sp, #0
 8004402:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004404:	2300      	movs	r3, #0
 8004406:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004408:	4b27      	ldr	r3, [pc, #156]	@ (80044a8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800440a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800440c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004410:	2b00      	cmp	r3, #0
 8004412:	d003      	beq.n	800441c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004414:	f7ff f906 	bl	8003624 <HAL_PWREx_GetVoltageRange>
 8004418:	6178      	str	r0, [r7, #20]
 800441a:	e014      	b.n	8004446 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800441c:	4b22      	ldr	r3, [pc, #136]	@ (80044a8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800441e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004420:	4a21      	ldr	r2, [pc, #132]	@ (80044a8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004422:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004426:	6593      	str	r3, [r2, #88]	@ 0x58
 8004428:	4b1f      	ldr	r3, [pc, #124]	@ (80044a8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800442a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800442c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004430:	60fb      	str	r3, [r7, #12]
 8004432:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004434:	f7ff f8f6 	bl	8003624 <HAL_PWREx_GetVoltageRange>
 8004438:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800443a:	4b1b      	ldr	r3, [pc, #108]	@ (80044a8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800443c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800443e:	4a1a      	ldr	r2, [pc, #104]	@ (80044a8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004440:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004444:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004446:	697b      	ldr	r3, [r7, #20]
 8004448:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800444c:	d10b      	bne.n	8004466 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	2b80      	cmp	r3, #128	@ 0x80
 8004452:	d913      	bls.n	800447c <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	2ba0      	cmp	r3, #160	@ 0xa0
 8004458:	d902      	bls.n	8004460 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800445a:	2302      	movs	r3, #2
 800445c:	613b      	str	r3, [r7, #16]
 800445e:	e00d      	b.n	800447c <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004460:	2301      	movs	r3, #1
 8004462:	613b      	str	r3, [r7, #16]
 8004464:	e00a      	b.n	800447c <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	2b7f      	cmp	r3, #127	@ 0x7f
 800446a:	d902      	bls.n	8004472 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 800446c:	2302      	movs	r3, #2
 800446e:	613b      	str	r3, [r7, #16]
 8004470:	e004      	b.n	800447c <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	2b70      	cmp	r3, #112	@ 0x70
 8004476:	d101      	bne.n	800447c <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004478:	2301      	movs	r3, #1
 800447a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800447c:	4b0b      	ldr	r3, [pc, #44]	@ (80044ac <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f023 020f 	bic.w	r2, r3, #15
 8004484:	4909      	ldr	r1, [pc, #36]	@ (80044ac <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8004486:	693b      	ldr	r3, [r7, #16]
 8004488:	4313      	orrs	r3, r2
 800448a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800448c:	4b07      	ldr	r3, [pc, #28]	@ (80044ac <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f003 030f 	and.w	r3, r3, #15
 8004494:	693a      	ldr	r2, [r7, #16]
 8004496:	429a      	cmp	r2, r3
 8004498:	d001      	beq.n	800449e <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 800449a:	2301      	movs	r3, #1
 800449c:	e000      	b.n	80044a0 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 800449e:	2300      	movs	r3, #0
}
 80044a0:	4618      	mov	r0, r3
 80044a2:	3718      	adds	r7, #24
 80044a4:	46bd      	mov	sp, r7
 80044a6:	bd80      	pop	{r7, pc}
 80044a8:	40021000 	.word	0x40021000
 80044ac:	40022000 	.word	0x40022000

080044b0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80044b0:	b480      	push	{r7}
 80044b2:	b087      	sub	sp, #28
 80044b4:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80044b6:	4b2d      	ldr	r3, [pc, #180]	@ (800456c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80044b8:	68db      	ldr	r3, [r3, #12]
 80044ba:	f003 0303 	and.w	r3, r3, #3
 80044be:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	2b03      	cmp	r3, #3
 80044c4:	d00b      	beq.n	80044de <RCC_GetSysClockFreqFromPLLSource+0x2e>
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	2b03      	cmp	r3, #3
 80044ca:	d825      	bhi.n	8004518 <RCC_GetSysClockFreqFromPLLSource+0x68>
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	2b01      	cmp	r3, #1
 80044d0:	d008      	beq.n	80044e4 <RCC_GetSysClockFreqFromPLLSource+0x34>
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	2b02      	cmp	r3, #2
 80044d6:	d11f      	bne.n	8004518 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 80044d8:	4b25      	ldr	r3, [pc, #148]	@ (8004570 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80044da:	613b      	str	r3, [r7, #16]
    break;
 80044dc:	e01f      	b.n	800451e <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 80044de:	4b25      	ldr	r3, [pc, #148]	@ (8004574 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 80044e0:	613b      	str	r3, [r7, #16]
    break;
 80044e2:	e01c      	b.n	800451e <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80044e4:	4b21      	ldr	r3, [pc, #132]	@ (800456c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	f003 0308 	and.w	r3, r3, #8
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d107      	bne.n	8004500 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80044f0:	4b1e      	ldr	r3, [pc, #120]	@ (800456c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80044f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80044f6:	0a1b      	lsrs	r3, r3, #8
 80044f8:	f003 030f 	and.w	r3, r3, #15
 80044fc:	617b      	str	r3, [r7, #20]
 80044fe:	e005      	b.n	800450c <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004500:	4b1a      	ldr	r3, [pc, #104]	@ (800456c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	091b      	lsrs	r3, r3, #4
 8004506:	f003 030f 	and.w	r3, r3, #15
 800450a:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 800450c:	4a1a      	ldr	r2, [pc, #104]	@ (8004578 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 800450e:	697b      	ldr	r3, [r7, #20]
 8004510:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004514:	613b      	str	r3, [r7, #16]
    break;
 8004516:	e002      	b.n	800451e <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8004518:	2300      	movs	r3, #0
 800451a:	613b      	str	r3, [r7, #16]
    break;
 800451c:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800451e:	4b13      	ldr	r3, [pc, #76]	@ (800456c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004520:	68db      	ldr	r3, [r3, #12]
 8004522:	091b      	lsrs	r3, r3, #4
 8004524:	f003 030f 	and.w	r3, r3, #15
 8004528:	3301      	adds	r3, #1
 800452a:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800452c:	4b0f      	ldr	r3, [pc, #60]	@ (800456c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800452e:	68db      	ldr	r3, [r3, #12]
 8004530:	0a1b      	lsrs	r3, r3, #8
 8004532:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004536:	693a      	ldr	r2, [r7, #16]
 8004538:	fb03 f202 	mul.w	r2, r3, r2
 800453c:	68bb      	ldr	r3, [r7, #8]
 800453e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004542:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004544:	4b09      	ldr	r3, [pc, #36]	@ (800456c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004546:	68db      	ldr	r3, [r3, #12]
 8004548:	0e5b      	lsrs	r3, r3, #25
 800454a:	f003 0303 	and.w	r3, r3, #3
 800454e:	3301      	adds	r3, #1
 8004550:	005b      	lsls	r3, r3, #1
 8004552:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8004554:	693a      	ldr	r2, [r7, #16]
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	fbb2 f3f3 	udiv	r3, r2, r3
 800455c:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 800455e:	683b      	ldr	r3, [r7, #0]
}
 8004560:	4618      	mov	r0, r3
 8004562:	371c      	adds	r7, #28
 8004564:	46bd      	mov	sp, r7
 8004566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800456a:	4770      	bx	lr
 800456c:	40021000 	.word	0x40021000
 8004570:	00f42400 	.word	0x00f42400
 8004574:	007a1200 	.word	0x007a1200
 8004578:	0800ae78 	.word	0x0800ae78

0800457c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800457c:	b580      	push	{r7, lr}
 800457e:	b086      	sub	sp, #24
 8004580:	af00      	add	r7, sp, #0
 8004582:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004584:	2300      	movs	r3, #0
 8004586:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004588:	2300      	movs	r3, #0
 800458a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004594:	2b00      	cmp	r3, #0
 8004596:	d040      	beq.n	800461a <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800459c:	2b80      	cmp	r3, #128	@ 0x80
 800459e:	d02a      	beq.n	80045f6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80045a0:	2b80      	cmp	r3, #128	@ 0x80
 80045a2:	d825      	bhi.n	80045f0 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80045a4:	2b60      	cmp	r3, #96	@ 0x60
 80045a6:	d026      	beq.n	80045f6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80045a8:	2b60      	cmp	r3, #96	@ 0x60
 80045aa:	d821      	bhi.n	80045f0 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80045ac:	2b40      	cmp	r3, #64	@ 0x40
 80045ae:	d006      	beq.n	80045be <HAL_RCCEx_PeriphCLKConfig+0x42>
 80045b0:	2b40      	cmp	r3, #64	@ 0x40
 80045b2:	d81d      	bhi.n	80045f0 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d009      	beq.n	80045cc <HAL_RCCEx_PeriphCLKConfig+0x50>
 80045b8:	2b20      	cmp	r3, #32
 80045ba:	d010      	beq.n	80045de <HAL_RCCEx_PeriphCLKConfig+0x62>
 80045bc:	e018      	b.n	80045f0 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80045be:	4b89      	ldr	r3, [pc, #548]	@ (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80045c0:	68db      	ldr	r3, [r3, #12]
 80045c2:	4a88      	ldr	r2, [pc, #544]	@ (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80045c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80045c8:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80045ca:	e015      	b.n	80045f8 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	3304      	adds	r3, #4
 80045d0:	2100      	movs	r1, #0
 80045d2:	4618      	mov	r0, r3
 80045d4:	f000 fb02 	bl	8004bdc <RCCEx_PLLSAI1_Config>
 80045d8:	4603      	mov	r3, r0
 80045da:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80045dc:	e00c      	b.n	80045f8 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	3320      	adds	r3, #32
 80045e2:	2100      	movs	r1, #0
 80045e4:	4618      	mov	r0, r3
 80045e6:	f000 fbed 	bl	8004dc4 <RCCEx_PLLSAI2_Config>
 80045ea:	4603      	mov	r3, r0
 80045ec:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80045ee:	e003      	b.n	80045f8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80045f0:	2301      	movs	r3, #1
 80045f2:	74fb      	strb	r3, [r7, #19]
      break;
 80045f4:	e000      	b.n	80045f8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 80045f6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80045f8:	7cfb      	ldrb	r3, [r7, #19]
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d10b      	bne.n	8004616 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80045fe:	4b79      	ldr	r3, [pc, #484]	@ (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004600:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004604:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800460c:	4975      	ldr	r1, [pc, #468]	@ (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800460e:	4313      	orrs	r3, r2
 8004610:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8004614:	e001      	b.n	800461a <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004616:	7cfb      	ldrb	r3, [r7, #19]
 8004618:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004622:	2b00      	cmp	r3, #0
 8004624:	d047      	beq.n	80046b6 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800462a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800462e:	d030      	beq.n	8004692 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8004630:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004634:	d82a      	bhi.n	800468c <HAL_RCCEx_PeriphCLKConfig+0x110>
 8004636:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800463a:	d02a      	beq.n	8004692 <HAL_RCCEx_PeriphCLKConfig+0x116>
 800463c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004640:	d824      	bhi.n	800468c <HAL_RCCEx_PeriphCLKConfig+0x110>
 8004642:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004646:	d008      	beq.n	800465a <HAL_RCCEx_PeriphCLKConfig+0xde>
 8004648:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800464c:	d81e      	bhi.n	800468c <HAL_RCCEx_PeriphCLKConfig+0x110>
 800464e:	2b00      	cmp	r3, #0
 8004650:	d00a      	beq.n	8004668 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8004652:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004656:	d010      	beq.n	800467a <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8004658:	e018      	b.n	800468c <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800465a:	4b62      	ldr	r3, [pc, #392]	@ (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800465c:	68db      	ldr	r3, [r3, #12]
 800465e:	4a61      	ldr	r2, [pc, #388]	@ (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004660:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004664:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004666:	e015      	b.n	8004694 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	3304      	adds	r3, #4
 800466c:	2100      	movs	r1, #0
 800466e:	4618      	mov	r0, r3
 8004670:	f000 fab4 	bl	8004bdc <RCCEx_PLLSAI1_Config>
 8004674:	4603      	mov	r3, r0
 8004676:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004678:	e00c      	b.n	8004694 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	3320      	adds	r3, #32
 800467e:	2100      	movs	r1, #0
 8004680:	4618      	mov	r0, r3
 8004682:	f000 fb9f 	bl	8004dc4 <RCCEx_PLLSAI2_Config>
 8004686:	4603      	mov	r3, r0
 8004688:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800468a:	e003      	b.n	8004694 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800468c:	2301      	movs	r3, #1
 800468e:	74fb      	strb	r3, [r7, #19]
      break;
 8004690:	e000      	b.n	8004694 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8004692:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004694:	7cfb      	ldrb	r3, [r7, #19]
 8004696:	2b00      	cmp	r3, #0
 8004698:	d10b      	bne.n	80046b2 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800469a:	4b52      	ldr	r3, [pc, #328]	@ (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800469c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80046a0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046a8:	494e      	ldr	r1, [pc, #312]	@ (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80046aa:	4313      	orrs	r3, r2
 80046ac:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 80046b0:	e001      	b.n	80046b6 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046b2:	7cfb      	ldrb	r3, [r7, #19]
 80046b4:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046be:	2b00      	cmp	r3, #0
 80046c0:	f000 809f 	beq.w	8004802 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 80046c4:	2300      	movs	r3, #0
 80046c6:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80046c8:	4b46      	ldr	r3, [pc, #280]	@ (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80046ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d101      	bne.n	80046d8 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 80046d4:	2301      	movs	r3, #1
 80046d6:	e000      	b.n	80046da <HAL_RCCEx_PeriphCLKConfig+0x15e>
 80046d8:	2300      	movs	r3, #0
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d00d      	beq.n	80046fa <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80046de:	4b41      	ldr	r3, [pc, #260]	@ (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80046e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046e2:	4a40      	ldr	r2, [pc, #256]	@ (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80046e4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80046e8:	6593      	str	r3, [r2, #88]	@ 0x58
 80046ea:	4b3e      	ldr	r3, [pc, #248]	@ (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80046ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80046f2:	60bb      	str	r3, [r7, #8]
 80046f4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80046f6:	2301      	movs	r3, #1
 80046f8:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80046fa:	4b3b      	ldr	r3, [pc, #236]	@ (80047e8 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	4a3a      	ldr	r2, [pc, #232]	@ (80047e8 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8004700:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004704:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004706:	f7fe f907 	bl	8002918 <HAL_GetTick>
 800470a:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800470c:	e009      	b.n	8004722 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800470e:	f7fe f903 	bl	8002918 <HAL_GetTick>
 8004712:	4602      	mov	r2, r0
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	1ad3      	subs	r3, r2, r3
 8004718:	2b02      	cmp	r3, #2
 800471a:	d902      	bls.n	8004722 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 800471c:	2303      	movs	r3, #3
 800471e:	74fb      	strb	r3, [r7, #19]
        break;
 8004720:	e005      	b.n	800472e <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004722:	4b31      	ldr	r3, [pc, #196]	@ (80047e8 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800472a:	2b00      	cmp	r3, #0
 800472c:	d0ef      	beq.n	800470e <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 800472e:	7cfb      	ldrb	r3, [r7, #19]
 8004730:	2b00      	cmp	r3, #0
 8004732:	d15b      	bne.n	80047ec <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004734:	4b2b      	ldr	r3, [pc, #172]	@ (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004736:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800473a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800473e:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004740:	697b      	ldr	r3, [r7, #20]
 8004742:	2b00      	cmp	r3, #0
 8004744:	d01f      	beq.n	8004786 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800474c:	697a      	ldr	r2, [r7, #20]
 800474e:	429a      	cmp	r2, r3
 8004750:	d019      	beq.n	8004786 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004752:	4b24      	ldr	r3, [pc, #144]	@ (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004754:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004758:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800475c:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800475e:	4b21      	ldr	r3, [pc, #132]	@ (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004760:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004764:	4a1f      	ldr	r2, [pc, #124]	@ (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004766:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800476a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800476e:	4b1d      	ldr	r3, [pc, #116]	@ (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004770:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004774:	4a1b      	ldr	r2, [pc, #108]	@ (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004776:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800477a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800477e:	4a19      	ldr	r2, [pc, #100]	@ (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004780:	697b      	ldr	r3, [r7, #20]
 8004782:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004786:	697b      	ldr	r3, [r7, #20]
 8004788:	f003 0301 	and.w	r3, r3, #1
 800478c:	2b00      	cmp	r3, #0
 800478e:	d016      	beq.n	80047be <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004790:	f7fe f8c2 	bl	8002918 <HAL_GetTick>
 8004794:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004796:	e00b      	b.n	80047b0 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004798:	f7fe f8be 	bl	8002918 <HAL_GetTick>
 800479c:	4602      	mov	r2, r0
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	1ad3      	subs	r3, r2, r3
 80047a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80047a6:	4293      	cmp	r3, r2
 80047a8:	d902      	bls.n	80047b0 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 80047aa:	2303      	movs	r3, #3
 80047ac:	74fb      	strb	r3, [r7, #19]
            break;
 80047ae:	e006      	b.n	80047be <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80047b0:	4b0c      	ldr	r3, [pc, #48]	@ (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80047b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80047b6:	f003 0302 	and.w	r3, r3, #2
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d0ec      	beq.n	8004798 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 80047be:	7cfb      	ldrb	r3, [r7, #19]
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d10c      	bne.n	80047de <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80047c4:	4b07      	ldr	r3, [pc, #28]	@ (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80047c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80047ca:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80047d4:	4903      	ldr	r1, [pc, #12]	@ (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80047d6:	4313      	orrs	r3, r2
 80047d8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80047dc:	e008      	b.n	80047f0 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80047de:	7cfb      	ldrb	r3, [r7, #19]
 80047e0:	74bb      	strb	r3, [r7, #18]
 80047e2:	e005      	b.n	80047f0 <HAL_RCCEx_PeriphCLKConfig+0x274>
 80047e4:	40021000 	.word	0x40021000
 80047e8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80047ec:	7cfb      	ldrb	r3, [r7, #19]
 80047ee:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80047f0:	7c7b      	ldrb	r3, [r7, #17]
 80047f2:	2b01      	cmp	r3, #1
 80047f4:	d105      	bne.n	8004802 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80047f6:	4ba0      	ldr	r3, [pc, #640]	@ (8004a78 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80047f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047fa:	4a9f      	ldr	r2, [pc, #636]	@ (8004a78 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80047fc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004800:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	f003 0301 	and.w	r3, r3, #1
 800480a:	2b00      	cmp	r3, #0
 800480c:	d00a      	beq.n	8004824 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800480e:	4b9a      	ldr	r3, [pc, #616]	@ (8004a78 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004810:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004814:	f023 0203 	bic.w	r2, r3, #3
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800481c:	4996      	ldr	r1, [pc, #600]	@ (8004a78 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800481e:	4313      	orrs	r3, r2
 8004820:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	f003 0302 	and.w	r3, r3, #2
 800482c:	2b00      	cmp	r3, #0
 800482e:	d00a      	beq.n	8004846 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004830:	4b91      	ldr	r3, [pc, #580]	@ (8004a78 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004832:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004836:	f023 020c 	bic.w	r2, r3, #12
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800483e:	498e      	ldr	r1, [pc, #568]	@ (8004a78 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004840:	4313      	orrs	r3, r2
 8004842:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f003 0304 	and.w	r3, r3, #4
 800484e:	2b00      	cmp	r3, #0
 8004850:	d00a      	beq.n	8004868 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004852:	4b89      	ldr	r3, [pc, #548]	@ (8004a78 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004854:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004858:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004860:	4985      	ldr	r1, [pc, #532]	@ (8004a78 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004862:	4313      	orrs	r3, r2
 8004864:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	f003 0308 	and.w	r3, r3, #8
 8004870:	2b00      	cmp	r3, #0
 8004872:	d00a      	beq.n	800488a <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004874:	4b80      	ldr	r3, [pc, #512]	@ (8004a78 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004876:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800487a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004882:	497d      	ldr	r1, [pc, #500]	@ (8004a78 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004884:	4313      	orrs	r3, r2
 8004886:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	f003 0310 	and.w	r3, r3, #16
 8004892:	2b00      	cmp	r3, #0
 8004894:	d00a      	beq.n	80048ac <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004896:	4b78      	ldr	r3, [pc, #480]	@ (8004a78 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004898:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800489c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80048a4:	4974      	ldr	r1, [pc, #464]	@ (8004a78 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80048a6:	4313      	orrs	r3, r2
 80048a8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	f003 0320 	and.w	r3, r3, #32
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d00a      	beq.n	80048ce <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80048b8:	4b6f      	ldr	r3, [pc, #444]	@ (8004a78 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80048ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048be:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80048c6:	496c      	ldr	r1, [pc, #432]	@ (8004a78 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80048c8:	4313      	orrs	r3, r2
 80048ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d00a      	beq.n	80048f0 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80048da:	4b67      	ldr	r3, [pc, #412]	@ (8004a78 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80048dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048e0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80048e8:	4963      	ldr	r1, [pc, #396]	@ (8004a78 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80048ea:	4313      	orrs	r3, r2
 80048ec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d00a      	beq.n	8004912 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80048fc:	4b5e      	ldr	r3, [pc, #376]	@ (8004a78 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80048fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004902:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800490a:	495b      	ldr	r1, [pc, #364]	@ (8004a78 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800490c:	4313      	orrs	r3, r2
 800490e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800491a:	2b00      	cmp	r3, #0
 800491c:	d00a      	beq.n	8004934 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800491e:	4b56      	ldr	r3, [pc, #344]	@ (8004a78 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004920:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004924:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800492c:	4952      	ldr	r1, [pc, #328]	@ (8004a78 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800492e:	4313      	orrs	r3, r2
 8004930:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800493c:	2b00      	cmp	r3, #0
 800493e:	d00a      	beq.n	8004956 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004940:	4b4d      	ldr	r3, [pc, #308]	@ (8004a78 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004942:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004946:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800494e:	494a      	ldr	r1, [pc, #296]	@ (8004a78 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004950:	4313      	orrs	r3, r2
 8004952:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800495e:	2b00      	cmp	r3, #0
 8004960:	d00a      	beq.n	8004978 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004962:	4b45      	ldr	r3, [pc, #276]	@ (8004a78 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004964:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004968:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004970:	4941      	ldr	r1, [pc, #260]	@ (8004a78 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004972:	4313      	orrs	r3, r2
 8004974:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004980:	2b00      	cmp	r3, #0
 8004982:	d00a      	beq.n	800499a <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004984:	4b3c      	ldr	r3, [pc, #240]	@ (8004a78 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004986:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800498a:	f023 0203 	bic.w	r2, r3, #3
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004992:	4939      	ldr	r1, [pc, #228]	@ (8004a78 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004994:	4313      	orrs	r3, r2
 8004996:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d028      	beq.n	80049f8 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80049a6:	4b34      	ldr	r3, [pc, #208]	@ (8004a78 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80049a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049ac:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80049b4:	4930      	ldr	r1, [pc, #192]	@ (8004a78 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80049b6:	4313      	orrs	r3, r2
 80049b8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80049c0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80049c4:	d106      	bne.n	80049d4 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80049c6:	4b2c      	ldr	r3, [pc, #176]	@ (8004a78 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80049c8:	68db      	ldr	r3, [r3, #12]
 80049ca:	4a2b      	ldr	r2, [pc, #172]	@ (8004a78 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80049cc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80049d0:	60d3      	str	r3, [r2, #12]
 80049d2:	e011      	b.n	80049f8 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80049d8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80049dc:	d10c      	bne.n	80049f8 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	3304      	adds	r3, #4
 80049e2:	2101      	movs	r1, #1
 80049e4:	4618      	mov	r0, r3
 80049e6:	f000 f8f9 	bl	8004bdc <RCCEx_PLLSAI1_Config>
 80049ea:	4603      	mov	r3, r0
 80049ec:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80049ee:	7cfb      	ldrb	r3, [r7, #19]
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d001      	beq.n	80049f8 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 80049f4:	7cfb      	ldrb	r3, [r7, #19]
 80049f6:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d04d      	beq.n	8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004a08:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004a0c:	d108      	bne.n	8004a20 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8004a0e:	4b1a      	ldr	r3, [pc, #104]	@ (8004a78 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004a10:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004a14:	4a18      	ldr	r2, [pc, #96]	@ (8004a78 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004a16:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004a1a:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8004a1e:	e012      	b.n	8004a46 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8004a20:	4b15      	ldr	r3, [pc, #84]	@ (8004a78 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004a22:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004a26:	4a14      	ldr	r2, [pc, #80]	@ (8004a78 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004a28:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004a2c:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8004a30:	4b11      	ldr	r3, [pc, #68]	@ (8004a78 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004a32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a36:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004a3e:	490e      	ldr	r1, [pc, #56]	@ (8004a78 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004a40:	4313      	orrs	r3, r2
 8004a42:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004a4a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004a4e:	d106      	bne.n	8004a5e <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004a50:	4b09      	ldr	r3, [pc, #36]	@ (8004a78 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004a52:	68db      	ldr	r3, [r3, #12]
 8004a54:	4a08      	ldr	r2, [pc, #32]	@ (8004a78 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004a56:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004a5a:	60d3      	str	r3, [r2, #12]
 8004a5c:	e020      	b.n	8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004a62:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004a66:	d109      	bne.n	8004a7c <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004a68:	4b03      	ldr	r3, [pc, #12]	@ (8004a78 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004a6a:	68db      	ldr	r3, [r3, #12]
 8004a6c:	4a02      	ldr	r2, [pc, #8]	@ (8004a78 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004a6e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004a72:	60d3      	str	r3, [r2, #12]
 8004a74:	e014      	b.n	8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x524>
 8004a76:	bf00      	nop
 8004a78:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004a80:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004a84:	d10c      	bne.n	8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	3304      	adds	r3, #4
 8004a8a:	2101      	movs	r1, #1
 8004a8c:	4618      	mov	r0, r3
 8004a8e:	f000 f8a5 	bl	8004bdc <RCCEx_PLLSAI1_Config>
 8004a92:	4603      	mov	r3, r0
 8004a94:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004a96:	7cfb      	ldrb	r3, [r7, #19]
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d001      	beq.n	8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8004a9c:	7cfb      	ldrb	r3, [r7, #19]
 8004a9e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d028      	beq.n	8004afe <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004aac:	4b4a      	ldr	r3, [pc, #296]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004aae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ab2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004aba:	4947      	ldr	r1, [pc, #284]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004abc:	4313      	orrs	r3, r2
 8004abe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004ac6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004aca:	d106      	bne.n	8004ada <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004acc:	4b42      	ldr	r3, [pc, #264]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004ace:	68db      	ldr	r3, [r3, #12]
 8004ad0:	4a41      	ldr	r2, [pc, #260]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004ad2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004ad6:	60d3      	str	r3, [r2, #12]
 8004ad8:	e011      	b.n	8004afe <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004ade:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004ae2:	d10c      	bne.n	8004afe <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	3304      	adds	r3, #4
 8004ae8:	2101      	movs	r1, #1
 8004aea:	4618      	mov	r0, r3
 8004aec:	f000 f876 	bl	8004bdc <RCCEx_PLLSAI1_Config>
 8004af0:	4603      	mov	r3, r0
 8004af2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004af4:	7cfb      	ldrb	r3, [r7, #19]
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d001      	beq.n	8004afe <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8004afa:	7cfb      	ldrb	r3, [r7, #19]
 8004afc:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d01e      	beq.n	8004b48 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004b0a:	4b33      	ldr	r3, [pc, #204]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004b0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b10:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004b1a:	492f      	ldr	r1, [pc, #188]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004b1c:	4313      	orrs	r3, r2
 8004b1e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004b28:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004b2c:	d10c      	bne.n	8004b48 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	3304      	adds	r3, #4
 8004b32:	2102      	movs	r1, #2
 8004b34:	4618      	mov	r0, r3
 8004b36:	f000 f851 	bl	8004bdc <RCCEx_PLLSAI1_Config>
 8004b3a:	4603      	mov	r3, r0
 8004b3c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004b3e:	7cfb      	ldrb	r3, [r7, #19]
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d001      	beq.n	8004b48 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8004b44:	7cfb      	ldrb	r3, [r7, #19]
 8004b46:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d00b      	beq.n	8004b6c <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004b54:	4b20      	ldr	r3, [pc, #128]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004b56:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004b5a:	f023 0204 	bic.w	r2, r3, #4
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004b64:	491c      	ldr	r1, [pc, #112]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004b66:	4313      	orrs	r3, r2
 8004b68:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d00b      	beq.n	8004b90 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8004b78:	4b17      	ldr	r3, [pc, #92]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004b7a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004b7e:	f023 0218 	bic.w	r2, r3, #24
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b88:	4913      	ldr	r1, [pc, #76]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004b8a:	4313      	orrs	r3, r2
 8004b8c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d017      	beq.n	8004bcc <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8004b9c:	4b0e      	ldr	r3, [pc, #56]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004b9e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004ba2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004bac:	490a      	ldr	r1, [pc, #40]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004bae:	4313      	orrs	r3, r2
 8004bb0:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004bba:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004bbe:	d105      	bne.n	8004bcc <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004bc0:	4b05      	ldr	r3, [pc, #20]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004bc2:	68db      	ldr	r3, [r3, #12]
 8004bc4:	4a04      	ldr	r2, [pc, #16]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004bc6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004bca:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004bcc:	7cbb      	ldrb	r3, [r7, #18]
}
 8004bce:	4618      	mov	r0, r3
 8004bd0:	3718      	adds	r7, #24
 8004bd2:	46bd      	mov	sp, r7
 8004bd4:	bd80      	pop	{r7, pc}
 8004bd6:	bf00      	nop
 8004bd8:	40021000 	.word	0x40021000

08004bdc <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004bdc:	b580      	push	{r7, lr}
 8004bde:	b084      	sub	sp, #16
 8004be0:	af00      	add	r7, sp, #0
 8004be2:	6078      	str	r0, [r7, #4]
 8004be4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004be6:	2300      	movs	r3, #0
 8004be8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004bea:	4b72      	ldr	r3, [pc, #456]	@ (8004db4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004bec:	68db      	ldr	r3, [r3, #12]
 8004bee:	f003 0303 	and.w	r3, r3, #3
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d00e      	beq.n	8004c14 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004bf6:	4b6f      	ldr	r3, [pc, #444]	@ (8004db4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004bf8:	68db      	ldr	r3, [r3, #12]
 8004bfa:	f003 0203 	and.w	r2, r3, #3
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	429a      	cmp	r2, r3
 8004c04:	d103      	bne.n	8004c0e <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
       ||
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d142      	bne.n	8004c94 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8004c0e:	2301      	movs	r3, #1
 8004c10:	73fb      	strb	r3, [r7, #15]
 8004c12:	e03f      	b.n	8004c94 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	2b03      	cmp	r3, #3
 8004c1a:	d018      	beq.n	8004c4e <RCCEx_PLLSAI1_Config+0x72>
 8004c1c:	2b03      	cmp	r3, #3
 8004c1e:	d825      	bhi.n	8004c6c <RCCEx_PLLSAI1_Config+0x90>
 8004c20:	2b01      	cmp	r3, #1
 8004c22:	d002      	beq.n	8004c2a <RCCEx_PLLSAI1_Config+0x4e>
 8004c24:	2b02      	cmp	r3, #2
 8004c26:	d009      	beq.n	8004c3c <RCCEx_PLLSAI1_Config+0x60>
 8004c28:	e020      	b.n	8004c6c <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004c2a:	4b62      	ldr	r3, [pc, #392]	@ (8004db4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	f003 0302 	and.w	r3, r3, #2
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d11d      	bne.n	8004c72 <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8004c36:	2301      	movs	r3, #1
 8004c38:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004c3a:	e01a      	b.n	8004c72 <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004c3c:	4b5d      	ldr	r3, [pc, #372]	@ (8004db4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d116      	bne.n	8004c76 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8004c48:	2301      	movs	r3, #1
 8004c4a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004c4c:	e013      	b.n	8004c76 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004c4e:	4b59      	ldr	r3, [pc, #356]	@ (8004db4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d10f      	bne.n	8004c7a <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004c5a:	4b56      	ldr	r3, [pc, #344]	@ (8004db4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d109      	bne.n	8004c7a <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8004c66:	2301      	movs	r3, #1
 8004c68:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004c6a:	e006      	b.n	8004c7a <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8004c6c:	2301      	movs	r3, #1
 8004c6e:	73fb      	strb	r3, [r7, #15]
      break;
 8004c70:	e004      	b.n	8004c7c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8004c72:	bf00      	nop
 8004c74:	e002      	b.n	8004c7c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8004c76:	bf00      	nop
 8004c78:	e000      	b.n	8004c7c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8004c7a:	bf00      	nop
    }

    if(status == HAL_OK)
 8004c7c:	7bfb      	ldrb	r3, [r7, #15]
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d108      	bne.n	8004c94 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8004c82:	4b4c      	ldr	r3, [pc, #304]	@ (8004db4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004c84:	68db      	ldr	r3, [r3, #12]
 8004c86:	f023 0203 	bic.w	r2, r3, #3
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	4949      	ldr	r1, [pc, #292]	@ (8004db4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004c90:	4313      	orrs	r3, r2
 8004c92:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8004c94:	7bfb      	ldrb	r3, [r7, #15]
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	f040 8086 	bne.w	8004da8 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004c9c:	4b45      	ldr	r3, [pc, #276]	@ (8004db4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	4a44      	ldr	r2, [pc, #272]	@ (8004db4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004ca2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004ca6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004ca8:	f7fd fe36 	bl	8002918 <HAL_GetTick>
 8004cac:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004cae:	e009      	b.n	8004cc4 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004cb0:	f7fd fe32 	bl	8002918 <HAL_GetTick>
 8004cb4:	4602      	mov	r2, r0
 8004cb6:	68bb      	ldr	r3, [r7, #8]
 8004cb8:	1ad3      	subs	r3, r2, r3
 8004cba:	2b02      	cmp	r3, #2
 8004cbc:	d902      	bls.n	8004cc4 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8004cbe:	2303      	movs	r3, #3
 8004cc0:	73fb      	strb	r3, [r7, #15]
        break;
 8004cc2:	e005      	b.n	8004cd0 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004cc4:	4b3b      	ldr	r3, [pc, #236]	@ (8004db4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d1ef      	bne.n	8004cb0 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8004cd0:	7bfb      	ldrb	r3, [r7, #15]
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d168      	bne.n	8004da8 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004cd6:	683b      	ldr	r3, [r7, #0]
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d113      	bne.n	8004d04 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004cdc:	4b35      	ldr	r3, [pc, #212]	@ (8004db4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004cde:	691a      	ldr	r2, [r3, #16]
 8004ce0:	4b35      	ldr	r3, [pc, #212]	@ (8004db8 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004ce2:	4013      	ands	r3, r2
 8004ce4:	687a      	ldr	r2, [r7, #4]
 8004ce6:	6892      	ldr	r2, [r2, #8]
 8004ce8:	0211      	lsls	r1, r2, #8
 8004cea:	687a      	ldr	r2, [r7, #4]
 8004cec:	68d2      	ldr	r2, [r2, #12]
 8004cee:	06d2      	lsls	r2, r2, #27
 8004cf0:	4311      	orrs	r1, r2
 8004cf2:	687a      	ldr	r2, [r7, #4]
 8004cf4:	6852      	ldr	r2, [r2, #4]
 8004cf6:	3a01      	subs	r2, #1
 8004cf8:	0112      	lsls	r2, r2, #4
 8004cfa:	430a      	orrs	r2, r1
 8004cfc:	492d      	ldr	r1, [pc, #180]	@ (8004db4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004cfe:	4313      	orrs	r3, r2
 8004d00:	610b      	str	r3, [r1, #16]
 8004d02:	e02d      	b.n	8004d60 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004d04:	683b      	ldr	r3, [r7, #0]
 8004d06:	2b01      	cmp	r3, #1
 8004d08:	d115      	bne.n	8004d36 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004d0a:	4b2a      	ldr	r3, [pc, #168]	@ (8004db4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004d0c:	691a      	ldr	r2, [r3, #16]
 8004d0e:	4b2b      	ldr	r3, [pc, #172]	@ (8004dbc <RCCEx_PLLSAI1_Config+0x1e0>)
 8004d10:	4013      	ands	r3, r2
 8004d12:	687a      	ldr	r2, [r7, #4]
 8004d14:	6892      	ldr	r2, [r2, #8]
 8004d16:	0211      	lsls	r1, r2, #8
 8004d18:	687a      	ldr	r2, [r7, #4]
 8004d1a:	6912      	ldr	r2, [r2, #16]
 8004d1c:	0852      	lsrs	r2, r2, #1
 8004d1e:	3a01      	subs	r2, #1
 8004d20:	0552      	lsls	r2, r2, #21
 8004d22:	4311      	orrs	r1, r2
 8004d24:	687a      	ldr	r2, [r7, #4]
 8004d26:	6852      	ldr	r2, [r2, #4]
 8004d28:	3a01      	subs	r2, #1
 8004d2a:	0112      	lsls	r2, r2, #4
 8004d2c:	430a      	orrs	r2, r1
 8004d2e:	4921      	ldr	r1, [pc, #132]	@ (8004db4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004d30:	4313      	orrs	r3, r2
 8004d32:	610b      	str	r3, [r1, #16]
 8004d34:	e014      	b.n	8004d60 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004d36:	4b1f      	ldr	r3, [pc, #124]	@ (8004db4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004d38:	691a      	ldr	r2, [r3, #16]
 8004d3a:	4b21      	ldr	r3, [pc, #132]	@ (8004dc0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d3c:	4013      	ands	r3, r2
 8004d3e:	687a      	ldr	r2, [r7, #4]
 8004d40:	6892      	ldr	r2, [r2, #8]
 8004d42:	0211      	lsls	r1, r2, #8
 8004d44:	687a      	ldr	r2, [r7, #4]
 8004d46:	6952      	ldr	r2, [r2, #20]
 8004d48:	0852      	lsrs	r2, r2, #1
 8004d4a:	3a01      	subs	r2, #1
 8004d4c:	0652      	lsls	r2, r2, #25
 8004d4e:	4311      	orrs	r1, r2
 8004d50:	687a      	ldr	r2, [r7, #4]
 8004d52:	6852      	ldr	r2, [r2, #4]
 8004d54:	3a01      	subs	r2, #1
 8004d56:	0112      	lsls	r2, r2, #4
 8004d58:	430a      	orrs	r2, r1
 8004d5a:	4916      	ldr	r1, [pc, #88]	@ (8004db4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004d5c:	4313      	orrs	r3, r2
 8004d5e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004d60:	4b14      	ldr	r3, [pc, #80]	@ (8004db4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	4a13      	ldr	r2, [pc, #76]	@ (8004db4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004d66:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004d6a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d6c:	f7fd fdd4 	bl	8002918 <HAL_GetTick>
 8004d70:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004d72:	e009      	b.n	8004d88 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004d74:	f7fd fdd0 	bl	8002918 <HAL_GetTick>
 8004d78:	4602      	mov	r2, r0
 8004d7a:	68bb      	ldr	r3, [r7, #8]
 8004d7c:	1ad3      	subs	r3, r2, r3
 8004d7e:	2b02      	cmp	r3, #2
 8004d80:	d902      	bls.n	8004d88 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8004d82:	2303      	movs	r3, #3
 8004d84:	73fb      	strb	r3, [r7, #15]
          break;
 8004d86:	e005      	b.n	8004d94 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004d88:	4b0a      	ldr	r3, [pc, #40]	@ (8004db4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d0ef      	beq.n	8004d74 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8004d94:	7bfb      	ldrb	r3, [r7, #15]
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d106      	bne.n	8004da8 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004d9a:	4b06      	ldr	r3, [pc, #24]	@ (8004db4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004d9c:	691a      	ldr	r2, [r3, #16]
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	699b      	ldr	r3, [r3, #24]
 8004da2:	4904      	ldr	r1, [pc, #16]	@ (8004db4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004da4:	4313      	orrs	r3, r2
 8004da6:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004da8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004daa:	4618      	mov	r0, r3
 8004dac:	3710      	adds	r7, #16
 8004dae:	46bd      	mov	sp, r7
 8004db0:	bd80      	pop	{r7, pc}
 8004db2:	bf00      	nop
 8004db4:	40021000 	.word	0x40021000
 8004db8:	07ff800f 	.word	0x07ff800f
 8004dbc:	ff9f800f 	.word	0xff9f800f
 8004dc0:	f9ff800f 	.word	0xf9ff800f

08004dc4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004dc4:	b580      	push	{r7, lr}
 8004dc6:	b084      	sub	sp, #16
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	6078      	str	r0, [r7, #4]
 8004dcc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004dce:	2300      	movs	r3, #0
 8004dd0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004dd2:	4b72      	ldr	r3, [pc, #456]	@ (8004f9c <RCCEx_PLLSAI2_Config+0x1d8>)
 8004dd4:	68db      	ldr	r3, [r3, #12]
 8004dd6:	f003 0303 	and.w	r3, r3, #3
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d00e      	beq.n	8004dfc <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004dde:	4b6f      	ldr	r3, [pc, #444]	@ (8004f9c <RCCEx_PLLSAI2_Config+0x1d8>)
 8004de0:	68db      	ldr	r3, [r3, #12]
 8004de2:	f003 0203 	and.w	r2, r3, #3
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	429a      	cmp	r2, r3
 8004dec:	d103      	bne.n	8004df6 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
       ||
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d142      	bne.n	8004e7c <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8004df6:	2301      	movs	r3, #1
 8004df8:	73fb      	strb	r3, [r7, #15]
 8004dfa:	e03f      	b.n	8004e7c <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	2b03      	cmp	r3, #3
 8004e02:	d018      	beq.n	8004e36 <RCCEx_PLLSAI2_Config+0x72>
 8004e04:	2b03      	cmp	r3, #3
 8004e06:	d825      	bhi.n	8004e54 <RCCEx_PLLSAI2_Config+0x90>
 8004e08:	2b01      	cmp	r3, #1
 8004e0a:	d002      	beq.n	8004e12 <RCCEx_PLLSAI2_Config+0x4e>
 8004e0c:	2b02      	cmp	r3, #2
 8004e0e:	d009      	beq.n	8004e24 <RCCEx_PLLSAI2_Config+0x60>
 8004e10:	e020      	b.n	8004e54 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004e12:	4b62      	ldr	r3, [pc, #392]	@ (8004f9c <RCCEx_PLLSAI2_Config+0x1d8>)
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	f003 0302 	and.w	r3, r3, #2
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d11d      	bne.n	8004e5a <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8004e1e:	2301      	movs	r3, #1
 8004e20:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004e22:	e01a      	b.n	8004e5a <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004e24:	4b5d      	ldr	r3, [pc, #372]	@ (8004f9c <RCCEx_PLLSAI2_Config+0x1d8>)
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d116      	bne.n	8004e5e <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8004e30:	2301      	movs	r3, #1
 8004e32:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004e34:	e013      	b.n	8004e5e <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004e36:	4b59      	ldr	r3, [pc, #356]	@ (8004f9c <RCCEx_PLLSAI2_Config+0x1d8>)
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d10f      	bne.n	8004e62 <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004e42:	4b56      	ldr	r3, [pc, #344]	@ (8004f9c <RCCEx_PLLSAI2_Config+0x1d8>)
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d109      	bne.n	8004e62 <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8004e4e:	2301      	movs	r3, #1
 8004e50:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004e52:	e006      	b.n	8004e62 <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8004e54:	2301      	movs	r3, #1
 8004e56:	73fb      	strb	r3, [r7, #15]
      break;
 8004e58:	e004      	b.n	8004e64 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8004e5a:	bf00      	nop
 8004e5c:	e002      	b.n	8004e64 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8004e5e:	bf00      	nop
 8004e60:	e000      	b.n	8004e64 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8004e62:	bf00      	nop
    }

    if(status == HAL_OK)
 8004e64:	7bfb      	ldrb	r3, [r7, #15]
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d108      	bne.n	8004e7c <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8004e6a:	4b4c      	ldr	r3, [pc, #304]	@ (8004f9c <RCCEx_PLLSAI2_Config+0x1d8>)
 8004e6c:	68db      	ldr	r3, [r3, #12]
 8004e6e:	f023 0203 	bic.w	r2, r3, #3
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	4949      	ldr	r1, [pc, #292]	@ (8004f9c <RCCEx_PLLSAI2_Config+0x1d8>)
 8004e78:	4313      	orrs	r3, r2
 8004e7a:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8004e7c:	7bfb      	ldrb	r3, [r7, #15]
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	f040 8086 	bne.w	8004f90 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004e84:	4b45      	ldr	r3, [pc, #276]	@ (8004f9c <RCCEx_PLLSAI2_Config+0x1d8>)
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	4a44      	ldr	r2, [pc, #272]	@ (8004f9c <RCCEx_PLLSAI2_Config+0x1d8>)
 8004e8a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004e8e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004e90:	f7fd fd42 	bl	8002918 <HAL_GetTick>
 8004e94:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004e96:	e009      	b.n	8004eac <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004e98:	f7fd fd3e 	bl	8002918 <HAL_GetTick>
 8004e9c:	4602      	mov	r2, r0
 8004e9e:	68bb      	ldr	r3, [r7, #8]
 8004ea0:	1ad3      	subs	r3, r2, r3
 8004ea2:	2b02      	cmp	r3, #2
 8004ea4:	d902      	bls.n	8004eac <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8004ea6:	2303      	movs	r3, #3
 8004ea8:	73fb      	strb	r3, [r7, #15]
        break;
 8004eaa:	e005      	b.n	8004eb8 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004eac:	4b3b      	ldr	r3, [pc, #236]	@ (8004f9c <RCCEx_PLLSAI2_Config+0x1d8>)
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d1ef      	bne.n	8004e98 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8004eb8:	7bfb      	ldrb	r3, [r7, #15]
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d168      	bne.n	8004f90 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004ebe:	683b      	ldr	r3, [r7, #0]
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d113      	bne.n	8004eec <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004ec4:	4b35      	ldr	r3, [pc, #212]	@ (8004f9c <RCCEx_PLLSAI2_Config+0x1d8>)
 8004ec6:	695a      	ldr	r2, [r3, #20]
 8004ec8:	4b35      	ldr	r3, [pc, #212]	@ (8004fa0 <RCCEx_PLLSAI2_Config+0x1dc>)
 8004eca:	4013      	ands	r3, r2
 8004ecc:	687a      	ldr	r2, [r7, #4]
 8004ece:	6892      	ldr	r2, [r2, #8]
 8004ed0:	0211      	lsls	r1, r2, #8
 8004ed2:	687a      	ldr	r2, [r7, #4]
 8004ed4:	68d2      	ldr	r2, [r2, #12]
 8004ed6:	06d2      	lsls	r2, r2, #27
 8004ed8:	4311      	orrs	r1, r2
 8004eda:	687a      	ldr	r2, [r7, #4]
 8004edc:	6852      	ldr	r2, [r2, #4]
 8004ede:	3a01      	subs	r2, #1
 8004ee0:	0112      	lsls	r2, r2, #4
 8004ee2:	430a      	orrs	r2, r1
 8004ee4:	492d      	ldr	r1, [pc, #180]	@ (8004f9c <RCCEx_PLLSAI2_Config+0x1d8>)
 8004ee6:	4313      	orrs	r3, r2
 8004ee8:	614b      	str	r3, [r1, #20]
 8004eea:	e02d      	b.n	8004f48 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8004eec:	683b      	ldr	r3, [r7, #0]
 8004eee:	2b01      	cmp	r3, #1
 8004ef0:	d115      	bne.n	8004f1e <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004ef2:	4b2a      	ldr	r3, [pc, #168]	@ (8004f9c <RCCEx_PLLSAI2_Config+0x1d8>)
 8004ef4:	695a      	ldr	r2, [r3, #20]
 8004ef6:	4b2b      	ldr	r3, [pc, #172]	@ (8004fa4 <RCCEx_PLLSAI2_Config+0x1e0>)
 8004ef8:	4013      	ands	r3, r2
 8004efa:	687a      	ldr	r2, [r7, #4]
 8004efc:	6892      	ldr	r2, [r2, #8]
 8004efe:	0211      	lsls	r1, r2, #8
 8004f00:	687a      	ldr	r2, [r7, #4]
 8004f02:	6912      	ldr	r2, [r2, #16]
 8004f04:	0852      	lsrs	r2, r2, #1
 8004f06:	3a01      	subs	r2, #1
 8004f08:	0552      	lsls	r2, r2, #21
 8004f0a:	4311      	orrs	r1, r2
 8004f0c:	687a      	ldr	r2, [r7, #4]
 8004f0e:	6852      	ldr	r2, [r2, #4]
 8004f10:	3a01      	subs	r2, #1
 8004f12:	0112      	lsls	r2, r2, #4
 8004f14:	430a      	orrs	r2, r1
 8004f16:	4921      	ldr	r1, [pc, #132]	@ (8004f9c <RCCEx_PLLSAI2_Config+0x1d8>)
 8004f18:	4313      	orrs	r3, r2
 8004f1a:	614b      	str	r3, [r1, #20]
 8004f1c:	e014      	b.n	8004f48 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004f1e:	4b1f      	ldr	r3, [pc, #124]	@ (8004f9c <RCCEx_PLLSAI2_Config+0x1d8>)
 8004f20:	695a      	ldr	r2, [r3, #20]
 8004f22:	4b21      	ldr	r3, [pc, #132]	@ (8004fa8 <RCCEx_PLLSAI2_Config+0x1e4>)
 8004f24:	4013      	ands	r3, r2
 8004f26:	687a      	ldr	r2, [r7, #4]
 8004f28:	6892      	ldr	r2, [r2, #8]
 8004f2a:	0211      	lsls	r1, r2, #8
 8004f2c:	687a      	ldr	r2, [r7, #4]
 8004f2e:	6952      	ldr	r2, [r2, #20]
 8004f30:	0852      	lsrs	r2, r2, #1
 8004f32:	3a01      	subs	r2, #1
 8004f34:	0652      	lsls	r2, r2, #25
 8004f36:	4311      	orrs	r1, r2
 8004f38:	687a      	ldr	r2, [r7, #4]
 8004f3a:	6852      	ldr	r2, [r2, #4]
 8004f3c:	3a01      	subs	r2, #1
 8004f3e:	0112      	lsls	r2, r2, #4
 8004f40:	430a      	orrs	r2, r1
 8004f42:	4916      	ldr	r1, [pc, #88]	@ (8004f9c <RCCEx_PLLSAI2_Config+0x1d8>)
 8004f44:	4313      	orrs	r3, r2
 8004f46:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004f48:	4b14      	ldr	r3, [pc, #80]	@ (8004f9c <RCCEx_PLLSAI2_Config+0x1d8>)
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	4a13      	ldr	r2, [pc, #76]	@ (8004f9c <RCCEx_PLLSAI2_Config+0x1d8>)
 8004f4e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004f52:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f54:	f7fd fce0 	bl	8002918 <HAL_GetTick>
 8004f58:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004f5a:	e009      	b.n	8004f70 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004f5c:	f7fd fcdc 	bl	8002918 <HAL_GetTick>
 8004f60:	4602      	mov	r2, r0
 8004f62:	68bb      	ldr	r3, [r7, #8]
 8004f64:	1ad3      	subs	r3, r2, r3
 8004f66:	2b02      	cmp	r3, #2
 8004f68:	d902      	bls.n	8004f70 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8004f6a:	2303      	movs	r3, #3
 8004f6c:	73fb      	strb	r3, [r7, #15]
          break;
 8004f6e:	e005      	b.n	8004f7c <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004f70:	4b0a      	ldr	r3, [pc, #40]	@ (8004f9c <RCCEx_PLLSAI2_Config+0x1d8>)
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d0ef      	beq.n	8004f5c <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8004f7c:	7bfb      	ldrb	r3, [r7, #15]
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d106      	bne.n	8004f90 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004f82:	4b06      	ldr	r3, [pc, #24]	@ (8004f9c <RCCEx_PLLSAI2_Config+0x1d8>)
 8004f84:	695a      	ldr	r2, [r3, #20]
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	699b      	ldr	r3, [r3, #24]
 8004f8a:	4904      	ldr	r1, [pc, #16]	@ (8004f9c <RCCEx_PLLSAI2_Config+0x1d8>)
 8004f8c:	4313      	orrs	r3, r2
 8004f8e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004f90:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f92:	4618      	mov	r0, r3
 8004f94:	3710      	adds	r7, #16
 8004f96:	46bd      	mov	sp, r7
 8004f98:	bd80      	pop	{r7, pc}
 8004f9a:	bf00      	nop
 8004f9c:	40021000 	.word	0x40021000
 8004fa0:	07ff800f 	.word	0x07ff800f
 8004fa4:	ff9f800f 	.word	0xff9f800f
 8004fa8:	f9ff800f 	.word	0xf9ff800f

08004fac <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004fac:	b580      	push	{r7, lr}
 8004fae:	b084      	sub	sp, #16
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d101      	bne.n	8004fbe <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004fba:	2301      	movs	r3, #1
 8004fbc:	e095      	b.n	80050ea <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d108      	bne.n	8004fd8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	685b      	ldr	r3, [r3, #4]
 8004fca:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004fce:	d009      	beq.n	8004fe4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	2200      	movs	r2, #0
 8004fd4:	61da      	str	r2, [r3, #28]
 8004fd6:	e005      	b.n	8004fe4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	2200      	movs	r2, #0
 8004fdc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	2200      	movs	r2, #0
 8004fe2:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	2200      	movs	r2, #0
 8004fe8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004ff0:	b2db      	uxtb	r3, r3
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d106      	bne.n	8005004 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	2200      	movs	r2, #0
 8004ffa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004ffe:	6878      	ldr	r0, [r7, #4]
 8005000:	f7fd f8aa 	bl	8002158 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	2202      	movs	r2, #2
 8005008:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	681a      	ldr	r2, [r3, #0]
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800501a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	68db      	ldr	r3, [r3, #12]
 8005020:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005024:	d902      	bls.n	800502c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005026:	2300      	movs	r3, #0
 8005028:	60fb      	str	r3, [r7, #12]
 800502a:	e002      	b.n	8005032 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800502c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005030:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	68db      	ldr	r3, [r3, #12]
 8005036:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800503a:	d007      	beq.n	800504c <HAL_SPI_Init+0xa0>
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	68db      	ldr	r3, [r3, #12]
 8005040:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005044:	d002      	beq.n	800504c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	2200      	movs	r2, #0
 800504a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	685b      	ldr	r3, [r3, #4]
 8005050:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	689b      	ldr	r3, [r3, #8]
 8005058:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800505c:	431a      	orrs	r2, r3
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	691b      	ldr	r3, [r3, #16]
 8005062:	f003 0302 	and.w	r3, r3, #2
 8005066:	431a      	orrs	r2, r3
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	695b      	ldr	r3, [r3, #20]
 800506c:	f003 0301 	and.w	r3, r3, #1
 8005070:	431a      	orrs	r2, r3
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	699b      	ldr	r3, [r3, #24]
 8005076:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800507a:	431a      	orrs	r2, r3
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	69db      	ldr	r3, [r3, #28]
 8005080:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005084:	431a      	orrs	r2, r3
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	6a1b      	ldr	r3, [r3, #32]
 800508a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800508e:	ea42 0103 	orr.w	r1, r2, r3
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005096:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	430a      	orrs	r2, r1
 80050a0:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	699b      	ldr	r3, [r3, #24]
 80050a6:	0c1b      	lsrs	r3, r3, #16
 80050a8:	f003 0204 	and.w	r2, r3, #4
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050b0:	f003 0310 	and.w	r3, r3, #16
 80050b4:	431a      	orrs	r2, r3
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80050ba:	f003 0308 	and.w	r3, r3, #8
 80050be:	431a      	orrs	r2, r3
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	68db      	ldr	r3, [r3, #12]
 80050c4:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80050c8:	ea42 0103 	orr.w	r1, r2, r3
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	430a      	orrs	r2, r1
 80050d8:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	2200      	movs	r2, #0
 80050de:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	2201      	movs	r2, #1
 80050e4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80050e8:	2300      	movs	r3, #0
}
 80050ea:	4618      	mov	r0, r3
 80050ec:	3710      	adds	r7, #16
 80050ee:	46bd      	mov	sp, r7
 80050f0:	bd80      	pop	{r7, pc}

080050f2 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80050f2:	b580      	push	{r7, lr}
 80050f4:	b082      	sub	sp, #8
 80050f6:	af00      	add	r7, sp, #0
 80050f8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d101      	bne.n	8005104 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005100:	2301      	movs	r3, #1
 8005102:	e049      	b.n	8005198 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800510a:	b2db      	uxtb	r3, r3
 800510c:	2b00      	cmp	r3, #0
 800510e:	d106      	bne.n	800511e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	2200      	movs	r2, #0
 8005114:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005118:	6878      	ldr	r0, [r7, #4]
 800511a:	f7fd f8bd 	bl	8002298 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	2202      	movs	r2, #2
 8005122:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681a      	ldr	r2, [r3, #0]
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	3304      	adds	r3, #4
 800512e:	4619      	mov	r1, r3
 8005130:	4610      	mov	r0, r2
 8005132:	f000 fd1b 	bl	8005b6c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	2201      	movs	r2, #1
 800513a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	2201      	movs	r2, #1
 8005142:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	2201      	movs	r2, #1
 800514a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	2201      	movs	r2, #1
 8005152:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	2201      	movs	r2, #1
 800515a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	2201      	movs	r2, #1
 8005162:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	2201      	movs	r2, #1
 800516a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	2201      	movs	r2, #1
 8005172:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	2201      	movs	r2, #1
 800517a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	2201      	movs	r2, #1
 8005182:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	2201      	movs	r2, #1
 800518a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	2201      	movs	r2, #1
 8005192:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005196:	2300      	movs	r3, #0
}
 8005198:	4618      	mov	r0, r3
 800519a:	3708      	adds	r7, #8
 800519c:	46bd      	mov	sp, r7
 800519e:	bd80      	pop	{r7, pc}

080051a0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80051a0:	b480      	push	{r7}
 80051a2:	b085      	sub	sp, #20
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80051ae:	b2db      	uxtb	r3, r3
 80051b0:	2b01      	cmp	r3, #1
 80051b2:	d001      	beq.n	80051b8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80051b4:	2301      	movs	r3, #1
 80051b6:	e04f      	b.n	8005258 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	2202      	movs	r2, #2
 80051bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	68da      	ldr	r2, [r3, #12]
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	f042 0201 	orr.w	r2, r2, #1
 80051ce:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	4a23      	ldr	r2, [pc, #140]	@ (8005264 <HAL_TIM_Base_Start_IT+0xc4>)
 80051d6:	4293      	cmp	r3, r2
 80051d8:	d01d      	beq.n	8005216 <HAL_TIM_Base_Start_IT+0x76>
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80051e2:	d018      	beq.n	8005216 <HAL_TIM_Base_Start_IT+0x76>
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	4a1f      	ldr	r2, [pc, #124]	@ (8005268 <HAL_TIM_Base_Start_IT+0xc8>)
 80051ea:	4293      	cmp	r3, r2
 80051ec:	d013      	beq.n	8005216 <HAL_TIM_Base_Start_IT+0x76>
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	4a1e      	ldr	r2, [pc, #120]	@ (800526c <HAL_TIM_Base_Start_IT+0xcc>)
 80051f4:	4293      	cmp	r3, r2
 80051f6:	d00e      	beq.n	8005216 <HAL_TIM_Base_Start_IT+0x76>
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	4a1c      	ldr	r2, [pc, #112]	@ (8005270 <HAL_TIM_Base_Start_IT+0xd0>)
 80051fe:	4293      	cmp	r3, r2
 8005200:	d009      	beq.n	8005216 <HAL_TIM_Base_Start_IT+0x76>
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	4a1b      	ldr	r2, [pc, #108]	@ (8005274 <HAL_TIM_Base_Start_IT+0xd4>)
 8005208:	4293      	cmp	r3, r2
 800520a:	d004      	beq.n	8005216 <HAL_TIM_Base_Start_IT+0x76>
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	4a19      	ldr	r2, [pc, #100]	@ (8005278 <HAL_TIM_Base_Start_IT+0xd8>)
 8005212:	4293      	cmp	r3, r2
 8005214:	d115      	bne.n	8005242 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	689a      	ldr	r2, [r3, #8]
 800521c:	4b17      	ldr	r3, [pc, #92]	@ (800527c <HAL_TIM_Base_Start_IT+0xdc>)
 800521e:	4013      	ands	r3, r2
 8005220:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	2b06      	cmp	r3, #6
 8005226:	d015      	beq.n	8005254 <HAL_TIM_Base_Start_IT+0xb4>
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800522e:	d011      	beq.n	8005254 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	681a      	ldr	r2, [r3, #0]
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	f042 0201 	orr.w	r2, r2, #1
 800523e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005240:	e008      	b.n	8005254 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	681a      	ldr	r2, [r3, #0]
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	f042 0201 	orr.w	r2, r2, #1
 8005250:	601a      	str	r2, [r3, #0]
 8005252:	e000      	b.n	8005256 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005254:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005256:	2300      	movs	r3, #0
}
 8005258:	4618      	mov	r0, r3
 800525a:	3714      	adds	r7, #20
 800525c:	46bd      	mov	sp, r7
 800525e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005262:	4770      	bx	lr
 8005264:	40012c00 	.word	0x40012c00
 8005268:	40000400 	.word	0x40000400
 800526c:	40000800 	.word	0x40000800
 8005270:	40000c00 	.word	0x40000c00
 8005274:	40013400 	.word	0x40013400
 8005278:	40014000 	.word	0x40014000
 800527c:	00010007 	.word	0x00010007

08005280 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005280:	b580      	push	{r7, lr}
 8005282:	b082      	sub	sp, #8
 8005284:	af00      	add	r7, sp, #0
 8005286:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	2b00      	cmp	r3, #0
 800528c:	d101      	bne.n	8005292 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800528e:	2301      	movs	r3, #1
 8005290:	e049      	b.n	8005326 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005298:	b2db      	uxtb	r3, r3
 800529a:	2b00      	cmp	r3, #0
 800529c:	d106      	bne.n	80052ac <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	2200      	movs	r2, #0
 80052a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80052a6:	6878      	ldr	r0, [r7, #4]
 80052a8:	f000 f841 	bl	800532e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	2202      	movs	r2, #2
 80052b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681a      	ldr	r2, [r3, #0]
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	3304      	adds	r3, #4
 80052bc:	4619      	mov	r1, r3
 80052be:	4610      	mov	r0, r2
 80052c0:	f000 fc54 	bl	8005b6c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	2201      	movs	r2, #1
 80052c8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	2201      	movs	r2, #1
 80052d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	2201      	movs	r2, #1
 80052d8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	2201      	movs	r2, #1
 80052e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	2201      	movs	r2, #1
 80052e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	2201      	movs	r2, #1
 80052f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	2201      	movs	r2, #1
 80052f8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	2201      	movs	r2, #1
 8005300:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	2201      	movs	r2, #1
 8005308:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	2201      	movs	r2, #1
 8005310:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	2201      	movs	r2, #1
 8005318:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	2201      	movs	r2, #1
 8005320:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005324:	2300      	movs	r3, #0
}
 8005326:	4618      	mov	r0, r3
 8005328:	3708      	adds	r7, #8
 800532a:	46bd      	mov	sp, r7
 800532c:	bd80      	pop	{r7, pc}

0800532e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800532e:	b480      	push	{r7}
 8005330:	b083      	sub	sp, #12
 8005332:	af00      	add	r7, sp, #0
 8005334:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005336:	bf00      	nop
 8005338:	370c      	adds	r7, #12
 800533a:	46bd      	mov	sp, r7
 800533c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005340:	4770      	bx	lr
	...

08005344 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005344:	b580      	push	{r7, lr}
 8005346:	b084      	sub	sp, #16
 8005348:	af00      	add	r7, sp, #0
 800534a:	6078      	str	r0, [r7, #4]
 800534c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800534e:	683b      	ldr	r3, [r7, #0]
 8005350:	2b00      	cmp	r3, #0
 8005352:	d109      	bne.n	8005368 <HAL_TIM_PWM_Start+0x24>
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800535a:	b2db      	uxtb	r3, r3
 800535c:	2b01      	cmp	r3, #1
 800535e:	bf14      	ite	ne
 8005360:	2301      	movne	r3, #1
 8005362:	2300      	moveq	r3, #0
 8005364:	b2db      	uxtb	r3, r3
 8005366:	e03c      	b.n	80053e2 <HAL_TIM_PWM_Start+0x9e>
 8005368:	683b      	ldr	r3, [r7, #0]
 800536a:	2b04      	cmp	r3, #4
 800536c:	d109      	bne.n	8005382 <HAL_TIM_PWM_Start+0x3e>
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005374:	b2db      	uxtb	r3, r3
 8005376:	2b01      	cmp	r3, #1
 8005378:	bf14      	ite	ne
 800537a:	2301      	movne	r3, #1
 800537c:	2300      	moveq	r3, #0
 800537e:	b2db      	uxtb	r3, r3
 8005380:	e02f      	b.n	80053e2 <HAL_TIM_PWM_Start+0x9e>
 8005382:	683b      	ldr	r3, [r7, #0]
 8005384:	2b08      	cmp	r3, #8
 8005386:	d109      	bne.n	800539c <HAL_TIM_PWM_Start+0x58>
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800538e:	b2db      	uxtb	r3, r3
 8005390:	2b01      	cmp	r3, #1
 8005392:	bf14      	ite	ne
 8005394:	2301      	movne	r3, #1
 8005396:	2300      	moveq	r3, #0
 8005398:	b2db      	uxtb	r3, r3
 800539a:	e022      	b.n	80053e2 <HAL_TIM_PWM_Start+0x9e>
 800539c:	683b      	ldr	r3, [r7, #0]
 800539e:	2b0c      	cmp	r3, #12
 80053a0:	d109      	bne.n	80053b6 <HAL_TIM_PWM_Start+0x72>
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80053a8:	b2db      	uxtb	r3, r3
 80053aa:	2b01      	cmp	r3, #1
 80053ac:	bf14      	ite	ne
 80053ae:	2301      	movne	r3, #1
 80053b0:	2300      	moveq	r3, #0
 80053b2:	b2db      	uxtb	r3, r3
 80053b4:	e015      	b.n	80053e2 <HAL_TIM_PWM_Start+0x9e>
 80053b6:	683b      	ldr	r3, [r7, #0]
 80053b8:	2b10      	cmp	r3, #16
 80053ba:	d109      	bne.n	80053d0 <HAL_TIM_PWM_Start+0x8c>
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80053c2:	b2db      	uxtb	r3, r3
 80053c4:	2b01      	cmp	r3, #1
 80053c6:	bf14      	ite	ne
 80053c8:	2301      	movne	r3, #1
 80053ca:	2300      	moveq	r3, #0
 80053cc:	b2db      	uxtb	r3, r3
 80053ce:	e008      	b.n	80053e2 <HAL_TIM_PWM_Start+0x9e>
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80053d6:	b2db      	uxtb	r3, r3
 80053d8:	2b01      	cmp	r3, #1
 80053da:	bf14      	ite	ne
 80053dc:	2301      	movne	r3, #1
 80053de:	2300      	moveq	r3, #0
 80053e0:	b2db      	uxtb	r3, r3
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d001      	beq.n	80053ea <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80053e6:	2301      	movs	r3, #1
 80053e8:	e09c      	b.n	8005524 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80053ea:	683b      	ldr	r3, [r7, #0]
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d104      	bne.n	80053fa <HAL_TIM_PWM_Start+0xb6>
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	2202      	movs	r2, #2
 80053f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80053f8:	e023      	b.n	8005442 <HAL_TIM_PWM_Start+0xfe>
 80053fa:	683b      	ldr	r3, [r7, #0]
 80053fc:	2b04      	cmp	r3, #4
 80053fe:	d104      	bne.n	800540a <HAL_TIM_PWM_Start+0xc6>
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	2202      	movs	r2, #2
 8005404:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005408:	e01b      	b.n	8005442 <HAL_TIM_PWM_Start+0xfe>
 800540a:	683b      	ldr	r3, [r7, #0]
 800540c:	2b08      	cmp	r3, #8
 800540e:	d104      	bne.n	800541a <HAL_TIM_PWM_Start+0xd6>
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	2202      	movs	r2, #2
 8005414:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005418:	e013      	b.n	8005442 <HAL_TIM_PWM_Start+0xfe>
 800541a:	683b      	ldr	r3, [r7, #0]
 800541c:	2b0c      	cmp	r3, #12
 800541e:	d104      	bne.n	800542a <HAL_TIM_PWM_Start+0xe6>
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	2202      	movs	r2, #2
 8005424:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005428:	e00b      	b.n	8005442 <HAL_TIM_PWM_Start+0xfe>
 800542a:	683b      	ldr	r3, [r7, #0]
 800542c:	2b10      	cmp	r3, #16
 800542e:	d104      	bne.n	800543a <HAL_TIM_PWM_Start+0xf6>
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	2202      	movs	r2, #2
 8005434:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005438:	e003      	b.n	8005442 <HAL_TIM_PWM_Start+0xfe>
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	2202      	movs	r2, #2
 800543e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	2201      	movs	r2, #1
 8005448:	6839      	ldr	r1, [r7, #0]
 800544a:	4618      	mov	r0, r3
 800544c:	f000 ffa4 	bl	8006398 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	4a35      	ldr	r2, [pc, #212]	@ (800552c <HAL_TIM_PWM_Start+0x1e8>)
 8005456:	4293      	cmp	r3, r2
 8005458:	d013      	beq.n	8005482 <HAL_TIM_PWM_Start+0x13e>
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	4a34      	ldr	r2, [pc, #208]	@ (8005530 <HAL_TIM_PWM_Start+0x1ec>)
 8005460:	4293      	cmp	r3, r2
 8005462:	d00e      	beq.n	8005482 <HAL_TIM_PWM_Start+0x13e>
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	4a32      	ldr	r2, [pc, #200]	@ (8005534 <HAL_TIM_PWM_Start+0x1f0>)
 800546a:	4293      	cmp	r3, r2
 800546c:	d009      	beq.n	8005482 <HAL_TIM_PWM_Start+0x13e>
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	4a31      	ldr	r2, [pc, #196]	@ (8005538 <HAL_TIM_PWM_Start+0x1f4>)
 8005474:	4293      	cmp	r3, r2
 8005476:	d004      	beq.n	8005482 <HAL_TIM_PWM_Start+0x13e>
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	4a2f      	ldr	r2, [pc, #188]	@ (800553c <HAL_TIM_PWM_Start+0x1f8>)
 800547e:	4293      	cmp	r3, r2
 8005480:	d101      	bne.n	8005486 <HAL_TIM_PWM_Start+0x142>
 8005482:	2301      	movs	r3, #1
 8005484:	e000      	b.n	8005488 <HAL_TIM_PWM_Start+0x144>
 8005486:	2300      	movs	r3, #0
 8005488:	2b00      	cmp	r3, #0
 800548a:	d007      	beq.n	800549c <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800549a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	4a22      	ldr	r2, [pc, #136]	@ (800552c <HAL_TIM_PWM_Start+0x1e8>)
 80054a2:	4293      	cmp	r3, r2
 80054a4:	d01d      	beq.n	80054e2 <HAL_TIM_PWM_Start+0x19e>
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80054ae:	d018      	beq.n	80054e2 <HAL_TIM_PWM_Start+0x19e>
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	4a22      	ldr	r2, [pc, #136]	@ (8005540 <HAL_TIM_PWM_Start+0x1fc>)
 80054b6:	4293      	cmp	r3, r2
 80054b8:	d013      	beq.n	80054e2 <HAL_TIM_PWM_Start+0x19e>
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	4a21      	ldr	r2, [pc, #132]	@ (8005544 <HAL_TIM_PWM_Start+0x200>)
 80054c0:	4293      	cmp	r3, r2
 80054c2:	d00e      	beq.n	80054e2 <HAL_TIM_PWM_Start+0x19e>
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	4a1f      	ldr	r2, [pc, #124]	@ (8005548 <HAL_TIM_PWM_Start+0x204>)
 80054ca:	4293      	cmp	r3, r2
 80054cc:	d009      	beq.n	80054e2 <HAL_TIM_PWM_Start+0x19e>
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	4a17      	ldr	r2, [pc, #92]	@ (8005530 <HAL_TIM_PWM_Start+0x1ec>)
 80054d4:	4293      	cmp	r3, r2
 80054d6:	d004      	beq.n	80054e2 <HAL_TIM_PWM_Start+0x19e>
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	4a15      	ldr	r2, [pc, #84]	@ (8005534 <HAL_TIM_PWM_Start+0x1f0>)
 80054de:	4293      	cmp	r3, r2
 80054e0:	d115      	bne.n	800550e <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	689a      	ldr	r2, [r3, #8]
 80054e8:	4b18      	ldr	r3, [pc, #96]	@ (800554c <HAL_TIM_PWM_Start+0x208>)
 80054ea:	4013      	ands	r3, r2
 80054ec:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	2b06      	cmp	r3, #6
 80054f2:	d015      	beq.n	8005520 <HAL_TIM_PWM_Start+0x1dc>
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80054fa:	d011      	beq.n	8005520 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	681a      	ldr	r2, [r3, #0]
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	f042 0201 	orr.w	r2, r2, #1
 800550a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800550c:	e008      	b.n	8005520 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	681a      	ldr	r2, [r3, #0]
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	f042 0201 	orr.w	r2, r2, #1
 800551c:	601a      	str	r2, [r3, #0]
 800551e:	e000      	b.n	8005522 <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005520:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005522:	2300      	movs	r3, #0
}
 8005524:	4618      	mov	r0, r3
 8005526:	3710      	adds	r7, #16
 8005528:	46bd      	mov	sp, r7
 800552a:	bd80      	pop	{r7, pc}
 800552c:	40012c00 	.word	0x40012c00
 8005530:	40013400 	.word	0x40013400
 8005534:	40014000 	.word	0x40014000
 8005538:	40014400 	.word	0x40014400
 800553c:	40014800 	.word	0x40014800
 8005540:	40000400 	.word	0x40000400
 8005544:	40000800 	.word	0x40000800
 8005548:	40000c00 	.word	0x40000c00
 800554c:	00010007 	.word	0x00010007

08005550 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005550:	b580      	push	{r7, lr}
 8005552:	b084      	sub	sp, #16
 8005554:	af00      	add	r7, sp, #0
 8005556:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	68db      	ldr	r3, [r3, #12]
 800555e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	691b      	ldr	r3, [r3, #16]
 8005566:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005568:	68bb      	ldr	r3, [r7, #8]
 800556a:	f003 0302 	and.w	r3, r3, #2
 800556e:	2b00      	cmp	r3, #0
 8005570:	d020      	beq.n	80055b4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	f003 0302 	and.w	r3, r3, #2
 8005578:	2b00      	cmp	r3, #0
 800557a:	d01b      	beq.n	80055b4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	f06f 0202 	mvn.w	r2, #2
 8005584:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	2201      	movs	r2, #1
 800558a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	699b      	ldr	r3, [r3, #24]
 8005592:	f003 0303 	and.w	r3, r3, #3
 8005596:	2b00      	cmp	r3, #0
 8005598:	d003      	beq.n	80055a2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800559a:	6878      	ldr	r0, [r7, #4]
 800559c:	f000 fac7 	bl	8005b2e <HAL_TIM_IC_CaptureCallback>
 80055a0:	e005      	b.n	80055ae <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80055a2:	6878      	ldr	r0, [r7, #4]
 80055a4:	f000 fab9 	bl	8005b1a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80055a8:	6878      	ldr	r0, [r7, #4]
 80055aa:	f000 faca 	bl	8005b42 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	2200      	movs	r2, #0
 80055b2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80055b4:	68bb      	ldr	r3, [r7, #8]
 80055b6:	f003 0304 	and.w	r3, r3, #4
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d020      	beq.n	8005600 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	f003 0304 	and.w	r3, r3, #4
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d01b      	beq.n	8005600 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	f06f 0204 	mvn.w	r2, #4
 80055d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	2202      	movs	r2, #2
 80055d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	699b      	ldr	r3, [r3, #24]
 80055de:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d003      	beq.n	80055ee <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80055e6:	6878      	ldr	r0, [r7, #4]
 80055e8:	f000 faa1 	bl	8005b2e <HAL_TIM_IC_CaptureCallback>
 80055ec:	e005      	b.n	80055fa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80055ee:	6878      	ldr	r0, [r7, #4]
 80055f0:	f000 fa93 	bl	8005b1a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80055f4:	6878      	ldr	r0, [r7, #4]
 80055f6:	f000 faa4 	bl	8005b42 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	2200      	movs	r2, #0
 80055fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005600:	68bb      	ldr	r3, [r7, #8]
 8005602:	f003 0308 	and.w	r3, r3, #8
 8005606:	2b00      	cmp	r3, #0
 8005608:	d020      	beq.n	800564c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	f003 0308 	and.w	r3, r3, #8
 8005610:	2b00      	cmp	r3, #0
 8005612:	d01b      	beq.n	800564c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	f06f 0208 	mvn.w	r2, #8
 800561c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	2204      	movs	r2, #4
 8005622:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	69db      	ldr	r3, [r3, #28]
 800562a:	f003 0303 	and.w	r3, r3, #3
 800562e:	2b00      	cmp	r3, #0
 8005630:	d003      	beq.n	800563a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005632:	6878      	ldr	r0, [r7, #4]
 8005634:	f000 fa7b 	bl	8005b2e <HAL_TIM_IC_CaptureCallback>
 8005638:	e005      	b.n	8005646 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800563a:	6878      	ldr	r0, [r7, #4]
 800563c:	f000 fa6d 	bl	8005b1a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005640:	6878      	ldr	r0, [r7, #4]
 8005642:	f000 fa7e 	bl	8005b42 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	2200      	movs	r2, #0
 800564a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800564c:	68bb      	ldr	r3, [r7, #8]
 800564e:	f003 0310 	and.w	r3, r3, #16
 8005652:	2b00      	cmp	r3, #0
 8005654:	d020      	beq.n	8005698 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	f003 0310 	and.w	r3, r3, #16
 800565c:	2b00      	cmp	r3, #0
 800565e:	d01b      	beq.n	8005698 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	f06f 0210 	mvn.w	r2, #16
 8005668:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	2208      	movs	r2, #8
 800566e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	69db      	ldr	r3, [r3, #28]
 8005676:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800567a:	2b00      	cmp	r3, #0
 800567c:	d003      	beq.n	8005686 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800567e:	6878      	ldr	r0, [r7, #4]
 8005680:	f000 fa55 	bl	8005b2e <HAL_TIM_IC_CaptureCallback>
 8005684:	e005      	b.n	8005692 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005686:	6878      	ldr	r0, [r7, #4]
 8005688:	f000 fa47 	bl	8005b1a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800568c:	6878      	ldr	r0, [r7, #4]
 800568e:	f000 fa58 	bl	8005b42 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	2200      	movs	r2, #0
 8005696:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005698:	68bb      	ldr	r3, [r7, #8]
 800569a:	f003 0301 	and.w	r3, r3, #1
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d00c      	beq.n	80056bc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	f003 0301 	and.w	r3, r3, #1
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d007      	beq.n	80056bc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	f06f 0201 	mvn.w	r2, #1
 80056b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80056b6:	6878      	ldr	r0, [r7, #4]
 80056b8:	f7fb ff7e 	bl	80015b8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80056bc:	68bb      	ldr	r3, [r7, #8]
 80056be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d104      	bne.n	80056d0 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80056c6:	68bb      	ldr	r3, [r7, #8]
 80056c8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d00c      	beq.n	80056ea <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d007      	beq.n	80056ea <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80056e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80056e4:	6878      	ldr	r0, [r7, #4]
 80056e6:	f000 ff8d 	bl	8006604 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80056ea:	68bb      	ldr	r3, [r7, #8]
 80056ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d00c      	beq.n	800570e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d007      	beq.n	800570e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8005706:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005708:	6878      	ldr	r0, [r7, #4]
 800570a:	f000 ff85 	bl	8006618 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800570e:	68bb      	ldr	r3, [r7, #8]
 8005710:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005714:	2b00      	cmp	r3, #0
 8005716:	d00c      	beq.n	8005732 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800571e:	2b00      	cmp	r3, #0
 8005720:	d007      	beq.n	8005732 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800572a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800572c:	6878      	ldr	r0, [r7, #4]
 800572e:	f000 fa12 	bl	8005b56 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005732:	68bb      	ldr	r3, [r7, #8]
 8005734:	f003 0320 	and.w	r3, r3, #32
 8005738:	2b00      	cmp	r3, #0
 800573a:	d00c      	beq.n	8005756 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	f003 0320 	and.w	r3, r3, #32
 8005742:	2b00      	cmp	r3, #0
 8005744:	d007      	beq.n	8005756 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	f06f 0220 	mvn.w	r2, #32
 800574e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005750:	6878      	ldr	r0, [r7, #4]
 8005752:	f000 ff4d 	bl	80065f0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005756:	bf00      	nop
 8005758:	3710      	adds	r7, #16
 800575a:	46bd      	mov	sp, r7
 800575c:	bd80      	pop	{r7, pc}
	...

08005760 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005760:	b580      	push	{r7, lr}
 8005762:	b086      	sub	sp, #24
 8005764:	af00      	add	r7, sp, #0
 8005766:	60f8      	str	r0, [r7, #12]
 8005768:	60b9      	str	r1, [r7, #8]
 800576a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800576c:	2300      	movs	r3, #0
 800576e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005776:	2b01      	cmp	r3, #1
 8005778:	d101      	bne.n	800577e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800577a:	2302      	movs	r3, #2
 800577c:	e0ff      	b.n	800597e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	2201      	movs	r2, #1
 8005782:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	2b14      	cmp	r3, #20
 800578a:	f200 80f0 	bhi.w	800596e <HAL_TIM_PWM_ConfigChannel+0x20e>
 800578e:	a201      	add	r2, pc, #4	@ (adr r2, 8005794 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005790:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005794:	080057e9 	.word	0x080057e9
 8005798:	0800596f 	.word	0x0800596f
 800579c:	0800596f 	.word	0x0800596f
 80057a0:	0800596f 	.word	0x0800596f
 80057a4:	08005829 	.word	0x08005829
 80057a8:	0800596f 	.word	0x0800596f
 80057ac:	0800596f 	.word	0x0800596f
 80057b0:	0800596f 	.word	0x0800596f
 80057b4:	0800586b 	.word	0x0800586b
 80057b8:	0800596f 	.word	0x0800596f
 80057bc:	0800596f 	.word	0x0800596f
 80057c0:	0800596f 	.word	0x0800596f
 80057c4:	080058ab 	.word	0x080058ab
 80057c8:	0800596f 	.word	0x0800596f
 80057cc:	0800596f 	.word	0x0800596f
 80057d0:	0800596f 	.word	0x0800596f
 80057d4:	080058ed 	.word	0x080058ed
 80057d8:	0800596f 	.word	0x0800596f
 80057dc:	0800596f 	.word	0x0800596f
 80057e0:	0800596f 	.word	0x0800596f
 80057e4:	0800592d 	.word	0x0800592d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	68b9      	ldr	r1, [r7, #8]
 80057ee:	4618      	mov	r0, r3
 80057f0:	f000 fa62 	bl	8005cb8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	699a      	ldr	r2, [r3, #24]
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	f042 0208 	orr.w	r2, r2, #8
 8005802:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	699a      	ldr	r2, [r3, #24]
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	f022 0204 	bic.w	r2, r2, #4
 8005812:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	6999      	ldr	r1, [r3, #24]
 800581a:	68bb      	ldr	r3, [r7, #8]
 800581c:	691a      	ldr	r2, [r3, #16]
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	430a      	orrs	r2, r1
 8005824:	619a      	str	r2, [r3, #24]
      break;
 8005826:	e0a5      	b.n	8005974 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	68b9      	ldr	r1, [r7, #8]
 800582e:	4618      	mov	r0, r3
 8005830:	f000 fad2 	bl	8005dd8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	699a      	ldr	r2, [r3, #24]
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005842:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	699a      	ldr	r2, [r3, #24]
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005852:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	6999      	ldr	r1, [r3, #24]
 800585a:	68bb      	ldr	r3, [r7, #8]
 800585c:	691b      	ldr	r3, [r3, #16]
 800585e:	021a      	lsls	r2, r3, #8
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	430a      	orrs	r2, r1
 8005866:	619a      	str	r2, [r3, #24]
      break;
 8005868:	e084      	b.n	8005974 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	68b9      	ldr	r1, [r7, #8]
 8005870:	4618      	mov	r0, r3
 8005872:	f000 fb3b 	bl	8005eec <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	69da      	ldr	r2, [r3, #28]
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	f042 0208 	orr.w	r2, r2, #8
 8005884:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	69da      	ldr	r2, [r3, #28]
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	f022 0204 	bic.w	r2, r2, #4
 8005894:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	69d9      	ldr	r1, [r3, #28]
 800589c:	68bb      	ldr	r3, [r7, #8]
 800589e:	691a      	ldr	r2, [r3, #16]
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	430a      	orrs	r2, r1
 80058a6:	61da      	str	r2, [r3, #28]
      break;
 80058a8:	e064      	b.n	8005974 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	68b9      	ldr	r1, [r7, #8]
 80058b0:	4618      	mov	r0, r3
 80058b2:	f000 fba3 	bl	8005ffc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	69da      	ldr	r2, [r3, #28]
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80058c4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	69da      	ldr	r2, [r3, #28]
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80058d4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	69d9      	ldr	r1, [r3, #28]
 80058dc:	68bb      	ldr	r3, [r7, #8]
 80058de:	691b      	ldr	r3, [r3, #16]
 80058e0:	021a      	lsls	r2, r3, #8
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	430a      	orrs	r2, r1
 80058e8:	61da      	str	r2, [r3, #28]
      break;
 80058ea:	e043      	b.n	8005974 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	68b9      	ldr	r1, [r7, #8]
 80058f2:	4618      	mov	r0, r3
 80058f4:	f000 fbec 	bl	80060d0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	f042 0208 	orr.w	r2, r2, #8
 8005906:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	f022 0204 	bic.w	r2, r2, #4
 8005916:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800591e:	68bb      	ldr	r3, [r7, #8]
 8005920:	691a      	ldr	r2, [r3, #16]
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	430a      	orrs	r2, r1
 8005928:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800592a:	e023      	b.n	8005974 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	68b9      	ldr	r1, [r7, #8]
 8005932:	4618      	mov	r0, r3
 8005934:	f000 fc30 	bl	8006198 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005946:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005956:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800595e:	68bb      	ldr	r3, [r7, #8]
 8005960:	691b      	ldr	r3, [r3, #16]
 8005962:	021a      	lsls	r2, r3, #8
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	430a      	orrs	r2, r1
 800596a:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800596c:	e002      	b.n	8005974 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800596e:	2301      	movs	r3, #1
 8005970:	75fb      	strb	r3, [r7, #23]
      break;
 8005972:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	2200      	movs	r2, #0
 8005978:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800597c:	7dfb      	ldrb	r3, [r7, #23]
}
 800597e:	4618      	mov	r0, r3
 8005980:	3718      	adds	r7, #24
 8005982:	46bd      	mov	sp, r7
 8005984:	bd80      	pop	{r7, pc}
 8005986:	bf00      	nop

08005988 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005988:	b580      	push	{r7, lr}
 800598a:	b084      	sub	sp, #16
 800598c:	af00      	add	r7, sp, #0
 800598e:	6078      	str	r0, [r7, #4]
 8005990:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005992:	2300      	movs	r3, #0
 8005994:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800599c:	2b01      	cmp	r3, #1
 800599e:	d101      	bne.n	80059a4 <HAL_TIM_ConfigClockSource+0x1c>
 80059a0:	2302      	movs	r3, #2
 80059a2:	e0b6      	b.n	8005b12 <HAL_TIM_ConfigClockSource+0x18a>
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	2201      	movs	r2, #1
 80059a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	2202      	movs	r2, #2
 80059b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	689b      	ldr	r3, [r3, #8]
 80059ba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80059bc:	68bb      	ldr	r3, [r7, #8]
 80059be:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80059c2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80059c6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80059c8:	68bb      	ldr	r3, [r7, #8]
 80059ca:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80059ce:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	68ba      	ldr	r2, [r7, #8]
 80059d6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80059d8:	683b      	ldr	r3, [r7, #0]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80059e0:	d03e      	beq.n	8005a60 <HAL_TIM_ConfigClockSource+0xd8>
 80059e2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80059e6:	f200 8087 	bhi.w	8005af8 <HAL_TIM_ConfigClockSource+0x170>
 80059ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80059ee:	f000 8086 	beq.w	8005afe <HAL_TIM_ConfigClockSource+0x176>
 80059f2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80059f6:	d87f      	bhi.n	8005af8 <HAL_TIM_ConfigClockSource+0x170>
 80059f8:	2b70      	cmp	r3, #112	@ 0x70
 80059fa:	d01a      	beq.n	8005a32 <HAL_TIM_ConfigClockSource+0xaa>
 80059fc:	2b70      	cmp	r3, #112	@ 0x70
 80059fe:	d87b      	bhi.n	8005af8 <HAL_TIM_ConfigClockSource+0x170>
 8005a00:	2b60      	cmp	r3, #96	@ 0x60
 8005a02:	d050      	beq.n	8005aa6 <HAL_TIM_ConfigClockSource+0x11e>
 8005a04:	2b60      	cmp	r3, #96	@ 0x60
 8005a06:	d877      	bhi.n	8005af8 <HAL_TIM_ConfigClockSource+0x170>
 8005a08:	2b50      	cmp	r3, #80	@ 0x50
 8005a0a:	d03c      	beq.n	8005a86 <HAL_TIM_ConfigClockSource+0xfe>
 8005a0c:	2b50      	cmp	r3, #80	@ 0x50
 8005a0e:	d873      	bhi.n	8005af8 <HAL_TIM_ConfigClockSource+0x170>
 8005a10:	2b40      	cmp	r3, #64	@ 0x40
 8005a12:	d058      	beq.n	8005ac6 <HAL_TIM_ConfigClockSource+0x13e>
 8005a14:	2b40      	cmp	r3, #64	@ 0x40
 8005a16:	d86f      	bhi.n	8005af8 <HAL_TIM_ConfigClockSource+0x170>
 8005a18:	2b30      	cmp	r3, #48	@ 0x30
 8005a1a:	d064      	beq.n	8005ae6 <HAL_TIM_ConfigClockSource+0x15e>
 8005a1c:	2b30      	cmp	r3, #48	@ 0x30
 8005a1e:	d86b      	bhi.n	8005af8 <HAL_TIM_ConfigClockSource+0x170>
 8005a20:	2b20      	cmp	r3, #32
 8005a22:	d060      	beq.n	8005ae6 <HAL_TIM_ConfigClockSource+0x15e>
 8005a24:	2b20      	cmp	r3, #32
 8005a26:	d867      	bhi.n	8005af8 <HAL_TIM_ConfigClockSource+0x170>
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d05c      	beq.n	8005ae6 <HAL_TIM_ConfigClockSource+0x15e>
 8005a2c:	2b10      	cmp	r3, #16
 8005a2e:	d05a      	beq.n	8005ae6 <HAL_TIM_ConfigClockSource+0x15e>
 8005a30:	e062      	b.n	8005af8 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005a36:	683b      	ldr	r3, [r7, #0]
 8005a38:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005a3a:	683b      	ldr	r3, [r7, #0]
 8005a3c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005a3e:	683b      	ldr	r3, [r7, #0]
 8005a40:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005a42:	f000 fc89 	bl	8006358 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	689b      	ldr	r3, [r3, #8]
 8005a4c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005a4e:	68bb      	ldr	r3, [r7, #8]
 8005a50:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005a54:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	68ba      	ldr	r2, [r7, #8]
 8005a5c:	609a      	str	r2, [r3, #8]
      break;
 8005a5e:	e04f      	b.n	8005b00 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005a64:	683b      	ldr	r3, [r7, #0]
 8005a66:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005a68:	683b      	ldr	r3, [r7, #0]
 8005a6a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005a6c:	683b      	ldr	r3, [r7, #0]
 8005a6e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005a70:	f000 fc72 	bl	8006358 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	689a      	ldr	r2, [r3, #8]
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005a82:	609a      	str	r2, [r3, #8]
      break;
 8005a84:	e03c      	b.n	8005b00 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005a8a:	683b      	ldr	r3, [r7, #0]
 8005a8c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005a8e:	683b      	ldr	r3, [r7, #0]
 8005a90:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005a92:	461a      	mov	r2, r3
 8005a94:	f000 fbe6 	bl	8006264 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	2150      	movs	r1, #80	@ 0x50
 8005a9e:	4618      	mov	r0, r3
 8005aa0:	f000 fc3f 	bl	8006322 <TIM_ITRx_SetConfig>
      break;
 8005aa4:	e02c      	b.n	8005b00 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005aaa:	683b      	ldr	r3, [r7, #0]
 8005aac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005aae:	683b      	ldr	r3, [r7, #0]
 8005ab0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005ab2:	461a      	mov	r2, r3
 8005ab4:	f000 fc05 	bl	80062c2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	2160      	movs	r1, #96	@ 0x60
 8005abe:	4618      	mov	r0, r3
 8005ac0:	f000 fc2f 	bl	8006322 <TIM_ITRx_SetConfig>
      break;
 8005ac4:	e01c      	b.n	8005b00 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005aca:	683b      	ldr	r3, [r7, #0]
 8005acc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005ace:	683b      	ldr	r3, [r7, #0]
 8005ad0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005ad2:	461a      	mov	r2, r3
 8005ad4:	f000 fbc6 	bl	8006264 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	2140      	movs	r1, #64	@ 0x40
 8005ade:	4618      	mov	r0, r3
 8005ae0:	f000 fc1f 	bl	8006322 <TIM_ITRx_SetConfig>
      break;
 8005ae4:	e00c      	b.n	8005b00 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681a      	ldr	r2, [r3, #0]
 8005aea:	683b      	ldr	r3, [r7, #0]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	4619      	mov	r1, r3
 8005af0:	4610      	mov	r0, r2
 8005af2:	f000 fc16 	bl	8006322 <TIM_ITRx_SetConfig>
      break;
 8005af6:	e003      	b.n	8005b00 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8005af8:	2301      	movs	r3, #1
 8005afa:	73fb      	strb	r3, [r7, #15]
      break;
 8005afc:	e000      	b.n	8005b00 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8005afe:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	2201      	movs	r2, #1
 8005b04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	2200      	movs	r2, #0
 8005b0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005b10:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b12:	4618      	mov	r0, r3
 8005b14:	3710      	adds	r7, #16
 8005b16:	46bd      	mov	sp, r7
 8005b18:	bd80      	pop	{r7, pc}

08005b1a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005b1a:	b480      	push	{r7}
 8005b1c:	b083      	sub	sp, #12
 8005b1e:	af00      	add	r7, sp, #0
 8005b20:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005b22:	bf00      	nop
 8005b24:	370c      	adds	r7, #12
 8005b26:	46bd      	mov	sp, r7
 8005b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b2c:	4770      	bx	lr

08005b2e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005b2e:	b480      	push	{r7}
 8005b30:	b083      	sub	sp, #12
 8005b32:	af00      	add	r7, sp, #0
 8005b34:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005b36:	bf00      	nop
 8005b38:	370c      	adds	r7, #12
 8005b3a:	46bd      	mov	sp, r7
 8005b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b40:	4770      	bx	lr

08005b42 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005b42:	b480      	push	{r7}
 8005b44:	b083      	sub	sp, #12
 8005b46:	af00      	add	r7, sp, #0
 8005b48:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005b4a:	bf00      	nop
 8005b4c:	370c      	adds	r7, #12
 8005b4e:	46bd      	mov	sp, r7
 8005b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b54:	4770      	bx	lr

08005b56 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005b56:	b480      	push	{r7}
 8005b58:	b083      	sub	sp, #12
 8005b5a:	af00      	add	r7, sp, #0
 8005b5c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005b5e:	bf00      	nop
 8005b60:	370c      	adds	r7, #12
 8005b62:	46bd      	mov	sp, r7
 8005b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b68:	4770      	bx	lr
	...

08005b6c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005b6c:	b480      	push	{r7}
 8005b6e:	b085      	sub	sp, #20
 8005b70:	af00      	add	r7, sp, #0
 8005b72:	6078      	str	r0, [r7, #4]
 8005b74:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	4a46      	ldr	r2, [pc, #280]	@ (8005c98 <TIM_Base_SetConfig+0x12c>)
 8005b80:	4293      	cmp	r3, r2
 8005b82:	d013      	beq.n	8005bac <TIM_Base_SetConfig+0x40>
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b8a:	d00f      	beq.n	8005bac <TIM_Base_SetConfig+0x40>
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	4a43      	ldr	r2, [pc, #268]	@ (8005c9c <TIM_Base_SetConfig+0x130>)
 8005b90:	4293      	cmp	r3, r2
 8005b92:	d00b      	beq.n	8005bac <TIM_Base_SetConfig+0x40>
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	4a42      	ldr	r2, [pc, #264]	@ (8005ca0 <TIM_Base_SetConfig+0x134>)
 8005b98:	4293      	cmp	r3, r2
 8005b9a:	d007      	beq.n	8005bac <TIM_Base_SetConfig+0x40>
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	4a41      	ldr	r2, [pc, #260]	@ (8005ca4 <TIM_Base_SetConfig+0x138>)
 8005ba0:	4293      	cmp	r3, r2
 8005ba2:	d003      	beq.n	8005bac <TIM_Base_SetConfig+0x40>
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	4a40      	ldr	r2, [pc, #256]	@ (8005ca8 <TIM_Base_SetConfig+0x13c>)
 8005ba8:	4293      	cmp	r3, r2
 8005baa:	d108      	bne.n	8005bbe <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005bb2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005bb4:	683b      	ldr	r3, [r7, #0]
 8005bb6:	685b      	ldr	r3, [r3, #4]
 8005bb8:	68fa      	ldr	r2, [r7, #12]
 8005bba:	4313      	orrs	r3, r2
 8005bbc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	4a35      	ldr	r2, [pc, #212]	@ (8005c98 <TIM_Base_SetConfig+0x12c>)
 8005bc2:	4293      	cmp	r3, r2
 8005bc4:	d01f      	beq.n	8005c06 <TIM_Base_SetConfig+0x9a>
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005bcc:	d01b      	beq.n	8005c06 <TIM_Base_SetConfig+0x9a>
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	4a32      	ldr	r2, [pc, #200]	@ (8005c9c <TIM_Base_SetConfig+0x130>)
 8005bd2:	4293      	cmp	r3, r2
 8005bd4:	d017      	beq.n	8005c06 <TIM_Base_SetConfig+0x9a>
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	4a31      	ldr	r2, [pc, #196]	@ (8005ca0 <TIM_Base_SetConfig+0x134>)
 8005bda:	4293      	cmp	r3, r2
 8005bdc:	d013      	beq.n	8005c06 <TIM_Base_SetConfig+0x9a>
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	4a30      	ldr	r2, [pc, #192]	@ (8005ca4 <TIM_Base_SetConfig+0x138>)
 8005be2:	4293      	cmp	r3, r2
 8005be4:	d00f      	beq.n	8005c06 <TIM_Base_SetConfig+0x9a>
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	4a2f      	ldr	r2, [pc, #188]	@ (8005ca8 <TIM_Base_SetConfig+0x13c>)
 8005bea:	4293      	cmp	r3, r2
 8005bec:	d00b      	beq.n	8005c06 <TIM_Base_SetConfig+0x9a>
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	4a2e      	ldr	r2, [pc, #184]	@ (8005cac <TIM_Base_SetConfig+0x140>)
 8005bf2:	4293      	cmp	r3, r2
 8005bf4:	d007      	beq.n	8005c06 <TIM_Base_SetConfig+0x9a>
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	4a2d      	ldr	r2, [pc, #180]	@ (8005cb0 <TIM_Base_SetConfig+0x144>)
 8005bfa:	4293      	cmp	r3, r2
 8005bfc:	d003      	beq.n	8005c06 <TIM_Base_SetConfig+0x9a>
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	4a2c      	ldr	r2, [pc, #176]	@ (8005cb4 <TIM_Base_SetConfig+0x148>)
 8005c02:	4293      	cmp	r3, r2
 8005c04:	d108      	bne.n	8005c18 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005c0c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005c0e:	683b      	ldr	r3, [r7, #0]
 8005c10:	68db      	ldr	r3, [r3, #12]
 8005c12:	68fa      	ldr	r2, [r7, #12]
 8005c14:	4313      	orrs	r3, r2
 8005c16:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005c1e:	683b      	ldr	r3, [r7, #0]
 8005c20:	695b      	ldr	r3, [r3, #20]
 8005c22:	4313      	orrs	r3, r2
 8005c24:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	68fa      	ldr	r2, [r7, #12]
 8005c2a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005c2c:	683b      	ldr	r3, [r7, #0]
 8005c2e:	689a      	ldr	r2, [r3, #8]
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005c34:	683b      	ldr	r3, [r7, #0]
 8005c36:	681a      	ldr	r2, [r3, #0]
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	4a16      	ldr	r2, [pc, #88]	@ (8005c98 <TIM_Base_SetConfig+0x12c>)
 8005c40:	4293      	cmp	r3, r2
 8005c42:	d00f      	beq.n	8005c64 <TIM_Base_SetConfig+0xf8>
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	4a18      	ldr	r2, [pc, #96]	@ (8005ca8 <TIM_Base_SetConfig+0x13c>)
 8005c48:	4293      	cmp	r3, r2
 8005c4a:	d00b      	beq.n	8005c64 <TIM_Base_SetConfig+0xf8>
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	4a17      	ldr	r2, [pc, #92]	@ (8005cac <TIM_Base_SetConfig+0x140>)
 8005c50:	4293      	cmp	r3, r2
 8005c52:	d007      	beq.n	8005c64 <TIM_Base_SetConfig+0xf8>
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	4a16      	ldr	r2, [pc, #88]	@ (8005cb0 <TIM_Base_SetConfig+0x144>)
 8005c58:	4293      	cmp	r3, r2
 8005c5a:	d003      	beq.n	8005c64 <TIM_Base_SetConfig+0xf8>
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	4a15      	ldr	r2, [pc, #84]	@ (8005cb4 <TIM_Base_SetConfig+0x148>)
 8005c60:	4293      	cmp	r3, r2
 8005c62:	d103      	bne.n	8005c6c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005c64:	683b      	ldr	r3, [r7, #0]
 8005c66:	691a      	ldr	r2, [r3, #16]
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	2201      	movs	r2, #1
 8005c70:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	691b      	ldr	r3, [r3, #16]
 8005c76:	f003 0301 	and.w	r3, r3, #1
 8005c7a:	2b01      	cmp	r3, #1
 8005c7c:	d105      	bne.n	8005c8a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	691b      	ldr	r3, [r3, #16]
 8005c82:	f023 0201 	bic.w	r2, r3, #1
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	611a      	str	r2, [r3, #16]
  }
}
 8005c8a:	bf00      	nop
 8005c8c:	3714      	adds	r7, #20
 8005c8e:	46bd      	mov	sp, r7
 8005c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c94:	4770      	bx	lr
 8005c96:	bf00      	nop
 8005c98:	40012c00 	.word	0x40012c00
 8005c9c:	40000400 	.word	0x40000400
 8005ca0:	40000800 	.word	0x40000800
 8005ca4:	40000c00 	.word	0x40000c00
 8005ca8:	40013400 	.word	0x40013400
 8005cac:	40014000 	.word	0x40014000
 8005cb0:	40014400 	.word	0x40014400
 8005cb4:	40014800 	.word	0x40014800

08005cb8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005cb8:	b480      	push	{r7}
 8005cba:	b087      	sub	sp, #28
 8005cbc:	af00      	add	r7, sp, #0
 8005cbe:	6078      	str	r0, [r7, #4]
 8005cc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	6a1b      	ldr	r3, [r3, #32]
 8005cc6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	6a1b      	ldr	r3, [r3, #32]
 8005ccc:	f023 0201 	bic.w	r2, r3, #1
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	685b      	ldr	r3, [r3, #4]
 8005cd8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	699b      	ldr	r3, [r3, #24]
 8005cde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005ce6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005cea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	f023 0303 	bic.w	r3, r3, #3
 8005cf2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005cf4:	683b      	ldr	r3, [r7, #0]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	68fa      	ldr	r2, [r7, #12]
 8005cfa:	4313      	orrs	r3, r2
 8005cfc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005cfe:	697b      	ldr	r3, [r7, #20]
 8005d00:	f023 0302 	bic.w	r3, r3, #2
 8005d04:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005d06:	683b      	ldr	r3, [r7, #0]
 8005d08:	689b      	ldr	r3, [r3, #8]
 8005d0a:	697a      	ldr	r2, [r7, #20]
 8005d0c:	4313      	orrs	r3, r2
 8005d0e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	4a2c      	ldr	r2, [pc, #176]	@ (8005dc4 <TIM_OC1_SetConfig+0x10c>)
 8005d14:	4293      	cmp	r3, r2
 8005d16:	d00f      	beq.n	8005d38 <TIM_OC1_SetConfig+0x80>
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	4a2b      	ldr	r2, [pc, #172]	@ (8005dc8 <TIM_OC1_SetConfig+0x110>)
 8005d1c:	4293      	cmp	r3, r2
 8005d1e:	d00b      	beq.n	8005d38 <TIM_OC1_SetConfig+0x80>
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	4a2a      	ldr	r2, [pc, #168]	@ (8005dcc <TIM_OC1_SetConfig+0x114>)
 8005d24:	4293      	cmp	r3, r2
 8005d26:	d007      	beq.n	8005d38 <TIM_OC1_SetConfig+0x80>
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	4a29      	ldr	r2, [pc, #164]	@ (8005dd0 <TIM_OC1_SetConfig+0x118>)
 8005d2c:	4293      	cmp	r3, r2
 8005d2e:	d003      	beq.n	8005d38 <TIM_OC1_SetConfig+0x80>
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	4a28      	ldr	r2, [pc, #160]	@ (8005dd4 <TIM_OC1_SetConfig+0x11c>)
 8005d34:	4293      	cmp	r3, r2
 8005d36:	d10c      	bne.n	8005d52 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005d38:	697b      	ldr	r3, [r7, #20]
 8005d3a:	f023 0308 	bic.w	r3, r3, #8
 8005d3e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005d40:	683b      	ldr	r3, [r7, #0]
 8005d42:	68db      	ldr	r3, [r3, #12]
 8005d44:	697a      	ldr	r2, [r7, #20]
 8005d46:	4313      	orrs	r3, r2
 8005d48:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005d4a:	697b      	ldr	r3, [r7, #20]
 8005d4c:	f023 0304 	bic.w	r3, r3, #4
 8005d50:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	4a1b      	ldr	r2, [pc, #108]	@ (8005dc4 <TIM_OC1_SetConfig+0x10c>)
 8005d56:	4293      	cmp	r3, r2
 8005d58:	d00f      	beq.n	8005d7a <TIM_OC1_SetConfig+0xc2>
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	4a1a      	ldr	r2, [pc, #104]	@ (8005dc8 <TIM_OC1_SetConfig+0x110>)
 8005d5e:	4293      	cmp	r3, r2
 8005d60:	d00b      	beq.n	8005d7a <TIM_OC1_SetConfig+0xc2>
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	4a19      	ldr	r2, [pc, #100]	@ (8005dcc <TIM_OC1_SetConfig+0x114>)
 8005d66:	4293      	cmp	r3, r2
 8005d68:	d007      	beq.n	8005d7a <TIM_OC1_SetConfig+0xc2>
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	4a18      	ldr	r2, [pc, #96]	@ (8005dd0 <TIM_OC1_SetConfig+0x118>)
 8005d6e:	4293      	cmp	r3, r2
 8005d70:	d003      	beq.n	8005d7a <TIM_OC1_SetConfig+0xc2>
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	4a17      	ldr	r2, [pc, #92]	@ (8005dd4 <TIM_OC1_SetConfig+0x11c>)
 8005d76:	4293      	cmp	r3, r2
 8005d78:	d111      	bne.n	8005d9e <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005d7a:	693b      	ldr	r3, [r7, #16]
 8005d7c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005d80:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005d82:	693b      	ldr	r3, [r7, #16]
 8005d84:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005d88:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005d8a:	683b      	ldr	r3, [r7, #0]
 8005d8c:	695b      	ldr	r3, [r3, #20]
 8005d8e:	693a      	ldr	r2, [r7, #16]
 8005d90:	4313      	orrs	r3, r2
 8005d92:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005d94:	683b      	ldr	r3, [r7, #0]
 8005d96:	699b      	ldr	r3, [r3, #24]
 8005d98:	693a      	ldr	r2, [r7, #16]
 8005d9a:	4313      	orrs	r3, r2
 8005d9c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	693a      	ldr	r2, [r7, #16]
 8005da2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	68fa      	ldr	r2, [r7, #12]
 8005da8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005daa:	683b      	ldr	r3, [r7, #0]
 8005dac:	685a      	ldr	r2, [r3, #4]
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	697a      	ldr	r2, [r7, #20]
 8005db6:	621a      	str	r2, [r3, #32]
}
 8005db8:	bf00      	nop
 8005dba:	371c      	adds	r7, #28
 8005dbc:	46bd      	mov	sp, r7
 8005dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc2:	4770      	bx	lr
 8005dc4:	40012c00 	.word	0x40012c00
 8005dc8:	40013400 	.word	0x40013400
 8005dcc:	40014000 	.word	0x40014000
 8005dd0:	40014400 	.word	0x40014400
 8005dd4:	40014800 	.word	0x40014800

08005dd8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005dd8:	b480      	push	{r7}
 8005dda:	b087      	sub	sp, #28
 8005ddc:	af00      	add	r7, sp, #0
 8005dde:	6078      	str	r0, [r7, #4]
 8005de0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	6a1b      	ldr	r3, [r3, #32]
 8005de6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	6a1b      	ldr	r3, [r3, #32]
 8005dec:	f023 0210 	bic.w	r2, r3, #16
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	685b      	ldr	r3, [r3, #4]
 8005df8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	699b      	ldr	r3, [r3, #24]
 8005dfe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005e06:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005e0a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005e12:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005e14:	683b      	ldr	r3, [r7, #0]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	021b      	lsls	r3, r3, #8
 8005e1a:	68fa      	ldr	r2, [r7, #12]
 8005e1c:	4313      	orrs	r3, r2
 8005e1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005e20:	697b      	ldr	r3, [r7, #20]
 8005e22:	f023 0320 	bic.w	r3, r3, #32
 8005e26:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005e28:	683b      	ldr	r3, [r7, #0]
 8005e2a:	689b      	ldr	r3, [r3, #8]
 8005e2c:	011b      	lsls	r3, r3, #4
 8005e2e:	697a      	ldr	r2, [r7, #20]
 8005e30:	4313      	orrs	r3, r2
 8005e32:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	4a28      	ldr	r2, [pc, #160]	@ (8005ed8 <TIM_OC2_SetConfig+0x100>)
 8005e38:	4293      	cmp	r3, r2
 8005e3a:	d003      	beq.n	8005e44 <TIM_OC2_SetConfig+0x6c>
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	4a27      	ldr	r2, [pc, #156]	@ (8005edc <TIM_OC2_SetConfig+0x104>)
 8005e40:	4293      	cmp	r3, r2
 8005e42:	d10d      	bne.n	8005e60 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005e44:	697b      	ldr	r3, [r7, #20]
 8005e46:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005e4a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005e4c:	683b      	ldr	r3, [r7, #0]
 8005e4e:	68db      	ldr	r3, [r3, #12]
 8005e50:	011b      	lsls	r3, r3, #4
 8005e52:	697a      	ldr	r2, [r7, #20]
 8005e54:	4313      	orrs	r3, r2
 8005e56:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005e58:	697b      	ldr	r3, [r7, #20]
 8005e5a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005e5e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	4a1d      	ldr	r2, [pc, #116]	@ (8005ed8 <TIM_OC2_SetConfig+0x100>)
 8005e64:	4293      	cmp	r3, r2
 8005e66:	d00f      	beq.n	8005e88 <TIM_OC2_SetConfig+0xb0>
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	4a1c      	ldr	r2, [pc, #112]	@ (8005edc <TIM_OC2_SetConfig+0x104>)
 8005e6c:	4293      	cmp	r3, r2
 8005e6e:	d00b      	beq.n	8005e88 <TIM_OC2_SetConfig+0xb0>
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	4a1b      	ldr	r2, [pc, #108]	@ (8005ee0 <TIM_OC2_SetConfig+0x108>)
 8005e74:	4293      	cmp	r3, r2
 8005e76:	d007      	beq.n	8005e88 <TIM_OC2_SetConfig+0xb0>
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	4a1a      	ldr	r2, [pc, #104]	@ (8005ee4 <TIM_OC2_SetConfig+0x10c>)
 8005e7c:	4293      	cmp	r3, r2
 8005e7e:	d003      	beq.n	8005e88 <TIM_OC2_SetConfig+0xb0>
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	4a19      	ldr	r2, [pc, #100]	@ (8005ee8 <TIM_OC2_SetConfig+0x110>)
 8005e84:	4293      	cmp	r3, r2
 8005e86:	d113      	bne.n	8005eb0 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005e88:	693b      	ldr	r3, [r7, #16]
 8005e8a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005e8e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005e90:	693b      	ldr	r3, [r7, #16]
 8005e92:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005e96:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005e98:	683b      	ldr	r3, [r7, #0]
 8005e9a:	695b      	ldr	r3, [r3, #20]
 8005e9c:	009b      	lsls	r3, r3, #2
 8005e9e:	693a      	ldr	r2, [r7, #16]
 8005ea0:	4313      	orrs	r3, r2
 8005ea2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005ea4:	683b      	ldr	r3, [r7, #0]
 8005ea6:	699b      	ldr	r3, [r3, #24]
 8005ea8:	009b      	lsls	r3, r3, #2
 8005eaa:	693a      	ldr	r2, [r7, #16]
 8005eac:	4313      	orrs	r3, r2
 8005eae:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	693a      	ldr	r2, [r7, #16]
 8005eb4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	68fa      	ldr	r2, [r7, #12]
 8005eba:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005ebc:	683b      	ldr	r3, [r7, #0]
 8005ebe:	685a      	ldr	r2, [r3, #4]
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	697a      	ldr	r2, [r7, #20]
 8005ec8:	621a      	str	r2, [r3, #32]
}
 8005eca:	bf00      	nop
 8005ecc:	371c      	adds	r7, #28
 8005ece:	46bd      	mov	sp, r7
 8005ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed4:	4770      	bx	lr
 8005ed6:	bf00      	nop
 8005ed8:	40012c00 	.word	0x40012c00
 8005edc:	40013400 	.word	0x40013400
 8005ee0:	40014000 	.word	0x40014000
 8005ee4:	40014400 	.word	0x40014400
 8005ee8:	40014800 	.word	0x40014800

08005eec <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005eec:	b480      	push	{r7}
 8005eee:	b087      	sub	sp, #28
 8005ef0:	af00      	add	r7, sp, #0
 8005ef2:	6078      	str	r0, [r7, #4]
 8005ef4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	6a1b      	ldr	r3, [r3, #32]
 8005efa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	6a1b      	ldr	r3, [r3, #32]
 8005f00:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	685b      	ldr	r3, [r3, #4]
 8005f0c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	69db      	ldr	r3, [r3, #28]
 8005f12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005f1a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f1e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	f023 0303 	bic.w	r3, r3, #3
 8005f26:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005f28:	683b      	ldr	r3, [r7, #0]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	68fa      	ldr	r2, [r7, #12]
 8005f2e:	4313      	orrs	r3, r2
 8005f30:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005f32:	697b      	ldr	r3, [r7, #20]
 8005f34:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005f38:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005f3a:	683b      	ldr	r3, [r7, #0]
 8005f3c:	689b      	ldr	r3, [r3, #8]
 8005f3e:	021b      	lsls	r3, r3, #8
 8005f40:	697a      	ldr	r2, [r7, #20]
 8005f42:	4313      	orrs	r3, r2
 8005f44:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	4a27      	ldr	r2, [pc, #156]	@ (8005fe8 <TIM_OC3_SetConfig+0xfc>)
 8005f4a:	4293      	cmp	r3, r2
 8005f4c:	d003      	beq.n	8005f56 <TIM_OC3_SetConfig+0x6a>
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	4a26      	ldr	r2, [pc, #152]	@ (8005fec <TIM_OC3_SetConfig+0x100>)
 8005f52:	4293      	cmp	r3, r2
 8005f54:	d10d      	bne.n	8005f72 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005f56:	697b      	ldr	r3, [r7, #20]
 8005f58:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005f5c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005f5e:	683b      	ldr	r3, [r7, #0]
 8005f60:	68db      	ldr	r3, [r3, #12]
 8005f62:	021b      	lsls	r3, r3, #8
 8005f64:	697a      	ldr	r2, [r7, #20]
 8005f66:	4313      	orrs	r3, r2
 8005f68:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005f6a:	697b      	ldr	r3, [r7, #20]
 8005f6c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005f70:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	4a1c      	ldr	r2, [pc, #112]	@ (8005fe8 <TIM_OC3_SetConfig+0xfc>)
 8005f76:	4293      	cmp	r3, r2
 8005f78:	d00f      	beq.n	8005f9a <TIM_OC3_SetConfig+0xae>
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	4a1b      	ldr	r2, [pc, #108]	@ (8005fec <TIM_OC3_SetConfig+0x100>)
 8005f7e:	4293      	cmp	r3, r2
 8005f80:	d00b      	beq.n	8005f9a <TIM_OC3_SetConfig+0xae>
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	4a1a      	ldr	r2, [pc, #104]	@ (8005ff0 <TIM_OC3_SetConfig+0x104>)
 8005f86:	4293      	cmp	r3, r2
 8005f88:	d007      	beq.n	8005f9a <TIM_OC3_SetConfig+0xae>
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	4a19      	ldr	r2, [pc, #100]	@ (8005ff4 <TIM_OC3_SetConfig+0x108>)
 8005f8e:	4293      	cmp	r3, r2
 8005f90:	d003      	beq.n	8005f9a <TIM_OC3_SetConfig+0xae>
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	4a18      	ldr	r2, [pc, #96]	@ (8005ff8 <TIM_OC3_SetConfig+0x10c>)
 8005f96:	4293      	cmp	r3, r2
 8005f98:	d113      	bne.n	8005fc2 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005f9a:	693b      	ldr	r3, [r7, #16]
 8005f9c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005fa0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005fa2:	693b      	ldr	r3, [r7, #16]
 8005fa4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005fa8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005faa:	683b      	ldr	r3, [r7, #0]
 8005fac:	695b      	ldr	r3, [r3, #20]
 8005fae:	011b      	lsls	r3, r3, #4
 8005fb0:	693a      	ldr	r2, [r7, #16]
 8005fb2:	4313      	orrs	r3, r2
 8005fb4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005fb6:	683b      	ldr	r3, [r7, #0]
 8005fb8:	699b      	ldr	r3, [r3, #24]
 8005fba:	011b      	lsls	r3, r3, #4
 8005fbc:	693a      	ldr	r2, [r7, #16]
 8005fbe:	4313      	orrs	r3, r2
 8005fc0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	693a      	ldr	r2, [r7, #16]
 8005fc6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	68fa      	ldr	r2, [r7, #12]
 8005fcc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005fce:	683b      	ldr	r3, [r7, #0]
 8005fd0:	685a      	ldr	r2, [r3, #4]
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	697a      	ldr	r2, [r7, #20]
 8005fda:	621a      	str	r2, [r3, #32]
}
 8005fdc:	bf00      	nop
 8005fde:	371c      	adds	r7, #28
 8005fe0:	46bd      	mov	sp, r7
 8005fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe6:	4770      	bx	lr
 8005fe8:	40012c00 	.word	0x40012c00
 8005fec:	40013400 	.word	0x40013400
 8005ff0:	40014000 	.word	0x40014000
 8005ff4:	40014400 	.word	0x40014400
 8005ff8:	40014800 	.word	0x40014800

08005ffc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005ffc:	b480      	push	{r7}
 8005ffe:	b087      	sub	sp, #28
 8006000:	af00      	add	r7, sp, #0
 8006002:	6078      	str	r0, [r7, #4]
 8006004:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	6a1b      	ldr	r3, [r3, #32]
 800600a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	6a1b      	ldr	r3, [r3, #32]
 8006010:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	685b      	ldr	r3, [r3, #4]
 800601c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	69db      	ldr	r3, [r3, #28]
 8006022:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800602a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800602e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006036:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006038:	683b      	ldr	r3, [r7, #0]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	021b      	lsls	r3, r3, #8
 800603e:	68fa      	ldr	r2, [r7, #12]
 8006040:	4313      	orrs	r3, r2
 8006042:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006044:	693b      	ldr	r3, [r7, #16]
 8006046:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800604a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800604c:	683b      	ldr	r3, [r7, #0]
 800604e:	689b      	ldr	r3, [r3, #8]
 8006050:	031b      	lsls	r3, r3, #12
 8006052:	693a      	ldr	r2, [r7, #16]
 8006054:	4313      	orrs	r3, r2
 8006056:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	4a18      	ldr	r2, [pc, #96]	@ (80060bc <TIM_OC4_SetConfig+0xc0>)
 800605c:	4293      	cmp	r3, r2
 800605e:	d00f      	beq.n	8006080 <TIM_OC4_SetConfig+0x84>
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	4a17      	ldr	r2, [pc, #92]	@ (80060c0 <TIM_OC4_SetConfig+0xc4>)
 8006064:	4293      	cmp	r3, r2
 8006066:	d00b      	beq.n	8006080 <TIM_OC4_SetConfig+0x84>
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	4a16      	ldr	r2, [pc, #88]	@ (80060c4 <TIM_OC4_SetConfig+0xc8>)
 800606c:	4293      	cmp	r3, r2
 800606e:	d007      	beq.n	8006080 <TIM_OC4_SetConfig+0x84>
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	4a15      	ldr	r2, [pc, #84]	@ (80060c8 <TIM_OC4_SetConfig+0xcc>)
 8006074:	4293      	cmp	r3, r2
 8006076:	d003      	beq.n	8006080 <TIM_OC4_SetConfig+0x84>
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	4a14      	ldr	r2, [pc, #80]	@ (80060cc <TIM_OC4_SetConfig+0xd0>)
 800607c:	4293      	cmp	r3, r2
 800607e:	d109      	bne.n	8006094 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006080:	697b      	ldr	r3, [r7, #20]
 8006082:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006086:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006088:	683b      	ldr	r3, [r7, #0]
 800608a:	695b      	ldr	r3, [r3, #20]
 800608c:	019b      	lsls	r3, r3, #6
 800608e:	697a      	ldr	r2, [r7, #20]
 8006090:	4313      	orrs	r3, r2
 8006092:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	697a      	ldr	r2, [r7, #20]
 8006098:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	68fa      	ldr	r2, [r7, #12]
 800609e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80060a0:	683b      	ldr	r3, [r7, #0]
 80060a2:	685a      	ldr	r2, [r3, #4]
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	693a      	ldr	r2, [r7, #16]
 80060ac:	621a      	str	r2, [r3, #32]
}
 80060ae:	bf00      	nop
 80060b0:	371c      	adds	r7, #28
 80060b2:	46bd      	mov	sp, r7
 80060b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060b8:	4770      	bx	lr
 80060ba:	bf00      	nop
 80060bc:	40012c00 	.word	0x40012c00
 80060c0:	40013400 	.word	0x40013400
 80060c4:	40014000 	.word	0x40014000
 80060c8:	40014400 	.word	0x40014400
 80060cc:	40014800 	.word	0x40014800

080060d0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80060d0:	b480      	push	{r7}
 80060d2:	b087      	sub	sp, #28
 80060d4:	af00      	add	r7, sp, #0
 80060d6:	6078      	str	r0, [r7, #4]
 80060d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	6a1b      	ldr	r3, [r3, #32]
 80060de:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	6a1b      	ldr	r3, [r3, #32]
 80060e4:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	685b      	ldr	r3, [r3, #4]
 80060f0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80060fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006102:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006104:	683b      	ldr	r3, [r7, #0]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	68fa      	ldr	r2, [r7, #12]
 800610a:	4313      	orrs	r3, r2
 800610c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800610e:	693b      	ldr	r3, [r7, #16]
 8006110:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8006114:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006116:	683b      	ldr	r3, [r7, #0]
 8006118:	689b      	ldr	r3, [r3, #8]
 800611a:	041b      	lsls	r3, r3, #16
 800611c:	693a      	ldr	r2, [r7, #16]
 800611e:	4313      	orrs	r3, r2
 8006120:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	4a17      	ldr	r2, [pc, #92]	@ (8006184 <TIM_OC5_SetConfig+0xb4>)
 8006126:	4293      	cmp	r3, r2
 8006128:	d00f      	beq.n	800614a <TIM_OC5_SetConfig+0x7a>
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	4a16      	ldr	r2, [pc, #88]	@ (8006188 <TIM_OC5_SetConfig+0xb8>)
 800612e:	4293      	cmp	r3, r2
 8006130:	d00b      	beq.n	800614a <TIM_OC5_SetConfig+0x7a>
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	4a15      	ldr	r2, [pc, #84]	@ (800618c <TIM_OC5_SetConfig+0xbc>)
 8006136:	4293      	cmp	r3, r2
 8006138:	d007      	beq.n	800614a <TIM_OC5_SetConfig+0x7a>
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	4a14      	ldr	r2, [pc, #80]	@ (8006190 <TIM_OC5_SetConfig+0xc0>)
 800613e:	4293      	cmp	r3, r2
 8006140:	d003      	beq.n	800614a <TIM_OC5_SetConfig+0x7a>
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	4a13      	ldr	r2, [pc, #76]	@ (8006194 <TIM_OC5_SetConfig+0xc4>)
 8006146:	4293      	cmp	r3, r2
 8006148:	d109      	bne.n	800615e <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800614a:	697b      	ldr	r3, [r7, #20]
 800614c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006150:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006152:	683b      	ldr	r3, [r7, #0]
 8006154:	695b      	ldr	r3, [r3, #20]
 8006156:	021b      	lsls	r3, r3, #8
 8006158:	697a      	ldr	r2, [r7, #20]
 800615a:	4313      	orrs	r3, r2
 800615c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	697a      	ldr	r2, [r7, #20]
 8006162:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	68fa      	ldr	r2, [r7, #12]
 8006168:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800616a:	683b      	ldr	r3, [r7, #0]
 800616c:	685a      	ldr	r2, [r3, #4]
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	693a      	ldr	r2, [r7, #16]
 8006176:	621a      	str	r2, [r3, #32]
}
 8006178:	bf00      	nop
 800617a:	371c      	adds	r7, #28
 800617c:	46bd      	mov	sp, r7
 800617e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006182:	4770      	bx	lr
 8006184:	40012c00 	.word	0x40012c00
 8006188:	40013400 	.word	0x40013400
 800618c:	40014000 	.word	0x40014000
 8006190:	40014400 	.word	0x40014400
 8006194:	40014800 	.word	0x40014800

08006198 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006198:	b480      	push	{r7}
 800619a:	b087      	sub	sp, #28
 800619c:	af00      	add	r7, sp, #0
 800619e:	6078      	str	r0, [r7, #4]
 80061a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	6a1b      	ldr	r3, [r3, #32]
 80061a6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	6a1b      	ldr	r3, [r3, #32]
 80061ac:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	685b      	ldr	r3, [r3, #4]
 80061b8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80061be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80061c6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80061ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80061cc:	683b      	ldr	r3, [r7, #0]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	021b      	lsls	r3, r3, #8
 80061d2:	68fa      	ldr	r2, [r7, #12]
 80061d4:	4313      	orrs	r3, r2
 80061d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80061d8:	693b      	ldr	r3, [r7, #16]
 80061da:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80061de:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80061e0:	683b      	ldr	r3, [r7, #0]
 80061e2:	689b      	ldr	r3, [r3, #8]
 80061e4:	051b      	lsls	r3, r3, #20
 80061e6:	693a      	ldr	r2, [r7, #16]
 80061e8:	4313      	orrs	r3, r2
 80061ea:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	4a18      	ldr	r2, [pc, #96]	@ (8006250 <TIM_OC6_SetConfig+0xb8>)
 80061f0:	4293      	cmp	r3, r2
 80061f2:	d00f      	beq.n	8006214 <TIM_OC6_SetConfig+0x7c>
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	4a17      	ldr	r2, [pc, #92]	@ (8006254 <TIM_OC6_SetConfig+0xbc>)
 80061f8:	4293      	cmp	r3, r2
 80061fa:	d00b      	beq.n	8006214 <TIM_OC6_SetConfig+0x7c>
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	4a16      	ldr	r2, [pc, #88]	@ (8006258 <TIM_OC6_SetConfig+0xc0>)
 8006200:	4293      	cmp	r3, r2
 8006202:	d007      	beq.n	8006214 <TIM_OC6_SetConfig+0x7c>
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	4a15      	ldr	r2, [pc, #84]	@ (800625c <TIM_OC6_SetConfig+0xc4>)
 8006208:	4293      	cmp	r3, r2
 800620a:	d003      	beq.n	8006214 <TIM_OC6_SetConfig+0x7c>
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	4a14      	ldr	r2, [pc, #80]	@ (8006260 <TIM_OC6_SetConfig+0xc8>)
 8006210:	4293      	cmp	r3, r2
 8006212:	d109      	bne.n	8006228 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006214:	697b      	ldr	r3, [r7, #20]
 8006216:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800621a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800621c:	683b      	ldr	r3, [r7, #0]
 800621e:	695b      	ldr	r3, [r3, #20]
 8006220:	029b      	lsls	r3, r3, #10
 8006222:	697a      	ldr	r2, [r7, #20]
 8006224:	4313      	orrs	r3, r2
 8006226:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	697a      	ldr	r2, [r7, #20]
 800622c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	68fa      	ldr	r2, [r7, #12]
 8006232:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006234:	683b      	ldr	r3, [r7, #0]
 8006236:	685a      	ldr	r2, [r3, #4]
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	693a      	ldr	r2, [r7, #16]
 8006240:	621a      	str	r2, [r3, #32]
}
 8006242:	bf00      	nop
 8006244:	371c      	adds	r7, #28
 8006246:	46bd      	mov	sp, r7
 8006248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800624c:	4770      	bx	lr
 800624e:	bf00      	nop
 8006250:	40012c00 	.word	0x40012c00
 8006254:	40013400 	.word	0x40013400
 8006258:	40014000 	.word	0x40014000
 800625c:	40014400 	.word	0x40014400
 8006260:	40014800 	.word	0x40014800

08006264 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006264:	b480      	push	{r7}
 8006266:	b087      	sub	sp, #28
 8006268:	af00      	add	r7, sp, #0
 800626a:	60f8      	str	r0, [r7, #12]
 800626c:	60b9      	str	r1, [r7, #8]
 800626e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	6a1b      	ldr	r3, [r3, #32]
 8006274:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	6a1b      	ldr	r3, [r3, #32]
 800627a:	f023 0201 	bic.w	r2, r3, #1
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	699b      	ldr	r3, [r3, #24]
 8006286:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006288:	693b      	ldr	r3, [r7, #16]
 800628a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800628e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	011b      	lsls	r3, r3, #4
 8006294:	693a      	ldr	r2, [r7, #16]
 8006296:	4313      	orrs	r3, r2
 8006298:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800629a:	697b      	ldr	r3, [r7, #20]
 800629c:	f023 030a 	bic.w	r3, r3, #10
 80062a0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80062a2:	697a      	ldr	r2, [r7, #20]
 80062a4:	68bb      	ldr	r3, [r7, #8]
 80062a6:	4313      	orrs	r3, r2
 80062a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	693a      	ldr	r2, [r7, #16]
 80062ae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	697a      	ldr	r2, [r7, #20]
 80062b4:	621a      	str	r2, [r3, #32]
}
 80062b6:	bf00      	nop
 80062b8:	371c      	adds	r7, #28
 80062ba:	46bd      	mov	sp, r7
 80062bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c0:	4770      	bx	lr

080062c2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80062c2:	b480      	push	{r7}
 80062c4:	b087      	sub	sp, #28
 80062c6:	af00      	add	r7, sp, #0
 80062c8:	60f8      	str	r0, [r7, #12]
 80062ca:	60b9      	str	r1, [r7, #8]
 80062cc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	6a1b      	ldr	r3, [r3, #32]
 80062d2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	6a1b      	ldr	r3, [r3, #32]
 80062d8:	f023 0210 	bic.w	r2, r3, #16
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	699b      	ldr	r3, [r3, #24]
 80062e4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80062e6:	693b      	ldr	r3, [r7, #16]
 80062e8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80062ec:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	031b      	lsls	r3, r3, #12
 80062f2:	693a      	ldr	r2, [r7, #16]
 80062f4:	4313      	orrs	r3, r2
 80062f6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80062f8:	697b      	ldr	r3, [r7, #20]
 80062fa:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80062fe:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006300:	68bb      	ldr	r3, [r7, #8]
 8006302:	011b      	lsls	r3, r3, #4
 8006304:	697a      	ldr	r2, [r7, #20]
 8006306:	4313      	orrs	r3, r2
 8006308:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	693a      	ldr	r2, [r7, #16]
 800630e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	697a      	ldr	r2, [r7, #20]
 8006314:	621a      	str	r2, [r3, #32]
}
 8006316:	bf00      	nop
 8006318:	371c      	adds	r7, #28
 800631a:	46bd      	mov	sp, r7
 800631c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006320:	4770      	bx	lr

08006322 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006322:	b480      	push	{r7}
 8006324:	b085      	sub	sp, #20
 8006326:	af00      	add	r7, sp, #0
 8006328:	6078      	str	r0, [r7, #4]
 800632a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	689b      	ldr	r3, [r3, #8]
 8006330:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006338:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800633a:	683a      	ldr	r2, [r7, #0]
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	4313      	orrs	r3, r2
 8006340:	f043 0307 	orr.w	r3, r3, #7
 8006344:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	68fa      	ldr	r2, [r7, #12]
 800634a:	609a      	str	r2, [r3, #8]
}
 800634c:	bf00      	nop
 800634e:	3714      	adds	r7, #20
 8006350:	46bd      	mov	sp, r7
 8006352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006356:	4770      	bx	lr

08006358 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006358:	b480      	push	{r7}
 800635a:	b087      	sub	sp, #28
 800635c:	af00      	add	r7, sp, #0
 800635e:	60f8      	str	r0, [r7, #12]
 8006360:	60b9      	str	r1, [r7, #8]
 8006362:	607a      	str	r2, [r7, #4]
 8006364:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	689b      	ldr	r3, [r3, #8]
 800636a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800636c:	697b      	ldr	r3, [r7, #20]
 800636e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006372:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006374:	683b      	ldr	r3, [r7, #0]
 8006376:	021a      	lsls	r2, r3, #8
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	431a      	orrs	r2, r3
 800637c:	68bb      	ldr	r3, [r7, #8]
 800637e:	4313      	orrs	r3, r2
 8006380:	697a      	ldr	r2, [r7, #20]
 8006382:	4313      	orrs	r3, r2
 8006384:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	697a      	ldr	r2, [r7, #20]
 800638a:	609a      	str	r2, [r3, #8]
}
 800638c:	bf00      	nop
 800638e:	371c      	adds	r7, #28
 8006390:	46bd      	mov	sp, r7
 8006392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006396:	4770      	bx	lr

08006398 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006398:	b480      	push	{r7}
 800639a:	b087      	sub	sp, #28
 800639c:	af00      	add	r7, sp, #0
 800639e:	60f8      	str	r0, [r7, #12]
 80063a0:	60b9      	str	r1, [r7, #8]
 80063a2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80063a4:	68bb      	ldr	r3, [r7, #8]
 80063a6:	f003 031f 	and.w	r3, r3, #31
 80063aa:	2201      	movs	r2, #1
 80063ac:	fa02 f303 	lsl.w	r3, r2, r3
 80063b0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	6a1a      	ldr	r2, [r3, #32]
 80063b6:	697b      	ldr	r3, [r7, #20]
 80063b8:	43db      	mvns	r3, r3
 80063ba:	401a      	ands	r2, r3
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	6a1a      	ldr	r2, [r3, #32]
 80063c4:	68bb      	ldr	r3, [r7, #8]
 80063c6:	f003 031f 	and.w	r3, r3, #31
 80063ca:	6879      	ldr	r1, [r7, #4]
 80063cc:	fa01 f303 	lsl.w	r3, r1, r3
 80063d0:	431a      	orrs	r2, r3
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	621a      	str	r2, [r3, #32]
}
 80063d6:	bf00      	nop
 80063d8:	371c      	adds	r7, #28
 80063da:	46bd      	mov	sp, r7
 80063dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063e0:	4770      	bx	lr
	...

080063e4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80063e4:	b480      	push	{r7}
 80063e6:	b085      	sub	sp, #20
 80063e8:	af00      	add	r7, sp, #0
 80063ea:	6078      	str	r0, [r7, #4]
 80063ec:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80063f4:	2b01      	cmp	r3, #1
 80063f6:	d101      	bne.n	80063fc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80063f8:	2302      	movs	r3, #2
 80063fa:	e068      	b.n	80064ce <HAL_TIMEx_MasterConfigSynchronization+0xea>
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	2201      	movs	r2, #1
 8006400:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	2202      	movs	r2, #2
 8006408:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	685b      	ldr	r3, [r3, #4]
 8006412:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	689b      	ldr	r3, [r3, #8]
 800641a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	4a2e      	ldr	r2, [pc, #184]	@ (80064dc <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006422:	4293      	cmp	r3, r2
 8006424:	d004      	beq.n	8006430 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	4a2d      	ldr	r2, [pc, #180]	@ (80064e0 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800642c:	4293      	cmp	r3, r2
 800642e:	d108      	bne.n	8006442 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006436:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006438:	683b      	ldr	r3, [r7, #0]
 800643a:	685b      	ldr	r3, [r3, #4]
 800643c:	68fa      	ldr	r2, [r7, #12]
 800643e:	4313      	orrs	r3, r2
 8006440:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006448:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800644a:	683b      	ldr	r3, [r7, #0]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	68fa      	ldr	r2, [r7, #12]
 8006450:	4313      	orrs	r3, r2
 8006452:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	68fa      	ldr	r2, [r7, #12]
 800645a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	4a1e      	ldr	r2, [pc, #120]	@ (80064dc <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006462:	4293      	cmp	r3, r2
 8006464:	d01d      	beq.n	80064a2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800646e:	d018      	beq.n	80064a2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	4a1b      	ldr	r2, [pc, #108]	@ (80064e4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006476:	4293      	cmp	r3, r2
 8006478:	d013      	beq.n	80064a2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	4a1a      	ldr	r2, [pc, #104]	@ (80064e8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006480:	4293      	cmp	r3, r2
 8006482:	d00e      	beq.n	80064a2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	4a18      	ldr	r2, [pc, #96]	@ (80064ec <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800648a:	4293      	cmp	r3, r2
 800648c:	d009      	beq.n	80064a2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	4a13      	ldr	r2, [pc, #76]	@ (80064e0 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006494:	4293      	cmp	r3, r2
 8006496:	d004      	beq.n	80064a2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	4a14      	ldr	r2, [pc, #80]	@ (80064f0 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800649e:	4293      	cmp	r3, r2
 80064a0:	d10c      	bne.n	80064bc <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80064a2:	68bb      	ldr	r3, [r7, #8]
 80064a4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80064a8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80064aa:	683b      	ldr	r3, [r7, #0]
 80064ac:	689b      	ldr	r3, [r3, #8]
 80064ae:	68ba      	ldr	r2, [r7, #8]
 80064b0:	4313      	orrs	r3, r2
 80064b2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	68ba      	ldr	r2, [r7, #8]
 80064ba:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	2201      	movs	r2, #1
 80064c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	2200      	movs	r2, #0
 80064c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80064cc:	2300      	movs	r3, #0
}
 80064ce:	4618      	mov	r0, r3
 80064d0:	3714      	adds	r7, #20
 80064d2:	46bd      	mov	sp, r7
 80064d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064d8:	4770      	bx	lr
 80064da:	bf00      	nop
 80064dc:	40012c00 	.word	0x40012c00
 80064e0:	40013400 	.word	0x40013400
 80064e4:	40000400 	.word	0x40000400
 80064e8:	40000800 	.word	0x40000800
 80064ec:	40000c00 	.word	0x40000c00
 80064f0:	40014000 	.word	0x40014000

080064f4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80064f4:	b480      	push	{r7}
 80064f6:	b085      	sub	sp, #20
 80064f8:	af00      	add	r7, sp, #0
 80064fa:	6078      	str	r0, [r7, #4]
 80064fc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80064fe:	2300      	movs	r3, #0
 8006500:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006508:	2b01      	cmp	r3, #1
 800650a:	d101      	bne.n	8006510 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800650c:	2302      	movs	r3, #2
 800650e:	e065      	b.n	80065dc <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	2201      	movs	r2, #1
 8006514:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800651e:	683b      	ldr	r3, [r7, #0]
 8006520:	68db      	ldr	r3, [r3, #12]
 8006522:	4313      	orrs	r3, r2
 8006524:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800652c:	683b      	ldr	r3, [r7, #0]
 800652e:	689b      	ldr	r3, [r3, #8]
 8006530:	4313      	orrs	r3, r2
 8006532:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800653a:	683b      	ldr	r3, [r7, #0]
 800653c:	685b      	ldr	r3, [r3, #4]
 800653e:	4313      	orrs	r3, r2
 8006540:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8006548:	683b      	ldr	r3, [r7, #0]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	4313      	orrs	r3, r2
 800654e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006556:	683b      	ldr	r3, [r7, #0]
 8006558:	691b      	ldr	r3, [r3, #16]
 800655a:	4313      	orrs	r3, r2
 800655c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8006564:	683b      	ldr	r3, [r7, #0]
 8006566:	695b      	ldr	r3, [r3, #20]
 8006568:	4313      	orrs	r3, r2
 800656a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8006572:	683b      	ldr	r3, [r7, #0]
 8006574:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006576:	4313      	orrs	r3, r2
 8006578:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8006580:	683b      	ldr	r3, [r7, #0]
 8006582:	699b      	ldr	r3, [r3, #24]
 8006584:	041b      	lsls	r3, r3, #16
 8006586:	4313      	orrs	r3, r2
 8006588:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	4a16      	ldr	r2, [pc, #88]	@ (80065e8 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8006590:	4293      	cmp	r3, r2
 8006592:	d004      	beq.n	800659e <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	4a14      	ldr	r2, [pc, #80]	@ (80065ec <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800659a:	4293      	cmp	r3, r2
 800659c:	d115      	bne.n	80065ca <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 80065a4:	683b      	ldr	r3, [r7, #0]
 80065a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065a8:	051b      	lsls	r3, r3, #20
 80065aa:	4313      	orrs	r3, r2
 80065ac:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80065b4:	683b      	ldr	r3, [r7, #0]
 80065b6:	69db      	ldr	r3, [r3, #28]
 80065b8:	4313      	orrs	r3, r2
 80065ba:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80065c2:	683b      	ldr	r3, [r7, #0]
 80065c4:	6a1b      	ldr	r3, [r3, #32]
 80065c6:	4313      	orrs	r3, r2
 80065c8:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	68fa      	ldr	r2, [r7, #12]
 80065d0:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	2200      	movs	r2, #0
 80065d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80065da:	2300      	movs	r3, #0
}
 80065dc:	4618      	mov	r0, r3
 80065de:	3714      	adds	r7, #20
 80065e0:	46bd      	mov	sp, r7
 80065e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065e6:	4770      	bx	lr
 80065e8:	40012c00 	.word	0x40012c00
 80065ec:	40013400 	.word	0x40013400

080065f0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80065f0:	b480      	push	{r7}
 80065f2:	b083      	sub	sp, #12
 80065f4:	af00      	add	r7, sp, #0
 80065f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80065f8:	bf00      	nop
 80065fa:	370c      	adds	r7, #12
 80065fc:	46bd      	mov	sp, r7
 80065fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006602:	4770      	bx	lr

08006604 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006604:	b480      	push	{r7}
 8006606:	b083      	sub	sp, #12
 8006608:	af00      	add	r7, sp, #0
 800660a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800660c:	bf00      	nop
 800660e:	370c      	adds	r7, #12
 8006610:	46bd      	mov	sp, r7
 8006612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006616:	4770      	bx	lr

08006618 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006618:	b480      	push	{r7}
 800661a:	b083      	sub	sp, #12
 800661c:	af00      	add	r7, sp, #0
 800661e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006620:	bf00      	nop
 8006622:	370c      	adds	r7, #12
 8006624:	46bd      	mov	sp, r7
 8006626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800662a:	4770      	bx	lr

0800662c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800662c:	b580      	push	{r7, lr}
 800662e:	b082      	sub	sp, #8
 8006630:	af00      	add	r7, sp, #0
 8006632:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	2b00      	cmp	r3, #0
 8006638:	d101      	bne.n	800663e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800663a:	2301      	movs	r3, #1
 800663c:	e042      	b.n	80066c4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006644:	2b00      	cmp	r3, #0
 8006646:	d106      	bne.n	8006656 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	2200      	movs	r2, #0
 800664c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006650:	6878      	ldr	r0, [r7, #4]
 8006652:	f7fb fc8d 	bl	8001f70 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	2224      	movs	r2, #36	@ 0x24
 800665a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	681a      	ldr	r2, [r3, #0]
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	f022 0201 	bic.w	r2, r2, #1
 800666c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006672:	2b00      	cmp	r3, #0
 8006674:	d002      	beq.n	800667c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8006676:	6878      	ldr	r0, [r7, #4]
 8006678:	f001 f808 	bl	800768c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800667c:	6878      	ldr	r0, [r7, #4]
 800667e:	f000 fd09 	bl	8007094 <UART_SetConfig>
 8006682:	4603      	mov	r3, r0
 8006684:	2b01      	cmp	r3, #1
 8006686:	d101      	bne.n	800668c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8006688:	2301      	movs	r3, #1
 800668a:	e01b      	b.n	80066c4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	685a      	ldr	r2, [r3, #4]
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800669a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	689a      	ldr	r2, [r3, #8]
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80066aa:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	681a      	ldr	r2, [r3, #0]
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	f042 0201 	orr.w	r2, r2, #1
 80066ba:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80066bc:	6878      	ldr	r0, [r7, #4]
 80066be:	f001 f887 	bl	80077d0 <UART_CheckIdleState>
 80066c2:	4603      	mov	r3, r0
}
 80066c4:	4618      	mov	r0, r3
 80066c6:	3708      	adds	r7, #8
 80066c8:	46bd      	mov	sp, r7
 80066ca:	bd80      	pop	{r7, pc}

080066cc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80066cc:	b580      	push	{r7, lr}
 80066ce:	b08a      	sub	sp, #40	@ 0x28
 80066d0:	af02      	add	r7, sp, #8
 80066d2:	60f8      	str	r0, [r7, #12]
 80066d4:	60b9      	str	r1, [r7, #8]
 80066d6:	603b      	str	r3, [r7, #0]
 80066d8:	4613      	mov	r3, r2
 80066da:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80066e2:	2b20      	cmp	r3, #32
 80066e4:	d17b      	bne.n	80067de <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80066e6:	68bb      	ldr	r3, [r7, #8]
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d002      	beq.n	80066f2 <HAL_UART_Transmit+0x26>
 80066ec:	88fb      	ldrh	r3, [r7, #6]
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d101      	bne.n	80066f6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80066f2:	2301      	movs	r3, #1
 80066f4:	e074      	b.n	80067e0 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	2200      	movs	r2, #0
 80066fa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	2221      	movs	r2, #33	@ 0x21
 8006702:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006706:	f7fc f907 	bl	8002918 <HAL_GetTick>
 800670a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	88fa      	ldrh	r2, [r7, #6]
 8006710:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	88fa      	ldrh	r2, [r7, #6]
 8006718:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	689b      	ldr	r3, [r3, #8]
 8006720:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006724:	d108      	bne.n	8006738 <HAL_UART_Transmit+0x6c>
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	691b      	ldr	r3, [r3, #16]
 800672a:	2b00      	cmp	r3, #0
 800672c:	d104      	bne.n	8006738 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800672e:	2300      	movs	r3, #0
 8006730:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006732:	68bb      	ldr	r3, [r7, #8]
 8006734:	61bb      	str	r3, [r7, #24]
 8006736:	e003      	b.n	8006740 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006738:	68bb      	ldr	r3, [r7, #8]
 800673a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800673c:	2300      	movs	r3, #0
 800673e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006740:	e030      	b.n	80067a4 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006742:	683b      	ldr	r3, [r7, #0]
 8006744:	9300      	str	r3, [sp, #0]
 8006746:	697b      	ldr	r3, [r7, #20]
 8006748:	2200      	movs	r2, #0
 800674a:	2180      	movs	r1, #128	@ 0x80
 800674c:	68f8      	ldr	r0, [r7, #12]
 800674e:	f001 f8e9 	bl	8007924 <UART_WaitOnFlagUntilTimeout>
 8006752:	4603      	mov	r3, r0
 8006754:	2b00      	cmp	r3, #0
 8006756:	d005      	beq.n	8006764 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	2220      	movs	r2, #32
 800675c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8006760:	2303      	movs	r3, #3
 8006762:	e03d      	b.n	80067e0 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8006764:	69fb      	ldr	r3, [r7, #28]
 8006766:	2b00      	cmp	r3, #0
 8006768:	d10b      	bne.n	8006782 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800676a:	69bb      	ldr	r3, [r7, #24]
 800676c:	881a      	ldrh	r2, [r3, #0]
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006776:	b292      	uxth	r2, r2
 8006778:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800677a:	69bb      	ldr	r3, [r7, #24]
 800677c:	3302      	adds	r3, #2
 800677e:	61bb      	str	r3, [r7, #24]
 8006780:	e007      	b.n	8006792 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006782:	69fb      	ldr	r3, [r7, #28]
 8006784:	781a      	ldrb	r2, [r3, #0]
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800678c:	69fb      	ldr	r3, [r7, #28]
 800678e:	3301      	adds	r3, #1
 8006790:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006798:	b29b      	uxth	r3, r3
 800679a:	3b01      	subs	r3, #1
 800679c:	b29a      	uxth	r2, r3
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80067aa:	b29b      	uxth	r3, r3
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d1c8      	bne.n	8006742 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80067b0:	683b      	ldr	r3, [r7, #0]
 80067b2:	9300      	str	r3, [sp, #0]
 80067b4:	697b      	ldr	r3, [r7, #20]
 80067b6:	2200      	movs	r2, #0
 80067b8:	2140      	movs	r1, #64	@ 0x40
 80067ba:	68f8      	ldr	r0, [r7, #12]
 80067bc:	f001 f8b2 	bl	8007924 <UART_WaitOnFlagUntilTimeout>
 80067c0:	4603      	mov	r3, r0
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d005      	beq.n	80067d2 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	2220      	movs	r2, #32
 80067ca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80067ce:	2303      	movs	r3, #3
 80067d0:	e006      	b.n	80067e0 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	2220      	movs	r2, #32
 80067d6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80067da:	2300      	movs	r3, #0
 80067dc:	e000      	b.n	80067e0 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80067de:	2302      	movs	r3, #2
  }
}
 80067e0:	4618      	mov	r0, r3
 80067e2:	3720      	adds	r7, #32
 80067e4:	46bd      	mov	sp, r7
 80067e6:	bd80      	pop	{r7, pc}

080067e8 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80067e8:	b480      	push	{r7}
 80067ea:	b091      	sub	sp, #68	@ 0x44
 80067ec:	af00      	add	r7, sp, #0
 80067ee:	60f8      	str	r0, [r7, #12]
 80067f0:	60b9      	str	r1, [r7, #8]
 80067f2:	4613      	mov	r3, r2
 80067f4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80067fc:	2b20      	cmp	r3, #32
 80067fe:	d178      	bne.n	80068f2 <HAL_UART_Transmit_IT+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006800:	68bb      	ldr	r3, [r7, #8]
 8006802:	2b00      	cmp	r3, #0
 8006804:	d002      	beq.n	800680c <HAL_UART_Transmit_IT+0x24>
 8006806:	88fb      	ldrh	r3, [r7, #6]
 8006808:	2b00      	cmp	r3, #0
 800680a:	d101      	bne.n	8006810 <HAL_UART_Transmit_IT+0x28>
    {
      return HAL_ERROR;
 800680c:	2301      	movs	r3, #1
 800680e:	e071      	b.n	80068f4 <HAL_UART_Transmit_IT+0x10c>
    }

    huart->pTxBuffPtr  = pData;
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	68ba      	ldr	r2, [r7, #8]
 8006814:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	88fa      	ldrh	r2, [r7, #6]
 800681a:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	88fa      	ldrh	r2, [r7, #6]
 8006822:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    huart->TxISR       = NULL;
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	2200      	movs	r2, #0
 800682a:	679a      	str	r2, [r3, #120]	@ 0x78

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	2200      	movs	r2, #0
 8006830:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	2221      	movs	r2, #33	@ 0x21
 8006838:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

#if defined(USART_CR1_FIFOEN)
    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006840:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006844:	d12a      	bne.n	800689c <HAL_UART_Transmit_IT+0xb4>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	689b      	ldr	r3, [r3, #8]
 800684a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800684e:	d107      	bne.n	8006860 <HAL_UART_Transmit_IT+0x78>
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	691b      	ldr	r3, [r3, #16]
 8006854:	2b00      	cmp	r3, #0
 8006856:	d103      	bne.n	8006860 <HAL_UART_Transmit_IT+0x78>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	4a29      	ldr	r2, [pc, #164]	@ (8006900 <HAL_UART_Transmit_IT+0x118>)
 800685c:	679a      	str	r2, [r3, #120]	@ 0x78
 800685e:	e002      	b.n	8006866 <HAL_UART_Transmit_IT+0x7e>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	4a28      	ldr	r2, [pc, #160]	@ (8006904 <HAL_UART_Transmit_IT+0x11c>)
 8006864:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the TX FIFO threshold interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	3308      	adds	r3, #8
 800686c:	62bb      	str	r3, [r7, #40]	@ 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800686e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006870:	e853 3f00 	ldrex	r3, [r3]
 8006874:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006876:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006878:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800687c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	3308      	adds	r3, #8
 8006884:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006886:	637a      	str	r2, [r7, #52]	@ 0x34
 8006888:	633b      	str	r3, [r7, #48]	@ 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800688a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800688c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800688e:	e841 2300 	strex	r3, r2, [r1]
 8006892:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8006894:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006896:	2b00      	cmp	r3, #0
 8006898:	d1e5      	bne.n	8006866 <HAL_UART_Transmit_IT+0x7e>
 800689a:	e028      	b.n	80068ee <HAL_UART_Transmit_IT+0x106>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	689b      	ldr	r3, [r3, #8]
 80068a0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80068a4:	d107      	bne.n	80068b6 <HAL_UART_Transmit_IT+0xce>
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	691b      	ldr	r3, [r3, #16]
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d103      	bne.n	80068b6 <HAL_UART_Transmit_IT+0xce>
      {
        huart->TxISR = UART_TxISR_16BIT;
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	4a15      	ldr	r2, [pc, #84]	@ (8006908 <HAL_UART_Transmit_IT+0x120>)
 80068b2:	679a      	str	r2, [r3, #120]	@ 0x78
 80068b4:	e002      	b.n	80068bc <HAL_UART_Transmit_IT+0xd4>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	4a14      	ldr	r2, [pc, #80]	@ (800690c <HAL_UART_Transmit_IT+0x124>)
 80068ba:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068c2:	697b      	ldr	r3, [r7, #20]
 80068c4:	e853 3f00 	ldrex	r3, [r3]
 80068c8:	613b      	str	r3, [r7, #16]
   return(result);
 80068ca:	693b      	ldr	r3, [r7, #16]
 80068cc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80068d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	461a      	mov	r2, r3
 80068d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80068da:	623b      	str	r3, [r7, #32]
 80068dc:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068de:	69f9      	ldr	r1, [r7, #28]
 80068e0:	6a3a      	ldr	r2, [r7, #32]
 80068e2:	e841 2300 	strex	r3, r2, [r1]
 80068e6:	61bb      	str	r3, [r7, #24]
   return(result);
 80068e8:	69bb      	ldr	r3, [r7, #24]
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d1e6      	bne.n	80068bc <HAL_UART_Transmit_IT+0xd4>

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
#endif /* USART_CR1_FIFOEN */

    return HAL_OK;
 80068ee:	2300      	movs	r3, #0
 80068f0:	e000      	b.n	80068f4 <HAL_UART_Transmit_IT+0x10c>
  }
  else
  {
    return HAL_BUSY;
 80068f2:	2302      	movs	r3, #2
  }
}
 80068f4:	4618      	mov	r0, r3
 80068f6:	3744      	adds	r7, #68	@ 0x44
 80068f8:	46bd      	mov	sp, r7
 80068fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068fe:	4770      	bx	lr
 8006900:	0800810b 	.word	0x0800810b
 8006904:	0800802b 	.word	0x0800802b
 8006908:	08007f69 	.word	0x08007f69
 800690c:	08007eb1 	.word	0x08007eb1

08006910 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006910:	b580      	push	{r7, lr}
 8006912:	b08a      	sub	sp, #40	@ 0x28
 8006914:	af00      	add	r7, sp, #0
 8006916:	60f8      	str	r0, [r7, #12]
 8006918:	60b9      	str	r1, [r7, #8]
 800691a:	4613      	mov	r3, r2
 800691c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006924:	2b20      	cmp	r3, #32
 8006926:	d137      	bne.n	8006998 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8006928:	68bb      	ldr	r3, [r7, #8]
 800692a:	2b00      	cmp	r3, #0
 800692c:	d002      	beq.n	8006934 <HAL_UART_Receive_DMA+0x24>
 800692e:	88fb      	ldrh	r3, [r7, #6]
 8006930:	2b00      	cmp	r3, #0
 8006932:	d101      	bne.n	8006938 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8006934:	2301      	movs	r3, #1
 8006936:	e030      	b.n	800699a <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	2200      	movs	r2, #0
 800693c:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	4a18      	ldr	r2, [pc, #96]	@ (80069a4 <HAL_UART_Receive_DMA+0x94>)
 8006944:	4293      	cmp	r3, r2
 8006946:	d01f      	beq.n	8006988 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	685b      	ldr	r3, [r3, #4]
 800694e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006952:	2b00      	cmp	r3, #0
 8006954:	d018      	beq.n	8006988 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800695c:	697b      	ldr	r3, [r7, #20]
 800695e:	e853 3f00 	ldrex	r3, [r3]
 8006962:	613b      	str	r3, [r7, #16]
   return(result);
 8006964:	693b      	ldr	r3, [r7, #16]
 8006966:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800696a:	627b      	str	r3, [r7, #36]	@ 0x24
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	461a      	mov	r2, r3
 8006972:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006974:	623b      	str	r3, [r7, #32]
 8006976:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006978:	69f9      	ldr	r1, [r7, #28]
 800697a:	6a3a      	ldr	r2, [r7, #32]
 800697c:	e841 2300 	strex	r3, r2, [r1]
 8006980:	61bb      	str	r3, [r7, #24]
   return(result);
 8006982:	69bb      	ldr	r3, [r7, #24]
 8006984:	2b00      	cmp	r3, #0
 8006986:	d1e6      	bne.n	8006956 <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8006988:	88fb      	ldrh	r3, [r7, #6]
 800698a:	461a      	mov	r2, r3
 800698c:	68b9      	ldr	r1, [r7, #8]
 800698e:	68f8      	ldr	r0, [r7, #12]
 8006990:	f001 f836 	bl	8007a00 <UART_Start_Receive_DMA>
 8006994:	4603      	mov	r3, r0
 8006996:	e000      	b.n	800699a <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006998:	2302      	movs	r3, #2
  }
}
 800699a:	4618      	mov	r0, r3
 800699c:	3728      	adds	r7, #40	@ 0x28
 800699e:	46bd      	mov	sp, r7
 80069a0:	bd80      	pop	{r7, pc}
 80069a2:	bf00      	nop
 80069a4:	40008000 	.word	0x40008000

080069a8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80069a8:	b580      	push	{r7, lr}
 80069aa:	b0ba      	sub	sp, #232	@ 0xe8
 80069ac:	af00      	add	r7, sp, #0
 80069ae:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	69db      	ldr	r3, [r3, #28]
 80069b6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	689b      	ldr	r3, [r3, #8]
 80069ca:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80069ce:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80069d2:	f640 030f 	movw	r3, #2063	@ 0x80f
 80069d6:	4013      	ands	r3, r2
 80069d8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80069dc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d11b      	bne.n	8006a1c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80069e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80069e8:	f003 0320 	and.w	r3, r3, #32
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d015      	beq.n	8006a1c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80069f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80069f4:	f003 0320 	and.w	r3, r3, #32
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d105      	bne.n	8006a08 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80069fc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006a00:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d009      	beq.n	8006a1c <HAL_UART_IRQHandler+0x74>
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	f000 8300 	beq.w	8007012 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006a16:	6878      	ldr	r0, [r7, #4]
 8006a18:	4798      	blx	r3
      }
      return;
 8006a1a:	e2fa      	b.n	8007012 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
 8006a1c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	f000 8123 	beq.w	8006c6c <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8006a26:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8006a2a:	4b8d      	ldr	r3, [pc, #564]	@ (8006c60 <HAL_UART_IRQHandler+0x2b8>)
 8006a2c:	4013      	ands	r3, r2
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d106      	bne.n	8006a40 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8006a32:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8006a36:	4b8b      	ldr	r3, [pc, #556]	@ (8006c64 <HAL_UART_IRQHandler+0x2bc>)
 8006a38:	4013      	ands	r3, r2
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	f000 8116 	beq.w	8006c6c <HAL_UART_IRQHandler+0x2c4>
      && (((cr3its & USART_CR3_EIE) != 0U)
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006a40:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006a44:	f003 0301 	and.w	r3, r3, #1
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d011      	beq.n	8006a70 <HAL_UART_IRQHandler+0xc8>
 8006a4c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006a50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d00b      	beq.n	8006a70 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	2201      	movs	r2, #1
 8006a5e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006a66:	f043 0201 	orr.w	r2, r3, #1
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006a70:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006a74:	f003 0302 	and.w	r3, r3, #2
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d011      	beq.n	8006aa0 <HAL_UART_IRQHandler+0xf8>
 8006a7c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006a80:	f003 0301 	and.w	r3, r3, #1
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d00b      	beq.n	8006aa0 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	2202      	movs	r2, #2
 8006a8e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006a96:	f043 0204 	orr.w	r2, r3, #4
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006aa0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006aa4:	f003 0304 	and.w	r3, r3, #4
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d011      	beq.n	8006ad0 <HAL_UART_IRQHandler+0x128>
 8006aac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006ab0:	f003 0301 	and.w	r3, r3, #1
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	d00b      	beq.n	8006ad0 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	2204      	movs	r2, #4
 8006abe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ac6:	f043 0202 	orr.w	r2, r3, #2
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006ad0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ad4:	f003 0308 	and.w	r3, r3, #8
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d017      	beq.n	8006b0c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006adc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006ae0:	f003 0320 	and.w	r3, r3, #32
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d105      	bne.n	8006af4 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8006ae8:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8006aec:	4b5c      	ldr	r3, [pc, #368]	@ (8006c60 <HAL_UART_IRQHandler+0x2b8>)
 8006aee:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d00b      	beq.n	8006b0c <HAL_UART_IRQHandler+0x164>
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
            ((cr3its & USART_CR3_EIE) != 0U)))
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	2208      	movs	r2, #8
 8006afa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006b02:	f043 0208 	orr.w	r2, r3, #8
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006b0c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006b10:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d012      	beq.n	8006b3e <HAL_UART_IRQHandler+0x196>
 8006b18:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006b1c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d00c      	beq.n	8006b3e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006b2c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006b34:	f043 0220 	orr.w	r2, r3, #32
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	f000 8266 	beq.w	8007016 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006b4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006b4e:	f003 0320 	and.w	r3, r3, #32
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d013      	beq.n	8006b7e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006b56:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006b5a:	f003 0320 	and.w	r3, r3, #32
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d105      	bne.n	8006b6e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006b62:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006b66:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d007      	beq.n	8006b7e <HAL_UART_IRQHandler+0x1d6>
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d003      	beq.n	8006b7e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006b7a:	6878      	ldr	r0, [r7, #4]
 8006b7c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006b84:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	689b      	ldr	r3, [r3, #8]
 8006b8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b92:	2b40      	cmp	r3, #64	@ 0x40
 8006b94:	d005      	beq.n	8006ba2 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006b96:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006b9a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d054      	beq.n	8006c4c <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006ba2:	6878      	ldr	r0, [r7, #4]
 8006ba4:	f001 f813 	bl	8007bce <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	689b      	ldr	r3, [r3, #8]
 8006bae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006bb2:	2b40      	cmp	r3, #64	@ 0x40
 8006bb4:	d146      	bne.n	8006c44 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	3308      	adds	r3, #8
 8006bbc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bc0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006bc4:	e853 3f00 	ldrex	r3, [r3]
 8006bc8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006bcc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006bd0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006bd4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	3308      	adds	r3, #8
 8006bde:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006be2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006be6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bea:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006bee:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006bf2:	e841 2300 	strex	r3, r2, [r1]
 8006bf6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006bfa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d1d9      	bne.n	8006bb6 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d017      	beq.n	8006c3c <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006c12:	4a15      	ldr	r2, [pc, #84]	@ (8006c68 <HAL_UART_IRQHandler+0x2c0>)
 8006c14:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006c1c:	4618      	mov	r0, r3
 8006c1e:	f7fc f918 	bl	8002e52 <HAL_DMA_Abort_IT>
 8006c22:	4603      	mov	r3, r0
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d019      	beq.n	8006c5c <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006c2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c30:	687a      	ldr	r2, [r7, #4]
 8006c32:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8006c36:	4610      	mov	r0, r2
 8006c38:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c3a:	e00f      	b.n	8006c5c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006c3c:	6878      	ldr	r0, [r7, #4]
 8006c3e:	f000 fa13 	bl	8007068 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c42:	e00b      	b.n	8006c5c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006c44:	6878      	ldr	r0, [r7, #4]
 8006c46:	f000 fa0f 	bl	8007068 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c4a:	e007      	b.n	8006c5c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006c4c:	6878      	ldr	r0, [r7, #4]
 8006c4e:	f000 fa0b 	bl	8007068 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	2200      	movs	r2, #0
 8006c56:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8006c5a:	e1dc      	b.n	8007016 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c5c:	bf00      	nop
    return;
 8006c5e:	e1da      	b.n	8007016 <HAL_UART_IRQHandler+0x66e>
 8006c60:	10000001 	.word	0x10000001
 8006c64:	04000120 	.word	0x04000120
 8006c68:	08007e85 	.word	0x08007e85

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006c70:	2b01      	cmp	r3, #1
 8006c72:	f040 8170 	bne.w	8006f56 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006c76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006c7a:	f003 0310 	and.w	r3, r3, #16
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	f000 8169 	beq.w	8006f56 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006c84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006c88:	f003 0310 	and.w	r3, r3, #16
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	f000 8162 	beq.w	8006f56 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	2210      	movs	r2, #16
 8006c98:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	689b      	ldr	r3, [r3, #8]
 8006ca0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ca4:	2b40      	cmp	r3, #64	@ 0x40
 8006ca6:	f040 80d8 	bne.w	8006e5a <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	685b      	ldr	r3, [r3, #4]
 8006cb4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006cb8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	f000 80af 	beq.w	8006e20 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006cc8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006ccc:	429a      	cmp	r2, r3
 8006cce:	f080 80a7 	bcs.w	8006e20 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006cd8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	f003 0320 	and.w	r3, r3, #32
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	f040 8087 	bne.w	8006dfe <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cf8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006cfc:	e853 3f00 	ldrex	r3, [r3]
 8006d00:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006d04:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006d08:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006d0c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	461a      	mov	r2, r3
 8006d16:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006d1a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006d1e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d22:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006d26:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006d2a:	e841 2300 	strex	r3, r2, [r1]
 8006d2e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006d32:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d1da      	bne.n	8006cf0 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	3308      	adds	r3, #8
 8006d40:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d42:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006d44:	e853 3f00 	ldrex	r3, [r3]
 8006d48:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006d4a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006d4c:	f023 0301 	bic.w	r3, r3, #1
 8006d50:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	3308      	adds	r3, #8
 8006d5a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006d5e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006d62:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d64:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006d66:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006d6a:	e841 2300 	strex	r3, r2, [r1]
 8006d6e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006d70:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d1e1      	bne.n	8006d3a <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	3308      	adds	r3, #8
 8006d7c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d7e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006d80:	e853 3f00 	ldrex	r3, [r3]
 8006d84:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006d86:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006d88:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006d8c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	3308      	adds	r3, #8
 8006d96:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006d9a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006d9c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d9e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006da0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006da2:	e841 2300 	strex	r3, r2, [r1]
 8006da6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006da8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d1e3      	bne.n	8006d76 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	2220      	movs	r2, #32
 8006db2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	2200      	movs	r2, #0
 8006dba:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dc2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006dc4:	e853 3f00 	ldrex	r3, [r3]
 8006dc8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006dca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006dcc:	f023 0310 	bic.w	r3, r3, #16
 8006dd0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	461a      	mov	r2, r3
 8006dda:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006dde:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006de0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006de2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006de4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006de6:	e841 2300 	strex	r3, r2, [r1]
 8006dea:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006dec:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d1e4      	bne.n	8006dbc <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006df8:	4618      	mov	r0, r3
 8006dfa:	f7fb ffce 	bl	8002d9a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	2202      	movs	r2, #2
 8006e02:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006e10:	b29b      	uxth	r3, r3
 8006e12:	1ad3      	subs	r3, r2, r3
 8006e14:	b29b      	uxth	r3, r3
 8006e16:	4619      	mov	r1, r3
 8006e18:	6878      	ldr	r0, [r7, #4]
 8006e1a:	f000 f92f 	bl	800707c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8006e1e:	e0fc      	b.n	800701a <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006e26:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006e2a:	429a      	cmp	r2, r3
 8006e2c:	f040 80f5 	bne.w	800701a <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	f003 0320 	and.w	r3, r3, #32
 8006e3e:	2b20      	cmp	r3, #32
 8006e40:	f040 80eb 	bne.w	800701a <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	2202      	movs	r2, #2
 8006e48:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006e50:	4619      	mov	r1, r3
 8006e52:	6878      	ldr	r0, [r7, #4]
 8006e54:	f000 f912 	bl	800707c <HAL_UARTEx_RxEventCallback>
      return;
 8006e58:	e0df      	b.n	800701a <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006e66:	b29b      	uxth	r3, r3
 8006e68:	1ad3      	subs	r3, r2, r3
 8006e6a:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006e74:	b29b      	uxth	r3, r3
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	f000 80d1 	beq.w	800701e <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8006e7c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	f000 80cc 	beq.w	800701e <HAL_UART_IRQHandler+0x676>
      {
#if defined(USART_CR1_FIFOEN)
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e8e:	e853 3f00 	ldrex	r3, [r3]
 8006e92:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006e94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e96:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006e9a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	461a      	mov	r2, r3
 8006ea4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006ea8:	647b      	str	r3, [r7, #68]	@ 0x44
 8006eaa:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006eac:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006eae:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006eb0:	e841 2300 	strex	r3, r2, [r1]
 8006eb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006eb6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d1e4      	bne.n	8006e86 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	3308      	adds	r3, #8
 8006ec2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ec4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ec6:	e853 3f00 	ldrex	r3, [r3]
 8006eca:	623b      	str	r3, [r7, #32]
   return(result);
 8006ecc:	6a3b      	ldr	r3, [r7, #32]
 8006ece:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006ed2:	f023 0301 	bic.w	r3, r3, #1
 8006ed6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	3308      	adds	r3, #8
 8006ee0:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006ee4:	633a      	str	r2, [r7, #48]	@ 0x30
 8006ee6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ee8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006eea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006eec:	e841 2300 	strex	r3, r2, [r1]
 8006ef0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006ef2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d1e1      	bne.n	8006ebc <HAL_UART_IRQHandler+0x514>
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	2220      	movs	r2, #32
 8006efc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	2200      	movs	r2, #0
 8006f04:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	2200      	movs	r2, #0
 8006f0a:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f12:	693b      	ldr	r3, [r7, #16]
 8006f14:	e853 3f00 	ldrex	r3, [r3]
 8006f18:	60fb      	str	r3, [r7, #12]
   return(result);
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	f023 0310 	bic.w	r3, r3, #16
 8006f20:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	461a      	mov	r2, r3
 8006f2a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006f2e:	61fb      	str	r3, [r7, #28]
 8006f30:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f32:	69b9      	ldr	r1, [r7, #24]
 8006f34:	69fa      	ldr	r2, [r7, #28]
 8006f36:	e841 2300 	strex	r3, r2, [r1]
 8006f3a:	617b      	str	r3, [r7, #20]
   return(result);
 8006f3c:	697b      	ldr	r3, [r7, #20]
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d1e4      	bne.n	8006f0c <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	2202      	movs	r2, #2
 8006f46:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006f48:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006f4c:	4619      	mov	r1, r3
 8006f4e:	6878      	ldr	r0, [r7, #4]
 8006f50:	f000 f894 	bl	800707c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006f54:	e063      	b.n	800701e <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006f56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f5a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d00e      	beq.n	8006f80 <HAL_UART_IRQHandler+0x5d8>
 8006f62:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006f66:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d008      	beq.n	8006f80 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8006f76:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006f78:	6878      	ldr	r0, [r7, #4]
 8006f7a:	f001 f966 	bl	800824a <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006f7e:	e051      	b.n	8007024 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8006f80:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f84:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d014      	beq.n	8006fb6 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8006f8c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006f90:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d105      	bne.n	8006fa4 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8006f98:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006f9c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d008      	beq.n	8006fb6 <HAL_UART_IRQHandler+0x60e>
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
      && ((cr1its & USART_CR1_TXEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d03a      	beq.n	8007022 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006fb0:	6878      	ldr	r0, [r7, #4]
 8006fb2:	4798      	blx	r3
    }
    return;
 8006fb4:	e035      	b.n	8007022 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006fb6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006fba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d009      	beq.n	8006fd6 <HAL_UART_IRQHandler+0x62e>
 8006fc2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006fc6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d003      	beq.n	8006fd6 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8006fce:	6878      	ldr	r0, [r7, #4]
 8006fd0:	f001 f910 	bl	80081f4 <UART_EndTransmit_IT>
    return;
 8006fd4:	e026      	b.n	8007024 <HAL_UART_IRQHandler+0x67c>
  }

#if defined(USART_CR1_FIFOEN)
  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8006fd6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006fda:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d009      	beq.n	8006ff6 <HAL_UART_IRQHandler+0x64e>
 8006fe2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006fe6:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d003      	beq.n	8006ff6 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8006fee:	6878      	ldr	r0, [r7, #4]
 8006ff0:	f001 f93f 	bl	8008272 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006ff4:	e016      	b.n	8007024 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8006ff6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ffa:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d010      	beq.n	8007024 <HAL_UART_IRQHandler+0x67c>
 8007002:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007006:	2b00      	cmp	r3, #0
 8007008:	da0c      	bge.n	8007024 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800700a:	6878      	ldr	r0, [r7, #4]
 800700c:	f001 f927 	bl	800825e <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007010:	e008      	b.n	8007024 <HAL_UART_IRQHandler+0x67c>
      return;
 8007012:	bf00      	nop
 8007014:	e006      	b.n	8007024 <HAL_UART_IRQHandler+0x67c>
    return;
 8007016:	bf00      	nop
 8007018:	e004      	b.n	8007024 <HAL_UART_IRQHandler+0x67c>
      return;
 800701a:	bf00      	nop
 800701c:	e002      	b.n	8007024 <HAL_UART_IRQHandler+0x67c>
      return;
 800701e:	bf00      	nop
 8007020:	e000      	b.n	8007024 <HAL_UART_IRQHandler+0x67c>
    return;
 8007022:	bf00      	nop
  }
#endif /* USART_CR1_FIFOEN */
}
 8007024:	37e8      	adds	r7, #232	@ 0xe8
 8007026:	46bd      	mov	sp, r7
 8007028:	bd80      	pop	{r7, pc}
 800702a:	bf00      	nop

0800702c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800702c:	b480      	push	{r7}
 800702e:	b083      	sub	sp, #12
 8007030:	af00      	add	r7, sp, #0
 8007032:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007034:	bf00      	nop
 8007036:	370c      	adds	r7, #12
 8007038:	46bd      	mov	sp, r7
 800703a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800703e:	4770      	bx	lr

08007040 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007040:	b480      	push	{r7}
 8007042:	b083      	sub	sp, #12
 8007044:	af00      	add	r7, sp, #0
 8007046:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8007048:	bf00      	nop
 800704a:	370c      	adds	r7, #12
 800704c:	46bd      	mov	sp, r7
 800704e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007052:	4770      	bx	lr

08007054 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007054:	b480      	push	{r7}
 8007056:	b083      	sub	sp, #12
 8007058:	af00      	add	r7, sp, #0
 800705a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800705c:	bf00      	nop
 800705e:	370c      	adds	r7, #12
 8007060:	46bd      	mov	sp, r7
 8007062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007066:	4770      	bx	lr

08007068 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007068:	b480      	push	{r7}
 800706a:	b083      	sub	sp, #12
 800706c:	af00      	add	r7, sp, #0
 800706e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007070:	bf00      	nop
 8007072:	370c      	adds	r7, #12
 8007074:	46bd      	mov	sp, r7
 8007076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800707a:	4770      	bx	lr

0800707c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800707c:	b480      	push	{r7}
 800707e:	b083      	sub	sp, #12
 8007080:	af00      	add	r7, sp, #0
 8007082:	6078      	str	r0, [r7, #4]
 8007084:	460b      	mov	r3, r1
 8007086:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007088:	bf00      	nop
 800708a:	370c      	adds	r7, #12
 800708c:	46bd      	mov	sp, r7
 800708e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007092:	4770      	bx	lr

08007094 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007094:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007098:	b08c      	sub	sp, #48	@ 0x30
 800709a:	af00      	add	r7, sp, #0
 800709c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800709e:	2300      	movs	r3, #0
 80070a0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80070a4:	697b      	ldr	r3, [r7, #20]
 80070a6:	689a      	ldr	r2, [r3, #8]
 80070a8:	697b      	ldr	r3, [r7, #20]
 80070aa:	691b      	ldr	r3, [r3, #16]
 80070ac:	431a      	orrs	r2, r3
 80070ae:	697b      	ldr	r3, [r7, #20]
 80070b0:	695b      	ldr	r3, [r3, #20]
 80070b2:	431a      	orrs	r2, r3
 80070b4:	697b      	ldr	r3, [r7, #20]
 80070b6:	69db      	ldr	r3, [r3, #28]
 80070b8:	4313      	orrs	r3, r2
 80070ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80070bc:	697b      	ldr	r3, [r7, #20]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	681a      	ldr	r2, [r3, #0]
 80070c2:	4baa      	ldr	r3, [pc, #680]	@ (800736c <UART_SetConfig+0x2d8>)
 80070c4:	4013      	ands	r3, r2
 80070c6:	697a      	ldr	r2, [r7, #20]
 80070c8:	6812      	ldr	r2, [r2, #0]
 80070ca:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80070cc:	430b      	orrs	r3, r1
 80070ce:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80070d0:	697b      	ldr	r3, [r7, #20]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	685b      	ldr	r3, [r3, #4]
 80070d6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80070da:	697b      	ldr	r3, [r7, #20]
 80070dc:	68da      	ldr	r2, [r3, #12]
 80070de:	697b      	ldr	r3, [r7, #20]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	430a      	orrs	r2, r1
 80070e4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80070e6:	697b      	ldr	r3, [r7, #20]
 80070e8:	699b      	ldr	r3, [r3, #24]
 80070ea:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80070ec:	697b      	ldr	r3, [r7, #20]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	4a9f      	ldr	r2, [pc, #636]	@ (8007370 <UART_SetConfig+0x2dc>)
 80070f2:	4293      	cmp	r3, r2
 80070f4:	d004      	beq.n	8007100 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80070f6:	697b      	ldr	r3, [r7, #20]
 80070f8:	6a1b      	ldr	r3, [r3, #32]
 80070fa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80070fc:	4313      	orrs	r3, r2
 80070fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007100:	697b      	ldr	r3, [r7, #20]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	689b      	ldr	r3, [r3, #8]
 8007106:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800710a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800710e:	697a      	ldr	r2, [r7, #20]
 8007110:	6812      	ldr	r2, [r2, #0]
 8007112:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007114:	430b      	orrs	r3, r1
 8007116:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007118:	697b      	ldr	r3, [r7, #20]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800711e:	f023 010f 	bic.w	r1, r3, #15
 8007122:	697b      	ldr	r3, [r7, #20]
 8007124:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007126:	697b      	ldr	r3, [r7, #20]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	430a      	orrs	r2, r1
 800712c:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800712e:	697b      	ldr	r3, [r7, #20]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	4a90      	ldr	r2, [pc, #576]	@ (8007374 <UART_SetConfig+0x2e0>)
 8007134:	4293      	cmp	r3, r2
 8007136:	d125      	bne.n	8007184 <UART_SetConfig+0xf0>
 8007138:	4b8f      	ldr	r3, [pc, #572]	@ (8007378 <UART_SetConfig+0x2e4>)
 800713a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800713e:	f003 0303 	and.w	r3, r3, #3
 8007142:	2b03      	cmp	r3, #3
 8007144:	d81a      	bhi.n	800717c <UART_SetConfig+0xe8>
 8007146:	a201      	add	r2, pc, #4	@ (adr r2, 800714c <UART_SetConfig+0xb8>)
 8007148:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800714c:	0800715d 	.word	0x0800715d
 8007150:	0800716d 	.word	0x0800716d
 8007154:	08007165 	.word	0x08007165
 8007158:	08007175 	.word	0x08007175
 800715c:	2301      	movs	r3, #1
 800715e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007162:	e116      	b.n	8007392 <UART_SetConfig+0x2fe>
 8007164:	2302      	movs	r3, #2
 8007166:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800716a:	e112      	b.n	8007392 <UART_SetConfig+0x2fe>
 800716c:	2304      	movs	r3, #4
 800716e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007172:	e10e      	b.n	8007392 <UART_SetConfig+0x2fe>
 8007174:	2308      	movs	r3, #8
 8007176:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800717a:	e10a      	b.n	8007392 <UART_SetConfig+0x2fe>
 800717c:	2310      	movs	r3, #16
 800717e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007182:	e106      	b.n	8007392 <UART_SetConfig+0x2fe>
 8007184:	697b      	ldr	r3, [r7, #20]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	4a7c      	ldr	r2, [pc, #496]	@ (800737c <UART_SetConfig+0x2e8>)
 800718a:	4293      	cmp	r3, r2
 800718c:	d138      	bne.n	8007200 <UART_SetConfig+0x16c>
 800718e:	4b7a      	ldr	r3, [pc, #488]	@ (8007378 <UART_SetConfig+0x2e4>)
 8007190:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007194:	f003 030c 	and.w	r3, r3, #12
 8007198:	2b0c      	cmp	r3, #12
 800719a:	d82d      	bhi.n	80071f8 <UART_SetConfig+0x164>
 800719c:	a201      	add	r2, pc, #4	@ (adr r2, 80071a4 <UART_SetConfig+0x110>)
 800719e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071a2:	bf00      	nop
 80071a4:	080071d9 	.word	0x080071d9
 80071a8:	080071f9 	.word	0x080071f9
 80071ac:	080071f9 	.word	0x080071f9
 80071b0:	080071f9 	.word	0x080071f9
 80071b4:	080071e9 	.word	0x080071e9
 80071b8:	080071f9 	.word	0x080071f9
 80071bc:	080071f9 	.word	0x080071f9
 80071c0:	080071f9 	.word	0x080071f9
 80071c4:	080071e1 	.word	0x080071e1
 80071c8:	080071f9 	.word	0x080071f9
 80071cc:	080071f9 	.word	0x080071f9
 80071d0:	080071f9 	.word	0x080071f9
 80071d4:	080071f1 	.word	0x080071f1
 80071d8:	2300      	movs	r3, #0
 80071da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80071de:	e0d8      	b.n	8007392 <UART_SetConfig+0x2fe>
 80071e0:	2302      	movs	r3, #2
 80071e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80071e6:	e0d4      	b.n	8007392 <UART_SetConfig+0x2fe>
 80071e8:	2304      	movs	r3, #4
 80071ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80071ee:	e0d0      	b.n	8007392 <UART_SetConfig+0x2fe>
 80071f0:	2308      	movs	r3, #8
 80071f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80071f6:	e0cc      	b.n	8007392 <UART_SetConfig+0x2fe>
 80071f8:	2310      	movs	r3, #16
 80071fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80071fe:	e0c8      	b.n	8007392 <UART_SetConfig+0x2fe>
 8007200:	697b      	ldr	r3, [r7, #20]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	4a5e      	ldr	r2, [pc, #376]	@ (8007380 <UART_SetConfig+0x2ec>)
 8007206:	4293      	cmp	r3, r2
 8007208:	d125      	bne.n	8007256 <UART_SetConfig+0x1c2>
 800720a:	4b5b      	ldr	r3, [pc, #364]	@ (8007378 <UART_SetConfig+0x2e4>)
 800720c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007210:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007214:	2b30      	cmp	r3, #48	@ 0x30
 8007216:	d016      	beq.n	8007246 <UART_SetConfig+0x1b2>
 8007218:	2b30      	cmp	r3, #48	@ 0x30
 800721a:	d818      	bhi.n	800724e <UART_SetConfig+0x1ba>
 800721c:	2b20      	cmp	r3, #32
 800721e:	d00a      	beq.n	8007236 <UART_SetConfig+0x1a2>
 8007220:	2b20      	cmp	r3, #32
 8007222:	d814      	bhi.n	800724e <UART_SetConfig+0x1ba>
 8007224:	2b00      	cmp	r3, #0
 8007226:	d002      	beq.n	800722e <UART_SetConfig+0x19a>
 8007228:	2b10      	cmp	r3, #16
 800722a:	d008      	beq.n	800723e <UART_SetConfig+0x1aa>
 800722c:	e00f      	b.n	800724e <UART_SetConfig+0x1ba>
 800722e:	2300      	movs	r3, #0
 8007230:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007234:	e0ad      	b.n	8007392 <UART_SetConfig+0x2fe>
 8007236:	2302      	movs	r3, #2
 8007238:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800723c:	e0a9      	b.n	8007392 <UART_SetConfig+0x2fe>
 800723e:	2304      	movs	r3, #4
 8007240:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007244:	e0a5      	b.n	8007392 <UART_SetConfig+0x2fe>
 8007246:	2308      	movs	r3, #8
 8007248:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800724c:	e0a1      	b.n	8007392 <UART_SetConfig+0x2fe>
 800724e:	2310      	movs	r3, #16
 8007250:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007254:	e09d      	b.n	8007392 <UART_SetConfig+0x2fe>
 8007256:	697b      	ldr	r3, [r7, #20]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	4a4a      	ldr	r2, [pc, #296]	@ (8007384 <UART_SetConfig+0x2f0>)
 800725c:	4293      	cmp	r3, r2
 800725e:	d125      	bne.n	80072ac <UART_SetConfig+0x218>
 8007260:	4b45      	ldr	r3, [pc, #276]	@ (8007378 <UART_SetConfig+0x2e4>)
 8007262:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007266:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800726a:	2bc0      	cmp	r3, #192	@ 0xc0
 800726c:	d016      	beq.n	800729c <UART_SetConfig+0x208>
 800726e:	2bc0      	cmp	r3, #192	@ 0xc0
 8007270:	d818      	bhi.n	80072a4 <UART_SetConfig+0x210>
 8007272:	2b80      	cmp	r3, #128	@ 0x80
 8007274:	d00a      	beq.n	800728c <UART_SetConfig+0x1f8>
 8007276:	2b80      	cmp	r3, #128	@ 0x80
 8007278:	d814      	bhi.n	80072a4 <UART_SetConfig+0x210>
 800727a:	2b00      	cmp	r3, #0
 800727c:	d002      	beq.n	8007284 <UART_SetConfig+0x1f0>
 800727e:	2b40      	cmp	r3, #64	@ 0x40
 8007280:	d008      	beq.n	8007294 <UART_SetConfig+0x200>
 8007282:	e00f      	b.n	80072a4 <UART_SetConfig+0x210>
 8007284:	2300      	movs	r3, #0
 8007286:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800728a:	e082      	b.n	8007392 <UART_SetConfig+0x2fe>
 800728c:	2302      	movs	r3, #2
 800728e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007292:	e07e      	b.n	8007392 <UART_SetConfig+0x2fe>
 8007294:	2304      	movs	r3, #4
 8007296:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800729a:	e07a      	b.n	8007392 <UART_SetConfig+0x2fe>
 800729c:	2308      	movs	r3, #8
 800729e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80072a2:	e076      	b.n	8007392 <UART_SetConfig+0x2fe>
 80072a4:	2310      	movs	r3, #16
 80072a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80072aa:	e072      	b.n	8007392 <UART_SetConfig+0x2fe>
 80072ac:	697b      	ldr	r3, [r7, #20]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	4a35      	ldr	r2, [pc, #212]	@ (8007388 <UART_SetConfig+0x2f4>)
 80072b2:	4293      	cmp	r3, r2
 80072b4:	d12a      	bne.n	800730c <UART_SetConfig+0x278>
 80072b6:	4b30      	ldr	r3, [pc, #192]	@ (8007378 <UART_SetConfig+0x2e4>)
 80072b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80072bc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80072c0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80072c4:	d01a      	beq.n	80072fc <UART_SetConfig+0x268>
 80072c6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80072ca:	d81b      	bhi.n	8007304 <UART_SetConfig+0x270>
 80072cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80072d0:	d00c      	beq.n	80072ec <UART_SetConfig+0x258>
 80072d2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80072d6:	d815      	bhi.n	8007304 <UART_SetConfig+0x270>
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d003      	beq.n	80072e4 <UART_SetConfig+0x250>
 80072dc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80072e0:	d008      	beq.n	80072f4 <UART_SetConfig+0x260>
 80072e2:	e00f      	b.n	8007304 <UART_SetConfig+0x270>
 80072e4:	2300      	movs	r3, #0
 80072e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80072ea:	e052      	b.n	8007392 <UART_SetConfig+0x2fe>
 80072ec:	2302      	movs	r3, #2
 80072ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80072f2:	e04e      	b.n	8007392 <UART_SetConfig+0x2fe>
 80072f4:	2304      	movs	r3, #4
 80072f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80072fa:	e04a      	b.n	8007392 <UART_SetConfig+0x2fe>
 80072fc:	2308      	movs	r3, #8
 80072fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007302:	e046      	b.n	8007392 <UART_SetConfig+0x2fe>
 8007304:	2310      	movs	r3, #16
 8007306:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800730a:	e042      	b.n	8007392 <UART_SetConfig+0x2fe>
 800730c:	697b      	ldr	r3, [r7, #20]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	4a17      	ldr	r2, [pc, #92]	@ (8007370 <UART_SetConfig+0x2dc>)
 8007312:	4293      	cmp	r3, r2
 8007314:	d13a      	bne.n	800738c <UART_SetConfig+0x2f8>
 8007316:	4b18      	ldr	r3, [pc, #96]	@ (8007378 <UART_SetConfig+0x2e4>)
 8007318:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800731c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007320:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007324:	d01a      	beq.n	800735c <UART_SetConfig+0x2c8>
 8007326:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800732a:	d81b      	bhi.n	8007364 <UART_SetConfig+0x2d0>
 800732c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007330:	d00c      	beq.n	800734c <UART_SetConfig+0x2b8>
 8007332:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007336:	d815      	bhi.n	8007364 <UART_SetConfig+0x2d0>
 8007338:	2b00      	cmp	r3, #0
 800733a:	d003      	beq.n	8007344 <UART_SetConfig+0x2b0>
 800733c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007340:	d008      	beq.n	8007354 <UART_SetConfig+0x2c0>
 8007342:	e00f      	b.n	8007364 <UART_SetConfig+0x2d0>
 8007344:	2300      	movs	r3, #0
 8007346:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800734a:	e022      	b.n	8007392 <UART_SetConfig+0x2fe>
 800734c:	2302      	movs	r3, #2
 800734e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007352:	e01e      	b.n	8007392 <UART_SetConfig+0x2fe>
 8007354:	2304      	movs	r3, #4
 8007356:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800735a:	e01a      	b.n	8007392 <UART_SetConfig+0x2fe>
 800735c:	2308      	movs	r3, #8
 800735e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007362:	e016      	b.n	8007392 <UART_SetConfig+0x2fe>
 8007364:	2310      	movs	r3, #16
 8007366:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800736a:	e012      	b.n	8007392 <UART_SetConfig+0x2fe>
 800736c:	cfff69f3 	.word	0xcfff69f3
 8007370:	40008000 	.word	0x40008000
 8007374:	40013800 	.word	0x40013800
 8007378:	40021000 	.word	0x40021000
 800737c:	40004400 	.word	0x40004400
 8007380:	40004800 	.word	0x40004800
 8007384:	40004c00 	.word	0x40004c00
 8007388:	40005000 	.word	0x40005000
 800738c:	2310      	movs	r3, #16
 800738e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007392:	697b      	ldr	r3, [r7, #20]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	4aae      	ldr	r2, [pc, #696]	@ (8007650 <UART_SetConfig+0x5bc>)
 8007398:	4293      	cmp	r3, r2
 800739a:	f040 8097 	bne.w	80074cc <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800739e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80073a2:	2b08      	cmp	r3, #8
 80073a4:	d823      	bhi.n	80073ee <UART_SetConfig+0x35a>
 80073a6:	a201      	add	r2, pc, #4	@ (adr r2, 80073ac <UART_SetConfig+0x318>)
 80073a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073ac:	080073d1 	.word	0x080073d1
 80073b0:	080073ef 	.word	0x080073ef
 80073b4:	080073d9 	.word	0x080073d9
 80073b8:	080073ef 	.word	0x080073ef
 80073bc:	080073df 	.word	0x080073df
 80073c0:	080073ef 	.word	0x080073ef
 80073c4:	080073ef 	.word	0x080073ef
 80073c8:	080073ef 	.word	0x080073ef
 80073cc:	080073e7 	.word	0x080073e7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80073d0:	f7fc ffe8 	bl	80043a4 <HAL_RCC_GetPCLK1Freq>
 80073d4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80073d6:	e010      	b.n	80073fa <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80073d8:	4b9e      	ldr	r3, [pc, #632]	@ (8007654 <UART_SetConfig+0x5c0>)
 80073da:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80073dc:	e00d      	b.n	80073fa <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80073de:	f7fc ff49 	bl	8004274 <HAL_RCC_GetSysClockFreq>
 80073e2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80073e4:	e009      	b.n	80073fa <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80073e6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80073ea:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80073ec:	e005      	b.n	80073fa <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80073ee:	2300      	movs	r3, #0
 80073f0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80073f2:	2301      	movs	r3, #1
 80073f4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80073f8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80073fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	f000 8130 	beq.w	8007662 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007402:	697b      	ldr	r3, [r7, #20]
 8007404:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007406:	4a94      	ldr	r2, [pc, #592]	@ (8007658 <UART_SetConfig+0x5c4>)
 8007408:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800740c:	461a      	mov	r2, r3
 800740e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007410:	fbb3 f3f2 	udiv	r3, r3, r2
 8007414:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007416:	697b      	ldr	r3, [r7, #20]
 8007418:	685a      	ldr	r2, [r3, #4]
 800741a:	4613      	mov	r3, r2
 800741c:	005b      	lsls	r3, r3, #1
 800741e:	4413      	add	r3, r2
 8007420:	69ba      	ldr	r2, [r7, #24]
 8007422:	429a      	cmp	r2, r3
 8007424:	d305      	bcc.n	8007432 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007426:	697b      	ldr	r3, [r7, #20]
 8007428:	685b      	ldr	r3, [r3, #4]
 800742a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800742c:	69ba      	ldr	r2, [r7, #24]
 800742e:	429a      	cmp	r2, r3
 8007430:	d903      	bls.n	800743a <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8007432:	2301      	movs	r3, #1
 8007434:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007438:	e113      	b.n	8007662 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800743a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800743c:	2200      	movs	r2, #0
 800743e:	60bb      	str	r3, [r7, #8]
 8007440:	60fa      	str	r2, [r7, #12]
 8007442:	697b      	ldr	r3, [r7, #20]
 8007444:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007446:	4a84      	ldr	r2, [pc, #528]	@ (8007658 <UART_SetConfig+0x5c4>)
 8007448:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800744c:	b29b      	uxth	r3, r3
 800744e:	2200      	movs	r2, #0
 8007450:	603b      	str	r3, [r7, #0]
 8007452:	607a      	str	r2, [r7, #4]
 8007454:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007458:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800745c:	f7f9 fbbc 	bl	8000bd8 <__aeabi_uldivmod>
 8007460:	4602      	mov	r2, r0
 8007462:	460b      	mov	r3, r1
 8007464:	4610      	mov	r0, r2
 8007466:	4619      	mov	r1, r3
 8007468:	f04f 0200 	mov.w	r2, #0
 800746c:	f04f 0300 	mov.w	r3, #0
 8007470:	020b      	lsls	r3, r1, #8
 8007472:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007476:	0202      	lsls	r2, r0, #8
 8007478:	6979      	ldr	r1, [r7, #20]
 800747a:	6849      	ldr	r1, [r1, #4]
 800747c:	0849      	lsrs	r1, r1, #1
 800747e:	2000      	movs	r0, #0
 8007480:	460c      	mov	r4, r1
 8007482:	4605      	mov	r5, r0
 8007484:	eb12 0804 	adds.w	r8, r2, r4
 8007488:	eb43 0905 	adc.w	r9, r3, r5
 800748c:	697b      	ldr	r3, [r7, #20]
 800748e:	685b      	ldr	r3, [r3, #4]
 8007490:	2200      	movs	r2, #0
 8007492:	469a      	mov	sl, r3
 8007494:	4693      	mov	fp, r2
 8007496:	4652      	mov	r2, sl
 8007498:	465b      	mov	r3, fp
 800749a:	4640      	mov	r0, r8
 800749c:	4649      	mov	r1, r9
 800749e:	f7f9 fb9b 	bl	8000bd8 <__aeabi_uldivmod>
 80074a2:	4602      	mov	r2, r0
 80074a4:	460b      	mov	r3, r1
 80074a6:	4613      	mov	r3, r2
 80074a8:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80074aa:	6a3b      	ldr	r3, [r7, #32]
 80074ac:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80074b0:	d308      	bcc.n	80074c4 <UART_SetConfig+0x430>
 80074b2:	6a3b      	ldr	r3, [r7, #32]
 80074b4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80074b8:	d204      	bcs.n	80074c4 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 80074ba:	697b      	ldr	r3, [r7, #20]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	6a3a      	ldr	r2, [r7, #32]
 80074c0:	60da      	str	r2, [r3, #12]
 80074c2:	e0ce      	b.n	8007662 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 80074c4:	2301      	movs	r3, #1
 80074c6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80074ca:	e0ca      	b.n	8007662 <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80074cc:	697b      	ldr	r3, [r7, #20]
 80074ce:	69db      	ldr	r3, [r3, #28]
 80074d0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80074d4:	d166      	bne.n	80075a4 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 80074d6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80074da:	2b08      	cmp	r3, #8
 80074dc:	d827      	bhi.n	800752e <UART_SetConfig+0x49a>
 80074de:	a201      	add	r2, pc, #4	@ (adr r2, 80074e4 <UART_SetConfig+0x450>)
 80074e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074e4:	08007509 	.word	0x08007509
 80074e8:	08007511 	.word	0x08007511
 80074ec:	08007519 	.word	0x08007519
 80074f0:	0800752f 	.word	0x0800752f
 80074f4:	0800751f 	.word	0x0800751f
 80074f8:	0800752f 	.word	0x0800752f
 80074fc:	0800752f 	.word	0x0800752f
 8007500:	0800752f 	.word	0x0800752f
 8007504:	08007527 	.word	0x08007527
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007508:	f7fc ff4c 	bl	80043a4 <HAL_RCC_GetPCLK1Freq>
 800750c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800750e:	e014      	b.n	800753a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007510:	f7fc ff5e 	bl	80043d0 <HAL_RCC_GetPCLK2Freq>
 8007514:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007516:	e010      	b.n	800753a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007518:	4b4e      	ldr	r3, [pc, #312]	@ (8007654 <UART_SetConfig+0x5c0>)
 800751a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800751c:	e00d      	b.n	800753a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800751e:	f7fc fea9 	bl	8004274 <HAL_RCC_GetSysClockFreq>
 8007522:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007524:	e009      	b.n	800753a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007526:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800752a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800752c:	e005      	b.n	800753a <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800752e:	2300      	movs	r3, #0
 8007530:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007532:	2301      	movs	r3, #1
 8007534:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007538:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800753a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800753c:	2b00      	cmp	r3, #0
 800753e:	f000 8090 	beq.w	8007662 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007542:	697b      	ldr	r3, [r7, #20]
 8007544:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007546:	4a44      	ldr	r2, [pc, #272]	@ (8007658 <UART_SetConfig+0x5c4>)
 8007548:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800754c:	461a      	mov	r2, r3
 800754e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007550:	fbb3 f3f2 	udiv	r3, r3, r2
 8007554:	005a      	lsls	r2, r3, #1
 8007556:	697b      	ldr	r3, [r7, #20]
 8007558:	685b      	ldr	r3, [r3, #4]
 800755a:	085b      	lsrs	r3, r3, #1
 800755c:	441a      	add	r2, r3
 800755e:	697b      	ldr	r3, [r7, #20]
 8007560:	685b      	ldr	r3, [r3, #4]
 8007562:	fbb2 f3f3 	udiv	r3, r2, r3
 8007566:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007568:	6a3b      	ldr	r3, [r7, #32]
 800756a:	2b0f      	cmp	r3, #15
 800756c:	d916      	bls.n	800759c <UART_SetConfig+0x508>
 800756e:	6a3b      	ldr	r3, [r7, #32]
 8007570:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007574:	d212      	bcs.n	800759c <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007576:	6a3b      	ldr	r3, [r7, #32]
 8007578:	b29b      	uxth	r3, r3
 800757a:	f023 030f 	bic.w	r3, r3, #15
 800757e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007580:	6a3b      	ldr	r3, [r7, #32]
 8007582:	085b      	lsrs	r3, r3, #1
 8007584:	b29b      	uxth	r3, r3
 8007586:	f003 0307 	and.w	r3, r3, #7
 800758a:	b29a      	uxth	r2, r3
 800758c:	8bfb      	ldrh	r3, [r7, #30]
 800758e:	4313      	orrs	r3, r2
 8007590:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8007592:	697b      	ldr	r3, [r7, #20]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	8bfa      	ldrh	r2, [r7, #30]
 8007598:	60da      	str	r2, [r3, #12]
 800759a:	e062      	b.n	8007662 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800759c:	2301      	movs	r3, #1
 800759e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80075a2:	e05e      	b.n	8007662 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 80075a4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80075a8:	2b08      	cmp	r3, #8
 80075aa:	d828      	bhi.n	80075fe <UART_SetConfig+0x56a>
 80075ac:	a201      	add	r2, pc, #4	@ (adr r2, 80075b4 <UART_SetConfig+0x520>)
 80075ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075b2:	bf00      	nop
 80075b4:	080075d9 	.word	0x080075d9
 80075b8:	080075e1 	.word	0x080075e1
 80075bc:	080075e9 	.word	0x080075e9
 80075c0:	080075ff 	.word	0x080075ff
 80075c4:	080075ef 	.word	0x080075ef
 80075c8:	080075ff 	.word	0x080075ff
 80075cc:	080075ff 	.word	0x080075ff
 80075d0:	080075ff 	.word	0x080075ff
 80075d4:	080075f7 	.word	0x080075f7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80075d8:	f7fc fee4 	bl	80043a4 <HAL_RCC_GetPCLK1Freq>
 80075dc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80075de:	e014      	b.n	800760a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80075e0:	f7fc fef6 	bl	80043d0 <HAL_RCC_GetPCLK2Freq>
 80075e4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80075e6:	e010      	b.n	800760a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80075e8:	4b1a      	ldr	r3, [pc, #104]	@ (8007654 <UART_SetConfig+0x5c0>)
 80075ea:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80075ec:	e00d      	b.n	800760a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80075ee:	f7fc fe41 	bl	8004274 <HAL_RCC_GetSysClockFreq>
 80075f2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80075f4:	e009      	b.n	800760a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80075f6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80075fa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80075fc:	e005      	b.n	800760a <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 80075fe:	2300      	movs	r3, #0
 8007600:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007602:	2301      	movs	r3, #1
 8007604:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007608:	bf00      	nop
    }

    if (pclk != 0U)
 800760a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800760c:	2b00      	cmp	r3, #0
 800760e:	d028      	beq.n	8007662 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007610:	697b      	ldr	r3, [r7, #20]
 8007612:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007614:	4a10      	ldr	r2, [pc, #64]	@ (8007658 <UART_SetConfig+0x5c4>)
 8007616:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800761a:	461a      	mov	r2, r3
 800761c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800761e:	fbb3 f2f2 	udiv	r2, r3, r2
 8007622:	697b      	ldr	r3, [r7, #20]
 8007624:	685b      	ldr	r3, [r3, #4]
 8007626:	085b      	lsrs	r3, r3, #1
 8007628:	441a      	add	r2, r3
 800762a:	697b      	ldr	r3, [r7, #20]
 800762c:	685b      	ldr	r3, [r3, #4]
 800762e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007632:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007634:	6a3b      	ldr	r3, [r7, #32]
 8007636:	2b0f      	cmp	r3, #15
 8007638:	d910      	bls.n	800765c <UART_SetConfig+0x5c8>
 800763a:	6a3b      	ldr	r3, [r7, #32]
 800763c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007640:	d20c      	bcs.n	800765c <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007642:	6a3b      	ldr	r3, [r7, #32]
 8007644:	b29a      	uxth	r2, r3
 8007646:	697b      	ldr	r3, [r7, #20]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	60da      	str	r2, [r3, #12]
 800764c:	e009      	b.n	8007662 <UART_SetConfig+0x5ce>
 800764e:	bf00      	nop
 8007650:	40008000 	.word	0x40008000
 8007654:	00f42400 	.word	0x00f42400
 8007658:	0800aea8 	.word	0x0800aea8
      }
      else
      {
        ret = HAL_ERROR;
 800765c:	2301      	movs	r3, #1
 800765e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007662:	697b      	ldr	r3, [r7, #20]
 8007664:	2201      	movs	r2, #1
 8007666:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800766a:	697b      	ldr	r3, [r7, #20]
 800766c:	2201      	movs	r2, #1
 800766e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007672:	697b      	ldr	r3, [r7, #20]
 8007674:	2200      	movs	r2, #0
 8007676:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8007678:	697b      	ldr	r3, [r7, #20]
 800767a:	2200      	movs	r2, #0
 800767c:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800767e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8007682:	4618      	mov	r0, r3
 8007684:	3730      	adds	r7, #48	@ 0x30
 8007686:	46bd      	mov	sp, r7
 8007688:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800768c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800768c:	b480      	push	{r7}
 800768e:	b083      	sub	sp, #12
 8007690:	af00      	add	r7, sp, #0
 8007692:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007698:	f003 0308 	and.w	r3, r3, #8
 800769c:	2b00      	cmp	r3, #0
 800769e:	d00a      	beq.n	80076b6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	685b      	ldr	r3, [r3, #4]
 80076a6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	430a      	orrs	r2, r1
 80076b4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076ba:	f003 0301 	and.w	r3, r3, #1
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d00a      	beq.n	80076d8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	685b      	ldr	r3, [r3, #4]
 80076c8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	430a      	orrs	r2, r1
 80076d6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076dc:	f003 0302 	and.w	r3, r3, #2
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d00a      	beq.n	80076fa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	685b      	ldr	r3, [r3, #4]
 80076ea:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	430a      	orrs	r2, r1
 80076f8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076fe:	f003 0304 	and.w	r3, r3, #4
 8007702:	2b00      	cmp	r3, #0
 8007704:	d00a      	beq.n	800771c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	685b      	ldr	r3, [r3, #4]
 800770c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	430a      	orrs	r2, r1
 800771a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007720:	f003 0310 	and.w	r3, r3, #16
 8007724:	2b00      	cmp	r3, #0
 8007726:	d00a      	beq.n	800773e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	689b      	ldr	r3, [r3, #8]
 800772e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	430a      	orrs	r2, r1
 800773c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007742:	f003 0320 	and.w	r3, r3, #32
 8007746:	2b00      	cmp	r3, #0
 8007748:	d00a      	beq.n	8007760 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	689b      	ldr	r3, [r3, #8]
 8007750:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	430a      	orrs	r2, r1
 800775e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007764:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007768:	2b00      	cmp	r3, #0
 800776a:	d01a      	beq.n	80077a2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	685b      	ldr	r3, [r3, #4]
 8007772:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	430a      	orrs	r2, r1
 8007780:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007786:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800778a:	d10a      	bne.n	80077a2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	685b      	ldr	r3, [r3, #4]
 8007792:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	430a      	orrs	r2, r1
 80077a0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d00a      	beq.n	80077c4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	685b      	ldr	r3, [r3, #4]
 80077b4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	430a      	orrs	r2, r1
 80077c2:	605a      	str	r2, [r3, #4]
  }
}
 80077c4:	bf00      	nop
 80077c6:	370c      	adds	r7, #12
 80077c8:	46bd      	mov	sp, r7
 80077ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ce:	4770      	bx	lr

080077d0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80077d0:	b580      	push	{r7, lr}
 80077d2:	b098      	sub	sp, #96	@ 0x60
 80077d4:	af02      	add	r7, sp, #8
 80077d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	2200      	movs	r2, #0
 80077dc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80077e0:	f7fb f89a 	bl	8002918 <HAL_GetTick>
 80077e4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	f003 0308 	and.w	r3, r3, #8
 80077f0:	2b08      	cmp	r3, #8
 80077f2:	d12f      	bne.n	8007854 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80077f4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80077f8:	9300      	str	r3, [sp, #0]
 80077fa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80077fc:	2200      	movs	r2, #0
 80077fe:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007802:	6878      	ldr	r0, [r7, #4]
 8007804:	f000 f88e 	bl	8007924 <UART_WaitOnFlagUntilTimeout>
 8007808:	4603      	mov	r3, r0
 800780a:	2b00      	cmp	r3, #0
 800780c:	d022      	beq.n	8007854 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007814:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007816:	e853 3f00 	ldrex	r3, [r3]
 800781a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800781c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800781e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007822:	653b      	str	r3, [r7, #80]	@ 0x50
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	461a      	mov	r2, r3
 800782a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800782c:	647b      	str	r3, [r7, #68]	@ 0x44
 800782e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007830:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007832:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007834:	e841 2300 	strex	r3, r2, [r1]
 8007838:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800783a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800783c:	2b00      	cmp	r3, #0
 800783e:	d1e6      	bne.n	800780e <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	2220      	movs	r2, #32
 8007844:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	2200      	movs	r2, #0
 800784c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007850:	2303      	movs	r3, #3
 8007852:	e063      	b.n	800791c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	f003 0304 	and.w	r3, r3, #4
 800785e:	2b04      	cmp	r3, #4
 8007860:	d149      	bne.n	80078f6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007862:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007866:	9300      	str	r3, [sp, #0]
 8007868:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800786a:	2200      	movs	r2, #0
 800786c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007870:	6878      	ldr	r0, [r7, #4]
 8007872:	f000 f857 	bl	8007924 <UART_WaitOnFlagUntilTimeout>
 8007876:	4603      	mov	r3, r0
 8007878:	2b00      	cmp	r3, #0
 800787a:	d03c      	beq.n	80078f6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007882:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007884:	e853 3f00 	ldrex	r3, [r3]
 8007888:	623b      	str	r3, [r7, #32]
   return(result);
 800788a:	6a3b      	ldr	r3, [r7, #32]
 800788c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007890:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	461a      	mov	r2, r3
 8007898:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800789a:	633b      	str	r3, [r7, #48]	@ 0x30
 800789c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800789e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80078a0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80078a2:	e841 2300 	strex	r3, r2, [r1]
 80078a6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80078a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d1e6      	bne.n	800787c <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	3308      	adds	r3, #8
 80078b4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078b6:	693b      	ldr	r3, [r7, #16]
 80078b8:	e853 3f00 	ldrex	r3, [r3]
 80078bc:	60fb      	str	r3, [r7, #12]
   return(result);
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	f023 0301 	bic.w	r3, r3, #1
 80078c4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	3308      	adds	r3, #8
 80078cc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80078ce:	61fa      	str	r2, [r7, #28]
 80078d0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078d2:	69b9      	ldr	r1, [r7, #24]
 80078d4:	69fa      	ldr	r2, [r7, #28]
 80078d6:	e841 2300 	strex	r3, r2, [r1]
 80078da:	617b      	str	r3, [r7, #20]
   return(result);
 80078dc:	697b      	ldr	r3, [r7, #20]
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d1e5      	bne.n	80078ae <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	2220      	movs	r2, #32
 80078e6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	2200      	movs	r2, #0
 80078ee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80078f2:	2303      	movs	r3, #3
 80078f4:	e012      	b.n	800791c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	2220      	movs	r2, #32
 80078fa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	2220      	movs	r2, #32
 8007902:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	2200      	movs	r2, #0
 800790a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	2200      	movs	r2, #0
 8007910:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	2200      	movs	r2, #0
 8007916:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800791a:	2300      	movs	r3, #0
}
 800791c:	4618      	mov	r0, r3
 800791e:	3758      	adds	r7, #88	@ 0x58
 8007920:	46bd      	mov	sp, r7
 8007922:	bd80      	pop	{r7, pc}

08007924 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007924:	b580      	push	{r7, lr}
 8007926:	b084      	sub	sp, #16
 8007928:	af00      	add	r7, sp, #0
 800792a:	60f8      	str	r0, [r7, #12]
 800792c:	60b9      	str	r1, [r7, #8]
 800792e:	603b      	str	r3, [r7, #0]
 8007930:	4613      	mov	r3, r2
 8007932:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007934:	e04f      	b.n	80079d6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007936:	69bb      	ldr	r3, [r7, #24]
 8007938:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800793c:	d04b      	beq.n	80079d6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800793e:	f7fa ffeb 	bl	8002918 <HAL_GetTick>
 8007942:	4602      	mov	r2, r0
 8007944:	683b      	ldr	r3, [r7, #0]
 8007946:	1ad3      	subs	r3, r2, r3
 8007948:	69ba      	ldr	r2, [r7, #24]
 800794a:	429a      	cmp	r2, r3
 800794c:	d302      	bcc.n	8007954 <UART_WaitOnFlagUntilTimeout+0x30>
 800794e:	69bb      	ldr	r3, [r7, #24]
 8007950:	2b00      	cmp	r3, #0
 8007952:	d101      	bne.n	8007958 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007954:	2303      	movs	r3, #3
 8007956:	e04e      	b.n	80079f6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	f003 0304 	and.w	r3, r3, #4
 8007962:	2b00      	cmp	r3, #0
 8007964:	d037      	beq.n	80079d6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007966:	68bb      	ldr	r3, [r7, #8]
 8007968:	2b80      	cmp	r3, #128	@ 0x80
 800796a:	d034      	beq.n	80079d6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800796c:	68bb      	ldr	r3, [r7, #8]
 800796e:	2b40      	cmp	r3, #64	@ 0x40
 8007970:	d031      	beq.n	80079d6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	69db      	ldr	r3, [r3, #28]
 8007978:	f003 0308 	and.w	r3, r3, #8
 800797c:	2b08      	cmp	r3, #8
 800797e:	d110      	bne.n	80079a2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	2208      	movs	r2, #8
 8007986:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007988:	68f8      	ldr	r0, [r7, #12]
 800798a:	f000 f920 	bl	8007bce <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	2208      	movs	r2, #8
 8007992:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	2200      	movs	r2, #0
 800799a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800799e:	2301      	movs	r3, #1
 80079a0:	e029      	b.n	80079f6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	69db      	ldr	r3, [r3, #28]
 80079a8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80079ac:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80079b0:	d111      	bne.n	80079d6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80079ba:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80079bc:	68f8      	ldr	r0, [r7, #12]
 80079be:	f000 f906 	bl	8007bce <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	2220      	movs	r2, #32
 80079c6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	2200      	movs	r2, #0
 80079ce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80079d2:	2303      	movs	r3, #3
 80079d4:	e00f      	b.n	80079f6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	69da      	ldr	r2, [r3, #28]
 80079dc:	68bb      	ldr	r3, [r7, #8]
 80079de:	4013      	ands	r3, r2
 80079e0:	68ba      	ldr	r2, [r7, #8]
 80079e2:	429a      	cmp	r2, r3
 80079e4:	bf0c      	ite	eq
 80079e6:	2301      	moveq	r3, #1
 80079e8:	2300      	movne	r3, #0
 80079ea:	b2db      	uxtb	r3, r3
 80079ec:	461a      	mov	r2, r3
 80079ee:	79fb      	ldrb	r3, [r7, #7]
 80079f0:	429a      	cmp	r2, r3
 80079f2:	d0a0      	beq.n	8007936 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80079f4:	2300      	movs	r3, #0
}
 80079f6:	4618      	mov	r0, r3
 80079f8:	3710      	adds	r7, #16
 80079fa:	46bd      	mov	sp, r7
 80079fc:	bd80      	pop	{r7, pc}
	...

08007a00 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007a00:	b580      	push	{r7, lr}
 8007a02:	b096      	sub	sp, #88	@ 0x58
 8007a04:	af00      	add	r7, sp, #0
 8007a06:	60f8      	str	r0, [r7, #12]
 8007a08:	60b9      	str	r1, [r7, #8]
 8007a0a:	4613      	mov	r3, r2
 8007a0c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	68ba      	ldr	r2, [r7, #8]
 8007a12:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	88fa      	ldrh	r2, [r7, #6]
 8007a18:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	2200      	movs	r2, #0
 8007a20:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	2222      	movs	r2, #34	@ 0x22
 8007a28:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d02d      	beq.n	8007a92 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007a3c:	4a40      	ldr	r2, [pc, #256]	@ (8007b40 <UART_Start_Receive_DMA+0x140>)
 8007a3e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007a46:	4a3f      	ldr	r2, [pc, #252]	@ (8007b44 <UART_Start_Receive_DMA+0x144>)
 8007a48:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007a50:	4a3d      	ldr	r2, [pc, #244]	@ (8007b48 <UART_Start_Receive_DMA+0x148>)
 8007a52:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007a5a:	2200      	movs	r2, #0
 8007a5c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	3324      	adds	r3, #36	@ 0x24
 8007a6a:	4619      	mov	r1, r3
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007a70:	461a      	mov	r2, r3
 8007a72:	88fb      	ldrh	r3, [r7, #6]
 8007a74:	f7fb f916 	bl	8002ca4 <HAL_DMA_Start_IT>
 8007a78:	4603      	mov	r3, r0
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d009      	beq.n	8007a92 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	2210      	movs	r2, #16
 8007a82:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	2220      	movs	r2, #32
 8007a8a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 8007a8e:	2301      	movs	r3, #1
 8007a90:	e051      	b.n	8007b36 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	691b      	ldr	r3, [r3, #16]
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d018      	beq.n	8007acc <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007aa0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007aa2:	e853 3f00 	ldrex	r3, [r3]
 8007aa6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007aa8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007aaa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007aae:	657b      	str	r3, [r7, #84]	@ 0x54
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	461a      	mov	r2, r3
 8007ab6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007ab8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007aba:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007abc:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007abe:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007ac0:	e841 2300 	strex	r3, r2, [r1]
 8007ac4:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8007ac6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d1e6      	bne.n	8007a9a <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	3308      	adds	r3, #8
 8007ad2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ad4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ad6:	e853 3f00 	ldrex	r3, [r3]
 8007ada:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007adc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ade:	f043 0301 	orr.w	r3, r3, #1
 8007ae2:	653b      	str	r3, [r7, #80]	@ 0x50
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	3308      	adds	r3, #8
 8007aea:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8007aec:	637a      	str	r2, [r7, #52]	@ 0x34
 8007aee:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007af0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007af2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007af4:	e841 2300 	strex	r3, r2, [r1]
 8007af8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8007afa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d1e5      	bne.n	8007acc <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	3308      	adds	r3, #8
 8007b06:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b08:	697b      	ldr	r3, [r7, #20]
 8007b0a:	e853 3f00 	ldrex	r3, [r3]
 8007b0e:	613b      	str	r3, [r7, #16]
   return(result);
 8007b10:	693b      	ldr	r3, [r7, #16]
 8007b12:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007b16:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	3308      	adds	r3, #8
 8007b1e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007b20:	623a      	str	r2, [r7, #32]
 8007b22:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b24:	69f9      	ldr	r1, [r7, #28]
 8007b26:	6a3a      	ldr	r2, [r7, #32]
 8007b28:	e841 2300 	strex	r3, r2, [r1]
 8007b2c:	61bb      	str	r3, [r7, #24]
   return(result);
 8007b2e:	69bb      	ldr	r3, [r7, #24]
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d1e5      	bne.n	8007b00 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8007b34:	2300      	movs	r3, #0
}
 8007b36:	4618      	mov	r0, r3
 8007b38:	3758      	adds	r7, #88	@ 0x58
 8007b3a:	46bd      	mov	sp, r7
 8007b3c:	bd80      	pop	{r7, pc}
 8007b3e:	bf00      	nop
 8007b40:	08007c9b 	.word	0x08007c9b
 8007b44:	08007dc7 	.word	0x08007dc7
 8007b48:	08007e05 	.word	0x08007e05

08007b4c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007b4c:	b480      	push	{r7}
 8007b4e:	b08f      	sub	sp, #60	@ 0x3c
 8007b50:	af00      	add	r7, sp, #0
 8007b52:	6078      	str	r0, [r7, #4]
#if defined(USART_CR1_FIFOEN)
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b5a:	6a3b      	ldr	r3, [r7, #32]
 8007b5c:	e853 3f00 	ldrex	r3, [r3]
 8007b60:	61fb      	str	r3, [r7, #28]
   return(result);
 8007b62:	69fb      	ldr	r3, [r7, #28]
 8007b64:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8007b68:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	461a      	mov	r2, r3
 8007b70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b72:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007b74:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b76:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007b78:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007b7a:	e841 2300 	strex	r3, r2, [r1]
 8007b7e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007b80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d1e6      	bne.n	8007b54 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	3308      	adds	r3, #8
 8007b8c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	e853 3f00 	ldrex	r3, [r3]
 8007b94:	60bb      	str	r3, [r7, #8]
   return(result);
 8007b96:	68bb      	ldr	r3, [r7, #8]
 8007b98:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8007b9c:	633b      	str	r3, [r7, #48]	@ 0x30
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	3308      	adds	r3, #8
 8007ba4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007ba6:	61ba      	str	r2, [r7, #24]
 8007ba8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007baa:	6979      	ldr	r1, [r7, #20]
 8007bac:	69ba      	ldr	r2, [r7, #24]
 8007bae:	e841 2300 	strex	r3, r2, [r1]
 8007bb2:	613b      	str	r3, [r7, #16]
   return(result);
 8007bb4:	693b      	ldr	r3, [r7, #16]
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d1e5      	bne.n	8007b86 <UART_EndTxTransfer+0x3a>
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	2220      	movs	r2, #32
 8007bbe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8007bc2:	bf00      	nop
 8007bc4:	373c      	adds	r7, #60	@ 0x3c
 8007bc6:	46bd      	mov	sp, r7
 8007bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bcc:	4770      	bx	lr

08007bce <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007bce:	b480      	push	{r7}
 8007bd0:	b095      	sub	sp, #84	@ 0x54
 8007bd2:	af00      	add	r7, sp, #0
 8007bd4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bdc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007bde:	e853 3f00 	ldrex	r3, [r3]
 8007be2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007be4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007be6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007bea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	461a      	mov	r2, r3
 8007bf2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007bf4:	643b      	str	r3, [r7, #64]	@ 0x40
 8007bf6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bf8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007bfa:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007bfc:	e841 2300 	strex	r3, r2, [r1]
 8007c00:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007c02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	d1e6      	bne.n	8007bd6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	3308      	adds	r3, #8
 8007c0e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c10:	6a3b      	ldr	r3, [r7, #32]
 8007c12:	e853 3f00 	ldrex	r3, [r3]
 8007c16:	61fb      	str	r3, [r7, #28]
   return(result);
 8007c18:	69fb      	ldr	r3, [r7, #28]
 8007c1a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007c1e:	f023 0301 	bic.w	r3, r3, #1
 8007c22:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	3308      	adds	r3, #8
 8007c2a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007c2c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007c2e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c30:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007c32:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007c34:	e841 2300 	strex	r3, r2, [r1]
 8007c38:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007c3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d1e3      	bne.n	8007c08 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007c44:	2b01      	cmp	r3, #1
 8007c46:	d118      	bne.n	8007c7a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	e853 3f00 	ldrex	r3, [r3]
 8007c54:	60bb      	str	r3, [r7, #8]
   return(result);
 8007c56:	68bb      	ldr	r3, [r7, #8]
 8007c58:	f023 0310 	bic.w	r3, r3, #16
 8007c5c:	647b      	str	r3, [r7, #68]	@ 0x44
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	461a      	mov	r2, r3
 8007c64:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007c66:	61bb      	str	r3, [r7, #24]
 8007c68:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c6a:	6979      	ldr	r1, [r7, #20]
 8007c6c:	69ba      	ldr	r2, [r7, #24]
 8007c6e:	e841 2300 	strex	r3, r2, [r1]
 8007c72:	613b      	str	r3, [r7, #16]
   return(result);
 8007c74:	693b      	ldr	r3, [r7, #16]
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	d1e6      	bne.n	8007c48 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	2220      	movs	r2, #32
 8007c7e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	2200      	movs	r2, #0
 8007c86:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	2200      	movs	r2, #0
 8007c8c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8007c8e:	bf00      	nop
 8007c90:	3754      	adds	r7, #84	@ 0x54
 8007c92:	46bd      	mov	sp, r7
 8007c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c98:	4770      	bx	lr

08007c9a <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007c9a:	b580      	push	{r7, lr}
 8007c9c:	b09c      	sub	sp, #112	@ 0x70
 8007c9e:	af00      	add	r7, sp, #0
 8007ca0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ca6:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	f003 0320 	and.w	r3, r3, #32
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	d171      	bne.n	8007d9a <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 8007cb6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007cb8:	2200      	movs	r2, #0
 8007cba:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007cbe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cc4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007cc6:	e853 3f00 	ldrex	r3, [r3]
 8007cca:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007ccc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007cce:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007cd2:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007cd4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	461a      	mov	r2, r3
 8007cda:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007cdc:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007cde:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ce0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007ce2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007ce4:	e841 2300 	strex	r3, r2, [r1]
 8007ce8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007cea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	d1e6      	bne.n	8007cbe <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007cf0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	3308      	adds	r3, #8
 8007cf6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cf8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007cfa:	e853 3f00 	ldrex	r3, [r3]
 8007cfe:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007d00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d02:	f023 0301 	bic.w	r3, r3, #1
 8007d06:	667b      	str	r3, [r7, #100]	@ 0x64
 8007d08:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	3308      	adds	r3, #8
 8007d0e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007d10:	647a      	str	r2, [r7, #68]	@ 0x44
 8007d12:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d14:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007d16:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007d18:	e841 2300 	strex	r3, r2, [r1]
 8007d1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007d1e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	d1e5      	bne.n	8007cf0 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007d24:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	3308      	adds	r3, #8
 8007d2a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d2e:	e853 3f00 	ldrex	r3, [r3]
 8007d32:	623b      	str	r3, [r7, #32]
   return(result);
 8007d34:	6a3b      	ldr	r3, [r7, #32]
 8007d36:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007d3a:	663b      	str	r3, [r7, #96]	@ 0x60
 8007d3c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	3308      	adds	r3, #8
 8007d42:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007d44:	633a      	str	r2, [r7, #48]	@ 0x30
 8007d46:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d48:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007d4a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007d4c:	e841 2300 	strex	r3, r2, [r1]
 8007d50:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007d52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d1e5      	bne.n	8007d24 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007d58:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007d5a:	2220      	movs	r2, #32
 8007d5c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007d60:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007d62:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007d64:	2b01      	cmp	r3, #1
 8007d66:	d118      	bne.n	8007d9a <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007d68:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d6e:	693b      	ldr	r3, [r7, #16]
 8007d70:	e853 3f00 	ldrex	r3, [r3]
 8007d74:	60fb      	str	r3, [r7, #12]
   return(result);
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	f023 0310 	bic.w	r3, r3, #16
 8007d7c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007d7e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	461a      	mov	r2, r3
 8007d84:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007d86:	61fb      	str	r3, [r7, #28]
 8007d88:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d8a:	69b9      	ldr	r1, [r7, #24]
 8007d8c:	69fa      	ldr	r2, [r7, #28]
 8007d8e:	e841 2300 	strex	r3, r2, [r1]
 8007d92:	617b      	str	r3, [r7, #20]
   return(result);
 8007d94:	697b      	ldr	r3, [r7, #20]
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d1e6      	bne.n	8007d68 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007d9a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007d9c:	2200      	movs	r2, #0
 8007d9e:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007da0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007da2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007da4:	2b01      	cmp	r3, #1
 8007da6:	d107      	bne.n	8007db8 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007da8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007daa:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007dae:	4619      	mov	r1, r3
 8007db0:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007db2:	f7ff f963 	bl	800707c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007db6:	e002      	b.n	8007dbe <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8007db8:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007dba:	f7ff f941 	bl	8007040 <HAL_UART_RxCpltCallback>
}
 8007dbe:	bf00      	nop
 8007dc0:	3770      	adds	r7, #112	@ 0x70
 8007dc2:	46bd      	mov	sp, r7
 8007dc4:	bd80      	pop	{r7, pc}

08007dc6 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007dc6:	b580      	push	{r7, lr}
 8007dc8:	b084      	sub	sp, #16
 8007dca:	af00      	add	r7, sp, #0
 8007dcc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007dd2:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	2201      	movs	r2, #1
 8007dd8:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007dde:	2b01      	cmp	r3, #1
 8007de0:	d109      	bne.n	8007df6 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007de8:	085b      	lsrs	r3, r3, #1
 8007dea:	b29b      	uxth	r3, r3
 8007dec:	4619      	mov	r1, r3
 8007dee:	68f8      	ldr	r0, [r7, #12]
 8007df0:	f7ff f944 	bl	800707c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007df4:	e002      	b.n	8007dfc <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8007df6:	68f8      	ldr	r0, [r7, #12]
 8007df8:	f7ff f92c 	bl	8007054 <HAL_UART_RxHalfCpltCallback>
}
 8007dfc:	bf00      	nop
 8007dfe:	3710      	adds	r7, #16
 8007e00:	46bd      	mov	sp, r7
 8007e02:	bd80      	pop	{r7, pc}

08007e04 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007e04:	b580      	push	{r7, lr}
 8007e06:	b086      	sub	sp, #24
 8007e08:	af00      	add	r7, sp, #0
 8007e0a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e10:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8007e12:	697b      	ldr	r3, [r7, #20]
 8007e14:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007e18:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8007e1a:	697b      	ldr	r3, [r7, #20]
 8007e1c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007e20:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8007e22:	697b      	ldr	r3, [r7, #20]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	689b      	ldr	r3, [r3, #8]
 8007e28:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007e2c:	2b80      	cmp	r3, #128	@ 0x80
 8007e2e:	d109      	bne.n	8007e44 <UART_DMAError+0x40>
 8007e30:	693b      	ldr	r3, [r7, #16]
 8007e32:	2b21      	cmp	r3, #33	@ 0x21
 8007e34:	d106      	bne.n	8007e44 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8007e36:	697b      	ldr	r3, [r7, #20]
 8007e38:	2200      	movs	r2, #0
 8007e3a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8007e3e:	6978      	ldr	r0, [r7, #20]
 8007e40:	f7ff fe84 	bl	8007b4c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8007e44:	697b      	ldr	r3, [r7, #20]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	689b      	ldr	r3, [r3, #8]
 8007e4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e4e:	2b40      	cmp	r3, #64	@ 0x40
 8007e50:	d109      	bne.n	8007e66 <UART_DMAError+0x62>
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	2b22      	cmp	r3, #34	@ 0x22
 8007e56:	d106      	bne.n	8007e66 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8007e58:	697b      	ldr	r3, [r7, #20]
 8007e5a:	2200      	movs	r2, #0
 8007e5c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8007e60:	6978      	ldr	r0, [r7, #20]
 8007e62:	f7ff feb4 	bl	8007bce <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007e66:	697b      	ldr	r3, [r7, #20]
 8007e68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007e6c:	f043 0210 	orr.w	r2, r3, #16
 8007e70:	697b      	ldr	r3, [r7, #20]
 8007e72:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007e76:	6978      	ldr	r0, [r7, #20]
 8007e78:	f7ff f8f6 	bl	8007068 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007e7c:	bf00      	nop
 8007e7e:	3718      	adds	r7, #24
 8007e80:	46bd      	mov	sp, r7
 8007e82:	bd80      	pop	{r7, pc}

08007e84 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007e84:	b580      	push	{r7, lr}
 8007e86:	b084      	sub	sp, #16
 8007e88:	af00      	add	r7, sp, #0
 8007e8a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e90:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	2200      	movs	r2, #0
 8007e96:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	2200      	movs	r2, #0
 8007e9e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007ea2:	68f8      	ldr	r0, [r7, #12]
 8007ea4:	f7ff f8e0 	bl	8007068 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007ea8:	bf00      	nop
 8007eaa:	3710      	adds	r7, #16
 8007eac:	46bd      	mov	sp, r7
 8007eae:	bd80      	pop	{r7, pc}

08007eb0 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8007eb0:	b480      	push	{r7}
 8007eb2:	b08f      	sub	sp, #60	@ 0x3c
 8007eb4:	af00      	add	r7, sp, #0
 8007eb6:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007ebe:	2b21      	cmp	r3, #33	@ 0x21
 8007ec0:	d14c      	bne.n	8007f5c <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8007ec8:	b29b      	uxth	r3, r3
 8007eca:	2b00      	cmp	r3, #0
 8007ecc:	d132      	bne.n	8007f34 <UART_TxISR_8BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ed4:	6a3b      	ldr	r3, [r7, #32]
 8007ed6:	e853 3f00 	ldrex	r3, [r3]
 8007eda:	61fb      	str	r3, [r7, #28]
   return(result);
 8007edc:	69fb      	ldr	r3, [r7, #28]
 8007ede:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007ee2:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	461a      	mov	r2, r3
 8007eea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007eec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007eee:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ef0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007ef2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007ef4:	e841 2300 	strex	r3, r2, [r1]
 8007ef8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007efa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d1e6      	bne.n	8007ece <UART_TxISR_8BIT+0x1e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	e853 3f00 	ldrex	r3, [r3]
 8007f0c:	60bb      	str	r3, [r7, #8]
   return(result);
 8007f0e:	68bb      	ldr	r3, [r7, #8]
 8007f10:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007f14:	633b      	str	r3, [r7, #48]	@ 0x30
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	461a      	mov	r2, r3
 8007f1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f1e:	61bb      	str	r3, [r7, #24]
 8007f20:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f22:	6979      	ldr	r1, [r7, #20]
 8007f24:	69ba      	ldr	r2, [r7, #24]
 8007f26:	e841 2300 	strex	r3, r2, [r1]
 8007f2a:	613b      	str	r3, [r7, #16]
   return(result);
 8007f2c:	693b      	ldr	r3, [r7, #16]
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d1e6      	bne.n	8007f00 <UART_TxISR_8BIT+0x50>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8007f32:	e013      	b.n	8007f5c <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007f38:	781a      	ldrb	r2, [r3, #0]
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	851a      	strh	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007f44:	1c5a      	adds	r2, r3, #1
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8007f50:	b29b      	uxth	r3, r3
 8007f52:	3b01      	subs	r3, #1
 8007f54:	b29a      	uxth	r2, r3
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 8007f5c:	bf00      	nop
 8007f5e:	373c      	adds	r7, #60	@ 0x3c
 8007f60:	46bd      	mov	sp, r7
 8007f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f66:	4770      	bx	lr

08007f68 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8007f68:	b480      	push	{r7}
 8007f6a:	b091      	sub	sp, #68	@ 0x44
 8007f6c:	af00      	add	r7, sp, #0
 8007f6e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007f76:	2b21      	cmp	r3, #33	@ 0x21
 8007f78:	d151      	bne.n	800801e <UART_TxISR_16BIT+0xb6>
  {
    if (huart->TxXferCount == 0U)
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8007f80:	b29b      	uxth	r3, r3
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d132      	bne.n	8007fec <UART_TxISR_16BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f8e:	e853 3f00 	ldrex	r3, [r3]
 8007f92:	623b      	str	r3, [r7, #32]
   return(result);
 8007f94:	6a3b      	ldr	r3, [r7, #32]
 8007f96:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007f9a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	461a      	mov	r2, r3
 8007fa2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007fa4:	633b      	str	r3, [r7, #48]	@ 0x30
 8007fa6:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fa8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007faa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007fac:	e841 2300 	strex	r3, r2, [r1]
 8007fb0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007fb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d1e6      	bne.n	8007f86 <UART_TxISR_16BIT+0x1e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fbe:	693b      	ldr	r3, [r7, #16]
 8007fc0:	e853 3f00 	ldrex	r3, [r3]
 8007fc4:	60fb      	str	r3, [r7, #12]
   return(result);
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007fcc:	637b      	str	r3, [r7, #52]	@ 0x34
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	461a      	mov	r2, r3
 8007fd4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007fd6:	61fb      	str	r3, [r7, #28]
 8007fd8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fda:	69b9      	ldr	r1, [r7, #24]
 8007fdc:	69fa      	ldr	r2, [r7, #28]
 8007fde:	e841 2300 	strex	r3, r2, [r1]
 8007fe2:	617b      	str	r3, [r7, #20]
   return(result);
 8007fe4:	697b      	ldr	r3, [r7, #20]
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d1e6      	bne.n	8007fb8 <UART_TxISR_16BIT+0x50>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8007fea:	e018      	b.n	800801e <UART_TxISR_16BIT+0xb6>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007ff0:	63fb      	str	r3, [r7, #60]	@ 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8007ff2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007ff4:	881a      	ldrh	r2, [r3, #0]
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007ffe:	b292      	uxth	r2, r2
 8008000:	851a      	strh	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008006:	1c9a      	adds	r2, r3, #2
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008012:	b29b      	uxth	r3, r3
 8008014:	3b01      	subs	r3, #1
 8008016:	b29a      	uxth	r2, r3
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 800801e:	bf00      	nop
 8008020:	3744      	adds	r7, #68	@ 0x44
 8008022:	46bd      	mov	sp, r7
 8008024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008028:	4770      	bx	lr

0800802a <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800802a:	b480      	push	{r7}
 800802c:	b091      	sub	sp, #68	@ 0x44
 800802e:	af00      	add	r7, sp, #0
 8008030:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008038:	2b21      	cmp	r3, #33	@ 0x21
 800803a:	d160      	bne.n	80080fe <UART_TxISR_8BIT_FIFOEN+0xd4>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008042:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8008044:	e057      	b.n	80080f6 <UART_TxISR_8BIT_FIFOEN+0xcc>
    {
      if (huart->TxXferCount == 0U)
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800804c:	b29b      	uxth	r3, r3
 800804e:	2b00      	cmp	r3, #0
 8008050:	d133      	bne.n	80080ba <UART_TxISR_8BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	3308      	adds	r3, #8
 8008058:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800805a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800805c:	e853 3f00 	ldrex	r3, [r3]
 8008060:	623b      	str	r3, [r7, #32]
   return(result);
 8008062:	6a3b      	ldr	r3, [r7, #32]
 8008064:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8008068:	63bb      	str	r3, [r7, #56]	@ 0x38
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	3308      	adds	r3, #8
 8008070:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008072:	633a      	str	r2, [r7, #48]	@ 0x30
 8008074:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008076:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008078:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800807a:	e841 2300 	strex	r3, r2, [r1]
 800807e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008080:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008082:	2b00      	cmp	r3, #0
 8008084:	d1e5      	bne.n	8008052 <UART_TxISR_8BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800808c:	693b      	ldr	r3, [r7, #16]
 800808e:	e853 3f00 	ldrex	r3, [r3]
 8008092:	60fb      	str	r3, [r7, #12]
   return(result);
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800809a:	637b      	str	r3, [r7, #52]	@ 0x34
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	461a      	mov	r2, r3
 80080a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80080a4:	61fb      	str	r3, [r7, #28]
 80080a6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080a8:	69b9      	ldr	r1, [r7, #24]
 80080aa:	69fa      	ldr	r2, [r7, #28]
 80080ac:	e841 2300 	strex	r3, r2, [r1]
 80080b0:	617b      	str	r3, [r7, #20]
   return(result);
 80080b2:	697b      	ldr	r3, [r7, #20]
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	d1e6      	bne.n	8008086 <UART_TxISR_8BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 80080b8:	e021      	b.n	80080fe <UART_TxISR_8BIT_FIFOEN+0xd4>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	69db      	ldr	r3, [r3, #28]
 80080c0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d013      	beq.n	80080f0 <UART_TxISR_8BIT_FIFOEN+0xc6>
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80080cc:	781a      	ldrb	r2, [r3, #0]
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	851a      	strh	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr++;
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80080d8:	1c5a      	adds	r2, r3, #1
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80080e4:	b29b      	uxth	r3, r3
 80080e6:	3b01      	subs	r3, #1
 80080e8:	b29a      	uxth	r2, r3
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 80080f0:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80080f2:	3b01      	subs	r3, #1
 80080f4:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 80080f6:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	d1a4      	bne.n	8008046 <UART_TxISR_8BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 80080fc:	e7ff      	b.n	80080fe <UART_TxISR_8BIT_FIFOEN+0xd4>
 80080fe:	bf00      	nop
 8008100:	3744      	adds	r7, #68	@ 0x44
 8008102:	46bd      	mov	sp, r7
 8008104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008108:	4770      	bx	lr

0800810a <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800810a:	b480      	push	{r7}
 800810c:	b091      	sub	sp, #68	@ 0x44
 800810e:	af00      	add	r7, sp, #0
 8008110:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008118:	2b21      	cmp	r3, #33	@ 0x21
 800811a:	d165      	bne.n	80081e8 <UART_TxISR_16BIT_FIFOEN+0xde>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008122:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8008124:	e05c      	b.n	80081e0 <UART_TxISR_16BIT_FIFOEN+0xd6>
    {
      if (huart->TxXferCount == 0U)
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800812c:	b29b      	uxth	r3, r3
 800812e:	2b00      	cmp	r3, #0
 8008130:	d133      	bne.n	800819a <UART_TxISR_16BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	3308      	adds	r3, #8
 8008138:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800813a:	6a3b      	ldr	r3, [r7, #32]
 800813c:	e853 3f00 	ldrex	r3, [r3]
 8008140:	61fb      	str	r3, [r7, #28]
   return(result);
 8008142:	69fb      	ldr	r3, [r7, #28]
 8008144:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8008148:	637b      	str	r3, [r7, #52]	@ 0x34
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	3308      	adds	r3, #8
 8008150:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008152:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008154:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008156:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008158:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800815a:	e841 2300 	strex	r3, r2, [r1]
 800815e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008160:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008162:	2b00      	cmp	r3, #0
 8008164:	d1e5      	bne.n	8008132 <UART_TxISR_16BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	e853 3f00 	ldrex	r3, [r3]
 8008172:	60bb      	str	r3, [r7, #8]
   return(result);
 8008174:	68bb      	ldr	r3, [r7, #8]
 8008176:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800817a:	633b      	str	r3, [r7, #48]	@ 0x30
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	461a      	mov	r2, r3
 8008182:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008184:	61bb      	str	r3, [r7, #24]
 8008186:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008188:	6979      	ldr	r1, [r7, #20]
 800818a:	69ba      	ldr	r2, [r7, #24]
 800818c:	e841 2300 	strex	r3, r2, [r1]
 8008190:	613b      	str	r3, [r7, #16]
   return(result);
 8008192:	693b      	ldr	r3, [r7, #16]
 8008194:	2b00      	cmp	r3, #0
 8008196:	d1e6      	bne.n	8008166 <UART_TxISR_16BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 8008198:	e026      	b.n	80081e8 <UART_TxISR_16BIT_FIFOEN+0xde>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	69db      	ldr	r3, [r3, #28]
 80081a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80081a4:	2b00      	cmp	r3, #0
 80081a6:	d018      	beq.n	80081da <UART_TxISR_16BIT_FIFOEN+0xd0>
      {
        tmp = (const uint16_t *) huart->pTxBuffPtr;
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80081ac:	63bb      	str	r3, [r7, #56]	@ 0x38
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 80081ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081b0:	881a      	ldrh	r2, [r3, #0]
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80081ba:	b292      	uxth	r2, r2
 80081bc:	851a      	strh	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr += 2U;
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80081c2:	1c9a      	adds	r2, r3, #2
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80081ce:	b29b      	uxth	r3, r3
 80081d0:	3b01      	subs	r3, #1
 80081d2:	b29a      	uxth	r2, r3
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 80081da:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80081dc:	3b01      	subs	r3, #1
 80081de:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 80081e0:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d19f      	bne.n	8008126 <UART_TxISR_16BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 80081e6:	e7ff      	b.n	80081e8 <UART_TxISR_16BIT_FIFOEN+0xde>
 80081e8:	bf00      	nop
 80081ea:	3744      	adds	r7, #68	@ 0x44
 80081ec:	46bd      	mov	sp, r7
 80081ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081f2:	4770      	bx	lr

080081f4 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80081f4:	b580      	push	{r7, lr}
 80081f6:	b088      	sub	sp, #32
 80081f8:	af00      	add	r7, sp, #0
 80081fa:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	e853 3f00 	ldrex	r3, [r3]
 8008208:	60bb      	str	r3, [r7, #8]
   return(result);
 800820a:	68bb      	ldr	r3, [r7, #8]
 800820c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008210:	61fb      	str	r3, [r7, #28]
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	461a      	mov	r2, r3
 8008218:	69fb      	ldr	r3, [r7, #28]
 800821a:	61bb      	str	r3, [r7, #24]
 800821c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800821e:	6979      	ldr	r1, [r7, #20]
 8008220:	69ba      	ldr	r2, [r7, #24]
 8008222:	e841 2300 	strex	r3, r2, [r1]
 8008226:	613b      	str	r3, [r7, #16]
   return(result);
 8008228:	693b      	ldr	r3, [r7, #16]
 800822a:	2b00      	cmp	r3, #0
 800822c:	d1e6      	bne.n	80081fc <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	2220      	movs	r2, #32
 8008232:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	2200      	movs	r2, #0
 800823a:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800823c:	6878      	ldr	r0, [r7, #4]
 800823e:	f7fe fef5 	bl	800702c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008242:	bf00      	nop
 8008244:	3720      	adds	r7, #32
 8008246:	46bd      	mov	sp, r7
 8008248:	bd80      	pop	{r7, pc}

0800824a <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800824a:	b480      	push	{r7}
 800824c:	b083      	sub	sp, #12
 800824e:	af00      	add	r7, sp, #0
 8008250:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008252:	bf00      	nop
 8008254:	370c      	adds	r7, #12
 8008256:	46bd      	mov	sp, r7
 8008258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800825c:	4770      	bx	lr

0800825e <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800825e:	b480      	push	{r7}
 8008260:	b083      	sub	sp, #12
 8008262:	af00      	add	r7, sp, #0
 8008264:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8008266:	bf00      	nop
 8008268:	370c      	adds	r7, #12
 800826a:	46bd      	mov	sp, r7
 800826c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008270:	4770      	bx	lr

08008272 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8008272:	b480      	push	{r7}
 8008274:	b083      	sub	sp, #12
 8008276:	af00      	add	r7, sp, #0
 8008278:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800827a:	bf00      	nop
 800827c:	370c      	adds	r7, #12
 800827e:	46bd      	mov	sp, r7
 8008280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008284:	4770      	bx	lr

08008286 <HAL_UARTEx_EnableFifoMode>:
  * @brief  Enable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableFifoMode(UART_HandleTypeDef *huart)
{
 8008286:	b580      	push	{r7, lr}
 8008288:	b084      	sub	sp, #16
 800828a:	af00      	add	r7, sp, #0
 800828c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008294:	2b01      	cmp	r3, #1
 8008296:	d101      	bne.n	800829c <HAL_UARTEx_EnableFifoMode+0x16>
 8008298:	2302      	movs	r3, #2
 800829a:	e02b      	b.n	80082f4 <HAL_UARTEx_EnableFifoMode+0x6e>
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	2201      	movs	r2, #1
 80082a0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	2224      	movs	r2, #36	@ 0x24
 80082a8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	681a      	ldr	r2, [r3, #0]
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	f022 0201 	bic.w	r2, r2, #1
 80082c2:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  SET_BIT(tmpcr1, USART_CR1_FIFOEN);
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80082ca:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_ENABLE;
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 80082d2:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	68fa      	ldr	r2, [r7, #12]
 80082da:	601a      	str	r2, [r3, #0]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80082dc:	6878      	ldr	r0, [r7, #4]
 80082de:	f000 f8c3 	bl	8008468 <UARTEx_SetNbDataToProcess>

  huart->gState = HAL_UART_STATE_READY;
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	2220      	movs	r2, #32
 80082e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	2200      	movs	r2, #0
 80082ee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80082f2:	2300      	movs	r3, #0
}
 80082f4:	4618      	mov	r0, r3
 80082f6:	3710      	adds	r7, #16
 80082f8:	46bd      	mov	sp, r7
 80082fa:	bd80      	pop	{r7, pc}

080082fc <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80082fc:	b480      	push	{r7}
 80082fe:	b085      	sub	sp, #20
 8008300:	af00      	add	r7, sp, #0
 8008302:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800830a:	2b01      	cmp	r3, #1
 800830c:	d101      	bne.n	8008312 <HAL_UARTEx_DisableFifoMode+0x16>
 800830e:	2302      	movs	r3, #2
 8008310:	e027      	b.n	8008362 <HAL_UARTEx_DisableFifoMode+0x66>
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	2201      	movs	r2, #1
 8008316:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	2224      	movs	r2, #36	@ 0x24
 800831e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	681a      	ldr	r2, [r3, #0]
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	f022 0201 	bic.w	r2, r2, #1
 8008338:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8008340:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	2200      	movs	r2, #0
 8008346:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	68fa      	ldr	r2, [r7, #12]
 800834e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	2220      	movs	r2, #32
 8008354:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	2200      	movs	r2, #0
 800835c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008360:	2300      	movs	r3, #0
}
 8008362:	4618      	mov	r0, r3
 8008364:	3714      	adds	r7, #20
 8008366:	46bd      	mov	sp, r7
 8008368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800836c:	4770      	bx	lr

0800836e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800836e:	b580      	push	{r7, lr}
 8008370:	b084      	sub	sp, #16
 8008372:	af00      	add	r7, sp, #0
 8008374:	6078      	str	r0, [r7, #4]
 8008376:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800837e:	2b01      	cmp	r3, #1
 8008380:	d101      	bne.n	8008386 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008382:	2302      	movs	r3, #2
 8008384:	e02d      	b.n	80083e2 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	2201      	movs	r2, #1
 800838a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	2224      	movs	r2, #36	@ 0x24
 8008392:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	681a      	ldr	r2, [r3, #0]
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	f022 0201 	bic.w	r2, r2, #1
 80083ac:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	689b      	ldr	r3, [r3, #8]
 80083b4:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	683a      	ldr	r2, [r7, #0]
 80083be:	430a      	orrs	r2, r1
 80083c0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80083c2:	6878      	ldr	r0, [r7, #4]
 80083c4:	f000 f850 	bl	8008468 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	68fa      	ldr	r2, [r7, #12]
 80083ce:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	2220      	movs	r2, #32
 80083d4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	2200      	movs	r2, #0
 80083dc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80083e0:	2300      	movs	r3, #0
}
 80083e2:	4618      	mov	r0, r3
 80083e4:	3710      	adds	r7, #16
 80083e6:	46bd      	mov	sp, r7
 80083e8:	bd80      	pop	{r7, pc}

080083ea <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80083ea:	b580      	push	{r7, lr}
 80083ec:	b084      	sub	sp, #16
 80083ee:	af00      	add	r7, sp, #0
 80083f0:	6078      	str	r0, [r7, #4]
 80083f2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80083fa:	2b01      	cmp	r3, #1
 80083fc:	d101      	bne.n	8008402 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80083fe:	2302      	movs	r3, #2
 8008400:	e02d      	b.n	800845e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	2201      	movs	r2, #1
 8008406:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	2224      	movs	r2, #36	@ 0x24
 800840e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	681a      	ldr	r2, [r3, #0]
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	f022 0201 	bic.w	r2, r2, #1
 8008428:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	689b      	ldr	r3, [r3, #8]
 8008430:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	683a      	ldr	r2, [r7, #0]
 800843a:	430a      	orrs	r2, r1
 800843c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800843e:	6878      	ldr	r0, [r7, #4]
 8008440:	f000 f812 	bl	8008468 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	68fa      	ldr	r2, [r7, #12]
 800844a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	2220      	movs	r2, #32
 8008450:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	2200      	movs	r2, #0
 8008458:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800845c:	2300      	movs	r3, #0
}
 800845e:	4618      	mov	r0, r3
 8008460:	3710      	adds	r7, #16
 8008462:	46bd      	mov	sp, r7
 8008464:	bd80      	pop	{r7, pc}
	...

08008468 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008468:	b480      	push	{r7}
 800846a:	b085      	sub	sp, #20
 800846c:	af00      	add	r7, sp, #0
 800846e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008474:	2b00      	cmp	r3, #0
 8008476:	d108      	bne.n	800848a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	2201      	movs	r2, #1
 800847c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	2201      	movs	r2, #1
 8008484:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008488:	e031      	b.n	80084ee <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800848a:	2308      	movs	r3, #8
 800848c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800848e:	2308      	movs	r3, #8
 8008490:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	689b      	ldr	r3, [r3, #8]
 8008498:	0e5b      	lsrs	r3, r3, #25
 800849a:	b2db      	uxtb	r3, r3
 800849c:	f003 0307 	and.w	r3, r3, #7
 80084a0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	689b      	ldr	r3, [r3, #8]
 80084a8:	0f5b      	lsrs	r3, r3, #29
 80084aa:	b2db      	uxtb	r3, r3
 80084ac:	f003 0307 	and.w	r3, r3, #7
 80084b0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80084b2:	7bbb      	ldrb	r3, [r7, #14]
 80084b4:	7b3a      	ldrb	r2, [r7, #12]
 80084b6:	4911      	ldr	r1, [pc, #68]	@ (80084fc <UARTEx_SetNbDataToProcess+0x94>)
 80084b8:	5c8a      	ldrb	r2, [r1, r2]
 80084ba:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80084be:	7b3a      	ldrb	r2, [r7, #12]
 80084c0:	490f      	ldr	r1, [pc, #60]	@ (8008500 <UARTEx_SetNbDataToProcess+0x98>)
 80084c2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80084c4:	fb93 f3f2 	sdiv	r3, r3, r2
 80084c8:	b29a      	uxth	r2, r3
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80084d0:	7bfb      	ldrb	r3, [r7, #15]
 80084d2:	7b7a      	ldrb	r2, [r7, #13]
 80084d4:	4909      	ldr	r1, [pc, #36]	@ (80084fc <UARTEx_SetNbDataToProcess+0x94>)
 80084d6:	5c8a      	ldrb	r2, [r1, r2]
 80084d8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80084dc:	7b7a      	ldrb	r2, [r7, #13]
 80084de:	4908      	ldr	r1, [pc, #32]	@ (8008500 <UARTEx_SetNbDataToProcess+0x98>)
 80084e0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80084e2:	fb93 f3f2 	sdiv	r3, r3, r2
 80084e6:	b29a      	uxth	r2, r3
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80084ee:	bf00      	nop
 80084f0:	3714      	adds	r7, #20
 80084f2:	46bd      	mov	sp, r7
 80084f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084f8:	4770      	bx	lr
 80084fa:	bf00      	nop
 80084fc:	0800aec0 	.word	0x0800aec0
 8008500:	0800aec8 	.word	0x0800aec8

08008504 <malloc>:
 8008504:	4b02      	ldr	r3, [pc, #8]	@ (8008510 <malloc+0xc>)
 8008506:	4601      	mov	r1, r0
 8008508:	6818      	ldr	r0, [r3, #0]
 800850a:	f000 b825 	b.w	8008558 <_malloc_r>
 800850e:	bf00      	nop
 8008510:	20040018 	.word	0x20040018

08008514 <sbrk_aligned>:
 8008514:	b570      	push	{r4, r5, r6, lr}
 8008516:	4e0f      	ldr	r6, [pc, #60]	@ (8008554 <sbrk_aligned+0x40>)
 8008518:	460c      	mov	r4, r1
 800851a:	6831      	ldr	r1, [r6, #0]
 800851c:	4605      	mov	r5, r0
 800851e:	b911      	cbnz	r1, 8008526 <sbrk_aligned+0x12>
 8008520:	f000 fef0 	bl	8009304 <_sbrk_r>
 8008524:	6030      	str	r0, [r6, #0]
 8008526:	4621      	mov	r1, r4
 8008528:	4628      	mov	r0, r5
 800852a:	f000 feeb 	bl	8009304 <_sbrk_r>
 800852e:	1c43      	adds	r3, r0, #1
 8008530:	d103      	bne.n	800853a <sbrk_aligned+0x26>
 8008532:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8008536:	4620      	mov	r0, r4
 8008538:	bd70      	pop	{r4, r5, r6, pc}
 800853a:	1cc4      	adds	r4, r0, #3
 800853c:	f024 0403 	bic.w	r4, r4, #3
 8008540:	42a0      	cmp	r0, r4
 8008542:	d0f8      	beq.n	8008536 <sbrk_aligned+0x22>
 8008544:	1a21      	subs	r1, r4, r0
 8008546:	4628      	mov	r0, r5
 8008548:	f000 fedc 	bl	8009304 <_sbrk_r>
 800854c:	3001      	adds	r0, #1
 800854e:	d1f2      	bne.n	8008536 <sbrk_aligned+0x22>
 8008550:	e7ef      	b.n	8008532 <sbrk_aligned+0x1e>
 8008552:	bf00      	nop
 8008554:	200407cc 	.word	0x200407cc

08008558 <_malloc_r>:
 8008558:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800855c:	1ccd      	adds	r5, r1, #3
 800855e:	f025 0503 	bic.w	r5, r5, #3
 8008562:	3508      	adds	r5, #8
 8008564:	2d0c      	cmp	r5, #12
 8008566:	bf38      	it	cc
 8008568:	250c      	movcc	r5, #12
 800856a:	2d00      	cmp	r5, #0
 800856c:	4606      	mov	r6, r0
 800856e:	db01      	blt.n	8008574 <_malloc_r+0x1c>
 8008570:	42a9      	cmp	r1, r5
 8008572:	d904      	bls.n	800857e <_malloc_r+0x26>
 8008574:	230c      	movs	r3, #12
 8008576:	6033      	str	r3, [r6, #0]
 8008578:	2000      	movs	r0, #0
 800857a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800857e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008654 <_malloc_r+0xfc>
 8008582:	f000 f869 	bl	8008658 <__malloc_lock>
 8008586:	f8d8 3000 	ldr.w	r3, [r8]
 800858a:	461c      	mov	r4, r3
 800858c:	bb44      	cbnz	r4, 80085e0 <_malloc_r+0x88>
 800858e:	4629      	mov	r1, r5
 8008590:	4630      	mov	r0, r6
 8008592:	f7ff ffbf 	bl	8008514 <sbrk_aligned>
 8008596:	1c43      	adds	r3, r0, #1
 8008598:	4604      	mov	r4, r0
 800859a:	d158      	bne.n	800864e <_malloc_r+0xf6>
 800859c:	f8d8 4000 	ldr.w	r4, [r8]
 80085a0:	4627      	mov	r7, r4
 80085a2:	2f00      	cmp	r7, #0
 80085a4:	d143      	bne.n	800862e <_malloc_r+0xd6>
 80085a6:	2c00      	cmp	r4, #0
 80085a8:	d04b      	beq.n	8008642 <_malloc_r+0xea>
 80085aa:	6823      	ldr	r3, [r4, #0]
 80085ac:	4639      	mov	r1, r7
 80085ae:	4630      	mov	r0, r6
 80085b0:	eb04 0903 	add.w	r9, r4, r3
 80085b4:	f000 fea6 	bl	8009304 <_sbrk_r>
 80085b8:	4581      	cmp	r9, r0
 80085ba:	d142      	bne.n	8008642 <_malloc_r+0xea>
 80085bc:	6821      	ldr	r1, [r4, #0]
 80085be:	1a6d      	subs	r5, r5, r1
 80085c0:	4629      	mov	r1, r5
 80085c2:	4630      	mov	r0, r6
 80085c4:	f7ff ffa6 	bl	8008514 <sbrk_aligned>
 80085c8:	3001      	adds	r0, #1
 80085ca:	d03a      	beq.n	8008642 <_malloc_r+0xea>
 80085cc:	6823      	ldr	r3, [r4, #0]
 80085ce:	442b      	add	r3, r5
 80085d0:	6023      	str	r3, [r4, #0]
 80085d2:	f8d8 3000 	ldr.w	r3, [r8]
 80085d6:	685a      	ldr	r2, [r3, #4]
 80085d8:	bb62      	cbnz	r2, 8008634 <_malloc_r+0xdc>
 80085da:	f8c8 7000 	str.w	r7, [r8]
 80085de:	e00f      	b.n	8008600 <_malloc_r+0xa8>
 80085e0:	6822      	ldr	r2, [r4, #0]
 80085e2:	1b52      	subs	r2, r2, r5
 80085e4:	d420      	bmi.n	8008628 <_malloc_r+0xd0>
 80085e6:	2a0b      	cmp	r2, #11
 80085e8:	d917      	bls.n	800861a <_malloc_r+0xc2>
 80085ea:	1961      	adds	r1, r4, r5
 80085ec:	42a3      	cmp	r3, r4
 80085ee:	6025      	str	r5, [r4, #0]
 80085f0:	bf18      	it	ne
 80085f2:	6059      	strne	r1, [r3, #4]
 80085f4:	6863      	ldr	r3, [r4, #4]
 80085f6:	bf08      	it	eq
 80085f8:	f8c8 1000 	streq.w	r1, [r8]
 80085fc:	5162      	str	r2, [r4, r5]
 80085fe:	604b      	str	r3, [r1, #4]
 8008600:	4630      	mov	r0, r6
 8008602:	f000 f82f 	bl	8008664 <__malloc_unlock>
 8008606:	f104 000b 	add.w	r0, r4, #11
 800860a:	1d23      	adds	r3, r4, #4
 800860c:	f020 0007 	bic.w	r0, r0, #7
 8008610:	1ac2      	subs	r2, r0, r3
 8008612:	bf1c      	itt	ne
 8008614:	1a1b      	subne	r3, r3, r0
 8008616:	50a3      	strne	r3, [r4, r2]
 8008618:	e7af      	b.n	800857a <_malloc_r+0x22>
 800861a:	6862      	ldr	r2, [r4, #4]
 800861c:	42a3      	cmp	r3, r4
 800861e:	bf0c      	ite	eq
 8008620:	f8c8 2000 	streq.w	r2, [r8]
 8008624:	605a      	strne	r2, [r3, #4]
 8008626:	e7eb      	b.n	8008600 <_malloc_r+0xa8>
 8008628:	4623      	mov	r3, r4
 800862a:	6864      	ldr	r4, [r4, #4]
 800862c:	e7ae      	b.n	800858c <_malloc_r+0x34>
 800862e:	463c      	mov	r4, r7
 8008630:	687f      	ldr	r7, [r7, #4]
 8008632:	e7b6      	b.n	80085a2 <_malloc_r+0x4a>
 8008634:	461a      	mov	r2, r3
 8008636:	685b      	ldr	r3, [r3, #4]
 8008638:	42a3      	cmp	r3, r4
 800863a:	d1fb      	bne.n	8008634 <_malloc_r+0xdc>
 800863c:	2300      	movs	r3, #0
 800863e:	6053      	str	r3, [r2, #4]
 8008640:	e7de      	b.n	8008600 <_malloc_r+0xa8>
 8008642:	230c      	movs	r3, #12
 8008644:	6033      	str	r3, [r6, #0]
 8008646:	4630      	mov	r0, r6
 8008648:	f000 f80c 	bl	8008664 <__malloc_unlock>
 800864c:	e794      	b.n	8008578 <_malloc_r+0x20>
 800864e:	6005      	str	r5, [r0, #0]
 8008650:	e7d6      	b.n	8008600 <_malloc_r+0xa8>
 8008652:	bf00      	nop
 8008654:	200407d0 	.word	0x200407d0

08008658 <__malloc_lock>:
 8008658:	4801      	ldr	r0, [pc, #4]	@ (8008660 <__malloc_lock+0x8>)
 800865a:	f000 bea0 	b.w	800939e <__retarget_lock_acquire_recursive>
 800865e:	bf00      	nop
 8008660:	20040914 	.word	0x20040914

08008664 <__malloc_unlock>:
 8008664:	4801      	ldr	r0, [pc, #4]	@ (800866c <__malloc_unlock+0x8>)
 8008666:	f000 be9b 	b.w	80093a0 <__retarget_lock_release_recursive>
 800866a:	bf00      	nop
 800866c:	20040914 	.word	0x20040914

08008670 <__cvt>:
 8008670:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008674:	ec57 6b10 	vmov	r6, r7, d0
 8008678:	2f00      	cmp	r7, #0
 800867a:	460c      	mov	r4, r1
 800867c:	4619      	mov	r1, r3
 800867e:	463b      	mov	r3, r7
 8008680:	bfbb      	ittet	lt
 8008682:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8008686:	461f      	movlt	r7, r3
 8008688:	2300      	movge	r3, #0
 800868a:	232d      	movlt	r3, #45	@ 0x2d
 800868c:	700b      	strb	r3, [r1, #0]
 800868e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008690:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8008694:	4691      	mov	r9, r2
 8008696:	f023 0820 	bic.w	r8, r3, #32
 800869a:	bfbc      	itt	lt
 800869c:	4632      	movlt	r2, r6
 800869e:	4616      	movlt	r6, r2
 80086a0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80086a4:	d005      	beq.n	80086b2 <__cvt+0x42>
 80086a6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80086aa:	d100      	bne.n	80086ae <__cvt+0x3e>
 80086ac:	3401      	adds	r4, #1
 80086ae:	2102      	movs	r1, #2
 80086b0:	e000      	b.n	80086b4 <__cvt+0x44>
 80086b2:	2103      	movs	r1, #3
 80086b4:	ab03      	add	r3, sp, #12
 80086b6:	9301      	str	r3, [sp, #4]
 80086b8:	ab02      	add	r3, sp, #8
 80086ba:	9300      	str	r3, [sp, #0]
 80086bc:	ec47 6b10 	vmov	d0, r6, r7
 80086c0:	4653      	mov	r3, sl
 80086c2:	4622      	mov	r2, r4
 80086c4:	f000 fef8 	bl	80094b8 <_dtoa_r>
 80086c8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80086cc:	4605      	mov	r5, r0
 80086ce:	d119      	bne.n	8008704 <__cvt+0x94>
 80086d0:	f019 0f01 	tst.w	r9, #1
 80086d4:	d00e      	beq.n	80086f4 <__cvt+0x84>
 80086d6:	eb00 0904 	add.w	r9, r0, r4
 80086da:	2200      	movs	r2, #0
 80086dc:	2300      	movs	r3, #0
 80086de:	4630      	mov	r0, r6
 80086e0:	4639      	mov	r1, r7
 80086e2:	f7f8 fa09 	bl	8000af8 <__aeabi_dcmpeq>
 80086e6:	b108      	cbz	r0, 80086ec <__cvt+0x7c>
 80086e8:	f8cd 900c 	str.w	r9, [sp, #12]
 80086ec:	2230      	movs	r2, #48	@ 0x30
 80086ee:	9b03      	ldr	r3, [sp, #12]
 80086f0:	454b      	cmp	r3, r9
 80086f2:	d31e      	bcc.n	8008732 <__cvt+0xc2>
 80086f4:	9b03      	ldr	r3, [sp, #12]
 80086f6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80086f8:	1b5b      	subs	r3, r3, r5
 80086fa:	4628      	mov	r0, r5
 80086fc:	6013      	str	r3, [r2, #0]
 80086fe:	b004      	add	sp, #16
 8008700:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008704:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008708:	eb00 0904 	add.w	r9, r0, r4
 800870c:	d1e5      	bne.n	80086da <__cvt+0x6a>
 800870e:	7803      	ldrb	r3, [r0, #0]
 8008710:	2b30      	cmp	r3, #48	@ 0x30
 8008712:	d10a      	bne.n	800872a <__cvt+0xba>
 8008714:	2200      	movs	r2, #0
 8008716:	2300      	movs	r3, #0
 8008718:	4630      	mov	r0, r6
 800871a:	4639      	mov	r1, r7
 800871c:	f7f8 f9ec 	bl	8000af8 <__aeabi_dcmpeq>
 8008720:	b918      	cbnz	r0, 800872a <__cvt+0xba>
 8008722:	f1c4 0401 	rsb	r4, r4, #1
 8008726:	f8ca 4000 	str.w	r4, [sl]
 800872a:	f8da 3000 	ldr.w	r3, [sl]
 800872e:	4499      	add	r9, r3
 8008730:	e7d3      	b.n	80086da <__cvt+0x6a>
 8008732:	1c59      	adds	r1, r3, #1
 8008734:	9103      	str	r1, [sp, #12]
 8008736:	701a      	strb	r2, [r3, #0]
 8008738:	e7d9      	b.n	80086ee <__cvt+0x7e>

0800873a <__exponent>:
 800873a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800873c:	2900      	cmp	r1, #0
 800873e:	bfba      	itte	lt
 8008740:	4249      	neglt	r1, r1
 8008742:	232d      	movlt	r3, #45	@ 0x2d
 8008744:	232b      	movge	r3, #43	@ 0x2b
 8008746:	2909      	cmp	r1, #9
 8008748:	7002      	strb	r2, [r0, #0]
 800874a:	7043      	strb	r3, [r0, #1]
 800874c:	dd29      	ble.n	80087a2 <__exponent+0x68>
 800874e:	f10d 0307 	add.w	r3, sp, #7
 8008752:	461d      	mov	r5, r3
 8008754:	270a      	movs	r7, #10
 8008756:	461a      	mov	r2, r3
 8008758:	fbb1 f6f7 	udiv	r6, r1, r7
 800875c:	fb07 1416 	mls	r4, r7, r6, r1
 8008760:	3430      	adds	r4, #48	@ 0x30
 8008762:	f802 4c01 	strb.w	r4, [r2, #-1]
 8008766:	460c      	mov	r4, r1
 8008768:	2c63      	cmp	r4, #99	@ 0x63
 800876a:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800876e:	4631      	mov	r1, r6
 8008770:	dcf1      	bgt.n	8008756 <__exponent+0x1c>
 8008772:	3130      	adds	r1, #48	@ 0x30
 8008774:	1e94      	subs	r4, r2, #2
 8008776:	f803 1c01 	strb.w	r1, [r3, #-1]
 800877a:	1c41      	adds	r1, r0, #1
 800877c:	4623      	mov	r3, r4
 800877e:	42ab      	cmp	r3, r5
 8008780:	d30a      	bcc.n	8008798 <__exponent+0x5e>
 8008782:	f10d 0309 	add.w	r3, sp, #9
 8008786:	1a9b      	subs	r3, r3, r2
 8008788:	42ac      	cmp	r4, r5
 800878a:	bf88      	it	hi
 800878c:	2300      	movhi	r3, #0
 800878e:	3302      	adds	r3, #2
 8008790:	4403      	add	r3, r0
 8008792:	1a18      	subs	r0, r3, r0
 8008794:	b003      	add	sp, #12
 8008796:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008798:	f813 6b01 	ldrb.w	r6, [r3], #1
 800879c:	f801 6f01 	strb.w	r6, [r1, #1]!
 80087a0:	e7ed      	b.n	800877e <__exponent+0x44>
 80087a2:	2330      	movs	r3, #48	@ 0x30
 80087a4:	3130      	adds	r1, #48	@ 0x30
 80087a6:	7083      	strb	r3, [r0, #2]
 80087a8:	70c1      	strb	r1, [r0, #3]
 80087aa:	1d03      	adds	r3, r0, #4
 80087ac:	e7f1      	b.n	8008792 <__exponent+0x58>
	...

080087b0 <_printf_float>:
 80087b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087b4:	b08d      	sub	sp, #52	@ 0x34
 80087b6:	460c      	mov	r4, r1
 80087b8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80087bc:	4616      	mov	r6, r2
 80087be:	461f      	mov	r7, r3
 80087c0:	4605      	mov	r5, r0
 80087c2:	f000 fd67 	bl	8009294 <_localeconv_r>
 80087c6:	6803      	ldr	r3, [r0, #0]
 80087c8:	9304      	str	r3, [sp, #16]
 80087ca:	4618      	mov	r0, r3
 80087cc:	f7f7 fd68 	bl	80002a0 <strlen>
 80087d0:	2300      	movs	r3, #0
 80087d2:	930a      	str	r3, [sp, #40]	@ 0x28
 80087d4:	f8d8 3000 	ldr.w	r3, [r8]
 80087d8:	9005      	str	r0, [sp, #20]
 80087da:	3307      	adds	r3, #7
 80087dc:	f023 0307 	bic.w	r3, r3, #7
 80087e0:	f103 0208 	add.w	r2, r3, #8
 80087e4:	f894 a018 	ldrb.w	sl, [r4, #24]
 80087e8:	f8d4 b000 	ldr.w	fp, [r4]
 80087ec:	f8c8 2000 	str.w	r2, [r8]
 80087f0:	e9d3 8900 	ldrd	r8, r9, [r3]
 80087f4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80087f8:	9307      	str	r3, [sp, #28]
 80087fa:	f8cd 8018 	str.w	r8, [sp, #24]
 80087fe:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8008802:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008806:	4b9c      	ldr	r3, [pc, #624]	@ (8008a78 <_printf_float+0x2c8>)
 8008808:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800880c:	f7f8 f9a6 	bl	8000b5c <__aeabi_dcmpun>
 8008810:	bb70      	cbnz	r0, 8008870 <_printf_float+0xc0>
 8008812:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008816:	4b98      	ldr	r3, [pc, #608]	@ (8008a78 <_printf_float+0x2c8>)
 8008818:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800881c:	f7f8 f980 	bl	8000b20 <__aeabi_dcmple>
 8008820:	bb30      	cbnz	r0, 8008870 <_printf_float+0xc0>
 8008822:	2200      	movs	r2, #0
 8008824:	2300      	movs	r3, #0
 8008826:	4640      	mov	r0, r8
 8008828:	4649      	mov	r1, r9
 800882a:	f7f8 f96f 	bl	8000b0c <__aeabi_dcmplt>
 800882e:	b110      	cbz	r0, 8008836 <_printf_float+0x86>
 8008830:	232d      	movs	r3, #45	@ 0x2d
 8008832:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008836:	4a91      	ldr	r2, [pc, #580]	@ (8008a7c <_printf_float+0x2cc>)
 8008838:	4b91      	ldr	r3, [pc, #580]	@ (8008a80 <_printf_float+0x2d0>)
 800883a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800883e:	bf8c      	ite	hi
 8008840:	4690      	movhi	r8, r2
 8008842:	4698      	movls	r8, r3
 8008844:	2303      	movs	r3, #3
 8008846:	6123      	str	r3, [r4, #16]
 8008848:	f02b 0304 	bic.w	r3, fp, #4
 800884c:	6023      	str	r3, [r4, #0]
 800884e:	f04f 0900 	mov.w	r9, #0
 8008852:	9700      	str	r7, [sp, #0]
 8008854:	4633      	mov	r3, r6
 8008856:	aa0b      	add	r2, sp, #44	@ 0x2c
 8008858:	4621      	mov	r1, r4
 800885a:	4628      	mov	r0, r5
 800885c:	f000 f9d2 	bl	8008c04 <_printf_common>
 8008860:	3001      	adds	r0, #1
 8008862:	f040 808d 	bne.w	8008980 <_printf_float+0x1d0>
 8008866:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800886a:	b00d      	add	sp, #52	@ 0x34
 800886c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008870:	4642      	mov	r2, r8
 8008872:	464b      	mov	r3, r9
 8008874:	4640      	mov	r0, r8
 8008876:	4649      	mov	r1, r9
 8008878:	f7f8 f970 	bl	8000b5c <__aeabi_dcmpun>
 800887c:	b140      	cbz	r0, 8008890 <_printf_float+0xe0>
 800887e:	464b      	mov	r3, r9
 8008880:	2b00      	cmp	r3, #0
 8008882:	bfbc      	itt	lt
 8008884:	232d      	movlt	r3, #45	@ 0x2d
 8008886:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800888a:	4a7e      	ldr	r2, [pc, #504]	@ (8008a84 <_printf_float+0x2d4>)
 800888c:	4b7e      	ldr	r3, [pc, #504]	@ (8008a88 <_printf_float+0x2d8>)
 800888e:	e7d4      	b.n	800883a <_printf_float+0x8a>
 8008890:	6863      	ldr	r3, [r4, #4]
 8008892:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8008896:	9206      	str	r2, [sp, #24]
 8008898:	1c5a      	adds	r2, r3, #1
 800889a:	d13b      	bne.n	8008914 <_printf_float+0x164>
 800889c:	2306      	movs	r3, #6
 800889e:	6063      	str	r3, [r4, #4]
 80088a0:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80088a4:	2300      	movs	r3, #0
 80088a6:	6022      	str	r2, [r4, #0]
 80088a8:	9303      	str	r3, [sp, #12]
 80088aa:	ab0a      	add	r3, sp, #40	@ 0x28
 80088ac:	e9cd a301 	strd	sl, r3, [sp, #4]
 80088b0:	ab09      	add	r3, sp, #36	@ 0x24
 80088b2:	9300      	str	r3, [sp, #0]
 80088b4:	6861      	ldr	r1, [r4, #4]
 80088b6:	ec49 8b10 	vmov	d0, r8, r9
 80088ba:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80088be:	4628      	mov	r0, r5
 80088c0:	f7ff fed6 	bl	8008670 <__cvt>
 80088c4:	9b06      	ldr	r3, [sp, #24]
 80088c6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80088c8:	2b47      	cmp	r3, #71	@ 0x47
 80088ca:	4680      	mov	r8, r0
 80088cc:	d129      	bne.n	8008922 <_printf_float+0x172>
 80088ce:	1cc8      	adds	r0, r1, #3
 80088d0:	db02      	blt.n	80088d8 <_printf_float+0x128>
 80088d2:	6863      	ldr	r3, [r4, #4]
 80088d4:	4299      	cmp	r1, r3
 80088d6:	dd41      	ble.n	800895c <_printf_float+0x1ac>
 80088d8:	f1aa 0a02 	sub.w	sl, sl, #2
 80088dc:	fa5f fa8a 	uxtb.w	sl, sl
 80088e0:	3901      	subs	r1, #1
 80088e2:	4652      	mov	r2, sl
 80088e4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80088e8:	9109      	str	r1, [sp, #36]	@ 0x24
 80088ea:	f7ff ff26 	bl	800873a <__exponent>
 80088ee:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80088f0:	1813      	adds	r3, r2, r0
 80088f2:	2a01      	cmp	r2, #1
 80088f4:	4681      	mov	r9, r0
 80088f6:	6123      	str	r3, [r4, #16]
 80088f8:	dc02      	bgt.n	8008900 <_printf_float+0x150>
 80088fa:	6822      	ldr	r2, [r4, #0]
 80088fc:	07d2      	lsls	r2, r2, #31
 80088fe:	d501      	bpl.n	8008904 <_printf_float+0x154>
 8008900:	3301      	adds	r3, #1
 8008902:	6123      	str	r3, [r4, #16]
 8008904:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8008908:	2b00      	cmp	r3, #0
 800890a:	d0a2      	beq.n	8008852 <_printf_float+0xa2>
 800890c:	232d      	movs	r3, #45	@ 0x2d
 800890e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008912:	e79e      	b.n	8008852 <_printf_float+0xa2>
 8008914:	9a06      	ldr	r2, [sp, #24]
 8008916:	2a47      	cmp	r2, #71	@ 0x47
 8008918:	d1c2      	bne.n	80088a0 <_printf_float+0xf0>
 800891a:	2b00      	cmp	r3, #0
 800891c:	d1c0      	bne.n	80088a0 <_printf_float+0xf0>
 800891e:	2301      	movs	r3, #1
 8008920:	e7bd      	b.n	800889e <_printf_float+0xee>
 8008922:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008926:	d9db      	bls.n	80088e0 <_printf_float+0x130>
 8008928:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800892c:	d118      	bne.n	8008960 <_printf_float+0x1b0>
 800892e:	2900      	cmp	r1, #0
 8008930:	6863      	ldr	r3, [r4, #4]
 8008932:	dd0b      	ble.n	800894c <_printf_float+0x19c>
 8008934:	6121      	str	r1, [r4, #16]
 8008936:	b913      	cbnz	r3, 800893e <_printf_float+0x18e>
 8008938:	6822      	ldr	r2, [r4, #0]
 800893a:	07d0      	lsls	r0, r2, #31
 800893c:	d502      	bpl.n	8008944 <_printf_float+0x194>
 800893e:	3301      	adds	r3, #1
 8008940:	440b      	add	r3, r1
 8008942:	6123      	str	r3, [r4, #16]
 8008944:	65a1      	str	r1, [r4, #88]	@ 0x58
 8008946:	f04f 0900 	mov.w	r9, #0
 800894a:	e7db      	b.n	8008904 <_printf_float+0x154>
 800894c:	b913      	cbnz	r3, 8008954 <_printf_float+0x1a4>
 800894e:	6822      	ldr	r2, [r4, #0]
 8008950:	07d2      	lsls	r2, r2, #31
 8008952:	d501      	bpl.n	8008958 <_printf_float+0x1a8>
 8008954:	3302      	adds	r3, #2
 8008956:	e7f4      	b.n	8008942 <_printf_float+0x192>
 8008958:	2301      	movs	r3, #1
 800895a:	e7f2      	b.n	8008942 <_printf_float+0x192>
 800895c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8008960:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008962:	4299      	cmp	r1, r3
 8008964:	db05      	blt.n	8008972 <_printf_float+0x1c2>
 8008966:	6823      	ldr	r3, [r4, #0]
 8008968:	6121      	str	r1, [r4, #16]
 800896a:	07d8      	lsls	r0, r3, #31
 800896c:	d5ea      	bpl.n	8008944 <_printf_float+0x194>
 800896e:	1c4b      	adds	r3, r1, #1
 8008970:	e7e7      	b.n	8008942 <_printf_float+0x192>
 8008972:	2900      	cmp	r1, #0
 8008974:	bfd4      	ite	le
 8008976:	f1c1 0202 	rsble	r2, r1, #2
 800897a:	2201      	movgt	r2, #1
 800897c:	4413      	add	r3, r2
 800897e:	e7e0      	b.n	8008942 <_printf_float+0x192>
 8008980:	6823      	ldr	r3, [r4, #0]
 8008982:	055a      	lsls	r2, r3, #21
 8008984:	d407      	bmi.n	8008996 <_printf_float+0x1e6>
 8008986:	6923      	ldr	r3, [r4, #16]
 8008988:	4642      	mov	r2, r8
 800898a:	4631      	mov	r1, r6
 800898c:	4628      	mov	r0, r5
 800898e:	47b8      	blx	r7
 8008990:	3001      	adds	r0, #1
 8008992:	d12b      	bne.n	80089ec <_printf_float+0x23c>
 8008994:	e767      	b.n	8008866 <_printf_float+0xb6>
 8008996:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800899a:	f240 80dd 	bls.w	8008b58 <_printf_float+0x3a8>
 800899e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80089a2:	2200      	movs	r2, #0
 80089a4:	2300      	movs	r3, #0
 80089a6:	f7f8 f8a7 	bl	8000af8 <__aeabi_dcmpeq>
 80089aa:	2800      	cmp	r0, #0
 80089ac:	d033      	beq.n	8008a16 <_printf_float+0x266>
 80089ae:	4a37      	ldr	r2, [pc, #220]	@ (8008a8c <_printf_float+0x2dc>)
 80089b0:	2301      	movs	r3, #1
 80089b2:	4631      	mov	r1, r6
 80089b4:	4628      	mov	r0, r5
 80089b6:	47b8      	blx	r7
 80089b8:	3001      	adds	r0, #1
 80089ba:	f43f af54 	beq.w	8008866 <_printf_float+0xb6>
 80089be:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80089c2:	4543      	cmp	r3, r8
 80089c4:	db02      	blt.n	80089cc <_printf_float+0x21c>
 80089c6:	6823      	ldr	r3, [r4, #0]
 80089c8:	07d8      	lsls	r0, r3, #31
 80089ca:	d50f      	bpl.n	80089ec <_printf_float+0x23c>
 80089cc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80089d0:	4631      	mov	r1, r6
 80089d2:	4628      	mov	r0, r5
 80089d4:	47b8      	blx	r7
 80089d6:	3001      	adds	r0, #1
 80089d8:	f43f af45 	beq.w	8008866 <_printf_float+0xb6>
 80089dc:	f04f 0900 	mov.w	r9, #0
 80089e0:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 80089e4:	f104 0a1a 	add.w	sl, r4, #26
 80089e8:	45c8      	cmp	r8, r9
 80089ea:	dc09      	bgt.n	8008a00 <_printf_float+0x250>
 80089ec:	6823      	ldr	r3, [r4, #0]
 80089ee:	079b      	lsls	r3, r3, #30
 80089f0:	f100 8103 	bmi.w	8008bfa <_printf_float+0x44a>
 80089f4:	68e0      	ldr	r0, [r4, #12]
 80089f6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80089f8:	4298      	cmp	r0, r3
 80089fa:	bfb8      	it	lt
 80089fc:	4618      	movlt	r0, r3
 80089fe:	e734      	b.n	800886a <_printf_float+0xba>
 8008a00:	2301      	movs	r3, #1
 8008a02:	4652      	mov	r2, sl
 8008a04:	4631      	mov	r1, r6
 8008a06:	4628      	mov	r0, r5
 8008a08:	47b8      	blx	r7
 8008a0a:	3001      	adds	r0, #1
 8008a0c:	f43f af2b 	beq.w	8008866 <_printf_float+0xb6>
 8008a10:	f109 0901 	add.w	r9, r9, #1
 8008a14:	e7e8      	b.n	80089e8 <_printf_float+0x238>
 8008a16:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	dc39      	bgt.n	8008a90 <_printf_float+0x2e0>
 8008a1c:	4a1b      	ldr	r2, [pc, #108]	@ (8008a8c <_printf_float+0x2dc>)
 8008a1e:	2301      	movs	r3, #1
 8008a20:	4631      	mov	r1, r6
 8008a22:	4628      	mov	r0, r5
 8008a24:	47b8      	blx	r7
 8008a26:	3001      	adds	r0, #1
 8008a28:	f43f af1d 	beq.w	8008866 <_printf_float+0xb6>
 8008a2c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8008a30:	ea59 0303 	orrs.w	r3, r9, r3
 8008a34:	d102      	bne.n	8008a3c <_printf_float+0x28c>
 8008a36:	6823      	ldr	r3, [r4, #0]
 8008a38:	07d9      	lsls	r1, r3, #31
 8008a3a:	d5d7      	bpl.n	80089ec <_printf_float+0x23c>
 8008a3c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008a40:	4631      	mov	r1, r6
 8008a42:	4628      	mov	r0, r5
 8008a44:	47b8      	blx	r7
 8008a46:	3001      	adds	r0, #1
 8008a48:	f43f af0d 	beq.w	8008866 <_printf_float+0xb6>
 8008a4c:	f04f 0a00 	mov.w	sl, #0
 8008a50:	f104 0b1a 	add.w	fp, r4, #26
 8008a54:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a56:	425b      	negs	r3, r3
 8008a58:	4553      	cmp	r3, sl
 8008a5a:	dc01      	bgt.n	8008a60 <_printf_float+0x2b0>
 8008a5c:	464b      	mov	r3, r9
 8008a5e:	e793      	b.n	8008988 <_printf_float+0x1d8>
 8008a60:	2301      	movs	r3, #1
 8008a62:	465a      	mov	r2, fp
 8008a64:	4631      	mov	r1, r6
 8008a66:	4628      	mov	r0, r5
 8008a68:	47b8      	blx	r7
 8008a6a:	3001      	adds	r0, #1
 8008a6c:	f43f aefb 	beq.w	8008866 <_printf_float+0xb6>
 8008a70:	f10a 0a01 	add.w	sl, sl, #1
 8008a74:	e7ee      	b.n	8008a54 <_printf_float+0x2a4>
 8008a76:	bf00      	nop
 8008a78:	7fefffff 	.word	0x7fefffff
 8008a7c:	0800aed4 	.word	0x0800aed4
 8008a80:	0800aed0 	.word	0x0800aed0
 8008a84:	0800aedc 	.word	0x0800aedc
 8008a88:	0800aed8 	.word	0x0800aed8
 8008a8c:	0800aee0 	.word	0x0800aee0
 8008a90:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008a92:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008a96:	4553      	cmp	r3, sl
 8008a98:	bfa8      	it	ge
 8008a9a:	4653      	movge	r3, sl
 8008a9c:	2b00      	cmp	r3, #0
 8008a9e:	4699      	mov	r9, r3
 8008aa0:	dc36      	bgt.n	8008b10 <_printf_float+0x360>
 8008aa2:	f04f 0b00 	mov.w	fp, #0
 8008aa6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008aaa:	f104 021a 	add.w	r2, r4, #26
 8008aae:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008ab0:	9306      	str	r3, [sp, #24]
 8008ab2:	eba3 0309 	sub.w	r3, r3, r9
 8008ab6:	455b      	cmp	r3, fp
 8008ab8:	dc31      	bgt.n	8008b1e <_printf_float+0x36e>
 8008aba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008abc:	459a      	cmp	sl, r3
 8008abe:	dc3a      	bgt.n	8008b36 <_printf_float+0x386>
 8008ac0:	6823      	ldr	r3, [r4, #0]
 8008ac2:	07da      	lsls	r2, r3, #31
 8008ac4:	d437      	bmi.n	8008b36 <_printf_float+0x386>
 8008ac6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008ac8:	ebaa 0903 	sub.w	r9, sl, r3
 8008acc:	9b06      	ldr	r3, [sp, #24]
 8008ace:	ebaa 0303 	sub.w	r3, sl, r3
 8008ad2:	4599      	cmp	r9, r3
 8008ad4:	bfa8      	it	ge
 8008ad6:	4699      	movge	r9, r3
 8008ad8:	f1b9 0f00 	cmp.w	r9, #0
 8008adc:	dc33      	bgt.n	8008b46 <_printf_float+0x396>
 8008ade:	f04f 0800 	mov.w	r8, #0
 8008ae2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008ae6:	f104 0b1a 	add.w	fp, r4, #26
 8008aea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008aec:	ebaa 0303 	sub.w	r3, sl, r3
 8008af0:	eba3 0309 	sub.w	r3, r3, r9
 8008af4:	4543      	cmp	r3, r8
 8008af6:	f77f af79 	ble.w	80089ec <_printf_float+0x23c>
 8008afa:	2301      	movs	r3, #1
 8008afc:	465a      	mov	r2, fp
 8008afe:	4631      	mov	r1, r6
 8008b00:	4628      	mov	r0, r5
 8008b02:	47b8      	blx	r7
 8008b04:	3001      	adds	r0, #1
 8008b06:	f43f aeae 	beq.w	8008866 <_printf_float+0xb6>
 8008b0a:	f108 0801 	add.w	r8, r8, #1
 8008b0e:	e7ec      	b.n	8008aea <_printf_float+0x33a>
 8008b10:	4642      	mov	r2, r8
 8008b12:	4631      	mov	r1, r6
 8008b14:	4628      	mov	r0, r5
 8008b16:	47b8      	blx	r7
 8008b18:	3001      	adds	r0, #1
 8008b1a:	d1c2      	bne.n	8008aa2 <_printf_float+0x2f2>
 8008b1c:	e6a3      	b.n	8008866 <_printf_float+0xb6>
 8008b1e:	2301      	movs	r3, #1
 8008b20:	4631      	mov	r1, r6
 8008b22:	4628      	mov	r0, r5
 8008b24:	9206      	str	r2, [sp, #24]
 8008b26:	47b8      	blx	r7
 8008b28:	3001      	adds	r0, #1
 8008b2a:	f43f ae9c 	beq.w	8008866 <_printf_float+0xb6>
 8008b2e:	9a06      	ldr	r2, [sp, #24]
 8008b30:	f10b 0b01 	add.w	fp, fp, #1
 8008b34:	e7bb      	b.n	8008aae <_printf_float+0x2fe>
 8008b36:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008b3a:	4631      	mov	r1, r6
 8008b3c:	4628      	mov	r0, r5
 8008b3e:	47b8      	blx	r7
 8008b40:	3001      	adds	r0, #1
 8008b42:	d1c0      	bne.n	8008ac6 <_printf_float+0x316>
 8008b44:	e68f      	b.n	8008866 <_printf_float+0xb6>
 8008b46:	9a06      	ldr	r2, [sp, #24]
 8008b48:	464b      	mov	r3, r9
 8008b4a:	4442      	add	r2, r8
 8008b4c:	4631      	mov	r1, r6
 8008b4e:	4628      	mov	r0, r5
 8008b50:	47b8      	blx	r7
 8008b52:	3001      	adds	r0, #1
 8008b54:	d1c3      	bne.n	8008ade <_printf_float+0x32e>
 8008b56:	e686      	b.n	8008866 <_printf_float+0xb6>
 8008b58:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008b5c:	f1ba 0f01 	cmp.w	sl, #1
 8008b60:	dc01      	bgt.n	8008b66 <_printf_float+0x3b6>
 8008b62:	07db      	lsls	r3, r3, #31
 8008b64:	d536      	bpl.n	8008bd4 <_printf_float+0x424>
 8008b66:	2301      	movs	r3, #1
 8008b68:	4642      	mov	r2, r8
 8008b6a:	4631      	mov	r1, r6
 8008b6c:	4628      	mov	r0, r5
 8008b6e:	47b8      	blx	r7
 8008b70:	3001      	adds	r0, #1
 8008b72:	f43f ae78 	beq.w	8008866 <_printf_float+0xb6>
 8008b76:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008b7a:	4631      	mov	r1, r6
 8008b7c:	4628      	mov	r0, r5
 8008b7e:	47b8      	blx	r7
 8008b80:	3001      	adds	r0, #1
 8008b82:	f43f ae70 	beq.w	8008866 <_printf_float+0xb6>
 8008b86:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008b8a:	2200      	movs	r2, #0
 8008b8c:	2300      	movs	r3, #0
 8008b8e:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8008b92:	f7f7 ffb1 	bl	8000af8 <__aeabi_dcmpeq>
 8008b96:	b9c0      	cbnz	r0, 8008bca <_printf_float+0x41a>
 8008b98:	4653      	mov	r3, sl
 8008b9a:	f108 0201 	add.w	r2, r8, #1
 8008b9e:	4631      	mov	r1, r6
 8008ba0:	4628      	mov	r0, r5
 8008ba2:	47b8      	blx	r7
 8008ba4:	3001      	adds	r0, #1
 8008ba6:	d10c      	bne.n	8008bc2 <_printf_float+0x412>
 8008ba8:	e65d      	b.n	8008866 <_printf_float+0xb6>
 8008baa:	2301      	movs	r3, #1
 8008bac:	465a      	mov	r2, fp
 8008bae:	4631      	mov	r1, r6
 8008bb0:	4628      	mov	r0, r5
 8008bb2:	47b8      	blx	r7
 8008bb4:	3001      	adds	r0, #1
 8008bb6:	f43f ae56 	beq.w	8008866 <_printf_float+0xb6>
 8008bba:	f108 0801 	add.w	r8, r8, #1
 8008bbe:	45d0      	cmp	r8, sl
 8008bc0:	dbf3      	blt.n	8008baa <_printf_float+0x3fa>
 8008bc2:	464b      	mov	r3, r9
 8008bc4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8008bc8:	e6df      	b.n	800898a <_printf_float+0x1da>
 8008bca:	f04f 0800 	mov.w	r8, #0
 8008bce:	f104 0b1a 	add.w	fp, r4, #26
 8008bd2:	e7f4      	b.n	8008bbe <_printf_float+0x40e>
 8008bd4:	2301      	movs	r3, #1
 8008bd6:	4642      	mov	r2, r8
 8008bd8:	e7e1      	b.n	8008b9e <_printf_float+0x3ee>
 8008bda:	2301      	movs	r3, #1
 8008bdc:	464a      	mov	r2, r9
 8008bde:	4631      	mov	r1, r6
 8008be0:	4628      	mov	r0, r5
 8008be2:	47b8      	blx	r7
 8008be4:	3001      	adds	r0, #1
 8008be6:	f43f ae3e 	beq.w	8008866 <_printf_float+0xb6>
 8008bea:	f108 0801 	add.w	r8, r8, #1
 8008bee:	68e3      	ldr	r3, [r4, #12]
 8008bf0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008bf2:	1a5b      	subs	r3, r3, r1
 8008bf4:	4543      	cmp	r3, r8
 8008bf6:	dcf0      	bgt.n	8008bda <_printf_float+0x42a>
 8008bf8:	e6fc      	b.n	80089f4 <_printf_float+0x244>
 8008bfa:	f04f 0800 	mov.w	r8, #0
 8008bfe:	f104 0919 	add.w	r9, r4, #25
 8008c02:	e7f4      	b.n	8008bee <_printf_float+0x43e>

08008c04 <_printf_common>:
 8008c04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008c08:	4616      	mov	r6, r2
 8008c0a:	4698      	mov	r8, r3
 8008c0c:	688a      	ldr	r2, [r1, #8]
 8008c0e:	690b      	ldr	r3, [r1, #16]
 8008c10:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008c14:	4293      	cmp	r3, r2
 8008c16:	bfb8      	it	lt
 8008c18:	4613      	movlt	r3, r2
 8008c1a:	6033      	str	r3, [r6, #0]
 8008c1c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008c20:	4607      	mov	r7, r0
 8008c22:	460c      	mov	r4, r1
 8008c24:	b10a      	cbz	r2, 8008c2a <_printf_common+0x26>
 8008c26:	3301      	adds	r3, #1
 8008c28:	6033      	str	r3, [r6, #0]
 8008c2a:	6823      	ldr	r3, [r4, #0]
 8008c2c:	0699      	lsls	r1, r3, #26
 8008c2e:	bf42      	ittt	mi
 8008c30:	6833      	ldrmi	r3, [r6, #0]
 8008c32:	3302      	addmi	r3, #2
 8008c34:	6033      	strmi	r3, [r6, #0]
 8008c36:	6825      	ldr	r5, [r4, #0]
 8008c38:	f015 0506 	ands.w	r5, r5, #6
 8008c3c:	d106      	bne.n	8008c4c <_printf_common+0x48>
 8008c3e:	f104 0a19 	add.w	sl, r4, #25
 8008c42:	68e3      	ldr	r3, [r4, #12]
 8008c44:	6832      	ldr	r2, [r6, #0]
 8008c46:	1a9b      	subs	r3, r3, r2
 8008c48:	42ab      	cmp	r3, r5
 8008c4a:	dc26      	bgt.n	8008c9a <_printf_common+0x96>
 8008c4c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008c50:	6822      	ldr	r2, [r4, #0]
 8008c52:	3b00      	subs	r3, #0
 8008c54:	bf18      	it	ne
 8008c56:	2301      	movne	r3, #1
 8008c58:	0692      	lsls	r2, r2, #26
 8008c5a:	d42b      	bmi.n	8008cb4 <_printf_common+0xb0>
 8008c5c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008c60:	4641      	mov	r1, r8
 8008c62:	4638      	mov	r0, r7
 8008c64:	47c8      	blx	r9
 8008c66:	3001      	adds	r0, #1
 8008c68:	d01e      	beq.n	8008ca8 <_printf_common+0xa4>
 8008c6a:	6823      	ldr	r3, [r4, #0]
 8008c6c:	6922      	ldr	r2, [r4, #16]
 8008c6e:	f003 0306 	and.w	r3, r3, #6
 8008c72:	2b04      	cmp	r3, #4
 8008c74:	bf02      	ittt	eq
 8008c76:	68e5      	ldreq	r5, [r4, #12]
 8008c78:	6833      	ldreq	r3, [r6, #0]
 8008c7a:	1aed      	subeq	r5, r5, r3
 8008c7c:	68a3      	ldr	r3, [r4, #8]
 8008c7e:	bf0c      	ite	eq
 8008c80:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008c84:	2500      	movne	r5, #0
 8008c86:	4293      	cmp	r3, r2
 8008c88:	bfc4      	itt	gt
 8008c8a:	1a9b      	subgt	r3, r3, r2
 8008c8c:	18ed      	addgt	r5, r5, r3
 8008c8e:	2600      	movs	r6, #0
 8008c90:	341a      	adds	r4, #26
 8008c92:	42b5      	cmp	r5, r6
 8008c94:	d11a      	bne.n	8008ccc <_printf_common+0xc8>
 8008c96:	2000      	movs	r0, #0
 8008c98:	e008      	b.n	8008cac <_printf_common+0xa8>
 8008c9a:	2301      	movs	r3, #1
 8008c9c:	4652      	mov	r2, sl
 8008c9e:	4641      	mov	r1, r8
 8008ca0:	4638      	mov	r0, r7
 8008ca2:	47c8      	blx	r9
 8008ca4:	3001      	adds	r0, #1
 8008ca6:	d103      	bne.n	8008cb0 <_printf_common+0xac>
 8008ca8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008cac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008cb0:	3501      	adds	r5, #1
 8008cb2:	e7c6      	b.n	8008c42 <_printf_common+0x3e>
 8008cb4:	18e1      	adds	r1, r4, r3
 8008cb6:	1c5a      	adds	r2, r3, #1
 8008cb8:	2030      	movs	r0, #48	@ 0x30
 8008cba:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008cbe:	4422      	add	r2, r4
 8008cc0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008cc4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008cc8:	3302      	adds	r3, #2
 8008cca:	e7c7      	b.n	8008c5c <_printf_common+0x58>
 8008ccc:	2301      	movs	r3, #1
 8008cce:	4622      	mov	r2, r4
 8008cd0:	4641      	mov	r1, r8
 8008cd2:	4638      	mov	r0, r7
 8008cd4:	47c8      	blx	r9
 8008cd6:	3001      	adds	r0, #1
 8008cd8:	d0e6      	beq.n	8008ca8 <_printf_common+0xa4>
 8008cda:	3601      	adds	r6, #1
 8008cdc:	e7d9      	b.n	8008c92 <_printf_common+0x8e>
	...

08008ce0 <_printf_i>:
 8008ce0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008ce4:	7e0f      	ldrb	r7, [r1, #24]
 8008ce6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008ce8:	2f78      	cmp	r7, #120	@ 0x78
 8008cea:	4691      	mov	r9, r2
 8008cec:	4680      	mov	r8, r0
 8008cee:	460c      	mov	r4, r1
 8008cf0:	469a      	mov	sl, r3
 8008cf2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008cf6:	d807      	bhi.n	8008d08 <_printf_i+0x28>
 8008cf8:	2f62      	cmp	r7, #98	@ 0x62
 8008cfa:	d80a      	bhi.n	8008d12 <_printf_i+0x32>
 8008cfc:	2f00      	cmp	r7, #0
 8008cfe:	f000 80d1 	beq.w	8008ea4 <_printf_i+0x1c4>
 8008d02:	2f58      	cmp	r7, #88	@ 0x58
 8008d04:	f000 80b8 	beq.w	8008e78 <_printf_i+0x198>
 8008d08:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008d0c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008d10:	e03a      	b.n	8008d88 <_printf_i+0xa8>
 8008d12:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008d16:	2b15      	cmp	r3, #21
 8008d18:	d8f6      	bhi.n	8008d08 <_printf_i+0x28>
 8008d1a:	a101      	add	r1, pc, #4	@ (adr r1, 8008d20 <_printf_i+0x40>)
 8008d1c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008d20:	08008d79 	.word	0x08008d79
 8008d24:	08008d8d 	.word	0x08008d8d
 8008d28:	08008d09 	.word	0x08008d09
 8008d2c:	08008d09 	.word	0x08008d09
 8008d30:	08008d09 	.word	0x08008d09
 8008d34:	08008d09 	.word	0x08008d09
 8008d38:	08008d8d 	.word	0x08008d8d
 8008d3c:	08008d09 	.word	0x08008d09
 8008d40:	08008d09 	.word	0x08008d09
 8008d44:	08008d09 	.word	0x08008d09
 8008d48:	08008d09 	.word	0x08008d09
 8008d4c:	08008e8b 	.word	0x08008e8b
 8008d50:	08008db7 	.word	0x08008db7
 8008d54:	08008e45 	.word	0x08008e45
 8008d58:	08008d09 	.word	0x08008d09
 8008d5c:	08008d09 	.word	0x08008d09
 8008d60:	08008ead 	.word	0x08008ead
 8008d64:	08008d09 	.word	0x08008d09
 8008d68:	08008db7 	.word	0x08008db7
 8008d6c:	08008d09 	.word	0x08008d09
 8008d70:	08008d09 	.word	0x08008d09
 8008d74:	08008e4d 	.word	0x08008e4d
 8008d78:	6833      	ldr	r3, [r6, #0]
 8008d7a:	1d1a      	adds	r2, r3, #4
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	6032      	str	r2, [r6, #0]
 8008d80:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008d84:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008d88:	2301      	movs	r3, #1
 8008d8a:	e09c      	b.n	8008ec6 <_printf_i+0x1e6>
 8008d8c:	6833      	ldr	r3, [r6, #0]
 8008d8e:	6820      	ldr	r0, [r4, #0]
 8008d90:	1d19      	adds	r1, r3, #4
 8008d92:	6031      	str	r1, [r6, #0]
 8008d94:	0606      	lsls	r6, r0, #24
 8008d96:	d501      	bpl.n	8008d9c <_printf_i+0xbc>
 8008d98:	681d      	ldr	r5, [r3, #0]
 8008d9a:	e003      	b.n	8008da4 <_printf_i+0xc4>
 8008d9c:	0645      	lsls	r5, r0, #25
 8008d9e:	d5fb      	bpl.n	8008d98 <_printf_i+0xb8>
 8008da0:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008da4:	2d00      	cmp	r5, #0
 8008da6:	da03      	bge.n	8008db0 <_printf_i+0xd0>
 8008da8:	232d      	movs	r3, #45	@ 0x2d
 8008daa:	426d      	negs	r5, r5
 8008dac:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008db0:	4858      	ldr	r0, [pc, #352]	@ (8008f14 <_printf_i+0x234>)
 8008db2:	230a      	movs	r3, #10
 8008db4:	e011      	b.n	8008dda <_printf_i+0xfa>
 8008db6:	6821      	ldr	r1, [r4, #0]
 8008db8:	6833      	ldr	r3, [r6, #0]
 8008dba:	0608      	lsls	r0, r1, #24
 8008dbc:	f853 5b04 	ldr.w	r5, [r3], #4
 8008dc0:	d402      	bmi.n	8008dc8 <_printf_i+0xe8>
 8008dc2:	0649      	lsls	r1, r1, #25
 8008dc4:	bf48      	it	mi
 8008dc6:	b2ad      	uxthmi	r5, r5
 8008dc8:	2f6f      	cmp	r7, #111	@ 0x6f
 8008dca:	4852      	ldr	r0, [pc, #328]	@ (8008f14 <_printf_i+0x234>)
 8008dcc:	6033      	str	r3, [r6, #0]
 8008dce:	bf14      	ite	ne
 8008dd0:	230a      	movne	r3, #10
 8008dd2:	2308      	moveq	r3, #8
 8008dd4:	2100      	movs	r1, #0
 8008dd6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008dda:	6866      	ldr	r6, [r4, #4]
 8008ddc:	60a6      	str	r6, [r4, #8]
 8008dde:	2e00      	cmp	r6, #0
 8008de0:	db05      	blt.n	8008dee <_printf_i+0x10e>
 8008de2:	6821      	ldr	r1, [r4, #0]
 8008de4:	432e      	orrs	r6, r5
 8008de6:	f021 0104 	bic.w	r1, r1, #4
 8008dea:	6021      	str	r1, [r4, #0]
 8008dec:	d04b      	beq.n	8008e86 <_printf_i+0x1a6>
 8008dee:	4616      	mov	r6, r2
 8008df0:	fbb5 f1f3 	udiv	r1, r5, r3
 8008df4:	fb03 5711 	mls	r7, r3, r1, r5
 8008df8:	5dc7      	ldrb	r7, [r0, r7]
 8008dfa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008dfe:	462f      	mov	r7, r5
 8008e00:	42bb      	cmp	r3, r7
 8008e02:	460d      	mov	r5, r1
 8008e04:	d9f4      	bls.n	8008df0 <_printf_i+0x110>
 8008e06:	2b08      	cmp	r3, #8
 8008e08:	d10b      	bne.n	8008e22 <_printf_i+0x142>
 8008e0a:	6823      	ldr	r3, [r4, #0]
 8008e0c:	07df      	lsls	r7, r3, #31
 8008e0e:	d508      	bpl.n	8008e22 <_printf_i+0x142>
 8008e10:	6923      	ldr	r3, [r4, #16]
 8008e12:	6861      	ldr	r1, [r4, #4]
 8008e14:	4299      	cmp	r1, r3
 8008e16:	bfde      	ittt	le
 8008e18:	2330      	movle	r3, #48	@ 0x30
 8008e1a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008e1e:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8008e22:	1b92      	subs	r2, r2, r6
 8008e24:	6122      	str	r2, [r4, #16]
 8008e26:	f8cd a000 	str.w	sl, [sp]
 8008e2a:	464b      	mov	r3, r9
 8008e2c:	aa03      	add	r2, sp, #12
 8008e2e:	4621      	mov	r1, r4
 8008e30:	4640      	mov	r0, r8
 8008e32:	f7ff fee7 	bl	8008c04 <_printf_common>
 8008e36:	3001      	adds	r0, #1
 8008e38:	d14a      	bne.n	8008ed0 <_printf_i+0x1f0>
 8008e3a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008e3e:	b004      	add	sp, #16
 8008e40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008e44:	6823      	ldr	r3, [r4, #0]
 8008e46:	f043 0320 	orr.w	r3, r3, #32
 8008e4a:	6023      	str	r3, [r4, #0]
 8008e4c:	4832      	ldr	r0, [pc, #200]	@ (8008f18 <_printf_i+0x238>)
 8008e4e:	2778      	movs	r7, #120	@ 0x78
 8008e50:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008e54:	6823      	ldr	r3, [r4, #0]
 8008e56:	6831      	ldr	r1, [r6, #0]
 8008e58:	061f      	lsls	r7, r3, #24
 8008e5a:	f851 5b04 	ldr.w	r5, [r1], #4
 8008e5e:	d402      	bmi.n	8008e66 <_printf_i+0x186>
 8008e60:	065f      	lsls	r7, r3, #25
 8008e62:	bf48      	it	mi
 8008e64:	b2ad      	uxthmi	r5, r5
 8008e66:	6031      	str	r1, [r6, #0]
 8008e68:	07d9      	lsls	r1, r3, #31
 8008e6a:	bf44      	itt	mi
 8008e6c:	f043 0320 	orrmi.w	r3, r3, #32
 8008e70:	6023      	strmi	r3, [r4, #0]
 8008e72:	b11d      	cbz	r5, 8008e7c <_printf_i+0x19c>
 8008e74:	2310      	movs	r3, #16
 8008e76:	e7ad      	b.n	8008dd4 <_printf_i+0xf4>
 8008e78:	4826      	ldr	r0, [pc, #152]	@ (8008f14 <_printf_i+0x234>)
 8008e7a:	e7e9      	b.n	8008e50 <_printf_i+0x170>
 8008e7c:	6823      	ldr	r3, [r4, #0]
 8008e7e:	f023 0320 	bic.w	r3, r3, #32
 8008e82:	6023      	str	r3, [r4, #0]
 8008e84:	e7f6      	b.n	8008e74 <_printf_i+0x194>
 8008e86:	4616      	mov	r6, r2
 8008e88:	e7bd      	b.n	8008e06 <_printf_i+0x126>
 8008e8a:	6833      	ldr	r3, [r6, #0]
 8008e8c:	6825      	ldr	r5, [r4, #0]
 8008e8e:	6961      	ldr	r1, [r4, #20]
 8008e90:	1d18      	adds	r0, r3, #4
 8008e92:	6030      	str	r0, [r6, #0]
 8008e94:	062e      	lsls	r6, r5, #24
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	d501      	bpl.n	8008e9e <_printf_i+0x1be>
 8008e9a:	6019      	str	r1, [r3, #0]
 8008e9c:	e002      	b.n	8008ea4 <_printf_i+0x1c4>
 8008e9e:	0668      	lsls	r0, r5, #25
 8008ea0:	d5fb      	bpl.n	8008e9a <_printf_i+0x1ba>
 8008ea2:	8019      	strh	r1, [r3, #0]
 8008ea4:	2300      	movs	r3, #0
 8008ea6:	6123      	str	r3, [r4, #16]
 8008ea8:	4616      	mov	r6, r2
 8008eaa:	e7bc      	b.n	8008e26 <_printf_i+0x146>
 8008eac:	6833      	ldr	r3, [r6, #0]
 8008eae:	1d1a      	adds	r2, r3, #4
 8008eb0:	6032      	str	r2, [r6, #0]
 8008eb2:	681e      	ldr	r6, [r3, #0]
 8008eb4:	6862      	ldr	r2, [r4, #4]
 8008eb6:	2100      	movs	r1, #0
 8008eb8:	4630      	mov	r0, r6
 8008eba:	f7f7 f9a1 	bl	8000200 <memchr>
 8008ebe:	b108      	cbz	r0, 8008ec4 <_printf_i+0x1e4>
 8008ec0:	1b80      	subs	r0, r0, r6
 8008ec2:	6060      	str	r0, [r4, #4]
 8008ec4:	6863      	ldr	r3, [r4, #4]
 8008ec6:	6123      	str	r3, [r4, #16]
 8008ec8:	2300      	movs	r3, #0
 8008eca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008ece:	e7aa      	b.n	8008e26 <_printf_i+0x146>
 8008ed0:	6923      	ldr	r3, [r4, #16]
 8008ed2:	4632      	mov	r2, r6
 8008ed4:	4649      	mov	r1, r9
 8008ed6:	4640      	mov	r0, r8
 8008ed8:	47d0      	blx	sl
 8008eda:	3001      	adds	r0, #1
 8008edc:	d0ad      	beq.n	8008e3a <_printf_i+0x15a>
 8008ede:	6823      	ldr	r3, [r4, #0]
 8008ee0:	079b      	lsls	r3, r3, #30
 8008ee2:	d413      	bmi.n	8008f0c <_printf_i+0x22c>
 8008ee4:	68e0      	ldr	r0, [r4, #12]
 8008ee6:	9b03      	ldr	r3, [sp, #12]
 8008ee8:	4298      	cmp	r0, r3
 8008eea:	bfb8      	it	lt
 8008eec:	4618      	movlt	r0, r3
 8008eee:	e7a6      	b.n	8008e3e <_printf_i+0x15e>
 8008ef0:	2301      	movs	r3, #1
 8008ef2:	4632      	mov	r2, r6
 8008ef4:	4649      	mov	r1, r9
 8008ef6:	4640      	mov	r0, r8
 8008ef8:	47d0      	blx	sl
 8008efa:	3001      	adds	r0, #1
 8008efc:	d09d      	beq.n	8008e3a <_printf_i+0x15a>
 8008efe:	3501      	adds	r5, #1
 8008f00:	68e3      	ldr	r3, [r4, #12]
 8008f02:	9903      	ldr	r1, [sp, #12]
 8008f04:	1a5b      	subs	r3, r3, r1
 8008f06:	42ab      	cmp	r3, r5
 8008f08:	dcf2      	bgt.n	8008ef0 <_printf_i+0x210>
 8008f0a:	e7eb      	b.n	8008ee4 <_printf_i+0x204>
 8008f0c:	2500      	movs	r5, #0
 8008f0e:	f104 0619 	add.w	r6, r4, #25
 8008f12:	e7f5      	b.n	8008f00 <_printf_i+0x220>
 8008f14:	0800aee2 	.word	0x0800aee2
 8008f18:	0800aef3 	.word	0x0800aef3

08008f1c <std>:
 8008f1c:	2300      	movs	r3, #0
 8008f1e:	b510      	push	{r4, lr}
 8008f20:	4604      	mov	r4, r0
 8008f22:	e9c0 3300 	strd	r3, r3, [r0]
 8008f26:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008f2a:	6083      	str	r3, [r0, #8]
 8008f2c:	8181      	strh	r1, [r0, #12]
 8008f2e:	6643      	str	r3, [r0, #100]	@ 0x64
 8008f30:	81c2      	strh	r2, [r0, #14]
 8008f32:	6183      	str	r3, [r0, #24]
 8008f34:	4619      	mov	r1, r3
 8008f36:	2208      	movs	r2, #8
 8008f38:	305c      	adds	r0, #92	@ 0x5c
 8008f3a:	f000 f9a3 	bl	8009284 <memset>
 8008f3e:	4b0d      	ldr	r3, [pc, #52]	@ (8008f74 <std+0x58>)
 8008f40:	6263      	str	r3, [r4, #36]	@ 0x24
 8008f42:	4b0d      	ldr	r3, [pc, #52]	@ (8008f78 <std+0x5c>)
 8008f44:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008f46:	4b0d      	ldr	r3, [pc, #52]	@ (8008f7c <std+0x60>)
 8008f48:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008f4a:	4b0d      	ldr	r3, [pc, #52]	@ (8008f80 <std+0x64>)
 8008f4c:	6323      	str	r3, [r4, #48]	@ 0x30
 8008f4e:	4b0d      	ldr	r3, [pc, #52]	@ (8008f84 <std+0x68>)
 8008f50:	6224      	str	r4, [r4, #32]
 8008f52:	429c      	cmp	r4, r3
 8008f54:	d006      	beq.n	8008f64 <std+0x48>
 8008f56:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008f5a:	4294      	cmp	r4, r2
 8008f5c:	d002      	beq.n	8008f64 <std+0x48>
 8008f5e:	33d0      	adds	r3, #208	@ 0xd0
 8008f60:	429c      	cmp	r4, r3
 8008f62:	d105      	bne.n	8008f70 <std+0x54>
 8008f64:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008f68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008f6c:	f000 ba16 	b.w	800939c <__retarget_lock_init_recursive>
 8008f70:	bd10      	pop	{r4, pc}
 8008f72:	bf00      	nop
 8008f74:	080090a1 	.word	0x080090a1
 8008f78:	080090c3 	.word	0x080090c3
 8008f7c:	080090fb 	.word	0x080090fb
 8008f80:	0800911f 	.word	0x0800911f
 8008f84:	200407d4 	.word	0x200407d4

08008f88 <stdio_exit_handler>:
 8008f88:	4a02      	ldr	r2, [pc, #8]	@ (8008f94 <stdio_exit_handler+0xc>)
 8008f8a:	4903      	ldr	r1, [pc, #12]	@ (8008f98 <stdio_exit_handler+0x10>)
 8008f8c:	4803      	ldr	r0, [pc, #12]	@ (8008f9c <stdio_exit_handler+0x14>)
 8008f8e:	f000 b869 	b.w	8009064 <_fwalk_sglue>
 8008f92:	bf00      	nop
 8008f94:	2004000c 	.word	0x2004000c
 8008f98:	0800ab6d 	.word	0x0800ab6d
 8008f9c:	2004001c 	.word	0x2004001c

08008fa0 <cleanup_stdio>:
 8008fa0:	6841      	ldr	r1, [r0, #4]
 8008fa2:	4b0c      	ldr	r3, [pc, #48]	@ (8008fd4 <cleanup_stdio+0x34>)
 8008fa4:	4299      	cmp	r1, r3
 8008fa6:	b510      	push	{r4, lr}
 8008fa8:	4604      	mov	r4, r0
 8008faa:	d001      	beq.n	8008fb0 <cleanup_stdio+0x10>
 8008fac:	f001 fdde 	bl	800ab6c <_fflush_r>
 8008fb0:	68a1      	ldr	r1, [r4, #8]
 8008fb2:	4b09      	ldr	r3, [pc, #36]	@ (8008fd8 <cleanup_stdio+0x38>)
 8008fb4:	4299      	cmp	r1, r3
 8008fb6:	d002      	beq.n	8008fbe <cleanup_stdio+0x1e>
 8008fb8:	4620      	mov	r0, r4
 8008fba:	f001 fdd7 	bl	800ab6c <_fflush_r>
 8008fbe:	68e1      	ldr	r1, [r4, #12]
 8008fc0:	4b06      	ldr	r3, [pc, #24]	@ (8008fdc <cleanup_stdio+0x3c>)
 8008fc2:	4299      	cmp	r1, r3
 8008fc4:	d004      	beq.n	8008fd0 <cleanup_stdio+0x30>
 8008fc6:	4620      	mov	r0, r4
 8008fc8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008fcc:	f001 bdce 	b.w	800ab6c <_fflush_r>
 8008fd0:	bd10      	pop	{r4, pc}
 8008fd2:	bf00      	nop
 8008fd4:	200407d4 	.word	0x200407d4
 8008fd8:	2004083c 	.word	0x2004083c
 8008fdc:	200408a4 	.word	0x200408a4

08008fe0 <global_stdio_init.part.0>:
 8008fe0:	b510      	push	{r4, lr}
 8008fe2:	4b0b      	ldr	r3, [pc, #44]	@ (8009010 <global_stdio_init.part.0+0x30>)
 8008fe4:	4c0b      	ldr	r4, [pc, #44]	@ (8009014 <global_stdio_init.part.0+0x34>)
 8008fe6:	4a0c      	ldr	r2, [pc, #48]	@ (8009018 <global_stdio_init.part.0+0x38>)
 8008fe8:	601a      	str	r2, [r3, #0]
 8008fea:	4620      	mov	r0, r4
 8008fec:	2200      	movs	r2, #0
 8008fee:	2104      	movs	r1, #4
 8008ff0:	f7ff ff94 	bl	8008f1c <std>
 8008ff4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008ff8:	2201      	movs	r2, #1
 8008ffa:	2109      	movs	r1, #9
 8008ffc:	f7ff ff8e 	bl	8008f1c <std>
 8009000:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009004:	2202      	movs	r2, #2
 8009006:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800900a:	2112      	movs	r1, #18
 800900c:	f7ff bf86 	b.w	8008f1c <std>
 8009010:	2004090c 	.word	0x2004090c
 8009014:	200407d4 	.word	0x200407d4
 8009018:	08008f89 	.word	0x08008f89

0800901c <__sfp_lock_acquire>:
 800901c:	4801      	ldr	r0, [pc, #4]	@ (8009024 <__sfp_lock_acquire+0x8>)
 800901e:	f000 b9be 	b.w	800939e <__retarget_lock_acquire_recursive>
 8009022:	bf00      	nop
 8009024:	20040915 	.word	0x20040915

08009028 <__sfp_lock_release>:
 8009028:	4801      	ldr	r0, [pc, #4]	@ (8009030 <__sfp_lock_release+0x8>)
 800902a:	f000 b9b9 	b.w	80093a0 <__retarget_lock_release_recursive>
 800902e:	bf00      	nop
 8009030:	20040915 	.word	0x20040915

08009034 <__sinit>:
 8009034:	b510      	push	{r4, lr}
 8009036:	4604      	mov	r4, r0
 8009038:	f7ff fff0 	bl	800901c <__sfp_lock_acquire>
 800903c:	6a23      	ldr	r3, [r4, #32]
 800903e:	b11b      	cbz	r3, 8009048 <__sinit+0x14>
 8009040:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009044:	f7ff bff0 	b.w	8009028 <__sfp_lock_release>
 8009048:	4b04      	ldr	r3, [pc, #16]	@ (800905c <__sinit+0x28>)
 800904a:	6223      	str	r3, [r4, #32]
 800904c:	4b04      	ldr	r3, [pc, #16]	@ (8009060 <__sinit+0x2c>)
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	2b00      	cmp	r3, #0
 8009052:	d1f5      	bne.n	8009040 <__sinit+0xc>
 8009054:	f7ff ffc4 	bl	8008fe0 <global_stdio_init.part.0>
 8009058:	e7f2      	b.n	8009040 <__sinit+0xc>
 800905a:	bf00      	nop
 800905c:	08008fa1 	.word	0x08008fa1
 8009060:	2004090c 	.word	0x2004090c

08009064 <_fwalk_sglue>:
 8009064:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009068:	4607      	mov	r7, r0
 800906a:	4688      	mov	r8, r1
 800906c:	4614      	mov	r4, r2
 800906e:	2600      	movs	r6, #0
 8009070:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009074:	f1b9 0901 	subs.w	r9, r9, #1
 8009078:	d505      	bpl.n	8009086 <_fwalk_sglue+0x22>
 800907a:	6824      	ldr	r4, [r4, #0]
 800907c:	2c00      	cmp	r4, #0
 800907e:	d1f7      	bne.n	8009070 <_fwalk_sglue+0xc>
 8009080:	4630      	mov	r0, r6
 8009082:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009086:	89ab      	ldrh	r3, [r5, #12]
 8009088:	2b01      	cmp	r3, #1
 800908a:	d907      	bls.n	800909c <_fwalk_sglue+0x38>
 800908c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009090:	3301      	adds	r3, #1
 8009092:	d003      	beq.n	800909c <_fwalk_sglue+0x38>
 8009094:	4629      	mov	r1, r5
 8009096:	4638      	mov	r0, r7
 8009098:	47c0      	blx	r8
 800909a:	4306      	orrs	r6, r0
 800909c:	3568      	adds	r5, #104	@ 0x68
 800909e:	e7e9      	b.n	8009074 <_fwalk_sglue+0x10>

080090a0 <__sread>:
 80090a0:	b510      	push	{r4, lr}
 80090a2:	460c      	mov	r4, r1
 80090a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80090a8:	f000 f91a 	bl	80092e0 <_read_r>
 80090ac:	2800      	cmp	r0, #0
 80090ae:	bfab      	itete	ge
 80090b0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80090b2:	89a3      	ldrhlt	r3, [r4, #12]
 80090b4:	181b      	addge	r3, r3, r0
 80090b6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80090ba:	bfac      	ite	ge
 80090bc:	6563      	strge	r3, [r4, #84]	@ 0x54
 80090be:	81a3      	strhlt	r3, [r4, #12]
 80090c0:	bd10      	pop	{r4, pc}

080090c2 <__swrite>:
 80090c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80090c6:	461f      	mov	r7, r3
 80090c8:	898b      	ldrh	r3, [r1, #12]
 80090ca:	05db      	lsls	r3, r3, #23
 80090cc:	4605      	mov	r5, r0
 80090ce:	460c      	mov	r4, r1
 80090d0:	4616      	mov	r6, r2
 80090d2:	d505      	bpl.n	80090e0 <__swrite+0x1e>
 80090d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80090d8:	2302      	movs	r3, #2
 80090da:	2200      	movs	r2, #0
 80090dc:	f000 f8ee 	bl	80092bc <_lseek_r>
 80090e0:	89a3      	ldrh	r3, [r4, #12]
 80090e2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80090e6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80090ea:	81a3      	strh	r3, [r4, #12]
 80090ec:	4632      	mov	r2, r6
 80090ee:	463b      	mov	r3, r7
 80090f0:	4628      	mov	r0, r5
 80090f2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80090f6:	f000 b915 	b.w	8009324 <_write_r>

080090fa <__sseek>:
 80090fa:	b510      	push	{r4, lr}
 80090fc:	460c      	mov	r4, r1
 80090fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009102:	f000 f8db 	bl	80092bc <_lseek_r>
 8009106:	1c43      	adds	r3, r0, #1
 8009108:	89a3      	ldrh	r3, [r4, #12]
 800910a:	bf15      	itete	ne
 800910c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800910e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8009112:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8009116:	81a3      	strheq	r3, [r4, #12]
 8009118:	bf18      	it	ne
 800911a:	81a3      	strhne	r3, [r4, #12]
 800911c:	bd10      	pop	{r4, pc}

0800911e <__sclose>:
 800911e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009122:	f000 b8bb 	b.w	800929c <_close_r>

08009126 <__swbuf_r>:
 8009126:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009128:	460e      	mov	r6, r1
 800912a:	4614      	mov	r4, r2
 800912c:	4605      	mov	r5, r0
 800912e:	b118      	cbz	r0, 8009138 <__swbuf_r+0x12>
 8009130:	6a03      	ldr	r3, [r0, #32]
 8009132:	b90b      	cbnz	r3, 8009138 <__swbuf_r+0x12>
 8009134:	f7ff ff7e 	bl	8009034 <__sinit>
 8009138:	69a3      	ldr	r3, [r4, #24]
 800913a:	60a3      	str	r3, [r4, #8]
 800913c:	89a3      	ldrh	r3, [r4, #12]
 800913e:	071a      	lsls	r2, r3, #28
 8009140:	d501      	bpl.n	8009146 <__swbuf_r+0x20>
 8009142:	6923      	ldr	r3, [r4, #16]
 8009144:	b943      	cbnz	r3, 8009158 <__swbuf_r+0x32>
 8009146:	4621      	mov	r1, r4
 8009148:	4628      	mov	r0, r5
 800914a:	f000 f82b 	bl	80091a4 <__swsetup_r>
 800914e:	b118      	cbz	r0, 8009158 <__swbuf_r+0x32>
 8009150:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8009154:	4638      	mov	r0, r7
 8009156:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009158:	6823      	ldr	r3, [r4, #0]
 800915a:	6922      	ldr	r2, [r4, #16]
 800915c:	1a98      	subs	r0, r3, r2
 800915e:	6963      	ldr	r3, [r4, #20]
 8009160:	b2f6      	uxtb	r6, r6
 8009162:	4283      	cmp	r3, r0
 8009164:	4637      	mov	r7, r6
 8009166:	dc05      	bgt.n	8009174 <__swbuf_r+0x4e>
 8009168:	4621      	mov	r1, r4
 800916a:	4628      	mov	r0, r5
 800916c:	f001 fcfe 	bl	800ab6c <_fflush_r>
 8009170:	2800      	cmp	r0, #0
 8009172:	d1ed      	bne.n	8009150 <__swbuf_r+0x2a>
 8009174:	68a3      	ldr	r3, [r4, #8]
 8009176:	3b01      	subs	r3, #1
 8009178:	60a3      	str	r3, [r4, #8]
 800917a:	6823      	ldr	r3, [r4, #0]
 800917c:	1c5a      	adds	r2, r3, #1
 800917e:	6022      	str	r2, [r4, #0]
 8009180:	701e      	strb	r6, [r3, #0]
 8009182:	6962      	ldr	r2, [r4, #20]
 8009184:	1c43      	adds	r3, r0, #1
 8009186:	429a      	cmp	r2, r3
 8009188:	d004      	beq.n	8009194 <__swbuf_r+0x6e>
 800918a:	89a3      	ldrh	r3, [r4, #12]
 800918c:	07db      	lsls	r3, r3, #31
 800918e:	d5e1      	bpl.n	8009154 <__swbuf_r+0x2e>
 8009190:	2e0a      	cmp	r6, #10
 8009192:	d1df      	bne.n	8009154 <__swbuf_r+0x2e>
 8009194:	4621      	mov	r1, r4
 8009196:	4628      	mov	r0, r5
 8009198:	f001 fce8 	bl	800ab6c <_fflush_r>
 800919c:	2800      	cmp	r0, #0
 800919e:	d0d9      	beq.n	8009154 <__swbuf_r+0x2e>
 80091a0:	e7d6      	b.n	8009150 <__swbuf_r+0x2a>
	...

080091a4 <__swsetup_r>:
 80091a4:	b538      	push	{r3, r4, r5, lr}
 80091a6:	4b29      	ldr	r3, [pc, #164]	@ (800924c <__swsetup_r+0xa8>)
 80091a8:	4605      	mov	r5, r0
 80091aa:	6818      	ldr	r0, [r3, #0]
 80091ac:	460c      	mov	r4, r1
 80091ae:	b118      	cbz	r0, 80091b8 <__swsetup_r+0x14>
 80091b0:	6a03      	ldr	r3, [r0, #32]
 80091b2:	b90b      	cbnz	r3, 80091b8 <__swsetup_r+0x14>
 80091b4:	f7ff ff3e 	bl	8009034 <__sinit>
 80091b8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80091bc:	0719      	lsls	r1, r3, #28
 80091be:	d422      	bmi.n	8009206 <__swsetup_r+0x62>
 80091c0:	06da      	lsls	r2, r3, #27
 80091c2:	d407      	bmi.n	80091d4 <__swsetup_r+0x30>
 80091c4:	2209      	movs	r2, #9
 80091c6:	602a      	str	r2, [r5, #0]
 80091c8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80091cc:	81a3      	strh	r3, [r4, #12]
 80091ce:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80091d2:	e033      	b.n	800923c <__swsetup_r+0x98>
 80091d4:	0758      	lsls	r0, r3, #29
 80091d6:	d512      	bpl.n	80091fe <__swsetup_r+0x5a>
 80091d8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80091da:	b141      	cbz	r1, 80091ee <__swsetup_r+0x4a>
 80091dc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80091e0:	4299      	cmp	r1, r3
 80091e2:	d002      	beq.n	80091ea <__swsetup_r+0x46>
 80091e4:	4628      	mov	r0, r5
 80091e6:	f000 ff37 	bl	800a058 <_free_r>
 80091ea:	2300      	movs	r3, #0
 80091ec:	6363      	str	r3, [r4, #52]	@ 0x34
 80091ee:	89a3      	ldrh	r3, [r4, #12]
 80091f0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80091f4:	81a3      	strh	r3, [r4, #12]
 80091f6:	2300      	movs	r3, #0
 80091f8:	6063      	str	r3, [r4, #4]
 80091fa:	6923      	ldr	r3, [r4, #16]
 80091fc:	6023      	str	r3, [r4, #0]
 80091fe:	89a3      	ldrh	r3, [r4, #12]
 8009200:	f043 0308 	orr.w	r3, r3, #8
 8009204:	81a3      	strh	r3, [r4, #12]
 8009206:	6923      	ldr	r3, [r4, #16]
 8009208:	b94b      	cbnz	r3, 800921e <__swsetup_r+0x7a>
 800920a:	89a3      	ldrh	r3, [r4, #12]
 800920c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009210:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009214:	d003      	beq.n	800921e <__swsetup_r+0x7a>
 8009216:	4621      	mov	r1, r4
 8009218:	4628      	mov	r0, r5
 800921a:	f001 fcf5 	bl	800ac08 <__smakebuf_r>
 800921e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009222:	f013 0201 	ands.w	r2, r3, #1
 8009226:	d00a      	beq.n	800923e <__swsetup_r+0x9a>
 8009228:	2200      	movs	r2, #0
 800922a:	60a2      	str	r2, [r4, #8]
 800922c:	6962      	ldr	r2, [r4, #20]
 800922e:	4252      	negs	r2, r2
 8009230:	61a2      	str	r2, [r4, #24]
 8009232:	6922      	ldr	r2, [r4, #16]
 8009234:	b942      	cbnz	r2, 8009248 <__swsetup_r+0xa4>
 8009236:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800923a:	d1c5      	bne.n	80091c8 <__swsetup_r+0x24>
 800923c:	bd38      	pop	{r3, r4, r5, pc}
 800923e:	0799      	lsls	r1, r3, #30
 8009240:	bf58      	it	pl
 8009242:	6962      	ldrpl	r2, [r4, #20]
 8009244:	60a2      	str	r2, [r4, #8]
 8009246:	e7f4      	b.n	8009232 <__swsetup_r+0x8e>
 8009248:	2000      	movs	r0, #0
 800924a:	e7f7      	b.n	800923c <__swsetup_r+0x98>
 800924c:	20040018 	.word	0x20040018

08009250 <memmove>:
 8009250:	4288      	cmp	r0, r1
 8009252:	b510      	push	{r4, lr}
 8009254:	eb01 0402 	add.w	r4, r1, r2
 8009258:	d902      	bls.n	8009260 <memmove+0x10>
 800925a:	4284      	cmp	r4, r0
 800925c:	4623      	mov	r3, r4
 800925e:	d807      	bhi.n	8009270 <memmove+0x20>
 8009260:	1e43      	subs	r3, r0, #1
 8009262:	42a1      	cmp	r1, r4
 8009264:	d008      	beq.n	8009278 <memmove+0x28>
 8009266:	f811 2b01 	ldrb.w	r2, [r1], #1
 800926a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800926e:	e7f8      	b.n	8009262 <memmove+0x12>
 8009270:	4402      	add	r2, r0
 8009272:	4601      	mov	r1, r0
 8009274:	428a      	cmp	r2, r1
 8009276:	d100      	bne.n	800927a <memmove+0x2a>
 8009278:	bd10      	pop	{r4, pc}
 800927a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800927e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009282:	e7f7      	b.n	8009274 <memmove+0x24>

08009284 <memset>:
 8009284:	4402      	add	r2, r0
 8009286:	4603      	mov	r3, r0
 8009288:	4293      	cmp	r3, r2
 800928a:	d100      	bne.n	800928e <memset+0xa>
 800928c:	4770      	bx	lr
 800928e:	f803 1b01 	strb.w	r1, [r3], #1
 8009292:	e7f9      	b.n	8009288 <memset+0x4>

08009294 <_localeconv_r>:
 8009294:	4800      	ldr	r0, [pc, #0]	@ (8009298 <_localeconv_r+0x4>)
 8009296:	4770      	bx	lr
 8009298:	20040158 	.word	0x20040158

0800929c <_close_r>:
 800929c:	b538      	push	{r3, r4, r5, lr}
 800929e:	4d06      	ldr	r5, [pc, #24]	@ (80092b8 <_close_r+0x1c>)
 80092a0:	2300      	movs	r3, #0
 80092a2:	4604      	mov	r4, r0
 80092a4:	4608      	mov	r0, r1
 80092a6:	602b      	str	r3, [r5, #0]
 80092a8:	f7f9 fa28 	bl	80026fc <_close>
 80092ac:	1c43      	adds	r3, r0, #1
 80092ae:	d102      	bne.n	80092b6 <_close_r+0x1a>
 80092b0:	682b      	ldr	r3, [r5, #0]
 80092b2:	b103      	cbz	r3, 80092b6 <_close_r+0x1a>
 80092b4:	6023      	str	r3, [r4, #0]
 80092b6:	bd38      	pop	{r3, r4, r5, pc}
 80092b8:	20040910 	.word	0x20040910

080092bc <_lseek_r>:
 80092bc:	b538      	push	{r3, r4, r5, lr}
 80092be:	4d07      	ldr	r5, [pc, #28]	@ (80092dc <_lseek_r+0x20>)
 80092c0:	4604      	mov	r4, r0
 80092c2:	4608      	mov	r0, r1
 80092c4:	4611      	mov	r1, r2
 80092c6:	2200      	movs	r2, #0
 80092c8:	602a      	str	r2, [r5, #0]
 80092ca:	461a      	mov	r2, r3
 80092cc:	f7f9 fa3d 	bl	800274a <_lseek>
 80092d0:	1c43      	adds	r3, r0, #1
 80092d2:	d102      	bne.n	80092da <_lseek_r+0x1e>
 80092d4:	682b      	ldr	r3, [r5, #0]
 80092d6:	b103      	cbz	r3, 80092da <_lseek_r+0x1e>
 80092d8:	6023      	str	r3, [r4, #0]
 80092da:	bd38      	pop	{r3, r4, r5, pc}
 80092dc:	20040910 	.word	0x20040910

080092e0 <_read_r>:
 80092e0:	b538      	push	{r3, r4, r5, lr}
 80092e2:	4d07      	ldr	r5, [pc, #28]	@ (8009300 <_read_r+0x20>)
 80092e4:	4604      	mov	r4, r0
 80092e6:	4608      	mov	r0, r1
 80092e8:	4611      	mov	r1, r2
 80092ea:	2200      	movs	r2, #0
 80092ec:	602a      	str	r2, [r5, #0]
 80092ee:	461a      	mov	r2, r3
 80092f0:	f7f9 f9cb 	bl	800268a <_read>
 80092f4:	1c43      	adds	r3, r0, #1
 80092f6:	d102      	bne.n	80092fe <_read_r+0x1e>
 80092f8:	682b      	ldr	r3, [r5, #0]
 80092fa:	b103      	cbz	r3, 80092fe <_read_r+0x1e>
 80092fc:	6023      	str	r3, [r4, #0]
 80092fe:	bd38      	pop	{r3, r4, r5, pc}
 8009300:	20040910 	.word	0x20040910

08009304 <_sbrk_r>:
 8009304:	b538      	push	{r3, r4, r5, lr}
 8009306:	4d06      	ldr	r5, [pc, #24]	@ (8009320 <_sbrk_r+0x1c>)
 8009308:	2300      	movs	r3, #0
 800930a:	4604      	mov	r4, r0
 800930c:	4608      	mov	r0, r1
 800930e:	602b      	str	r3, [r5, #0]
 8009310:	f7f9 fa28 	bl	8002764 <_sbrk>
 8009314:	1c43      	adds	r3, r0, #1
 8009316:	d102      	bne.n	800931e <_sbrk_r+0x1a>
 8009318:	682b      	ldr	r3, [r5, #0]
 800931a:	b103      	cbz	r3, 800931e <_sbrk_r+0x1a>
 800931c:	6023      	str	r3, [r4, #0]
 800931e:	bd38      	pop	{r3, r4, r5, pc}
 8009320:	20040910 	.word	0x20040910

08009324 <_write_r>:
 8009324:	b538      	push	{r3, r4, r5, lr}
 8009326:	4d07      	ldr	r5, [pc, #28]	@ (8009344 <_write_r+0x20>)
 8009328:	4604      	mov	r4, r0
 800932a:	4608      	mov	r0, r1
 800932c:	4611      	mov	r1, r2
 800932e:	2200      	movs	r2, #0
 8009330:	602a      	str	r2, [r5, #0]
 8009332:	461a      	mov	r2, r3
 8009334:	f7f9 f9c6 	bl	80026c4 <_write>
 8009338:	1c43      	adds	r3, r0, #1
 800933a:	d102      	bne.n	8009342 <_write_r+0x1e>
 800933c:	682b      	ldr	r3, [r5, #0]
 800933e:	b103      	cbz	r3, 8009342 <_write_r+0x1e>
 8009340:	6023      	str	r3, [r4, #0]
 8009342:	bd38      	pop	{r3, r4, r5, pc}
 8009344:	20040910 	.word	0x20040910

08009348 <__errno>:
 8009348:	4b01      	ldr	r3, [pc, #4]	@ (8009350 <__errno+0x8>)
 800934a:	6818      	ldr	r0, [r3, #0]
 800934c:	4770      	bx	lr
 800934e:	bf00      	nop
 8009350:	20040018 	.word	0x20040018

08009354 <__libc_init_array>:
 8009354:	b570      	push	{r4, r5, r6, lr}
 8009356:	4d0d      	ldr	r5, [pc, #52]	@ (800938c <__libc_init_array+0x38>)
 8009358:	4c0d      	ldr	r4, [pc, #52]	@ (8009390 <__libc_init_array+0x3c>)
 800935a:	1b64      	subs	r4, r4, r5
 800935c:	10a4      	asrs	r4, r4, #2
 800935e:	2600      	movs	r6, #0
 8009360:	42a6      	cmp	r6, r4
 8009362:	d109      	bne.n	8009378 <__libc_init_array+0x24>
 8009364:	4d0b      	ldr	r5, [pc, #44]	@ (8009394 <__libc_init_array+0x40>)
 8009366:	4c0c      	ldr	r4, [pc, #48]	@ (8009398 <__libc_init_array+0x44>)
 8009368:	f001 fd6a 	bl	800ae40 <_init>
 800936c:	1b64      	subs	r4, r4, r5
 800936e:	10a4      	asrs	r4, r4, #2
 8009370:	2600      	movs	r6, #0
 8009372:	42a6      	cmp	r6, r4
 8009374:	d105      	bne.n	8009382 <__libc_init_array+0x2e>
 8009376:	bd70      	pop	{r4, r5, r6, pc}
 8009378:	f855 3b04 	ldr.w	r3, [r5], #4
 800937c:	4798      	blx	r3
 800937e:	3601      	adds	r6, #1
 8009380:	e7ee      	b.n	8009360 <__libc_init_array+0xc>
 8009382:	f855 3b04 	ldr.w	r3, [r5], #4
 8009386:	4798      	blx	r3
 8009388:	3601      	adds	r6, #1
 800938a:	e7f2      	b.n	8009372 <__libc_init_array+0x1e>
 800938c:	0800b24c 	.word	0x0800b24c
 8009390:	0800b24c 	.word	0x0800b24c
 8009394:	0800b24c 	.word	0x0800b24c
 8009398:	0800b254 	.word	0x0800b254

0800939c <__retarget_lock_init_recursive>:
 800939c:	4770      	bx	lr

0800939e <__retarget_lock_acquire_recursive>:
 800939e:	4770      	bx	lr

080093a0 <__retarget_lock_release_recursive>:
 80093a0:	4770      	bx	lr

080093a2 <quorem>:
 80093a2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093a6:	6903      	ldr	r3, [r0, #16]
 80093a8:	690c      	ldr	r4, [r1, #16]
 80093aa:	42a3      	cmp	r3, r4
 80093ac:	4607      	mov	r7, r0
 80093ae:	db7e      	blt.n	80094ae <quorem+0x10c>
 80093b0:	3c01      	subs	r4, #1
 80093b2:	f101 0814 	add.w	r8, r1, #20
 80093b6:	00a3      	lsls	r3, r4, #2
 80093b8:	f100 0514 	add.w	r5, r0, #20
 80093bc:	9300      	str	r3, [sp, #0]
 80093be:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80093c2:	9301      	str	r3, [sp, #4]
 80093c4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80093c8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80093cc:	3301      	adds	r3, #1
 80093ce:	429a      	cmp	r2, r3
 80093d0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80093d4:	fbb2 f6f3 	udiv	r6, r2, r3
 80093d8:	d32e      	bcc.n	8009438 <quorem+0x96>
 80093da:	f04f 0a00 	mov.w	sl, #0
 80093de:	46c4      	mov	ip, r8
 80093e0:	46ae      	mov	lr, r5
 80093e2:	46d3      	mov	fp, sl
 80093e4:	f85c 3b04 	ldr.w	r3, [ip], #4
 80093e8:	b298      	uxth	r0, r3
 80093ea:	fb06 a000 	mla	r0, r6, r0, sl
 80093ee:	0c02      	lsrs	r2, r0, #16
 80093f0:	0c1b      	lsrs	r3, r3, #16
 80093f2:	fb06 2303 	mla	r3, r6, r3, r2
 80093f6:	f8de 2000 	ldr.w	r2, [lr]
 80093fa:	b280      	uxth	r0, r0
 80093fc:	b292      	uxth	r2, r2
 80093fe:	1a12      	subs	r2, r2, r0
 8009400:	445a      	add	r2, fp
 8009402:	f8de 0000 	ldr.w	r0, [lr]
 8009406:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800940a:	b29b      	uxth	r3, r3
 800940c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8009410:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8009414:	b292      	uxth	r2, r2
 8009416:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800941a:	45e1      	cmp	r9, ip
 800941c:	f84e 2b04 	str.w	r2, [lr], #4
 8009420:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8009424:	d2de      	bcs.n	80093e4 <quorem+0x42>
 8009426:	9b00      	ldr	r3, [sp, #0]
 8009428:	58eb      	ldr	r3, [r5, r3]
 800942a:	b92b      	cbnz	r3, 8009438 <quorem+0x96>
 800942c:	9b01      	ldr	r3, [sp, #4]
 800942e:	3b04      	subs	r3, #4
 8009430:	429d      	cmp	r5, r3
 8009432:	461a      	mov	r2, r3
 8009434:	d32f      	bcc.n	8009496 <quorem+0xf4>
 8009436:	613c      	str	r4, [r7, #16]
 8009438:	4638      	mov	r0, r7
 800943a:	f001 f8c9 	bl	800a5d0 <__mcmp>
 800943e:	2800      	cmp	r0, #0
 8009440:	db25      	blt.n	800948e <quorem+0xec>
 8009442:	4629      	mov	r1, r5
 8009444:	2000      	movs	r0, #0
 8009446:	f858 2b04 	ldr.w	r2, [r8], #4
 800944a:	f8d1 c000 	ldr.w	ip, [r1]
 800944e:	fa1f fe82 	uxth.w	lr, r2
 8009452:	fa1f f38c 	uxth.w	r3, ip
 8009456:	eba3 030e 	sub.w	r3, r3, lr
 800945a:	4403      	add	r3, r0
 800945c:	0c12      	lsrs	r2, r2, #16
 800945e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8009462:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8009466:	b29b      	uxth	r3, r3
 8009468:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800946c:	45c1      	cmp	r9, r8
 800946e:	f841 3b04 	str.w	r3, [r1], #4
 8009472:	ea4f 4022 	mov.w	r0, r2, asr #16
 8009476:	d2e6      	bcs.n	8009446 <quorem+0xa4>
 8009478:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800947c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009480:	b922      	cbnz	r2, 800948c <quorem+0xea>
 8009482:	3b04      	subs	r3, #4
 8009484:	429d      	cmp	r5, r3
 8009486:	461a      	mov	r2, r3
 8009488:	d30b      	bcc.n	80094a2 <quorem+0x100>
 800948a:	613c      	str	r4, [r7, #16]
 800948c:	3601      	adds	r6, #1
 800948e:	4630      	mov	r0, r6
 8009490:	b003      	add	sp, #12
 8009492:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009496:	6812      	ldr	r2, [r2, #0]
 8009498:	3b04      	subs	r3, #4
 800949a:	2a00      	cmp	r2, #0
 800949c:	d1cb      	bne.n	8009436 <quorem+0x94>
 800949e:	3c01      	subs	r4, #1
 80094a0:	e7c6      	b.n	8009430 <quorem+0x8e>
 80094a2:	6812      	ldr	r2, [r2, #0]
 80094a4:	3b04      	subs	r3, #4
 80094a6:	2a00      	cmp	r2, #0
 80094a8:	d1ef      	bne.n	800948a <quorem+0xe8>
 80094aa:	3c01      	subs	r4, #1
 80094ac:	e7ea      	b.n	8009484 <quorem+0xe2>
 80094ae:	2000      	movs	r0, #0
 80094b0:	e7ee      	b.n	8009490 <quorem+0xee>
 80094b2:	0000      	movs	r0, r0
 80094b4:	0000      	movs	r0, r0
	...

080094b8 <_dtoa_r>:
 80094b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094bc:	69c7      	ldr	r7, [r0, #28]
 80094be:	b097      	sub	sp, #92	@ 0x5c
 80094c0:	ed8d 0b04 	vstr	d0, [sp, #16]
 80094c4:	ec55 4b10 	vmov	r4, r5, d0
 80094c8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80094ca:	9107      	str	r1, [sp, #28]
 80094cc:	4681      	mov	r9, r0
 80094ce:	920c      	str	r2, [sp, #48]	@ 0x30
 80094d0:	9311      	str	r3, [sp, #68]	@ 0x44
 80094d2:	b97f      	cbnz	r7, 80094f4 <_dtoa_r+0x3c>
 80094d4:	2010      	movs	r0, #16
 80094d6:	f7ff f815 	bl	8008504 <malloc>
 80094da:	4602      	mov	r2, r0
 80094dc:	f8c9 001c 	str.w	r0, [r9, #28]
 80094e0:	b920      	cbnz	r0, 80094ec <_dtoa_r+0x34>
 80094e2:	4ba9      	ldr	r3, [pc, #676]	@ (8009788 <_dtoa_r+0x2d0>)
 80094e4:	21ef      	movs	r1, #239	@ 0xef
 80094e6:	48a9      	ldr	r0, [pc, #676]	@ (800978c <_dtoa_r+0x2d4>)
 80094e8:	f001 fbfa 	bl	800ace0 <__assert_func>
 80094ec:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80094f0:	6007      	str	r7, [r0, #0]
 80094f2:	60c7      	str	r7, [r0, #12]
 80094f4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80094f8:	6819      	ldr	r1, [r3, #0]
 80094fa:	b159      	cbz	r1, 8009514 <_dtoa_r+0x5c>
 80094fc:	685a      	ldr	r2, [r3, #4]
 80094fe:	604a      	str	r2, [r1, #4]
 8009500:	2301      	movs	r3, #1
 8009502:	4093      	lsls	r3, r2
 8009504:	608b      	str	r3, [r1, #8]
 8009506:	4648      	mov	r0, r9
 8009508:	f000 fe30 	bl	800a16c <_Bfree>
 800950c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009510:	2200      	movs	r2, #0
 8009512:	601a      	str	r2, [r3, #0]
 8009514:	1e2b      	subs	r3, r5, #0
 8009516:	bfb9      	ittee	lt
 8009518:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800951c:	9305      	strlt	r3, [sp, #20]
 800951e:	2300      	movge	r3, #0
 8009520:	6033      	strge	r3, [r6, #0]
 8009522:	9f05      	ldr	r7, [sp, #20]
 8009524:	4b9a      	ldr	r3, [pc, #616]	@ (8009790 <_dtoa_r+0x2d8>)
 8009526:	bfbc      	itt	lt
 8009528:	2201      	movlt	r2, #1
 800952a:	6032      	strlt	r2, [r6, #0]
 800952c:	43bb      	bics	r3, r7
 800952e:	d112      	bne.n	8009556 <_dtoa_r+0x9e>
 8009530:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8009532:	f242 730f 	movw	r3, #9999	@ 0x270f
 8009536:	6013      	str	r3, [r2, #0]
 8009538:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800953c:	4323      	orrs	r3, r4
 800953e:	f000 855a 	beq.w	8009ff6 <_dtoa_r+0xb3e>
 8009542:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009544:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 80097a4 <_dtoa_r+0x2ec>
 8009548:	2b00      	cmp	r3, #0
 800954a:	f000 855c 	beq.w	800a006 <_dtoa_r+0xb4e>
 800954e:	f10a 0303 	add.w	r3, sl, #3
 8009552:	f000 bd56 	b.w	800a002 <_dtoa_r+0xb4a>
 8009556:	ed9d 7b04 	vldr	d7, [sp, #16]
 800955a:	2200      	movs	r2, #0
 800955c:	ec51 0b17 	vmov	r0, r1, d7
 8009560:	2300      	movs	r3, #0
 8009562:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8009566:	f7f7 fac7 	bl	8000af8 <__aeabi_dcmpeq>
 800956a:	4680      	mov	r8, r0
 800956c:	b158      	cbz	r0, 8009586 <_dtoa_r+0xce>
 800956e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8009570:	2301      	movs	r3, #1
 8009572:	6013      	str	r3, [r2, #0]
 8009574:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009576:	b113      	cbz	r3, 800957e <_dtoa_r+0xc6>
 8009578:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800957a:	4b86      	ldr	r3, [pc, #536]	@ (8009794 <_dtoa_r+0x2dc>)
 800957c:	6013      	str	r3, [r2, #0]
 800957e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 80097a8 <_dtoa_r+0x2f0>
 8009582:	f000 bd40 	b.w	800a006 <_dtoa_r+0xb4e>
 8009586:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800958a:	aa14      	add	r2, sp, #80	@ 0x50
 800958c:	a915      	add	r1, sp, #84	@ 0x54
 800958e:	4648      	mov	r0, r9
 8009590:	f001 f8ce 	bl	800a730 <__d2b>
 8009594:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8009598:	9002      	str	r0, [sp, #8]
 800959a:	2e00      	cmp	r6, #0
 800959c:	d078      	beq.n	8009690 <_dtoa_r+0x1d8>
 800959e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80095a0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80095a4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80095a8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80095ac:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80095b0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80095b4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80095b8:	4619      	mov	r1, r3
 80095ba:	2200      	movs	r2, #0
 80095bc:	4b76      	ldr	r3, [pc, #472]	@ (8009798 <_dtoa_r+0x2e0>)
 80095be:	f7f6 fe7b 	bl	80002b8 <__aeabi_dsub>
 80095c2:	a36b      	add	r3, pc, #428	@ (adr r3, 8009770 <_dtoa_r+0x2b8>)
 80095c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095c8:	f7f7 f82e 	bl	8000628 <__aeabi_dmul>
 80095cc:	a36a      	add	r3, pc, #424	@ (adr r3, 8009778 <_dtoa_r+0x2c0>)
 80095ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095d2:	f7f6 fe73 	bl	80002bc <__adddf3>
 80095d6:	4604      	mov	r4, r0
 80095d8:	4630      	mov	r0, r6
 80095da:	460d      	mov	r5, r1
 80095dc:	f7f6 ffba 	bl	8000554 <__aeabi_i2d>
 80095e0:	a367      	add	r3, pc, #412	@ (adr r3, 8009780 <_dtoa_r+0x2c8>)
 80095e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095e6:	f7f7 f81f 	bl	8000628 <__aeabi_dmul>
 80095ea:	4602      	mov	r2, r0
 80095ec:	460b      	mov	r3, r1
 80095ee:	4620      	mov	r0, r4
 80095f0:	4629      	mov	r1, r5
 80095f2:	f7f6 fe63 	bl	80002bc <__adddf3>
 80095f6:	4604      	mov	r4, r0
 80095f8:	460d      	mov	r5, r1
 80095fa:	f7f7 fac5 	bl	8000b88 <__aeabi_d2iz>
 80095fe:	2200      	movs	r2, #0
 8009600:	4607      	mov	r7, r0
 8009602:	2300      	movs	r3, #0
 8009604:	4620      	mov	r0, r4
 8009606:	4629      	mov	r1, r5
 8009608:	f7f7 fa80 	bl	8000b0c <__aeabi_dcmplt>
 800960c:	b140      	cbz	r0, 8009620 <_dtoa_r+0x168>
 800960e:	4638      	mov	r0, r7
 8009610:	f7f6 ffa0 	bl	8000554 <__aeabi_i2d>
 8009614:	4622      	mov	r2, r4
 8009616:	462b      	mov	r3, r5
 8009618:	f7f7 fa6e 	bl	8000af8 <__aeabi_dcmpeq>
 800961c:	b900      	cbnz	r0, 8009620 <_dtoa_r+0x168>
 800961e:	3f01      	subs	r7, #1
 8009620:	2f16      	cmp	r7, #22
 8009622:	d852      	bhi.n	80096ca <_dtoa_r+0x212>
 8009624:	4b5d      	ldr	r3, [pc, #372]	@ (800979c <_dtoa_r+0x2e4>)
 8009626:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800962a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800962e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009632:	f7f7 fa6b 	bl	8000b0c <__aeabi_dcmplt>
 8009636:	2800      	cmp	r0, #0
 8009638:	d049      	beq.n	80096ce <_dtoa_r+0x216>
 800963a:	3f01      	subs	r7, #1
 800963c:	2300      	movs	r3, #0
 800963e:	9310      	str	r3, [sp, #64]	@ 0x40
 8009640:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009642:	1b9b      	subs	r3, r3, r6
 8009644:	1e5a      	subs	r2, r3, #1
 8009646:	bf45      	ittet	mi
 8009648:	f1c3 0301 	rsbmi	r3, r3, #1
 800964c:	9300      	strmi	r3, [sp, #0]
 800964e:	2300      	movpl	r3, #0
 8009650:	2300      	movmi	r3, #0
 8009652:	9206      	str	r2, [sp, #24]
 8009654:	bf54      	ite	pl
 8009656:	9300      	strpl	r3, [sp, #0]
 8009658:	9306      	strmi	r3, [sp, #24]
 800965a:	2f00      	cmp	r7, #0
 800965c:	db39      	blt.n	80096d2 <_dtoa_r+0x21a>
 800965e:	9b06      	ldr	r3, [sp, #24]
 8009660:	970d      	str	r7, [sp, #52]	@ 0x34
 8009662:	443b      	add	r3, r7
 8009664:	9306      	str	r3, [sp, #24]
 8009666:	2300      	movs	r3, #0
 8009668:	9308      	str	r3, [sp, #32]
 800966a:	9b07      	ldr	r3, [sp, #28]
 800966c:	2b09      	cmp	r3, #9
 800966e:	d863      	bhi.n	8009738 <_dtoa_r+0x280>
 8009670:	2b05      	cmp	r3, #5
 8009672:	bfc4      	itt	gt
 8009674:	3b04      	subgt	r3, #4
 8009676:	9307      	strgt	r3, [sp, #28]
 8009678:	9b07      	ldr	r3, [sp, #28]
 800967a:	f1a3 0302 	sub.w	r3, r3, #2
 800967e:	bfcc      	ite	gt
 8009680:	2400      	movgt	r4, #0
 8009682:	2401      	movle	r4, #1
 8009684:	2b03      	cmp	r3, #3
 8009686:	d863      	bhi.n	8009750 <_dtoa_r+0x298>
 8009688:	e8df f003 	tbb	[pc, r3]
 800968c:	2b375452 	.word	0x2b375452
 8009690:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8009694:	441e      	add	r6, r3
 8009696:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800969a:	2b20      	cmp	r3, #32
 800969c:	bfc1      	itttt	gt
 800969e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80096a2:	409f      	lslgt	r7, r3
 80096a4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80096a8:	fa24 f303 	lsrgt.w	r3, r4, r3
 80096ac:	bfd6      	itet	le
 80096ae:	f1c3 0320 	rsble	r3, r3, #32
 80096b2:	ea47 0003 	orrgt.w	r0, r7, r3
 80096b6:	fa04 f003 	lslle.w	r0, r4, r3
 80096ba:	f7f6 ff3b 	bl	8000534 <__aeabi_ui2d>
 80096be:	2201      	movs	r2, #1
 80096c0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80096c4:	3e01      	subs	r6, #1
 80096c6:	9212      	str	r2, [sp, #72]	@ 0x48
 80096c8:	e776      	b.n	80095b8 <_dtoa_r+0x100>
 80096ca:	2301      	movs	r3, #1
 80096cc:	e7b7      	b.n	800963e <_dtoa_r+0x186>
 80096ce:	9010      	str	r0, [sp, #64]	@ 0x40
 80096d0:	e7b6      	b.n	8009640 <_dtoa_r+0x188>
 80096d2:	9b00      	ldr	r3, [sp, #0]
 80096d4:	1bdb      	subs	r3, r3, r7
 80096d6:	9300      	str	r3, [sp, #0]
 80096d8:	427b      	negs	r3, r7
 80096da:	9308      	str	r3, [sp, #32]
 80096dc:	2300      	movs	r3, #0
 80096de:	930d      	str	r3, [sp, #52]	@ 0x34
 80096e0:	e7c3      	b.n	800966a <_dtoa_r+0x1b2>
 80096e2:	2301      	movs	r3, #1
 80096e4:	9309      	str	r3, [sp, #36]	@ 0x24
 80096e6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80096e8:	eb07 0b03 	add.w	fp, r7, r3
 80096ec:	f10b 0301 	add.w	r3, fp, #1
 80096f0:	2b01      	cmp	r3, #1
 80096f2:	9303      	str	r3, [sp, #12]
 80096f4:	bfb8      	it	lt
 80096f6:	2301      	movlt	r3, #1
 80096f8:	e006      	b.n	8009708 <_dtoa_r+0x250>
 80096fa:	2301      	movs	r3, #1
 80096fc:	9309      	str	r3, [sp, #36]	@ 0x24
 80096fe:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009700:	2b00      	cmp	r3, #0
 8009702:	dd28      	ble.n	8009756 <_dtoa_r+0x29e>
 8009704:	469b      	mov	fp, r3
 8009706:	9303      	str	r3, [sp, #12]
 8009708:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800970c:	2100      	movs	r1, #0
 800970e:	2204      	movs	r2, #4
 8009710:	f102 0514 	add.w	r5, r2, #20
 8009714:	429d      	cmp	r5, r3
 8009716:	d926      	bls.n	8009766 <_dtoa_r+0x2ae>
 8009718:	6041      	str	r1, [r0, #4]
 800971a:	4648      	mov	r0, r9
 800971c:	f000 fce6 	bl	800a0ec <_Balloc>
 8009720:	4682      	mov	sl, r0
 8009722:	2800      	cmp	r0, #0
 8009724:	d142      	bne.n	80097ac <_dtoa_r+0x2f4>
 8009726:	4b1e      	ldr	r3, [pc, #120]	@ (80097a0 <_dtoa_r+0x2e8>)
 8009728:	4602      	mov	r2, r0
 800972a:	f240 11af 	movw	r1, #431	@ 0x1af
 800972e:	e6da      	b.n	80094e6 <_dtoa_r+0x2e>
 8009730:	2300      	movs	r3, #0
 8009732:	e7e3      	b.n	80096fc <_dtoa_r+0x244>
 8009734:	2300      	movs	r3, #0
 8009736:	e7d5      	b.n	80096e4 <_dtoa_r+0x22c>
 8009738:	2401      	movs	r4, #1
 800973a:	2300      	movs	r3, #0
 800973c:	9307      	str	r3, [sp, #28]
 800973e:	9409      	str	r4, [sp, #36]	@ 0x24
 8009740:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 8009744:	2200      	movs	r2, #0
 8009746:	f8cd b00c 	str.w	fp, [sp, #12]
 800974a:	2312      	movs	r3, #18
 800974c:	920c      	str	r2, [sp, #48]	@ 0x30
 800974e:	e7db      	b.n	8009708 <_dtoa_r+0x250>
 8009750:	2301      	movs	r3, #1
 8009752:	9309      	str	r3, [sp, #36]	@ 0x24
 8009754:	e7f4      	b.n	8009740 <_dtoa_r+0x288>
 8009756:	f04f 0b01 	mov.w	fp, #1
 800975a:	f8cd b00c 	str.w	fp, [sp, #12]
 800975e:	465b      	mov	r3, fp
 8009760:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8009764:	e7d0      	b.n	8009708 <_dtoa_r+0x250>
 8009766:	3101      	adds	r1, #1
 8009768:	0052      	lsls	r2, r2, #1
 800976a:	e7d1      	b.n	8009710 <_dtoa_r+0x258>
 800976c:	f3af 8000 	nop.w
 8009770:	636f4361 	.word	0x636f4361
 8009774:	3fd287a7 	.word	0x3fd287a7
 8009778:	8b60c8b3 	.word	0x8b60c8b3
 800977c:	3fc68a28 	.word	0x3fc68a28
 8009780:	509f79fb 	.word	0x509f79fb
 8009784:	3fd34413 	.word	0x3fd34413
 8009788:	0800af11 	.word	0x0800af11
 800978c:	0800af28 	.word	0x0800af28
 8009790:	7ff00000 	.word	0x7ff00000
 8009794:	0800aee1 	.word	0x0800aee1
 8009798:	3ff80000 	.word	0x3ff80000
 800979c:	0800b078 	.word	0x0800b078
 80097a0:	0800af80 	.word	0x0800af80
 80097a4:	0800af0d 	.word	0x0800af0d
 80097a8:	0800aee0 	.word	0x0800aee0
 80097ac:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80097b0:	6018      	str	r0, [r3, #0]
 80097b2:	9b03      	ldr	r3, [sp, #12]
 80097b4:	2b0e      	cmp	r3, #14
 80097b6:	f200 80a1 	bhi.w	80098fc <_dtoa_r+0x444>
 80097ba:	2c00      	cmp	r4, #0
 80097bc:	f000 809e 	beq.w	80098fc <_dtoa_r+0x444>
 80097c0:	2f00      	cmp	r7, #0
 80097c2:	dd33      	ble.n	800982c <_dtoa_r+0x374>
 80097c4:	4b9c      	ldr	r3, [pc, #624]	@ (8009a38 <_dtoa_r+0x580>)
 80097c6:	f007 020f 	and.w	r2, r7, #15
 80097ca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80097ce:	ed93 7b00 	vldr	d7, [r3]
 80097d2:	05f8      	lsls	r0, r7, #23
 80097d4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80097d8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80097dc:	d516      	bpl.n	800980c <_dtoa_r+0x354>
 80097de:	4b97      	ldr	r3, [pc, #604]	@ (8009a3c <_dtoa_r+0x584>)
 80097e0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80097e4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80097e8:	f7f7 f848 	bl	800087c <__aeabi_ddiv>
 80097ec:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80097f0:	f004 040f 	and.w	r4, r4, #15
 80097f4:	2603      	movs	r6, #3
 80097f6:	4d91      	ldr	r5, [pc, #580]	@ (8009a3c <_dtoa_r+0x584>)
 80097f8:	b954      	cbnz	r4, 8009810 <_dtoa_r+0x358>
 80097fa:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80097fe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009802:	f7f7 f83b 	bl	800087c <__aeabi_ddiv>
 8009806:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800980a:	e028      	b.n	800985e <_dtoa_r+0x3a6>
 800980c:	2602      	movs	r6, #2
 800980e:	e7f2      	b.n	80097f6 <_dtoa_r+0x33e>
 8009810:	07e1      	lsls	r1, r4, #31
 8009812:	d508      	bpl.n	8009826 <_dtoa_r+0x36e>
 8009814:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009818:	e9d5 2300 	ldrd	r2, r3, [r5]
 800981c:	f7f6 ff04 	bl	8000628 <__aeabi_dmul>
 8009820:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009824:	3601      	adds	r6, #1
 8009826:	1064      	asrs	r4, r4, #1
 8009828:	3508      	adds	r5, #8
 800982a:	e7e5      	b.n	80097f8 <_dtoa_r+0x340>
 800982c:	f000 80af 	beq.w	800998e <_dtoa_r+0x4d6>
 8009830:	427c      	negs	r4, r7
 8009832:	4b81      	ldr	r3, [pc, #516]	@ (8009a38 <_dtoa_r+0x580>)
 8009834:	4d81      	ldr	r5, [pc, #516]	@ (8009a3c <_dtoa_r+0x584>)
 8009836:	f004 020f 	and.w	r2, r4, #15
 800983a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800983e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009842:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009846:	f7f6 feef 	bl	8000628 <__aeabi_dmul>
 800984a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800984e:	1124      	asrs	r4, r4, #4
 8009850:	2300      	movs	r3, #0
 8009852:	2602      	movs	r6, #2
 8009854:	2c00      	cmp	r4, #0
 8009856:	f040 808f 	bne.w	8009978 <_dtoa_r+0x4c0>
 800985a:	2b00      	cmp	r3, #0
 800985c:	d1d3      	bne.n	8009806 <_dtoa_r+0x34e>
 800985e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009860:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8009864:	2b00      	cmp	r3, #0
 8009866:	f000 8094 	beq.w	8009992 <_dtoa_r+0x4da>
 800986a:	4b75      	ldr	r3, [pc, #468]	@ (8009a40 <_dtoa_r+0x588>)
 800986c:	2200      	movs	r2, #0
 800986e:	4620      	mov	r0, r4
 8009870:	4629      	mov	r1, r5
 8009872:	f7f7 f94b 	bl	8000b0c <__aeabi_dcmplt>
 8009876:	2800      	cmp	r0, #0
 8009878:	f000 808b 	beq.w	8009992 <_dtoa_r+0x4da>
 800987c:	9b03      	ldr	r3, [sp, #12]
 800987e:	2b00      	cmp	r3, #0
 8009880:	f000 8087 	beq.w	8009992 <_dtoa_r+0x4da>
 8009884:	f1bb 0f00 	cmp.w	fp, #0
 8009888:	dd34      	ble.n	80098f4 <_dtoa_r+0x43c>
 800988a:	4620      	mov	r0, r4
 800988c:	4b6d      	ldr	r3, [pc, #436]	@ (8009a44 <_dtoa_r+0x58c>)
 800988e:	2200      	movs	r2, #0
 8009890:	4629      	mov	r1, r5
 8009892:	f7f6 fec9 	bl	8000628 <__aeabi_dmul>
 8009896:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800989a:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800989e:	3601      	adds	r6, #1
 80098a0:	465c      	mov	r4, fp
 80098a2:	4630      	mov	r0, r6
 80098a4:	f7f6 fe56 	bl	8000554 <__aeabi_i2d>
 80098a8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80098ac:	f7f6 febc 	bl	8000628 <__aeabi_dmul>
 80098b0:	4b65      	ldr	r3, [pc, #404]	@ (8009a48 <_dtoa_r+0x590>)
 80098b2:	2200      	movs	r2, #0
 80098b4:	f7f6 fd02 	bl	80002bc <__adddf3>
 80098b8:	4605      	mov	r5, r0
 80098ba:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80098be:	2c00      	cmp	r4, #0
 80098c0:	d16a      	bne.n	8009998 <_dtoa_r+0x4e0>
 80098c2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80098c6:	4b61      	ldr	r3, [pc, #388]	@ (8009a4c <_dtoa_r+0x594>)
 80098c8:	2200      	movs	r2, #0
 80098ca:	f7f6 fcf5 	bl	80002b8 <__aeabi_dsub>
 80098ce:	4602      	mov	r2, r0
 80098d0:	460b      	mov	r3, r1
 80098d2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80098d6:	462a      	mov	r2, r5
 80098d8:	4633      	mov	r3, r6
 80098da:	f7f7 f935 	bl	8000b48 <__aeabi_dcmpgt>
 80098de:	2800      	cmp	r0, #0
 80098e0:	f040 8298 	bne.w	8009e14 <_dtoa_r+0x95c>
 80098e4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80098e8:	462a      	mov	r2, r5
 80098ea:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80098ee:	f7f7 f90d 	bl	8000b0c <__aeabi_dcmplt>
 80098f2:	bb38      	cbnz	r0, 8009944 <_dtoa_r+0x48c>
 80098f4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80098f8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80098fc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80098fe:	2b00      	cmp	r3, #0
 8009900:	f2c0 8157 	blt.w	8009bb2 <_dtoa_r+0x6fa>
 8009904:	2f0e      	cmp	r7, #14
 8009906:	f300 8154 	bgt.w	8009bb2 <_dtoa_r+0x6fa>
 800990a:	4b4b      	ldr	r3, [pc, #300]	@ (8009a38 <_dtoa_r+0x580>)
 800990c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009910:	ed93 7b00 	vldr	d7, [r3]
 8009914:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009916:	2b00      	cmp	r3, #0
 8009918:	ed8d 7b00 	vstr	d7, [sp]
 800991c:	f280 80e5 	bge.w	8009aea <_dtoa_r+0x632>
 8009920:	9b03      	ldr	r3, [sp, #12]
 8009922:	2b00      	cmp	r3, #0
 8009924:	f300 80e1 	bgt.w	8009aea <_dtoa_r+0x632>
 8009928:	d10c      	bne.n	8009944 <_dtoa_r+0x48c>
 800992a:	4b48      	ldr	r3, [pc, #288]	@ (8009a4c <_dtoa_r+0x594>)
 800992c:	2200      	movs	r2, #0
 800992e:	ec51 0b17 	vmov	r0, r1, d7
 8009932:	f7f6 fe79 	bl	8000628 <__aeabi_dmul>
 8009936:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800993a:	f7f7 f8fb 	bl	8000b34 <__aeabi_dcmpge>
 800993e:	2800      	cmp	r0, #0
 8009940:	f000 8266 	beq.w	8009e10 <_dtoa_r+0x958>
 8009944:	2400      	movs	r4, #0
 8009946:	4625      	mov	r5, r4
 8009948:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800994a:	4656      	mov	r6, sl
 800994c:	ea6f 0803 	mvn.w	r8, r3
 8009950:	2700      	movs	r7, #0
 8009952:	4621      	mov	r1, r4
 8009954:	4648      	mov	r0, r9
 8009956:	f000 fc09 	bl	800a16c <_Bfree>
 800995a:	2d00      	cmp	r5, #0
 800995c:	f000 80bd 	beq.w	8009ada <_dtoa_r+0x622>
 8009960:	b12f      	cbz	r7, 800996e <_dtoa_r+0x4b6>
 8009962:	42af      	cmp	r7, r5
 8009964:	d003      	beq.n	800996e <_dtoa_r+0x4b6>
 8009966:	4639      	mov	r1, r7
 8009968:	4648      	mov	r0, r9
 800996a:	f000 fbff 	bl	800a16c <_Bfree>
 800996e:	4629      	mov	r1, r5
 8009970:	4648      	mov	r0, r9
 8009972:	f000 fbfb 	bl	800a16c <_Bfree>
 8009976:	e0b0      	b.n	8009ada <_dtoa_r+0x622>
 8009978:	07e2      	lsls	r2, r4, #31
 800997a:	d505      	bpl.n	8009988 <_dtoa_r+0x4d0>
 800997c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009980:	f7f6 fe52 	bl	8000628 <__aeabi_dmul>
 8009984:	3601      	adds	r6, #1
 8009986:	2301      	movs	r3, #1
 8009988:	1064      	asrs	r4, r4, #1
 800998a:	3508      	adds	r5, #8
 800998c:	e762      	b.n	8009854 <_dtoa_r+0x39c>
 800998e:	2602      	movs	r6, #2
 8009990:	e765      	b.n	800985e <_dtoa_r+0x3a6>
 8009992:	9c03      	ldr	r4, [sp, #12]
 8009994:	46b8      	mov	r8, r7
 8009996:	e784      	b.n	80098a2 <_dtoa_r+0x3ea>
 8009998:	4b27      	ldr	r3, [pc, #156]	@ (8009a38 <_dtoa_r+0x580>)
 800999a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800999c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80099a0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80099a4:	4454      	add	r4, sl
 80099a6:	2900      	cmp	r1, #0
 80099a8:	d054      	beq.n	8009a54 <_dtoa_r+0x59c>
 80099aa:	4929      	ldr	r1, [pc, #164]	@ (8009a50 <_dtoa_r+0x598>)
 80099ac:	2000      	movs	r0, #0
 80099ae:	f7f6 ff65 	bl	800087c <__aeabi_ddiv>
 80099b2:	4633      	mov	r3, r6
 80099b4:	462a      	mov	r2, r5
 80099b6:	f7f6 fc7f 	bl	80002b8 <__aeabi_dsub>
 80099ba:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80099be:	4656      	mov	r6, sl
 80099c0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80099c4:	f7f7 f8e0 	bl	8000b88 <__aeabi_d2iz>
 80099c8:	4605      	mov	r5, r0
 80099ca:	f7f6 fdc3 	bl	8000554 <__aeabi_i2d>
 80099ce:	4602      	mov	r2, r0
 80099d0:	460b      	mov	r3, r1
 80099d2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80099d6:	f7f6 fc6f 	bl	80002b8 <__aeabi_dsub>
 80099da:	3530      	adds	r5, #48	@ 0x30
 80099dc:	4602      	mov	r2, r0
 80099de:	460b      	mov	r3, r1
 80099e0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80099e4:	f806 5b01 	strb.w	r5, [r6], #1
 80099e8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80099ec:	f7f7 f88e 	bl	8000b0c <__aeabi_dcmplt>
 80099f0:	2800      	cmp	r0, #0
 80099f2:	d172      	bne.n	8009ada <_dtoa_r+0x622>
 80099f4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80099f8:	4911      	ldr	r1, [pc, #68]	@ (8009a40 <_dtoa_r+0x588>)
 80099fa:	2000      	movs	r0, #0
 80099fc:	f7f6 fc5c 	bl	80002b8 <__aeabi_dsub>
 8009a00:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009a04:	f7f7 f882 	bl	8000b0c <__aeabi_dcmplt>
 8009a08:	2800      	cmp	r0, #0
 8009a0a:	f040 80b4 	bne.w	8009b76 <_dtoa_r+0x6be>
 8009a0e:	42a6      	cmp	r6, r4
 8009a10:	f43f af70 	beq.w	80098f4 <_dtoa_r+0x43c>
 8009a14:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009a18:	4b0a      	ldr	r3, [pc, #40]	@ (8009a44 <_dtoa_r+0x58c>)
 8009a1a:	2200      	movs	r2, #0
 8009a1c:	f7f6 fe04 	bl	8000628 <__aeabi_dmul>
 8009a20:	4b08      	ldr	r3, [pc, #32]	@ (8009a44 <_dtoa_r+0x58c>)
 8009a22:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009a26:	2200      	movs	r2, #0
 8009a28:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009a2c:	f7f6 fdfc 	bl	8000628 <__aeabi_dmul>
 8009a30:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009a34:	e7c4      	b.n	80099c0 <_dtoa_r+0x508>
 8009a36:	bf00      	nop
 8009a38:	0800b078 	.word	0x0800b078
 8009a3c:	0800b050 	.word	0x0800b050
 8009a40:	3ff00000 	.word	0x3ff00000
 8009a44:	40240000 	.word	0x40240000
 8009a48:	401c0000 	.word	0x401c0000
 8009a4c:	40140000 	.word	0x40140000
 8009a50:	3fe00000 	.word	0x3fe00000
 8009a54:	4631      	mov	r1, r6
 8009a56:	4628      	mov	r0, r5
 8009a58:	f7f6 fde6 	bl	8000628 <__aeabi_dmul>
 8009a5c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009a60:	9413      	str	r4, [sp, #76]	@ 0x4c
 8009a62:	4656      	mov	r6, sl
 8009a64:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009a68:	f7f7 f88e 	bl	8000b88 <__aeabi_d2iz>
 8009a6c:	4605      	mov	r5, r0
 8009a6e:	f7f6 fd71 	bl	8000554 <__aeabi_i2d>
 8009a72:	4602      	mov	r2, r0
 8009a74:	460b      	mov	r3, r1
 8009a76:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009a7a:	f7f6 fc1d 	bl	80002b8 <__aeabi_dsub>
 8009a7e:	3530      	adds	r5, #48	@ 0x30
 8009a80:	f806 5b01 	strb.w	r5, [r6], #1
 8009a84:	4602      	mov	r2, r0
 8009a86:	460b      	mov	r3, r1
 8009a88:	42a6      	cmp	r6, r4
 8009a8a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009a8e:	f04f 0200 	mov.w	r2, #0
 8009a92:	d124      	bne.n	8009ade <_dtoa_r+0x626>
 8009a94:	4baf      	ldr	r3, [pc, #700]	@ (8009d54 <_dtoa_r+0x89c>)
 8009a96:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009a9a:	f7f6 fc0f 	bl	80002bc <__adddf3>
 8009a9e:	4602      	mov	r2, r0
 8009aa0:	460b      	mov	r3, r1
 8009aa2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009aa6:	f7f7 f84f 	bl	8000b48 <__aeabi_dcmpgt>
 8009aaa:	2800      	cmp	r0, #0
 8009aac:	d163      	bne.n	8009b76 <_dtoa_r+0x6be>
 8009aae:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009ab2:	49a8      	ldr	r1, [pc, #672]	@ (8009d54 <_dtoa_r+0x89c>)
 8009ab4:	2000      	movs	r0, #0
 8009ab6:	f7f6 fbff 	bl	80002b8 <__aeabi_dsub>
 8009aba:	4602      	mov	r2, r0
 8009abc:	460b      	mov	r3, r1
 8009abe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009ac2:	f7f7 f823 	bl	8000b0c <__aeabi_dcmplt>
 8009ac6:	2800      	cmp	r0, #0
 8009ac8:	f43f af14 	beq.w	80098f4 <_dtoa_r+0x43c>
 8009acc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8009ace:	1e73      	subs	r3, r6, #1
 8009ad0:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009ad2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009ad6:	2b30      	cmp	r3, #48	@ 0x30
 8009ad8:	d0f8      	beq.n	8009acc <_dtoa_r+0x614>
 8009ada:	4647      	mov	r7, r8
 8009adc:	e03b      	b.n	8009b56 <_dtoa_r+0x69e>
 8009ade:	4b9e      	ldr	r3, [pc, #632]	@ (8009d58 <_dtoa_r+0x8a0>)
 8009ae0:	f7f6 fda2 	bl	8000628 <__aeabi_dmul>
 8009ae4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009ae8:	e7bc      	b.n	8009a64 <_dtoa_r+0x5ac>
 8009aea:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8009aee:	4656      	mov	r6, sl
 8009af0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009af4:	4620      	mov	r0, r4
 8009af6:	4629      	mov	r1, r5
 8009af8:	f7f6 fec0 	bl	800087c <__aeabi_ddiv>
 8009afc:	f7f7 f844 	bl	8000b88 <__aeabi_d2iz>
 8009b00:	4680      	mov	r8, r0
 8009b02:	f7f6 fd27 	bl	8000554 <__aeabi_i2d>
 8009b06:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009b0a:	f7f6 fd8d 	bl	8000628 <__aeabi_dmul>
 8009b0e:	4602      	mov	r2, r0
 8009b10:	460b      	mov	r3, r1
 8009b12:	4620      	mov	r0, r4
 8009b14:	4629      	mov	r1, r5
 8009b16:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8009b1a:	f7f6 fbcd 	bl	80002b8 <__aeabi_dsub>
 8009b1e:	f806 4b01 	strb.w	r4, [r6], #1
 8009b22:	9d03      	ldr	r5, [sp, #12]
 8009b24:	eba6 040a 	sub.w	r4, r6, sl
 8009b28:	42a5      	cmp	r5, r4
 8009b2a:	4602      	mov	r2, r0
 8009b2c:	460b      	mov	r3, r1
 8009b2e:	d133      	bne.n	8009b98 <_dtoa_r+0x6e0>
 8009b30:	f7f6 fbc4 	bl	80002bc <__adddf3>
 8009b34:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009b38:	4604      	mov	r4, r0
 8009b3a:	460d      	mov	r5, r1
 8009b3c:	f7f7 f804 	bl	8000b48 <__aeabi_dcmpgt>
 8009b40:	b9c0      	cbnz	r0, 8009b74 <_dtoa_r+0x6bc>
 8009b42:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009b46:	4620      	mov	r0, r4
 8009b48:	4629      	mov	r1, r5
 8009b4a:	f7f6 ffd5 	bl	8000af8 <__aeabi_dcmpeq>
 8009b4e:	b110      	cbz	r0, 8009b56 <_dtoa_r+0x69e>
 8009b50:	f018 0f01 	tst.w	r8, #1
 8009b54:	d10e      	bne.n	8009b74 <_dtoa_r+0x6bc>
 8009b56:	9902      	ldr	r1, [sp, #8]
 8009b58:	4648      	mov	r0, r9
 8009b5a:	f000 fb07 	bl	800a16c <_Bfree>
 8009b5e:	2300      	movs	r3, #0
 8009b60:	7033      	strb	r3, [r6, #0]
 8009b62:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009b64:	3701      	adds	r7, #1
 8009b66:	601f      	str	r7, [r3, #0]
 8009b68:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	f000 824b 	beq.w	800a006 <_dtoa_r+0xb4e>
 8009b70:	601e      	str	r6, [r3, #0]
 8009b72:	e248      	b.n	800a006 <_dtoa_r+0xb4e>
 8009b74:	46b8      	mov	r8, r7
 8009b76:	4633      	mov	r3, r6
 8009b78:	461e      	mov	r6, r3
 8009b7a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009b7e:	2a39      	cmp	r2, #57	@ 0x39
 8009b80:	d106      	bne.n	8009b90 <_dtoa_r+0x6d8>
 8009b82:	459a      	cmp	sl, r3
 8009b84:	d1f8      	bne.n	8009b78 <_dtoa_r+0x6c0>
 8009b86:	2230      	movs	r2, #48	@ 0x30
 8009b88:	f108 0801 	add.w	r8, r8, #1
 8009b8c:	f88a 2000 	strb.w	r2, [sl]
 8009b90:	781a      	ldrb	r2, [r3, #0]
 8009b92:	3201      	adds	r2, #1
 8009b94:	701a      	strb	r2, [r3, #0]
 8009b96:	e7a0      	b.n	8009ada <_dtoa_r+0x622>
 8009b98:	4b6f      	ldr	r3, [pc, #444]	@ (8009d58 <_dtoa_r+0x8a0>)
 8009b9a:	2200      	movs	r2, #0
 8009b9c:	f7f6 fd44 	bl	8000628 <__aeabi_dmul>
 8009ba0:	2200      	movs	r2, #0
 8009ba2:	2300      	movs	r3, #0
 8009ba4:	4604      	mov	r4, r0
 8009ba6:	460d      	mov	r5, r1
 8009ba8:	f7f6 ffa6 	bl	8000af8 <__aeabi_dcmpeq>
 8009bac:	2800      	cmp	r0, #0
 8009bae:	d09f      	beq.n	8009af0 <_dtoa_r+0x638>
 8009bb0:	e7d1      	b.n	8009b56 <_dtoa_r+0x69e>
 8009bb2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009bb4:	2a00      	cmp	r2, #0
 8009bb6:	f000 80ea 	beq.w	8009d8e <_dtoa_r+0x8d6>
 8009bba:	9a07      	ldr	r2, [sp, #28]
 8009bbc:	2a01      	cmp	r2, #1
 8009bbe:	f300 80cd 	bgt.w	8009d5c <_dtoa_r+0x8a4>
 8009bc2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8009bc4:	2a00      	cmp	r2, #0
 8009bc6:	f000 80c1 	beq.w	8009d4c <_dtoa_r+0x894>
 8009bca:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8009bce:	9c08      	ldr	r4, [sp, #32]
 8009bd0:	9e00      	ldr	r6, [sp, #0]
 8009bd2:	9a00      	ldr	r2, [sp, #0]
 8009bd4:	441a      	add	r2, r3
 8009bd6:	9200      	str	r2, [sp, #0]
 8009bd8:	9a06      	ldr	r2, [sp, #24]
 8009bda:	2101      	movs	r1, #1
 8009bdc:	441a      	add	r2, r3
 8009bde:	4648      	mov	r0, r9
 8009be0:	9206      	str	r2, [sp, #24]
 8009be2:	f000 fb77 	bl	800a2d4 <__i2b>
 8009be6:	4605      	mov	r5, r0
 8009be8:	b166      	cbz	r6, 8009c04 <_dtoa_r+0x74c>
 8009bea:	9b06      	ldr	r3, [sp, #24]
 8009bec:	2b00      	cmp	r3, #0
 8009bee:	dd09      	ble.n	8009c04 <_dtoa_r+0x74c>
 8009bf0:	42b3      	cmp	r3, r6
 8009bf2:	9a00      	ldr	r2, [sp, #0]
 8009bf4:	bfa8      	it	ge
 8009bf6:	4633      	movge	r3, r6
 8009bf8:	1ad2      	subs	r2, r2, r3
 8009bfa:	9200      	str	r2, [sp, #0]
 8009bfc:	9a06      	ldr	r2, [sp, #24]
 8009bfe:	1af6      	subs	r6, r6, r3
 8009c00:	1ad3      	subs	r3, r2, r3
 8009c02:	9306      	str	r3, [sp, #24]
 8009c04:	9b08      	ldr	r3, [sp, #32]
 8009c06:	b30b      	cbz	r3, 8009c4c <_dtoa_r+0x794>
 8009c08:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c0a:	2b00      	cmp	r3, #0
 8009c0c:	f000 80c6 	beq.w	8009d9c <_dtoa_r+0x8e4>
 8009c10:	2c00      	cmp	r4, #0
 8009c12:	f000 80c0 	beq.w	8009d96 <_dtoa_r+0x8de>
 8009c16:	4629      	mov	r1, r5
 8009c18:	4622      	mov	r2, r4
 8009c1a:	4648      	mov	r0, r9
 8009c1c:	f000 fc12 	bl	800a444 <__pow5mult>
 8009c20:	9a02      	ldr	r2, [sp, #8]
 8009c22:	4601      	mov	r1, r0
 8009c24:	4605      	mov	r5, r0
 8009c26:	4648      	mov	r0, r9
 8009c28:	f000 fb6a 	bl	800a300 <__multiply>
 8009c2c:	9902      	ldr	r1, [sp, #8]
 8009c2e:	4680      	mov	r8, r0
 8009c30:	4648      	mov	r0, r9
 8009c32:	f000 fa9b 	bl	800a16c <_Bfree>
 8009c36:	9b08      	ldr	r3, [sp, #32]
 8009c38:	1b1b      	subs	r3, r3, r4
 8009c3a:	9308      	str	r3, [sp, #32]
 8009c3c:	f000 80b1 	beq.w	8009da2 <_dtoa_r+0x8ea>
 8009c40:	9a08      	ldr	r2, [sp, #32]
 8009c42:	4641      	mov	r1, r8
 8009c44:	4648      	mov	r0, r9
 8009c46:	f000 fbfd 	bl	800a444 <__pow5mult>
 8009c4a:	9002      	str	r0, [sp, #8]
 8009c4c:	2101      	movs	r1, #1
 8009c4e:	4648      	mov	r0, r9
 8009c50:	f000 fb40 	bl	800a2d4 <__i2b>
 8009c54:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009c56:	4604      	mov	r4, r0
 8009c58:	2b00      	cmp	r3, #0
 8009c5a:	f000 81d8 	beq.w	800a00e <_dtoa_r+0xb56>
 8009c5e:	461a      	mov	r2, r3
 8009c60:	4601      	mov	r1, r0
 8009c62:	4648      	mov	r0, r9
 8009c64:	f000 fbee 	bl	800a444 <__pow5mult>
 8009c68:	9b07      	ldr	r3, [sp, #28]
 8009c6a:	2b01      	cmp	r3, #1
 8009c6c:	4604      	mov	r4, r0
 8009c6e:	f300 809f 	bgt.w	8009db0 <_dtoa_r+0x8f8>
 8009c72:	9b04      	ldr	r3, [sp, #16]
 8009c74:	2b00      	cmp	r3, #0
 8009c76:	f040 8097 	bne.w	8009da8 <_dtoa_r+0x8f0>
 8009c7a:	9b05      	ldr	r3, [sp, #20]
 8009c7c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009c80:	2b00      	cmp	r3, #0
 8009c82:	f040 8093 	bne.w	8009dac <_dtoa_r+0x8f4>
 8009c86:	9b05      	ldr	r3, [sp, #20]
 8009c88:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009c8c:	0d1b      	lsrs	r3, r3, #20
 8009c8e:	051b      	lsls	r3, r3, #20
 8009c90:	b133      	cbz	r3, 8009ca0 <_dtoa_r+0x7e8>
 8009c92:	9b00      	ldr	r3, [sp, #0]
 8009c94:	3301      	adds	r3, #1
 8009c96:	9300      	str	r3, [sp, #0]
 8009c98:	9b06      	ldr	r3, [sp, #24]
 8009c9a:	3301      	adds	r3, #1
 8009c9c:	9306      	str	r3, [sp, #24]
 8009c9e:	2301      	movs	r3, #1
 8009ca0:	9308      	str	r3, [sp, #32]
 8009ca2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009ca4:	2b00      	cmp	r3, #0
 8009ca6:	f000 81b8 	beq.w	800a01a <_dtoa_r+0xb62>
 8009caa:	6923      	ldr	r3, [r4, #16]
 8009cac:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009cb0:	6918      	ldr	r0, [r3, #16]
 8009cb2:	f000 fac3 	bl	800a23c <__hi0bits>
 8009cb6:	f1c0 0020 	rsb	r0, r0, #32
 8009cba:	9b06      	ldr	r3, [sp, #24]
 8009cbc:	4418      	add	r0, r3
 8009cbe:	f010 001f 	ands.w	r0, r0, #31
 8009cc2:	f000 8082 	beq.w	8009dca <_dtoa_r+0x912>
 8009cc6:	f1c0 0320 	rsb	r3, r0, #32
 8009cca:	2b04      	cmp	r3, #4
 8009ccc:	dd73      	ble.n	8009db6 <_dtoa_r+0x8fe>
 8009cce:	9b00      	ldr	r3, [sp, #0]
 8009cd0:	f1c0 001c 	rsb	r0, r0, #28
 8009cd4:	4403      	add	r3, r0
 8009cd6:	9300      	str	r3, [sp, #0]
 8009cd8:	9b06      	ldr	r3, [sp, #24]
 8009cda:	4403      	add	r3, r0
 8009cdc:	4406      	add	r6, r0
 8009cde:	9306      	str	r3, [sp, #24]
 8009ce0:	9b00      	ldr	r3, [sp, #0]
 8009ce2:	2b00      	cmp	r3, #0
 8009ce4:	dd05      	ble.n	8009cf2 <_dtoa_r+0x83a>
 8009ce6:	9902      	ldr	r1, [sp, #8]
 8009ce8:	461a      	mov	r2, r3
 8009cea:	4648      	mov	r0, r9
 8009cec:	f000 fc04 	bl	800a4f8 <__lshift>
 8009cf0:	9002      	str	r0, [sp, #8]
 8009cf2:	9b06      	ldr	r3, [sp, #24]
 8009cf4:	2b00      	cmp	r3, #0
 8009cf6:	dd05      	ble.n	8009d04 <_dtoa_r+0x84c>
 8009cf8:	4621      	mov	r1, r4
 8009cfa:	461a      	mov	r2, r3
 8009cfc:	4648      	mov	r0, r9
 8009cfe:	f000 fbfb 	bl	800a4f8 <__lshift>
 8009d02:	4604      	mov	r4, r0
 8009d04:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009d06:	2b00      	cmp	r3, #0
 8009d08:	d061      	beq.n	8009dce <_dtoa_r+0x916>
 8009d0a:	9802      	ldr	r0, [sp, #8]
 8009d0c:	4621      	mov	r1, r4
 8009d0e:	f000 fc5f 	bl	800a5d0 <__mcmp>
 8009d12:	2800      	cmp	r0, #0
 8009d14:	da5b      	bge.n	8009dce <_dtoa_r+0x916>
 8009d16:	2300      	movs	r3, #0
 8009d18:	9902      	ldr	r1, [sp, #8]
 8009d1a:	220a      	movs	r2, #10
 8009d1c:	4648      	mov	r0, r9
 8009d1e:	f000 fa47 	bl	800a1b0 <__multadd>
 8009d22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d24:	9002      	str	r0, [sp, #8]
 8009d26:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8009d2a:	2b00      	cmp	r3, #0
 8009d2c:	f000 8177 	beq.w	800a01e <_dtoa_r+0xb66>
 8009d30:	4629      	mov	r1, r5
 8009d32:	2300      	movs	r3, #0
 8009d34:	220a      	movs	r2, #10
 8009d36:	4648      	mov	r0, r9
 8009d38:	f000 fa3a 	bl	800a1b0 <__multadd>
 8009d3c:	f1bb 0f00 	cmp.w	fp, #0
 8009d40:	4605      	mov	r5, r0
 8009d42:	dc6f      	bgt.n	8009e24 <_dtoa_r+0x96c>
 8009d44:	9b07      	ldr	r3, [sp, #28]
 8009d46:	2b02      	cmp	r3, #2
 8009d48:	dc49      	bgt.n	8009dde <_dtoa_r+0x926>
 8009d4a:	e06b      	b.n	8009e24 <_dtoa_r+0x96c>
 8009d4c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009d4e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8009d52:	e73c      	b.n	8009bce <_dtoa_r+0x716>
 8009d54:	3fe00000 	.word	0x3fe00000
 8009d58:	40240000 	.word	0x40240000
 8009d5c:	9b03      	ldr	r3, [sp, #12]
 8009d5e:	1e5c      	subs	r4, r3, #1
 8009d60:	9b08      	ldr	r3, [sp, #32]
 8009d62:	42a3      	cmp	r3, r4
 8009d64:	db09      	blt.n	8009d7a <_dtoa_r+0x8c2>
 8009d66:	1b1c      	subs	r4, r3, r4
 8009d68:	9b03      	ldr	r3, [sp, #12]
 8009d6a:	2b00      	cmp	r3, #0
 8009d6c:	f6bf af30 	bge.w	8009bd0 <_dtoa_r+0x718>
 8009d70:	9b00      	ldr	r3, [sp, #0]
 8009d72:	9a03      	ldr	r2, [sp, #12]
 8009d74:	1a9e      	subs	r6, r3, r2
 8009d76:	2300      	movs	r3, #0
 8009d78:	e72b      	b.n	8009bd2 <_dtoa_r+0x71a>
 8009d7a:	9b08      	ldr	r3, [sp, #32]
 8009d7c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009d7e:	9408      	str	r4, [sp, #32]
 8009d80:	1ae3      	subs	r3, r4, r3
 8009d82:	441a      	add	r2, r3
 8009d84:	9e00      	ldr	r6, [sp, #0]
 8009d86:	9b03      	ldr	r3, [sp, #12]
 8009d88:	920d      	str	r2, [sp, #52]	@ 0x34
 8009d8a:	2400      	movs	r4, #0
 8009d8c:	e721      	b.n	8009bd2 <_dtoa_r+0x71a>
 8009d8e:	9c08      	ldr	r4, [sp, #32]
 8009d90:	9e00      	ldr	r6, [sp, #0]
 8009d92:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8009d94:	e728      	b.n	8009be8 <_dtoa_r+0x730>
 8009d96:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8009d9a:	e751      	b.n	8009c40 <_dtoa_r+0x788>
 8009d9c:	9a08      	ldr	r2, [sp, #32]
 8009d9e:	9902      	ldr	r1, [sp, #8]
 8009da0:	e750      	b.n	8009c44 <_dtoa_r+0x78c>
 8009da2:	f8cd 8008 	str.w	r8, [sp, #8]
 8009da6:	e751      	b.n	8009c4c <_dtoa_r+0x794>
 8009da8:	2300      	movs	r3, #0
 8009daa:	e779      	b.n	8009ca0 <_dtoa_r+0x7e8>
 8009dac:	9b04      	ldr	r3, [sp, #16]
 8009dae:	e777      	b.n	8009ca0 <_dtoa_r+0x7e8>
 8009db0:	2300      	movs	r3, #0
 8009db2:	9308      	str	r3, [sp, #32]
 8009db4:	e779      	b.n	8009caa <_dtoa_r+0x7f2>
 8009db6:	d093      	beq.n	8009ce0 <_dtoa_r+0x828>
 8009db8:	9a00      	ldr	r2, [sp, #0]
 8009dba:	331c      	adds	r3, #28
 8009dbc:	441a      	add	r2, r3
 8009dbe:	9200      	str	r2, [sp, #0]
 8009dc0:	9a06      	ldr	r2, [sp, #24]
 8009dc2:	441a      	add	r2, r3
 8009dc4:	441e      	add	r6, r3
 8009dc6:	9206      	str	r2, [sp, #24]
 8009dc8:	e78a      	b.n	8009ce0 <_dtoa_r+0x828>
 8009dca:	4603      	mov	r3, r0
 8009dcc:	e7f4      	b.n	8009db8 <_dtoa_r+0x900>
 8009dce:	9b03      	ldr	r3, [sp, #12]
 8009dd0:	2b00      	cmp	r3, #0
 8009dd2:	46b8      	mov	r8, r7
 8009dd4:	dc20      	bgt.n	8009e18 <_dtoa_r+0x960>
 8009dd6:	469b      	mov	fp, r3
 8009dd8:	9b07      	ldr	r3, [sp, #28]
 8009dda:	2b02      	cmp	r3, #2
 8009ddc:	dd1e      	ble.n	8009e1c <_dtoa_r+0x964>
 8009dde:	f1bb 0f00 	cmp.w	fp, #0
 8009de2:	f47f adb1 	bne.w	8009948 <_dtoa_r+0x490>
 8009de6:	4621      	mov	r1, r4
 8009de8:	465b      	mov	r3, fp
 8009dea:	2205      	movs	r2, #5
 8009dec:	4648      	mov	r0, r9
 8009dee:	f000 f9df 	bl	800a1b0 <__multadd>
 8009df2:	4601      	mov	r1, r0
 8009df4:	4604      	mov	r4, r0
 8009df6:	9802      	ldr	r0, [sp, #8]
 8009df8:	f000 fbea 	bl	800a5d0 <__mcmp>
 8009dfc:	2800      	cmp	r0, #0
 8009dfe:	f77f ada3 	ble.w	8009948 <_dtoa_r+0x490>
 8009e02:	4656      	mov	r6, sl
 8009e04:	2331      	movs	r3, #49	@ 0x31
 8009e06:	f806 3b01 	strb.w	r3, [r6], #1
 8009e0a:	f108 0801 	add.w	r8, r8, #1
 8009e0e:	e59f      	b.n	8009950 <_dtoa_r+0x498>
 8009e10:	9c03      	ldr	r4, [sp, #12]
 8009e12:	46b8      	mov	r8, r7
 8009e14:	4625      	mov	r5, r4
 8009e16:	e7f4      	b.n	8009e02 <_dtoa_r+0x94a>
 8009e18:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8009e1c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009e1e:	2b00      	cmp	r3, #0
 8009e20:	f000 8101 	beq.w	800a026 <_dtoa_r+0xb6e>
 8009e24:	2e00      	cmp	r6, #0
 8009e26:	dd05      	ble.n	8009e34 <_dtoa_r+0x97c>
 8009e28:	4629      	mov	r1, r5
 8009e2a:	4632      	mov	r2, r6
 8009e2c:	4648      	mov	r0, r9
 8009e2e:	f000 fb63 	bl	800a4f8 <__lshift>
 8009e32:	4605      	mov	r5, r0
 8009e34:	9b08      	ldr	r3, [sp, #32]
 8009e36:	2b00      	cmp	r3, #0
 8009e38:	d05c      	beq.n	8009ef4 <_dtoa_r+0xa3c>
 8009e3a:	6869      	ldr	r1, [r5, #4]
 8009e3c:	4648      	mov	r0, r9
 8009e3e:	f000 f955 	bl	800a0ec <_Balloc>
 8009e42:	4606      	mov	r6, r0
 8009e44:	b928      	cbnz	r0, 8009e52 <_dtoa_r+0x99a>
 8009e46:	4b82      	ldr	r3, [pc, #520]	@ (800a050 <_dtoa_r+0xb98>)
 8009e48:	4602      	mov	r2, r0
 8009e4a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8009e4e:	f7ff bb4a 	b.w	80094e6 <_dtoa_r+0x2e>
 8009e52:	692a      	ldr	r2, [r5, #16]
 8009e54:	3202      	adds	r2, #2
 8009e56:	0092      	lsls	r2, r2, #2
 8009e58:	f105 010c 	add.w	r1, r5, #12
 8009e5c:	300c      	adds	r0, #12
 8009e5e:	f000 ff31 	bl	800acc4 <memcpy>
 8009e62:	2201      	movs	r2, #1
 8009e64:	4631      	mov	r1, r6
 8009e66:	4648      	mov	r0, r9
 8009e68:	f000 fb46 	bl	800a4f8 <__lshift>
 8009e6c:	f10a 0301 	add.w	r3, sl, #1
 8009e70:	9300      	str	r3, [sp, #0]
 8009e72:	eb0a 030b 	add.w	r3, sl, fp
 8009e76:	9308      	str	r3, [sp, #32]
 8009e78:	9b04      	ldr	r3, [sp, #16]
 8009e7a:	f003 0301 	and.w	r3, r3, #1
 8009e7e:	462f      	mov	r7, r5
 8009e80:	9306      	str	r3, [sp, #24]
 8009e82:	4605      	mov	r5, r0
 8009e84:	9b00      	ldr	r3, [sp, #0]
 8009e86:	9802      	ldr	r0, [sp, #8]
 8009e88:	4621      	mov	r1, r4
 8009e8a:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 8009e8e:	f7ff fa88 	bl	80093a2 <quorem>
 8009e92:	4603      	mov	r3, r0
 8009e94:	3330      	adds	r3, #48	@ 0x30
 8009e96:	9003      	str	r0, [sp, #12]
 8009e98:	4639      	mov	r1, r7
 8009e9a:	9802      	ldr	r0, [sp, #8]
 8009e9c:	9309      	str	r3, [sp, #36]	@ 0x24
 8009e9e:	f000 fb97 	bl	800a5d0 <__mcmp>
 8009ea2:	462a      	mov	r2, r5
 8009ea4:	9004      	str	r0, [sp, #16]
 8009ea6:	4621      	mov	r1, r4
 8009ea8:	4648      	mov	r0, r9
 8009eaa:	f000 fbad 	bl	800a608 <__mdiff>
 8009eae:	68c2      	ldr	r2, [r0, #12]
 8009eb0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009eb2:	4606      	mov	r6, r0
 8009eb4:	bb02      	cbnz	r2, 8009ef8 <_dtoa_r+0xa40>
 8009eb6:	4601      	mov	r1, r0
 8009eb8:	9802      	ldr	r0, [sp, #8]
 8009eba:	f000 fb89 	bl	800a5d0 <__mcmp>
 8009ebe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009ec0:	4602      	mov	r2, r0
 8009ec2:	4631      	mov	r1, r6
 8009ec4:	4648      	mov	r0, r9
 8009ec6:	920c      	str	r2, [sp, #48]	@ 0x30
 8009ec8:	9309      	str	r3, [sp, #36]	@ 0x24
 8009eca:	f000 f94f 	bl	800a16c <_Bfree>
 8009ece:	9b07      	ldr	r3, [sp, #28]
 8009ed0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009ed2:	9e00      	ldr	r6, [sp, #0]
 8009ed4:	ea42 0103 	orr.w	r1, r2, r3
 8009ed8:	9b06      	ldr	r3, [sp, #24]
 8009eda:	4319      	orrs	r1, r3
 8009edc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009ede:	d10d      	bne.n	8009efc <_dtoa_r+0xa44>
 8009ee0:	2b39      	cmp	r3, #57	@ 0x39
 8009ee2:	d027      	beq.n	8009f34 <_dtoa_r+0xa7c>
 8009ee4:	9a04      	ldr	r2, [sp, #16]
 8009ee6:	2a00      	cmp	r2, #0
 8009ee8:	dd01      	ble.n	8009eee <_dtoa_r+0xa36>
 8009eea:	9b03      	ldr	r3, [sp, #12]
 8009eec:	3331      	adds	r3, #49	@ 0x31
 8009eee:	f88b 3000 	strb.w	r3, [fp]
 8009ef2:	e52e      	b.n	8009952 <_dtoa_r+0x49a>
 8009ef4:	4628      	mov	r0, r5
 8009ef6:	e7b9      	b.n	8009e6c <_dtoa_r+0x9b4>
 8009ef8:	2201      	movs	r2, #1
 8009efa:	e7e2      	b.n	8009ec2 <_dtoa_r+0xa0a>
 8009efc:	9904      	ldr	r1, [sp, #16]
 8009efe:	2900      	cmp	r1, #0
 8009f00:	db04      	blt.n	8009f0c <_dtoa_r+0xa54>
 8009f02:	9807      	ldr	r0, [sp, #28]
 8009f04:	4301      	orrs	r1, r0
 8009f06:	9806      	ldr	r0, [sp, #24]
 8009f08:	4301      	orrs	r1, r0
 8009f0a:	d120      	bne.n	8009f4e <_dtoa_r+0xa96>
 8009f0c:	2a00      	cmp	r2, #0
 8009f0e:	ddee      	ble.n	8009eee <_dtoa_r+0xa36>
 8009f10:	9902      	ldr	r1, [sp, #8]
 8009f12:	9300      	str	r3, [sp, #0]
 8009f14:	2201      	movs	r2, #1
 8009f16:	4648      	mov	r0, r9
 8009f18:	f000 faee 	bl	800a4f8 <__lshift>
 8009f1c:	4621      	mov	r1, r4
 8009f1e:	9002      	str	r0, [sp, #8]
 8009f20:	f000 fb56 	bl	800a5d0 <__mcmp>
 8009f24:	2800      	cmp	r0, #0
 8009f26:	9b00      	ldr	r3, [sp, #0]
 8009f28:	dc02      	bgt.n	8009f30 <_dtoa_r+0xa78>
 8009f2a:	d1e0      	bne.n	8009eee <_dtoa_r+0xa36>
 8009f2c:	07da      	lsls	r2, r3, #31
 8009f2e:	d5de      	bpl.n	8009eee <_dtoa_r+0xa36>
 8009f30:	2b39      	cmp	r3, #57	@ 0x39
 8009f32:	d1da      	bne.n	8009eea <_dtoa_r+0xa32>
 8009f34:	2339      	movs	r3, #57	@ 0x39
 8009f36:	f88b 3000 	strb.w	r3, [fp]
 8009f3a:	4633      	mov	r3, r6
 8009f3c:	461e      	mov	r6, r3
 8009f3e:	3b01      	subs	r3, #1
 8009f40:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8009f44:	2a39      	cmp	r2, #57	@ 0x39
 8009f46:	d04e      	beq.n	8009fe6 <_dtoa_r+0xb2e>
 8009f48:	3201      	adds	r2, #1
 8009f4a:	701a      	strb	r2, [r3, #0]
 8009f4c:	e501      	b.n	8009952 <_dtoa_r+0x49a>
 8009f4e:	2a00      	cmp	r2, #0
 8009f50:	dd03      	ble.n	8009f5a <_dtoa_r+0xaa2>
 8009f52:	2b39      	cmp	r3, #57	@ 0x39
 8009f54:	d0ee      	beq.n	8009f34 <_dtoa_r+0xa7c>
 8009f56:	3301      	adds	r3, #1
 8009f58:	e7c9      	b.n	8009eee <_dtoa_r+0xa36>
 8009f5a:	9a00      	ldr	r2, [sp, #0]
 8009f5c:	9908      	ldr	r1, [sp, #32]
 8009f5e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8009f62:	428a      	cmp	r2, r1
 8009f64:	d028      	beq.n	8009fb8 <_dtoa_r+0xb00>
 8009f66:	9902      	ldr	r1, [sp, #8]
 8009f68:	2300      	movs	r3, #0
 8009f6a:	220a      	movs	r2, #10
 8009f6c:	4648      	mov	r0, r9
 8009f6e:	f000 f91f 	bl	800a1b0 <__multadd>
 8009f72:	42af      	cmp	r7, r5
 8009f74:	9002      	str	r0, [sp, #8]
 8009f76:	f04f 0300 	mov.w	r3, #0
 8009f7a:	f04f 020a 	mov.w	r2, #10
 8009f7e:	4639      	mov	r1, r7
 8009f80:	4648      	mov	r0, r9
 8009f82:	d107      	bne.n	8009f94 <_dtoa_r+0xadc>
 8009f84:	f000 f914 	bl	800a1b0 <__multadd>
 8009f88:	4607      	mov	r7, r0
 8009f8a:	4605      	mov	r5, r0
 8009f8c:	9b00      	ldr	r3, [sp, #0]
 8009f8e:	3301      	adds	r3, #1
 8009f90:	9300      	str	r3, [sp, #0]
 8009f92:	e777      	b.n	8009e84 <_dtoa_r+0x9cc>
 8009f94:	f000 f90c 	bl	800a1b0 <__multadd>
 8009f98:	4629      	mov	r1, r5
 8009f9a:	4607      	mov	r7, r0
 8009f9c:	2300      	movs	r3, #0
 8009f9e:	220a      	movs	r2, #10
 8009fa0:	4648      	mov	r0, r9
 8009fa2:	f000 f905 	bl	800a1b0 <__multadd>
 8009fa6:	4605      	mov	r5, r0
 8009fa8:	e7f0      	b.n	8009f8c <_dtoa_r+0xad4>
 8009faa:	f1bb 0f00 	cmp.w	fp, #0
 8009fae:	bfcc      	ite	gt
 8009fb0:	465e      	movgt	r6, fp
 8009fb2:	2601      	movle	r6, #1
 8009fb4:	4456      	add	r6, sl
 8009fb6:	2700      	movs	r7, #0
 8009fb8:	9902      	ldr	r1, [sp, #8]
 8009fba:	9300      	str	r3, [sp, #0]
 8009fbc:	2201      	movs	r2, #1
 8009fbe:	4648      	mov	r0, r9
 8009fc0:	f000 fa9a 	bl	800a4f8 <__lshift>
 8009fc4:	4621      	mov	r1, r4
 8009fc6:	9002      	str	r0, [sp, #8]
 8009fc8:	f000 fb02 	bl	800a5d0 <__mcmp>
 8009fcc:	2800      	cmp	r0, #0
 8009fce:	dcb4      	bgt.n	8009f3a <_dtoa_r+0xa82>
 8009fd0:	d102      	bne.n	8009fd8 <_dtoa_r+0xb20>
 8009fd2:	9b00      	ldr	r3, [sp, #0]
 8009fd4:	07db      	lsls	r3, r3, #31
 8009fd6:	d4b0      	bmi.n	8009f3a <_dtoa_r+0xa82>
 8009fd8:	4633      	mov	r3, r6
 8009fda:	461e      	mov	r6, r3
 8009fdc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009fe0:	2a30      	cmp	r2, #48	@ 0x30
 8009fe2:	d0fa      	beq.n	8009fda <_dtoa_r+0xb22>
 8009fe4:	e4b5      	b.n	8009952 <_dtoa_r+0x49a>
 8009fe6:	459a      	cmp	sl, r3
 8009fe8:	d1a8      	bne.n	8009f3c <_dtoa_r+0xa84>
 8009fea:	2331      	movs	r3, #49	@ 0x31
 8009fec:	f108 0801 	add.w	r8, r8, #1
 8009ff0:	f88a 3000 	strb.w	r3, [sl]
 8009ff4:	e4ad      	b.n	8009952 <_dtoa_r+0x49a>
 8009ff6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009ff8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800a054 <_dtoa_r+0xb9c>
 8009ffc:	b11b      	cbz	r3, 800a006 <_dtoa_r+0xb4e>
 8009ffe:	f10a 0308 	add.w	r3, sl, #8
 800a002:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800a004:	6013      	str	r3, [r2, #0]
 800a006:	4650      	mov	r0, sl
 800a008:	b017      	add	sp, #92	@ 0x5c
 800a00a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a00e:	9b07      	ldr	r3, [sp, #28]
 800a010:	2b01      	cmp	r3, #1
 800a012:	f77f ae2e 	ble.w	8009c72 <_dtoa_r+0x7ba>
 800a016:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a018:	9308      	str	r3, [sp, #32]
 800a01a:	2001      	movs	r0, #1
 800a01c:	e64d      	b.n	8009cba <_dtoa_r+0x802>
 800a01e:	f1bb 0f00 	cmp.w	fp, #0
 800a022:	f77f aed9 	ble.w	8009dd8 <_dtoa_r+0x920>
 800a026:	4656      	mov	r6, sl
 800a028:	9802      	ldr	r0, [sp, #8]
 800a02a:	4621      	mov	r1, r4
 800a02c:	f7ff f9b9 	bl	80093a2 <quorem>
 800a030:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800a034:	f806 3b01 	strb.w	r3, [r6], #1
 800a038:	eba6 020a 	sub.w	r2, r6, sl
 800a03c:	4593      	cmp	fp, r2
 800a03e:	ddb4      	ble.n	8009faa <_dtoa_r+0xaf2>
 800a040:	9902      	ldr	r1, [sp, #8]
 800a042:	2300      	movs	r3, #0
 800a044:	220a      	movs	r2, #10
 800a046:	4648      	mov	r0, r9
 800a048:	f000 f8b2 	bl	800a1b0 <__multadd>
 800a04c:	9002      	str	r0, [sp, #8]
 800a04e:	e7eb      	b.n	800a028 <_dtoa_r+0xb70>
 800a050:	0800af80 	.word	0x0800af80
 800a054:	0800af04 	.word	0x0800af04

0800a058 <_free_r>:
 800a058:	b538      	push	{r3, r4, r5, lr}
 800a05a:	4605      	mov	r5, r0
 800a05c:	2900      	cmp	r1, #0
 800a05e:	d041      	beq.n	800a0e4 <_free_r+0x8c>
 800a060:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a064:	1f0c      	subs	r4, r1, #4
 800a066:	2b00      	cmp	r3, #0
 800a068:	bfb8      	it	lt
 800a06a:	18e4      	addlt	r4, r4, r3
 800a06c:	f7fe faf4 	bl	8008658 <__malloc_lock>
 800a070:	4a1d      	ldr	r2, [pc, #116]	@ (800a0e8 <_free_r+0x90>)
 800a072:	6813      	ldr	r3, [r2, #0]
 800a074:	b933      	cbnz	r3, 800a084 <_free_r+0x2c>
 800a076:	6063      	str	r3, [r4, #4]
 800a078:	6014      	str	r4, [r2, #0]
 800a07a:	4628      	mov	r0, r5
 800a07c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a080:	f7fe baf0 	b.w	8008664 <__malloc_unlock>
 800a084:	42a3      	cmp	r3, r4
 800a086:	d908      	bls.n	800a09a <_free_r+0x42>
 800a088:	6820      	ldr	r0, [r4, #0]
 800a08a:	1821      	adds	r1, r4, r0
 800a08c:	428b      	cmp	r3, r1
 800a08e:	bf01      	itttt	eq
 800a090:	6819      	ldreq	r1, [r3, #0]
 800a092:	685b      	ldreq	r3, [r3, #4]
 800a094:	1809      	addeq	r1, r1, r0
 800a096:	6021      	streq	r1, [r4, #0]
 800a098:	e7ed      	b.n	800a076 <_free_r+0x1e>
 800a09a:	461a      	mov	r2, r3
 800a09c:	685b      	ldr	r3, [r3, #4]
 800a09e:	b10b      	cbz	r3, 800a0a4 <_free_r+0x4c>
 800a0a0:	42a3      	cmp	r3, r4
 800a0a2:	d9fa      	bls.n	800a09a <_free_r+0x42>
 800a0a4:	6811      	ldr	r1, [r2, #0]
 800a0a6:	1850      	adds	r0, r2, r1
 800a0a8:	42a0      	cmp	r0, r4
 800a0aa:	d10b      	bne.n	800a0c4 <_free_r+0x6c>
 800a0ac:	6820      	ldr	r0, [r4, #0]
 800a0ae:	4401      	add	r1, r0
 800a0b0:	1850      	adds	r0, r2, r1
 800a0b2:	4283      	cmp	r3, r0
 800a0b4:	6011      	str	r1, [r2, #0]
 800a0b6:	d1e0      	bne.n	800a07a <_free_r+0x22>
 800a0b8:	6818      	ldr	r0, [r3, #0]
 800a0ba:	685b      	ldr	r3, [r3, #4]
 800a0bc:	6053      	str	r3, [r2, #4]
 800a0be:	4408      	add	r0, r1
 800a0c0:	6010      	str	r0, [r2, #0]
 800a0c2:	e7da      	b.n	800a07a <_free_r+0x22>
 800a0c4:	d902      	bls.n	800a0cc <_free_r+0x74>
 800a0c6:	230c      	movs	r3, #12
 800a0c8:	602b      	str	r3, [r5, #0]
 800a0ca:	e7d6      	b.n	800a07a <_free_r+0x22>
 800a0cc:	6820      	ldr	r0, [r4, #0]
 800a0ce:	1821      	adds	r1, r4, r0
 800a0d0:	428b      	cmp	r3, r1
 800a0d2:	bf04      	itt	eq
 800a0d4:	6819      	ldreq	r1, [r3, #0]
 800a0d6:	685b      	ldreq	r3, [r3, #4]
 800a0d8:	6063      	str	r3, [r4, #4]
 800a0da:	bf04      	itt	eq
 800a0dc:	1809      	addeq	r1, r1, r0
 800a0de:	6021      	streq	r1, [r4, #0]
 800a0e0:	6054      	str	r4, [r2, #4]
 800a0e2:	e7ca      	b.n	800a07a <_free_r+0x22>
 800a0e4:	bd38      	pop	{r3, r4, r5, pc}
 800a0e6:	bf00      	nop
 800a0e8:	200407d0 	.word	0x200407d0

0800a0ec <_Balloc>:
 800a0ec:	b570      	push	{r4, r5, r6, lr}
 800a0ee:	69c6      	ldr	r6, [r0, #28]
 800a0f0:	4604      	mov	r4, r0
 800a0f2:	460d      	mov	r5, r1
 800a0f4:	b976      	cbnz	r6, 800a114 <_Balloc+0x28>
 800a0f6:	2010      	movs	r0, #16
 800a0f8:	f7fe fa04 	bl	8008504 <malloc>
 800a0fc:	4602      	mov	r2, r0
 800a0fe:	61e0      	str	r0, [r4, #28]
 800a100:	b920      	cbnz	r0, 800a10c <_Balloc+0x20>
 800a102:	4b18      	ldr	r3, [pc, #96]	@ (800a164 <_Balloc+0x78>)
 800a104:	4818      	ldr	r0, [pc, #96]	@ (800a168 <_Balloc+0x7c>)
 800a106:	216b      	movs	r1, #107	@ 0x6b
 800a108:	f000 fdea 	bl	800ace0 <__assert_func>
 800a10c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a110:	6006      	str	r6, [r0, #0]
 800a112:	60c6      	str	r6, [r0, #12]
 800a114:	69e6      	ldr	r6, [r4, #28]
 800a116:	68f3      	ldr	r3, [r6, #12]
 800a118:	b183      	cbz	r3, 800a13c <_Balloc+0x50>
 800a11a:	69e3      	ldr	r3, [r4, #28]
 800a11c:	68db      	ldr	r3, [r3, #12]
 800a11e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a122:	b9b8      	cbnz	r0, 800a154 <_Balloc+0x68>
 800a124:	2101      	movs	r1, #1
 800a126:	fa01 f605 	lsl.w	r6, r1, r5
 800a12a:	1d72      	adds	r2, r6, #5
 800a12c:	0092      	lsls	r2, r2, #2
 800a12e:	4620      	mov	r0, r4
 800a130:	f000 fdf4 	bl	800ad1c <_calloc_r>
 800a134:	b160      	cbz	r0, 800a150 <_Balloc+0x64>
 800a136:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a13a:	e00e      	b.n	800a15a <_Balloc+0x6e>
 800a13c:	2221      	movs	r2, #33	@ 0x21
 800a13e:	2104      	movs	r1, #4
 800a140:	4620      	mov	r0, r4
 800a142:	f000 fdeb 	bl	800ad1c <_calloc_r>
 800a146:	69e3      	ldr	r3, [r4, #28]
 800a148:	60f0      	str	r0, [r6, #12]
 800a14a:	68db      	ldr	r3, [r3, #12]
 800a14c:	2b00      	cmp	r3, #0
 800a14e:	d1e4      	bne.n	800a11a <_Balloc+0x2e>
 800a150:	2000      	movs	r0, #0
 800a152:	bd70      	pop	{r4, r5, r6, pc}
 800a154:	6802      	ldr	r2, [r0, #0]
 800a156:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a15a:	2300      	movs	r3, #0
 800a15c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a160:	e7f7      	b.n	800a152 <_Balloc+0x66>
 800a162:	bf00      	nop
 800a164:	0800af11 	.word	0x0800af11
 800a168:	0800af91 	.word	0x0800af91

0800a16c <_Bfree>:
 800a16c:	b570      	push	{r4, r5, r6, lr}
 800a16e:	69c6      	ldr	r6, [r0, #28]
 800a170:	4605      	mov	r5, r0
 800a172:	460c      	mov	r4, r1
 800a174:	b976      	cbnz	r6, 800a194 <_Bfree+0x28>
 800a176:	2010      	movs	r0, #16
 800a178:	f7fe f9c4 	bl	8008504 <malloc>
 800a17c:	4602      	mov	r2, r0
 800a17e:	61e8      	str	r0, [r5, #28]
 800a180:	b920      	cbnz	r0, 800a18c <_Bfree+0x20>
 800a182:	4b09      	ldr	r3, [pc, #36]	@ (800a1a8 <_Bfree+0x3c>)
 800a184:	4809      	ldr	r0, [pc, #36]	@ (800a1ac <_Bfree+0x40>)
 800a186:	218f      	movs	r1, #143	@ 0x8f
 800a188:	f000 fdaa 	bl	800ace0 <__assert_func>
 800a18c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a190:	6006      	str	r6, [r0, #0]
 800a192:	60c6      	str	r6, [r0, #12]
 800a194:	b13c      	cbz	r4, 800a1a6 <_Bfree+0x3a>
 800a196:	69eb      	ldr	r3, [r5, #28]
 800a198:	6862      	ldr	r2, [r4, #4]
 800a19a:	68db      	ldr	r3, [r3, #12]
 800a19c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a1a0:	6021      	str	r1, [r4, #0]
 800a1a2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a1a6:	bd70      	pop	{r4, r5, r6, pc}
 800a1a8:	0800af11 	.word	0x0800af11
 800a1ac:	0800af91 	.word	0x0800af91

0800a1b0 <__multadd>:
 800a1b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a1b4:	690d      	ldr	r5, [r1, #16]
 800a1b6:	4607      	mov	r7, r0
 800a1b8:	460c      	mov	r4, r1
 800a1ba:	461e      	mov	r6, r3
 800a1bc:	f101 0c14 	add.w	ip, r1, #20
 800a1c0:	2000      	movs	r0, #0
 800a1c2:	f8dc 3000 	ldr.w	r3, [ip]
 800a1c6:	b299      	uxth	r1, r3
 800a1c8:	fb02 6101 	mla	r1, r2, r1, r6
 800a1cc:	0c1e      	lsrs	r6, r3, #16
 800a1ce:	0c0b      	lsrs	r3, r1, #16
 800a1d0:	fb02 3306 	mla	r3, r2, r6, r3
 800a1d4:	b289      	uxth	r1, r1
 800a1d6:	3001      	adds	r0, #1
 800a1d8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a1dc:	4285      	cmp	r5, r0
 800a1de:	f84c 1b04 	str.w	r1, [ip], #4
 800a1e2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a1e6:	dcec      	bgt.n	800a1c2 <__multadd+0x12>
 800a1e8:	b30e      	cbz	r6, 800a22e <__multadd+0x7e>
 800a1ea:	68a3      	ldr	r3, [r4, #8]
 800a1ec:	42ab      	cmp	r3, r5
 800a1ee:	dc19      	bgt.n	800a224 <__multadd+0x74>
 800a1f0:	6861      	ldr	r1, [r4, #4]
 800a1f2:	4638      	mov	r0, r7
 800a1f4:	3101      	adds	r1, #1
 800a1f6:	f7ff ff79 	bl	800a0ec <_Balloc>
 800a1fa:	4680      	mov	r8, r0
 800a1fc:	b928      	cbnz	r0, 800a20a <__multadd+0x5a>
 800a1fe:	4602      	mov	r2, r0
 800a200:	4b0c      	ldr	r3, [pc, #48]	@ (800a234 <__multadd+0x84>)
 800a202:	480d      	ldr	r0, [pc, #52]	@ (800a238 <__multadd+0x88>)
 800a204:	21ba      	movs	r1, #186	@ 0xba
 800a206:	f000 fd6b 	bl	800ace0 <__assert_func>
 800a20a:	6922      	ldr	r2, [r4, #16]
 800a20c:	3202      	adds	r2, #2
 800a20e:	f104 010c 	add.w	r1, r4, #12
 800a212:	0092      	lsls	r2, r2, #2
 800a214:	300c      	adds	r0, #12
 800a216:	f000 fd55 	bl	800acc4 <memcpy>
 800a21a:	4621      	mov	r1, r4
 800a21c:	4638      	mov	r0, r7
 800a21e:	f7ff ffa5 	bl	800a16c <_Bfree>
 800a222:	4644      	mov	r4, r8
 800a224:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a228:	3501      	adds	r5, #1
 800a22a:	615e      	str	r6, [r3, #20]
 800a22c:	6125      	str	r5, [r4, #16]
 800a22e:	4620      	mov	r0, r4
 800a230:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a234:	0800af80 	.word	0x0800af80
 800a238:	0800af91 	.word	0x0800af91

0800a23c <__hi0bits>:
 800a23c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800a240:	4603      	mov	r3, r0
 800a242:	bf36      	itet	cc
 800a244:	0403      	lslcc	r3, r0, #16
 800a246:	2000      	movcs	r0, #0
 800a248:	2010      	movcc	r0, #16
 800a24a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a24e:	bf3c      	itt	cc
 800a250:	021b      	lslcc	r3, r3, #8
 800a252:	3008      	addcc	r0, #8
 800a254:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a258:	bf3c      	itt	cc
 800a25a:	011b      	lslcc	r3, r3, #4
 800a25c:	3004      	addcc	r0, #4
 800a25e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a262:	bf3c      	itt	cc
 800a264:	009b      	lslcc	r3, r3, #2
 800a266:	3002      	addcc	r0, #2
 800a268:	2b00      	cmp	r3, #0
 800a26a:	db05      	blt.n	800a278 <__hi0bits+0x3c>
 800a26c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800a270:	f100 0001 	add.w	r0, r0, #1
 800a274:	bf08      	it	eq
 800a276:	2020      	moveq	r0, #32
 800a278:	4770      	bx	lr

0800a27a <__lo0bits>:
 800a27a:	6803      	ldr	r3, [r0, #0]
 800a27c:	4602      	mov	r2, r0
 800a27e:	f013 0007 	ands.w	r0, r3, #7
 800a282:	d00b      	beq.n	800a29c <__lo0bits+0x22>
 800a284:	07d9      	lsls	r1, r3, #31
 800a286:	d421      	bmi.n	800a2cc <__lo0bits+0x52>
 800a288:	0798      	lsls	r0, r3, #30
 800a28a:	bf49      	itett	mi
 800a28c:	085b      	lsrmi	r3, r3, #1
 800a28e:	089b      	lsrpl	r3, r3, #2
 800a290:	2001      	movmi	r0, #1
 800a292:	6013      	strmi	r3, [r2, #0]
 800a294:	bf5c      	itt	pl
 800a296:	6013      	strpl	r3, [r2, #0]
 800a298:	2002      	movpl	r0, #2
 800a29a:	4770      	bx	lr
 800a29c:	b299      	uxth	r1, r3
 800a29e:	b909      	cbnz	r1, 800a2a4 <__lo0bits+0x2a>
 800a2a0:	0c1b      	lsrs	r3, r3, #16
 800a2a2:	2010      	movs	r0, #16
 800a2a4:	b2d9      	uxtb	r1, r3
 800a2a6:	b909      	cbnz	r1, 800a2ac <__lo0bits+0x32>
 800a2a8:	3008      	adds	r0, #8
 800a2aa:	0a1b      	lsrs	r3, r3, #8
 800a2ac:	0719      	lsls	r1, r3, #28
 800a2ae:	bf04      	itt	eq
 800a2b0:	091b      	lsreq	r3, r3, #4
 800a2b2:	3004      	addeq	r0, #4
 800a2b4:	0799      	lsls	r1, r3, #30
 800a2b6:	bf04      	itt	eq
 800a2b8:	089b      	lsreq	r3, r3, #2
 800a2ba:	3002      	addeq	r0, #2
 800a2bc:	07d9      	lsls	r1, r3, #31
 800a2be:	d403      	bmi.n	800a2c8 <__lo0bits+0x4e>
 800a2c0:	085b      	lsrs	r3, r3, #1
 800a2c2:	f100 0001 	add.w	r0, r0, #1
 800a2c6:	d003      	beq.n	800a2d0 <__lo0bits+0x56>
 800a2c8:	6013      	str	r3, [r2, #0]
 800a2ca:	4770      	bx	lr
 800a2cc:	2000      	movs	r0, #0
 800a2ce:	4770      	bx	lr
 800a2d0:	2020      	movs	r0, #32
 800a2d2:	4770      	bx	lr

0800a2d4 <__i2b>:
 800a2d4:	b510      	push	{r4, lr}
 800a2d6:	460c      	mov	r4, r1
 800a2d8:	2101      	movs	r1, #1
 800a2da:	f7ff ff07 	bl	800a0ec <_Balloc>
 800a2de:	4602      	mov	r2, r0
 800a2e0:	b928      	cbnz	r0, 800a2ee <__i2b+0x1a>
 800a2e2:	4b05      	ldr	r3, [pc, #20]	@ (800a2f8 <__i2b+0x24>)
 800a2e4:	4805      	ldr	r0, [pc, #20]	@ (800a2fc <__i2b+0x28>)
 800a2e6:	f240 1145 	movw	r1, #325	@ 0x145
 800a2ea:	f000 fcf9 	bl	800ace0 <__assert_func>
 800a2ee:	2301      	movs	r3, #1
 800a2f0:	6144      	str	r4, [r0, #20]
 800a2f2:	6103      	str	r3, [r0, #16]
 800a2f4:	bd10      	pop	{r4, pc}
 800a2f6:	bf00      	nop
 800a2f8:	0800af80 	.word	0x0800af80
 800a2fc:	0800af91 	.word	0x0800af91

0800a300 <__multiply>:
 800a300:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a304:	4617      	mov	r7, r2
 800a306:	690a      	ldr	r2, [r1, #16]
 800a308:	693b      	ldr	r3, [r7, #16]
 800a30a:	429a      	cmp	r2, r3
 800a30c:	bfa8      	it	ge
 800a30e:	463b      	movge	r3, r7
 800a310:	4689      	mov	r9, r1
 800a312:	bfa4      	itt	ge
 800a314:	460f      	movge	r7, r1
 800a316:	4699      	movge	r9, r3
 800a318:	693d      	ldr	r5, [r7, #16]
 800a31a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a31e:	68bb      	ldr	r3, [r7, #8]
 800a320:	6879      	ldr	r1, [r7, #4]
 800a322:	eb05 060a 	add.w	r6, r5, sl
 800a326:	42b3      	cmp	r3, r6
 800a328:	b085      	sub	sp, #20
 800a32a:	bfb8      	it	lt
 800a32c:	3101      	addlt	r1, #1
 800a32e:	f7ff fedd 	bl	800a0ec <_Balloc>
 800a332:	b930      	cbnz	r0, 800a342 <__multiply+0x42>
 800a334:	4602      	mov	r2, r0
 800a336:	4b41      	ldr	r3, [pc, #260]	@ (800a43c <__multiply+0x13c>)
 800a338:	4841      	ldr	r0, [pc, #260]	@ (800a440 <__multiply+0x140>)
 800a33a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800a33e:	f000 fccf 	bl	800ace0 <__assert_func>
 800a342:	f100 0414 	add.w	r4, r0, #20
 800a346:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800a34a:	4623      	mov	r3, r4
 800a34c:	2200      	movs	r2, #0
 800a34e:	4573      	cmp	r3, lr
 800a350:	d320      	bcc.n	800a394 <__multiply+0x94>
 800a352:	f107 0814 	add.w	r8, r7, #20
 800a356:	f109 0114 	add.w	r1, r9, #20
 800a35a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800a35e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800a362:	9302      	str	r3, [sp, #8]
 800a364:	1beb      	subs	r3, r5, r7
 800a366:	3b15      	subs	r3, #21
 800a368:	f023 0303 	bic.w	r3, r3, #3
 800a36c:	3304      	adds	r3, #4
 800a36e:	3715      	adds	r7, #21
 800a370:	42bd      	cmp	r5, r7
 800a372:	bf38      	it	cc
 800a374:	2304      	movcc	r3, #4
 800a376:	9301      	str	r3, [sp, #4]
 800a378:	9b02      	ldr	r3, [sp, #8]
 800a37a:	9103      	str	r1, [sp, #12]
 800a37c:	428b      	cmp	r3, r1
 800a37e:	d80c      	bhi.n	800a39a <__multiply+0x9a>
 800a380:	2e00      	cmp	r6, #0
 800a382:	dd03      	ble.n	800a38c <__multiply+0x8c>
 800a384:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800a388:	2b00      	cmp	r3, #0
 800a38a:	d055      	beq.n	800a438 <__multiply+0x138>
 800a38c:	6106      	str	r6, [r0, #16]
 800a38e:	b005      	add	sp, #20
 800a390:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a394:	f843 2b04 	str.w	r2, [r3], #4
 800a398:	e7d9      	b.n	800a34e <__multiply+0x4e>
 800a39a:	f8b1 a000 	ldrh.w	sl, [r1]
 800a39e:	f1ba 0f00 	cmp.w	sl, #0
 800a3a2:	d01f      	beq.n	800a3e4 <__multiply+0xe4>
 800a3a4:	46c4      	mov	ip, r8
 800a3a6:	46a1      	mov	r9, r4
 800a3a8:	2700      	movs	r7, #0
 800a3aa:	f85c 2b04 	ldr.w	r2, [ip], #4
 800a3ae:	f8d9 3000 	ldr.w	r3, [r9]
 800a3b2:	fa1f fb82 	uxth.w	fp, r2
 800a3b6:	b29b      	uxth	r3, r3
 800a3b8:	fb0a 330b 	mla	r3, sl, fp, r3
 800a3bc:	443b      	add	r3, r7
 800a3be:	f8d9 7000 	ldr.w	r7, [r9]
 800a3c2:	0c12      	lsrs	r2, r2, #16
 800a3c4:	0c3f      	lsrs	r7, r7, #16
 800a3c6:	fb0a 7202 	mla	r2, sl, r2, r7
 800a3ca:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800a3ce:	b29b      	uxth	r3, r3
 800a3d0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a3d4:	4565      	cmp	r5, ip
 800a3d6:	f849 3b04 	str.w	r3, [r9], #4
 800a3da:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800a3de:	d8e4      	bhi.n	800a3aa <__multiply+0xaa>
 800a3e0:	9b01      	ldr	r3, [sp, #4]
 800a3e2:	50e7      	str	r7, [r4, r3]
 800a3e4:	9b03      	ldr	r3, [sp, #12]
 800a3e6:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800a3ea:	3104      	adds	r1, #4
 800a3ec:	f1b9 0f00 	cmp.w	r9, #0
 800a3f0:	d020      	beq.n	800a434 <__multiply+0x134>
 800a3f2:	6823      	ldr	r3, [r4, #0]
 800a3f4:	4647      	mov	r7, r8
 800a3f6:	46a4      	mov	ip, r4
 800a3f8:	f04f 0a00 	mov.w	sl, #0
 800a3fc:	f8b7 b000 	ldrh.w	fp, [r7]
 800a400:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800a404:	fb09 220b 	mla	r2, r9, fp, r2
 800a408:	4452      	add	r2, sl
 800a40a:	b29b      	uxth	r3, r3
 800a40c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a410:	f84c 3b04 	str.w	r3, [ip], #4
 800a414:	f857 3b04 	ldr.w	r3, [r7], #4
 800a418:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a41c:	f8bc 3000 	ldrh.w	r3, [ip]
 800a420:	fb09 330a 	mla	r3, r9, sl, r3
 800a424:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800a428:	42bd      	cmp	r5, r7
 800a42a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a42e:	d8e5      	bhi.n	800a3fc <__multiply+0xfc>
 800a430:	9a01      	ldr	r2, [sp, #4]
 800a432:	50a3      	str	r3, [r4, r2]
 800a434:	3404      	adds	r4, #4
 800a436:	e79f      	b.n	800a378 <__multiply+0x78>
 800a438:	3e01      	subs	r6, #1
 800a43a:	e7a1      	b.n	800a380 <__multiply+0x80>
 800a43c:	0800af80 	.word	0x0800af80
 800a440:	0800af91 	.word	0x0800af91

0800a444 <__pow5mult>:
 800a444:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a448:	4615      	mov	r5, r2
 800a44a:	f012 0203 	ands.w	r2, r2, #3
 800a44e:	4607      	mov	r7, r0
 800a450:	460e      	mov	r6, r1
 800a452:	d007      	beq.n	800a464 <__pow5mult+0x20>
 800a454:	4c25      	ldr	r4, [pc, #148]	@ (800a4ec <__pow5mult+0xa8>)
 800a456:	3a01      	subs	r2, #1
 800a458:	2300      	movs	r3, #0
 800a45a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a45e:	f7ff fea7 	bl	800a1b0 <__multadd>
 800a462:	4606      	mov	r6, r0
 800a464:	10ad      	asrs	r5, r5, #2
 800a466:	d03d      	beq.n	800a4e4 <__pow5mult+0xa0>
 800a468:	69fc      	ldr	r4, [r7, #28]
 800a46a:	b97c      	cbnz	r4, 800a48c <__pow5mult+0x48>
 800a46c:	2010      	movs	r0, #16
 800a46e:	f7fe f849 	bl	8008504 <malloc>
 800a472:	4602      	mov	r2, r0
 800a474:	61f8      	str	r0, [r7, #28]
 800a476:	b928      	cbnz	r0, 800a484 <__pow5mult+0x40>
 800a478:	4b1d      	ldr	r3, [pc, #116]	@ (800a4f0 <__pow5mult+0xac>)
 800a47a:	481e      	ldr	r0, [pc, #120]	@ (800a4f4 <__pow5mult+0xb0>)
 800a47c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800a480:	f000 fc2e 	bl	800ace0 <__assert_func>
 800a484:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a488:	6004      	str	r4, [r0, #0]
 800a48a:	60c4      	str	r4, [r0, #12]
 800a48c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800a490:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a494:	b94c      	cbnz	r4, 800a4aa <__pow5mult+0x66>
 800a496:	f240 2171 	movw	r1, #625	@ 0x271
 800a49a:	4638      	mov	r0, r7
 800a49c:	f7ff ff1a 	bl	800a2d4 <__i2b>
 800a4a0:	2300      	movs	r3, #0
 800a4a2:	f8c8 0008 	str.w	r0, [r8, #8]
 800a4a6:	4604      	mov	r4, r0
 800a4a8:	6003      	str	r3, [r0, #0]
 800a4aa:	f04f 0900 	mov.w	r9, #0
 800a4ae:	07eb      	lsls	r3, r5, #31
 800a4b0:	d50a      	bpl.n	800a4c8 <__pow5mult+0x84>
 800a4b2:	4631      	mov	r1, r6
 800a4b4:	4622      	mov	r2, r4
 800a4b6:	4638      	mov	r0, r7
 800a4b8:	f7ff ff22 	bl	800a300 <__multiply>
 800a4bc:	4631      	mov	r1, r6
 800a4be:	4680      	mov	r8, r0
 800a4c0:	4638      	mov	r0, r7
 800a4c2:	f7ff fe53 	bl	800a16c <_Bfree>
 800a4c6:	4646      	mov	r6, r8
 800a4c8:	106d      	asrs	r5, r5, #1
 800a4ca:	d00b      	beq.n	800a4e4 <__pow5mult+0xa0>
 800a4cc:	6820      	ldr	r0, [r4, #0]
 800a4ce:	b938      	cbnz	r0, 800a4e0 <__pow5mult+0x9c>
 800a4d0:	4622      	mov	r2, r4
 800a4d2:	4621      	mov	r1, r4
 800a4d4:	4638      	mov	r0, r7
 800a4d6:	f7ff ff13 	bl	800a300 <__multiply>
 800a4da:	6020      	str	r0, [r4, #0]
 800a4dc:	f8c0 9000 	str.w	r9, [r0]
 800a4e0:	4604      	mov	r4, r0
 800a4e2:	e7e4      	b.n	800a4ae <__pow5mult+0x6a>
 800a4e4:	4630      	mov	r0, r6
 800a4e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a4ea:	bf00      	nop
 800a4ec:	0800b044 	.word	0x0800b044
 800a4f0:	0800af11 	.word	0x0800af11
 800a4f4:	0800af91 	.word	0x0800af91

0800a4f8 <__lshift>:
 800a4f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a4fc:	460c      	mov	r4, r1
 800a4fe:	6849      	ldr	r1, [r1, #4]
 800a500:	6923      	ldr	r3, [r4, #16]
 800a502:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a506:	68a3      	ldr	r3, [r4, #8]
 800a508:	4607      	mov	r7, r0
 800a50a:	4691      	mov	r9, r2
 800a50c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a510:	f108 0601 	add.w	r6, r8, #1
 800a514:	42b3      	cmp	r3, r6
 800a516:	db0b      	blt.n	800a530 <__lshift+0x38>
 800a518:	4638      	mov	r0, r7
 800a51a:	f7ff fde7 	bl	800a0ec <_Balloc>
 800a51e:	4605      	mov	r5, r0
 800a520:	b948      	cbnz	r0, 800a536 <__lshift+0x3e>
 800a522:	4602      	mov	r2, r0
 800a524:	4b28      	ldr	r3, [pc, #160]	@ (800a5c8 <__lshift+0xd0>)
 800a526:	4829      	ldr	r0, [pc, #164]	@ (800a5cc <__lshift+0xd4>)
 800a528:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800a52c:	f000 fbd8 	bl	800ace0 <__assert_func>
 800a530:	3101      	adds	r1, #1
 800a532:	005b      	lsls	r3, r3, #1
 800a534:	e7ee      	b.n	800a514 <__lshift+0x1c>
 800a536:	2300      	movs	r3, #0
 800a538:	f100 0114 	add.w	r1, r0, #20
 800a53c:	f100 0210 	add.w	r2, r0, #16
 800a540:	4618      	mov	r0, r3
 800a542:	4553      	cmp	r3, sl
 800a544:	db33      	blt.n	800a5ae <__lshift+0xb6>
 800a546:	6920      	ldr	r0, [r4, #16]
 800a548:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a54c:	f104 0314 	add.w	r3, r4, #20
 800a550:	f019 091f 	ands.w	r9, r9, #31
 800a554:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a558:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a55c:	d02b      	beq.n	800a5b6 <__lshift+0xbe>
 800a55e:	f1c9 0e20 	rsb	lr, r9, #32
 800a562:	468a      	mov	sl, r1
 800a564:	2200      	movs	r2, #0
 800a566:	6818      	ldr	r0, [r3, #0]
 800a568:	fa00 f009 	lsl.w	r0, r0, r9
 800a56c:	4310      	orrs	r0, r2
 800a56e:	f84a 0b04 	str.w	r0, [sl], #4
 800a572:	f853 2b04 	ldr.w	r2, [r3], #4
 800a576:	459c      	cmp	ip, r3
 800a578:	fa22 f20e 	lsr.w	r2, r2, lr
 800a57c:	d8f3      	bhi.n	800a566 <__lshift+0x6e>
 800a57e:	ebac 0304 	sub.w	r3, ip, r4
 800a582:	3b15      	subs	r3, #21
 800a584:	f023 0303 	bic.w	r3, r3, #3
 800a588:	3304      	adds	r3, #4
 800a58a:	f104 0015 	add.w	r0, r4, #21
 800a58e:	4560      	cmp	r0, ip
 800a590:	bf88      	it	hi
 800a592:	2304      	movhi	r3, #4
 800a594:	50ca      	str	r2, [r1, r3]
 800a596:	b10a      	cbz	r2, 800a59c <__lshift+0xa4>
 800a598:	f108 0602 	add.w	r6, r8, #2
 800a59c:	3e01      	subs	r6, #1
 800a59e:	4638      	mov	r0, r7
 800a5a0:	612e      	str	r6, [r5, #16]
 800a5a2:	4621      	mov	r1, r4
 800a5a4:	f7ff fde2 	bl	800a16c <_Bfree>
 800a5a8:	4628      	mov	r0, r5
 800a5aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a5ae:	f842 0f04 	str.w	r0, [r2, #4]!
 800a5b2:	3301      	adds	r3, #1
 800a5b4:	e7c5      	b.n	800a542 <__lshift+0x4a>
 800a5b6:	3904      	subs	r1, #4
 800a5b8:	f853 2b04 	ldr.w	r2, [r3], #4
 800a5bc:	f841 2f04 	str.w	r2, [r1, #4]!
 800a5c0:	459c      	cmp	ip, r3
 800a5c2:	d8f9      	bhi.n	800a5b8 <__lshift+0xc0>
 800a5c4:	e7ea      	b.n	800a59c <__lshift+0xa4>
 800a5c6:	bf00      	nop
 800a5c8:	0800af80 	.word	0x0800af80
 800a5cc:	0800af91 	.word	0x0800af91

0800a5d0 <__mcmp>:
 800a5d0:	690a      	ldr	r2, [r1, #16]
 800a5d2:	4603      	mov	r3, r0
 800a5d4:	6900      	ldr	r0, [r0, #16]
 800a5d6:	1a80      	subs	r0, r0, r2
 800a5d8:	b530      	push	{r4, r5, lr}
 800a5da:	d10e      	bne.n	800a5fa <__mcmp+0x2a>
 800a5dc:	3314      	adds	r3, #20
 800a5de:	3114      	adds	r1, #20
 800a5e0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a5e4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a5e8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a5ec:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a5f0:	4295      	cmp	r5, r2
 800a5f2:	d003      	beq.n	800a5fc <__mcmp+0x2c>
 800a5f4:	d205      	bcs.n	800a602 <__mcmp+0x32>
 800a5f6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a5fa:	bd30      	pop	{r4, r5, pc}
 800a5fc:	42a3      	cmp	r3, r4
 800a5fe:	d3f3      	bcc.n	800a5e8 <__mcmp+0x18>
 800a600:	e7fb      	b.n	800a5fa <__mcmp+0x2a>
 800a602:	2001      	movs	r0, #1
 800a604:	e7f9      	b.n	800a5fa <__mcmp+0x2a>
	...

0800a608 <__mdiff>:
 800a608:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a60c:	4689      	mov	r9, r1
 800a60e:	4606      	mov	r6, r0
 800a610:	4611      	mov	r1, r2
 800a612:	4648      	mov	r0, r9
 800a614:	4614      	mov	r4, r2
 800a616:	f7ff ffdb 	bl	800a5d0 <__mcmp>
 800a61a:	1e05      	subs	r5, r0, #0
 800a61c:	d112      	bne.n	800a644 <__mdiff+0x3c>
 800a61e:	4629      	mov	r1, r5
 800a620:	4630      	mov	r0, r6
 800a622:	f7ff fd63 	bl	800a0ec <_Balloc>
 800a626:	4602      	mov	r2, r0
 800a628:	b928      	cbnz	r0, 800a636 <__mdiff+0x2e>
 800a62a:	4b3f      	ldr	r3, [pc, #252]	@ (800a728 <__mdiff+0x120>)
 800a62c:	f240 2137 	movw	r1, #567	@ 0x237
 800a630:	483e      	ldr	r0, [pc, #248]	@ (800a72c <__mdiff+0x124>)
 800a632:	f000 fb55 	bl	800ace0 <__assert_func>
 800a636:	2301      	movs	r3, #1
 800a638:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a63c:	4610      	mov	r0, r2
 800a63e:	b003      	add	sp, #12
 800a640:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a644:	bfbc      	itt	lt
 800a646:	464b      	movlt	r3, r9
 800a648:	46a1      	movlt	r9, r4
 800a64a:	4630      	mov	r0, r6
 800a64c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800a650:	bfba      	itte	lt
 800a652:	461c      	movlt	r4, r3
 800a654:	2501      	movlt	r5, #1
 800a656:	2500      	movge	r5, #0
 800a658:	f7ff fd48 	bl	800a0ec <_Balloc>
 800a65c:	4602      	mov	r2, r0
 800a65e:	b918      	cbnz	r0, 800a668 <__mdiff+0x60>
 800a660:	4b31      	ldr	r3, [pc, #196]	@ (800a728 <__mdiff+0x120>)
 800a662:	f240 2145 	movw	r1, #581	@ 0x245
 800a666:	e7e3      	b.n	800a630 <__mdiff+0x28>
 800a668:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800a66c:	6926      	ldr	r6, [r4, #16]
 800a66e:	60c5      	str	r5, [r0, #12]
 800a670:	f109 0310 	add.w	r3, r9, #16
 800a674:	f109 0514 	add.w	r5, r9, #20
 800a678:	f104 0e14 	add.w	lr, r4, #20
 800a67c:	f100 0b14 	add.w	fp, r0, #20
 800a680:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800a684:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800a688:	9301      	str	r3, [sp, #4]
 800a68a:	46d9      	mov	r9, fp
 800a68c:	f04f 0c00 	mov.w	ip, #0
 800a690:	9b01      	ldr	r3, [sp, #4]
 800a692:	f85e 0b04 	ldr.w	r0, [lr], #4
 800a696:	f853 af04 	ldr.w	sl, [r3, #4]!
 800a69a:	9301      	str	r3, [sp, #4]
 800a69c:	fa1f f38a 	uxth.w	r3, sl
 800a6a0:	4619      	mov	r1, r3
 800a6a2:	b283      	uxth	r3, r0
 800a6a4:	1acb      	subs	r3, r1, r3
 800a6a6:	0c00      	lsrs	r0, r0, #16
 800a6a8:	4463      	add	r3, ip
 800a6aa:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800a6ae:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800a6b2:	b29b      	uxth	r3, r3
 800a6b4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800a6b8:	4576      	cmp	r6, lr
 800a6ba:	f849 3b04 	str.w	r3, [r9], #4
 800a6be:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a6c2:	d8e5      	bhi.n	800a690 <__mdiff+0x88>
 800a6c4:	1b33      	subs	r3, r6, r4
 800a6c6:	3b15      	subs	r3, #21
 800a6c8:	f023 0303 	bic.w	r3, r3, #3
 800a6cc:	3415      	adds	r4, #21
 800a6ce:	3304      	adds	r3, #4
 800a6d0:	42a6      	cmp	r6, r4
 800a6d2:	bf38      	it	cc
 800a6d4:	2304      	movcc	r3, #4
 800a6d6:	441d      	add	r5, r3
 800a6d8:	445b      	add	r3, fp
 800a6da:	461e      	mov	r6, r3
 800a6dc:	462c      	mov	r4, r5
 800a6de:	4544      	cmp	r4, r8
 800a6e0:	d30e      	bcc.n	800a700 <__mdiff+0xf8>
 800a6e2:	f108 0103 	add.w	r1, r8, #3
 800a6e6:	1b49      	subs	r1, r1, r5
 800a6e8:	f021 0103 	bic.w	r1, r1, #3
 800a6ec:	3d03      	subs	r5, #3
 800a6ee:	45a8      	cmp	r8, r5
 800a6f0:	bf38      	it	cc
 800a6f2:	2100      	movcc	r1, #0
 800a6f4:	440b      	add	r3, r1
 800a6f6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a6fa:	b191      	cbz	r1, 800a722 <__mdiff+0x11a>
 800a6fc:	6117      	str	r7, [r2, #16]
 800a6fe:	e79d      	b.n	800a63c <__mdiff+0x34>
 800a700:	f854 1b04 	ldr.w	r1, [r4], #4
 800a704:	46e6      	mov	lr, ip
 800a706:	0c08      	lsrs	r0, r1, #16
 800a708:	fa1c fc81 	uxtah	ip, ip, r1
 800a70c:	4471      	add	r1, lr
 800a70e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800a712:	b289      	uxth	r1, r1
 800a714:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800a718:	f846 1b04 	str.w	r1, [r6], #4
 800a71c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a720:	e7dd      	b.n	800a6de <__mdiff+0xd6>
 800a722:	3f01      	subs	r7, #1
 800a724:	e7e7      	b.n	800a6f6 <__mdiff+0xee>
 800a726:	bf00      	nop
 800a728:	0800af80 	.word	0x0800af80
 800a72c:	0800af91 	.word	0x0800af91

0800a730 <__d2b>:
 800a730:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a734:	460f      	mov	r7, r1
 800a736:	2101      	movs	r1, #1
 800a738:	ec59 8b10 	vmov	r8, r9, d0
 800a73c:	4616      	mov	r6, r2
 800a73e:	f7ff fcd5 	bl	800a0ec <_Balloc>
 800a742:	4604      	mov	r4, r0
 800a744:	b930      	cbnz	r0, 800a754 <__d2b+0x24>
 800a746:	4602      	mov	r2, r0
 800a748:	4b23      	ldr	r3, [pc, #140]	@ (800a7d8 <__d2b+0xa8>)
 800a74a:	4824      	ldr	r0, [pc, #144]	@ (800a7dc <__d2b+0xac>)
 800a74c:	f240 310f 	movw	r1, #783	@ 0x30f
 800a750:	f000 fac6 	bl	800ace0 <__assert_func>
 800a754:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a758:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a75c:	b10d      	cbz	r5, 800a762 <__d2b+0x32>
 800a75e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a762:	9301      	str	r3, [sp, #4]
 800a764:	f1b8 0300 	subs.w	r3, r8, #0
 800a768:	d023      	beq.n	800a7b2 <__d2b+0x82>
 800a76a:	4668      	mov	r0, sp
 800a76c:	9300      	str	r3, [sp, #0]
 800a76e:	f7ff fd84 	bl	800a27a <__lo0bits>
 800a772:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a776:	b1d0      	cbz	r0, 800a7ae <__d2b+0x7e>
 800a778:	f1c0 0320 	rsb	r3, r0, #32
 800a77c:	fa02 f303 	lsl.w	r3, r2, r3
 800a780:	430b      	orrs	r3, r1
 800a782:	40c2      	lsrs	r2, r0
 800a784:	6163      	str	r3, [r4, #20]
 800a786:	9201      	str	r2, [sp, #4]
 800a788:	9b01      	ldr	r3, [sp, #4]
 800a78a:	61a3      	str	r3, [r4, #24]
 800a78c:	2b00      	cmp	r3, #0
 800a78e:	bf0c      	ite	eq
 800a790:	2201      	moveq	r2, #1
 800a792:	2202      	movne	r2, #2
 800a794:	6122      	str	r2, [r4, #16]
 800a796:	b1a5      	cbz	r5, 800a7c2 <__d2b+0x92>
 800a798:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800a79c:	4405      	add	r5, r0
 800a79e:	603d      	str	r5, [r7, #0]
 800a7a0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800a7a4:	6030      	str	r0, [r6, #0]
 800a7a6:	4620      	mov	r0, r4
 800a7a8:	b003      	add	sp, #12
 800a7aa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a7ae:	6161      	str	r1, [r4, #20]
 800a7b0:	e7ea      	b.n	800a788 <__d2b+0x58>
 800a7b2:	a801      	add	r0, sp, #4
 800a7b4:	f7ff fd61 	bl	800a27a <__lo0bits>
 800a7b8:	9b01      	ldr	r3, [sp, #4]
 800a7ba:	6163      	str	r3, [r4, #20]
 800a7bc:	3020      	adds	r0, #32
 800a7be:	2201      	movs	r2, #1
 800a7c0:	e7e8      	b.n	800a794 <__d2b+0x64>
 800a7c2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a7c6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800a7ca:	6038      	str	r0, [r7, #0]
 800a7cc:	6918      	ldr	r0, [r3, #16]
 800a7ce:	f7ff fd35 	bl	800a23c <__hi0bits>
 800a7d2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a7d6:	e7e5      	b.n	800a7a4 <__d2b+0x74>
 800a7d8:	0800af80 	.word	0x0800af80
 800a7dc:	0800af91 	.word	0x0800af91

0800a7e0 <__sfputc_r>:
 800a7e0:	6893      	ldr	r3, [r2, #8]
 800a7e2:	3b01      	subs	r3, #1
 800a7e4:	2b00      	cmp	r3, #0
 800a7e6:	b410      	push	{r4}
 800a7e8:	6093      	str	r3, [r2, #8]
 800a7ea:	da08      	bge.n	800a7fe <__sfputc_r+0x1e>
 800a7ec:	6994      	ldr	r4, [r2, #24]
 800a7ee:	42a3      	cmp	r3, r4
 800a7f0:	db01      	blt.n	800a7f6 <__sfputc_r+0x16>
 800a7f2:	290a      	cmp	r1, #10
 800a7f4:	d103      	bne.n	800a7fe <__sfputc_r+0x1e>
 800a7f6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a7fa:	f7fe bc94 	b.w	8009126 <__swbuf_r>
 800a7fe:	6813      	ldr	r3, [r2, #0]
 800a800:	1c58      	adds	r0, r3, #1
 800a802:	6010      	str	r0, [r2, #0]
 800a804:	7019      	strb	r1, [r3, #0]
 800a806:	4608      	mov	r0, r1
 800a808:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a80c:	4770      	bx	lr

0800a80e <__sfputs_r>:
 800a80e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a810:	4606      	mov	r6, r0
 800a812:	460f      	mov	r7, r1
 800a814:	4614      	mov	r4, r2
 800a816:	18d5      	adds	r5, r2, r3
 800a818:	42ac      	cmp	r4, r5
 800a81a:	d101      	bne.n	800a820 <__sfputs_r+0x12>
 800a81c:	2000      	movs	r0, #0
 800a81e:	e007      	b.n	800a830 <__sfputs_r+0x22>
 800a820:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a824:	463a      	mov	r2, r7
 800a826:	4630      	mov	r0, r6
 800a828:	f7ff ffda 	bl	800a7e0 <__sfputc_r>
 800a82c:	1c43      	adds	r3, r0, #1
 800a82e:	d1f3      	bne.n	800a818 <__sfputs_r+0xa>
 800a830:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a834 <_vfiprintf_r>:
 800a834:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a838:	460d      	mov	r5, r1
 800a83a:	b09d      	sub	sp, #116	@ 0x74
 800a83c:	4614      	mov	r4, r2
 800a83e:	4698      	mov	r8, r3
 800a840:	4606      	mov	r6, r0
 800a842:	b118      	cbz	r0, 800a84c <_vfiprintf_r+0x18>
 800a844:	6a03      	ldr	r3, [r0, #32]
 800a846:	b90b      	cbnz	r3, 800a84c <_vfiprintf_r+0x18>
 800a848:	f7fe fbf4 	bl	8009034 <__sinit>
 800a84c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a84e:	07d9      	lsls	r1, r3, #31
 800a850:	d405      	bmi.n	800a85e <_vfiprintf_r+0x2a>
 800a852:	89ab      	ldrh	r3, [r5, #12]
 800a854:	059a      	lsls	r2, r3, #22
 800a856:	d402      	bmi.n	800a85e <_vfiprintf_r+0x2a>
 800a858:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a85a:	f7fe fda0 	bl	800939e <__retarget_lock_acquire_recursive>
 800a85e:	89ab      	ldrh	r3, [r5, #12]
 800a860:	071b      	lsls	r3, r3, #28
 800a862:	d501      	bpl.n	800a868 <_vfiprintf_r+0x34>
 800a864:	692b      	ldr	r3, [r5, #16]
 800a866:	b99b      	cbnz	r3, 800a890 <_vfiprintf_r+0x5c>
 800a868:	4629      	mov	r1, r5
 800a86a:	4630      	mov	r0, r6
 800a86c:	f7fe fc9a 	bl	80091a4 <__swsetup_r>
 800a870:	b170      	cbz	r0, 800a890 <_vfiprintf_r+0x5c>
 800a872:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a874:	07dc      	lsls	r4, r3, #31
 800a876:	d504      	bpl.n	800a882 <_vfiprintf_r+0x4e>
 800a878:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a87c:	b01d      	add	sp, #116	@ 0x74
 800a87e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a882:	89ab      	ldrh	r3, [r5, #12]
 800a884:	0598      	lsls	r0, r3, #22
 800a886:	d4f7      	bmi.n	800a878 <_vfiprintf_r+0x44>
 800a888:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a88a:	f7fe fd89 	bl	80093a0 <__retarget_lock_release_recursive>
 800a88e:	e7f3      	b.n	800a878 <_vfiprintf_r+0x44>
 800a890:	2300      	movs	r3, #0
 800a892:	9309      	str	r3, [sp, #36]	@ 0x24
 800a894:	2320      	movs	r3, #32
 800a896:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a89a:	f8cd 800c 	str.w	r8, [sp, #12]
 800a89e:	2330      	movs	r3, #48	@ 0x30
 800a8a0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800aa50 <_vfiprintf_r+0x21c>
 800a8a4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a8a8:	f04f 0901 	mov.w	r9, #1
 800a8ac:	4623      	mov	r3, r4
 800a8ae:	469a      	mov	sl, r3
 800a8b0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a8b4:	b10a      	cbz	r2, 800a8ba <_vfiprintf_r+0x86>
 800a8b6:	2a25      	cmp	r2, #37	@ 0x25
 800a8b8:	d1f9      	bne.n	800a8ae <_vfiprintf_r+0x7a>
 800a8ba:	ebba 0b04 	subs.w	fp, sl, r4
 800a8be:	d00b      	beq.n	800a8d8 <_vfiprintf_r+0xa4>
 800a8c0:	465b      	mov	r3, fp
 800a8c2:	4622      	mov	r2, r4
 800a8c4:	4629      	mov	r1, r5
 800a8c6:	4630      	mov	r0, r6
 800a8c8:	f7ff ffa1 	bl	800a80e <__sfputs_r>
 800a8cc:	3001      	adds	r0, #1
 800a8ce:	f000 80a7 	beq.w	800aa20 <_vfiprintf_r+0x1ec>
 800a8d2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a8d4:	445a      	add	r2, fp
 800a8d6:	9209      	str	r2, [sp, #36]	@ 0x24
 800a8d8:	f89a 3000 	ldrb.w	r3, [sl]
 800a8dc:	2b00      	cmp	r3, #0
 800a8de:	f000 809f 	beq.w	800aa20 <_vfiprintf_r+0x1ec>
 800a8e2:	2300      	movs	r3, #0
 800a8e4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a8e8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a8ec:	f10a 0a01 	add.w	sl, sl, #1
 800a8f0:	9304      	str	r3, [sp, #16]
 800a8f2:	9307      	str	r3, [sp, #28]
 800a8f4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a8f8:	931a      	str	r3, [sp, #104]	@ 0x68
 800a8fa:	4654      	mov	r4, sl
 800a8fc:	2205      	movs	r2, #5
 800a8fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a902:	4853      	ldr	r0, [pc, #332]	@ (800aa50 <_vfiprintf_r+0x21c>)
 800a904:	f7f5 fc7c 	bl	8000200 <memchr>
 800a908:	9a04      	ldr	r2, [sp, #16]
 800a90a:	b9d8      	cbnz	r0, 800a944 <_vfiprintf_r+0x110>
 800a90c:	06d1      	lsls	r1, r2, #27
 800a90e:	bf44      	itt	mi
 800a910:	2320      	movmi	r3, #32
 800a912:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a916:	0713      	lsls	r3, r2, #28
 800a918:	bf44      	itt	mi
 800a91a:	232b      	movmi	r3, #43	@ 0x2b
 800a91c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a920:	f89a 3000 	ldrb.w	r3, [sl]
 800a924:	2b2a      	cmp	r3, #42	@ 0x2a
 800a926:	d015      	beq.n	800a954 <_vfiprintf_r+0x120>
 800a928:	9a07      	ldr	r2, [sp, #28]
 800a92a:	4654      	mov	r4, sl
 800a92c:	2000      	movs	r0, #0
 800a92e:	f04f 0c0a 	mov.w	ip, #10
 800a932:	4621      	mov	r1, r4
 800a934:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a938:	3b30      	subs	r3, #48	@ 0x30
 800a93a:	2b09      	cmp	r3, #9
 800a93c:	d94b      	bls.n	800a9d6 <_vfiprintf_r+0x1a2>
 800a93e:	b1b0      	cbz	r0, 800a96e <_vfiprintf_r+0x13a>
 800a940:	9207      	str	r2, [sp, #28]
 800a942:	e014      	b.n	800a96e <_vfiprintf_r+0x13a>
 800a944:	eba0 0308 	sub.w	r3, r0, r8
 800a948:	fa09 f303 	lsl.w	r3, r9, r3
 800a94c:	4313      	orrs	r3, r2
 800a94e:	9304      	str	r3, [sp, #16]
 800a950:	46a2      	mov	sl, r4
 800a952:	e7d2      	b.n	800a8fa <_vfiprintf_r+0xc6>
 800a954:	9b03      	ldr	r3, [sp, #12]
 800a956:	1d19      	adds	r1, r3, #4
 800a958:	681b      	ldr	r3, [r3, #0]
 800a95a:	9103      	str	r1, [sp, #12]
 800a95c:	2b00      	cmp	r3, #0
 800a95e:	bfbb      	ittet	lt
 800a960:	425b      	neglt	r3, r3
 800a962:	f042 0202 	orrlt.w	r2, r2, #2
 800a966:	9307      	strge	r3, [sp, #28]
 800a968:	9307      	strlt	r3, [sp, #28]
 800a96a:	bfb8      	it	lt
 800a96c:	9204      	strlt	r2, [sp, #16]
 800a96e:	7823      	ldrb	r3, [r4, #0]
 800a970:	2b2e      	cmp	r3, #46	@ 0x2e
 800a972:	d10a      	bne.n	800a98a <_vfiprintf_r+0x156>
 800a974:	7863      	ldrb	r3, [r4, #1]
 800a976:	2b2a      	cmp	r3, #42	@ 0x2a
 800a978:	d132      	bne.n	800a9e0 <_vfiprintf_r+0x1ac>
 800a97a:	9b03      	ldr	r3, [sp, #12]
 800a97c:	1d1a      	adds	r2, r3, #4
 800a97e:	681b      	ldr	r3, [r3, #0]
 800a980:	9203      	str	r2, [sp, #12]
 800a982:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a986:	3402      	adds	r4, #2
 800a988:	9305      	str	r3, [sp, #20]
 800a98a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800aa60 <_vfiprintf_r+0x22c>
 800a98e:	7821      	ldrb	r1, [r4, #0]
 800a990:	2203      	movs	r2, #3
 800a992:	4650      	mov	r0, sl
 800a994:	f7f5 fc34 	bl	8000200 <memchr>
 800a998:	b138      	cbz	r0, 800a9aa <_vfiprintf_r+0x176>
 800a99a:	9b04      	ldr	r3, [sp, #16]
 800a99c:	eba0 000a 	sub.w	r0, r0, sl
 800a9a0:	2240      	movs	r2, #64	@ 0x40
 800a9a2:	4082      	lsls	r2, r0
 800a9a4:	4313      	orrs	r3, r2
 800a9a6:	3401      	adds	r4, #1
 800a9a8:	9304      	str	r3, [sp, #16]
 800a9aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a9ae:	4829      	ldr	r0, [pc, #164]	@ (800aa54 <_vfiprintf_r+0x220>)
 800a9b0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a9b4:	2206      	movs	r2, #6
 800a9b6:	f7f5 fc23 	bl	8000200 <memchr>
 800a9ba:	2800      	cmp	r0, #0
 800a9bc:	d03f      	beq.n	800aa3e <_vfiprintf_r+0x20a>
 800a9be:	4b26      	ldr	r3, [pc, #152]	@ (800aa58 <_vfiprintf_r+0x224>)
 800a9c0:	bb1b      	cbnz	r3, 800aa0a <_vfiprintf_r+0x1d6>
 800a9c2:	9b03      	ldr	r3, [sp, #12]
 800a9c4:	3307      	adds	r3, #7
 800a9c6:	f023 0307 	bic.w	r3, r3, #7
 800a9ca:	3308      	adds	r3, #8
 800a9cc:	9303      	str	r3, [sp, #12]
 800a9ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a9d0:	443b      	add	r3, r7
 800a9d2:	9309      	str	r3, [sp, #36]	@ 0x24
 800a9d4:	e76a      	b.n	800a8ac <_vfiprintf_r+0x78>
 800a9d6:	fb0c 3202 	mla	r2, ip, r2, r3
 800a9da:	460c      	mov	r4, r1
 800a9dc:	2001      	movs	r0, #1
 800a9de:	e7a8      	b.n	800a932 <_vfiprintf_r+0xfe>
 800a9e0:	2300      	movs	r3, #0
 800a9e2:	3401      	adds	r4, #1
 800a9e4:	9305      	str	r3, [sp, #20]
 800a9e6:	4619      	mov	r1, r3
 800a9e8:	f04f 0c0a 	mov.w	ip, #10
 800a9ec:	4620      	mov	r0, r4
 800a9ee:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a9f2:	3a30      	subs	r2, #48	@ 0x30
 800a9f4:	2a09      	cmp	r2, #9
 800a9f6:	d903      	bls.n	800aa00 <_vfiprintf_r+0x1cc>
 800a9f8:	2b00      	cmp	r3, #0
 800a9fa:	d0c6      	beq.n	800a98a <_vfiprintf_r+0x156>
 800a9fc:	9105      	str	r1, [sp, #20]
 800a9fe:	e7c4      	b.n	800a98a <_vfiprintf_r+0x156>
 800aa00:	fb0c 2101 	mla	r1, ip, r1, r2
 800aa04:	4604      	mov	r4, r0
 800aa06:	2301      	movs	r3, #1
 800aa08:	e7f0      	b.n	800a9ec <_vfiprintf_r+0x1b8>
 800aa0a:	ab03      	add	r3, sp, #12
 800aa0c:	9300      	str	r3, [sp, #0]
 800aa0e:	462a      	mov	r2, r5
 800aa10:	4b12      	ldr	r3, [pc, #72]	@ (800aa5c <_vfiprintf_r+0x228>)
 800aa12:	a904      	add	r1, sp, #16
 800aa14:	4630      	mov	r0, r6
 800aa16:	f7fd fecb 	bl	80087b0 <_printf_float>
 800aa1a:	4607      	mov	r7, r0
 800aa1c:	1c78      	adds	r0, r7, #1
 800aa1e:	d1d6      	bne.n	800a9ce <_vfiprintf_r+0x19a>
 800aa20:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800aa22:	07d9      	lsls	r1, r3, #31
 800aa24:	d405      	bmi.n	800aa32 <_vfiprintf_r+0x1fe>
 800aa26:	89ab      	ldrh	r3, [r5, #12]
 800aa28:	059a      	lsls	r2, r3, #22
 800aa2a:	d402      	bmi.n	800aa32 <_vfiprintf_r+0x1fe>
 800aa2c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800aa2e:	f7fe fcb7 	bl	80093a0 <__retarget_lock_release_recursive>
 800aa32:	89ab      	ldrh	r3, [r5, #12]
 800aa34:	065b      	lsls	r3, r3, #25
 800aa36:	f53f af1f 	bmi.w	800a878 <_vfiprintf_r+0x44>
 800aa3a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800aa3c:	e71e      	b.n	800a87c <_vfiprintf_r+0x48>
 800aa3e:	ab03      	add	r3, sp, #12
 800aa40:	9300      	str	r3, [sp, #0]
 800aa42:	462a      	mov	r2, r5
 800aa44:	4b05      	ldr	r3, [pc, #20]	@ (800aa5c <_vfiprintf_r+0x228>)
 800aa46:	a904      	add	r1, sp, #16
 800aa48:	4630      	mov	r0, r6
 800aa4a:	f7fe f949 	bl	8008ce0 <_printf_i>
 800aa4e:	e7e4      	b.n	800aa1a <_vfiprintf_r+0x1e6>
 800aa50:	0800afea 	.word	0x0800afea
 800aa54:	0800aff4 	.word	0x0800aff4
 800aa58:	080087b1 	.word	0x080087b1
 800aa5c:	0800a80f 	.word	0x0800a80f
 800aa60:	0800aff0 	.word	0x0800aff0

0800aa64 <__sflush_r>:
 800aa64:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800aa68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aa6c:	0716      	lsls	r6, r2, #28
 800aa6e:	4605      	mov	r5, r0
 800aa70:	460c      	mov	r4, r1
 800aa72:	d454      	bmi.n	800ab1e <__sflush_r+0xba>
 800aa74:	684b      	ldr	r3, [r1, #4]
 800aa76:	2b00      	cmp	r3, #0
 800aa78:	dc02      	bgt.n	800aa80 <__sflush_r+0x1c>
 800aa7a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800aa7c:	2b00      	cmp	r3, #0
 800aa7e:	dd48      	ble.n	800ab12 <__sflush_r+0xae>
 800aa80:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800aa82:	2e00      	cmp	r6, #0
 800aa84:	d045      	beq.n	800ab12 <__sflush_r+0xae>
 800aa86:	2300      	movs	r3, #0
 800aa88:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800aa8c:	682f      	ldr	r7, [r5, #0]
 800aa8e:	6a21      	ldr	r1, [r4, #32]
 800aa90:	602b      	str	r3, [r5, #0]
 800aa92:	d030      	beq.n	800aaf6 <__sflush_r+0x92>
 800aa94:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800aa96:	89a3      	ldrh	r3, [r4, #12]
 800aa98:	0759      	lsls	r1, r3, #29
 800aa9a:	d505      	bpl.n	800aaa8 <__sflush_r+0x44>
 800aa9c:	6863      	ldr	r3, [r4, #4]
 800aa9e:	1ad2      	subs	r2, r2, r3
 800aaa0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800aaa2:	b10b      	cbz	r3, 800aaa8 <__sflush_r+0x44>
 800aaa4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800aaa6:	1ad2      	subs	r2, r2, r3
 800aaa8:	2300      	movs	r3, #0
 800aaaa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800aaac:	6a21      	ldr	r1, [r4, #32]
 800aaae:	4628      	mov	r0, r5
 800aab0:	47b0      	blx	r6
 800aab2:	1c43      	adds	r3, r0, #1
 800aab4:	89a3      	ldrh	r3, [r4, #12]
 800aab6:	d106      	bne.n	800aac6 <__sflush_r+0x62>
 800aab8:	6829      	ldr	r1, [r5, #0]
 800aaba:	291d      	cmp	r1, #29
 800aabc:	d82b      	bhi.n	800ab16 <__sflush_r+0xb2>
 800aabe:	4a2a      	ldr	r2, [pc, #168]	@ (800ab68 <__sflush_r+0x104>)
 800aac0:	40ca      	lsrs	r2, r1
 800aac2:	07d6      	lsls	r6, r2, #31
 800aac4:	d527      	bpl.n	800ab16 <__sflush_r+0xb2>
 800aac6:	2200      	movs	r2, #0
 800aac8:	6062      	str	r2, [r4, #4]
 800aaca:	04d9      	lsls	r1, r3, #19
 800aacc:	6922      	ldr	r2, [r4, #16]
 800aace:	6022      	str	r2, [r4, #0]
 800aad0:	d504      	bpl.n	800aadc <__sflush_r+0x78>
 800aad2:	1c42      	adds	r2, r0, #1
 800aad4:	d101      	bne.n	800aada <__sflush_r+0x76>
 800aad6:	682b      	ldr	r3, [r5, #0]
 800aad8:	b903      	cbnz	r3, 800aadc <__sflush_r+0x78>
 800aada:	6560      	str	r0, [r4, #84]	@ 0x54
 800aadc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800aade:	602f      	str	r7, [r5, #0]
 800aae0:	b1b9      	cbz	r1, 800ab12 <__sflush_r+0xae>
 800aae2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800aae6:	4299      	cmp	r1, r3
 800aae8:	d002      	beq.n	800aaf0 <__sflush_r+0x8c>
 800aaea:	4628      	mov	r0, r5
 800aaec:	f7ff fab4 	bl	800a058 <_free_r>
 800aaf0:	2300      	movs	r3, #0
 800aaf2:	6363      	str	r3, [r4, #52]	@ 0x34
 800aaf4:	e00d      	b.n	800ab12 <__sflush_r+0xae>
 800aaf6:	2301      	movs	r3, #1
 800aaf8:	4628      	mov	r0, r5
 800aafa:	47b0      	blx	r6
 800aafc:	4602      	mov	r2, r0
 800aafe:	1c50      	adds	r0, r2, #1
 800ab00:	d1c9      	bne.n	800aa96 <__sflush_r+0x32>
 800ab02:	682b      	ldr	r3, [r5, #0]
 800ab04:	2b00      	cmp	r3, #0
 800ab06:	d0c6      	beq.n	800aa96 <__sflush_r+0x32>
 800ab08:	2b1d      	cmp	r3, #29
 800ab0a:	d001      	beq.n	800ab10 <__sflush_r+0xac>
 800ab0c:	2b16      	cmp	r3, #22
 800ab0e:	d11e      	bne.n	800ab4e <__sflush_r+0xea>
 800ab10:	602f      	str	r7, [r5, #0]
 800ab12:	2000      	movs	r0, #0
 800ab14:	e022      	b.n	800ab5c <__sflush_r+0xf8>
 800ab16:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ab1a:	b21b      	sxth	r3, r3
 800ab1c:	e01b      	b.n	800ab56 <__sflush_r+0xf2>
 800ab1e:	690f      	ldr	r7, [r1, #16]
 800ab20:	2f00      	cmp	r7, #0
 800ab22:	d0f6      	beq.n	800ab12 <__sflush_r+0xae>
 800ab24:	0793      	lsls	r3, r2, #30
 800ab26:	680e      	ldr	r6, [r1, #0]
 800ab28:	bf08      	it	eq
 800ab2a:	694b      	ldreq	r3, [r1, #20]
 800ab2c:	600f      	str	r7, [r1, #0]
 800ab2e:	bf18      	it	ne
 800ab30:	2300      	movne	r3, #0
 800ab32:	eba6 0807 	sub.w	r8, r6, r7
 800ab36:	608b      	str	r3, [r1, #8]
 800ab38:	f1b8 0f00 	cmp.w	r8, #0
 800ab3c:	dde9      	ble.n	800ab12 <__sflush_r+0xae>
 800ab3e:	6a21      	ldr	r1, [r4, #32]
 800ab40:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800ab42:	4643      	mov	r3, r8
 800ab44:	463a      	mov	r2, r7
 800ab46:	4628      	mov	r0, r5
 800ab48:	47b0      	blx	r6
 800ab4a:	2800      	cmp	r0, #0
 800ab4c:	dc08      	bgt.n	800ab60 <__sflush_r+0xfc>
 800ab4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ab52:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ab56:	81a3      	strh	r3, [r4, #12]
 800ab58:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ab5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ab60:	4407      	add	r7, r0
 800ab62:	eba8 0800 	sub.w	r8, r8, r0
 800ab66:	e7e7      	b.n	800ab38 <__sflush_r+0xd4>
 800ab68:	20400001 	.word	0x20400001

0800ab6c <_fflush_r>:
 800ab6c:	b538      	push	{r3, r4, r5, lr}
 800ab6e:	690b      	ldr	r3, [r1, #16]
 800ab70:	4605      	mov	r5, r0
 800ab72:	460c      	mov	r4, r1
 800ab74:	b913      	cbnz	r3, 800ab7c <_fflush_r+0x10>
 800ab76:	2500      	movs	r5, #0
 800ab78:	4628      	mov	r0, r5
 800ab7a:	bd38      	pop	{r3, r4, r5, pc}
 800ab7c:	b118      	cbz	r0, 800ab86 <_fflush_r+0x1a>
 800ab7e:	6a03      	ldr	r3, [r0, #32]
 800ab80:	b90b      	cbnz	r3, 800ab86 <_fflush_r+0x1a>
 800ab82:	f7fe fa57 	bl	8009034 <__sinit>
 800ab86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ab8a:	2b00      	cmp	r3, #0
 800ab8c:	d0f3      	beq.n	800ab76 <_fflush_r+0xa>
 800ab8e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800ab90:	07d0      	lsls	r0, r2, #31
 800ab92:	d404      	bmi.n	800ab9e <_fflush_r+0x32>
 800ab94:	0599      	lsls	r1, r3, #22
 800ab96:	d402      	bmi.n	800ab9e <_fflush_r+0x32>
 800ab98:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ab9a:	f7fe fc00 	bl	800939e <__retarget_lock_acquire_recursive>
 800ab9e:	4628      	mov	r0, r5
 800aba0:	4621      	mov	r1, r4
 800aba2:	f7ff ff5f 	bl	800aa64 <__sflush_r>
 800aba6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800aba8:	07da      	lsls	r2, r3, #31
 800abaa:	4605      	mov	r5, r0
 800abac:	d4e4      	bmi.n	800ab78 <_fflush_r+0xc>
 800abae:	89a3      	ldrh	r3, [r4, #12]
 800abb0:	059b      	lsls	r3, r3, #22
 800abb2:	d4e1      	bmi.n	800ab78 <_fflush_r+0xc>
 800abb4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800abb6:	f7fe fbf3 	bl	80093a0 <__retarget_lock_release_recursive>
 800abba:	e7dd      	b.n	800ab78 <_fflush_r+0xc>

0800abbc <__swhatbuf_r>:
 800abbc:	b570      	push	{r4, r5, r6, lr}
 800abbe:	460c      	mov	r4, r1
 800abc0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800abc4:	2900      	cmp	r1, #0
 800abc6:	b096      	sub	sp, #88	@ 0x58
 800abc8:	4615      	mov	r5, r2
 800abca:	461e      	mov	r6, r3
 800abcc:	da0d      	bge.n	800abea <__swhatbuf_r+0x2e>
 800abce:	89a3      	ldrh	r3, [r4, #12]
 800abd0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800abd4:	f04f 0100 	mov.w	r1, #0
 800abd8:	bf14      	ite	ne
 800abda:	2340      	movne	r3, #64	@ 0x40
 800abdc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800abe0:	2000      	movs	r0, #0
 800abe2:	6031      	str	r1, [r6, #0]
 800abe4:	602b      	str	r3, [r5, #0]
 800abe6:	b016      	add	sp, #88	@ 0x58
 800abe8:	bd70      	pop	{r4, r5, r6, pc}
 800abea:	466a      	mov	r2, sp
 800abec:	f000 f848 	bl	800ac80 <_fstat_r>
 800abf0:	2800      	cmp	r0, #0
 800abf2:	dbec      	blt.n	800abce <__swhatbuf_r+0x12>
 800abf4:	9901      	ldr	r1, [sp, #4]
 800abf6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800abfa:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800abfe:	4259      	negs	r1, r3
 800ac00:	4159      	adcs	r1, r3
 800ac02:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ac06:	e7eb      	b.n	800abe0 <__swhatbuf_r+0x24>

0800ac08 <__smakebuf_r>:
 800ac08:	898b      	ldrh	r3, [r1, #12]
 800ac0a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ac0c:	079d      	lsls	r5, r3, #30
 800ac0e:	4606      	mov	r6, r0
 800ac10:	460c      	mov	r4, r1
 800ac12:	d507      	bpl.n	800ac24 <__smakebuf_r+0x1c>
 800ac14:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800ac18:	6023      	str	r3, [r4, #0]
 800ac1a:	6123      	str	r3, [r4, #16]
 800ac1c:	2301      	movs	r3, #1
 800ac1e:	6163      	str	r3, [r4, #20]
 800ac20:	b003      	add	sp, #12
 800ac22:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ac24:	ab01      	add	r3, sp, #4
 800ac26:	466a      	mov	r2, sp
 800ac28:	f7ff ffc8 	bl	800abbc <__swhatbuf_r>
 800ac2c:	9f00      	ldr	r7, [sp, #0]
 800ac2e:	4605      	mov	r5, r0
 800ac30:	4639      	mov	r1, r7
 800ac32:	4630      	mov	r0, r6
 800ac34:	f7fd fc90 	bl	8008558 <_malloc_r>
 800ac38:	b948      	cbnz	r0, 800ac4e <__smakebuf_r+0x46>
 800ac3a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ac3e:	059a      	lsls	r2, r3, #22
 800ac40:	d4ee      	bmi.n	800ac20 <__smakebuf_r+0x18>
 800ac42:	f023 0303 	bic.w	r3, r3, #3
 800ac46:	f043 0302 	orr.w	r3, r3, #2
 800ac4a:	81a3      	strh	r3, [r4, #12]
 800ac4c:	e7e2      	b.n	800ac14 <__smakebuf_r+0xc>
 800ac4e:	89a3      	ldrh	r3, [r4, #12]
 800ac50:	6020      	str	r0, [r4, #0]
 800ac52:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ac56:	81a3      	strh	r3, [r4, #12]
 800ac58:	9b01      	ldr	r3, [sp, #4]
 800ac5a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800ac5e:	b15b      	cbz	r3, 800ac78 <__smakebuf_r+0x70>
 800ac60:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ac64:	4630      	mov	r0, r6
 800ac66:	f000 f81d 	bl	800aca4 <_isatty_r>
 800ac6a:	b128      	cbz	r0, 800ac78 <__smakebuf_r+0x70>
 800ac6c:	89a3      	ldrh	r3, [r4, #12]
 800ac6e:	f023 0303 	bic.w	r3, r3, #3
 800ac72:	f043 0301 	orr.w	r3, r3, #1
 800ac76:	81a3      	strh	r3, [r4, #12]
 800ac78:	89a3      	ldrh	r3, [r4, #12]
 800ac7a:	431d      	orrs	r5, r3
 800ac7c:	81a5      	strh	r5, [r4, #12]
 800ac7e:	e7cf      	b.n	800ac20 <__smakebuf_r+0x18>

0800ac80 <_fstat_r>:
 800ac80:	b538      	push	{r3, r4, r5, lr}
 800ac82:	4d07      	ldr	r5, [pc, #28]	@ (800aca0 <_fstat_r+0x20>)
 800ac84:	2300      	movs	r3, #0
 800ac86:	4604      	mov	r4, r0
 800ac88:	4608      	mov	r0, r1
 800ac8a:	4611      	mov	r1, r2
 800ac8c:	602b      	str	r3, [r5, #0]
 800ac8e:	f7f7 fd41 	bl	8002714 <_fstat>
 800ac92:	1c43      	adds	r3, r0, #1
 800ac94:	d102      	bne.n	800ac9c <_fstat_r+0x1c>
 800ac96:	682b      	ldr	r3, [r5, #0]
 800ac98:	b103      	cbz	r3, 800ac9c <_fstat_r+0x1c>
 800ac9a:	6023      	str	r3, [r4, #0]
 800ac9c:	bd38      	pop	{r3, r4, r5, pc}
 800ac9e:	bf00      	nop
 800aca0:	20040910 	.word	0x20040910

0800aca4 <_isatty_r>:
 800aca4:	b538      	push	{r3, r4, r5, lr}
 800aca6:	4d06      	ldr	r5, [pc, #24]	@ (800acc0 <_isatty_r+0x1c>)
 800aca8:	2300      	movs	r3, #0
 800acaa:	4604      	mov	r4, r0
 800acac:	4608      	mov	r0, r1
 800acae:	602b      	str	r3, [r5, #0]
 800acb0:	f7f7 fd40 	bl	8002734 <_isatty>
 800acb4:	1c43      	adds	r3, r0, #1
 800acb6:	d102      	bne.n	800acbe <_isatty_r+0x1a>
 800acb8:	682b      	ldr	r3, [r5, #0]
 800acba:	b103      	cbz	r3, 800acbe <_isatty_r+0x1a>
 800acbc:	6023      	str	r3, [r4, #0]
 800acbe:	bd38      	pop	{r3, r4, r5, pc}
 800acc0:	20040910 	.word	0x20040910

0800acc4 <memcpy>:
 800acc4:	440a      	add	r2, r1
 800acc6:	4291      	cmp	r1, r2
 800acc8:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800accc:	d100      	bne.n	800acd0 <memcpy+0xc>
 800acce:	4770      	bx	lr
 800acd0:	b510      	push	{r4, lr}
 800acd2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800acd6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800acda:	4291      	cmp	r1, r2
 800acdc:	d1f9      	bne.n	800acd2 <memcpy+0xe>
 800acde:	bd10      	pop	{r4, pc}

0800ace0 <__assert_func>:
 800ace0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ace2:	4614      	mov	r4, r2
 800ace4:	461a      	mov	r2, r3
 800ace6:	4b09      	ldr	r3, [pc, #36]	@ (800ad0c <__assert_func+0x2c>)
 800ace8:	681b      	ldr	r3, [r3, #0]
 800acea:	4605      	mov	r5, r0
 800acec:	68d8      	ldr	r0, [r3, #12]
 800acee:	b14c      	cbz	r4, 800ad04 <__assert_func+0x24>
 800acf0:	4b07      	ldr	r3, [pc, #28]	@ (800ad10 <__assert_func+0x30>)
 800acf2:	9100      	str	r1, [sp, #0]
 800acf4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800acf8:	4906      	ldr	r1, [pc, #24]	@ (800ad14 <__assert_func+0x34>)
 800acfa:	462b      	mov	r3, r5
 800acfc:	f000 f842 	bl	800ad84 <fiprintf>
 800ad00:	f000 f852 	bl	800ada8 <abort>
 800ad04:	4b04      	ldr	r3, [pc, #16]	@ (800ad18 <__assert_func+0x38>)
 800ad06:	461c      	mov	r4, r3
 800ad08:	e7f3      	b.n	800acf2 <__assert_func+0x12>
 800ad0a:	bf00      	nop
 800ad0c:	20040018 	.word	0x20040018
 800ad10:	0800b005 	.word	0x0800b005
 800ad14:	0800b012 	.word	0x0800b012
 800ad18:	0800b040 	.word	0x0800b040

0800ad1c <_calloc_r>:
 800ad1c:	b570      	push	{r4, r5, r6, lr}
 800ad1e:	fba1 5402 	umull	r5, r4, r1, r2
 800ad22:	b934      	cbnz	r4, 800ad32 <_calloc_r+0x16>
 800ad24:	4629      	mov	r1, r5
 800ad26:	f7fd fc17 	bl	8008558 <_malloc_r>
 800ad2a:	4606      	mov	r6, r0
 800ad2c:	b928      	cbnz	r0, 800ad3a <_calloc_r+0x1e>
 800ad2e:	4630      	mov	r0, r6
 800ad30:	bd70      	pop	{r4, r5, r6, pc}
 800ad32:	220c      	movs	r2, #12
 800ad34:	6002      	str	r2, [r0, #0]
 800ad36:	2600      	movs	r6, #0
 800ad38:	e7f9      	b.n	800ad2e <_calloc_r+0x12>
 800ad3a:	462a      	mov	r2, r5
 800ad3c:	4621      	mov	r1, r4
 800ad3e:	f7fe faa1 	bl	8009284 <memset>
 800ad42:	e7f4      	b.n	800ad2e <_calloc_r+0x12>

0800ad44 <__ascii_mbtowc>:
 800ad44:	b082      	sub	sp, #8
 800ad46:	b901      	cbnz	r1, 800ad4a <__ascii_mbtowc+0x6>
 800ad48:	a901      	add	r1, sp, #4
 800ad4a:	b142      	cbz	r2, 800ad5e <__ascii_mbtowc+0x1a>
 800ad4c:	b14b      	cbz	r3, 800ad62 <__ascii_mbtowc+0x1e>
 800ad4e:	7813      	ldrb	r3, [r2, #0]
 800ad50:	600b      	str	r3, [r1, #0]
 800ad52:	7812      	ldrb	r2, [r2, #0]
 800ad54:	1e10      	subs	r0, r2, #0
 800ad56:	bf18      	it	ne
 800ad58:	2001      	movne	r0, #1
 800ad5a:	b002      	add	sp, #8
 800ad5c:	4770      	bx	lr
 800ad5e:	4610      	mov	r0, r2
 800ad60:	e7fb      	b.n	800ad5a <__ascii_mbtowc+0x16>
 800ad62:	f06f 0001 	mvn.w	r0, #1
 800ad66:	e7f8      	b.n	800ad5a <__ascii_mbtowc+0x16>

0800ad68 <__ascii_wctomb>:
 800ad68:	4603      	mov	r3, r0
 800ad6a:	4608      	mov	r0, r1
 800ad6c:	b141      	cbz	r1, 800ad80 <__ascii_wctomb+0x18>
 800ad6e:	2aff      	cmp	r2, #255	@ 0xff
 800ad70:	d904      	bls.n	800ad7c <__ascii_wctomb+0x14>
 800ad72:	228a      	movs	r2, #138	@ 0x8a
 800ad74:	601a      	str	r2, [r3, #0]
 800ad76:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ad7a:	4770      	bx	lr
 800ad7c:	700a      	strb	r2, [r1, #0]
 800ad7e:	2001      	movs	r0, #1
 800ad80:	4770      	bx	lr
	...

0800ad84 <fiprintf>:
 800ad84:	b40e      	push	{r1, r2, r3}
 800ad86:	b503      	push	{r0, r1, lr}
 800ad88:	4601      	mov	r1, r0
 800ad8a:	ab03      	add	r3, sp, #12
 800ad8c:	4805      	ldr	r0, [pc, #20]	@ (800ada4 <fiprintf+0x20>)
 800ad8e:	f853 2b04 	ldr.w	r2, [r3], #4
 800ad92:	6800      	ldr	r0, [r0, #0]
 800ad94:	9301      	str	r3, [sp, #4]
 800ad96:	f7ff fd4d 	bl	800a834 <_vfiprintf_r>
 800ad9a:	b002      	add	sp, #8
 800ad9c:	f85d eb04 	ldr.w	lr, [sp], #4
 800ada0:	b003      	add	sp, #12
 800ada2:	4770      	bx	lr
 800ada4:	20040018 	.word	0x20040018

0800ada8 <abort>:
 800ada8:	b508      	push	{r3, lr}
 800adaa:	2006      	movs	r0, #6
 800adac:	f000 f82c 	bl	800ae08 <raise>
 800adb0:	2001      	movs	r0, #1
 800adb2:	f7f7 fc5f 	bl	8002674 <_exit>

0800adb6 <_raise_r>:
 800adb6:	291f      	cmp	r1, #31
 800adb8:	b538      	push	{r3, r4, r5, lr}
 800adba:	4605      	mov	r5, r0
 800adbc:	460c      	mov	r4, r1
 800adbe:	d904      	bls.n	800adca <_raise_r+0x14>
 800adc0:	2316      	movs	r3, #22
 800adc2:	6003      	str	r3, [r0, #0]
 800adc4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800adc8:	bd38      	pop	{r3, r4, r5, pc}
 800adca:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800adcc:	b112      	cbz	r2, 800add4 <_raise_r+0x1e>
 800adce:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800add2:	b94b      	cbnz	r3, 800ade8 <_raise_r+0x32>
 800add4:	4628      	mov	r0, r5
 800add6:	f000 f831 	bl	800ae3c <_getpid_r>
 800adda:	4622      	mov	r2, r4
 800addc:	4601      	mov	r1, r0
 800adde:	4628      	mov	r0, r5
 800ade0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ade4:	f000 b818 	b.w	800ae18 <_kill_r>
 800ade8:	2b01      	cmp	r3, #1
 800adea:	d00a      	beq.n	800ae02 <_raise_r+0x4c>
 800adec:	1c59      	adds	r1, r3, #1
 800adee:	d103      	bne.n	800adf8 <_raise_r+0x42>
 800adf0:	2316      	movs	r3, #22
 800adf2:	6003      	str	r3, [r0, #0]
 800adf4:	2001      	movs	r0, #1
 800adf6:	e7e7      	b.n	800adc8 <_raise_r+0x12>
 800adf8:	2100      	movs	r1, #0
 800adfa:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800adfe:	4620      	mov	r0, r4
 800ae00:	4798      	blx	r3
 800ae02:	2000      	movs	r0, #0
 800ae04:	e7e0      	b.n	800adc8 <_raise_r+0x12>
	...

0800ae08 <raise>:
 800ae08:	4b02      	ldr	r3, [pc, #8]	@ (800ae14 <raise+0xc>)
 800ae0a:	4601      	mov	r1, r0
 800ae0c:	6818      	ldr	r0, [r3, #0]
 800ae0e:	f7ff bfd2 	b.w	800adb6 <_raise_r>
 800ae12:	bf00      	nop
 800ae14:	20040018 	.word	0x20040018

0800ae18 <_kill_r>:
 800ae18:	b538      	push	{r3, r4, r5, lr}
 800ae1a:	4d07      	ldr	r5, [pc, #28]	@ (800ae38 <_kill_r+0x20>)
 800ae1c:	2300      	movs	r3, #0
 800ae1e:	4604      	mov	r4, r0
 800ae20:	4608      	mov	r0, r1
 800ae22:	4611      	mov	r1, r2
 800ae24:	602b      	str	r3, [r5, #0]
 800ae26:	f7f7 fc15 	bl	8002654 <_kill>
 800ae2a:	1c43      	adds	r3, r0, #1
 800ae2c:	d102      	bne.n	800ae34 <_kill_r+0x1c>
 800ae2e:	682b      	ldr	r3, [r5, #0]
 800ae30:	b103      	cbz	r3, 800ae34 <_kill_r+0x1c>
 800ae32:	6023      	str	r3, [r4, #0]
 800ae34:	bd38      	pop	{r3, r4, r5, pc}
 800ae36:	bf00      	nop
 800ae38:	20040910 	.word	0x20040910

0800ae3c <_getpid_r>:
 800ae3c:	f7f7 bc02 	b.w	8002644 <_getpid>

0800ae40 <_init>:
 800ae40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae42:	bf00      	nop
 800ae44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ae46:	bc08      	pop	{r3}
 800ae48:	469e      	mov	lr, r3
 800ae4a:	4770      	bx	lr

0800ae4c <_fini>:
 800ae4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae4e:	bf00      	nop
 800ae50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ae52:	bc08      	pop	{r3}
 800ae54:	469e      	mov	lr, r3
 800ae56:	4770      	bx	lr
