/* Copyright (c) 2014 Wind River Systems, Inc.
 *
 * The right to copy, distribute, modify or otherwise make use
 * of this software may be licensed only pursuant to the terms
 * of an applicable Wind River license agreement.
 */

/* This file has been autogenerated by cafe-type2h(1). */

#ifndef CAFE_TYPE2H_HPC_ARM_CTXA15_TYPE_autogenerated_h
#define CAFE_TYPE2H_HPC_ARM_CTXA15_TYPE_autogenerated_h

#include <cafe/autogenerated/cafe.type.h>

#ifdef __cplusplus
extern "C" {
#endif

#define hpc_arm_cortex_a15_ASE_SPEC_VT_DEF "S[hpc.arm_cortex_a15_ASE_SPEC,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Instruction speculatively executed, Advanced SIMD Extension\"]]"
#define hpc_arm_cortex_a15_ASE_SPEC_VT_REF "t[hpc.arm_cortex_a15_ASE_SPEC]"

#define hpc_arm_cortex_a15_BR_IMMED_SPEC_VT_DEF "S[hpc.arm_cortex_a15_BR_IMMED_SPEC,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Branch speculatively executed, immediate branch\"]]"
#define hpc_arm_cortex_a15_BR_IMMED_SPEC_VT_REF "t[hpc.arm_cortex_a15_BR_IMMED_SPEC]"

#define hpc_arm_cortex_a15_BR_INDIRECT_SPEC_VT_DEF "S[hpc.arm_cortex_a15_BR_INDIRECT_SPEC,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Branch speculatively executed, indirect branch\"]]"
#define hpc_arm_cortex_a15_BR_INDIRECT_SPEC_VT_REF "t[hpc.arm_cortex_a15_BR_INDIRECT_SPEC]"

#define hpc_arm_cortex_a15_BR_MIS_PRED_VT_DEF "S[hpc.arm_cortex_a15_BR_MIS_PRED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Branch mispredicted or not predicted\"]]"
#define hpc_arm_cortex_a15_BR_MIS_PRED_VT_REF "t[hpc.arm_cortex_a15_BR_MIS_PRED]"

#define hpc_arm_cortex_a15_BR_PRED_VT_DEF "S[hpc.arm_cortex_a15_BR_PRED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Predictable branch speculatively executed\"]]"
#define hpc_arm_cortex_a15_BR_PRED_VT_REF "t[hpc.arm_cortex_a15_BR_PRED]"

#define hpc_arm_cortex_a15_BR_RETURN_SPEC_VT_DEF "S[hpc.arm_cortex_a15_BR_RETURN_SPEC,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Branch speculatively executed, procedure return\"]]"
#define hpc_arm_cortex_a15_BR_RETURN_SPEC_VT_REF "t[hpc.arm_cortex_a15_BR_RETURN_SPEC]"

#define hpc_arm_cortex_a15_BUS_ACCESS_VT_DEF "S[hpc.arm_cortex_a15_BUS_ACCESS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Bus access\"]]"
#define hpc_arm_cortex_a15_BUS_ACCESS_VT_REF "t[hpc.arm_cortex_a15_BUS_ACCESS]"

#define hpc_arm_cortex_a15_BUS_ACCESS_LD_VT_DEF "S[hpc.arm_cortex_a15_BUS_ACCESS_LD,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Bus access, read\"]]"
#define hpc_arm_cortex_a15_BUS_ACCESS_LD_VT_REF "t[hpc.arm_cortex_a15_BUS_ACCESS_LD]"

#define hpc_arm_cortex_a15_BUS_ACCESS_NORMAL_VT_DEF "S[hpc.arm_cortex_a15_BUS_ACCESS_NORMAL,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Bus access, normal\"]]"
#define hpc_arm_cortex_a15_BUS_ACCESS_NORMAL_VT_REF "t[hpc.arm_cortex_a15_BUS_ACCESS_NORMAL]"

#define hpc_arm_cortex_a15_BUS_ACCESS_NOT_SHARED_VT_DEF "S[hpc.arm_cortex_a15_BUS_ACCESS_NOT_SHARED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Bus access, not Normal, Cacheable, Shareable\"]]"
#define hpc_arm_cortex_a15_BUS_ACCESS_NOT_SHARED_VT_REF "t[hpc.arm_cortex_a15_BUS_ACCESS_NOT_SHARED]"

#define hpc_arm_cortex_a15_BUS_ACCESS_PERIPHERAL_VT_DEF "S[hpc.arm_cortex_a15_BUS_ACCESS_PERIPHERAL,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Bus access, peripheral\"]]"
#define hpc_arm_cortex_a15_BUS_ACCESS_PERIPHERAL_VT_REF "t[hpc.arm_cortex_a15_BUS_ACCESS_PERIPHERAL]"

#define hpc_arm_cortex_a15_BUS_ACCESS_SHARED_VT_DEF "S[hpc.arm_cortex_a15_BUS_ACCESS_SHARED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Bus access, Normal, Cacheable, Shareable\"]]"
#define hpc_arm_cortex_a15_BUS_ACCESS_SHARED_VT_REF "t[hpc.arm_cortex_a15_BUS_ACCESS_SHARED]"

#define hpc_arm_cortex_a15_BUS_ACCESS_ST_VT_DEF "S[hpc.arm_cortex_a15_BUS_ACCESS_ST,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Bus access, write\"]]"
#define hpc_arm_cortex_a15_BUS_ACCESS_ST_VT_REF "t[hpc.arm_cortex_a15_BUS_ACCESS_ST]"

#define hpc_arm_cortex_a15_BUS_CYCLES_VT_DEF "S[hpc.arm_cortex_a15_BUS_CYCLES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Bus cycles\"]]"
#define hpc_arm_cortex_a15_BUS_CYCLES_VT_REF "t[hpc.arm_cortex_a15_BUS_CYCLES]"

#define hpc_arm_cortex_a15_CID_WRITE_RETIRED_VT_DEF "S[hpc.arm_cortex_a15_CID_WRITE_RETIRED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Write to CONTEXTIDR\"]]"
#define hpc_arm_cortex_a15_CID_WRITE_RETIRED_VT_REF "t[hpc.arm_cortex_a15_CID_WRITE_RETIRED]"

#define hpc_arm_cortex_a15_CLOCK_CYCLES_VT_DEF "S[hpc.arm_cortex_a15_CLOCK_CYCLES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Clock cycle count\"]]"
#define hpc_arm_cortex_a15_CLOCK_CYCLES_VT_REF "t[hpc.arm_cortex_a15_CLOCK_CYCLES]"

#define hpc_arm_cortex_a15_DMB_SPEC_VT_DEF "S[hpc.arm_cortex_a15_DMB_SPEC,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Barrier speculatively executed, DMB\"]]"
#define hpc_arm_cortex_a15_DMB_SPEC_VT_REF "t[hpc.arm_cortex_a15_DMB_SPEC]"

#define hpc_arm_cortex_a15_DP_SPEC_VT_DEF "S[hpc.arm_cortex_a15_DP_SPEC,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Instruction speculatively executed, integer data processing\"]]"
#define hpc_arm_cortex_a15_DP_SPEC_VT_REF "t[hpc.arm_cortex_a15_DP_SPEC]"

#define hpc_arm_cortex_a15_DSB_SPEC_VT_DEF "S[hpc.arm_cortex_a15_DSB_SPEC,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Barrier speculatively executed, DSB\"]]"
#define hpc_arm_cortex_a15_DSB_SPEC_VT_REF "t[hpc.arm_cortex_a15_DSB_SPEC]"

#define hpc_arm_cortex_a15_EXC_RETURN_VT_DEF "S[hpc.arm_cortex_a15_EXC_RETURN,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Exception return\"]]"
#define hpc_arm_cortex_a15_EXC_RETURN_VT_REF "t[hpc.arm_cortex_a15_EXC_RETURN]"

#define hpc_arm_cortex_a15_EXC_TAKEN_VT_DEF "S[hpc.arm_cortex_a15_EXC_TAKEN,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Exception taken\"]]"
#define hpc_arm_cortex_a15_EXC_TAKEN_VT_REF "t[hpc.arm_cortex_a15_EXC_TAKEN]"

#define hpc_arm_cortex_a15_INST_RETIRED_VT_DEF "S[hpc.arm_cortex_a15_INST_RETIRED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Counts for all instructions\"]]"
#define hpc_arm_cortex_a15_INST_RETIRED_VT_REF "t[hpc.arm_cortex_a15_INST_RETIRED]"

#define hpc_arm_cortex_a15_INST_SPEC_VT_DEF "S[hpc.arm_cortex_a15_INST_SPEC,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Instruction speculatively executed\"]]"
#define hpc_arm_cortex_a15_INST_SPEC_VT_REF "t[hpc.arm_cortex_a15_INST_SPEC]"

#define hpc_arm_cortex_a15_ISB_SPEC_VT_DEF "S[hpc.arm_cortex_a15_ISB_SPEC,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Barrier speculatively executed, ISB\"]]"
#define hpc_arm_cortex_a15_ISB_SPEC_VT_REF "t[hpc.arm_cortex_a15_ISB_SPEC]"

#define hpc_arm_cortex_a15_L1D_CACHE_VT_DEF "S[hpc.arm_cortex_a15_L1D_CACHE,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Level 1 data cache access\"]]"
#define hpc_arm_cortex_a15_L1D_CACHE_VT_REF "t[hpc.arm_cortex_a15_L1D_CACHE]"

#define hpc_arm_cortex_a15_L1D_CACHE_INVAL_VT_DEF "S[hpc.arm_cortex_a15_L1D_CACHE_INVAL,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Level 1 data cache invalidate\"]]"
#define hpc_arm_cortex_a15_L1D_CACHE_INVAL_VT_REF "t[hpc.arm_cortex_a15_L1D_CACHE_INVAL]"

#define hpc_arm_cortex_a15_L1D_CACHE_LD_VT_DEF "S[hpc.arm_cortex_a15_L1D_CACHE_LD,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Level 1 data cache access, read\"]]"
#define hpc_arm_cortex_a15_L1D_CACHE_LD_VT_REF "t[hpc.arm_cortex_a15_L1D_CACHE_LD]"

#define hpc_arm_cortex_a15_L1D_CACHE_REFILL_VT_DEF "S[hpc.arm_cortex_a15_L1D_CACHE_REFILL,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Level 1 data cache refill\"]]"
#define hpc_arm_cortex_a15_L1D_CACHE_REFILL_VT_REF "t[hpc.arm_cortex_a15_L1D_CACHE_REFILL]"

#define hpc_arm_cortex_a15_L1D_CACHE_REFILL_LD_VT_DEF "S[hpc.arm_cortex_a15_L1D_CACHE_REFILL_LD,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Level 1 data cache refill, read\"]]"
#define hpc_arm_cortex_a15_L1D_CACHE_REFILL_LD_VT_REF "t[hpc.arm_cortex_a15_L1D_CACHE_REFILL_LD]"

#define hpc_arm_cortex_a15_L1D_CACHE_REFILL_ST_VT_DEF "S[hpc.arm_cortex_a15_L1D_CACHE_REFILL_ST,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Level 1 data cache refill, write\"]]"
#define hpc_arm_cortex_a15_L1D_CACHE_REFILL_ST_VT_REF "t[hpc.arm_cortex_a15_L1D_CACHE_REFILL_ST]"

#define hpc_arm_cortex_a15_L1D_CACHE_ST_VT_DEF "S[hpc.arm_cortex_a15_L1D_CACHE_ST,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Level 1 data cache access, write\"]]"
#define hpc_arm_cortex_a15_L1D_CACHE_ST_VT_REF "t[hpc.arm_cortex_a15_L1D_CACHE_ST]"

#define hpc_arm_cortex_a15_L1D_CACHE_WB_VT_DEF "S[hpc.arm_cortex_a15_L1D_CACHE_WB,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Level 1 data cache write-back\"]]"
#define hpc_arm_cortex_a15_L1D_CACHE_WB_VT_REF "t[hpc.arm_cortex_a15_L1D_CACHE_WB]"

#define hpc_arm_cortex_a15_L1D_CACHE_WB_CLEAN_VT_DEF "S[hpc.arm_cortex_a15_L1D_CACHE_WB_CLEAN,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Level 1 data cache write-back, cleaning and coherency\"]]"
#define hpc_arm_cortex_a15_L1D_CACHE_WB_CLEAN_VT_REF "t[hpc.arm_cortex_a15_L1D_CACHE_WB_CLEAN]"

#define hpc_arm_cortex_a15_L1D_CACHE_WB_VICTIM_VT_DEF "S[hpc.arm_cortex_a15_L1D_CACHE_WB_VICTIM,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Level 1 data cache write-back, victim\"]]"
#define hpc_arm_cortex_a15_L1D_CACHE_WB_VICTIM_VT_REF "t[hpc.arm_cortex_a15_L1D_CACHE_WB_VICTIM]"

#define hpc_arm_cortex_a15_L1D_TLB_REFILL_VT_DEF "S[hpc.arm_cortex_a15_L1D_TLB_REFILL,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Level 1 data TLB refill\"]]"
#define hpc_arm_cortex_a15_L1D_TLB_REFILL_VT_REF "t[hpc.arm_cortex_a15_L1D_TLB_REFILL]"

#define hpc_arm_cortex_a15_L1D_TLB_REFILL_LD_VT_DEF "S[hpc.arm_cortex_a15_L1D_TLB_REFILL_LD,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Level 1 data TLB refill, read\"]]"
#define hpc_arm_cortex_a15_L1D_TLB_REFILL_LD_VT_REF "t[hpc.arm_cortex_a15_L1D_TLB_REFILL_LD]"

#define hpc_arm_cortex_a15_L1D_TLB_REFILL_ST_VT_DEF "S[hpc.arm_cortex_a15_L1D_TLB_REFILL_ST,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Level 1 data TLB refill, write\"]]"
#define hpc_arm_cortex_a15_L1D_TLB_REFILL_ST_VT_REF "t[hpc.arm_cortex_a15_L1D_TLB_REFILL_ST]"

#define hpc_arm_cortex_a15_L1I_CACHE_VT_DEF "S[hpc.arm_cortex_a15_L1I_CACHE,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Level 1 instruction cache access\"]]"
#define hpc_arm_cortex_a15_L1I_CACHE_VT_REF "t[hpc.arm_cortex_a15_L1I_CACHE]"

#define hpc_arm_cortex_a15_L1I_CACHE_REFILL_VT_DEF "S[hpc.arm_cortex_a15_L1I_CACHE_REFILL,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Level 1 instruction cache refill\"]]"
#define hpc_arm_cortex_a15_L1I_CACHE_REFILL_VT_REF "t[hpc.arm_cortex_a15_L1I_CACHE_REFILL]"

#define hpc_arm_cortex_a15_L1I_TLB_REFILL_VT_DEF "S[hpc.arm_cortex_a15_L1I_TLB_REFILL,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Level 1 instruction TLB refill\"]]"
#define hpc_arm_cortex_a15_L1I_TLB_REFILL_VT_REF "t[hpc.arm_cortex_a15_L1I_TLB_REFILL]"

#define hpc_arm_cortex_a15_L2D_CACHE_VT_DEF "S[hpc.arm_cortex_a15_L2D_CACHE,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Level 2 data cache access\"]]"
#define hpc_arm_cortex_a15_L2D_CACHE_VT_REF "t[hpc.arm_cortex_a15_L2D_CACHE]"

#define hpc_arm_cortex_a15_L2D_CACHE_INVAL_VT_DEF "S[hpc.arm_cortex_a15_L2D_CACHE_INVAL,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Level 2 data cache invalidate\"]]"
#define hpc_arm_cortex_a15_L2D_CACHE_INVAL_VT_REF "t[hpc.arm_cortex_a15_L2D_CACHE_INVAL]"

#define hpc_arm_cortex_a15_L2D_CACHE_LD_VT_DEF "S[hpc.arm_cortex_a15_L2D_CACHE_LD,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Level 2 data cache access, read\"]]"
#define hpc_arm_cortex_a15_L2D_CACHE_LD_VT_REF "t[hpc.arm_cortex_a15_L2D_CACHE_LD]"

#define hpc_arm_cortex_a15_L2D_CACHE_REFILL_VT_DEF "S[hpc.arm_cortex_a15_L2D_CACHE_REFILL,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Level 2 data cache refill\"]]"
#define hpc_arm_cortex_a15_L2D_CACHE_REFILL_VT_REF "t[hpc.arm_cortex_a15_L2D_CACHE_REFILL]"

#define hpc_arm_cortex_a15_L2D_CACHE_REFILL_LD_VT_DEF "S[hpc.arm_cortex_a15_L2D_CACHE_REFILL_LD,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Level 2 data cache refill, read\"]]"
#define hpc_arm_cortex_a15_L2D_CACHE_REFILL_LD_VT_REF "t[hpc.arm_cortex_a15_L2D_CACHE_REFILL_LD]"

#define hpc_arm_cortex_a15_L2D_CACHE_REFILL_ST_VT_DEF "S[hpc.arm_cortex_a15_L2D_CACHE_REFILL_ST,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Level 2 data cache refill, write\"]]"
#define hpc_arm_cortex_a15_L2D_CACHE_REFILL_ST_VT_REF "t[hpc.arm_cortex_a15_L2D_CACHE_REFILL_ST]"

#define hpc_arm_cortex_a15_L2D_CACHE_ST_VT_DEF "S[hpc.arm_cortex_a15_L2D_CACHE_ST,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Level 2 data cache access, write\"]]"
#define hpc_arm_cortex_a15_L2D_CACHE_ST_VT_REF "t[hpc.arm_cortex_a15_L2D_CACHE_ST]"

#define hpc_arm_cortex_a15_L2D_CACHE_WB_VT_DEF "S[hpc.arm_cortex_a15_L2D_CACHE_WB,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Level 2 data cache write-back\"]]"
#define hpc_arm_cortex_a15_L2D_CACHE_WB_VT_REF "t[hpc.arm_cortex_a15_L2D_CACHE_WB]"

#define hpc_arm_cortex_a15_L2D_CACHE_WB_CLEAN_VT_DEF "S[hpc.arm_cortex_a15_L2D_CACHE_WB_CLEAN,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Level 2 data cache write-back, cleaning and coherency\"]]"
#define hpc_arm_cortex_a15_L2D_CACHE_WB_CLEAN_VT_REF "t[hpc.arm_cortex_a15_L2D_CACHE_WB_CLEAN]"

#define hpc_arm_cortex_a15_L2D_CACHE_WB_VICTIM_VT_DEF "S[hpc.arm_cortex_a15_L2D_CACHE_WB_VICTIM,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Level 2 data cache write-back, victim\"]]"
#define hpc_arm_cortex_a15_L2D_CACHE_WB_VICTIM_VT_REF "t[hpc.arm_cortex_a15_L2D_CACHE_WB_VICTIM]"

#define hpc_arm_cortex_a15_LDREX_SPEC_VT_DEF "S[hpc.arm_cortex_a15_LDREX_SPEC,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Exclusive instruction speculatively executed, LDREX\"]]"
#define hpc_arm_cortex_a15_LDREX_SPEC_VT_REF "t[hpc.arm_cortex_a15_LDREX_SPEC]"

#define hpc_arm_cortex_a15_LDST_SPEC_VT_DEF "S[hpc.arm_cortex_a15_LDST_SPEC,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Instruction speculatively executed, load or store\"]]"
#define hpc_arm_cortex_a15_LDST_SPEC_VT_REF "t[hpc.arm_cortex_a15_LDST_SPEC]"

#define hpc_arm_cortex_a15_LD_SPEC_VT_DEF "S[hpc.arm_cortex_a15_LD_SPEC,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Instruction speculatively executed, load\"]]"
#define hpc_arm_cortex_a15_LD_SPEC_VT_REF "t[hpc.arm_cortex_a15_LD_SPEC]"

#define hpc_arm_cortex_a15_MEMORY_ERROR_VT_DEF "S[hpc.arm_cortex_a15_MEMORY_ERROR,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Local memory error\"]]"
#define hpc_arm_cortex_a15_MEMORY_ERROR_VT_REF "t[hpc.arm_cortex_a15_MEMORY_ERROR]"

#define hpc_arm_cortex_a15_MEM_ACCESS_VT_DEF "S[hpc.arm_cortex_a15_MEM_ACCESS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Data memory access\"]]"
#define hpc_arm_cortex_a15_MEM_ACCESS_VT_REF "t[hpc.arm_cortex_a15_MEM_ACCESS]"

#define hpc_arm_cortex_a15_MEM_ACCESS_LD_VT_DEF "S[hpc.arm_cortex_a15_MEM_ACCESS_LD,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Data memory access, read\"]]"
#define hpc_arm_cortex_a15_MEM_ACCESS_LD_VT_REF "t[hpc.arm_cortex_a15_MEM_ACCESS_LD]"

#define hpc_arm_cortex_a15_MEM_ACCESS_ST_VT_DEF "S[hpc.arm_cortex_a15_MEM_ACCESS_ST,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Data memory access, write\"]]"
#define hpc_arm_cortex_a15_MEM_ACCESS_ST_VT_REF "t[hpc.arm_cortex_a15_MEM_ACCESS_ST]"

#define hpc_arm_cortex_a15_PC_WRITE_SPEC_VT_DEF "S[hpc.arm_cortex_a15_PC_WRITE_SPEC,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Instruction speculatively executed, software change of the PC\"]]"
#define hpc_arm_cortex_a15_PC_WRITE_SPEC_VT_REF "t[hpc.arm_cortex_a15_PC_WRITE_SPEC]"

#define hpc_arm_cortex_a15_STREX_FAIL_SPEC_VT_DEF "S[hpc.arm_cortex_a15_STREX_FAIL_SPEC,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Exclusive instruction speculatively executed, STREX fail\"]]"
#define hpc_arm_cortex_a15_STREX_FAIL_SPEC_VT_REF "t[hpc.arm_cortex_a15_STREX_FAIL_SPEC]"

#define hpc_arm_cortex_a15_STREX_PASS_SPEC_VT_DEF "S[hpc.arm_cortex_a15_STREX_PASS_SPEC,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Exclusive instruction speculatively executed, STREX pass\"]]"
#define hpc_arm_cortex_a15_STREX_PASS_SPEC_VT_REF "t[hpc.arm_cortex_a15_STREX_PASS_SPEC]"

#define hpc_arm_cortex_a15_ST_SPEC_VT_DEF "S[hpc.arm_cortex_a15_ST_SPEC,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Instruction speculatively executed, store\"]]"
#define hpc_arm_cortex_a15_ST_SPEC_VT_REF "t[hpc.arm_cortex_a15_ST_SPEC]"

#define hpc_arm_cortex_a15_SW_INCR_VT_DEF "S[hpc.arm_cortex_a15_SW_INCR,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Software Increment\"]]"
#define hpc_arm_cortex_a15_SW_INCR_VT_REF "t[hpc.arm_cortex_a15_SW_INCR]"

#define hpc_arm_cortex_a15_TTBR_WRITE_RETIRED_VT_DEF "S[hpc.arm_cortex_a15_TTBR_WRITE_RETIRED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Write to TTBR\"]]"
#define hpc_arm_cortex_a15_TTBR_WRITE_RETIRED_VT_REF "t[hpc.arm_cortex_a15_TTBR_WRITE_RETIRED]"

#define hpc_arm_cortex_a15_UNALIGNED_LDST_SPEC_VT_DEF "S[hpc.arm_cortex_a15_UNALIGNED_LDST_SPEC,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Unaligned access\"]]"
#define hpc_arm_cortex_a15_UNALIGNED_LDST_SPEC_VT_REF "t[hpc.arm_cortex_a15_UNALIGNED_LDST_SPEC]"

#define hpc_arm_cortex_a15_UNALIGNED_LD_SPEC_VT_DEF "S[hpc.arm_cortex_a15_UNALIGNED_LD_SPEC,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Unaligned access, read\"]]"
#define hpc_arm_cortex_a15_UNALIGNED_LD_SPEC_VT_REF "t[hpc.arm_cortex_a15_UNALIGNED_LD_SPEC]"

#define hpc_arm_cortex_a15_UNALIGNED_ST_SPEC_VT_DEF "S[hpc.arm_cortex_a15_UNALIGNED_ST_SPEC,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Unaligned access, write\"]]"
#define hpc_arm_cortex_a15_UNALIGNED_ST_SPEC_VT_REF "t[hpc.arm_cortex_a15_UNALIGNED_ST_SPEC]"

#define hpc_arm_cortex_a15_VFP_SPEC_VT_DEF "S[hpc.arm_cortex_a15_VFP_SPEC,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Instruction speculatively executed, Floating-point Extension\"]]"
#define hpc_arm_cortex_a15_VFP_SPEC_VT_REF "t[hpc.arm_cortex_a15_VFP_SPEC]"

#define HPC_ARM_CTXA15_TYPE_ALL_VT_DEFS \
	hpc_arm_cortex_a15_ASE_SPEC_VT_DEF \
	hpc_arm_cortex_a15_BR_IMMED_SPEC_VT_DEF \
	hpc_arm_cortex_a15_BR_INDIRECT_SPEC_VT_DEF \
	hpc_arm_cortex_a15_BR_MIS_PRED_VT_DEF \
	hpc_arm_cortex_a15_BR_PRED_VT_DEF \
	hpc_arm_cortex_a15_BR_RETURN_SPEC_VT_DEF \
	hpc_arm_cortex_a15_BUS_ACCESS_VT_DEF \
	hpc_arm_cortex_a15_BUS_ACCESS_LD_VT_DEF \
	hpc_arm_cortex_a15_BUS_ACCESS_NORMAL_VT_DEF \
	hpc_arm_cortex_a15_BUS_ACCESS_NOT_SHARED_VT_DEF \
	hpc_arm_cortex_a15_BUS_ACCESS_PERIPHERAL_VT_DEF \
	hpc_arm_cortex_a15_BUS_ACCESS_SHARED_VT_DEF \
	hpc_arm_cortex_a15_BUS_ACCESS_ST_VT_DEF \
	hpc_arm_cortex_a15_BUS_CYCLES_VT_DEF \
	hpc_arm_cortex_a15_CID_WRITE_RETIRED_VT_DEF \
	hpc_arm_cortex_a15_CLOCK_CYCLES_VT_DEF \
	hpc_arm_cortex_a15_DMB_SPEC_VT_DEF \
	hpc_arm_cortex_a15_DP_SPEC_VT_DEF \
	hpc_arm_cortex_a15_DSB_SPEC_VT_DEF \
	hpc_arm_cortex_a15_EXC_RETURN_VT_DEF \
	hpc_arm_cortex_a15_EXC_TAKEN_VT_DEF \
	hpc_arm_cortex_a15_INST_RETIRED_VT_DEF \
	hpc_arm_cortex_a15_INST_SPEC_VT_DEF \
	hpc_arm_cortex_a15_ISB_SPEC_VT_DEF \
	hpc_arm_cortex_a15_L1D_CACHE_VT_DEF \
	hpc_arm_cortex_a15_L1D_CACHE_INVAL_VT_DEF \
	hpc_arm_cortex_a15_L1D_CACHE_LD_VT_DEF \
	hpc_arm_cortex_a15_L1D_CACHE_REFILL_VT_DEF \
	hpc_arm_cortex_a15_L1D_CACHE_REFILL_LD_VT_DEF \
	hpc_arm_cortex_a15_L1D_CACHE_REFILL_ST_VT_DEF \
	hpc_arm_cortex_a15_L1D_CACHE_ST_VT_DEF \
	hpc_arm_cortex_a15_L1D_CACHE_WB_VT_DEF \
	hpc_arm_cortex_a15_L1D_CACHE_WB_CLEAN_VT_DEF \
	hpc_arm_cortex_a15_L1D_CACHE_WB_VICTIM_VT_DEF \
	hpc_arm_cortex_a15_L1D_TLB_REFILL_VT_DEF \
	hpc_arm_cortex_a15_L1D_TLB_REFILL_LD_VT_DEF \
	hpc_arm_cortex_a15_L1D_TLB_REFILL_ST_VT_DEF \
	hpc_arm_cortex_a15_L1I_CACHE_VT_DEF \
	hpc_arm_cortex_a15_L1I_CACHE_REFILL_VT_DEF \
	hpc_arm_cortex_a15_L1I_TLB_REFILL_VT_DEF \
	hpc_arm_cortex_a15_L2D_CACHE_VT_DEF \
	hpc_arm_cortex_a15_L2D_CACHE_INVAL_VT_DEF \
	hpc_arm_cortex_a15_L2D_CACHE_LD_VT_DEF \
	hpc_arm_cortex_a15_L2D_CACHE_REFILL_VT_DEF \
	hpc_arm_cortex_a15_L2D_CACHE_REFILL_LD_VT_DEF \
	hpc_arm_cortex_a15_L2D_CACHE_REFILL_ST_VT_DEF \
	hpc_arm_cortex_a15_L2D_CACHE_ST_VT_DEF \
	hpc_arm_cortex_a15_L2D_CACHE_WB_VT_DEF \
	hpc_arm_cortex_a15_L2D_CACHE_WB_CLEAN_VT_DEF \
	hpc_arm_cortex_a15_L2D_CACHE_WB_VICTIM_VT_DEF \
	hpc_arm_cortex_a15_LDREX_SPEC_VT_DEF \
	hpc_arm_cortex_a15_LDST_SPEC_VT_DEF \
	hpc_arm_cortex_a15_LD_SPEC_VT_DEF \
	hpc_arm_cortex_a15_MEMORY_ERROR_VT_DEF \
	hpc_arm_cortex_a15_MEM_ACCESS_VT_DEF \
	hpc_arm_cortex_a15_MEM_ACCESS_LD_VT_DEF \
	hpc_arm_cortex_a15_MEM_ACCESS_ST_VT_DEF \
	hpc_arm_cortex_a15_PC_WRITE_SPEC_VT_DEF \
	hpc_arm_cortex_a15_STREX_FAIL_SPEC_VT_DEF \
	hpc_arm_cortex_a15_STREX_PASS_SPEC_VT_DEF \
	hpc_arm_cortex_a15_ST_SPEC_VT_DEF \
	hpc_arm_cortex_a15_SW_INCR_VT_DEF \
	hpc_arm_cortex_a15_TTBR_WRITE_RETIRED_VT_DEF \
	hpc_arm_cortex_a15_UNALIGNED_LDST_SPEC_VT_DEF \
	hpc_arm_cortex_a15_UNALIGNED_LD_SPEC_VT_DEF \
	hpc_arm_cortex_a15_UNALIGNED_ST_SPEC_VT_DEF \
	hpc_arm_cortex_a15_VFP_SPEC_VT_DEF \

#ifdef __cplusplus
}
#endif /* __cplusplus */

#endif
