// Seed: 3034057202
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    input logic id_2,
    input id_3,
    output id_4,
    input logic id_5,
    output reg id_6,
    output id_7,
    output id_8
);
  reg id_9;
  initial begin
    id_6 <= 1;
    id_8 <= ~&id_0;
    if (1) id_9 <= 1;
    else begin
      if (id_5) id_6 <= id_9;
    end
  end
endmodule
