
//*****************************************************************************************
//**                                                                                     **
//**  The 32/28nm interoperable process design kit, including the information contained  **
//**  therein  ("PDK") is unsupported Confidential Information of Synopsys, Inc.         **
//**  ("Synopsys") provided to you as Documentation under the terms of the End User      **
//**  Software License Agreement between you or your employer and Synopsys ("License     **
//**  Agreement") and you agree not to distribute or disclose the PDK without the        **
//**  prior written consent of Synopsys. The PDK IS NOT an item of Licensed Software     **
//**  or Licensed Product under the License Agreement.  Synopsys and/or its licensors    **
//**  own and shall retain all right, title and interest in and to the PDK and all       **
//**  modifications thereto, including all intellectual property rights embodied         **
//**  therein. All rights in and to any PDK modifications you make are hereby assigned   **
//**  to Synopsys. If you do not agree with this notice, including the disclaimer        **
//**  below, then you are not authorized to use the PDK.                                 **
//**                                                                                     **
//**  THIS PDK IS BEING DISTRIBUTED BY SYNOPSYS SOLELY ON AN "AS IS" BASIS, WITH NO      **
//**  INTELLECUTAL PROPERTY INDEMNIFICATION AND NO SUPPORT. ANY EXPRESS OR IMPLIED       **
//**  WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF               **
//**  MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE HEREBY DISCLAIMED. IN     **
//**  NO EVENT SHALL SYNOPSYS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,   **
//**  EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT    **
//**  OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS        **
//**  INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN            **
//**  CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING    **
//**  IN ANY WAY OUT OF THE USE OF THIS DOCUMENTATION, EVEN IF ADVISED OF THE            **
//**  POSSIBILITY OF SUCH DAMAGE.                                                        **
//**                                                                                     **
//**  -------------------------------------------------------------------------------    **
//**                                                                                     **
//**  (c) Copyright 2013 Synopsys, Inc.                                                  **
//**                                                                                     **
//**  -------------------------------------------------------------------------------    **
//**                                                                                     **
//**  Data contained in this file is created for educational and training purposes       **
//**  only and is not recommended for fabrication                                        **
//**                                                                                     **
//*****************************************************************************************



//#########################################################################################
//# SAED 32/28NM 1p9m STAR-RC device mapping file					  #
//#											  #
//# Revision History:									  #
//# Rev.		date		what						  #
//# --------------------------------------------------------------------------------------#	
//# 1.0		02/Feb/2011	(First draft)						  #
//#########################################################################################


// Fields:
// dev_netlist_model   dev_lib   dev_cell   dev_view  pin_1 pin_2 [pin_3 pin_4 ....] 

pres  analogLib   presistor  ivpcell  PLUS MINUS MAG=1.0
pcap  analogLib   pcapacitor ivpcell  PLUS MINUS MAG=1.0


n105	 SAED_PDK_32_28    nmos3t       ivpcell  	D G S B  MAG=1.5   PROPMAP w=wtot
n18	 SAED_PDK_32_28    nmos3t_18    ivpcell  	D G S B  MAG=1.5   PROPMAP w=wtot
n25	 SAED_PDK_32_28    nmos3t_25    ivpcell  	D G S B  MAG=1.5   PROPMAP w=wtot
n105	 SAED_PDK_32_28    nmos4t       ivpcell  	D G S B  MAG=1.5   PROPMAP w=wtot
n18	 SAED_PDK_32_28    nmos4t_18    ivpcell  	D G S B  MAG=1.5   PROPMAP w=wtot
n25	 SAED_PDK_32_28    nmos4t_25    ivpcell  	D G S B  MAG=1.5   PROPMAP w=wtot
n105_hvt	SAED_PDK_32_28    nmos4t_hvt   ivpcell  	D G S B  MAG=1.5   PROPMAP w=wtot
n105_lvt	SAED_PDK_32_28    nmos4t_lvt   ivpcell  	D G S B  MAG=1.5   PROPMAP w=wtot

p105	 SAED_PDK_32_28   pmos3t       ivpcell      D G S B  MAG=1.5   PROPMAP w=wtot	       
p105	 SAED_PDK_32_28   pmos4t       ivpcell      D G S B  MAG=1.5   PROPMAP w=wtot
p18	 SAED_PDK_32_28   pmos4t_25    ivpcell      D G S B  MAG=1.5   PROPMAP w=wtot	       
p25	 SAED_PDK_32_28   pmos4t_33    ivpcell      D G S B  MAG=1.5   PROPMAP w=wtot	       
p105_hvt	SAED_PDK_32_28   pmos4t_hvt   ivpcell	   D G S B  MAG=1.5   PROPMAP w=wtot	       
p105_lvt	SAED_PDK_32_28   pmos4t_lvt   ivpcell	   D G S B  MAG=1.5   PROPMAP w=wtot	      

nd	SAED_PDK_32_28 ND  ivpcell	   PLUS MINUS MAG=1.5	    
pd	SAED_PDK_32_28 PD  ivpcell	   PLUS MINUS MAG=1.5	    

rnpoly	    SAED_PDK_32_28 rnpoly  ivpcell	   PLUS MINUS MAG=1.5  PROPMAP l=Leff
rppoly	    SAED_PDK_32_28 rppoly  ivpcell	   PLUS MINUS MAG=1.5  PROPMAP l=Leff

rnpoly_wos	SAED_PDK_32_28 rnpoly_wos ivpcell	   PLUS MINUS MAG=1.5  PROPMAP l=Leff
rppoly_wos	SAED_PDK_32_28 rppoly_wos ivpcell	   PLUS MINUS MAG=1.5  PROPMAP l=Leff

vpnp	    SAED_PDK_32_28  vpnp       ivpcell     C B E MAG=1.5
hnpn	    SAED_PDK_32_28  hnpn       ivpcell     C B E MAG=1.5
