Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e448b50f6d0c498fa7f3524bc9274de5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSyncs_behav xil_defaultlib.testSyncs xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'Q' [D:/CSE100/Lab6/Lab6.srcs/sources_1/new/StateMachine.v:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'e' [D:/CSE100/Lab6/Lab6.srcs/sources_1/new/Adder.v:32]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'e' [D:/CSE100/Lab6/Lab6.srcs/sources_1/new/Adder.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab6_clks
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.StateLogic
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.StateMachine_default
Compiling module xil_defaultlib.countUD3L
Compiling module xil_defaultlib.countUD5L
Compiling module xil_defaultlib.countUD16L
Compiling module xil_defaultlib.m4_1e
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.m2_1x8
Compiling module xil_defaultlib.SignChanger
Compiling module xil_defaultlib.ring
Compiling module xil_defaultlib.selector
Compiling module xil_defaultlib.counter4L
Compiling module xil_defaultlib.m8_1e
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.Lab6
Compiling module xil_defaultlib.testSyncs
Compiling module xil_defaultlib.glbl
Built simulation snapshot testSyncs_behav
