\ LP format - for model browsing. Use MPS format to capture full model detail.
\ Signature: 0xbd74fd4e8c721b9
Maximize
  0 dataPathIn_collision_donut_x_memref_mem_controller3
   + 0 dataPathOut_collision_donut_x_memref_mem_controller3
   - 9.9831e-05 bufPresent_collision_donut_x_memref_mem_controller3
   - 9.9831e-06 bufNumSlots_collision_donut_x_memref_mem_controller3
   + 0 dataLatency_collision_donut_x_memref_mem_controller3
   + 0 shiftReg_collision_donut_x_memref_mem_controller3
   + 0 dataPathIn_collision_donut_y_memref_mem_controller2
   + 0 dataPathOut_collision_donut_y_memref_mem_controller2
   - 9.9831e-05 bufPresent_collision_donut_y_memref_mem_controller2
   - 9.9831e-06 bufNumSlots_collision_donut_y_memref_mem_controller2
   + 0 dataLatency_collision_donut_y_memref_mem_controller2
   + 0 shiftReg_collision_donut_y_memref_mem_controller2
   + 0 dataPathIn_collision_donut_x_start_memStart_mem_controller3
   - 9.9831e-05 bufPresent_collision_donut_x_start_memStart_mem_controller3
   - 9.9831e-06 bufNumSlots_collision_donut_x_start_memStart_mem_controller3
   + 0 dataLatency_collision_donut_x_start_memStart_mem_controller3
   + 0 shiftReg_collision_donut_x_start_memStart_mem_controller3
   + 0 dataPathIn_collision_donut_y_start_memStart_mem_controller2
   - 9.9831e-05 bufPresent_collision_donut_y_start_memStart_mem_controller2
   - 9.9831e-06 bufNumSlots_collision_donut_y_start_memStart_mem_controller2
   + 0 dataLatency_collision_donut_y_start_memStart_mem_controller2
   + 0 shiftReg_collision_donut_y_start_memStart_mem_controller2
   - 9.9831e-05 bufPresent_collision_donut_start_ins_fork0
   - 9.9831e-06 bufNumSlots_collision_donut_start_ins_fork0
   + 0 dataLatency_collision_donut_start_ins_fork0
   + 0 shiftReg_collision_donut_start_ins_fork0
   - 9.9831e-05 bufPresent_fork0_outs_0_ctrl_constant0
   - 9.9831e-06 bufNumSlots_fork0_outs_0_ctrl_constant0
   + 0 dataLatency_fork0_outs_0_ctrl_constant0
   + 0 shiftReg_fork0_outs_0_ctrl_constant0
   - 9.9831e-05 bufPresent_fork0_outs_1_ins_3_end0
   - 9.9831e-06 bufNumSlots_fork0_outs_1_ins_3_end0
   + 0 dataLatency_fork0_outs_1_ins_3_end0
   + 0 shiftReg_fork0_outs_1_ins_3_end0
   - 9.9831e-05 bufPresent_fork0_outs_2_ins_0_control_merge0
   - 9.9831e-06 bufNumSlots_fork0_outs_2_ins_0_control_merge0
   + 0 dataLatency_fork0_outs_2_ins_0_control_merge0
   + 0 shiftReg_fork0_outs_2_ins_0_control_merge0
   - 9.9831e-05 bufPresent_mem_controller2_ldData_0_dataFromMem_load1
   - 9.9831e-06 bufNumSlots_mem_controller2_ldData_0_dataFromMem_load1
   + 0 dataLatency_mem_controller2_ldData_0_dataFromMem_load1
   + 0 shiftReg_mem_controller2_ldData_0_dataFromMem_load1
   + 0 dataPathOut_mem_controller2_memEnd_ins_2_end0
   + 0 dataBufPresent_mem_controller2_memEnd_ins_2_end0
   - 9.9831e-05 bufPresent_mem_controller2_memEnd_ins_2_end0
   - 9.9831e-06 bufNumSlots_mem_controller2_memEnd_ins_2_end0
   + 0 dataLatency_mem_controller2_memEnd_ins_2_end0
   + 0 shiftReg_mem_controller2_memEnd_ins_2_end0
   - 9.9831e-05 bufPresent_mem_controller3_ldData_0_dataFromMem_load0
   - 9.9831e-06 bufNumSlots_mem_controller3_ldData_0_dataFromMem_load0
   + 0 dataLatency_mem_controller3_ldData_0_dataFromMem_load0
   + 0 shiftReg_mem_controller3_ldData_0_dataFromMem_load0
   + 0 dataPathOut_mem_controller3_memEnd_ins_1_end0
   + 0 dataBufPresent_mem_controller3_memEnd_ins_1_end0
   - 9.9831e-05 bufPresent_mem_controller3_memEnd_ins_1_end0
   - 9.9831e-06 bufNumSlots_mem_controller3_memEnd_ins_1_end0
   + 0 dataLatency_mem_controller3_memEnd_ins_1_end0
   + 0 shiftReg_mem_controller3_memEnd_ins_1_end0
   - 9.9831e-05 bufPresent_constant0_outs_ins_extsi7
   - 9.9831e-06 bufNumSlots_constant0_outs_ins_extsi7
   + 0 dataLatency_constant0_outs_ins_extsi7
   + 0 shiftReg_constant0_outs_ins_extsi7
   - 9.9831e-05 bufPresent_extsi7_outs_ins_0_mux0
   - 9.9831e-06 bufNumSlots_extsi7_outs_ins_0_mux0
   + 0 dataLatency_extsi7_outs_ins_0_mux0
   + 0 shiftReg_extsi7_outs_ins_0_mux0
   - 9.9831e-05 bufPresent_mux0_outs_ins_fork1
   - 9.9831e-06 bufNumSlots_mux0_outs_ins_fork1
   + 0 dataLatency_mux0_outs_ins_fork1 + 0 shiftReg_mux0_outs_ins_fork1
   - 9.9831e-05 bufPresent_fork1_outs_0_ins_trunci0
   - 9.9831e-06 bufNumSlots_fork1_outs_0_ins_trunci0
   + 0 dataLatency_fork1_outs_0_ins_trunci0
   + 0 shiftReg_fork1_outs_0_ins_trunci0
   - 9.9831e-05 bufPresent_fork1_outs_1_ins_trunci1
   - 9.9831e-06 bufNumSlots_fork1_outs_1_ins_trunci1
   + 0 dataLatency_fork1_outs_1_ins_trunci1
   + 0 shiftReg_fork1_outs_1_ins_trunci1
   - 9.9831e-05 bufPresent_fork1_outs_2_data_cond_br3
   - 9.9831e-06 bufNumSlots_fork1_outs_2_data_cond_br3
   + 0 dataLatency_fork1_outs_2_data_cond_br3
   + 0 shiftReg_fork1_outs_2_data_cond_br3
   - 9.9831e-05 bufPresent_trunci0_outs_addrIn_load1
   - 9.9831e-06 bufNumSlots_trunci0_outs_addrIn_load1
   + 0 dataLatency_trunci0_outs_addrIn_load1
   + 0 shiftReg_trunci0_outs_addrIn_load1
   - 9.9831e-05 bufPresent_trunci1_outs_addrIn_load0
   - 9.9831e-06 bufNumSlots_trunci1_outs_addrIn_load0
   + 0 dataLatency_trunci1_outs_addrIn_load0
   + 0 shiftReg_trunci1_outs_addrIn_load0
   - 9.9831e-05 bufPresent_control_merge0_outs_ins_fork2
   - 9.9831e-06 bufNumSlots_control_merge0_outs_ins_fork2
   + 0 dataLatency_control_merge0_outs_ins_fork2
   + 0 shiftReg_control_merge0_outs_ins_fork2
   - 9.9831e-05 bufPresent_control_merge0_index_index_mux0
   - 9.9831e-06 bufNumSlots_control_merge0_index_index_mux0
   + 0 dataLatency_control_merge0_index_index_mux0
   + 0 shiftReg_control_merge0_index_index_mux0
   - 9.9831e-05 bufPresent_fork2_outs_0_data_cond_br5
   - 9.9831e-06 bufNumSlots_fork2_outs_0_data_cond_br5
   + 0 dataLatency_fork2_outs_0_data_cond_br5
   + 0 shiftReg_fork2_outs_0_data_cond_br5
   - 9.9831e-05 bufPresent_fork2_outs_1_ctrl_constant8
   - 9.9831e-06 bufNumSlots_fork2_outs_1_ctrl_constant8
   + 0 dataLatency_fork2_outs_1_ctrl_constant8
   + 0 shiftReg_fork2_outs_1_ctrl_constant8
   - 9.9831e-05 bufPresent_source0_outs_ctrl_constant1
   - 9.9831e-06 bufNumSlots_source0_outs_ctrl_constant1
   + 0 dataLatency_source0_outs_ctrl_constant1
   + 0 shiftReg_source0_outs_ctrl_constant1
   - 9.9831e-05 bufPresent_constant1_outs_ins_extsi1
   - 9.9831e-06 bufNumSlots_constant1_outs_ins_extsi1
   + 0 dataLatency_constant1_outs_ins_extsi1
   + 0 shiftReg_constant1_outs_ins_extsi1
   - 9.9831e-05 bufPresent_extsi1_outs_rhs_cmpi0
   - 9.9831e-06 bufNumSlots_extsi1_outs_rhs_cmpi0
   + 0 dataLatency_extsi1_outs_rhs_cmpi0 + 0 shiftReg_extsi1_outs_rhs_cmpi0
   - 9.9831e-05 bufPresent_constant8_outs_data_cond_br4
   - 9.9831e-06 bufNumSlots_constant8_outs_data_cond_br4
   + 0 dataLatency_constant8_outs_data_cond_br4
   + 0 shiftReg_constant8_outs_data_cond_br4
   - 9.9831e-05 bufPresent_load0_addrOut_ldAddr_0_mem_controller3
   - 9.9831e-06 bufNumSlots_load0_addrOut_ldAddr_0_mem_controller3
   + 0 dataLatency_load0_addrOut_ldAddr_0_mem_controller3
   + 0 shiftReg_load0_addrOut_ldAddr_0_mem_controller3
   - 9.9831e-05 bufPresent_load0_dataOut_ins_fork3
   - 9.9831e-06 bufNumSlots_load0_dataOut_ins_fork3
   + 0 dataLatency_load0_dataOut_ins_fork3
   + 0 shiftReg_load0_dataOut_ins_fork3
   - 9.9831e-05 bufPresent_fork3_outs_0_lhs_muli0
   - 9.9831e-06 bufNumSlots_fork3_outs_0_lhs_muli0
   + 0 dataLatency_fork3_outs_0_lhs_muli0
   + 0 shiftReg_fork3_outs_0_lhs_muli0
   - 9.9831e-05 bufPresent_fork3_outs_1_rhs_muli0
   - 9.9831e-06 bufNumSlots_fork3_outs_1_rhs_muli0
   + 0 dataLatency_fork3_outs_1_rhs_muli0
   + 0 shiftReg_fork3_outs_1_rhs_muli0
   - 9.9831e-05 bufPresent_load1_addrOut_ldAddr_0_mem_controller2
   - 9.9831e-06 bufNumSlots_load1_addrOut_ldAddr_0_mem_controller2
   + 0 dataLatency_load1_addrOut_ldAddr_0_mem_controller2
   + 0 shiftReg_load1_addrOut_ldAddr_0_mem_controller2
   - 9.9831e-05 bufPresent_load1_dataOut_ins_fork4
   - 9.9831e-06 bufNumSlots_load1_dataOut_ins_fork4
   + 0 dataLatency_load1_dataOut_ins_fork4
   + 0 shiftReg_load1_dataOut_ins_fork4
   - 9.9831e-05 bufPresent_fork4_outs_0_lhs_muli1
   - 9.9831e-06 bufNumSlots_fork4_outs_0_lhs_muli1
   + 0 dataLatency_fork4_outs_0_lhs_muli1
   + 0 shiftReg_fork4_outs_0_lhs_muli1
   - 9.9831e-05 bufPresent_fork4_outs_1_rhs_muli1
   - 9.9831e-06 bufNumSlots_fork4_outs_1_rhs_muli1
   + 0 dataLatency_fork4_outs_1_rhs_muli1
   + 0 shiftReg_fork4_outs_1_rhs_muli1
   - 9.9831e-05 bufPresent_muli0_result_lhs_addi0
   - 9.9831e-06 bufNumSlots_muli0_result_lhs_addi0
   + 0 dataLatency_muli0_result_lhs_addi0
   + 0 shiftReg_muli0_result_lhs_addi0
   - 9.9831e-05 bufPresent_muli1_result_rhs_addi0
   - 9.9831e-06 bufNumSlots_muli1_result_rhs_addi0
   + 0 dataLatency_muli1_result_rhs_addi0
   + 0 shiftReg_muli1_result_rhs_addi0
   - 9.9831e-05 bufPresent_addi0_result_ins_fork5
   - 9.9831e-06 bufNumSlots_addi0_result_ins_fork5
   + 0 dataLatency_addi0_result_ins_fork5
   + 0 shiftReg_addi0_result_ins_fork5
   - 9.9831e-05 bufPresent_fork5_outs_0_data_cond_br6
   - 9.9831e-06 bufNumSlots_fork5_outs_0_data_cond_br6
   + 0 dataLatency_fork5_outs_0_data_cond_br6
   + 0 shiftReg_fork5_outs_0_data_cond_br6
   - 9.9831e-05 bufPresent_fork5_outs_1_lhs_cmpi0
   - 9.9831e-06 bufNumSlots_fork5_outs_1_lhs_cmpi0
   + 0 dataLatency_fork5_outs_1_lhs_cmpi0
   + 0 shiftReg_fork5_outs_1_lhs_cmpi0
   - 9.9831e-05 bufPresent_cmpi0_result_ins_fork6
   - 9.9831e-06 bufNumSlots_cmpi0_result_ins_fork6
   + 0 dataLatency_cmpi0_result_ins_fork6
   + 0 shiftReg_cmpi0_result_ins_fork6
   - 9.9831e-05 bufPresent_fork6_outs_0_condition_cond_br3
   - 9.9831e-06 bufNumSlots_fork6_outs_0_condition_cond_br3
   + 0 dataLatency_fork6_outs_0_condition_cond_br3
   + 0 shiftReg_fork6_outs_0_condition_cond_br3
   - 9.9831e-05 bufPresent_fork6_outs_1_condition_cond_br6
   - 9.9831e-06 bufNumSlots_fork6_outs_1_condition_cond_br6
   + 0 dataLatency_fork6_outs_1_condition_cond_br6
   + 0 shiftReg_fork6_outs_1_condition_cond_br6
   - 9.9831e-05 bufPresent_fork6_outs_2_condition_cond_br5
   - 9.9831e-06 bufNumSlots_fork6_outs_2_condition_cond_br5
   + 0 dataLatency_fork6_outs_2_condition_cond_br5
   + 0 shiftReg_fork6_outs_2_condition_cond_br5
   - 9.9831e-05 bufPresent_fork6_outs_3_condition_cond_br4
   - 9.9831e-06 bufNumSlots_fork6_outs_3_condition_cond_br4
   + 0 dataLatency_fork6_outs_3_condition_cond_br4
   + 0 shiftReg_fork6_outs_3_condition_cond_br4
   - 9.9831e-05 bufPresent_cond_br3_trueOut_ins_extsi8
   - 9.9831e-06 bufNumSlots_cond_br3_trueOut_ins_extsi8
   + 0 dataLatency_cond_br3_trueOut_ins_extsi8
   + 0 shiftReg_cond_br3_trueOut_ins_extsi8
   - 9.9831e-05 bufPresent_cond_br3_falseOut_data_cond_br7
   - 9.9831e-06 bufNumSlots_cond_br3_falseOut_data_cond_br7
   + 0 dataLatency_cond_br3_falseOut_data_cond_br7
   + 0 shiftReg_cond_br3_falseOut_data_cond_br7
   - 9.9831e-05 bufPresent_extsi8_outs_ins_0_mux1
   - 9.9831e-06 bufNumSlots_extsi8_outs_ins_0_mux1
   + 0 dataLatency_extsi8_outs_ins_0_mux1
   + 0 shiftReg_extsi8_outs_ins_0_mux1
   - 9.9831e-05 bufPresent_cond_br4_trueOut_ins_0_mux2
   - 9.9831e-06 bufNumSlots_cond_br4_trueOut_ins_0_mux2
   + 0 dataLatency_cond_br4_trueOut_ins_0_mux2
   + 0 shiftReg_cond_br4_trueOut_ins_0_mux2
   - 9.9831e-05 bufPresent_cond_br4_falseOut_ins_sink0
   - 9.9831e-06 bufNumSlots_cond_br4_falseOut_ins_sink0
   + 0 dataLatency_cond_br4_falseOut_ins_sink0
   + 0 shiftReg_cond_br4_falseOut_ins_sink0
   - 9.9831e-05 bufPresent_cond_br5_trueOut_ins_0_control_merge3
   - 9.9831e-06 bufNumSlots_cond_br5_trueOut_ins_0_control_merge3
   + 0 dataLatency_cond_br5_trueOut_ins_0_control_merge3
   + 0 shiftReg_cond_br5_trueOut_ins_0_control_merge3
   - 9.9831e-05 bufPresent_cond_br5_falseOut_ins_fork7
   - 9.9831e-06 bufNumSlots_cond_br5_falseOut_ins_fork7
   + 0 dataLatency_cond_br5_falseOut_ins_fork7
   + 0 shiftReg_cond_br5_falseOut_ins_fork7
   - 9.9831e-05 bufPresent_cond_br6_trueOut_ins_sink1
   - 9.9831e-06 bufNumSlots_cond_br6_trueOut_ins_sink1
   + 0 dataLatency_cond_br6_trueOut_ins_sink1
   + 0 shiftReg_cond_br6_trueOut_ins_sink1
   - 9.9831e-05 bufPresent_cond_br6_falseOut_lhs_cmpi1
   - 9.9831e-06 bufNumSlots_cond_br6_falseOut_lhs_cmpi1
   + 0 dataLatency_cond_br6_falseOut_lhs_cmpi1
   + 0 shiftReg_cond_br6_falseOut_lhs_cmpi1
   - 9.9831e-05 bufPresent_fork7_outs_0_data_cond_br9
   - 9.9831e-06 bufNumSlots_fork7_outs_0_data_cond_br9
   + 0 dataLatency_fork7_outs_0_data_cond_br9
   + 0 shiftReg_fork7_outs_0_data_cond_br9
   - 9.9831e-05 bufPresent_fork7_outs_1_ctrl_constant10
   - 9.9831e-06 bufNumSlots_fork7_outs_1_ctrl_constant10
   + 0 dataLatency_fork7_outs_1_ctrl_constant10
   + 0 shiftReg_fork7_outs_1_ctrl_constant10
   - 9.9831e-05 bufPresent_source1_outs_ctrl_constant2
   - 9.9831e-06 bufNumSlots_source1_outs_ctrl_constant2
   + 0 dataLatency_source1_outs_ctrl_constant2
   + 0 shiftReg_source1_outs_ctrl_constant2
   - 9.9831e-05 bufPresent_constant2_outs_ins_extsi2
   - 9.9831e-06 bufNumSlots_constant2_outs_ins_extsi2
   + 0 dataLatency_constant2_outs_ins_extsi2
   + 0 shiftReg_constant2_outs_ins_extsi2
   - 9.9831e-05 bufPresent_extsi2_outs_rhs_cmpi1
   - 9.9831e-06 bufNumSlots_extsi2_outs_rhs_cmpi1
   + 0 dataLatency_extsi2_outs_rhs_cmpi1 + 0 shiftReg_extsi2_outs_rhs_cmpi1
   - 9.9831e-05 bufPresent_constant10_outs_data_cond_br8
   - 9.9831e-06 bufNumSlots_constant10_outs_data_cond_br8
   + 0 dataLatency_constant10_outs_data_cond_br8
   + 0 shiftReg_constant10_outs_data_cond_br8
   - 9.9831e-05 bufPresent_cmpi1_result_ins_fork8
   - 9.9831e-06 bufNumSlots_cmpi1_result_ins_fork8
   + 0 dataLatency_cmpi1_result_ins_fork8
   + 0 shiftReg_cmpi1_result_ins_fork8
   - 9.9831e-05 bufPresent_fork8_outs_0_condition_cond_br7
   - 9.9831e-06 bufNumSlots_fork8_outs_0_condition_cond_br7
   + 0 dataLatency_fork8_outs_0_condition_cond_br7
   + 0 shiftReg_fork8_outs_0_condition_cond_br7
   - 9.9831e-05 bufPresent_fork8_outs_1_condition_cond_br9
   - 9.9831e-06 bufNumSlots_fork8_outs_1_condition_cond_br9
   + 0 dataLatency_fork8_outs_1_condition_cond_br9
   + 0 shiftReg_fork8_outs_1_condition_cond_br9
   - 9.9831e-05 bufPresent_fork8_outs_2_condition_cond_br8
   - 9.9831e-06 bufNumSlots_fork8_outs_2_condition_cond_br8
   + 0 dataLatency_fork8_outs_2_condition_cond_br8
   + 0 shiftReg_fork8_outs_2_condition_cond_br8
   - 9.9831e-05 bufPresent_cond_br7_trueOut_ins_extsi9
   - 9.9831e-06 bufNumSlots_cond_br7_trueOut_ins_extsi9
   + 0 dataLatency_cond_br7_trueOut_ins_extsi9
   + 0 shiftReg_cond_br7_trueOut_ins_extsi9
   - 9.9831e-05 bufPresent_cond_br7_falseOut_ins_extsi10
   - 9.9831e-06 bufNumSlots_cond_br7_falseOut_ins_extsi10
   + 0 dataLatency_cond_br7_falseOut_ins_extsi10
   + 0 shiftReg_cond_br7_falseOut_ins_extsi10
   - 9.9831e-05 bufPresent_extsi9_outs_ins_0_mux3
   - 9.9831e-06 bufNumSlots_extsi9_outs_ins_0_mux3
   + 0 dataLatency_extsi9_outs_ins_0_mux3
   + 0 shiftReg_extsi9_outs_ins_0_mux3
   - 9.9831e-05 bufPresent_cond_br8_trueOut_ins_0_mux4
   - 9.9831e-06 bufNumSlots_cond_br8_trueOut_ins_0_mux4
   + 0 dataLatency_cond_br8_trueOut_ins_0_mux4
   + 0 shiftReg_cond_br8_trueOut_ins_0_mux4
   - 9.9831e-05 bufPresent_cond_br8_falseOut_ins_sink3
   - 9.9831e-06 bufNumSlots_cond_br8_falseOut_ins_sink3
   + 0 dataLatency_cond_br8_falseOut_ins_sink3
   + 0 shiftReg_cond_br8_falseOut_ins_sink3
   - 9.9831e-05 bufPresent_cond_br9_trueOut_ins_0_control_merge4
   - 9.9831e-06 bufNumSlots_cond_br9_trueOut_ins_0_control_merge4
   + 0 dataLatency_cond_br9_trueOut_ins_0_control_merge4
   + 0 shiftReg_cond_br9_trueOut_ins_0_control_merge4
   - 9.9831e-05 bufPresent_cond_br9_falseOut_ins_fork9
   - 9.9831e-06 bufNumSlots_cond_br9_falseOut_ins_fork9
   + 0 dataLatency_cond_br9_falseOut_ins_fork9
   + 0 shiftReg_cond_br9_falseOut_ins_fork9
   - 9.9831e-05 bufPresent_extsi10_outs_lhs_addi1
   - 9.9831e-06 bufNumSlots_extsi10_outs_lhs_addi1
   + 0 dataLatency_extsi10_outs_lhs_addi1
   + 0 shiftReg_extsi10_outs_lhs_addi1
   - 9.9831e-05 bufPresent_fork9_outs_0_ctrl_constant3
   - 9.9831e-06 bufNumSlots_fork9_outs_0_ctrl_constant3
   + 0 dataLatency_fork9_outs_0_ctrl_constant3
   + 0 shiftReg_fork9_outs_0_ctrl_constant3
   - 9.9831e-05 bufPresent_fork9_outs_1_data_cond_br11
   - 9.9831e-06 bufNumSlots_fork9_outs_1_data_cond_br11
   + 0 dataLatency_fork9_outs_1_data_cond_br11
   + 0 shiftReg_fork9_outs_1_data_cond_br11
   - 9.9831e-05 bufPresent_constant3_outs_data_cond_br12
   - 9.9831e-06 bufNumSlots_constant3_outs_data_cond_br12
   + 0 dataLatency_constant3_outs_data_cond_br12
   + 0 shiftReg_constant3_outs_data_cond_br12
   - 9.9831e-05 bufPresent_source2_outs_ctrl_constant4
   - 9.9831e-06 bufNumSlots_source2_outs_ctrl_constant4
   + 0 dataLatency_source2_outs_ctrl_constant4
   + 0 shiftReg_source2_outs_ctrl_constant4
   - 9.9831e-05 bufPresent_constant4_outs_ins_extsi11
   - 9.9831e-06 bufNumSlots_constant4_outs_ins_extsi11
   + 0 dataLatency_constant4_outs_ins_extsi11
   + 0 shiftReg_constant4_outs_ins_extsi11
   - 9.9831e-05 bufPresent_extsi11_outs_rhs_addi1
   - 9.9831e-06 bufNumSlots_extsi11_outs_rhs_addi1
   + 0 dataLatency_extsi11_outs_rhs_addi1
   + 0 shiftReg_extsi11_outs_rhs_addi1
   - 9.9831e-05 bufPresent_source3_outs_ctrl_constant5
   - 9.9831e-06 bufNumSlots_source3_outs_ctrl_constant5
   + 0 dataLatency_source3_outs_ctrl_constant5
   + 0 shiftReg_source3_outs_ctrl_constant5
   - 9.9831e-05 bufPresent_constant5_outs_ins_extsi12
   - 9.9831e-06 bufNumSlots_constant5_outs_ins_extsi12
   + 0 dataLatency_constant5_outs_ins_extsi12
   + 0 shiftReg_constant5_outs_ins_extsi12
   - 9.9831e-05 bufPresent_extsi12_outs_rhs_cmpi2
   - 9.9831e-06 bufNumSlots_extsi12_outs_rhs_cmpi2
   + 0 dataLatency_extsi12_outs_rhs_cmpi2
   + 0 shiftReg_extsi12_outs_rhs_cmpi2
   - 9.9831e-05 bufPresent_addi1_result_ins_fork10
   - 9.9831e-06 bufNumSlots_addi1_result_ins_fork10
   + 0 dataLatency_addi1_result_ins_fork10
   + 0 shiftReg_addi1_result_ins_fork10
   - 9.9831e-05 bufPresent_fork10_outs_0_data_cond_br10
   - 9.9831e-06 bufNumSlots_fork10_outs_0_data_cond_br10
   + 0 dataLatency_fork10_outs_0_data_cond_br10
   + 0 shiftReg_fork10_outs_0_data_cond_br10
   - 9.9831e-05 bufPresent_fork10_outs_1_lhs_cmpi2
   - 9.9831e-06 bufNumSlots_fork10_outs_1_lhs_cmpi2
   + 0 dataLatency_fork10_outs_1_lhs_cmpi2
   + 0 shiftReg_fork10_outs_1_lhs_cmpi2
   - 9.9831e-05 bufPresent_cmpi2_result_ins_fork11
   - 9.9831e-06 bufNumSlots_cmpi2_result_ins_fork11
   + 0 dataLatency_cmpi2_result_ins_fork11
   + 0 shiftReg_cmpi2_result_ins_fork11
   - 9.9831e-05 bufPresent_fork11_outs_0_condition_cond_br10
   - 9.9831e-06 bufNumSlots_fork11_outs_0_condition_cond_br10
   + 0 dataLatency_fork11_outs_0_condition_cond_br10
   + 0 shiftReg_fork11_outs_0_condition_cond_br10
   - 9.9831e-05 bufPresent_fork11_outs_1_condition_cond_br11
   - 9.9831e-06 bufNumSlots_fork11_outs_1_condition_cond_br11
   + 0 dataLatency_fork11_outs_1_condition_cond_br11
   + 0 shiftReg_fork11_outs_1_condition_cond_br11
   - 9.9831e-05 bufPresent_fork11_outs_2_condition_cond_br12
   - 9.9831e-06 bufNumSlots_fork11_outs_2_condition_cond_br12
   + 0 dataLatency_fork11_outs_2_condition_cond_br12
   + 0 shiftReg_fork11_outs_2_condition_cond_br12
   - 9.9831e-05 bufPresent_cond_br10_trueOut_ins_trunci2
   - 9.9831e-06 bufNumSlots_cond_br10_trueOut_ins_trunci2
   + 0 dataLatency_cond_br10_trueOut_ins_trunci2
   + 0 shiftReg_cond_br10_trueOut_ins_trunci2
   - 9.9831e-05 bufPresent_cond_br10_falseOut_ins_1_mux1
   - 9.9831e-06 bufNumSlots_cond_br10_falseOut_ins_1_mux1
   + 0 dataLatency_cond_br10_falseOut_ins_1_mux1
   + 0 shiftReg_cond_br10_falseOut_ins_1_mux1
   - 9.9831e-05 bufPresent_trunci2_outs_ins_1_mux0
   - 9.9831e-06 bufNumSlots_trunci2_outs_ins_1_mux0
   + 0 dataLatency_trunci2_outs_ins_1_mux0
   + 0 shiftReg_trunci2_outs_ins_1_mux0
   - 9.9831e-05 bufPresent_cond_br11_trueOut_ins_1_control_merge0
   - 9.9831e-06 bufNumSlots_cond_br11_trueOut_ins_1_control_merge0
   + 0 dataLatency_cond_br11_trueOut_ins_1_control_merge0
   + 0 shiftReg_cond_br11_trueOut_ins_1_control_merge0
   - 9.9831e-05 bufPresent_cond_br11_falseOut_ins_1_control_merge3
   - 9.9831e-06 bufNumSlots_cond_br11_falseOut_ins_1_control_merge3
   + 0 dataLatency_cond_br11_falseOut_ins_1_control_merge3
   + 0 shiftReg_cond_br11_falseOut_ins_1_control_merge3
   - 9.9831e-05 bufPresent_cond_br12_trueOut_ins_sink5
   - 9.9831e-06 bufNumSlots_cond_br12_trueOut_ins_sink5
   + 0 dataLatency_cond_br12_trueOut_ins_sink5
   + 0 shiftReg_cond_br12_trueOut_ins_sink5
   - 9.9831e-05 bufPresent_cond_br12_falseOut_ins_extsi13
   - 9.9831e-06 bufNumSlots_cond_br12_falseOut_ins_extsi13
   + 0 dataLatency_cond_br12_falseOut_ins_extsi13
   + 0 shiftReg_cond_br12_falseOut_ins_extsi13
   - 9.9831e-05 bufPresent_extsi13_outs_ins_1_mux2
   - 9.9831e-06 bufNumSlots_extsi13_outs_ins_1_mux2
   + 0 dataLatency_extsi13_outs_ins_1_mux2
   + 0 shiftReg_extsi13_outs_ins_1_mux2
   - 9.9831e-05 bufPresent_mux1_outs_ins_1_mux3
   - 9.9831e-06 bufNumSlots_mux1_outs_ins_1_mux3
   + 0 dataLatency_mux1_outs_ins_1_mux3 + 0 shiftReg_mux1_outs_ins_1_mux3
   - 9.9831e-05 bufPresent_mux2_outs_ins_1_mux4
   - 9.9831e-06 bufNumSlots_mux2_outs_ins_1_mux4
   + 0 dataLatency_mux2_outs_ins_1_mux4 + 0 shiftReg_mux2_outs_ins_1_mux4
   - 9.9831e-05 bufPresent_control_merge3_outs_ins_1_control_merge4
   - 9.9831e-06 bufNumSlots_control_merge3_outs_ins_1_control_merge4
   + 0 dataLatency_control_merge3_outs_ins_1_control_merge4
   + 0 shiftReg_control_merge3_outs_ins_1_control_merge4
   - 9.9831e-05 bufPresent_control_merge3_index_ins_fork12
   - 9.9831e-06 bufNumSlots_control_merge3_index_ins_fork12
   + 0 dataLatency_control_merge3_index_ins_fork12
   + 0 shiftReg_control_merge3_index_ins_fork12
   - 9.9831e-05 bufPresent_fork12_outs_0_index_mux1
   - 9.9831e-06 bufNumSlots_fork12_outs_0_index_mux1
   + 0 dataLatency_fork12_outs_0_index_mux1
   + 0 shiftReg_fork12_outs_0_index_mux1
   - 9.9831e-05 bufPresent_fork12_outs_1_index_mux2
   - 9.9831e-06 bufNumSlots_fork12_outs_1_index_mux2
   + 0 dataLatency_fork12_outs_1_index_mux2
   + 0 shiftReg_fork12_outs_1_index_mux2
   - 9.9831e-05 bufPresent_mux3_outs_ins_extsi14
   - 9.9831e-06 bufNumSlots_mux3_outs_ins_extsi14
   + 0 dataLatency_mux3_outs_ins_extsi14 + 0 shiftReg_mux3_outs_ins_extsi14
   - 9.9831e-05 bufPresent_extsi14_outs_lhs_shli0
   - 9.9831e-06 bufNumSlots_extsi14_outs_lhs_shli0
   + 0 dataLatency_extsi14_outs_lhs_shli0
   + 0 shiftReg_extsi14_outs_lhs_shli0
   - 9.9831e-05 bufPresent_mux4_outs_rhs_andi0
   - 9.9831e-06 bufNumSlots_mux4_outs_rhs_andi0
   + 0 dataLatency_mux4_outs_rhs_andi0 + 0 shiftReg_mux4_outs_rhs_andi0
   - 9.9831e-05 bufPresent_control_merge4_outs_ins_fork14
   - 9.9831e-06 bufNumSlots_control_merge4_outs_ins_fork14
   + 0 dataLatency_control_merge4_outs_ins_fork14
   + 0 shiftReg_control_merge4_outs_ins_fork14
   - 9.9831e-05 bufPresent_control_merge4_index_ins_fork13
   - 9.9831e-06 bufNumSlots_control_merge4_index_ins_fork13
   + 0 dataLatency_control_merge4_index_ins_fork13
   + 0 shiftReg_control_merge4_index_ins_fork13
   - 9.9831e-05 bufPresent_fork13_outs_0_index_mux3
   - 9.9831e-06 bufNumSlots_fork13_outs_0_index_mux3
   + 0 dataLatency_fork13_outs_0_index_mux3
   + 0 shiftReg_fork13_outs_0_index_mux3
   - 9.9831e-05 bufPresent_fork13_outs_1_index_mux4
   - 9.9831e-06 bufNumSlots_fork13_outs_1_index_mux4
   + 0 dataLatency_fork13_outs_1_index_mux4
   + 0 shiftReg_fork13_outs_1_index_mux4
   + 0 dataBufPresent_fork14_outs_0_ctrlEnd_mem_controller3
   - 9.9831e-05 bufPresent_fork14_outs_0_ctrlEnd_mem_controller3
   - 9.9831e-06 bufNumSlots_fork14_outs_0_ctrlEnd_mem_controller3
   + 0 dataLatency_fork14_outs_0_ctrlEnd_mem_controller3
   + 0 shiftReg_fork14_outs_0_ctrlEnd_mem_controller3
   + 0 dataBufPresent_fork14_outs_1_ctrlEnd_mem_controller2
   - 9.9831e-05 bufPresent_fork14_outs_1_ctrlEnd_mem_controller2
   - 9.9831e-06 bufNumSlots_fork14_outs_1_ctrlEnd_mem_controller2
   + 0 dataLatency_fork14_outs_1_ctrlEnd_mem_controller2
   + 0 shiftReg_fork14_outs_1_ctrlEnd_mem_controller2
   - 9.9831e-05 bufPresent_source4_outs_ctrl_constant15
   - 9.9831e-06 bufNumSlots_source4_outs_ctrl_constant15
   + 0 dataLatency_source4_outs_ctrl_constant15
   + 0 shiftReg_source4_outs_ctrl_constant15
   - 9.9831e-05 bufPresent_constant15_outs_ins_extsi6
   - 9.9831e-06 bufNumSlots_constant15_outs_ins_extsi6
   + 0 dataLatency_constant15_outs_ins_extsi6
   + 0 shiftReg_constant15_outs_ins_extsi6
   - 9.9831e-05 bufPresent_extsi6_outs_rhs_shli0
   - 9.9831e-06 bufNumSlots_extsi6_outs_rhs_shli0
   + 0 dataLatency_extsi6_outs_rhs_shli0 + 0 shiftReg_extsi6_outs_rhs_shli0
   - 9.9831e-05 bufPresent_shli0_result_lhs_andi0
   - 9.9831e-06 bufNumSlots_shli0_result_lhs_andi0
   + 0 dataLatency_shli0_result_lhs_andi0
   + 0 shiftReg_shli0_result_lhs_andi0
   - 9.9831e-05 bufPresent_andi0_result_ins_0_end0
   - 9.9831e-06 bufNumSlots_andi0_result_ins_0_end0
   + 0 dataLatency_andi0_result_ins_0_end0
   + 0 shiftReg_andi0_result_ins_0_end0
   + 0.9983099916234367 cfdfc0_throughput
Subject To
 custom_forceTransparent:
   dataBufPresent_collision_donut_x_memref_mem_controller3 = 0
 custom_noBuffers: bufPresent_collision_donut_x_memref_mem_controller3 = 0
 custom_noSlots: bufNumSlots_collision_donut_x_memref_mem_controller3 = 0
 custom_forceTransparent:
   dataBufPresent_collision_donut_y_memref_mem_controller2 = 0
 custom_noBuffers: bufPresent_collision_donut_y_memref_mem_controller2 = 0
 custom_noSlots: bufNumSlots_collision_donut_y_memref_mem_controller2 = 0
 custom_forceTransparent:
   dataBufPresent_collision_donut_x_start_memStart_mem_controller3 = 0
 custom_noBuffers:
   bufPresent_collision_donut_x_start_memStart_mem_controller3 = 0
 custom_noSlots:
   bufNumSlots_collision_donut_x_start_memStart_mem_controller3 = 0
 custom_forceTransparent:
   dataBufPresent_collision_donut_y_start_memStart_mem_controller2 = 0
 custom_noBuffers:
   bufPresent_collision_donut_y_start_memStart_mem_controller2 = 0
 custom_noSlots:
   bufNumSlots_collision_donut_y_start_memStart_mem_controller2 = 0
 custom_forceTransparent: dataBufPresent_collision_donut_start_ins_fork0
   = 0
 custom_noBuffers: bufPresent_collision_donut_start_ins_fork0 = 0
 custom_noSlots: bufNumSlots_collision_donut_start_ins_fork0 = 0
 path_period: dataPathOut_collision_donut_start_ins_fork0 <= 5
 path_bufferedChannelIn: dataPathIn_collision_donut_start_ins_fork0 <= 5
 path_bufferedChannelOut: - dataPathOut_collision_donut_start_ins_fork0
   <= 0
 path_unbufferedChannel: dataPathIn_collision_donut_start_ins_fork0
   - dataPathOut_collision_donut_start_ins_fork0
   - 50 dataBufPresent_collision_donut_start_ins_fork0 <= 0
 buffer_presence: - 100 bufPresent_collision_donut_start_ins_fork0
   + bufNumSlots_collision_donut_start_ins_fork0 <= 0
 data_Presence: dataBufPresent_collision_donut_start_ins_fork0
   - bufPresent_collision_donut_start_ins_fork0 <= 0
 elastic_slots: dataBufPresent_collision_donut_start_ins_fork0
   - bufNumSlots_collision_donut_start_ins_fork0 <= 0
 path_period: dataPathOut_fork0_outs_0_ctrl_constant0 <= 5
 path_bufferedChannelIn: dataPathIn_fork0_outs_0_ctrl_constant0 <= 5
 path_bufferedChannelOut: - dataPathOut_fork0_outs_0_ctrl_constant0 <= 0
 path_unbufferedChannel: dataPathIn_fork0_outs_0_ctrl_constant0
   - dataPathOut_fork0_outs_0_ctrl_constant0
   - 50 dataBufPresent_fork0_outs_0_ctrl_constant0 <= 0
 buffer_presence: - 100 bufPresent_fork0_outs_0_ctrl_constant0
   + bufNumSlots_fork0_outs_0_ctrl_constant0 <= 0
 data_Presence: dataBufPresent_fork0_outs_0_ctrl_constant0
   - bufPresent_fork0_outs_0_ctrl_constant0 <= 0
 elastic_slots: dataBufPresent_fork0_outs_0_ctrl_constant0
   - bufNumSlots_fork0_outs_0_ctrl_constant0 <= 0
 path_period: dataPathOut_fork0_outs_1_ins_3_end0 <= 5
 path_bufferedChannelIn: dataPathIn_fork0_outs_1_ins_3_end0 <= 5
 path_bufferedChannelOut: - dataPathOut_fork0_outs_1_ins_3_end0 <= 0
 path_unbufferedChannel: dataPathIn_fork0_outs_1_ins_3_end0
   - dataPathOut_fork0_outs_1_ins_3_end0
   - 50 dataBufPresent_fork0_outs_1_ins_3_end0 <= 0
 buffer_presence: - 100 bufPresent_fork0_outs_1_ins_3_end0
   + bufNumSlots_fork0_outs_1_ins_3_end0 <= 0
 data_Presence: dataBufPresent_fork0_outs_1_ins_3_end0
   - bufPresent_fork0_outs_1_ins_3_end0 <= 0
 elastic_slots: dataBufPresent_fork0_outs_1_ins_3_end0
   - bufNumSlots_fork0_outs_1_ins_3_end0 <= 0
 path_period: dataPathOut_fork0_outs_2_ins_0_control_merge0 <= 5
 path_bufferedChannelIn: dataPathIn_fork0_outs_2_ins_0_control_merge0 <= 5
 path_bufferedChannelOut: - dataPathOut_fork0_outs_2_ins_0_control_merge0
   <= 0
 path_unbufferedChannel: dataPathIn_fork0_outs_2_ins_0_control_merge0
   - dataPathOut_fork0_outs_2_ins_0_control_merge0
   - 50 dataBufPresent_fork0_outs_2_ins_0_control_merge0 <= 0
 buffer_presence: - 100 bufPresent_fork0_outs_2_ins_0_control_merge0
   + bufNumSlots_fork0_outs_2_ins_0_control_merge0 <= 0
 data_Presence: dataBufPresent_fork0_outs_2_ins_0_control_merge0
   - bufPresent_fork0_outs_2_ins_0_control_merge0 <= 0
 elastic_slots: dataBufPresent_fork0_outs_2_ins_0_control_merge0
   - bufNumSlots_fork0_outs_2_ins_0_control_merge0 <= 0
 custom_forceTransparent:
   dataBufPresent_mem_controller2_ldData_0_dataFromMem_load1 = 0
 custom_noBuffers: bufPresent_mem_controller2_ldData_0_dataFromMem_load1
   = 0
 custom_noSlots: bufNumSlots_mem_controller2_ldData_0_dataFromMem_load1
   = 0
 custom_forceTransparent:
   dataBufPresent_mem_controller3_ldData_0_dataFromMem_load0 = 0
 custom_noBuffers: bufPresent_mem_controller3_ldData_0_dataFromMem_load0
   = 0
 custom_noSlots: bufNumSlots_mem_controller3_ldData_0_dataFromMem_load0
   = 0
 path_period: dataPathOut_constant0_outs_ins_extsi7 <= 5
 path_bufferedChannelIn: dataPathIn_constant0_outs_ins_extsi7 <= 5
 path_bufferedChannelOut: - dataPathOut_constant0_outs_ins_extsi7 <= 0
 path_unbufferedChannel: dataPathIn_constant0_outs_ins_extsi7
   - dataPathOut_constant0_outs_ins_extsi7
   - 50 dataBufPresent_constant0_outs_ins_extsi7 <= 0
 buffer_presence: - 100 bufPresent_constant0_outs_ins_extsi7
   + bufNumSlots_constant0_outs_ins_extsi7 <= 0
 data_Presence: dataBufPresent_constant0_outs_ins_extsi7
   - bufPresent_constant0_outs_ins_extsi7 <= 0
 elastic_slots: dataBufPresent_constant0_outs_ins_extsi7
   - bufNumSlots_constant0_outs_ins_extsi7 <= 0
 path_period: dataPathOut_extsi7_outs_ins_0_mux0 <= 5
 path_bufferedChannelIn: dataPathIn_extsi7_outs_ins_0_mux0 <= 5
 path_bufferedChannelOut: - dataPathOut_extsi7_outs_ins_0_mux0 <= 0
 path_unbufferedChannel: dataPathIn_extsi7_outs_ins_0_mux0
   - dataPathOut_extsi7_outs_ins_0_mux0
   - 50 dataBufPresent_extsi7_outs_ins_0_mux0 <= 0
 buffer_presence: - 100 bufPresent_extsi7_outs_ins_0_mux0
   + bufNumSlots_extsi7_outs_ins_0_mux0 <= 0
 data_Presence: dataBufPresent_extsi7_outs_ins_0_mux0
   - bufPresent_extsi7_outs_ins_0_mux0 <= 0
 elastic_slots: dataBufPresent_extsi7_outs_ins_0_mux0
   - bufNumSlots_extsi7_outs_ins_0_mux0 <= 0
 path_period: dataPathOut_mux0_outs_ins_fork1 <= 5
 path_bufferedChannelIn: dataPathIn_mux0_outs_ins_fork1 <= 5
 path_bufferedChannelOut: - dataPathOut_mux0_outs_ins_fork1 <= 0
 path_unbufferedChannel: dataPathIn_mux0_outs_ins_fork1
   - dataPathOut_mux0_outs_ins_fork1
   - 50 dataBufPresent_mux0_outs_ins_fork1 <= 0
 buffer_presence: - 100 bufPresent_mux0_outs_ins_fork1
   + bufNumSlots_mux0_outs_ins_fork1 <= 0
 data_Presence: dataBufPresent_mux0_outs_ins_fork1
   - bufPresent_mux0_outs_ins_fork1 <= 0
 elastic_slots: dataBufPresent_mux0_outs_ins_fork1
   - bufNumSlots_mux0_outs_ins_fork1 <= 0
 path_period: dataPathOut_fork1_outs_0_ins_trunci0 <= 5
 path_bufferedChannelIn: dataPathIn_fork1_outs_0_ins_trunci0 <= 5
 path_bufferedChannelOut: - dataPathOut_fork1_outs_0_ins_trunci0 <= 0
 path_unbufferedChannel: dataPathIn_fork1_outs_0_ins_trunci0
   - dataPathOut_fork1_outs_0_ins_trunci0
   - 50 dataBufPresent_fork1_outs_0_ins_trunci0 <= 0
 buffer_presence: - 100 bufPresent_fork1_outs_0_ins_trunci0
   + bufNumSlots_fork1_outs_0_ins_trunci0 <= 0
 data_Presence: dataBufPresent_fork1_outs_0_ins_trunci0
   - bufPresent_fork1_outs_0_ins_trunci0 <= 0
 elastic_slots: dataBufPresent_fork1_outs_0_ins_trunci0
   - bufNumSlots_fork1_outs_0_ins_trunci0 <= 0
 path_period: dataPathOut_fork1_outs_1_ins_trunci1 <= 5
 path_bufferedChannelIn: dataPathIn_fork1_outs_1_ins_trunci1 <= 5
 path_bufferedChannelOut: - dataPathOut_fork1_outs_1_ins_trunci1 <= 0
 path_unbufferedChannel: dataPathIn_fork1_outs_1_ins_trunci1
   - dataPathOut_fork1_outs_1_ins_trunci1
   - 50 dataBufPresent_fork1_outs_1_ins_trunci1 <= 0
 buffer_presence: - 100 bufPresent_fork1_outs_1_ins_trunci1
   + bufNumSlots_fork1_outs_1_ins_trunci1 <= 0
 data_Presence: dataBufPresent_fork1_outs_1_ins_trunci1
   - bufPresent_fork1_outs_1_ins_trunci1 <= 0
 elastic_slots: dataBufPresent_fork1_outs_1_ins_trunci1
   - bufNumSlots_fork1_outs_1_ins_trunci1 <= 0
 path_period: dataPathOut_fork1_outs_2_data_cond_br3 <= 5
 path_bufferedChannelIn: dataPathIn_fork1_outs_2_data_cond_br3 <= 5
 path_bufferedChannelOut: - dataPathOut_fork1_outs_2_data_cond_br3 <= 0
 path_unbufferedChannel: dataPathIn_fork1_outs_2_data_cond_br3
   - dataPathOut_fork1_outs_2_data_cond_br3
   - 50 dataBufPresent_fork1_outs_2_data_cond_br3 <= 0
 buffer_presence: - 100 bufPresent_fork1_outs_2_data_cond_br3
   + bufNumSlots_fork1_outs_2_data_cond_br3 <= 0
 data_Presence: dataBufPresent_fork1_outs_2_data_cond_br3
   - bufPresent_fork1_outs_2_data_cond_br3 <= 0
 elastic_slots: dataBufPresent_fork1_outs_2_data_cond_br3
   - bufNumSlots_fork1_outs_2_data_cond_br3 <= 0
 path_period: dataPathOut_trunci0_outs_addrIn_load1 <= 5
 path_bufferedChannelIn: dataPathIn_trunci0_outs_addrIn_load1 <= 5
 path_bufferedChannelOut: - dataPathOut_trunci0_outs_addrIn_load1 <= 0
 path_unbufferedChannel: dataPathIn_trunci0_outs_addrIn_load1
   - dataPathOut_trunci0_outs_addrIn_load1
   - 50 dataBufPresent_trunci0_outs_addrIn_load1 <= 0
 buffer_presence: - 100 bufPresent_trunci0_outs_addrIn_load1
   + bufNumSlots_trunci0_outs_addrIn_load1 <= 0
 data_Presence: dataBufPresent_trunci0_outs_addrIn_load1
   - bufPresent_trunci0_outs_addrIn_load1 <= 0
 elastic_slots: dataBufPresent_trunci0_outs_addrIn_load1
   - bufNumSlots_trunci0_outs_addrIn_load1 <= 0
 path_period: dataPathOut_trunci1_outs_addrIn_load0 <= 5
 path_bufferedChannelIn: dataPathIn_trunci1_outs_addrIn_load0 <= 5
 path_bufferedChannelOut: - dataPathOut_trunci1_outs_addrIn_load0 <= 0
 path_unbufferedChannel: dataPathIn_trunci1_outs_addrIn_load0
   - dataPathOut_trunci1_outs_addrIn_load0
   - 50 dataBufPresent_trunci1_outs_addrIn_load0 <= 0
 buffer_presence: - 100 bufPresent_trunci1_outs_addrIn_load0
   + bufNumSlots_trunci1_outs_addrIn_load0 <= 0
 data_Presence: dataBufPresent_trunci1_outs_addrIn_load0
   - bufPresent_trunci1_outs_addrIn_load0 <= 0
 elastic_slots: dataBufPresent_trunci1_outs_addrIn_load0
   - bufNumSlots_trunci1_outs_addrIn_load0 <= 0
 path_period: dataPathOut_control_merge0_outs_ins_fork2 <= 5
 path_bufferedChannelIn: dataPathIn_control_merge0_outs_ins_fork2 <= 5
 path_bufferedChannelOut: - dataPathOut_control_merge0_outs_ins_fork2 <= 0
 path_unbufferedChannel: dataPathIn_control_merge0_outs_ins_fork2
   - dataPathOut_control_merge0_outs_ins_fork2
   - 50 dataBufPresent_control_merge0_outs_ins_fork2 <= 0
 buffer_presence: - 100 bufPresent_control_merge0_outs_ins_fork2
   + bufNumSlots_control_merge0_outs_ins_fork2 <= 0
 data_Presence: dataBufPresent_control_merge0_outs_ins_fork2
   - bufPresent_control_merge0_outs_ins_fork2 <= 0
 elastic_slots: dataBufPresent_control_merge0_outs_ins_fork2
   - bufNumSlots_control_merge0_outs_ins_fork2 <= 0
 path_period: dataPathOut_control_merge0_index_index_mux0 <= 5
 path_bufferedChannelIn: dataPathIn_control_merge0_index_index_mux0 <= 5
 path_bufferedChannelOut: - dataPathOut_control_merge0_index_index_mux0
   <= 0
 path_unbufferedChannel: dataPathIn_control_merge0_index_index_mux0
   - dataPathOut_control_merge0_index_index_mux0
   - 50 dataBufPresent_control_merge0_index_index_mux0 <= 0
 buffer_presence: - 100 bufPresent_control_merge0_index_index_mux0
   + bufNumSlots_control_merge0_index_index_mux0 <= 0
 data_Presence: dataBufPresent_control_merge0_index_index_mux0
   - bufPresent_control_merge0_index_index_mux0 <= 0
 elastic_slots: dataBufPresent_control_merge0_index_index_mux0
   - bufNumSlots_control_merge0_index_index_mux0 <= 0
 path_period: dataPathOut_fork2_outs_0_data_cond_br5 <= 5
 path_bufferedChannelIn: dataPathIn_fork2_outs_0_data_cond_br5 <= 5
 path_bufferedChannelOut: - dataPathOut_fork2_outs_0_data_cond_br5 <= 0
 path_unbufferedChannel: dataPathIn_fork2_outs_0_data_cond_br5
   - dataPathOut_fork2_outs_0_data_cond_br5
   - 50 dataBufPresent_fork2_outs_0_data_cond_br5 <= 0
 buffer_presence: - 100 bufPresent_fork2_outs_0_data_cond_br5
   + bufNumSlots_fork2_outs_0_data_cond_br5 <= 0
 data_Presence: dataBufPresent_fork2_outs_0_data_cond_br5
   - bufPresent_fork2_outs_0_data_cond_br5 <= 0
 elastic_slots: dataBufPresent_fork2_outs_0_data_cond_br5
   - bufNumSlots_fork2_outs_0_data_cond_br5 <= 0
 path_period: dataPathOut_fork2_outs_1_ctrl_constant8 <= 5
 path_bufferedChannelIn: dataPathIn_fork2_outs_1_ctrl_constant8 <= 5
 path_bufferedChannelOut: - dataPathOut_fork2_outs_1_ctrl_constant8 <= 0
 path_unbufferedChannel: dataPathIn_fork2_outs_1_ctrl_constant8
   - dataPathOut_fork2_outs_1_ctrl_constant8
   - 50 dataBufPresent_fork2_outs_1_ctrl_constant8 <= 0
 buffer_presence: - 100 bufPresent_fork2_outs_1_ctrl_constant8
   + bufNumSlots_fork2_outs_1_ctrl_constant8 <= 0
 data_Presence: dataBufPresent_fork2_outs_1_ctrl_constant8
   - bufPresent_fork2_outs_1_ctrl_constant8 <= 0
 elastic_slots: dataBufPresent_fork2_outs_1_ctrl_constant8
   - bufNumSlots_fork2_outs_1_ctrl_constant8 <= 0
 path_period: dataPathOut_source0_outs_ctrl_constant1 <= 5
 path_bufferedChannelIn: dataPathIn_source0_outs_ctrl_constant1 <= 5
 path_bufferedChannelOut: - dataPathOut_source0_outs_ctrl_constant1 <= 0
 path_unbufferedChannel: dataPathIn_source0_outs_ctrl_constant1
   - dataPathOut_source0_outs_ctrl_constant1
   - 50 dataBufPresent_source0_outs_ctrl_constant1 <= 0
 buffer_presence: - 100 bufPresent_source0_outs_ctrl_constant1
   + bufNumSlots_source0_outs_ctrl_constant1 <= 0
 data_Presence: dataBufPresent_source0_outs_ctrl_constant1
   - bufPresent_source0_outs_ctrl_constant1 <= 0
 elastic_slots: dataBufPresent_source0_outs_ctrl_constant1
   - bufNumSlots_source0_outs_ctrl_constant1 <= 0
 path_period: dataPathOut_constant1_outs_ins_extsi1 <= 5
 path_bufferedChannelIn: dataPathIn_constant1_outs_ins_extsi1 <= 5
 path_bufferedChannelOut: - dataPathOut_constant1_outs_ins_extsi1 <= 0
 path_unbufferedChannel: dataPathIn_constant1_outs_ins_extsi1
   - dataPathOut_constant1_outs_ins_extsi1
   - 50 dataBufPresent_constant1_outs_ins_extsi1 <= 0
 buffer_presence: - 100 bufPresent_constant1_outs_ins_extsi1
   + bufNumSlots_constant1_outs_ins_extsi1 <= 0
 data_Presence: dataBufPresent_constant1_outs_ins_extsi1
   - bufPresent_constant1_outs_ins_extsi1 <= 0
 elastic_slots: dataBufPresent_constant1_outs_ins_extsi1
   - bufNumSlots_constant1_outs_ins_extsi1 <= 0
 path_period: dataPathOut_extsi1_outs_rhs_cmpi0 <= 5
 path_bufferedChannelIn: dataPathIn_extsi1_outs_rhs_cmpi0 <= 5
 path_bufferedChannelOut: - dataPathOut_extsi1_outs_rhs_cmpi0 <= 0
 path_unbufferedChannel: dataPathIn_extsi1_outs_rhs_cmpi0
   - dataPathOut_extsi1_outs_rhs_cmpi0
   - 50 dataBufPresent_extsi1_outs_rhs_cmpi0 <= 0
 buffer_presence: - 100 bufPresent_extsi1_outs_rhs_cmpi0
   + bufNumSlots_extsi1_outs_rhs_cmpi0 <= 0
 data_Presence: dataBufPresent_extsi1_outs_rhs_cmpi0
   - bufPresent_extsi1_outs_rhs_cmpi0 <= 0
 elastic_slots: dataBufPresent_extsi1_outs_rhs_cmpi0
   - bufNumSlots_extsi1_outs_rhs_cmpi0 <= 0
 path_period: dataPathOut_constant8_outs_data_cond_br4 <= 5
 path_bufferedChannelIn: dataPathIn_constant8_outs_data_cond_br4 <= 5
 path_bufferedChannelOut: - dataPathOut_constant8_outs_data_cond_br4 <= 0
 path_unbufferedChannel: dataPathIn_constant8_outs_data_cond_br4
   - dataPathOut_constant8_outs_data_cond_br4
   - 50 dataBufPresent_constant8_outs_data_cond_br4 <= 0
 buffer_presence: - 100 bufPresent_constant8_outs_data_cond_br4
   + bufNumSlots_constant8_outs_data_cond_br4 <= 0
 data_Presence: dataBufPresent_constant8_outs_data_cond_br4
   - bufPresent_constant8_outs_data_cond_br4 <= 0
 elastic_slots: dataBufPresent_constant8_outs_data_cond_br4
   - bufNumSlots_constant8_outs_data_cond_br4 <= 0
 custom_forceTransparent:
   dataBufPresent_load0_addrOut_ldAddr_0_mem_controller3 = 0
 custom_noBuffers: bufPresent_load0_addrOut_ldAddr_0_mem_controller3 = 0
 custom_noSlots: bufNumSlots_load0_addrOut_ldAddr_0_mem_controller3 = 0
 path_period: dataPathOut_load0_dataOut_ins_fork3 <= 5
 path_bufferedChannelIn: dataPathIn_load0_dataOut_ins_fork3 <= 5
 path_bufferedChannelOut: - dataPathOut_load0_dataOut_ins_fork3 <= 0
 path_unbufferedChannel: dataPathIn_load0_dataOut_ins_fork3
   - dataPathOut_load0_dataOut_ins_fork3
   - 50 dataBufPresent_load0_dataOut_ins_fork3 <= 0
 buffer_presence: - 100 bufPresent_load0_dataOut_ins_fork3
   + bufNumSlots_load0_dataOut_ins_fork3 <= 0
 data_Presence: dataBufPresent_load0_dataOut_ins_fork3
   - bufPresent_load0_dataOut_ins_fork3 <= 0
 elastic_slots: dataBufPresent_load0_dataOut_ins_fork3
   - bufNumSlots_load0_dataOut_ins_fork3 <= 0
 path_period: dataPathOut_fork3_outs_0_lhs_muli0 <= 5
 path_bufferedChannelIn: dataPathIn_fork3_outs_0_lhs_muli0 <= 5
 path_bufferedChannelOut: - dataPathOut_fork3_outs_0_lhs_muli0 <= 0
 path_unbufferedChannel: dataPathIn_fork3_outs_0_lhs_muli0
   - dataPathOut_fork3_outs_0_lhs_muli0
   - 50 dataBufPresent_fork3_outs_0_lhs_muli0 <= 0
 buffer_presence: - 100 bufPresent_fork3_outs_0_lhs_muli0
   + bufNumSlots_fork3_outs_0_lhs_muli0 <= 0
 data_Presence: dataBufPresent_fork3_outs_0_lhs_muli0
   - bufPresent_fork3_outs_0_lhs_muli0 <= 0
 elastic_slots: dataBufPresent_fork3_outs_0_lhs_muli0
   - bufNumSlots_fork3_outs_0_lhs_muli0 <= 0
 path_period: dataPathOut_fork3_outs_1_rhs_muli0 <= 5
 path_bufferedChannelIn: dataPathIn_fork3_outs_1_rhs_muli0 <= 5
 path_bufferedChannelOut: - dataPathOut_fork3_outs_1_rhs_muli0 <= 0
 path_unbufferedChannel: dataPathIn_fork3_outs_1_rhs_muli0
   - dataPathOut_fork3_outs_1_rhs_muli0
   - 50 dataBufPresent_fork3_outs_1_rhs_muli0 <= 0
 buffer_presence: - 100 bufPresent_fork3_outs_1_rhs_muli0
   + bufNumSlots_fork3_outs_1_rhs_muli0 <= 0
 data_Presence: dataBufPresent_fork3_outs_1_rhs_muli0
   - bufPresent_fork3_outs_1_rhs_muli0 <= 0
 elastic_slots: dataBufPresent_fork3_outs_1_rhs_muli0
   - bufNumSlots_fork3_outs_1_rhs_muli0 <= 0
 custom_forceTransparent:
   dataBufPresent_load1_addrOut_ldAddr_0_mem_controller2 = 0
 custom_noBuffers: bufPresent_load1_addrOut_ldAddr_0_mem_controller2 = 0
 custom_noSlots: bufNumSlots_load1_addrOut_ldAddr_0_mem_controller2 = 0
 path_period: dataPathOut_load1_dataOut_ins_fork4 <= 5
 path_bufferedChannelIn: dataPathIn_load1_dataOut_ins_fork4 <= 5
 path_bufferedChannelOut: - dataPathOut_load1_dataOut_ins_fork4 <= 0
 path_unbufferedChannel: dataPathIn_load1_dataOut_ins_fork4
   - dataPathOut_load1_dataOut_ins_fork4
   - 50 dataBufPresent_load1_dataOut_ins_fork4 <= 0
 buffer_presence: - 100 bufPresent_load1_dataOut_ins_fork4
   + bufNumSlots_load1_dataOut_ins_fork4 <= 0
 data_Presence: dataBufPresent_load1_dataOut_ins_fork4
   - bufPresent_load1_dataOut_ins_fork4 <= 0
 elastic_slots: dataBufPresent_load1_dataOut_ins_fork4
   - bufNumSlots_load1_dataOut_ins_fork4 <= 0
 path_period: dataPathOut_fork4_outs_0_lhs_muli1 <= 5
 path_bufferedChannelIn: dataPathIn_fork4_outs_0_lhs_muli1 <= 5
 path_bufferedChannelOut: - dataPathOut_fork4_outs_0_lhs_muli1 <= 0
 path_unbufferedChannel: dataPathIn_fork4_outs_0_lhs_muli1
   - dataPathOut_fork4_outs_0_lhs_muli1
   - 50 dataBufPresent_fork4_outs_0_lhs_muli1 <= 0
 buffer_presence: - 100 bufPresent_fork4_outs_0_lhs_muli1
   + bufNumSlots_fork4_outs_0_lhs_muli1 <= 0
 data_Presence: dataBufPresent_fork4_outs_0_lhs_muli1
   - bufPresent_fork4_outs_0_lhs_muli1 <= 0
 elastic_slots: dataBufPresent_fork4_outs_0_lhs_muli1
   - bufNumSlots_fork4_outs_0_lhs_muli1 <= 0
 path_period: dataPathOut_fork4_outs_1_rhs_muli1 <= 5
 path_bufferedChannelIn: dataPathIn_fork4_outs_1_rhs_muli1 <= 5
 path_bufferedChannelOut: - dataPathOut_fork4_outs_1_rhs_muli1 <= 0
 path_unbufferedChannel: dataPathIn_fork4_outs_1_rhs_muli1
   - dataPathOut_fork4_outs_1_rhs_muli1
   - 50 dataBufPresent_fork4_outs_1_rhs_muli1 <= 0
 buffer_presence: - 100 bufPresent_fork4_outs_1_rhs_muli1
   + bufNumSlots_fork4_outs_1_rhs_muli1 <= 0
 data_Presence: dataBufPresent_fork4_outs_1_rhs_muli1
   - bufPresent_fork4_outs_1_rhs_muli1 <= 0
 elastic_slots: dataBufPresent_fork4_outs_1_rhs_muli1
   - bufNumSlots_fork4_outs_1_rhs_muli1 <= 0
 path_period: dataPathOut_muli0_result_lhs_addi0 <= 5
 path_bufferedChannelIn: dataPathIn_muli0_result_lhs_addi0 <= 5
 path_bufferedChannelOut: - dataPathOut_muli0_result_lhs_addi0 <= 0
 path_unbufferedChannel: dataPathIn_muli0_result_lhs_addi0
   - dataPathOut_muli0_result_lhs_addi0
   - 50 dataBufPresent_muli0_result_lhs_addi0 <= 0
 buffer_presence: - 100 bufPresent_muli0_result_lhs_addi0
   + bufNumSlots_muli0_result_lhs_addi0 <= 0
 data_Presence: dataBufPresent_muli0_result_lhs_addi0
   - bufPresent_muli0_result_lhs_addi0 <= 0
 elastic_slots: dataBufPresent_muli0_result_lhs_addi0
   - bufNumSlots_muli0_result_lhs_addi0 <= 0
 path_period: dataPathOut_muli1_result_rhs_addi0 <= 5
 path_bufferedChannelIn: dataPathIn_muli1_result_rhs_addi0 <= 5
 path_bufferedChannelOut: - dataPathOut_muli1_result_rhs_addi0 <= 0
 path_unbufferedChannel: dataPathIn_muli1_result_rhs_addi0
   - dataPathOut_muli1_result_rhs_addi0
   - 50 dataBufPresent_muli1_result_rhs_addi0 <= 0
 buffer_presence: - 100 bufPresent_muli1_result_rhs_addi0
   + bufNumSlots_muli1_result_rhs_addi0 <= 0
 data_Presence: dataBufPresent_muli1_result_rhs_addi0
   - bufPresent_muli1_result_rhs_addi0 <= 0
 elastic_slots: dataBufPresent_muli1_result_rhs_addi0
   - bufNumSlots_muli1_result_rhs_addi0 <= 0
 path_period: dataPathOut_addi0_result_ins_fork5 <= 5
 path_bufferedChannelIn: dataPathIn_addi0_result_ins_fork5 <= 5
 path_bufferedChannelOut: - dataPathOut_addi0_result_ins_fork5 <= 0
 path_unbufferedChannel: dataPathIn_addi0_result_ins_fork5
   - dataPathOut_addi0_result_ins_fork5
   - 50 dataBufPresent_addi0_result_ins_fork5 <= 0
 buffer_presence: - 100 bufPresent_addi0_result_ins_fork5
   + bufNumSlots_addi0_result_ins_fork5 <= 0
 data_Presence: dataBufPresent_addi0_result_ins_fork5
   - bufPresent_addi0_result_ins_fork5 <= 0
 elastic_slots: dataBufPresent_addi0_result_ins_fork5
   - bufNumSlots_addi0_result_ins_fork5 <= 0
 path_period: dataPathOut_fork5_outs_0_data_cond_br6 <= 5
 path_bufferedChannelIn: dataPathIn_fork5_outs_0_data_cond_br6 <= 5
 path_bufferedChannelOut: - dataPathOut_fork5_outs_0_data_cond_br6 <= 0
 path_unbufferedChannel: dataPathIn_fork5_outs_0_data_cond_br6
   - dataPathOut_fork5_outs_0_data_cond_br6
   - 50 dataBufPresent_fork5_outs_0_data_cond_br6 <= 0
 buffer_presence: - 100 bufPresent_fork5_outs_0_data_cond_br6
   + bufNumSlots_fork5_outs_0_data_cond_br6 <= 0
 data_Presence: dataBufPresent_fork5_outs_0_data_cond_br6
   - bufPresent_fork5_outs_0_data_cond_br6 <= 0
 elastic_slots: dataBufPresent_fork5_outs_0_data_cond_br6
   - bufNumSlots_fork5_outs_0_data_cond_br6 <= 0
 path_period: dataPathOut_fork5_outs_1_lhs_cmpi0 <= 5
 path_bufferedChannelIn: dataPathIn_fork5_outs_1_lhs_cmpi0 <= 5
 path_bufferedChannelOut: - dataPathOut_fork5_outs_1_lhs_cmpi0 <= 0
 path_unbufferedChannel: dataPathIn_fork5_outs_1_lhs_cmpi0
   - dataPathOut_fork5_outs_1_lhs_cmpi0
   - 50 dataBufPresent_fork5_outs_1_lhs_cmpi0 <= 0
 buffer_presence: - 100 bufPresent_fork5_outs_1_lhs_cmpi0
   + bufNumSlots_fork5_outs_1_lhs_cmpi0 <= 0
 data_Presence: dataBufPresent_fork5_outs_1_lhs_cmpi0
   - bufPresent_fork5_outs_1_lhs_cmpi0 <= 0
 elastic_slots: dataBufPresent_fork5_outs_1_lhs_cmpi0
   - bufNumSlots_fork5_outs_1_lhs_cmpi0 <= 0
 path_period: dataPathOut_cmpi0_result_ins_fork6 <= 5
 path_bufferedChannelIn: dataPathIn_cmpi0_result_ins_fork6 <= 5
 path_bufferedChannelOut: - dataPathOut_cmpi0_result_ins_fork6 <= 0
 path_unbufferedChannel: dataPathIn_cmpi0_result_ins_fork6
   - dataPathOut_cmpi0_result_ins_fork6
   - 50 dataBufPresent_cmpi0_result_ins_fork6 <= 0
 buffer_presence: - 100 bufPresent_cmpi0_result_ins_fork6
   + bufNumSlots_cmpi0_result_ins_fork6 <= 0
 data_Presence: dataBufPresent_cmpi0_result_ins_fork6
   - bufPresent_cmpi0_result_ins_fork6 <= 0
 elastic_slots: dataBufPresent_cmpi0_result_ins_fork6
   - bufNumSlots_cmpi0_result_ins_fork6 <= 0
 path_period: dataPathOut_fork6_outs_0_condition_cond_br3 <= 5
 path_bufferedChannelIn: dataPathIn_fork6_outs_0_condition_cond_br3 <= 5
 path_bufferedChannelOut: - dataPathOut_fork6_outs_0_condition_cond_br3
   <= 0
 path_unbufferedChannel: dataPathIn_fork6_outs_0_condition_cond_br3
   - dataPathOut_fork6_outs_0_condition_cond_br3
   - 50 dataBufPresent_fork6_outs_0_condition_cond_br3 <= 0
 buffer_presence: - 100 bufPresent_fork6_outs_0_condition_cond_br3
   + bufNumSlots_fork6_outs_0_condition_cond_br3 <= 0
 data_Presence: dataBufPresent_fork6_outs_0_condition_cond_br3
   - bufPresent_fork6_outs_0_condition_cond_br3 <= 0
 elastic_slots: dataBufPresent_fork6_outs_0_condition_cond_br3
   - bufNumSlots_fork6_outs_0_condition_cond_br3 <= 0
 path_period: dataPathOut_fork6_outs_1_condition_cond_br6 <= 5
 path_bufferedChannelIn: dataPathIn_fork6_outs_1_condition_cond_br6 <= 5
 path_bufferedChannelOut: - dataPathOut_fork6_outs_1_condition_cond_br6
   <= 0
 path_unbufferedChannel: dataPathIn_fork6_outs_1_condition_cond_br6
   - dataPathOut_fork6_outs_1_condition_cond_br6
   - 50 dataBufPresent_fork6_outs_1_condition_cond_br6 <= 0
 buffer_presence: - 100 bufPresent_fork6_outs_1_condition_cond_br6
   + bufNumSlots_fork6_outs_1_condition_cond_br6 <= 0
 data_Presence: dataBufPresent_fork6_outs_1_condition_cond_br6
   - bufPresent_fork6_outs_1_condition_cond_br6 <= 0
 elastic_slots: dataBufPresent_fork6_outs_1_condition_cond_br6
   - bufNumSlots_fork6_outs_1_condition_cond_br6 <= 0
 path_period: dataPathOut_fork6_outs_2_condition_cond_br5 <= 5
 path_bufferedChannelIn: dataPathIn_fork6_outs_2_condition_cond_br5 <= 5
 path_bufferedChannelOut: - dataPathOut_fork6_outs_2_condition_cond_br5
   <= 0
 path_unbufferedChannel: dataPathIn_fork6_outs_2_condition_cond_br5
   - dataPathOut_fork6_outs_2_condition_cond_br5
   - 50 dataBufPresent_fork6_outs_2_condition_cond_br5 <= 0
 buffer_presence: - 100 bufPresent_fork6_outs_2_condition_cond_br5
   + bufNumSlots_fork6_outs_2_condition_cond_br5 <= 0
 data_Presence: dataBufPresent_fork6_outs_2_condition_cond_br5
   - bufPresent_fork6_outs_2_condition_cond_br5 <= 0
 elastic_slots: dataBufPresent_fork6_outs_2_condition_cond_br5
   - bufNumSlots_fork6_outs_2_condition_cond_br5 <= 0
 path_period: dataPathOut_fork6_outs_3_condition_cond_br4 <= 5
 path_bufferedChannelIn: dataPathIn_fork6_outs_3_condition_cond_br4 <= 5
 path_bufferedChannelOut: - dataPathOut_fork6_outs_3_condition_cond_br4
   <= 0
 path_unbufferedChannel: dataPathIn_fork6_outs_3_condition_cond_br4
   - dataPathOut_fork6_outs_3_condition_cond_br4
   - 50 dataBufPresent_fork6_outs_3_condition_cond_br4 <= 0
 buffer_presence: - 100 bufPresent_fork6_outs_3_condition_cond_br4
   + bufNumSlots_fork6_outs_3_condition_cond_br4 <= 0
 data_Presence: dataBufPresent_fork6_outs_3_condition_cond_br4
   - bufPresent_fork6_outs_3_condition_cond_br4 <= 0
 elastic_slots: dataBufPresent_fork6_outs_3_condition_cond_br4
   - bufNumSlots_fork6_outs_3_condition_cond_br4 <= 0
 path_period: dataPathOut_cond_br3_trueOut_ins_extsi8 <= 5
 path_bufferedChannelIn: dataPathIn_cond_br3_trueOut_ins_extsi8 <= 5
 path_bufferedChannelOut: - dataPathOut_cond_br3_trueOut_ins_extsi8 <= 0
 path_unbufferedChannel: dataPathIn_cond_br3_trueOut_ins_extsi8
   - dataPathOut_cond_br3_trueOut_ins_extsi8
   - 50 dataBufPresent_cond_br3_trueOut_ins_extsi8 <= 0
 buffer_presence: - 100 bufPresent_cond_br3_trueOut_ins_extsi8
   + bufNumSlots_cond_br3_trueOut_ins_extsi8 <= 0
 data_Presence: dataBufPresent_cond_br3_trueOut_ins_extsi8
   - bufPresent_cond_br3_trueOut_ins_extsi8 <= 0
 elastic_slots: dataBufPresent_cond_br3_trueOut_ins_extsi8
   - bufNumSlots_cond_br3_trueOut_ins_extsi8 <= 0
 path_period: dataPathOut_cond_br3_falseOut_data_cond_br7 <= 5
 path_bufferedChannelIn: dataPathIn_cond_br3_falseOut_data_cond_br7 <= 5
 path_bufferedChannelOut: - dataPathOut_cond_br3_falseOut_data_cond_br7
   <= 0
 path_unbufferedChannel: dataPathIn_cond_br3_falseOut_data_cond_br7
   - dataPathOut_cond_br3_falseOut_data_cond_br7
   - 50 dataBufPresent_cond_br3_falseOut_data_cond_br7 <= 0
 buffer_presence: - 100 bufPresent_cond_br3_falseOut_data_cond_br7
   + bufNumSlots_cond_br3_falseOut_data_cond_br7 <= 0
 data_Presence: dataBufPresent_cond_br3_falseOut_data_cond_br7
   - bufPresent_cond_br3_falseOut_data_cond_br7 <= 0
 elastic_slots: dataBufPresent_cond_br3_falseOut_data_cond_br7
   - bufNumSlots_cond_br3_falseOut_data_cond_br7 <= 0
 path_period: dataPathOut_extsi8_outs_ins_0_mux1 <= 5
 path_bufferedChannelIn: dataPathIn_extsi8_outs_ins_0_mux1 <= 5
 path_bufferedChannelOut: - dataPathOut_extsi8_outs_ins_0_mux1 <= 0
 path_unbufferedChannel: dataPathIn_extsi8_outs_ins_0_mux1
   - dataPathOut_extsi8_outs_ins_0_mux1
   - 50 dataBufPresent_extsi8_outs_ins_0_mux1 <= 0
 buffer_presence: - 100 bufPresent_extsi8_outs_ins_0_mux1
   + bufNumSlots_extsi8_outs_ins_0_mux1 <= 0
 data_Presence: dataBufPresent_extsi8_outs_ins_0_mux1
   - bufPresent_extsi8_outs_ins_0_mux1 <= 0
 elastic_slots: dataBufPresent_extsi8_outs_ins_0_mux1
   - bufNumSlots_extsi8_outs_ins_0_mux1 <= 0
 path_period: dataPathOut_cond_br4_trueOut_ins_0_mux2 <= 5
 path_bufferedChannelIn: dataPathIn_cond_br4_trueOut_ins_0_mux2 <= 5
 path_bufferedChannelOut: - dataPathOut_cond_br4_trueOut_ins_0_mux2 <= 0
 path_unbufferedChannel: dataPathIn_cond_br4_trueOut_ins_0_mux2
   - dataPathOut_cond_br4_trueOut_ins_0_mux2
   - 50 dataBufPresent_cond_br4_trueOut_ins_0_mux2 <= 0
 buffer_presence: - 100 bufPresent_cond_br4_trueOut_ins_0_mux2
   + bufNumSlots_cond_br4_trueOut_ins_0_mux2 <= 0
 data_Presence: dataBufPresent_cond_br4_trueOut_ins_0_mux2
   - bufPresent_cond_br4_trueOut_ins_0_mux2 <= 0
 elastic_slots: dataBufPresent_cond_br4_trueOut_ins_0_mux2
   - bufNumSlots_cond_br4_trueOut_ins_0_mux2 <= 0
 path_period: dataPathOut_cond_br4_falseOut_ins_sink0 <= 5
 path_bufferedChannelIn: dataPathIn_cond_br4_falseOut_ins_sink0 <= 5
 path_bufferedChannelOut: - dataPathOut_cond_br4_falseOut_ins_sink0 <= 0
 path_unbufferedChannel: dataPathIn_cond_br4_falseOut_ins_sink0
   - dataPathOut_cond_br4_falseOut_ins_sink0
   - 50 dataBufPresent_cond_br4_falseOut_ins_sink0 <= 0
 buffer_presence: - 100 bufPresent_cond_br4_falseOut_ins_sink0
   + bufNumSlots_cond_br4_falseOut_ins_sink0 <= 0
 data_Presence: dataBufPresent_cond_br4_falseOut_ins_sink0
   - bufPresent_cond_br4_falseOut_ins_sink0 <= 0
 elastic_slots: dataBufPresent_cond_br4_falseOut_ins_sink0
   - bufNumSlots_cond_br4_falseOut_ins_sink0 <= 0
 path_period: dataPathOut_cond_br5_trueOut_ins_0_control_merge3 <= 5
 path_bufferedChannelIn: dataPathIn_cond_br5_trueOut_ins_0_control_merge3
   <= 5
 path_bufferedChannelOut:
   - dataPathOut_cond_br5_trueOut_ins_0_control_merge3 <= 0
 path_unbufferedChannel: dataPathIn_cond_br5_trueOut_ins_0_control_merge3
   - dataPathOut_cond_br5_trueOut_ins_0_control_merge3
   - 50 dataBufPresent_cond_br5_trueOut_ins_0_control_merge3 <= 0
 buffer_presence: - 100 bufPresent_cond_br5_trueOut_ins_0_control_merge3
   + bufNumSlots_cond_br5_trueOut_ins_0_control_merge3 <= 0
 data_Presence: dataBufPresent_cond_br5_trueOut_ins_0_control_merge3
   - bufPresent_cond_br5_trueOut_ins_0_control_merge3 <= 0
 elastic_slots: dataBufPresent_cond_br5_trueOut_ins_0_control_merge3
   - bufNumSlots_cond_br5_trueOut_ins_0_control_merge3 <= 0
 path_period: dataPathOut_cond_br5_falseOut_ins_fork7 <= 5
 path_bufferedChannelIn: dataPathIn_cond_br5_falseOut_ins_fork7 <= 5
 path_bufferedChannelOut: - dataPathOut_cond_br5_falseOut_ins_fork7 <= 0
 path_unbufferedChannel: dataPathIn_cond_br5_falseOut_ins_fork7
   - dataPathOut_cond_br5_falseOut_ins_fork7
   - 50 dataBufPresent_cond_br5_falseOut_ins_fork7 <= 0
 buffer_presence: - 100 bufPresent_cond_br5_falseOut_ins_fork7
   + bufNumSlots_cond_br5_falseOut_ins_fork7 <= 0
 data_Presence: dataBufPresent_cond_br5_falseOut_ins_fork7
   - bufPresent_cond_br5_falseOut_ins_fork7 <= 0
 elastic_slots: dataBufPresent_cond_br5_falseOut_ins_fork7
   - bufNumSlots_cond_br5_falseOut_ins_fork7 <= 0
 path_period: dataPathOut_cond_br6_trueOut_ins_sink1 <= 5
 path_bufferedChannelIn: dataPathIn_cond_br6_trueOut_ins_sink1 <= 5
 path_bufferedChannelOut: - dataPathOut_cond_br6_trueOut_ins_sink1 <= 0
 path_unbufferedChannel: dataPathIn_cond_br6_trueOut_ins_sink1
   - dataPathOut_cond_br6_trueOut_ins_sink1
   - 50 dataBufPresent_cond_br6_trueOut_ins_sink1 <= 0
 buffer_presence: - 100 bufPresent_cond_br6_trueOut_ins_sink1
   + bufNumSlots_cond_br6_trueOut_ins_sink1 <= 0
 data_Presence: dataBufPresent_cond_br6_trueOut_ins_sink1
   - bufPresent_cond_br6_trueOut_ins_sink1 <= 0
 elastic_slots: dataBufPresent_cond_br6_trueOut_ins_sink1
   - bufNumSlots_cond_br6_trueOut_ins_sink1 <= 0
 path_period: dataPathOut_cond_br6_falseOut_lhs_cmpi1 <= 5
 path_bufferedChannelIn: dataPathIn_cond_br6_falseOut_lhs_cmpi1 <= 5
 path_bufferedChannelOut: - dataPathOut_cond_br6_falseOut_lhs_cmpi1 <= 0
 path_unbufferedChannel: dataPathIn_cond_br6_falseOut_lhs_cmpi1
   - dataPathOut_cond_br6_falseOut_lhs_cmpi1
   - 50 dataBufPresent_cond_br6_falseOut_lhs_cmpi1 <= 0
 buffer_presence: - 100 bufPresent_cond_br6_falseOut_lhs_cmpi1
   + bufNumSlots_cond_br6_falseOut_lhs_cmpi1 <= 0
 data_Presence: dataBufPresent_cond_br6_falseOut_lhs_cmpi1
   - bufPresent_cond_br6_falseOut_lhs_cmpi1 <= 0
 elastic_slots: dataBufPresent_cond_br6_falseOut_lhs_cmpi1
   - bufNumSlots_cond_br6_falseOut_lhs_cmpi1 <= 0
 path_period: dataPathOut_fork7_outs_0_data_cond_br9 <= 5
 path_bufferedChannelIn: dataPathIn_fork7_outs_0_data_cond_br9 <= 5
 path_bufferedChannelOut: - dataPathOut_fork7_outs_0_data_cond_br9 <= 0
 path_unbufferedChannel: dataPathIn_fork7_outs_0_data_cond_br9
   - dataPathOut_fork7_outs_0_data_cond_br9
   - 50 dataBufPresent_fork7_outs_0_data_cond_br9 <= 0
 buffer_presence: - 100 bufPresent_fork7_outs_0_data_cond_br9
   + bufNumSlots_fork7_outs_0_data_cond_br9 <= 0
 data_Presence: dataBufPresent_fork7_outs_0_data_cond_br9
   - bufPresent_fork7_outs_0_data_cond_br9 <= 0
 elastic_slots: dataBufPresent_fork7_outs_0_data_cond_br9
   - bufNumSlots_fork7_outs_0_data_cond_br9 <= 0
 path_period: dataPathOut_fork7_outs_1_ctrl_constant10 <= 5
 path_bufferedChannelIn: dataPathIn_fork7_outs_1_ctrl_constant10 <= 5
 path_bufferedChannelOut: - dataPathOut_fork7_outs_1_ctrl_constant10 <= 0
 path_unbufferedChannel: dataPathIn_fork7_outs_1_ctrl_constant10
   - dataPathOut_fork7_outs_1_ctrl_constant10
   - 50 dataBufPresent_fork7_outs_1_ctrl_constant10 <= 0
 buffer_presence: - 100 bufPresent_fork7_outs_1_ctrl_constant10
   + bufNumSlots_fork7_outs_1_ctrl_constant10 <= 0
 data_Presence: dataBufPresent_fork7_outs_1_ctrl_constant10
   - bufPresent_fork7_outs_1_ctrl_constant10 <= 0
 elastic_slots: dataBufPresent_fork7_outs_1_ctrl_constant10
   - bufNumSlots_fork7_outs_1_ctrl_constant10 <= 0
 path_period: dataPathOut_source1_outs_ctrl_constant2 <= 5
 path_bufferedChannelIn: dataPathIn_source1_outs_ctrl_constant2 <= 5
 path_bufferedChannelOut: - dataPathOut_source1_outs_ctrl_constant2 <= 0
 path_unbufferedChannel: dataPathIn_source1_outs_ctrl_constant2
   - dataPathOut_source1_outs_ctrl_constant2
   - 50 dataBufPresent_source1_outs_ctrl_constant2 <= 0
 buffer_presence: - 100 bufPresent_source1_outs_ctrl_constant2
   + bufNumSlots_source1_outs_ctrl_constant2 <= 0
 data_Presence: dataBufPresent_source1_outs_ctrl_constant2
   - bufPresent_source1_outs_ctrl_constant2 <= 0
 elastic_slots: dataBufPresent_source1_outs_ctrl_constant2
   - bufNumSlots_source1_outs_ctrl_constant2 <= 0
 path_period: dataPathOut_constant2_outs_ins_extsi2 <= 5
 path_bufferedChannelIn: dataPathIn_constant2_outs_ins_extsi2 <= 5
 path_bufferedChannelOut: - dataPathOut_constant2_outs_ins_extsi2 <= 0
 path_unbufferedChannel: dataPathIn_constant2_outs_ins_extsi2
   - dataPathOut_constant2_outs_ins_extsi2
   - 50 dataBufPresent_constant2_outs_ins_extsi2 <= 0
 buffer_presence: - 100 bufPresent_constant2_outs_ins_extsi2
   + bufNumSlots_constant2_outs_ins_extsi2 <= 0
 data_Presence: dataBufPresent_constant2_outs_ins_extsi2
   - bufPresent_constant2_outs_ins_extsi2 <= 0
 elastic_slots: dataBufPresent_constant2_outs_ins_extsi2
   - bufNumSlots_constant2_outs_ins_extsi2 <= 0
 path_period: dataPathOut_extsi2_outs_rhs_cmpi1 <= 5
 path_bufferedChannelIn: dataPathIn_extsi2_outs_rhs_cmpi1 <= 5
 path_bufferedChannelOut: - dataPathOut_extsi2_outs_rhs_cmpi1 <= 0
 path_unbufferedChannel: dataPathIn_extsi2_outs_rhs_cmpi1
   - dataPathOut_extsi2_outs_rhs_cmpi1
   - 50 dataBufPresent_extsi2_outs_rhs_cmpi1 <= 0
 buffer_presence: - 100 bufPresent_extsi2_outs_rhs_cmpi1
   + bufNumSlots_extsi2_outs_rhs_cmpi1 <= 0
 data_Presence: dataBufPresent_extsi2_outs_rhs_cmpi1
   - bufPresent_extsi2_outs_rhs_cmpi1 <= 0
 elastic_slots: dataBufPresent_extsi2_outs_rhs_cmpi1
   - bufNumSlots_extsi2_outs_rhs_cmpi1 <= 0
 path_period: dataPathOut_constant10_outs_data_cond_br8 <= 5
 path_bufferedChannelIn: dataPathIn_constant10_outs_data_cond_br8 <= 5
 path_bufferedChannelOut: - dataPathOut_constant10_outs_data_cond_br8 <= 0
 path_unbufferedChannel: dataPathIn_constant10_outs_data_cond_br8
   - dataPathOut_constant10_outs_data_cond_br8
   - 50 dataBufPresent_constant10_outs_data_cond_br8 <= 0
 buffer_presence: - 100 bufPresent_constant10_outs_data_cond_br8
   + bufNumSlots_constant10_outs_data_cond_br8 <= 0
 data_Presence: dataBufPresent_constant10_outs_data_cond_br8
   - bufPresent_constant10_outs_data_cond_br8 <= 0
 elastic_slots: dataBufPresent_constant10_outs_data_cond_br8
   - bufNumSlots_constant10_outs_data_cond_br8 <= 0
 path_period: dataPathOut_cmpi1_result_ins_fork8 <= 5
 path_bufferedChannelIn: dataPathIn_cmpi1_result_ins_fork8 <= 5
 path_bufferedChannelOut: - dataPathOut_cmpi1_result_ins_fork8 <= 0
 path_unbufferedChannel: dataPathIn_cmpi1_result_ins_fork8
   - dataPathOut_cmpi1_result_ins_fork8
   - 50 dataBufPresent_cmpi1_result_ins_fork8 <= 0
 buffer_presence: - 100 bufPresent_cmpi1_result_ins_fork8
   + bufNumSlots_cmpi1_result_ins_fork8 <= 0
 data_Presence: dataBufPresent_cmpi1_result_ins_fork8
   - bufPresent_cmpi1_result_ins_fork8 <= 0
 elastic_slots: dataBufPresent_cmpi1_result_ins_fork8
   - bufNumSlots_cmpi1_result_ins_fork8 <= 0
 path_period: dataPathOut_fork8_outs_0_condition_cond_br7 <= 5
 path_bufferedChannelIn: dataPathIn_fork8_outs_0_condition_cond_br7 <= 5
 path_bufferedChannelOut: - dataPathOut_fork8_outs_0_condition_cond_br7
   <= 0
 path_unbufferedChannel: dataPathIn_fork8_outs_0_condition_cond_br7
   - dataPathOut_fork8_outs_0_condition_cond_br7
   - 50 dataBufPresent_fork8_outs_0_condition_cond_br7 <= 0
 buffer_presence: - 100 bufPresent_fork8_outs_0_condition_cond_br7
   + bufNumSlots_fork8_outs_0_condition_cond_br7 <= 0
 data_Presence: dataBufPresent_fork8_outs_0_condition_cond_br7
   - bufPresent_fork8_outs_0_condition_cond_br7 <= 0
 elastic_slots: dataBufPresent_fork8_outs_0_condition_cond_br7
   - bufNumSlots_fork8_outs_0_condition_cond_br7 <= 0
 path_period: dataPathOut_fork8_outs_1_condition_cond_br9 <= 5
 path_bufferedChannelIn: dataPathIn_fork8_outs_1_condition_cond_br9 <= 5
 path_bufferedChannelOut: - dataPathOut_fork8_outs_1_condition_cond_br9
   <= 0
 path_unbufferedChannel: dataPathIn_fork8_outs_1_condition_cond_br9
   - dataPathOut_fork8_outs_1_condition_cond_br9
   - 50 dataBufPresent_fork8_outs_1_condition_cond_br9 <= 0
 buffer_presence: - 100 bufPresent_fork8_outs_1_condition_cond_br9
   + bufNumSlots_fork8_outs_1_condition_cond_br9 <= 0
 data_Presence: dataBufPresent_fork8_outs_1_condition_cond_br9
   - bufPresent_fork8_outs_1_condition_cond_br9 <= 0
 elastic_slots: dataBufPresent_fork8_outs_1_condition_cond_br9
   - bufNumSlots_fork8_outs_1_condition_cond_br9 <= 0
 path_period: dataPathOut_fork8_outs_2_condition_cond_br8 <= 5
 path_bufferedChannelIn: dataPathIn_fork8_outs_2_condition_cond_br8 <= 5
 path_bufferedChannelOut: - dataPathOut_fork8_outs_2_condition_cond_br8
   <= 0
 path_unbufferedChannel: dataPathIn_fork8_outs_2_condition_cond_br8
   - dataPathOut_fork8_outs_2_condition_cond_br8
   - 50 dataBufPresent_fork8_outs_2_condition_cond_br8 <= 0
 buffer_presence: - 100 bufPresent_fork8_outs_2_condition_cond_br8
   + bufNumSlots_fork8_outs_2_condition_cond_br8 <= 0
 data_Presence: dataBufPresent_fork8_outs_2_condition_cond_br8
   - bufPresent_fork8_outs_2_condition_cond_br8 <= 0
 elastic_slots: dataBufPresent_fork8_outs_2_condition_cond_br8
   - bufNumSlots_fork8_outs_2_condition_cond_br8 <= 0
 path_period: dataPathOut_cond_br7_trueOut_ins_extsi9 <= 5
 path_bufferedChannelIn: dataPathIn_cond_br7_trueOut_ins_extsi9 <= 5
 path_bufferedChannelOut: - dataPathOut_cond_br7_trueOut_ins_extsi9 <= 0
 path_unbufferedChannel: dataPathIn_cond_br7_trueOut_ins_extsi9
   - dataPathOut_cond_br7_trueOut_ins_extsi9
   - 50 dataBufPresent_cond_br7_trueOut_ins_extsi9 <= 0
 buffer_presence: - 100 bufPresent_cond_br7_trueOut_ins_extsi9
   + bufNumSlots_cond_br7_trueOut_ins_extsi9 <= 0
 data_Presence: dataBufPresent_cond_br7_trueOut_ins_extsi9
   - bufPresent_cond_br7_trueOut_ins_extsi9 <= 0
 elastic_slots: dataBufPresent_cond_br7_trueOut_ins_extsi9
   - bufNumSlots_cond_br7_trueOut_ins_extsi9 <= 0
 path_period: dataPathOut_cond_br7_falseOut_ins_extsi10 <= 5
 path_bufferedChannelIn: dataPathIn_cond_br7_falseOut_ins_extsi10 <= 5
 path_bufferedChannelOut: - dataPathOut_cond_br7_falseOut_ins_extsi10 <= 0
 path_unbufferedChannel: dataPathIn_cond_br7_falseOut_ins_extsi10
   - dataPathOut_cond_br7_falseOut_ins_extsi10
   - 50 dataBufPresent_cond_br7_falseOut_ins_extsi10 <= 0
 buffer_presence: - 100 bufPresent_cond_br7_falseOut_ins_extsi10
   + bufNumSlots_cond_br7_falseOut_ins_extsi10 <= 0
 data_Presence: dataBufPresent_cond_br7_falseOut_ins_extsi10
   - bufPresent_cond_br7_falseOut_ins_extsi10 <= 0
 elastic_slots: dataBufPresent_cond_br7_falseOut_ins_extsi10
   - bufNumSlots_cond_br7_falseOut_ins_extsi10 <= 0
 path_period: dataPathOut_extsi9_outs_ins_0_mux3 <= 5
 path_bufferedChannelIn: dataPathIn_extsi9_outs_ins_0_mux3 <= 5
 path_bufferedChannelOut: - dataPathOut_extsi9_outs_ins_0_mux3 <= 0
 path_unbufferedChannel: dataPathIn_extsi9_outs_ins_0_mux3
   - dataPathOut_extsi9_outs_ins_0_mux3
   - 50 dataBufPresent_extsi9_outs_ins_0_mux3 <= 0
 buffer_presence: - 100 bufPresent_extsi9_outs_ins_0_mux3
   + bufNumSlots_extsi9_outs_ins_0_mux3 <= 0
 data_Presence: dataBufPresent_extsi9_outs_ins_0_mux3
   - bufPresent_extsi9_outs_ins_0_mux3 <= 0
 elastic_slots: dataBufPresent_extsi9_outs_ins_0_mux3
   - bufNumSlots_extsi9_outs_ins_0_mux3 <= 0
 path_period: dataPathOut_cond_br8_trueOut_ins_0_mux4 <= 5
 path_bufferedChannelIn: dataPathIn_cond_br8_trueOut_ins_0_mux4 <= 5
 path_bufferedChannelOut: - dataPathOut_cond_br8_trueOut_ins_0_mux4 <= 0
 path_unbufferedChannel: dataPathIn_cond_br8_trueOut_ins_0_mux4
   - dataPathOut_cond_br8_trueOut_ins_0_mux4
   - 50 dataBufPresent_cond_br8_trueOut_ins_0_mux4 <= 0
 buffer_presence: - 100 bufPresent_cond_br8_trueOut_ins_0_mux4
   + bufNumSlots_cond_br8_trueOut_ins_0_mux4 <= 0
 data_Presence: dataBufPresent_cond_br8_trueOut_ins_0_mux4
   - bufPresent_cond_br8_trueOut_ins_0_mux4 <= 0
 elastic_slots: dataBufPresent_cond_br8_trueOut_ins_0_mux4
   - bufNumSlots_cond_br8_trueOut_ins_0_mux4 <= 0
 path_period: dataPathOut_cond_br8_falseOut_ins_sink3 <= 5
 path_bufferedChannelIn: dataPathIn_cond_br8_falseOut_ins_sink3 <= 5
 path_bufferedChannelOut: - dataPathOut_cond_br8_falseOut_ins_sink3 <= 0
 path_unbufferedChannel: dataPathIn_cond_br8_falseOut_ins_sink3
   - dataPathOut_cond_br8_falseOut_ins_sink3
   - 50 dataBufPresent_cond_br8_falseOut_ins_sink3 <= 0
 buffer_presence: - 100 bufPresent_cond_br8_falseOut_ins_sink3
   + bufNumSlots_cond_br8_falseOut_ins_sink3 <= 0
 data_Presence: dataBufPresent_cond_br8_falseOut_ins_sink3
   - bufPresent_cond_br8_falseOut_ins_sink3 <= 0
 elastic_slots: dataBufPresent_cond_br8_falseOut_ins_sink3
   - bufNumSlots_cond_br8_falseOut_ins_sink3 <= 0
 path_period: dataPathOut_cond_br9_trueOut_ins_0_control_merge4 <= 5
 path_bufferedChannelIn: dataPathIn_cond_br9_trueOut_ins_0_control_merge4
   <= 5
 path_bufferedChannelOut:
   - dataPathOut_cond_br9_trueOut_ins_0_control_merge4 <= 0
 path_unbufferedChannel: dataPathIn_cond_br9_trueOut_ins_0_control_merge4
   - dataPathOut_cond_br9_trueOut_ins_0_control_merge4
   - 50 dataBufPresent_cond_br9_trueOut_ins_0_control_merge4 <= 0
 buffer_presence: - 100 bufPresent_cond_br9_trueOut_ins_0_control_merge4
   + bufNumSlots_cond_br9_trueOut_ins_0_control_merge4 <= 0
 data_Presence: dataBufPresent_cond_br9_trueOut_ins_0_control_merge4
   - bufPresent_cond_br9_trueOut_ins_0_control_merge4 <= 0
 elastic_slots: dataBufPresent_cond_br9_trueOut_ins_0_control_merge4
   - bufNumSlots_cond_br9_trueOut_ins_0_control_merge4 <= 0
 path_period: dataPathOut_cond_br9_falseOut_ins_fork9 <= 5
 path_bufferedChannelIn: dataPathIn_cond_br9_falseOut_ins_fork9 <= 5
 path_bufferedChannelOut: - dataPathOut_cond_br9_falseOut_ins_fork9 <= 0
 path_unbufferedChannel: dataPathIn_cond_br9_falseOut_ins_fork9
   - dataPathOut_cond_br9_falseOut_ins_fork9
   - 50 dataBufPresent_cond_br9_falseOut_ins_fork9 <= 0
 buffer_presence: - 100 bufPresent_cond_br9_falseOut_ins_fork9
   + bufNumSlots_cond_br9_falseOut_ins_fork9 <= 0
 data_Presence: dataBufPresent_cond_br9_falseOut_ins_fork9
   - bufPresent_cond_br9_falseOut_ins_fork9 <= 0
 elastic_slots: dataBufPresent_cond_br9_falseOut_ins_fork9
   - bufNumSlots_cond_br9_falseOut_ins_fork9 <= 0
 path_period: dataPathOut_extsi10_outs_lhs_addi1 <= 5
 path_bufferedChannelIn: dataPathIn_extsi10_outs_lhs_addi1 <= 5
 path_bufferedChannelOut: - dataPathOut_extsi10_outs_lhs_addi1 <= 0
 path_unbufferedChannel: dataPathIn_extsi10_outs_lhs_addi1
   - dataPathOut_extsi10_outs_lhs_addi1
   - 50 dataBufPresent_extsi10_outs_lhs_addi1 <= 0
 buffer_presence: - 100 bufPresent_extsi10_outs_lhs_addi1
   + bufNumSlots_extsi10_outs_lhs_addi1 <= 0
 data_Presence: dataBufPresent_extsi10_outs_lhs_addi1
   - bufPresent_extsi10_outs_lhs_addi1 <= 0
 elastic_slots: dataBufPresent_extsi10_outs_lhs_addi1
   - bufNumSlots_extsi10_outs_lhs_addi1 <= 0
 path_period: dataPathOut_fork9_outs_0_ctrl_constant3 <= 5
 path_bufferedChannelIn: dataPathIn_fork9_outs_0_ctrl_constant3 <= 5
 path_bufferedChannelOut: - dataPathOut_fork9_outs_0_ctrl_constant3 <= 0
 path_unbufferedChannel: dataPathIn_fork9_outs_0_ctrl_constant3
   - dataPathOut_fork9_outs_0_ctrl_constant3
   - 50 dataBufPresent_fork9_outs_0_ctrl_constant3 <= 0
 buffer_presence: - 100 bufPresent_fork9_outs_0_ctrl_constant3
   + bufNumSlots_fork9_outs_0_ctrl_constant3 <= 0
 data_Presence: dataBufPresent_fork9_outs_0_ctrl_constant3
   - bufPresent_fork9_outs_0_ctrl_constant3 <= 0
 elastic_slots: dataBufPresent_fork9_outs_0_ctrl_constant3
   - bufNumSlots_fork9_outs_0_ctrl_constant3 <= 0
 path_period: dataPathOut_fork9_outs_1_data_cond_br11 <= 5
 path_bufferedChannelIn: dataPathIn_fork9_outs_1_data_cond_br11 <= 5
 path_bufferedChannelOut: - dataPathOut_fork9_outs_1_data_cond_br11 <= 0
 path_unbufferedChannel: dataPathIn_fork9_outs_1_data_cond_br11
   - dataPathOut_fork9_outs_1_data_cond_br11
   - 50 dataBufPresent_fork9_outs_1_data_cond_br11 <= 0
 buffer_presence: - 100 bufPresent_fork9_outs_1_data_cond_br11
   + bufNumSlots_fork9_outs_1_data_cond_br11 <= 0
 data_Presence: dataBufPresent_fork9_outs_1_data_cond_br11
   - bufPresent_fork9_outs_1_data_cond_br11 <= 0
 elastic_slots: dataBufPresent_fork9_outs_1_data_cond_br11
   - bufNumSlots_fork9_outs_1_data_cond_br11 <= 0
 path_period: dataPathOut_constant3_outs_data_cond_br12 <= 5
 path_bufferedChannelIn: dataPathIn_constant3_outs_data_cond_br12 <= 5
 path_bufferedChannelOut: - dataPathOut_constant3_outs_data_cond_br12 <= 0
 path_unbufferedChannel: dataPathIn_constant3_outs_data_cond_br12
   - dataPathOut_constant3_outs_data_cond_br12
   - 50 dataBufPresent_constant3_outs_data_cond_br12 <= 0
 buffer_presence: - 100 bufPresent_constant3_outs_data_cond_br12
   + bufNumSlots_constant3_outs_data_cond_br12 <= 0
 data_Presence: dataBufPresent_constant3_outs_data_cond_br12
   - bufPresent_constant3_outs_data_cond_br12 <= 0
 elastic_slots: dataBufPresent_constant3_outs_data_cond_br12
   - bufNumSlots_constant3_outs_data_cond_br12 <= 0
 path_period: dataPathOut_source2_outs_ctrl_constant4 <= 5
 path_bufferedChannelIn: dataPathIn_source2_outs_ctrl_constant4 <= 5
 path_bufferedChannelOut: - dataPathOut_source2_outs_ctrl_constant4 <= 0
 path_unbufferedChannel: dataPathIn_source2_outs_ctrl_constant4
   - dataPathOut_source2_outs_ctrl_constant4
   - 50 dataBufPresent_source2_outs_ctrl_constant4 <= 0
 buffer_presence: - 100 bufPresent_source2_outs_ctrl_constant4
   + bufNumSlots_source2_outs_ctrl_constant4 <= 0
 data_Presence: dataBufPresent_source2_outs_ctrl_constant4
   - bufPresent_source2_outs_ctrl_constant4 <= 0
 elastic_slots: dataBufPresent_source2_outs_ctrl_constant4
   - bufNumSlots_source2_outs_ctrl_constant4 <= 0
 path_period: dataPathOut_constant4_outs_ins_extsi11 <= 5
 path_bufferedChannelIn: dataPathIn_constant4_outs_ins_extsi11 <= 5
 path_bufferedChannelOut: - dataPathOut_constant4_outs_ins_extsi11 <= 0
 path_unbufferedChannel: dataPathIn_constant4_outs_ins_extsi11
   - dataPathOut_constant4_outs_ins_extsi11
   - 50 dataBufPresent_constant4_outs_ins_extsi11 <= 0
 buffer_presence: - 100 bufPresent_constant4_outs_ins_extsi11
   + bufNumSlots_constant4_outs_ins_extsi11 <= 0
 data_Presence: dataBufPresent_constant4_outs_ins_extsi11
   - bufPresent_constant4_outs_ins_extsi11 <= 0
 elastic_slots: dataBufPresent_constant4_outs_ins_extsi11
   - bufNumSlots_constant4_outs_ins_extsi11 <= 0
 path_period: dataPathOut_extsi11_outs_rhs_addi1 <= 5
 path_bufferedChannelIn: dataPathIn_extsi11_outs_rhs_addi1 <= 5
 path_bufferedChannelOut: - dataPathOut_extsi11_outs_rhs_addi1 <= 0
 path_unbufferedChannel: dataPathIn_extsi11_outs_rhs_addi1
   - dataPathOut_extsi11_outs_rhs_addi1
   - 50 dataBufPresent_extsi11_outs_rhs_addi1 <= 0
 buffer_presence: - 100 bufPresent_extsi11_outs_rhs_addi1
   + bufNumSlots_extsi11_outs_rhs_addi1 <= 0
 data_Presence: dataBufPresent_extsi11_outs_rhs_addi1
   - bufPresent_extsi11_outs_rhs_addi1 <= 0
 elastic_slots: dataBufPresent_extsi11_outs_rhs_addi1
   - bufNumSlots_extsi11_outs_rhs_addi1 <= 0
 path_period: dataPathOut_source3_outs_ctrl_constant5 <= 5
 path_bufferedChannelIn: dataPathIn_source3_outs_ctrl_constant5 <= 5
 path_bufferedChannelOut: - dataPathOut_source3_outs_ctrl_constant5 <= 0
 path_unbufferedChannel: dataPathIn_source3_outs_ctrl_constant5
   - dataPathOut_source3_outs_ctrl_constant5
   - 50 dataBufPresent_source3_outs_ctrl_constant5 <= 0
 buffer_presence: - 100 bufPresent_source3_outs_ctrl_constant5
   + bufNumSlots_source3_outs_ctrl_constant5 <= 0
 data_Presence: dataBufPresent_source3_outs_ctrl_constant5
   - bufPresent_source3_outs_ctrl_constant5 <= 0
 elastic_slots: dataBufPresent_source3_outs_ctrl_constant5
   - bufNumSlots_source3_outs_ctrl_constant5 <= 0
 path_period: dataPathOut_constant5_outs_ins_extsi12 <= 5
 path_bufferedChannelIn: dataPathIn_constant5_outs_ins_extsi12 <= 5
 path_bufferedChannelOut: - dataPathOut_constant5_outs_ins_extsi12 <= 0
 path_unbufferedChannel: dataPathIn_constant5_outs_ins_extsi12
   - dataPathOut_constant5_outs_ins_extsi12
   - 50 dataBufPresent_constant5_outs_ins_extsi12 <= 0
 buffer_presence: - 100 bufPresent_constant5_outs_ins_extsi12
   + bufNumSlots_constant5_outs_ins_extsi12 <= 0
 data_Presence: dataBufPresent_constant5_outs_ins_extsi12
   - bufPresent_constant5_outs_ins_extsi12 <= 0
 elastic_slots: dataBufPresent_constant5_outs_ins_extsi12
   - bufNumSlots_constant5_outs_ins_extsi12 <= 0
 path_period: dataPathOut_extsi12_outs_rhs_cmpi2 <= 5
 path_bufferedChannelIn: dataPathIn_extsi12_outs_rhs_cmpi2 <= 5
 path_bufferedChannelOut: - dataPathOut_extsi12_outs_rhs_cmpi2 <= 0
 path_unbufferedChannel: dataPathIn_extsi12_outs_rhs_cmpi2
   - dataPathOut_extsi12_outs_rhs_cmpi2
   - 50 dataBufPresent_extsi12_outs_rhs_cmpi2 <= 0
 buffer_presence: - 100 bufPresent_extsi12_outs_rhs_cmpi2
   + bufNumSlots_extsi12_outs_rhs_cmpi2 <= 0
 data_Presence: dataBufPresent_extsi12_outs_rhs_cmpi2
   - bufPresent_extsi12_outs_rhs_cmpi2 <= 0
 elastic_slots: dataBufPresent_extsi12_outs_rhs_cmpi2
   - bufNumSlots_extsi12_outs_rhs_cmpi2 <= 0
 path_period: dataPathOut_addi1_result_ins_fork10 <= 5
 path_bufferedChannelIn: dataPathIn_addi1_result_ins_fork10 <= 5
 path_bufferedChannelOut: - dataPathOut_addi1_result_ins_fork10 <= 0
 path_unbufferedChannel: dataPathIn_addi1_result_ins_fork10
   - dataPathOut_addi1_result_ins_fork10
   - 50 dataBufPresent_addi1_result_ins_fork10 <= 0
 buffer_presence: - 100 bufPresent_addi1_result_ins_fork10
   + bufNumSlots_addi1_result_ins_fork10 <= 0
 data_Presence: dataBufPresent_addi1_result_ins_fork10
   - bufPresent_addi1_result_ins_fork10 <= 0
 elastic_slots: dataBufPresent_addi1_result_ins_fork10
   - bufNumSlots_addi1_result_ins_fork10 <= 0
 path_period: dataPathOut_fork10_outs_0_data_cond_br10 <= 5
 path_bufferedChannelIn: dataPathIn_fork10_outs_0_data_cond_br10 <= 5
 path_bufferedChannelOut: - dataPathOut_fork10_outs_0_data_cond_br10 <= 0
 path_unbufferedChannel: dataPathIn_fork10_outs_0_data_cond_br10
   - dataPathOut_fork10_outs_0_data_cond_br10
   - 50 dataBufPresent_fork10_outs_0_data_cond_br10 <= 0
 buffer_presence: - 100 bufPresent_fork10_outs_0_data_cond_br10
   + bufNumSlots_fork10_outs_0_data_cond_br10 <= 0
 data_Presence: dataBufPresent_fork10_outs_0_data_cond_br10
   - bufPresent_fork10_outs_0_data_cond_br10 <= 0
 elastic_slots: dataBufPresent_fork10_outs_0_data_cond_br10
   - bufNumSlots_fork10_outs_0_data_cond_br10 <= 0
 path_period: dataPathOut_fork10_outs_1_lhs_cmpi2 <= 5
 path_bufferedChannelIn: dataPathIn_fork10_outs_1_lhs_cmpi2 <= 5
 path_bufferedChannelOut: - dataPathOut_fork10_outs_1_lhs_cmpi2 <= 0
 path_unbufferedChannel: dataPathIn_fork10_outs_1_lhs_cmpi2
   - dataPathOut_fork10_outs_1_lhs_cmpi2
   - 50 dataBufPresent_fork10_outs_1_lhs_cmpi2 <= 0
 buffer_presence: - 100 bufPresent_fork10_outs_1_lhs_cmpi2
   + bufNumSlots_fork10_outs_1_lhs_cmpi2 <= 0
 data_Presence: dataBufPresent_fork10_outs_1_lhs_cmpi2
   - bufPresent_fork10_outs_1_lhs_cmpi2 <= 0
 elastic_slots: dataBufPresent_fork10_outs_1_lhs_cmpi2
   - bufNumSlots_fork10_outs_1_lhs_cmpi2 <= 0
 path_period: dataPathOut_cmpi2_result_ins_fork11 <= 5
 path_bufferedChannelIn: dataPathIn_cmpi2_result_ins_fork11 <= 5
 path_bufferedChannelOut: - dataPathOut_cmpi2_result_ins_fork11 <= 0
 path_unbufferedChannel: dataPathIn_cmpi2_result_ins_fork11
   - dataPathOut_cmpi2_result_ins_fork11
   - 50 dataBufPresent_cmpi2_result_ins_fork11 <= 0
 buffer_presence: - 100 bufPresent_cmpi2_result_ins_fork11
   + bufNumSlots_cmpi2_result_ins_fork11 <= 0
 data_Presence: dataBufPresent_cmpi2_result_ins_fork11
   - bufPresent_cmpi2_result_ins_fork11 <= 0
 elastic_slots: dataBufPresent_cmpi2_result_ins_fork11
   - bufNumSlots_cmpi2_result_ins_fork11 <= 0
 path_period: dataPathOut_fork11_outs_0_condition_cond_br10 <= 5
 path_bufferedChannelIn: dataPathIn_fork11_outs_0_condition_cond_br10 <= 5
 path_bufferedChannelOut: - dataPathOut_fork11_outs_0_condition_cond_br10
   <= 0
 path_unbufferedChannel: dataPathIn_fork11_outs_0_condition_cond_br10
   - dataPathOut_fork11_outs_0_condition_cond_br10
   - 50 dataBufPresent_fork11_outs_0_condition_cond_br10 <= 0
 buffer_presence: - 100 bufPresent_fork11_outs_0_condition_cond_br10
   + bufNumSlots_fork11_outs_0_condition_cond_br10 <= 0
 data_Presence: dataBufPresent_fork11_outs_0_condition_cond_br10
   - bufPresent_fork11_outs_0_condition_cond_br10 <= 0
 elastic_slots: dataBufPresent_fork11_outs_0_condition_cond_br10
   - bufNumSlots_fork11_outs_0_condition_cond_br10 <= 0
 path_period: dataPathOut_fork11_outs_1_condition_cond_br11 <= 5
 path_bufferedChannelIn: dataPathIn_fork11_outs_1_condition_cond_br11 <= 5
 path_bufferedChannelOut: - dataPathOut_fork11_outs_1_condition_cond_br11
   <= 0
 path_unbufferedChannel: dataPathIn_fork11_outs_1_condition_cond_br11
   - dataPathOut_fork11_outs_1_condition_cond_br11
   - 50 dataBufPresent_fork11_outs_1_condition_cond_br11 <= 0
 buffer_presence: - 100 bufPresent_fork11_outs_1_condition_cond_br11
   + bufNumSlots_fork11_outs_1_condition_cond_br11 <= 0
 data_Presence: dataBufPresent_fork11_outs_1_condition_cond_br11
   - bufPresent_fork11_outs_1_condition_cond_br11 <= 0
 elastic_slots: dataBufPresent_fork11_outs_1_condition_cond_br11
   - bufNumSlots_fork11_outs_1_condition_cond_br11 <= 0
 path_period: dataPathOut_fork11_outs_2_condition_cond_br12 <= 5
 path_bufferedChannelIn: dataPathIn_fork11_outs_2_condition_cond_br12 <= 5
 path_bufferedChannelOut: - dataPathOut_fork11_outs_2_condition_cond_br12
   <= 0
 path_unbufferedChannel: dataPathIn_fork11_outs_2_condition_cond_br12
   - dataPathOut_fork11_outs_2_condition_cond_br12
   - 50 dataBufPresent_fork11_outs_2_condition_cond_br12 <= 0
 buffer_presence: - 100 bufPresent_fork11_outs_2_condition_cond_br12
   + bufNumSlots_fork11_outs_2_condition_cond_br12 <= 0
 data_Presence: dataBufPresent_fork11_outs_2_condition_cond_br12
   - bufPresent_fork11_outs_2_condition_cond_br12 <= 0
 elastic_slots: dataBufPresent_fork11_outs_2_condition_cond_br12
   - bufNumSlots_fork11_outs_2_condition_cond_br12 <= 0
 path_period: dataPathOut_cond_br10_trueOut_ins_trunci2 <= 5
 path_bufferedChannelIn: dataPathIn_cond_br10_trueOut_ins_trunci2 <= 5
 path_bufferedChannelOut: - dataPathOut_cond_br10_trueOut_ins_trunci2 <= 0
 path_unbufferedChannel: dataPathIn_cond_br10_trueOut_ins_trunci2
   - dataPathOut_cond_br10_trueOut_ins_trunci2
   - 50 dataBufPresent_cond_br10_trueOut_ins_trunci2 <= 0
 buffer_presence: - 100 bufPresent_cond_br10_trueOut_ins_trunci2
   + bufNumSlots_cond_br10_trueOut_ins_trunci2 <= 0
 data_Presence: dataBufPresent_cond_br10_trueOut_ins_trunci2
   - bufPresent_cond_br10_trueOut_ins_trunci2 <= 0
 elastic_slots: dataBufPresent_cond_br10_trueOut_ins_trunci2
   - bufNumSlots_cond_br10_trueOut_ins_trunci2 <= 0
 path_period: dataPathOut_cond_br10_falseOut_ins_1_mux1 <= 5
 path_bufferedChannelIn: dataPathIn_cond_br10_falseOut_ins_1_mux1 <= 5
 path_bufferedChannelOut: - dataPathOut_cond_br10_falseOut_ins_1_mux1 <= 0
 path_unbufferedChannel: dataPathIn_cond_br10_falseOut_ins_1_mux1
   - dataPathOut_cond_br10_falseOut_ins_1_mux1
   - 50 dataBufPresent_cond_br10_falseOut_ins_1_mux1 <= 0
 buffer_presence: - 100 bufPresent_cond_br10_falseOut_ins_1_mux1
   + bufNumSlots_cond_br10_falseOut_ins_1_mux1 <= 0
 data_Presence: dataBufPresent_cond_br10_falseOut_ins_1_mux1
   - bufPresent_cond_br10_falseOut_ins_1_mux1 <= 0
 elastic_slots: dataBufPresent_cond_br10_falseOut_ins_1_mux1
   - bufNumSlots_cond_br10_falseOut_ins_1_mux1 <= 0
 path_period: dataPathOut_trunci2_outs_ins_1_mux0 <= 5
 path_bufferedChannelIn: dataPathIn_trunci2_outs_ins_1_mux0 <= 5
 path_bufferedChannelOut: - dataPathOut_trunci2_outs_ins_1_mux0 <= 0
 path_unbufferedChannel: dataPathIn_trunci2_outs_ins_1_mux0
   - dataPathOut_trunci2_outs_ins_1_mux0
   - 50 dataBufPresent_trunci2_outs_ins_1_mux0 <= 0
 buffer_presence: - 100 bufPresent_trunci2_outs_ins_1_mux0
   + bufNumSlots_trunci2_outs_ins_1_mux0 <= 0
 data_Presence: dataBufPresent_trunci2_outs_ins_1_mux0
   - bufPresent_trunci2_outs_ins_1_mux0 <= 0
 elastic_slots: dataBufPresent_trunci2_outs_ins_1_mux0
   - bufNumSlots_trunci2_outs_ins_1_mux0 <= 0
 path_period: dataPathOut_cond_br11_trueOut_ins_1_control_merge0 <= 5
 path_bufferedChannelIn: dataPathIn_cond_br11_trueOut_ins_1_control_merge0
   <= 5
 path_bufferedChannelOut:
   - dataPathOut_cond_br11_trueOut_ins_1_control_merge0 <= 0
 path_unbufferedChannel: dataPathIn_cond_br11_trueOut_ins_1_control_merge0
   - dataPathOut_cond_br11_trueOut_ins_1_control_merge0
   - 50 dataBufPresent_cond_br11_trueOut_ins_1_control_merge0 <= 0
 buffer_presence: - 100 bufPresent_cond_br11_trueOut_ins_1_control_merge0
   + bufNumSlots_cond_br11_trueOut_ins_1_control_merge0 <= 0
 data_Presence: dataBufPresent_cond_br11_trueOut_ins_1_control_merge0
   - bufPresent_cond_br11_trueOut_ins_1_control_merge0 <= 0
 elastic_slots: dataBufPresent_cond_br11_trueOut_ins_1_control_merge0
   - bufNumSlots_cond_br11_trueOut_ins_1_control_merge0 <= 0
 path_period: dataPathOut_cond_br11_falseOut_ins_1_control_merge3 <= 5
 path_bufferedChannelIn: dataPathIn_cond_br11_falseOut_ins_1_control_merge3
   <= 5
 path_bufferedChannelOut:
   - dataPathOut_cond_br11_falseOut_ins_1_control_merge3 <= 0
 path_unbufferedChannel: dataPathIn_cond_br11_falseOut_ins_1_control_merge3
   - dataPathOut_cond_br11_falseOut_ins_1_control_merge3
   - 50 dataBufPresent_cond_br11_falseOut_ins_1_control_merge3 <= 0
 buffer_presence: - 100 bufPresent_cond_br11_falseOut_ins_1_control_merge3
   + bufNumSlots_cond_br11_falseOut_ins_1_control_merge3 <= 0
 data_Presence: dataBufPresent_cond_br11_falseOut_ins_1_control_merge3
   - bufPresent_cond_br11_falseOut_ins_1_control_merge3 <= 0
 elastic_slots: dataBufPresent_cond_br11_falseOut_ins_1_control_merge3
   - bufNumSlots_cond_br11_falseOut_ins_1_control_merge3 <= 0
 path_period: dataPathOut_cond_br12_trueOut_ins_sink5 <= 5
 path_bufferedChannelIn: dataPathIn_cond_br12_trueOut_ins_sink5 <= 5
 path_bufferedChannelOut: - dataPathOut_cond_br12_trueOut_ins_sink5 <= 0
 path_unbufferedChannel: dataPathIn_cond_br12_trueOut_ins_sink5
   - dataPathOut_cond_br12_trueOut_ins_sink5
   - 50 dataBufPresent_cond_br12_trueOut_ins_sink5 <= 0
 buffer_presence: - 100 bufPresent_cond_br12_trueOut_ins_sink5
   + bufNumSlots_cond_br12_trueOut_ins_sink5 <= 0
 data_Presence: dataBufPresent_cond_br12_trueOut_ins_sink5
   - bufPresent_cond_br12_trueOut_ins_sink5 <= 0
 elastic_slots: dataBufPresent_cond_br12_trueOut_ins_sink5
   - bufNumSlots_cond_br12_trueOut_ins_sink5 <= 0
 path_period: dataPathOut_cond_br12_falseOut_ins_extsi13 <= 5
 path_bufferedChannelIn: dataPathIn_cond_br12_falseOut_ins_extsi13 <= 5
 path_bufferedChannelOut: - dataPathOut_cond_br12_falseOut_ins_extsi13
   <= 0
 path_unbufferedChannel: dataPathIn_cond_br12_falseOut_ins_extsi13
   - dataPathOut_cond_br12_falseOut_ins_extsi13
   - 50 dataBufPresent_cond_br12_falseOut_ins_extsi13 <= 0
 buffer_presence: - 100 bufPresent_cond_br12_falseOut_ins_extsi13
   + bufNumSlots_cond_br12_falseOut_ins_extsi13 <= 0
 data_Presence: dataBufPresent_cond_br12_falseOut_ins_extsi13
   - bufPresent_cond_br12_falseOut_ins_extsi13 <= 0
 elastic_slots: dataBufPresent_cond_br12_falseOut_ins_extsi13
   - bufNumSlots_cond_br12_falseOut_ins_extsi13 <= 0
 path_period: dataPathOut_extsi13_outs_ins_1_mux2 <= 5
 path_bufferedChannelIn: dataPathIn_extsi13_outs_ins_1_mux2 <= 5
 path_bufferedChannelOut: - dataPathOut_extsi13_outs_ins_1_mux2 <= 0
 path_unbufferedChannel: dataPathIn_extsi13_outs_ins_1_mux2
   - dataPathOut_extsi13_outs_ins_1_mux2
   - 50 dataBufPresent_extsi13_outs_ins_1_mux2 <= 0
 buffer_presence: - 100 bufPresent_extsi13_outs_ins_1_mux2
   + bufNumSlots_extsi13_outs_ins_1_mux2 <= 0
 data_Presence: dataBufPresent_extsi13_outs_ins_1_mux2
   - bufPresent_extsi13_outs_ins_1_mux2 <= 0
 elastic_slots: dataBufPresent_extsi13_outs_ins_1_mux2
   - bufNumSlots_extsi13_outs_ins_1_mux2 <= 0
 path_period: dataPathOut_mux1_outs_ins_1_mux3 <= 5
 path_bufferedChannelIn: dataPathIn_mux1_outs_ins_1_mux3 <= 5
 path_bufferedChannelOut: - dataPathOut_mux1_outs_ins_1_mux3 <= 0
 path_unbufferedChannel: dataPathIn_mux1_outs_ins_1_mux3
   - dataPathOut_mux1_outs_ins_1_mux3
   - 50 dataBufPresent_mux1_outs_ins_1_mux3 <= 0
 buffer_presence: - 100 bufPresent_mux1_outs_ins_1_mux3
   + bufNumSlots_mux1_outs_ins_1_mux3 <= 0
 data_Presence: dataBufPresent_mux1_outs_ins_1_mux3
   - bufPresent_mux1_outs_ins_1_mux3 <= 0
 elastic_slots: dataBufPresent_mux1_outs_ins_1_mux3
   - bufNumSlots_mux1_outs_ins_1_mux3 <= 0
 path_period: dataPathOut_mux2_outs_ins_1_mux4 <= 5
 path_bufferedChannelIn: dataPathIn_mux2_outs_ins_1_mux4 <= 5
 path_bufferedChannelOut: - dataPathOut_mux2_outs_ins_1_mux4 <= 0
 path_unbufferedChannel: dataPathIn_mux2_outs_ins_1_mux4
   - dataPathOut_mux2_outs_ins_1_mux4
   - 50 dataBufPresent_mux2_outs_ins_1_mux4 <= 0
 buffer_presence: - 100 bufPresent_mux2_outs_ins_1_mux4
   + bufNumSlots_mux2_outs_ins_1_mux4 <= 0
 data_Presence: dataBufPresent_mux2_outs_ins_1_mux4
   - bufPresent_mux2_outs_ins_1_mux4 <= 0
 elastic_slots: dataBufPresent_mux2_outs_ins_1_mux4
   - bufNumSlots_mux2_outs_ins_1_mux4 <= 0
 path_period: dataPathOut_control_merge3_outs_ins_1_control_merge4 <= 5
 path_bufferedChannelIn:
   dataPathIn_control_merge3_outs_ins_1_control_merge4 <= 5
 path_bufferedChannelOut:
   - dataPathOut_control_merge3_outs_ins_1_control_merge4 <= 0
 path_unbufferedChannel:
   dataPathIn_control_merge3_outs_ins_1_control_merge4
   - dataPathOut_control_merge3_outs_ins_1_control_merge4
   - 50 dataBufPresent_control_merge3_outs_ins_1_control_merge4 <= 0
 buffer_presence: - 100 bufPresent_control_merge3_outs_ins_1_control_merge4
   + bufNumSlots_control_merge3_outs_ins_1_control_merge4 <= 0
 data_Presence: dataBufPresent_control_merge3_outs_ins_1_control_merge4
   - bufPresent_control_merge3_outs_ins_1_control_merge4 <= 0
 elastic_slots: dataBufPresent_control_merge3_outs_ins_1_control_merge4
   - bufNumSlots_control_merge3_outs_ins_1_control_merge4 <= 0
 path_period: dataPathOut_control_merge3_index_ins_fork12 <= 5
 path_bufferedChannelIn: dataPathIn_control_merge3_index_ins_fork12 <= 5
 path_bufferedChannelOut: - dataPathOut_control_merge3_index_ins_fork12
   <= 0
 path_unbufferedChannel: dataPathIn_control_merge3_index_ins_fork12
   - dataPathOut_control_merge3_index_ins_fork12
   - 50 dataBufPresent_control_merge3_index_ins_fork12 <= 0
 buffer_presence: - 100 bufPresent_control_merge3_index_ins_fork12
   + bufNumSlots_control_merge3_index_ins_fork12 <= 0
 data_Presence: dataBufPresent_control_merge3_index_ins_fork12
   - bufPresent_control_merge3_index_ins_fork12 <= 0
 elastic_slots: dataBufPresent_control_merge3_index_ins_fork12
   - bufNumSlots_control_merge3_index_ins_fork12 <= 0
 path_period: dataPathOut_fork12_outs_0_index_mux1 <= 5
 path_bufferedChannelIn: dataPathIn_fork12_outs_0_index_mux1 <= 5
 path_bufferedChannelOut: - dataPathOut_fork12_outs_0_index_mux1 <= 0
 path_unbufferedChannel: dataPathIn_fork12_outs_0_index_mux1
   - dataPathOut_fork12_outs_0_index_mux1
   - 50 dataBufPresent_fork12_outs_0_index_mux1 <= 0
 buffer_presence: - 100 bufPresent_fork12_outs_0_index_mux1
   + bufNumSlots_fork12_outs_0_index_mux1 <= 0
 data_Presence: dataBufPresent_fork12_outs_0_index_mux1
   - bufPresent_fork12_outs_0_index_mux1 <= 0
 elastic_slots: dataBufPresent_fork12_outs_0_index_mux1
   - bufNumSlots_fork12_outs_0_index_mux1 <= 0
 path_period: dataPathOut_fork12_outs_1_index_mux2 <= 5
 path_bufferedChannelIn: dataPathIn_fork12_outs_1_index_mux2 <= 5
 path_bufferedChannelOut: - dataPathOut_fork12_outs_1_index_mux2 <= 0
 path_unbufferedChannel: dataPathIn_fork12_outs_1_index_mux2
   - dataPathOut_fork12_outs_1_index_mux2
   - 50 dataBufPresent_fork12_outs_1_index_mux2 <= 0
 buffer_presence: - 100 bufPresent_fork12_outs_1_index_mux2
   + bufNumSlots_fork12_outs_1_index_mux2 <= 0
 data_Presence: dataBufPresent_fork12_outs_1_index_mux2
   - bufPresent_fork12_outs_1_index_mux2 <= 0
 elastic_slots: dataBufPresent_fork12_outs_1_index_mux2
   - bufNumSlots_fork12_outs_1_index_mux2 <= 0
 path_period: dataPathOut_mux3_outs_ins_extsi14 <= 5
 path_bufferedChannelIn: dataPathIn_mux3_outs_ins_extsi14 <= 5
 path_bufferedChannelOut: - dataPathOut_mux3_outs_ins_extsi14 <= 0
 path_unbufferedChannel: dataPathIn_mux3_outs_ins_extsi14
   - dataPathOut_mux3_outs_ins_extsi14
   - 50 dataBufPresent_mux3_outs_ins_extsi14 <= 0
 buffer_presence: - 100 bufPresent_mux3_outs_ins_extsi14
   + bufNumSlots_mux3_outs_ins_extsi14 <= 0
 data_Presence: dataBufPresent_mux3_outs_ins_extsi14
   - bufPresent_mux3_outs_ins_extsi14 <= 0
 elastic_slots: dataBufPresent_mux3_outs_ins_extsi14
   - bufNumSlots_mux3_outs_ins_extsi14 <= 0
 path_period: dataPathOut_extsi14_outs_lhs_shli0 <= 5
 path_bufferedChannelIn: dataPathIn_extsi14_outs_lhs_shli0 <= 5
 path_bufferedChannelOut: - dataPathOut_extsi14_outs_lhs_shli0 <= 0
 path_unbufferedChannel: dataPathIn_extsi14_outs_lhs_shli0
   - dataPathOut_extsi14_outs_lhs_shli0
   - 50 dataBufPresent_extsi14_outs_lhs_shli0 <= 0
 buffer_presence: - 100 bufPresent_extsi14_outs_lhs_shli0
   + bufNumSlots_extsi14_outs_lhs_shli0 <= 0
 data_Presence: dataBufPresent_extsi14_outs_lhs_shli0
   - bufPresent_extsi14_outs_lhs_shli0 <= 0
 elastic_slots: dataBufPresent_extsi14_outs_lhs_shli0
   - bufNumSlots_extsi14_outs_lhs_shli0 <= 0
 path_period: dataPathOut_mux4_outs_rhs_andi0 <= 5
 path_bufferedChannelIn: dataPathIn_mux4_outs_rhs_andi0 <= 5
 path_bufferedChannelOut: - dataPathOut_mux4_outs_rhs_andi0 <= 0
 path_unbufferedChannel: dataPathIn_mux4_outs_rhs_andi0
   - dataPathOut_mux4_outs_rhs_andi0
   - 50 dataBufPresent_mux4_outs_rhs_andi0 <= 0
 buffer_presence: - 100 bufPresent_mux4_outs_rhs_andi0
   + bufNumSlots_mux4_outs_rhs_andi0 <= 0
 data_Presence: dataBufPresent_mux4_outs_rhs_andi0
   - bufPresent_mux4_outs_rhs_andi0 <= 0
 elastic_slots: dataBufPresent_mux4_outs_rhs_andi0
   - bufNumSlots_mux4_outs_rhs_andi0 <= 0
 path_period: dataPathOut_control_merge4_outs_ins_fork14 <= 5
 path_bufferedChannelIn: dataPathIn_control_merge4_outs_ins_fork14 <= 5
 path_bufferedChannelOut: - dataPathOut_control_merge4_outs_ins_fork14
   <= 0
 path_unbufferedChannel: dataPathIn_control_merge4_outs_ins_fork14
   - dataPathOut_control_merge4_outs_ins_fork14
   - 50 dataBufPresent_control_merge4_outs_ins_fork14 <= 0
 buffer_presence: - 100 bufPresent_control_merge4_outs_ins_fork14
   + bufNumSlots_control_merge4_outs_ins_fork14 <= 0
 data_Presence: dataBufPresent_control_merge4_outs_ins_fork14
   - bufPresent_control_merge4_outs_ins_fork14 <= 0
 elastic_slots: dataBufPresent_control_merge4_outs_ins_fork14
   - bufNumSlots_control_merge4_outs_ins_fork14 <= 0
 path_period: dataPathOut_control_merge4_index_ins_fork13 <= 5
 path_bufferedChannelIn: dataPathIn_control_merge4_index_ins_fork13 <= 5
 path_bufferedChannelOut: - dataPathOut_control_merge4_index_ins_fork13
   <= 0
 path_unbufferedChannel: dataPathIn_control_merge4_index_ins_fork13
   - dataPathOut_control_merge4_index_ins_fork13
   - 50 dataBufPresent_control_merge4_index_ins_fork13 <= 0
 buffer_presence: - 100 bufPresent_control_merge4_index_ins_fork13
   + bufNumSlots_control_merge4_index_ins_fork13 <= 0
 data_Presence: dataBufPresent_control_merge4_index_ins_fork13
   - bufPresent_control_merge4_index_ins_fork13 <= 0
 elastic_slots: dataBufPresent_control_merge4_index_ins_fork13
   - bufNumSlots_control_merge4_index_ins_fork13 <= 0
 path_period: dataPathOut_fork13_outs_0_index_mux3 <= 5
 path_bufferedChannelIn: dataPathIn_fork13_outs_0_index_mux3 <= 5
 path_bufferedChannelOut: - dataPathOut_fork13_outs_0_index_mux3 <= 0
 path_unbufferedChannel: dataPathIn_fork13_outs_0_index_mux3
   - dataPathOut_fork13_outs_0_index_mux3
   - 50 dataBufPresent_fork13_outs_0_index_mux3 <= 0
 buffer_presence: - 100 bufPresent_fork13_outs_0_index_mux3
   + bufNumSlots_fork13_outs_0_index_mux3 <= 0
 data_Presence: dataBufPresent_fork13_outs_0_index_mux3
   - bufPresent_fork13_outs_0_index_mux3 <= 0
 elastic_slots: dataBufPresent_fork13_outs_0_index_mux3
   - bufNumSlots_fork13_outs_0_index_mux3 <= 0
 path_period: dataPathOut_fork13_outs_1_index_mux4 <= 5
 path_bufferedChannelIn: dataPathIn_fork13_outs_1_index_mux4 <= 5
 path_bufferedChannelOut: - dataPathOut_fork13_outs_1_index_mux4 <= 0
 path_unbufferedChannel: dataPathIn_fork13_outs_1_index_mux4
   - dataPathOut_fork13_outs_1_index_mux4
   - 50 dataBufPresent_fork13_outs_1_index_mux4 <= 0
 buffer_presence: - 100 bufPresent_fork13_outs_1_index_mux4
   + bufNumSlots_fork13_outs_1_index_mux4 <= 0
 data_Presence: dataBufPresent_fork13_outs_1_index_mux4
   - bufPresent_fork13_outs_1_index_mux4 <= 0
 elastic_slots: dataBufPresent_fork13_outs_1_index_mux4
   - bufNumSlots_fork13_outs_1_index_mux4 <= 0
 path_period: dataPathOut_source4_outs_ctrl_constant15 <= 5
 path_bufferedChannelIn: dataPathIn_source4_outs_ctrl_constant15 <= 5
 path_bufferedChannelOut: - dataPathOut_source4_outs_ctrl_constant15 <= 0
 path_unbufferedChannel: dataPathIn_source4_outs_ctrl_constant15
   - dataPathOut_source4_outs_ctrl_constant15
   - 50 dataBufPresent_source4_outs_ctrl_constant15 <= 0
 buffer_presence: - 100 bufPresent_source4_outs_ctrl_constant15
   + bufNumSlots_source4_outs_ctrl_constant15 <= 0
 data_Presence: dataBufPresent_source4_outs_ctrl_constant15
   - bufPresent_source4_outs_ctrl_constant15 <= 0
 elastic_slots: dataBufPresent_source4_outs_ctrl_constant15
   - bufNumSlots_source4_outs_ctrl_constant15 <= 0
 path_period: dataPathOut_constant15_outs_ins_extsi6 <= 5
 path_bufferedChannelIn: dataPathIn_constant15_outs_ins_extsi6 <= 5
 path_bufferedChannelOut: - dataPathOut_constant15_outs_ins_extsi6 <= 0
 path_unbufferedChannel: dataPathIn_constant15_outs_ins_extsi6
   - dataPathOut_constant15_outs_ins_extsi6
   - 50 dataBufPresent_constant15_outs_ins_extsi6 <= 0
 buffer_presence: - 100 bufPresent_constant15_outs_ins_extsi6
   + bufNumSlots_constant15_outs_ins_extsi6 <= 0
 data_Presence: dataBufPresent_constant15_outs_ins_extsi6
   - bufPresent_constant15_outs_ins_extsi6 <= 0
 elastic_slots: dataBufPresent_constant15_outs_ins_extsi6
   - bufNumSlots_constant15_outs_ins_extsi6 <= 0
 path_period: dataPathOut_extsi6_outs_rhs_shli0 <= 5
 path_bufferedChannelIn: dataPathIn_extsi6_outs_rhs_shli0 <= 5
 path_bufferedChannelOut: - dataPathOut_extsi6_outs_rhs_shli0 <= 0
 path_unbufferedChannel: dataPathIn_extsi6_outs_rhs_shli0
   - dataPathOut_extsi6_outs_rhs_shli0
   - 50 dataBufPresent_extsi6_outs_rhs_shli0 <= 0
 buffer_presence: - 100 bufPresent_extsi6_outs_rhs_shli0
   + bufNumSlots_extsi6_outs_rhs_shli0 <= 0
 data_Presence: dataBufPresent_extsi6_outs_rhs_shli0
   - bufPresent_extsi6_outs_rhs_shli0 <= 0
 elastic_slots: dataBufPresent_extsi6_outs_rhs_shli0
   - bufNumSlots_extsi6_outs_rhs_shli0 <= 0
 path_period: dataPathOut_shli0_result_lhs_andi0 <= 5
 path_bufferedChannelIn: dataPathIn_shli0_result_lhs_andi0 <= 5
 path_bufferedChannelOut: - dataPathOut_shli0_result_lhs_andi0 <= 0
 path_unbufferedChannel: dataPathIn_shli0_result_lhs_andi0
   - dataPathOut_shli0_result_lhs_andi0
   - 50 dataBufPresent_shli0_result_lhs_andi0 <= 0
 buffer_presence: - 100 bufPresent_shli0_result_lhs_andi0
   + bufNumSlots_shli0_result_lhs_andi0 <= 0
 data_Presence: dataBufPresent_shli0_result_lhs_andi0
   - bufPresent_shli0_result_lhs_andi0 <= 0
 elastic_slots: dataBufPresent_shli0_result_lhs_andi0
   - bufNumSlots_shli0_result_lhs_andi0 <= 0
 path_period: dataPathOut_andi0_result_ins_0_end0 <= 5
 path_bufferedChannelIn: dataPathIn_andi0_result_ins_0_end0 <= 5
 path_bufferedChannelOut: - dataPathOut_andi0_result_ins_0_end0 <= 0
 path_unbufferedChannel: dataPathIn_andi0_result_ins_0_end0
   - dataPathOut_andi0_result_ins_0_end0
   - 50 dataBufPresent_andi0_result_ins_0_end0 <= 0
 buffer_presence: - 100 bufPresent_andi0_result_ins_0_end0
   + bufNumSlots_andi0_result_ins_0_end0 <= 0
 data_Presence: dataBufPresent_andi0_result_ins_0_end0
   - bufPresent_andi0_result_ins_0_end0 <= 0
 elastic_slots: dataBufPresent_andi0_result_ins_0_end0
   - bufNumSlots_andi0_result_ins_0_end0 <= 0
 path_combDelay: - dataPathOut_collision_donut_start_ins_fork0
   + dataPathIn_fork0_outs_0_ctrl_constant0 >= 0.001
 path_combDelay: - dataPathOut_collision_donut_start_ins_fork0
   + dataPathIn_fork0_outs_1_ins_3_end0 >= 0.001
 path_combDelay: - dataPathOut_collision_donut_start_ins_fork0
   + dataPathIn_fork0_outs_2_ins_0_control_merge0 >= 0.001
 path_combDelay:
   - dataPathOut_collision_donut_y_start_memStart_mem_controller2
   + dataPathIn_mem_controller2_ldData_0_dataFromMem_load1 >= 0.001
 path_combDelay:
   - dataPathOut_collision_donut_y_start_memStart_mem_controller2
   + dataPathIn_mem_controller2_memEnd_ins_2_end0 >= 0.001
 path_combDelay: dataPathIn_mem_controller2_ldData_0_dataFromMem_load1
   - dataPathOut_load1_addrOut_ldAddr_0_mem_controller2 >= 0.001
 path_combDelay: dataPathIn_mem_controller2_memEnd_ins_2_end0
   - dataPathOut_load1_addrOut_ldAddr_0_mem_controller2 >= 0.001
 path_combDelay: dataPathIn_mem_controller2_ldData_0_dataFromMem_load1
   - dataPathOut_fork14_outs_1_ctrlEnd_mem_controller2 >= 0.001
 path_combDelay: dataPathIn_mem_controller2_memEnd_ins_2_end0
   - dataPathOut_fork14_outs_1_ctrlEnd_mem_controller2 >= 0.001
 path_combDelay:
   - dataPathOut_collision_donut_x_start_memStart_mem_controller3
   + dataPathIn_mem_controller3_ldData_0_dataFromMem_load0 >= 0.001
 path_combDelay:
   - dataPathOut_collision_donut_x_start_memStart_mem_controller3
   + dataPathIn_mem_controller3_memEnd_ins_1_end0 >= 0.001
 path_combDelay: dataPathIn_mem_controller3_ldData_0_dataFromMem_load0
   - dataPathOut_load0_addrOut_ldAddr_0_mem_controller3 >= 0.001
 path_combDelay: dataPathIn_mem_controller3_memEnd_ins_1_end0
   - dataPathOut_load0_addrOut_ldAddr_0_mem_controller3 >= 0.001
 path_combDelay: dataPathIn_mem_controller3_ldData_0_dataFromMem_load0
   - dataPathOut_fork14_outs_0_ctrlEnd_mem_controller3 >= 0.001
 path_combDelay: dataPathIn_mem_controller3_memEnd_ins_1_end0
   - dataPathOut_fork14_outs_0_ctrlEnd_mem_controller3 >= 0.001
 path_combDelay: - dataPathOut_fork0_outs_0_ctrl_constant0
   + dataPathIn_constant0_outs_ins_extsi7 >= 0.001
 path_combDelay: - dataPathOut_constant0_outs_ins_extsi7
   + dataPathIn_extsi7_outs_ins_0_mux0 >= 0.001
 path_combDelay: dataPathIn_mux0_outs_ins_fork1
   - dataPathOut_control_merge0_index_index_mux0 >= 1.117
 path_combDelay: - dataPathOut_extsi7_outs_ins_0_mux0
   + dataPathIn_mux0_outs_ins_fork1 >= 1.117
 path_combDelay: dataPathIn_mux0_outs_ins_fork1
   - dataPathOut_trunci2_outs_ins_1_mux0 >= 1.117
 path_combDelay: - dataPathOut_mux0_outs_ins_fork1
   + dataPathIn_fork1_outs_0_ins_trunci0 >= 0.001
 path_combDelay: - dataPathOut_mux0_outs_ins_fork1
   + dataPathIn_fork1_outs_1_ins_trunci1 >= 0.001
 path_combDelay: - dataPathOut_mux0_outs_ins_fork1
   + dataPathIn_fork1_outs_2_data_cond_br3 >= 0.001
 path_combDelay: - dataPathOut_fork1_outs_0_ins_trunci0
   + dataPathIn_trunci0_outs_addrIn_load1 >= 0.001
 path_combDelay: - dataPathOut_fork1_outs_1_ins_trunci1
   + dataPathIn_trunci1_outs_addrIn_load0 >= 0.001
 path_combDelay: - dataPathOut_fork0_outs_2_ins_0_control_merge0
   + dataPathIn_control_merge0_outs_ins_fork2 >= 0.001
 path_combDelay: - dataPathOut_fork0_outs_2_ins_0_control_merge0
   + dataPathIn_control_merge0_index_index_mux0 >= 0.001
 path_combDelay: dataPathIn_control_merge0_outs_ins_fork2
   - dataPathOut_cond_br11_trueOut_ins_1_control_merge0 >= 0.001
 path_combDelay: dataPathIn_control_merge0_index_index_mux0
   - dataPathOut_cond_br11_trueOut_ins_1_control_merge0 >= 0.001
 path_combDelay: - dataPathOut_control_merge0_outs_ins_fork2
   + dataPathIn_fork2_outs_0_data_cond_br5 >= 0.001
 path_combDelay: - dataPathOut_control_merge0_outs_ins_fork2
   + dataPathIn_fork2_outs_1_ctrl_constant8 >= 0.001
 path_combDelay: - dataPathOut_source0_outs_ctrl_constant1
   + dataPathIn_constant1_outs_ins_extsi1 >= 0.001
 path_combDelay: - dataPathOut_constant1_outs_ins_extsi1
   + dataPathIn_extsi1_outs_rhs_cmpi0 >= 0.001
 path_combDelay: - dataPathOut_fork2_outs_1_ctrl_constant8
   + dataPathIn_constant8_outs_data_cond_br4 >= 0.001
 path_inDelay: dataPathOut_trunci1_outs_addrIn_load0 <= 5
 path_inDelay: dataPathOut_mem_controller3_ldData_0_dataFromMem_load0 <= 5
 path_outDelay: dataPathIn_load0_addrOut_ldAddr_0_mem_controller3 = 0
 path_outDelay: dataPathIn_load0_dataOut_ins_fork3 = 0
 path_combDelay: - dataPathOut_load0_dataOut_ins_fork3
   + dataPathIn_fork3_outs_0_lhs_muli0 >= 0.001
 path_combDelay: - dataPathOut_load0_dataOut_ins_fork3
   + dataPathIn_fork3_outs_1_rhs_muli0 >= 0.001
 path_inDelay: dataPathOut_trunci0_outs_addrIn_load1 <= 5
 path_inDelay: dataPathOut_mem_controller2_ldData_0_dataFromMem_load1 <= 5
 path_outDelay: dataPathIn_load1_addrOut_ldAddr_0_mem_controller2 = 0
 path_outDelay: dataPathIn_load1_dataOut_ins_fork4 = 0
 path_combDelay: - dataPathOut_load1_dataOut_ins_fork4
   + dataPathIn_fork4_outs_0_lhs_muli1 >= 0.001
 path_combDelay: - dataPathOut_load1_dataOut_ins_fork4
   + dataPathIn_fork4_outs_1_rhs_muli1 >= 0.001
 path_inDelay: dataPathOut_fork3_outs_0_lhs_muli0 <= 5
 path_inDelay: dataPathOut_fork3_outs_1_rhs_muli0 <= 5
 path_outDelay: dataPathIn_muli0_result_lhs_addi0 = 0
 path_inDelay: dataPathOut_fork4_outs_0_lhs_muli1 <= 5
 path_inDelay: dataPathOut_fork4_outs_1_rhs_muli1 <= 5
 path_outDelay: dataPathIn_muli1_result_rhs_addi0 = 0
 path_combDelay: - dataPathOut_muli0_result_lhs_addi0
   + dataPathIn_addi0_result_ins_fork5 >= 1.869
 path_combDelay: - dataPathOut_muli1_result_rhs_addi0
   + dataPathIn_addi0_result_ins_fork5 >= 1.869
 path_combDelay: - dataPathOut_addi0_result_ins_fork5
   + dataPathIn_fork5_outs_0_data_cond_br6 >= 0.001
 path_combDelay: - dataPathOut_addi0_result_ins_fork5
   + dataPathIn_fork5_outs_1_lhs_cmpi0 >= 0.001
 path_combDelay: - dataPathOut_fork5_outs_1_lhs_cmpi0
   + dataPathIn_cmpi0_result_ins_fork6 >= 1.544
 path_combDelay: - dataPathOut_extsi1_outs_rhs_cmpi0
   + dataPathIn_cmpi0_result_ins_fork6 >= 1.544
 path_combDelay: - dataPathOut_cmpi0_result_ins_fork6
   + dataPathIn_fork6_outs_0_condition_cond_br3 >= 0.001
 path_combDelay: - dataPathOut_cmpi0_result_ins_fork6
   + dataPathIn_fork6_outs_1_condition_cond_br6 >= 0.001
 path_combDelay: - dataPathOut_cmpi0_result_ins_fork6
   + dataPathIn_fork6_outs_2_condition_cond_br5 >= 0.001
 path_combDelay: - dataPathOut_cmpi0_result_ins_fork6
   + dataPathIn_fork6_outs_3_condition_cond_br4 >= 0.001
 path_combDelay: - dataPathOut_fork6_outs_0_condition_cond_br3
   + dataPathIn_cond_br3_trueOut_ins_extsi8 >= 0.001
 path_combDelay: - dataPathOut_fork6_outs_0_condition_cond_br3
   + dataPathIn_cond_br3_falseOut_data_cond_br7 >= 0.001
 path_combDelay: - dataPathOut_fork1_outs_2_data_cond_br3
   + dataPathIn_cond_br3_trueOut_ins_extsi8 >= 0.001
 path_combDelay: - dataPathOut_fork1_outs_2_data_cond_br3
   + dataPathIn_cond_br3_falseOut_data_cond_br7 >= 0.001
 path_combDelay: - dataPathOut_cond_br3_trueOut_ins_extsi8
   + dataPathIn_extsi8_outs_ins_0_mux1 >= 0.001
 path_combDelay: - dataPathOut_fork6_outs_3_condition_cond_br4
   + dataPathIn_cond_br4_trueOut_ins_0_mux2 >= 0.001
 path_combDelay: - dataPathOut_fork6_outs_3_condition_cond_br4
   + dataPathIn_cond_br4_falseOut_ins_sink0 >= 0.001
 path_combDelay: - dataPathOut_constant8_outs_data_cond_br4
   + dataPathIn_cond_br4_trueOut_ins_0_mux2 >= 0.001
 path_combDelay: - dataPathOut_constant8_outs_data_cond_br4
   + dataPathIn_cond_br4_falseOut_ins_sink0 >= 0.001
 path_combDelay: - dataPathOut_fork6_outs_2_condition_cond_br5
   + dataPathIn_cond_br5_trueOut_ins_0_control_merge3 >= 0.001
 path_combDelay: - dataPathOut_fork6_outs_2_condition_cond_br5
   + dataPathIn_cond_br5_falseOut_ins_fork7 >= 0.001
 path_combDelay: - dataPathOut_fork2_outs_0_data_cond_br5
   + dataPathIn_cond_br5_trueOut_ins_0_control_merge3 >= 0.001
 path_combDelay: - dataPathOut_fork2_outs_0_data_cond_br5
   + dataPathIn_cond_br5_falseOut_ins_fork7 >= 0.001
 path_combDelay: - dataPathOut_fork6_outs_1_condition_cond_br6
   + dataPathIn_cond_br6_trueOut_ins_sink1 >= 0.001
 path_combDelay: - dataPathOut_fork6_outs_1_condition_cond_br6
   + dataPathIn_cond_br6_falseOut_lhs_cmpi1 >= 0.001
 path_combDelay: - dataPathOut_fork5_outs_0_data_cond_br6
   + dataPathIn_cond_br6_trueOut_ins_sink1 >= 0.001
 path_combDelay: - dataPathOut_fork5_outs_0_data_cond_br6
   + dataPathIn_cond_br6_falseOut_lhs_cmpi1 >= 0.001
 path_combDelay: - dataPathOut_cond_br5_falseOut_ins_fork7
   + dataPathIn_fork7_outs_0_data_cond_br9 >= 0.001
 path_combDelay: - dataPathOut_cond_br5_falseOut_ins_fork7
   + dataPathIn_fork7_outs_1_ctrl_constant10 >= 0.001
 path_combDelay: - dataPathOut_source1_outs_ctrl_constant2
   + dataPathIn_constant2_outs_ins_extsi2 >= 0.001
 path_combDelay: - dataPathOut_constant2_outs_ins_extsi2
   + dataPathIn_extsi2_outs_rhs_cmpi1 >= 0.001
 path_combDelay: - dataPathOut_fork7_outs_1_ctrl_constant10
   + dataPathIn_constant10_outs_data_cond_br8 >= 0.001
 path_combDelay: - dataPathOut_cond_br6_falseOut_lhs_cmpi1
   + dataPathIn_cmpi1_result_ins_fork8 >= 1.544
 path_combDelay: - dataPathOut_extsi2_outs_rhs_cmpi1
   + dataPathIn_cmpi1_result_ins_fork8 >= 1.544
 path_combDelay: - dataPathOut_cmpi1_result_ins_fork8
   + dataPathIn_fork8_outs_0_condition_cond_br7 >= 0.001
 path_combDelay: - dataPathOut_cmpi1_result_ins_fork8
   + dataPathIn_fork8_outs_1_condition_cond_br9 >= 0.001
 path_combDelay: - dataPathOut_cmpi1_result_ins_fork8
   + dataPathIn_fork8_outs_2_condition_cond_br8 >= 0.001
 path_combDelay: - dataPathOut_fork8_outs_0_condition_cond_br7
   + dataPathIn_cond_br7_trueOut_ins_extsi9 >= 0.001
 path_combDelay: - dataPathOut_fork8_outs_0_condition_cond_br7
   + dataPathIn_cond_br7_falseOut_ins_extsi10 >= 0.001
 path_combDelay: - dataPathOut_cond_br3_falseOut_data_cond_br7
   + dataPathIn_cond_br7_trueOut_ins_extsi9 >= 0.001
 path_combDelay: - dataPathOut_cond_br3_falseOut_data_cond_br7
   + dataPathIn_cond_br7_falseOut_ins_extsi10 >= 0.001
 path_combDelay: - dataPathOut_cond_br7_trueOut_ins_extsi9
   + dataPathIn_extsi9_outs_ins_0_mux3 >= 0.001
 path_combDelay: - dataPathOut_fork8_outs_2_condition_cond_br8
   + dataPathIn_cond_br8_trueOut_ins_0_mux4 >= 0.001
 path_combDelay: - dataPathOut_fork8_outs_2_condition_cond_br8
   + dataPathIn_cond_br8_falseOut_ins_sink3 >= 0.001
 path_combDelay: - dataPathOut_constant10_outs_data_cond_br8
   + dataPathIn_cond_br8_trueOut_ins_0_mux4 >= 0.001
 path_combDelay: - dataPathOut_constant10_outs_data_cond_br8
   + dataPathIn_cond_br8_falseOut_ins_sink3 >= 0.001
 path_combDelay: - dataPathOut_fork8_outs_1_condition_cond_br9
   + dataPathIn_cond_br9_trueOut_ins_0_control_merge4 >= 0.001
 path_combDelay: - dataPathOut_fork8_outs_1_condition_cond_br9
   + dataPathIn_cond_br9_falseOut_ins_fork9 >= 0.001
 path_combDelay: - dataPathOut_fork7_outs_0_data_cond_br9
   + dataPathIn_cond_br9_trueOut_ins_0_control_merge4 >= 0.001
 path_combDelay: - dataPathOut_fork7_outs_0_data_cond_br9
   + dataPathIn_cond_br9_falseOut_ins_fork9 >= 0.001
 path_combDelay: - dataPathOut_cond_br7_falseOut_ins_extsi10
   + dataPathIn_extsi10_outs_lhs_addi1 >= 0.001
 path_combDelay: - dataPathOut_cond_br9_falseOut_ins_fork9
   + dataPathIn_fork9_outs_0_ctrl_constant3 >= 0.001
 path_combDelay: - dataPathOut_cond_br9_falseOut_ins_fork9
   + dataPathIn_fork9_outs_1_data_cond_br11 >= 0.001
 path_combDelay: - dataPathOut_fork9_outs_0_ctrl_constant3
   + dataPathIn_constant3_outs_data_cond_br12 >= 0.001
 path_combDelay: - dataPathOut_source2_outs_ctrl_constant4
   + dataPathIn_constant4_outs_ins_extsi11 >= 0.001
 path_combDelay: - dataPathOut_constant4_outs_ins_extsi11
   + dataPathIn_extsi11_outs_rhs_addi1 >= 0.001
 path_combDelay: - dataPathOut_source3_outs_ctrl_constant5
   + dataPathIn_constant5_outs_ins_extsi12 >= 0.001
 path_combDelay: - dataPathOut_constant5_outs_ins_extsi12
   + dataPathIn_extsi12_outs_rhs_cmpi2 >= 0.001
 path_combDelay: - dataPathOut_extsi10_outs_lhs_addi1
   + dataPathIn_addi1_result_ins_fork10 >= 1.653
 path_combDelay: - dataPathOut_extsi11_outs_rhs_addi1
   + dataPathIn_addi1_result_ins_fork10 >= 1.653
 path_combDelay: - dataPathOut_addi1_result_ins_fork10
   + dataPathIn_fork10_outs_0_data_cond_br10 >= 0.001
 path_combDelay: - dataPathOut_addi1_result_ins_fork10
   + dataPathIn_fork10_outs_1_lhs_cmpi2 >= 0.001
 path_combDelay: - dataPathOut_fork10_outs_1_lhs_cmpi2
   + dataPathIn_cmpi2_result_ins_fork11 >= 1.456
 path_combDelay: - dataPathOut_extsi12_outs_rhs_cmpi2
   + dataPathIn_cmpi2_result_ins_fork11 >= 1.456
 path_combDelay: - dataPathOut_cmpi2_result_ins_fork11
   + dataPathIn_fork11_outs_0_condition_cond_br10 >= 0.001
 path_combDelay: - dataPathOut_cmpi2_result_ins_fork11
   + dataPathIn_fork11_outs_1_condition_cond_br11 >= 0.001
 path_combDelay: - dataPathOut_cmpi2_result_ins_fork11
   + dataPathIn_fork11_outs_2_condition_cond_br12 >= 0.001
 path_combDelay: - dataPathOut_fork11_outs_0_condition_cond_br10
   + dataPathIn_cond_br10_trueOut_ins_trunci2 >= 0.001
 path_combDelay: - dataPathOut_fork11_outs_0_condition_cond_br10
   + dataPathIn_cond_br10_falseOut_ins_1_mux1 >= 0.001
 path_combDelay: - dataPathOut_fork10_outs_0_data_cond_br10
   + dataPathIn_cond_br10_trueOut_ins_trunci2 >= 0.001
 path_combDelay: - dataPathOut_fork10_outs_0_data_cond_br10
   + dataPathIn_cond_br10_falseOut_ins_1_mux1 >= 0.001
 path_combDelay: - dataPathOut_cond_br10_trueOut_ins_trunci2
   + dataPathIn_trunci2_outs_ins_1_mux0 >= 0.001
 path_combDelay: - dataPathOut_fork11_outs_1_condition_cond_br11
   + dataPathIn_cond_br11_trueOut_ins_1_control_merge0 >= 0.001
 path_combDelay: - dataPathOut_fork11_outs_1_condition_cond_br11
   + dataPathIn_cond_br11_falseOut_ins_1_control_merge3 >= 0.001
 path_combDelay: - dataPathOut_fork9_outs_1_data_cond_br11
   + dataPathIn_cond_br11_trueOut_ins_1_control_merge0 >= 0.001
 path_combDelay: - dataPathOut_fork9_outs_1_data_cond_br11
   + dataPathIn_cond_br11_falseOut_ins_1_control_merge3 >= 0.001
 path_combDelay: - dataPathOut_fork11_outs_2_condition_cond_br12
   + dataPathIn_cond_br12_trueOut_ins_sink5 >= 0.001
 path_combDelay: - dataPathOut_fork11_outs_2_condition_cond_br12
   + dataPathIn_cond_br12_falseOut_ins_extsi13 >= 0.001
 path_combDelay: - dataPathOut_constant3_outs_data_cond_br12
   + dataPathIn_cond_br12_trueOut_ins_sink5 >= 0.001
 path_combDelay: - dataPathOut_constant3_outs_data_cond_br12
   + dataPathIn_cond_br12_falseOut_ins_extsi13 >= 0.001
 path_combDelay: - dataPathOut_cond_br12_falseOut_ins_extsi13
   + dataPathIn_extsi13_outs_ins_1_mux2 >= 0.001
 path_combDelay: dataPathIn_mux1_outs_ins_1_mux3
   - dataPathOut_fork12_outs_0_index_mux1 >= 1.117
 path_combDelay: - dataPathOut_extsi8_outs_ins_0_mux1
   + dataPathIn_mux1_outs_ins_1_mux3 >= 1.117
 path_combDelay: - dataPathOut_cond_br10_falseOut_ins_1_mux1
   + dataPathIn_mux1_outs_ins_1_mux3 >= 1.117
 path_combDelay: dataPathIn_mux2_outs_ins_1_mux4
   - dataPathOut_fork12_outs_1_index_mux2 >= 1.117
 path_combDelay: - dataPathOut_cond_br4_trueOut_ins_0_mux2
   + dataPathIn_mux2_outs_ins_1_mux4 >= 1.117
 path_combDelay: - dataPathOut_extsi13_outs_ins_1_mux2
   + dataPathIn_mux2_outs_ins_1_mux4 >= 1.117
 path_combDelay: - dataPathOut_cond_br5_trueOut_ins_0_control_merge3
   + dataPathIn_control_merge3_outs_ins_1_control_merge4 >= 0.001
 path_combDelay: - dataPathOut_cond_br5_trueOut_ins_0_control_merge3
   + dataPathIn_control_merge3_index_ins_fork12 >= 0.001
 path_combDelay: - dataPathOut_cond_br11_falseOut_ins_1_control_merge3
   + dataPathIn_control_merge3_outs_ins_1_control_merge4 >= 0.001
 path_combDelay: - dataPathOut_cond_br11_falseOut_ins_1_control_merge3
   + dataPathIn_control_merge3_index_ins_fork12 >= 0.001
 path_combDelay: - dataPathOut_control_merge3_index_ins_fork12
   + dataPathIn_fork12_outs_0_index_mux1 >= 0.001
 path_combDelay: - dataPathOut_control_merge3_index_ins_fork12
   + dataPathIn_fork12_outs_1_index_mux2 >= 0.001
 path_combDelay: dataPathIn_mux3_outs_ins_extsi14
   - dataPathOut_fork13_outs_0_index_mux3 >= 1.117
 path_combDelay: - dataPathOut_extsi9_outs_ins_0_mux3
   + dataPathIn_mux3_outs_ins_extsi14 >= 1.117
 path_combDelay: - dataPathOut_mux1_outs_ins_1_mux3
   + dataPathIn_mux3_outs_ins_extsi14 >= 1.117
 path_combDelay: - dataPathOut_mux3_outs_ins_extsi14
   + dataPathIn_extsi14_outs_lhs_shli0 >= 0.001
 path_combDelay: dataPathIn_mux4_outs_rhs_andi0
   - dataPathOut_fork13_outs_1_index_mux4 >= 1.117
 path_combDelay: - dataPathOut_cond_br8_trueOut_ins_0_mux4
   + dataPathIn_mux4_outs_rhs_andi0 >= 1.117
 path_combDelay: - dataPathOut_mux2_outs_ins_1_mux4
   + dataPathIn_mux4_outs_rhs_andi0 >= 1.117
 path_combDelay: - dataPathOut_cond_br9_trueOut_ins_0_control_merge4
   + dataPathIn_control_merge4_outs_ins_fork14 >= 0.001
 path_combDelay: - dataPathOut_cond_br9_trueOut_ins_0_control_merge4
   + dataPathIn_control_merge4_index_ins_fork13 >= 0.001
 path_combDelay: - dataPathOut_control_merge3_outs_ins_1_control_merge4
   + dataPathIn_control_merge4_outs_ins_fork14 >= 0.001
 path_combDelay: - dataPathOut_control_merge3_outs_ins_1_control_merge4
   + dataPathIn_control_merge4_index_ins_fork13 >= 0.001
 path_combDelay: - dataPathOut_control_merge4_index_ins_fork13
   + dataPathIn_fork13_outs_0_index_mux3 >= 0.001
 path_combDelay: - dataPathOut_control_merge4_index_ins_fork13
   + dataPathIn_fork13_outs_1_index_mux4 >= 0.001
 path_combDelay: - dataPathOut_control_merge4_outs_ins_fork14
   + dataPathIn_fork14_outs_0_ctrlEnd_mem_controller3 >= 0.001
 path_combDelay: - dataPathOut_control_merge4_outs_ins_fork14
   + dataPathIn_fork14_outs_1_ctrlEnd_mem_controller2 >= 0.001
 path_combDelay: - dataPathOut_source4_outs_ctrl_constant15
   + dataPathIn_constant15_outs_ins_extsi6 >= 0.001
 path_combDelay: - dataPathOut_constant15_outs_ins_extsi6
   + dataPathIn_extsi6_outs_rhs_shli0 >= 0.001
 path_combDelay: - dataPathOut_extsi14_outs_lhs_shli0
   + dataPathIn_shli0_result_lhs_andi0 >= 2.519
 path_combDelay: - dataPathOut_extsi6_outs_rhs_shli0
   + dataPathIn_shli0_result_lhs_andi0 >= 2.519
 path_combDelay: - dataPathOut_shli0_result_lhs_andi0
   + dataPathIn_andi0_result_ins_0_end0 >= 1.117
 path_combDelay: - dataPathOut_mux4_outs_rhs_andi0
   + dataPathIn_andi0_result_ins_0_end0 >= 1.117
 throughput_channelRetiming: cfdfc0_retIn_mux0 - cfdfc0_retIn_fork1
   + cfdfc0_throughput_mux0_outs_ins_fork1 = 0
 throughput_channelRetiming: cfdfc0_retIn_fork1 - cfdfc0_retIn_trunci0
   + cfdfc0_throughput_fork1_outs_0_ins_trunci0 = 0
 throughput_channelRetiming: cfdfc0_retIn_fork1 - cfdfc0_retIn_trunci1
   + cfdfc0_throughput_fork1_outs_1_ins_trunci1 = 0
 throughput_channelRetiming: cfdfc0_retIn_fork1 - cfdfc0_retIn_cond_br3
   + cfdfc0_throughput_fork1_outs_2_data_cond_br3 = 0
 throughput_channelRetiming: cfdfc0_retIn_trunci0 - cfdfc0_retIn_load1
   + cfdfc0_throughput_trunci0_outs_addrIn_load1 = 0
 throughput_channelRetiming: cfdfc0_retIn_trunci1 - cfdfc0_retIn_load0
   + cfdfc0_throughput_trunci1_outs_addrIn_load0 = 0
 throughput_channelRetiming: cfdfc0_retIn_control_merge0
   - cfdfc0_retIn_fork2 + cfdfc0_throughput_control_merge0_outs_ins_fork2
   = 0
 throughput_channelRetiming: - cfdfc0_retIn_mux0
   + cfdfc0_retIn_control_merge0
   + cfdfc0_throughput_control_merge0_index_index_mux0 = 0
 throughput_channelRetiming: cfdfc0_retIn_fork2 - cfdfc0_retIn_cond_br5
   + cfdfc0_throughput_fork2_outs_0_data_cond_br5 = 0
 throughput_channelRetiming: cfdfc0_retIn_fork2 - cfdfc0_retIn_constant8
   + cfdfc0_throughput_fork2_outs_1_ctrl_constant8 = 0
 throughput_channelRetiming: cfdfc0_retIn_source0 - cfdfc0_retIn_constant1
   + cfdfc0_throughput_source0_outs_ctrl_constant1 = 0
 throughput_channelRetiming: cfdfc0_retIn_constant1 - cfdfc0_retIn_extsi1
   + cfdfc0_throughput_constant1_outs_ins_extsi1 = 0
 throughput_channelRetiming: cfdfc0_retIn_extsi1 - cfdfc0_retIn_cmpi0
   + cfdfc0_throughput_extsi1_outs_rhs_cmpi0 = 0
 throughput_channelRetiming: cfdfc0_retIn_constant8 - cfdfc0_retIn_cond_br4
   + cfdfc0_throughput_constant8_outs_data_cond_br4 = 0
 throughput_channelRetiming: cfdfc0_retOut_load0 - cfdfc0_retIn_fork3
   + cfdfc0_throughput_load0_dataOut_ins_fork3 = 0
 throughput_channelRetiming: cfdfc0_retIn_fork3 - cfdfc0_retIn_muli0
   + cfdfc0_throughput_fork3_outs_0_lhs_muli0 = 0
 throughput_channelRetiming: cfdfc0_retIn_fork3 - cfdfc0_retIn_muli0
   + cfdfc0_throughput_fork3_outs_1_rhs_muli0 = 0
 throughput_channelRetiming: cfdfc0_retOut_load1 - cfdfc0_retIn_fork4
   + cfdfc0_throughput_load1_dataOut_ins_fork4 = 0
 throughput_channelRetiming: cfdfc0_retIn_fork4 - cfdfc0_retIn_muli1
   + cfdfc0_throughput_fork4_outs_0_lhs_muli1 = 0
 throughput_channelRetiming: cfdfc0_retIn_fork4 - cfdfc0_retIn_muli1
   + cfdfc0_throughput_fork4_outs_1_rhs_muli1 = 0
 throughput_channelRetiming: cfdfc0_retOut_muli0 - cfdfc0_retIn_addi0
   + cfdfc0_throughput_muli0_result_lhs_addi0 = 0
 throughput_channelRetiming: cfdfc0_retOut_muli1 - cfdfc0_retIn_addi0
   + cfdfc0_throughput_muli1_result_rhs_addi0 = 0
 throughput_channelRetiming: cfdfc0_retIn_addi0 - cfdfc0_retIn_fork5
   + cfdfc0_throughput_addi0_result_ins_fork5 = 0
 throughput_channelRetiming: cfdfc0_retIn_fork5 - cfdfc0_retIn_cond_br6
   + cfdfc0_throughput_fork5_outs_0_data_cond_br6 = 0
 throughput_channelRetiming: cfdfc0_retIn_fork5 - cfdfc0_retIn_cmpi0
   + cfdfc0_throughput_fork5_outs_1_lhs_cmpi0 = 0
 throughput_channelRetiming: cfdfc0_retIn_cmpi0 - cfdfc0_retIn_fork6
   + cfdfc0_throughput_cmpi0_result_ins_fork6 = 0
 throughput_channelRetiming: cfdfc0_retIn_fork6 - cfdfc0_retIn_cond_br3
   + cfdfc0_throughput_fork6_outs_0_condition_cond_br3 = 0
 throughput_channelRetiming: cfdfc0_retIn_fork6 - cfdfc0_retIn_cond_br6
   + cfdfc0_throughput_fork6_outs_1_condition_cond_br6 = 0
 throughput_channelRetiming: cfdfc0_retIn_fork6 - cfdfc0_retIn_cond_br5
   + cfdfc0_throughput_fork6_outs_2_condition_cond_br5 = 0
 throughput_channelRetiming: cfdfc0_retIn_fork6 - cfdfc0_retIn_cond_br4
   + cfdfc0_throughput_fork6_outs_3_condition_cond_br4 = 0
 throughput_channelRetiming: cfdfc0_retIn_cond_br3 - cfdfc0_retIn_extsi8
   + cfdfc0_throughput_cond_br3_trueOut_ins_extsi8 = 0
 throughput_channelRetiming: cfdfc0_retIn_cond_br3 - cfdfc0_retIn_cond_br7
   + cfdfc0_throughput_cond_br3_falseOut_data_cond_br7 = 0
 throughput_channelRetiming: cfdfc0_retIn_cond_br5 - cfdfc0_retIn_fork7
   + cfdfc0_throughput_cond_br5_falseOut_ins_fork7 = 0
 throughput_channelRetiming: cfdfc0_retIn_cond_br6 - cfdfc0_retIn_cmpi1
   + cfdfc0_throughput_cond_br6_falseOut_lhs_cmpi1 = 0
 throughput_channelRetiming: cfdfc0_retIn_fork7 - cfdfc0_retIn_cond_br9
   + cfdfc0_throughput_fork7_outs_0_data_cond_br9 = 0
 throughput_channelRetiming: cfdfc0_retIn_fork7 - cfdfc0_retIn_constant10
   + cfdfc0_throughput_fork7_outs_1_ctrl_constant10 = 0
 throughput_channelRetiming: cfdfc0_retIn_source1 - cfdfc0_retIn_constant2
   + cfdfc0_throughput_source1_outs_ctrl_constant2 = 0
 throughput_channelRetiming: cfdfc0_retIn_constant2 - cfdfc0_retIn_extsi2
   + cfdfc0_throughput_constant2_outs_ins_extsi2 = 0
 throughput_channelRetiming: cfdfc0_retIn_extsi2 - cfdfc0_retIn_cmpi1
   + cfdfc0_throughput_extsi2_outs_rhs_cmpi1 = 0
 throughput_channelRetiming: cfdfc0_retIn_constant10
   - cfdfc0_retIn_cond_br8
   + cfdfc0_throughput_constant10_outs_data_cond_br8 = 0
 throughput_channelRetiming: cfdfc0_retIn_cmpi1 - cfdfc0_retIn_fork8
   + cfdfc0_throughput_cmpi1_result_ins_fork8 = 0
 throughput_channelRetiming: cfdfc0_retIn_fork8 - cfdfc0_retIn_cond_br7
   + cfdfc0_throughput_fork8_outs_0_condition_cond_br7 = 0
 throughput_channelRetiming: cfdfc0_retIn_fork8 - cfdfc0_retIn_cond_br9
   + cfdfc0_throughput_fork8_outs_1_condition_cond_br9 = 0
 throughput_channelRetiming: cfdfc0_retIn_fork8 - cfdfc0_retIn_cond_br8
   + cfdfc0_throughput_fork8_outs_2_condition_cond_br8 = 0
 throughput_channelRetiming: cfdfc0_retIn_cond_br7 - cfdfc0_retIn_extsi9
   + cfdfc0_throughput_cond_br7_trueOut_ins_extsi9 = 0
 throughput_channelRetiming: cfdfc0_retIn_cond_br7 - cfdfc0_retIn_extsi10
   + cfdfc0_throughput_cond_br7_falseOut_ins_extsi10 = 0
 throughput_channelRetiming: cfdfc0_retIn_cond_br9 - cfdfc0_retIn_fork9
   + cfdfc0_throughput_cond_br9_falseOut_ins_fork9 = 0
 throughput_channelRetiming: cfdfc0_retIn_extsi10 - cfdfc0_retIn_addi1
   + cfdfc0_throughput_extsi10_outs_lhs_addi1 = 0
 throughput_channelRetiming: cfdfc0_retIn_fork9 - cfdfc0_retIn_constant3
   + cfdfc0_throughput_fork9_outs_0_ctrl_constant3 = 0
 throughput_channelRetiming: cfdfc0_retIn_fork9 - cfdfc0_retIn_cond_br11
   + cfdfc0_throughput_fork9_outs_1_data_cond_br11 = 0
 throughput_channelRetiming: cfdfc0_retIn_constant3
   - cfdfc0_retIn_cond_br12
   + cfdfc0_throughput_constant3_outs_data_cond_br12 = 0
 throughput_channelRetiming: cfdfc0_retIn_source2 - cfdfc0_retIn_constant4
   + cfdfc0_throughput_source2_outs_ctrl_constant4 = 0
 throughput_channelRetiming: cfdfc0_retIn_constant4 - cfdfc0_retIn_extsi11
   + cfdfc0_throughput_constant4_outs_ins_extsi11 = 0
 throughput_channelRetiming: cfdfc0_retIn_extsi11 - cfdfc0_retIn_addi1
   + cfdfc0_throughput_extsi11_outs_rhs_addi1 = 0
 throughput_channelRetiming: cfdfc0_retIn_source3 - cfdfc0_retIn_constant5
   + cfdfc0_throughput_source3_outs_ctrl_constant5 = 0
 throughput_channelRetiming: cfdfc0_retIn_constant5 - cfdfc0_retIn_extsi12
   + cfdfc0_throughput_constant5_outs_ins_extsi12 = 0
 throughput_channelRetiming: cfdfc0_retIn_extsi12 - cfdfc0_retIn_cmpi2
   + cfdfc0_throughput_extsi12_outs_rhs_cmpi2 = 0
 throughput_channelRetiming: cfdfc0_retIn_addi1 - cfdfc0_retIn_fork10
   + cfdfc0_throughput_addi1_result_ins_fork10 = 0
 throughput_channelRetiming: cfdfc0_retIn_fork10 - cfdfc0_retIn_cond_br10
   + cfdfc0_throughput_fork10_outs_0_data_cond_br10 = 0
 throughput_channelRetiming: cfdfc0_retIn_fork10 - cfdfc0_retIn_cmpi2
   + cfdfc0_throughput_fork10_outs_1_lhs_cmpi2 = 0
 throughput_channelRetiming: cfdfc0_retIn_cmpi2 - cfdfc0_retIn_fork11
   + cfdfc0_throughput_cmpi2_result_ins_fork11 = 0
 throughput_channelRetiming: cfdfc0_retIn_fork11 - cfdfc0_retIn_cond_br10
   + cfdfc0_throughput_fork11_outs_0_condition_cond_br10 = 0
 throughput_channelRetiming: cfdfc0_retIn_fork11 - cfdfc0_retIn_cond_br11
   + cfdfc0_throughput_fork11_outs_1_condition_cond_br11 = 0
 throughput_channelRetiming: cfdfc0_retIn_fork11 - cfdfc0_retIn_cond_br12
   + cfdfc0_throughput_fork11_outs_2_condition_cond_br12 = 0
 throughput_channelRetiming: cfdfc0_retIn_cond_br10 - cfdfc0_retIn_trunci2
   + cfdfc0_throughput_cond_br10_trueOut_ins_trunci2 = 0
 throughput_channelRetiming: - cfdfc0_retIn_mux0 + cfdfc0_retIn_trunci2
   + cfdfc0_throughput_trunci2_outs_ins_1_mux0 = 1
 throughput_channelRetiming: - cfdfc0_retIn_control_merge0
   + cfdfc0_retIn_cond_br11
   + cfdfc0_throughput_cond_br11_trueOut_ins_1_control_merge0 = 1
 throughput_channelRetiming: cfdfc0_retIn_cond_br12 - cfdfc0_retIn_extsi13
   + cfdfc0_throughput_cond_br12_falseOut_ins_extsi13 = 0
 throughput_channel: - bufNumSlots_mux0_outs_ins_fork1
   + cfdfc0_throughput_mux0_outs_ins_fork1 <= 0
 throughput_data: dataBufPresent_mux0_outs_ins_fork1
   - cfdfc0_throughput_mux0_outs_ins_fork1 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_fork1_outs_0_ins_trunci0
   + cfdfc0_throughput_fork1_outs_0_ins_trunci0 <= 0
 throughput_data: dataBufPresent_fork1_outs_0_ins_trunci0
   - cfdfc0_throughput_fork1_outs_0_ins_trunci0 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_fork1_outs_1_ins_trunci1
   + cfdfc0_throughput_fork1_outs_1_ins_trunci1 <= 0
 throughput_data: dataBufPresent_fork1_outs_1_ins_trunci1
   - cfdfc0_throughput_fork1_outs_1_ins_trunci1 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_fork1_outs_2_data_cond_br3
   + cfdfc0_throughput_fork1_outs_2_data_cond_br3 <= 0
 throughput_data: dataBufPresent_fork1_outs_2_data_cond_br3
   - cfdfc0_throughput_fork1_outs_2_data_cond_br3 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_trunci0_outs_addrIn_load1
   + cfdfc0_throughput_trunci0_outs_addrIn_load1 <= 0
 throughput_data: dataBufPresent_trunci0_outs_addrIn_load1
   - cfdfc0_throughput_trunci0_outs_addrIn_load1 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_trunci1_outs_addrIn_load0
   + cfdfc0_throughput_trunci1_outs_addrIn_load0 <= 0
 throughput_data: dataBufPresent_trunci1_outs_addrIn_load0
   - cfdfc0_throughput_trunci1_outs_addrIn_load0 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_control_merge0_outs_ins_fork2
   + cfdfc0_throughput_control_merge0_outs_ins_fork2 <= 0
 throughput_data: dataBufPresent_control_merge0_outs_ins_fork2
   - cfdfc0_throughput_control_merge0_outs_ins_fork2 + cfdfc0_throughput
   <= 1
 throughput_channel: - bufNumSlots_control_merge0_index_index_mux0
   + cfdfc0_throughput_control_merge0_index_index_mux0 <= 0
 throughput_data: dataBufPresent_control_merge0_index_index_mux0
   - cfdfc0_throughput_control_merge0_index_index_mux0 + cfdfc0_throughput
   <= 1
 throughput_channel: - bufNumSlots_fork2_outs_0_data_cond_br5
   + cfdfc0_throughput_fork2_outs_0_data_cond_br5 <= 0
 throughput_data: dataBufPresent_fork2_outs_0_data_cond_br5
   - cfdfc0_throughput_fork2_outs_0_data_cond_br5 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_fork2_outs_1_ctrl_constant8
   + cfdfc0_throughput_fork2_outs_1_ctrl_constant8 <= 0
 throughput_data: dataBufPresent_fork2_outs_1_ctrl_constant8
   - cfdfc0_throughput_fork2_outs_1_ctrl_constant8 + cfdfc0_throughput
   <= 1
 throughput_channel: - bufNumSlots_source0_outs_ctrl_constant1
   + cfdfc0_throughput_source0_outs_ctrl_constant1 <= 0
 throughput_data: dataBufPresent_source0_outs_ctrl_constant1
   - cfdfc0_throughput_source0_outs_ctrl_constant1 + cfdfc0_throughput
   <= 1
 throughput_channel: - bufNumSlots_constant1_outs_ins_extsi1
   + cfdfc0_throughput_constant1_outs_ins_extsi1 <= 0
 throughput_data: dataBufPresent_constant1_outs_ins_extsi1
   - cfdfc0_throughput_constant1_outs_ins_extsi1 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_extsi1_outs_rhs_cmpi0
   + cfdfc0_throughput_extsi1_outs_rhs_cmpi0 <= 0
 throughput_data: dataBufPresent_extsi1_outs_rhs_cmpi0
   - cfdfc0_throughput_extsi1_outs_rhs_cmpi0 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_constant8_outs_data_cond_br4
   + cfdfc0_throughput_constant8_outs_data_cond_br4 <= 0
 throughput_data: dataBufPresent_constant8_outs_data_cond_br4
   - cfdfc0_throughput_constant8_outs_data_cond_br4 + cfdfc0_throughput
   <= 1
 throughput_channel: - bufNumSlots_load0_dataOut_ins_fork3
   + cfdfc0_throughput_load0_dataOut_ins_fork3 <= 0
 throughput_data: dataBufPresent_load0_dataOut_ins_fork3
   - cfdfc0_throughput_load0_dataOut_ins_fork3 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_fork3_outs_0_lhs_muli0
   + cfdfc0_throughput_fork3_outs_0_lhs_muli0 <= 0
 throughput_data: dataBufPresent_fork3_outs_0_lhs_muli0
   - cfdfc0_throughput_fork3_outs_0_lhs_muli0 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_fork3_outs_1_rhs_muli0
   + cfdfc0_throughput_fork3_outs_1_rhs_muli0 <= 0
 throughput_data: dataBufPresent_fork3_outs_1_rhs_muli0
   - cfdfc0_throughput_fork3_outs_1_rhs_muli0 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_load1_dataOut_ins_fork4
   + cfdfc0_throughput_load1_dataOut_ins_fork4 <= 0
 throughput_data: dataBufPresent_load1_dataOut_ins_fork4
   - cfdfc0_throughput_load1_dataOut_ins_fork4 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_fork4_outs_0_lhs_muli1
   + cfdfc0_throughput_fork4_outs_0_lhs_muli1 <= 0
 throughput_data: dataBufPresent_fork4_outs_0_lhs_muli1
   - cfdfc0_throughput_fork4_outs_0_lhs_muli1 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_fork4_outs_1_rhs_muli1
   + cfdfc0_throughput_fork4_outs_1_rhs_muli1 <= 0
 throughput_data: dataBufPresent_fork4_outs_1_rhs_muli1
   - cfdfc0_throughput_fork4_outs_1_rhs_muli1 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_muli0_result_lhs_addi0
   + cfdfc0_throughput_muli0_result_lhs_addi0 <= 0
 throughput_data: dataBufPresent_muli0_result_lhs_addi0
   - cfdfc0_throughput_muli0_result_lhs_addi0 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_muli1_result_rhs_addi0
   + cfdfc0_throughput_muli1_result_rhs_addi0 <= 0
 throughput_data: dataBufPresent_muli1_result_rhs_addi0
   - cfdfc0_throughput_muli1_result_rhs_addi0 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_addi0_result_ins_fork5
   + cfdfc0_throughput_addi0_result_ins_fork5 <= 0
 throughput_data: dataBufPresent_addi0_result_ins_fork5
   - cfdfc0_throughput_addi0_result_ins_fork5 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_fork5_outs_0_data_cond_br6
   + cfdfc0_throughput_fork5_outs_0_data_cond_br6 <= 0
 throughput_data: dataBufPresent_fork5_outs_0_data_cond_br6
   - cfdfc0_throughput_fork5_outs_0_data_cond_br6 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_fork5_outs_1_lhs_cmpi0
   + cfdfc0_throughput_fork5_outs_1_lhs_cmpi0 <= 0
 throughput_data: dataBufPresent_fork5_outs_1_lhs_cmpi0
   - cfdfc0_throughput_fork5_outs_1_lhs_cmpi0 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_cmpi0_result_ins_fork6
   + cfdfc0_throughput_cmpi0_result_ins_fork6 <= 0
 throughput_data: dataBufPresent_cmpi0_result_ins_fork6
   - cfdfc0_throughput_cmpi0_result_ins_fork6 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_fork6_outs_0_condition_cond_br3
   + cfdfc0_throughput_fork6_outs_0_condition_cond_br3 <= 0
 throughput_data: dataBufPresent_fork6_outs_0_condition_cond_br3
   - cfdfc0_throughput_fork6_outs_0_condition_cond_br3 + cfdfc0_throughput
   <= 1
 throughput_channel: - bufNumSlots_fork6_outs_1_condition_cond_br6
   + cfdfc0_throughput_fork6_outs_1_condition_cond_br6 <= 0
 throughput_data: dataBufPresent_fork6_outs_1_condition_cond_br6
   - cfdfc0_throughput_fork6_outs_1_condition_cond_br6 + cfdfc0_throughput
   <= 1
 throughput_channel: - bufNumSlots_fork6_outs_2_condition_cond_br5
   + cfdfc0_throughput_fork6_outs_2_condition_cond_br5 <= 0
 throughput_data: dataBufPresent_fork6_outs_2_condition_cond_br5
   - cfdfc0_throughput_fork6_outs_2_condition_cond_br5 + cfdfc0_throughput
   <= 1
 throughput_channel: - bufNumSlots_fork6_outs_3_condition_cond_br4
   + cfdfc0_throughput_fork6_outs_3_condition_cond_br4 <= 0
 throughput_data: dataBufPresent_fork6_outs_3_condition_cond_br4
   - cfdfc0_throughput_fork6_outs_3_condition_cond_br4 + cfdfc0_throughput
   <= 1
 throughput_channel: - bufNumSlots_cond_br3_trueOut_ins_extsi8
   + cfdfc0_throughput_cond_br3_trueOut_ins_extsi8 <= 0
 throughput_data: dataBufPresent_cond_br3_trueOut_ins_extsi8
   - cfdfc0_throughput_cond_br3_trueOut_ins_extsi8 + cfdfc0_throughput
   <= 1
 throughput_channel: - bufNumSlots_cond_br3_falseOut_data_cond_br7
   + cfdfc0_throughput_cond_br3_falseOut_data_cond_br7 <= 0
 throughput_data: dataBufPresent_cond_br3_falseOut_data_cond_br7
   - cfdfc0_throughput_cond_br3_falseOut_data_cond_br7 + cfdfc0_throughput
   <= 1
 throughput_channel: - bufNumSlots_cond_br5_falseOut_ins_fork7
   + cfdfc0_throughput_cond_br5_falseOut_ins_fork7 <= 0
 throughput_data: dataBufPresent_cond_br5_falseOut_ins_fork7
   - cfdfc0_throughput_cond_br5_falseOut_ins_fork7 + cfdfc0_throughput
   <= 1
 throughput_channel: - bufNumSlots_cond_br6_falseOut_lhs_cmpi1
   + cfdfc0_throughput_cond_br6_falseOut_lhs_cmpi1 <= 0
 throughput_data: dataBufPresent_cond_br6_falseOut_lhs_cmpi1
   - cfdfc0_throughput_cond_br6_falseOut_lhs_cmpi1 + cfdfc0_throughput
   <= 1
 throughput_channel: - bufNumSlots_fork7_outs_0_data_cond_br9
   + cfdfc0_throughput_fork7_outs_0_data_cond_br9 <= 0
 throughput_data: dataBufPresent_fork7_outs_0_data_cond_br9
   - cfdfc0_throughput_fork7_outs_0_data_cond_br9 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_fork7_outs_1_ctrl_constant10
   + cfdfc0_throughput_fork7_outs_1_ctrl_constant10 <= 0
 throughput_data: dataBufPresent_fork7_outs_1_ctrl_constant10
   - cfdfc0_throughput_fork7_outs_1_ctrl_constant10 + cfdfc0_throughput
   <= 1
 throughput_channel: - bufNumSlots_source1_outs_ctrl_constant2
   + cfdfc0_throughput_source1_outs_ctrl_constant2 <= 0
 throughput_data: dataBufPresent_source1_outs_ctrl_constant2
   - cfdfc0_throughput_source1_outs_ctrl_constant2 + cfdfc0_throughput
   <= 1
 throughput_channel: - bufNumSlots_constant2_outs_ins_extsi2
   + cfdfc0_throughput_constant2_outs_ins_extsi2 <= 0
 throughput_data: dataBufPresent_constant2_outs_ins_extsi2
   - cfdfc0_throughput_constant2_outs_ins_extsi2 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_extsi2_outs_rhs_cmpi1
   + cfdfc0_throughput_extsi2_outs_rhs_cmpi1 <= 0
 throughput_data: dataBufPresent_extsi2_outs_rhs_cmpi1
   - cfdfc0_throughput_extsi2_outs_rhs_cmpi1 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_constant10_outs_data_cond_br8
   + cfdfc0_throughput_constant10_outs_data_cond_br8 <= 0
 throughput_data: dataBufPresent_constant10_outs_data_cond_br8
   - cfdfc0_throughput_constant10_outs_data_cond_br8 + cfdfc0_throughput
   <= 1
 throughput_channel: - bufNumSlots_cmpi1_result_ins_fork8
   + cfdfc0_throughput_cmpi1_result_ins_fork8 <= 0
 throughput_data: dataBufPresent_cmpi1_result_ins_fork8
   - cfdfc0_throughput_cmpi1_result_ins_fork8 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_fork8_outs_0_condition_cond_br7
   + cfdfc0_throughput_fork8_outs_0_condition_cond_br7 <= 0
 throughput_data: dataBufPresent_fork8_outs_0_condition_cond_br7
   - cfdfc0_throughput_fork8_outs_0_condition_cond_br7 + cfdfc0_throughput
   <= 1
 throughput_channel: - bufNumSlots_fork8_outs_1_condition_cond_br9
   + cfdfc0_throughput_fork8_outs_1_condition_cond_br9 <= 0
 throughput_data: dataBufPresent_fork8_outs_1_condition_cond_br9
   - cfdfc0_throughput_fork8_outs_1_condition_cond_br9 + cfdfc0_throughput
   <= 1
 throughput_channel: - bufNumSlots_fork8_outs_2_condition_cond_br8
   + cfdfc0_throughput_fork8_outs_2_condition_cond_br8 <= 0
 throughput_data: dataBufPresent_fork8_outs_2_condition_cond_br8
   - cfdfc0_throughput_fork8_outs_2_condition_cond_br8 + cfdfc0_throughput
   <= 1
 throughput_channel: - bufNumSlots_cond_br7_trueOut_ins_extsi9
   + cfdfc0_throughput_cond_br7_trueOut_ins_extsi9 <= 0
 throughput_data: dataBufPresent_cond_br7_trueOut_ins_extsi9
   - cfdfc0_throughput_cond_br7_trueOut_ins_extsi9 + cfdfc0_throughput
   <= 1
 throughput_channel: - bufNumSlots_cond_br7_falseOut_ins_extsi10
   + cfdfc0_throughput_cond_br7_falseOut_ins_extsi10 <= 0
 throughput_data: dataBufPresent_cond_br7_falseOut_ins_extsi10
   - cfdfc0_throughput_cond_br7_falseOut_ins_extsi10 + cfdfc0_throughput
   <= 1
 throughput_channel: - bufNumSlots_cond_br9_falseOut_ins_fork9
   + cfdfc0_throughput_cond_br9_falseOut_ins_fork9 <= 0
 throughput_data: dataBufPresent_cond_br9_falseOut_ins_fork9
   - cfdfc0_throughput_cond_br9_falseOut_ins_fork9 + cfdfc0_throughput
   <= 1
 throughput_channel: - bufNumSlots_extsi10_outs_lhs_addi1
   + cfdfc0_throughput_extsi10_outs_lhs_addi1 <= 0
 throughput_data: dataBufPresent_extsi10_outs_lhs_addi1
   - cfdfc0_throughput_extsi10_outs_lhs_addi1 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_fork9_outs_0_ctrl_constant3
   + cfdfc0_throughput_fork9_outs_0_ctrl_constant3 <= 0
 throughput_data: dataBufPresent_fork9_outs_0_ctrl_constant3
   - cfdfc0_throughput_fork9_outs_0_ctrl_constant3 + cfdfc0_throughput
   <= 1
 throughput_channel: - bufNumSlots_fork9_outs_1_data_cond_br11
   + cfdfc0_throughput_fork9_outs_1_data_cond_br11 <= 0
 throughput_data: dataBufPresent_fork9_outs_1_data_cond_br11
   - cfdfc0_throughput_fork9_outs_1_data_cond_br11 + cfdfc0_throughput
   <= 1
 throughput_channel: - bufNumSlots_constant3_outs_data_cond_br12
   + cfdfc0_throughput_constant3_outs_data_cond_br12 <= 0
 throughput_data: dataBufPresent_constant3_outs_data_cond_br12
   - cfdfc0_throughput_constant3_outs_data_cond_br12 + cfdfc0_throughput
   <= 1
 throughput_channel: - bufNumSlots_source2_outs_ctrl_constant4
   + cfdfc0_throughput_source2_outs_ctrl_constant4 <= 0
 throughput_data: dataBufPresent_source2_outs_ctrl_constant4
   - cfdfc0_throughput_source2_outs_ctrl_constant4 + cfdfc0_throughput
   <= 1
 throughput_channel: - bufNumSlots_constant4_outs_ins_extsi11
   + cfdfc0_throughput_constant4_outs_ins_extsi11 <= 0
 throughput_data: dataBufPresent_constant4_outs_ins_extsi11
   - cfdfc0_throughput_constant4_outs_ins_extsi11 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_extsi11_outs_rhs_addi1
   + cfdfc0_throughput_extsi11_outs_rhs_addi1 <= 0
 throughput_data: dataBufPresent_extsi11_outs_rhs_addi1
   - cfdfc0_throughput_extsi11_outs_rhs_addi1 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_source3_outs_ctrl_constant5
   + cfdfc0_throughput_source3_outs_ctrl_constant5 <= 0
 throughput_data: dataBufPresent_source3_outs_ctrl_constant5
   - cfdfc0_throughput_source3_outs_ctrl_constant5 + cfdfc0_throughput
   <= 1
 throughput_channel: - bufNumSlots_constant5_outs_ins_extsi12
   + cfdfc0_throughput_constant5_outs_ins_extsi12 <= 0
 throughput_data: dataBufPresent_constant5_outs_ins_extsi12
   - cfdfc0_throughput_constant5_outs_ins_extsi12 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_extsi12_outs_rhs_cmpi2
   + cfdfc0_throughput_extsi12_outs_rhs_cmpi2 <= 0
 throughput_data: dataBufPresent_extsi12_outs_rhs_cmpi2
   - cfdfc0_throughput_extsi12_outs_rhs_cmpi2 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_addi1_result_ins_fork10
   + cfdfc0_throughput_addi1_result_ins_fork10 <= 0
 throughput_data: dataBufPresent_addi1_result_ins_fork10
   - cfdfc0_throughput_addi1_result_ins_fork10 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_fork10_outs_0_data_cond_br10
   + cfdfc0_throughput_fork10_outs_0_data_cond_br10 <= 0
 throughput_data: dataBufPresent_fork10_outs_0_data_cond_br10
   - cfdfc0_throughput_fork10_outs_0_data_cond_br10 + cfdfc0_throughput
   <= 1
 throughput_channel: - bufNumSlots_fork10_outs_1_lhs_cmpi2
   + cfdfc0_throughput_fork10_outs_1_lhs_cmpi2 <= 0
 throughput_data: dataBufPresent_fork10_outs_1_lhs_cmpi2
   - cfdfc0_throughput_fork10_outs_1_lhs_cmpi2 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_cmpi2_result_ins_fork11
   + cfdfc0_throughput_cmpi2_result_ins_fork11 <= 0
 throughput_data: dataBufPresent_cmpi2_result_ins_fork11
   - cfdfc0_throughput_cmpi2_result_ins_fork11 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_fork11_outs_0_condition_cond_br10
   + cfdfc0_throughput_fork11_outs_0_condition_cond_br10 <= 0
 throughput_data: dataBufPresent_fork11_outs_0_condition_cond_br10
   - cfdfc0_throughput_fork11_outs_0_condition_cond_br10
   + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_fork11_outs_1_condition_cond_br11
   + cfdfc0_throughput_fork11_outs_1_condition_cond_br11 <= 0
 throughput_data: dataBufPresent_fork11_outs_1_condition_cond_br11
   - cfdfc0_throughput_fork11_outs_1_condition_cond_br11
   + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_fork11_outs_2_condition_cond_br12
   + cfdfc0_throughput_fork11_outs_2_condition_cond_br12 <= 0
 throughput_data: dataBufPresent_fork11_outs_2_condition_cond_br12
   - cfdfc0_throughput_fork11_outs_2_condition_cond_br12
   + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_cond_br10_trueOut_ins_trunci2
   + cfdfc0_throughput_cond_br10_trueOut_ins_trunci2 <= 0
 throughput_data: dataBufPresent_cond_br10_trueOut_ins_trunci2
   - cfdfc0_throughput_cond_br10_trueOut_ins_trunci2 + cfdfc0_throughput
   <= 1
 throughput_channel: - bufNumSlots_trunci2_outs_ins_1_mux0
   + cfdfc0_throughput_trunci2_outs_ins_1_mux0 <= 0
 throughput_data: dataBufPresent_trunci2_outs_ins_1_mux0
   - cfdfc0_throughput_trunci2_outs_ins_1_mux0 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_cond_br11_trueOut_ins_1_control_merge0
   + cfdfc0_throughput_cond_br11_trueOut_ins_1_control_merge0 <= 0
 throughput_data: dataBufPresent_cond_br11_trueOut_ins_1_control_merge0
   - cfdfc0_throughput_cond_br11_trueOut_ins_1_control_merge0
   + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_cond_br12_falseOut_ins_extsi13
   + cfdfc0_throughput_cond_br12_falseOut_ins_extsi13 <= 0
 throughput_data: dataBufPresent_cond_br12_falseOut_ins_extsi13
   - cfdfc0_throughput_cond_br12_falseOut_ins_extsi13 + cfdfc0_throughput
   <= 1
 through_unitRetiming: cfdfc0_retIn_load0 - cfdfc0_retOut_load0
   + cfdfc0_throughput = 0
 through_unitRetiming: cfdfc0_retIn_load1 - cfdfc0_retOut_load1
   + cfdfc0_throughput = 0
 through_unitRetiming: cfdfc0_retIn_muli0 - cfdfc0_retOut_muli0
   + 4 cfdfc0_throughput = 0
 through_unitRetiming: cfdfc0_retIn_muli1 - cfdfc0_retOut_muli1
   + 4 cfdfc0_throughput = 0
Bounds
Binaries
 dataBufPresent_collision_donut_x_memref_mem_controller3
 bufPresent_collision_donut_x_memref_mem_controller3
 shiftReg_collision_donut_x_memref_mem_controller3
 dataBufPresent_collision_donut_y_memref_mem_controller2
 bufPresent_collision_donut_y_memref_mem_controller2
 shiftReg_collision_donut_y_memref_mem_controller2
 dataBufPresent_collision_donut_x_start_memStart_mem_controller3
 bufPresent_collision_donut_x_start_memStart_mem_controller3
 shiftReg_collision_donut_x_start_memStart_mem_controller3
 dataBufPresent_collision_donut_y_start_memStart_mem_controller2
 bufPresent_collision_donut_y_start_memStart_mem_controller2
 shiftReg_collision_donut_y_start_memStart_mem_controller2
 dataBufPresent_collision_donut_start_ins_fork0
 bufPresent_collision_donut_start_ins_fork0
 shiftReg_collision_donut_start_ins_fork0
 dataBufPresent_fork0_outs_0_ctrl_constant0
 bufPresent_fork0_outs_0_ctrl_constant0
 shiftReg_fork0_outs_0_ctrl_constant0
 dataBufPresent_fork0_outs_1_ins_3_end0 bufPresent_fork0_outs_1_ins_3_end0
 shiftReg_fork0_outs_1_ins_3_end0
 dataBufPresent_fork0_outs_2_ins_0_control_merge0
 bufPresent_fork0_outs_2_ins_0_control_merge0
 shiftReg_fork0_outs_2_ins_0_control_merge0
 dataBufPresent_mem_controller2_ldData_0_dataFromMem_load1
 bufPresent_mem_controller2_ldData_0_dataFromMem_load1
 shiftReg_mem_controller2_ldData_0_dataFromMem_load1
 dataBufPresent_mem_controller2_memEnd_ins_2_end0
 bufPresent_mem_controller2_memEnd_ins_2_end0
 shiftReg_mem_controller2_memEnd_ins_2_end0
 dataBufPresent_mem_controller3_ldData_0_dataFromMem_load0
 bufPresent_mem_controller3_ldData_0_dataFromMem_load0
 shiftReg_mem_controller3_ldData_0_dataFromMem_load0
 dataBufPresent_mem_controller3_memEnd_ins_1_end0
 bufPresent_mem_controller3_memEnd_ins_1_end0
 shiftReg_mem_controller3_memEnd_ins_1_end0
 dataBufPresent_constant0_outs_ins_extsi7
 bufPresent_constant0_outs_ins_extsi7 shiftReg_constant0_outs_ins_extsi7
 dataBufPresent_extsi7_outs_ins_0_mux0 bufPresent_extsi7_outs_ins_0_mux0
 shiftReg_extsi7_outs_ins_0_mux0 dataBufPresent_mux0_outs_ins_fork1
 bufPresent_mux0_outs_ins_fork1 shiftReg_mux0_outs_ins_fork1
 dataBufPresent_fork1_outs_0_ins_trunci0
 bufPresent_fork1_outs_0_ins_trunci0 shiftReg_fork1_outs_0_ins_trunci0
 dataBufPresent_fork1_outs_1_ins_trunci1
 bufPresent_fork1_outs_1_ins_trunci1 shiftReg_fork1_outs_1_ins_trunci1
 dataBufPresent_fork1_outs_2_data_cond_br3
 bufPresent_fork1_outs_2_data_cond_br3 shiftReg_fork1_outs_2_data_cond_br3
 dataBufPresent_trunci0_outs_addrIn_load1
 bufPresent_trunci0_outs_addrIn_load1 shiftReg_trunci0_outs_addrIn_load1
 dataBufPresent_trunci1_outs_addrIn_load0
 bufPresent_trunci1_outs_addrIn_load0 shiftReg_trunci1_outs_addrIn_load0
 dataBufPresent_control_merge0_outs_ins_fork2
 bufPresent_control_merge0_outs_ins_fork2
 shiftReg_control_merge0_outs_ins_fork2
 dataBufPresent_control_merge0_index_index_mux0
 bufPresent_control_merge0_index_index_mux0
 shiftReg_control_merge0_index_index_mux0
 dataBufPresent_fork2_outs_0_data_cond_br5
 bufPresent_fork2_outs_0_data_cond_br5 shiftReg_fork2_outs_0_data_cond_br5
 dataBufPresent_fork2_outs_1_ctrl_constant8
 bufPresent_fork2_outs_1_ctrl_constant8
 shiftReg_fork2_outs_1_ctrl_constant8
 dataBufPresent_source0_outs_ctrl_constant1
 bufPresent_source0_outs_ctrl_constant1
 shiftReg_source0_outs_ctrl_constant1
 dataBufPresent_constant1_outs_ins_extsi1
 bufPresent_constant1_outs_ins_extsi1 shiftReg_constant1_outs_ins_extsi1
 dataBufPresent_extsi1_outs_rhs_cmpi0 bufPresent_extsi1_outs_rhs_cmpi0
 shiftReg_extsi1_outs_rhs_cmpi0 dataBufPresent_constant8_outs_data_cond_br4
 bufPresent_constant8_outs_data_cond_br4
 shiftReg_constant8_outs_data_cond_br4
 dataBufPresent_load0_addrOut_ldAddr_0_mem_controller3
 bufPresent_load0_addrOut_ldAddr_0_mem_controller3
 shiftReg_load0_addrOut_ldAddr_0_mem_controller3
 dataBufPresent_load0_dataOut_ins_fork3 bufPresent_load0_dataOut_ins_fork3
 shiftReg_load0_dataOut_ins_fork3 dataBufPresent_fork3_outs_0_lhs_muli0
 bufPresent_fork3_outs_0_lhs_muli0 shiftReg_fork3_outs_0_lhs_muli0
 dataBufPresent_fork3_outs_1_rhs_muli0 bufPresent_fork3_outs_1_rhs_muli0
 shiftReg_fork3_outs_1_rhs_muli0
 dataBufPresent_load1_addrOut_ldAddr_0_mem_controller2
 bufPresent_load1_addrOut_ldAddr_0_mem_controller2
 shiftReg_load1_addrOut_ldAddr_0_mem_controller2
 dataBufPresent_load1_dataOut_ins_fork4 bufPresent_load1_dataOut_ins_fork4
 shiftReg_load1_dataOut_ins_fork4 dataBufPresent_fork4_outs_0_lhs_muli1
 bufPresent_fork4_outs_0_lhs_muli1 shiftReg_fork4_outs_0_lhs_muli1
 dataBufPresent_fork4_outs_1_rhs_muli1 bufPresent_fork4_outs_1_rhs_muli1
 shiftReg_fork4_outs_1_rhs_muli1 dataBufPresent_muli0_result_lhs_addi0
 bufPresent_muli0_result_lhs_addi0 shiftReg_muli0_result_lhs_addi0
 dataBufPresent_muli1_result_rhs_addi0 bufPresent_muli1_result_rhs_addi0
 shiftReg_muli1_result_rhs_addi0 dataBufPresent_addi0_result_ins_fork5
 bufPresent_addi0_result_ins_fork5 shiftReg_addi0_result_ins_fork5
 dataBufPresent_fork5_outs_0_data_cond_br6
 bufPresent_fork5_outs_0_data_cond_br6 shiftReg_fork5_outs_0_data_cond_br6
 dataBufPresent_fork5_outs_1_lhs_cmpi0 bufPresent_fork5_outs_1_lhs_cmpi0
 shiftReg_fork5_outs_1_lhs_cmpi0 dataBufPresent_cmpi0_result_ins_fork6
 bufPresent_cmpi0_result_ins_fork6 shiftReg_cmpi0_result_ins_fork6
 dataBufPresent_fork6_outs_0_condition_cond_br3
 bufPresent_fork6_outs_0_condition_cond_br3
 shiftReg_fork6_outs_0_condition_cond_br3
 dataBufPresent_fork6_outs_1_condition_cond_br6
 bufPresent_fork6_outs_1_condition_cond_br6
 shiftReg_fork6_outs_1_condition_cond_br6
 dataBufPresent_fork6_outs_2_condition_cond_br5
 bufPresent_fork6_outs_2_condition_cond_br5
 shiftReg_fork6_outs_2_condition_cond_br5
 dataBufPresent_fork6_outs_3_condition_cond_br4
 bufPresent_fork6_outs_3_condition_cond_br4
 shiftReg_fork6_outs_3_condition_cond_br4
 dataBufPresent_cond_br3_trueOut_ins_extsi8
 bufPresent_cond_br3_trueOut_ins_extsi8
 shiftReg_cond_br3_trueOut_ins_extsi8
 dataBufPresent_cond_br3_falseOut_data_cond_br7
 bufPresent_cond_br3_falseOut_data_cond_br7
 shiftReg_cond_br3_falseOut_data_cond_br7
 dataBufPresent_extsi8_outs_ins_0_mux1 bufPresent_extsi8_outs_ins_0_mux1
 shiftReg_extsi8_outs_ins_0_mux1 dataBufPresent_cond_br4_trueOut_ins_0_mux2
 bufPresent_cond_br4_trueOut_ins_0_mux2
 shiftReg_cond_br4_trueOut_ins_0_mux2
 dataBufPresent_cond_br4_falseOut_ins_sink0
 bufPresent_cond_br4_falseOut_ins_sink0
 shiftReg_cond_br4_falseOut_ins_sink0
 dataBufPresent_cond_br5_trueOut_ins_0_control_merge3
 bufPresent_cond_br5_trueOut_ins_0_control_merge3
 shiftReg_cond_br5_trueOut_ins_0_control_merge3
 dataBufPresent_cond_br5_falseOut_ins_fork7
 bufPresent_cond_br5_falseOut_ins_fork7
 shiftReg_cond_br5_falseOut_ins_fork7
 dataBufPresent_cond_br6_trueOut_ins_sink1
 bufPresent_cond_br6_trueOut_ins_sink1 shiftReg_cond_br6_trueOut_ins_sink1
 dataBufPresent_cond_br6_falseOut_lhs_cmpi1
 bufPresent_cond_br6_falseOut_lhs_cmpi1
 shiftReg_cond_br6_falseOut_lhs_cmpi1
 dataBufPresent_fork7_outs_0_data_cond_br9
 bufPresent_fork7_outs_0_data_cond_br9 shiftReg_fork7_outs_0_data_cond_br9
 dataBufPresent_fork7_outs_1_ctrl_constant10
 bufPresent_fork7_outs_1_ctrl_constant10
 shiftReg_fork7_outs_1_ctrl_constant10
 dataBufPresent_source1_outs_ctrl_constant2
 bufPresent_source1_outs_ctrl_constant2
 shiftReg_source1_outs_ctrl_constant2
 dataBufPresent_constant2_outs_ins_extsi2
 bufPresent_constant2_outs_ins_extsi2 shiftReg_constant2_outs_ins_extsi2
 dataBufPresent_extsi2_outs_rhs_cmpi1 bufPresent_extsi2_outs_rhs_cmpi1
 shiftReg_extsi2_outs_rhs_cmpi1
 dataBufPresent_constant10_outs_data_cond_br8
 bufPresent_constant10_outs_data_cond_br8
 shiftReg_constant10_outs_data_cond_br8
 dataBufPresent_cmpi1_result_ins_fork8 bufPresent_cmpi1_result_ins_fork8
 shiftReg_cmpi1_result_ins_fork8
 dataBufPresent_fork8_outs_0_condition_cond_br7
 bufPresent_fork8_outs_0_condition_cond_br7
 shiftReg_fork8_outs_0_condition_cond_br7
 dataBufPresent_fork8_outs_1_condition_cond_br9
 bufPresent_fork8_outs_1_condition_cond_br9
 shiftReg_fork8_outs_1_condition_cond_br9
 dataBufPresent_fork8_outs_2_condition_cond_br8
 bufPresent_fork8_outs_2_condition_cond_br8
 shiftReg_fork8_outs_2_condition_cond_br8
 dataBufPresent_cond_br7_trueOut_ins_extsi9
 bufPresent_cond_br7_trueOut_ins_extsi9
 shiftReg_cond_br7_trueOut_ins_extsi9
 dataBufPresent_cond_br7_falseOut_ins_extsi10
 bufPresent_cond_br7_falseOut_ins_extsi10
 shiftReg_cond_br7_falseOut_ins_extsi10
 dataBufPresent_extsi9_outs_ins_0_mux3 bufPresent_extsi9_outs_ins_0_mux3
 shiftReg_extsi9_outs_ins_0_mux3 dataBufPresent_cond_br8_trueOut_ins_0_mux4
 bufPresent_cond_br8_trueOut_ins_0_mux4
 shiftReg_cond_br8_trueOut_ins_0_mux4
 dataBufPresent_cond_br8_falseOut_ins_sink3
 bufPresent_cond_br8_falseOut_ins_sink3
 shiftReg_cond_br8_falseOut_ins_sink3
 dataBufPresent_cond_br9_trueOut_ins_0_control_merge4
 bufPresent_cond_br9_trueOut_ins_0_control_merge4
 shiftReg_cond_br9_trueOut_ins_0_control_merge4
 dataBufPresent_cond_br9_falseOut_ins_fork9
 bufPresent_cond_br9_falseOut_ins_fork9
 shiftReg_cond_br9_falseOut_ins_fork9 dataBufPresent_extsi10_outs_lhs_addi1
 bufPresent_extsi10_outs_lhs_addi1 shiftReg_extsi10_outs_lhs_addi1
 dataBufPresent_fork9_outs_0_ctrl_constant3
 bufPresent_fork9_outs_0_ctrl_constant3
 shiftReg_fork9_outs_0_ctrl_constant3
 dataBufPresent_fork9_outs_1_data_cond_br11
 bufPresent_fork9_outs_1_data_cond_br11
 shiftReg_fork9_outs_1_data_cond_br11
 dataBufPresent_constant3_outs_data_cond_br12
 bufPresent_constant3_outs_data_cond_br12
 shiftReg_constant3_outs_data_cond_br12
 dataBufPresent_source2_outs_ctrl_constant4
 bufPresent_source2_outs_ctrl_constant4
 shiftReg_source2_outs_ctrl_constant4
 dataBufPresent_constant4_outs_ins_extsi11
 bufPresent_constant4_outs_ins_extsi11 shiftReg_constant4_outs_ins_extsi11
 dataBufPresent_extsi11_outs_rhs_addi1 bufPresent_extsi11_outs_rhs_addi1
 shiftReg_extsi11_outs_rhs_addi1 dataBufPresent_source3_outs_ctrl_constant5
 bufPresent_source3_outs_ctrl_constant5
 shiftReg_source3_outs_ctrl_constant5
 dataBufPresent_constant5_outs_ins_extsi12
 bufPresent_constant5_outs_ins_extsi12 shiftReg_constant5_outs_ins_extsi12
 dataBufPresent_extsi12_outs_rhs_cmpi2 bufPresent_extsi12_outs_rhs_cmpi2
 shiftReg_extsi12_outs_rhs_cmpi2 dataBufPresent_addi1_result_ins_fork10
 bufPresent_addi1_result_ins_fork10 shiftReg_addi1_result_ins_fork10
 dataBufPresent_fork10_outs_0_data_cond_br10
 bufPresent_fork10_outs_0_data_cond_br10
 shiftReg_fork10_outs_0_data_cond_br10
 dataBufPresent_fork10_outs_1_lhs_cmpi2 bufPresent_fork10_outs_1_lhs_cmpi2
 shiftReg_fork10_outs_1_lhs_cmpi2 dataBufPresent_cmpi2_result_ins_fork11
 bufPresent_cmpi2_result_ins_fork11 shiftReg_cmpi2_result_ins_fork11
 dataBufPresent_fork11_outs_0_condition_cond_br10
 bufPresent_fork11_outs_0_condition_cond_br10
 shiftReg_fork11_outs_0_condition_cond_br10
 dataBufPresent_fork11_outs_1_condition_cond_br11
 bufPresent_fork11_outs_1_condition_cond_br11
 shiftReg_fork11_outs_1_condition_cond_br11
 dataBufPresent_fork11_outs_2_condition_cond_br12
 bufPresent_fork11_outs_2_condition_cond_br12
 shiftReg_fork11_outs_2_condition_cond_br12
 dataBufPresent_cond_br10_trueOut_ins_trunci2
 bufPresent_cond_br10_trueOut_ins_trunci2
 shiftReg_cond_br10_trueOut_ins_trunci2
 dataBufPresent_cond_br10_falseOut_ins_1_mux1
 bufPresent_cond_br10_falseOut_ins_1_mux1
 shiftReg_cond_br10_falseOut_ins_1_mux1
 dataBufPresent_trunci2_outs_ins_1_mux0 bufPresent_trunci2_outs_ins_1_mux0
 shiftReg_trunci2_outs_ins_1_mux0
 dataBufPresent_cond_br11_trueOut_ins_1_control_merge0
 bufPresent_cond_br11_trueOut_ins_1_control_merge0
 shiftReg_cond_br11_trueOut_ins_1_control_merge0
 dataBufPresent_cond_br11_falseOut_ins_1_control_merge3
 bufPresent_cond_br11_falseOut_ins_1_control_merge3
 shiftReg_cond_br11_falseOut_ins_1_control_merge3
 dataBufPresent_cond_br12_trueOut_ins_sink5
 bufPresent_cond_br12_trueOut_ins_sink5
 shiftReg_cond_br12_trueOut_ins_sink5
 dataBufPresent_cond_br12_falseOut_ins_extsi13
 bufPresent_cond_br12_falseOut_ins_extsi13
 shiftReg_cond_br12_falseOut_ins_extsi13
 dataBufPresent_extsi13_outs_ins_1_mux2 bufPresent_extsi13_outs_ins_1_mux2
 shiftReg_extsi13_outs_ins_1_mux2 dataBufPresent_mux1_outs_ins_1_mux3
 bufPresent_mux1_outs_ins_1_mux3 shiftReg_mux1_outs_ins_1_mux3
 dataBufPresent_mux2_outs_ins_1_mux4 bufPresent_mux2_outs_ins_1_mux4
 shiftReg_mux2_outs_ins_1_mux4
 dataBufPresent_control_merge3_outs_ins_1_control_merge4
 bufPresent_control_merge3_outs_ins_1_control_merge4
 shiftReg_control_merge3_outs_ins_1_control_merge4
 dataBufPresent_control_merge3_index_ins_fork12
 bufPresent_control_merge3_index_ins_fork12
 shiftReg_control_merge3_index_ins_fork12
 dataBufPresent_fork12_outs_0_index_mux1
 bufPresent_fork12_outs_0_index_mux1 shiftReg_fork12_outs_0_index_mux1
 dataBufPresent_fork12_outs_1_index_mux2
 bufPresent_fork12_outs_1_index_mux2 shiftReg_fork12_outs_1_index_mux2
 dataBufPresent_mux3_outs_ins_extsi14 bufPresent_mux3_outs_ins_extsi14
 shiftReg_mux3_outs_ins_extsi14 dataBufPresent_extsi14_outs_lhs_shli0
 bufPresent_extsi14_outs_lhs_shli0 shiftReg_extsi14_outs_lhs_shli0
 dataBufPresent_mux4_outs_rhs_andi0 bufPresent_mux4_outs_rhs_andi0
 shiftReg_mux4_outs_rhs_andi0 dataBufPresent_control_merge4_outs_ins_fork14
 bufPresent_control_merge4_outs_ins_fork14
 shiftReg_control_merge4_outs_ins_fork14
 dataBufPresent_control_merge4_index_ins_fork13
 bufPresent_control_merge4_index_ins_fork13
 shiftReg_control_merge4_index_ins_fork13
 dataBufPresent_fork13_outs_0_index_mux3
 bufPresent_fork13_outs_0_index_mux3 shiftReg_fork13_outs_0_index_mux3
 dataBufPresent_fork13_outs_1_index_mux4
 bufPresent_fork13_outs_1_index_mux4 shiftReg_fork13_outs_1_index_mux4
 dataBufPresent_fork14_outs_0_ctrlEnd_mem_controller3
 bufPresent_fork14_outs_0_ctrlEnd_mem_controller3
 shiftReg_fork14_outs_0_ctrlEnd_mem_controller3
 dataBufPresent_fork14_outs_1_ctrlEnd_mem_controller2
 bufPresent_fork14_outs_1_ctrlEnd_mem_controller2
 shiftReg_fork14_outs_1_ctrlEnd_mem_controller2
 dataBufPresent_source4_outs_ctrl_constant15
 bufPresent_source4_outs_ctrl_constant15
 shiftReg_source4_outs_ctrl_constant15
 dataBufPresent_constant15_outs_ins_extsi6
 bufPresent_constant15_outs_ins_extsi6 shiftReg_constant15_outs_ins_extsi6
 dataBufPresent_extsi6_outs_rhs_shli0 bufPresent_extsi6_outs_rhs_shli0
 shiftReg_extsi6_outs_rhs_shli0 dataBufPresent_shli0_result_lhs_andi0
 bufPresent_shli0_result_lhs_andi0 shiftReg_shli0_result_lhs_andi0
 dataBufPresent_andi0_result_ins_0_end0 bufPresent_andi0_result_ins_0_end0
 shiftReg_andi0_result_ins_0_end0
Generals
 bufNumSlots_collision_donut_x_memref_mem_controller3
 dataLatency_collision_donut_x_memref_mem_controller3
 bufNumSlots_collision_donut_y_memref_mem_controller2
 dataLatency_collision_donut_y_memref_mem_controller2
 bufNumSlots_collision_donut_x_start_memStart_mem_controller3
 dataLatency_collision_donut_x_start_memStart_mem_controller3
 bufNumSlots_collision_donut_y_start_memStart_mem_controller2
 dataLatency_collision_donut_y_start_memStart_mem_controller2
 bufNumSlots_collision_donut_start_ins_fork0
 dataLatency_collision_donut_start_ins_fork0
 bufNumSlots_fork0_outs_0_ctrl_constant0
 dataLatency_fork0_outs_0_ctrl_constant0
 bufNumSlots_fork0_outs_1_ins_3_end0 dataLatency_fork0_outs_1_ins_3_end0
 bufNumSlots_fork0_outs_2_ins_0_control_merge0
 dataLatency_fork0_outs_2_ins_0_control_merge0
 bufNumSlots_mem_controller2_ldData_0_dataFromMem_load1
 dataLatency_mem_controller2_ldData_0_dataFromMem_load1
 bufNumSlots_mem_controller2_memEnd_ins_2_end0
 dataLatency_mem_controller2_memEnd_ins_2_end0
 bufNumSlots_mem_controller3_ldData_0_dataFromMem_load0
 dataLatency_mem_controller3_ldData_0_dataFromMem_load0
 bufNumSlots_mem_controller3_memEnd_ins_1_end0
 dataLatency_mem_controller3_memEnd_ins_1_end0
 bufNumSlots_constant0_outs_ins_extsi7
 dataLatency_constant0_outs_ins_extsi7 bufNumSlots_extsi7_outs_ins_0_mux0
 dataLatency_extsi7_outs_ins_0_mux0 bufNumSlots_mux0_outs_ins_fork1
 dataLatency_mux0_outs_ins_fork1 bufNumSlots_fork1_outs_0_ins_trunci0
 dataLatency_fork1_outs_0_ins_trunci0 bufNumSlots_fork1_outs_1_ins_trunci1
 dataLatency_fork1_outs_1_ins_trunci1
 bufNumSlots_fork1_outs_2_data_cond_br3
 dataLatency_fork1_outs_2_data_cond_br3
 bufNumSlots_trunci0_outs_addrIn_load1
 dataLatency_trunci0_outs_addrIn_load1
 bufNumSlots_trunci1_outs_addrIn_load0
 dataLatency_trunci1_outs_addrIn_load0
 bufNumSlots_control_merge0_outs_ins_fork2
 dataLatency_control_merge0_outs_ins_fork2
 bufNumSlots_control_merge0_index_index_mux0
 dataLatency_control_merge0_index_index_mux0
 bufNumSlots_fork2_outs_0_data_cond_br5
 dataLatency_fork2_outs_0_data_cond_br5
 bufNumSlots_fork2_outs_1_ctrl_constant8
 dataLatency_fork2_outs_1_ctrl_constant8
 bufNumSlots_source0_outs_ctrl_constant1
 dataLatency_source0_outs_ctrl_constant1
 bufNumSlots_constant1_outs_ins_extsi1
 dataLatency_constant1_outs_ins_extsi1 bufNumSlots_extsi1_outs_rhs_cmpi0
 dataLatency_extsi1_outs_rhs_cmpi0 bufNumSlots_constant8_outs_data_cond_br4
 dataLatency_constant8_outs_data_cond_br4
 bufNumSlots_load0_addrOut_ldAddr_0_mem_controller3
 dataLatency_load0_addrOut_ldAddr_0_mem_controller3
 bufNumSlots_load0_dataOut_ins_fork3 dataLatency_load0_dataOut_ins_fork3
 bufNumSlots_fork3_outs_0_lhs_muli0 dataLatency_fork3_outs_0_lhs_muli0
 bufNumSlots_fork3_outs_1_rhs_muli0 dataLatency_fork3_outs_1_rhs_muli0
 bufNumSlots_load1_addrOut_ldAddr_0_mem_controller2
 dataLatency_load1_addrOut_ldAddr_0_mem_controller2
 bufNumSlots_load1_dataOut_ins_fork4 dataLatency_load1_dataOut_ins_fork4
 bufNumSlots_fork4_outs_0_lhs_muli1 dataLatency_fork4_outs_0_lhs_muli1
 bufNumSlots_fork4_outs_1_rhs_muli1 dataLatency_fork4_outs_1_rhs_muli1
 bufNumSlots_muli0_result_lhs_addi0 dataLatency_muli0_result_lhs_addi0
 bufNumSlots_muli1_result_rhs_addi0 dataLatency_muli1_result_rhs_addi0
 bufNumSlots_addi0_result_ins_fork5 dataLatency_addi0_result_ins_fork5
 bufNumSlots_fork5_outs_0_data_cond_br6
 dataLatency_fork5_outs_0_data_cond_br6 bufNumSlots_fork5_outs_1_lhs_cmpi0
 dataLatency_fork5_outs_1_lhs_cmpi0 bufNumSlots_cmpi0_result_ins_fork6
 dataLatency_cmpi0_result_ins_fork6
 bufNumSlots_fork6_outs_0_condition_cond_br3
 dataLatency_fork6_outs_0_condition_cond_br3
 bufNumSlots_fork6_outs_1_condition_cond_br6
 dataLatency_fork6_outs_1_condition_cond_br6
 bufNumSlots_fork6_outs_2_condition_cond_br5
 dataLatency_fork6_outs_2_condition_cond_br5
 bufNumSlots_fork6_outs_3_condition_cond_br4
 dataLatency_fork6_outs_3_condition_cond_br4
 bufNumSlots_cond_br3_trueOut_ins_extsi8
 dataLatency_cond_br3_trueOut_ins_extsi8
 bufNumSlots_cond_br3_falseOut_data_cond_br7
 dataLatency_cond_br3_falseOut_data_cond_br7
 bufNumSlots_extsi8_outs_ins_0_mux1 dataLatency_extsi8_outs_ins_0_mux1
 bufNumSlots_cond_br4_trueOut_ins_0_mux2
 dataLatency_cond_br4_trueOut_ins_0_mux2
 bufNumSlots_cond_br4_falseOut_ins_sink0
 dataLatency_cond_br4_falseOut_ins_sink0
 bufNumSlots_cond_br5_trueOut_ins_0_control_merge3
 dataLatency_cond_br5_trueOut_ins_0_control_merge3
 bufNumSlots_cond_br5_falseOut_ins_fork7
 dataLatency_cond_br5_falseOut_ins_fork7
 bufNumSlots_cond_br6_trueOut_ins_sink1
 dataLatency_cond_br6_trueOut_ins_sink1
 bufNumSlots_cond_br6_falseOut_lhs_cmpi1
 dataLatency_cond_br6_falseOut_lhs_cmpi1
 bufNumSlots_fork7_outs_0_data_cond_br9
 dataLatency_fork7_outs_0_data_cond_br9
 bufNumSlots_fork7_outs_1_ctrl_constant10
 dataLatency_fork7_outs_1_ctrl_constant10
 bufNumSlots_source1_outs_ctrl_constant2
 dataLatency_source1_outs_ctrl_constant2
 bufNumSlots_constant2_outs_ins_extsi2
 dataLatency_constant2_outs_ins_extsi2 bufNumSlots_extsi2_outs_rhs_cmpi1
 dataLatency_extsi2_outs_rhs_cmpi1
 bufNumSlots_constant10_outs_data_cond_br8
 dataLatency_constant10_outs_data_cond_br8
 bufNumSlots_cmpi1_result_ins_fork8 dataLatency_cmpi1_result_ins_fork8
 bufNumSlots_fork8_outs_0_condition_cond_br7
 dataLatency_fork8_outs_0_condition_cond_br7
 bufNumSlots_fork8_outs_1_condition_cond_br9
 dataLatency_fork8_outs_1_condition_cond_br9
 bufNumSlots_fork8_outs_2_condition_cond_br8
 dataLatency_fork8_outs_2_condition_cond_br8
 bufNumSlots_cond_br7_trueOut_ins_extsi9
 dataLatency_cond_br7_trueOut_ins_extsi9
 bufNumSlots_cond_br7_falseOut_ins_extsi10
 dataLatency_cond_br7_falseOut_ins_extsi10
 bufNumSlots_extsi9_outs_ins_0_mux3 dataLatency_extsi9_outs_ins_0_mux3
 bufNumSlots_cond_br8_trueOut_ins_0_mux4
 dataLatency_cond_br8_trueOut_ins_0_mux4
 bufNumSlots_cond_br8_falseOut_ins_sink3
 dataLatency_cond_br8_falseOut_ins_sink3
 bufNumSlots_cond_br9_trueOut_ins_0_control_merge4
 dataLatency_cond_br9_trueOut_ins_0_control_merge4
 bufNumSlots_cond_br9_falseOut_ins_fork9
 dataLatency_cond_br9_falseOut_ins_fork9 bufNumSlots_extsi10_outs_lhs_addi1
 dataLatency_extsi10_outs_lhs_addi1 bufNumSlots_fork9_outs_0_ctrl_constant3
 dataLatency_fork9_outs_0_ctrl_constant3
 bufNumSlots_fork9_outs_1_data_cond_br11
 dataLatency_fork9_outs_1_data_cond_br11
 bufNumSlots_constant3_outs_data_cond_br12
 dataLatency_constant3_outs_data_cond_br12
 bufNumSlots_source2_outs_ctrl_constant4
 dataLatency_source2_outs_ctrl_constant4
 bufNumSlots_constant4_outs_ins_extsi11
 dataLatency_constant4_outs_ins_extsi11 bufNumSlots_extsi11_outs_rhs_addi1
 dataLatency_extsi11_outs_rhs_addi1 bufNumSlots_source3_outs_ctrl_constant5
 dataLatency_source3_outs_ctrl_constant5
 bufNumSlots_constant5_outs_ins_extsi12
 dataLatency_constant5_outs_ins_extsi12 bufNumSlots_extsi12_outs_rhs_cmpi2
 dataLatency_extsi12_outs_rhs_cmpi2 bufNumSlots_addi1_result_ins_fork10
 dataLatency_addi1_result_ins_fork10
 bufNumSlots_fork10_outs_0_data_cond_br10
 dataLatency_fork10_outs_0_data_cond_br10
 bufNumSlots_fork10_outs_1_lhs_cmpi2 dataLatency_fork10_outs_1_lhs_cmpi2
 bufNumSlots_cmpi2_result_ins_fork11 dataLatency_cmpi2_result_ins_fork11
 bufNumSlots_fork11_outs_0_condition_cond_br10
 dataLatency_fork11_outs_0_condition_cond_br10
 bufNumSlots_fork11_outs_1_condition_cond_br11
 dataLatency_fork11_outs_1_condition_cond_br11
 bufNumSlots_fork11_outs_2_condition_cond_br12
 dataLatency_fork11_outs_2_condition_cond_br12
 bufNumSlots_cond_br10_trueOut_ins_trunci2
 dataLatency_cond_br10_trueOut_ins_trunci2
 bufNumSlots_cond_br10_falseOut_ins_1_mux1
 dataLatency_cond_br10_falseOut_ins_1_mux1
 bufNumSlots_trunci2_outs_ins_1_mux0 dataLatency_trunci2_outs_ins_1_mux0
 bufNumSlots_cond_br11_trueOut_ins_1_control_merge0
 dataLatency_cond_br11_trueOut_ins_1_control_merge0
 bufNumSlots_cond_br11_falseOut_ins_1_control_merge3
 dataLatency_cond_br11_falseOut_ins_1_control_merge3
 bufNumSlots_cond_br12_trueOut_ins_sink5
 dataLatency_cond_br12_trueOut_ins_sink5
 bufNumSlots_cond_br12_falseOut_ins_extsi13
 dataLatency_cond_br12_falseOut_ins_extsi13
 bufNumSlots_extsi13_outs_ins_1_mux2 dataLatency_extsi13_outs_ins_1_mux2
 bufNumSlots_mux1_outs_ins_1_mux3 dataLatency_mux1_outs_ins_1_mux3
 bufNumSlots_mux2_outs_ins_1_mux4 dataLatency_mux2_outs_ins_1_mux4
 bufNumSlots_control_merge3_outs_ins_1_control_merge4
 dataLatency_control_merge3_outs_ins_1_control_merge4
 bufNumSlots_control_merge3_index_ins_fork12
 dataLatency_control_merge3_index_ins_fork12
 bufNumSlots_fork12_outs_0_index_mux1 dataLatency_fork12_outs_0_index_mux1
 bufNumSlots_fork12_outs_1_index_mux2 dataLatency_fork12_outs_1_index_mux2
 bufNumSlots_mux3_outs_ins_extsi14 dataLatency_mux3_outs_ins_extsi14
 bufNumSlots_extsi14_outs_lhs_shli0 dataLatency_extsi14_outs_lhs_shli0
 bufNumSlots_mux4_outs_rhs_andi0 dataLatency_mux4_outs_rhs_andi0
 bufNumSlots_control_merge4_outs_ins_fork14
 dataLatency_control_merge4_outs_ins_fork14
 bufNumSlots_control_merge4_index_ins_fork13
 dataLatency_control_merge4_index_ins_fork13
 bufNumSlots_fork13_outs_0_index_mux3 dataLatency_fork13_outs_0_index_mux3
 bufNumSlots_fork13_outs_1_index_mux4 dataLatency_fork13_outs_1_index_mux4
 bufNumSlots_fork14_outs_0_ctrlEnd_mem_controller3
 dataLatency_fork14_outs_0_ctrlEnd_mem_controller3
 bufNumSlots_fork14_outs_1_ctrlEnd_mem_controller2
 dataLatency_fork14_outs_1_ctrlEnd_mem_controller2
 bufNumSlots_source4_outs_ctrl_constant15
 dataLatency_source4_outs_ctrl_constant15
 bufNumSlots_constant15_outs_ins_extsi6
 dataLatency_constant15_outs_ins_extsi6 bufNumSlots_extsi6_outs_rhs_shli0
 dataLatency_extsi6_outs_rhs_shli0 bufNumSlots_shli0_result_lhs_andi0
 dataLatency_shli0_result_lhs_andi0 bufNumSlots_andi0_result_ins_0_end0
 dataLatency_andi0_result_ins_0_end0
End
