\hypertarget{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch}{}\doxysection{design\+\_\+with\+\_\+logic\+\_\+probe\+\_\+\+WD6502\+\_\+\+Interface\+\_\+0\+\_\+1\+\_\+arch Architecture Reference}
\label{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch}\index{design\_with\_logic\_probe\_WD6502\_Interface\_0\_1\_arch@{design\_with\_logic\_probe\_WD6502\_Interface\_0\_1\_arch}}
{\bfseries Architecture $>$$>$ }\mbox{\hyperlink{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch}{design\+\_\+with\+\_\+logic\+\_\+probe\+\_\+\+WD6502\+\_\+\+Interface\+\_\+0\+\_\+1\+\_\+arch}}\newline
\doxysubsection*{Components}
 \begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_a44796b843de9a2c9c3844e343617ab3a}\label{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_a44796b843de9a2c9c3844e343617ab3a}} 
\mbox{\hyperlink{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_a44796b843de9a2c9c3844e343617ab3a}{WD6502\+\_\+\+Interface}}  {\bfseries }  
\end{DoxyCompactItemize}
\doxysubsection*{Attributes}
 \begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_a1a15755bdd98a28b3b8fa0b4c581cb22}\label{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_a1a15755bdd98a28b3b8fa0b4c581cb22}} 
\mbox{\hyperlink{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_a1a15755bdd98a28b3b8fa0b4c581cb22}{Downgrade\+IPIdentified\+Warnings}} {\bfseries \textcolor{keywordtype}{STRING}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_afa1c200c6dca16e6bad8427cf90cab30}\label{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_afa1c200c6dca16e6bad8427cf90cab30}} 
\mbox{\hyperlink{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_afa1c200c6dca16e6bad8427cf90cab30}{Downgrade\+IPIdentified\+Warnings}} {\bfseries \textcolor{keywordflow}{architecture}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{"{} yes "{}}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_a10fa111e43e6f41d4776b45877cd934a}\label{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_a10fa111e43e6f41d4776b45877cd934a}} 
\mbox{\hyperlink{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_a10fa111e43e6f41d4776b45877cd934a}{X\+\_\+\+INTERFACE\+\_\+\+INFO}} {\bfseries \textcolor{keywordtype}{STRING}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_a97f5e984755817912f4c108d47ed6f94}\label{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_a97f5e984755817912f4c108d47ed6f94}} 
\mbox{\hyperlink{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_a97f5e984755817912f4c108d47ed6f94}{X\+\_\+\+INTERFACE\+\_\+\+PARAMETER}} {\bfseries \textcolor{keywordtype}{STRING}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_a274fa7158fd67e9bb49b758c92d92c60}\label{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_a274fa7158fd67e9bb49b758c92d92c60}} 
\mbox{\hyperlink{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_a274fa7158fd67e9bb49b758c92d92c60}{X\+\_\+\+INTERFACE\+\_\+\+PARAMETER}} {\bfseries \textcolor{keywordflow}{signal}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{"{} XIL\_INTERFACENAME CLOCK ,  ASSOCIATED\_RESET RESET ,  FREQ\_HZ 100000000 ,  FREQ\_TOLERANCE\_HZ 0 ,  PHASE 0.0 ,  CLK\_DOMAIN design\_with\_logic\_probe\_CLOCK ,  INSERT\_VIP 0 "{}}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_adae4053f430457558a4de412004a3f84}\label{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_adae4053f430457558a4de412004a3f84}} 
\mbox{\hyperlink{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_adae4053f430457558a4de412004a3f84}{X\+\_\+\+INTERFACE\+\_\+\+INFO}} {\bfseries \textcolor{keywordflow}{signal}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{"{} xilinx.com : signal : clock : 1.0 CLOCK CLK "{}}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_a7b56adf2f0385e19b4ccc9cadecf34ed}\label{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_a7b56adf2f0385e19b4ccc9cadecf34ed}} 
\mbox{\hyperlink{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_a7b56adf2f0385e19b4ccc9cadecf34ed}{X\+\_\+\+INTERFACE\+\_\+\+PARAMETER}} {\bfseries \textcolor{keywordflow}{signal}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{"{} XIL\_INTERFACENAME RESET ,  POLARITY ACTIVE\_LOW ,  INSERT\_VIP 0 "{}}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_af35c1dc741ed1fb38bf2c01b67fd1d53}\label{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_af35c1dc741ed1fb38bf2c01b67fd1d53}} 
\mbox{\hyperlink{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_af35c1dc741ed1fb38bf2c01b67fd1d53}{X\+\_\+\+INTERFACE\+\_\+\+INFO}} {\bfseries \textcolor{keywordflow}{signal}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{"{} xilinx.com : signal : reset : 1.0 RESET RST "{}}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_ad3fc8133de7437afaacbd57fbdddc8b4}\label{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_ad3fc8133de7437afaacbd57fbdddc8b4}} 
\mbox{\hyperlink{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_ad3fc8133de7437afaacbd57fbdddc8b4}{X\+\_\+\+CORE\+\_\+\+INFO}} {\bfseries \textcolor{keywordtype}{STRING}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_a053afa57f562919b5fbc7ad9f528fa48}\label{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_a053afa57f562919b5fbc7ad9f528fa48}} 
\mbox{\hyperlink{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_a053afa57f562919b5fbc7ad9f528fa48}{X\+\_\+\+CORE\+\_\+\+INFO}} {\bfseries \textcolor{keywordflow}{architecture}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{"{} WD6502\_Interface , Vivado 2023.2 "{}}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_a8e82cc7fcc639897e7bd64b24b7a7303}\label{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_a8e82cc7fcc639897e7bd64b24b7a7303}} 
\mbox{\hyperlink{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_a8e82cc7fcc639897e7bd64b24b7a7303}{CHECK\+\_\+\+LICENSE\+\_\+\+TYPE}} {\bfseries \textcolor{keywordtype}{STRING}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_a53871beab6ff4f14ae973768f45097b8}\label{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_a53871beab6ff4f14ae973768f45097b8}} 
\mbox{\hyperlink{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_a53871beab6ff4f14ae973768f45097b8}{CHECK\+\_\+\+LICENSE\+\_\+\+TYPE}} {\bfseries \textcolor{keywordflow}{architecture}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{"{} design\_with\_logic\_probe\_WD6502\_Interface\_0\_1 , WD6502\_Interface , \{\} "{}}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_a2eedd43888bf270798c80be50385eee2}\label{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_a2eedd43888bf270798c80be50385eee2}} 
\mbox{\hyperlink{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_a2eedd43888bf270798c80be50385eee2}{CORE\+\_\+\+GENERATION\+\_\+\+INFO}} {\bfseries \textcolor{keywordtype}{STRING}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_aa46d2451609bfe262a5f11357842803c}\label{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_aa46d2451609bfe262a5f11357842803c}} 
\mbox{\hyperlink{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_aa46d2451609bfe262a5f11357842803c}{CORE\+\_\+\+GENERATION\+\_\+\+INFO}} {\bfseries \textcolor{keywordflow}{architecture}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{"{} design\_with\_logic\_probe\_WD6502\_Interface\_0\_1 , WD6502\_Interface , \{x\_ipProduct = Vivado 2023.2 , x\_ipVendor = xilinx.com , x\_ipLibrary = module\_ref , x\_ipName = WD6502\_Interface , x\_ipVersion = 1.0 , x\_ipCoreRevision = 1 , x\_ipLanguage = VHDL , x\_ipSimLanguage = MIXED\} "{}}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_a6e1131c2396c8ddf4c65ec2556ecf2f0}\label{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_a6e1131c2396c8ddf4c65ec2556ecf2f0}} 
\mbox{\hyperlink{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_a6e1131c2396c8ddf4c65ec2556ecf2f0}{IP\+\_\+\+DEFINITION\+\_\+\+SOURCE}} {\bfseries \textcolor{keywordtype}{STRING}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_a7c3024d96ac4b55be87c8344553a9728}\label{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_a7c3024d96ac4b55be87c8344553a9728}} 
\mbox{\hyperlink{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_a7c3024d96ac4b55be87c8344553a9728}{IP\+\_\+\+DEFINITION\+\_\+\+SOURCE}} {\bfseries \textcolor{keywordflow}{architecture}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{"{} module\_ref "{}}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\doxysubsection*{Instantiations}
 \begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_ae060ce5868d35ef17bcb6e832da03be9}\label{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_ae060ce5868d35ef17bcb6e832da03be9}} 
\mbox{\hyperlink{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_ae060ce5868d35ef17bcb6e832da03be9}{u0}}  {\bfseries WD6502\+\_\+\+Interface}   
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_ae060ce5868d35ef17bcb6e832da03be9}\label{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_ae060ce5868d35ef17bcb6e832da03be9}} 
\mbox{\hyperlink{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_ae060ce5868d35ef17bcb6e832da03be9}{u0}}  {\bfseries WD6502\+\_\+\+Interface}   
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_ae060ce5868d35ef17bcb6e832da03be9}\label{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_ae060ce5868d35ef17bcb6e832da03be9}} 
\mbox{\hyperlink{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_ae060ce5868d35ef17bcb6e832da03be9}{u0}}  {\bfseries WD6502\+\_\+\+Interface}   
\end{DoxyCompactItemize}


The documentation for this design unit was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
WD6502 Computer.\+gen/sources\+\_\+1/bd/design\+\_\+with\+\_\+logic\+\_\+probe/ip/design\+\_\+with\+\_\+logic\+\_\+probe\+\_\+\+WD6502\+\_\+\+Interface\+\_\+0\+\_\+1/sim/design\+\_\+with\+\_\+logic\+\_\+probe\+\_\+\+WD6502\+\_\+\+Interface\+\_\+0\+\_\+1.\+vhd\item 
WD6502 Computer.\+gen/sources\+\_\+1/bd/design\+\_\+with\+\_\+logic\+\_\+probe/ip/design\+\_\+with\+\_\+logic\+\_\+probe\+\_\+\+WD6502\+\_\+\+Interface\+\_\+0\+\_\+1/synth/design\+\_\+with\+\_\+logic\+\_\+probe\+\_\+\+WD6502\+\_\+\+Interface\+\_\+0\+\_\+1.\+vhd\item 
WD6502 Computer.\+ip\+\_\+user\+\_\+files/bd/design\+\_\+with\+\_\+logic\+\_\+probe/ip/design\+\_\+with\+\_\+logic\+\_\+probe\+\_\+\+WD6502\+\_\+\+Interface\+\_\+0\+\_\+1/sim/design\+\_\+with\+\_\+logic\+\_\+probe\+\_\+\+WD6502\+\_\+\+Interface\+\_\+0\+\_\+1.\+vhd\end{DoxyCompactItemize}
