vsim work.testbench_50MHz
# vsim work.testbench_50MHz 
# Start time: 11:43:49 on Mar 18,2024
# Loading work.testbench_50MHz
# Loading work.CORDIC_Top
# Loading work.CORDIC_Stage
# ** Error (suppressible): (vsim-3053) C:/Users/lifbr/Desktop/New folder (2)/Bench.v(18): Illegal output or inout port connection for port 'cos_x'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_50MHz/dut File: C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v
# ** Warning: (vsim-3017) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(83): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_50MHz/dut/stage1 File: C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Stage.v
# ** Warning: (vsim-3722) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(83): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3017) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(103): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_50MHz/dut/stage2 File: C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Stage.v
# ** Warning: (vsim-3722) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(103): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3017) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(123): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_50MHz/dut/stage3 File: C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Stage.v
# ** Warning: (vsim-3722) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(123): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3017) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(143): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_50MHz/dut/stage4 File: C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Stage.v
# ** Warning: (vsim-3722) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(143): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3017) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(163): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_50MHz/dut/stage5 File: C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Stage.v
# ** Warning: (vsim-3722) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(163): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3017) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(183): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_50MHz/dut/stage6 File: C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Stage.v
# ** Warning: (vsim-3722) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(183): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3017) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(203): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_50MHz/dut/stage7 File: C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Stage.v
# ** Warning: (vsim-3722) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(203): [TFMPC] - Missing connection for port 'rst'.
# Error loading design
# End time: 11:43:49 on Mar 18,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 14
vsim work.testbench_50MHz
# vsim work.testbench_50MHz 
# Start time: 11:43:51 on Mar 18,2024
# Loading work.testbench_50MHz
# Loading work.CORDIC_Top
# Loading work.CORDIC_Stage
# ** Error (suppressible): (vsim-3053) C:/Users/lifbr/Desktop/New folder (2)/Bench.v(18): Illegal output or inout port connection for port 'cos_x'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_50MHz/dut File: C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v
# ** Warning: (vsim-3017) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(83): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_50MHz/dut/stage1 File: C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Stage.v
# ** Warning: (vsim-3722) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(83): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3017) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(103): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_50MHz/dut/stage2 File: C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Stage.v
# ** Warning: (vsim-3722) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(103): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3017) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(123): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_50MHz/dut/stage3 File: C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Stage.v
# ** Warning: (vsim-3722) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(123): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3017) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(143): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_50MHz/dut/stage4 File: C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Stage.v
# ** Warning: (vsim-3722) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(143): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3017) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(163): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_50MHz/dut/stage5 File: C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Stage.v
# ** Warning: (vsim-3722) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(163): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3017) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(183): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_50MHz/dut/stage6 File: C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Stage.v
# ** Warning: (vsim-3722) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(183): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3017) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(203): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_50MHz/dut/stage7 File: C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Stage.v
# ** Warning: (vsim-3722) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(203): [TFMPC] - Missing connection for port 'rst'.
# Error loading design
# End time: 11:43:52 on Mar 18,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 14
# Compile of CORDIC_Top.v was successful.
# Compile of Bench.v was successful.
# Compile of CORDIC_Stage.v was successful.
# 3 compiles, 0 failed with no errors.
vsim work.testbench_50MHz
# vsim work.testbench_50MHz 
# Start time: 11:44:07 on Mar 18,2024
# Loading work.testbench_50MHz
# Loading work.CORDIC_Top
# Loading work.CORDIC_Stage
# ** Error (suppressible): (vsim-3053) C:/Users/lifbr/Desktop/New folder (2)/Bench.v(18): Illegal output or inout port connection for port 'cos_x'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_50MHz/dut File: C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v
# ** Warning: (vsim-3017) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(83): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_50MHz/dut/stage1 File: C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Stage.v
# ** Warning: (vsim-3722) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(83): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3017) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(103): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_50MHz/dut/stage2 File: C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Stage.v
# ** Warning: (vsim-3722) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(103): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3017) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(123): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_50MHz/dut/stage3 File: C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Stage.v
# ** Warning: (vsim-3722) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(123): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3017) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(143): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_50MHz/dut/stage4 File: C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Stage.v
# ** Warning: (vsim-3722) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(143): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3017) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(163): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_50MHz/dut/stage5 File: C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Stage.v
# ** Warning: (vsim-3722) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(163): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3017) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(183): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_50MHz/dut/stage6 File: C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Stage.v
# ** Warning: (vsim-3722) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(183): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3017) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(203): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_50MHz/dut/stage7 File: C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Stage.v
# ** Warning: (vsim-3722) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(203): [TFMPC] - Missing connection for port 'rst'.
# Error loading design
# End time: 11:44:07 on Mar 18,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 14
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# No ports found in testbench_50MHz
vsim work.CORDIC_Top
# vsim work.CORDIC_Top 
# Start time: 11:44:54 on Mar 18,2024
# Loading work.CORDIC_Top
# Loading work.CORDIC_Stage
# ** Warning: (vsim-3017) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(83): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /CORDIC_Top/stage1 File: C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Stage.v
# ** Warning: (vsim-3722) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(83): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3017) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(103): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /CORDIC_Top/stage2 File: C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Stage.v
# ** Warning: (vsim-3722) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(103): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3017) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(123): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /CORDIC_Top/stage3 File: C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Stage.v
# ** Warning: (vsim-3722) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(123): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3017) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(143): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /CORDIC_Top/stage4 File: C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Stage.v
# ** Warning: (vsim-3722) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(143): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3017) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(163): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /CORDIC_Top/stage5 File: C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Stage.v
# ** Warning: (vsim-3722) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(163): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3017) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(183): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /CORDIC_Top/stage6 File: C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Stage.v
# ** Warning: (vsim-3722) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(183): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3017) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(203): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /CORDIC_Top/stage7 File: C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Stage.v
# ** Warning: (vsim-3722) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(203): [TFMPC] - Missing connection for port 'rst'.
vsim work.CORDIC_Top
# End time: 11:45:01 on Mar 18,2024, Elapsed time: 0:00:07
# Errors: 0, Warnings: 14
# vsim work.CORDIC_Top 
# Start time: 11:45:01 on Mar 18,2024
# Loading work.CORDIC_Top
# Loading work.CORDIC_Stage
# ** Warning: (vsim-3017) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(83): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /CORDIC_Top/stage1 File: C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Stage.v
# ** Warning: (vsim-3722) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(83): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3017) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(103): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /CORDIC_Top/stage2 File: C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Stage.v
# ** Warning: (vsim-3722) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(103): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3017) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(123): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /CORDIC_Top/stage3 File: C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Stage.v
# ** Warning: (vsim-3722) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(123): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3017) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(143): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /CORDIC_Top/stage4 File: C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Stage.v
# ** Warning: (vsim-3722) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(143): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3017) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(163): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /CORDIC_Top/stage5 File: C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Stage.v
# ** Warning: (vsim-3722) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(163): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3017) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(183): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /CORDIC_Top/stage6 File: C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Stage.v
# ** Warning: (vsim-3722) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(183): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3017) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(203): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /CORDIC_Top/stage7 File: C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Stage.v
# ** Warning: (vsim-3722) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(203): [TFMPC] - Missing connection for port 'rst'.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
wave create -pattern none -portmode input -language vlog /CORDIC_Top/clk
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
# CORDIC_Top
wave create -pattern none -portmode input -language vlog -range 31 0 /CORDIC_Top/target
# CORDIC_Top
wave create -pattern none -portmode output -language vlog -range 31 0 /CORDIC_Top/cos_x
# CORDIC_Top
vsim work.testbench_50MHz
# End time: 11:46:45 on Mar 18,2024, Elapsed time: 0:01:44
# Errors: 0, Warnings: 14
# vsim work.testbench_50MHz 
# Start time: 11:46:45 on Mar 18,2024
# Loading work.testbench_50MHz
# Loading work.CORDIC_Top
# Loading work.CORDIC_Stage
# ** Error (suppressible): (vsim-3053) C:/Users/lifbr/Desktop/New folder (2)/Bench.v(18): Illegal output or inout port connection for port 'cos_x'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_50MHz/dut File: C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v
# ** Warning: (vsim-3017) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(83): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_50MHz/dut/stage1 File: C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Stage.v
# ** Warning: (vsim-3722) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(83): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3017) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(103): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_50MHz/dut/stage2 File: C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Stage.v
# ** Warning: (vsim-3722) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(103): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3017) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(123): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_50MHz/dut/stage3 File: C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Stage.v
# ** Warning: (vsim-3722) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(123): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3017) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(143): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_50MHz/dut/stage4 File: C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Stage.v
# ** Warning: (vsim-3722) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(143): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3017) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(163): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_50MHz/dut/stage5 File: C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Stage.v
# ** Warning: (vsim-3722) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(163): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3017) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(183): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_50MHz/dut/stage6 File: C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Stage.v
# ** Warning: (vsim-3722) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(183): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3017) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(203): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_50MHz/dut/stage7 File: C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Stage.v
# ** Warning: (vsim-3722) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(203): [TFMPC] - Missing connection for port 'rst'.
# Error loading design
# End time: 11:46:45 on Mar 18,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 14
vsim work.CORDIC_Top
# vsim work.CORDIC_Top 
# Start time: 11:46:57 on Mar 18,2024
# Loading work.CORDIC_Top
# Loading work.CORDIC_Stage
# ** Warning: (vsim-3017) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(83): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /CORDIC_Top/stage1 File: C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Stage.v
# ** Warning: (vsim-3722) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(83): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3017) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(103): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /CORDIC_Top/stage2 File: C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Stage.v
# ** Warning: (vsim-3722) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(103): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3017) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(123): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /CORDIC_Top/stage3 File: C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Stage.v
# ** Warning: (vsim-3722) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(123): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3017) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(143): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /CORDIC_Top/stage4 File: C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Stage.v
# ** Warning: (vsim-3722) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(143): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3017) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(163): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /CORDIC_Top/stage5 File: C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Stage.v
# ** Warning: (vsim-3722) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(163): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3017) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(183): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /CORDIC_Top/stage6 File: C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Stage.v
# ** Warning: (vsim-3722) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(183): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3017) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(203): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /CORDIC_Top/stage7 File: C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Stage.v
# ** Warning: (vsim-3722) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(203): [TFMPC] - Missing connection for port 'rst'.
force -repeat 20 /CORIC_Top/clk 1 0, 0 {10 ns} 1 {10 ns}
# ** Error (suppressible): (vsim-4008) Object '/CORIC_Top/clk' not found.
# 
force -repeat 20 /CODRIC_Top/clk 1 0, 0 {10 ns} 1 {10 ns}
# ** Error (suppressible): (vsim-4008) Object '/CODRIC_Top/clk' not found.
# 
force -repeat 20 CODRIC_Top/clk 1 0, 0 {10 ns} 1 {10 ns}
# ** Error (suppressible): (vsim-4008) Object 'CODRIC_Top/clk' not found.
# 
force -repeat 20 CORDIC_Top/clk 1 0, 0 {10 ns} 1 {10 ns}
# ** Error: (vsim-4012) Expected ',' separator between value/time pairs.
# Usage: force [-deposit | -drive | -freeze] [-cancel <period>] [-repeat <period>] <item_name> <value> [<time>] [, <value> <time> ...]
force -repeat 20 /CORDIC_Top/clk 1 0, 0 {10 ns} 1 {10 ns}
# ** Error: (vsim-4012) Expected ',' separator between value/time pairs.
# Usage: force [-deposit | -drive | -freeze] [-cancel <period>] [-repeat <period>] <item_name> <value> [<time>] [, <value> <time> ...]
force -repeat 20 CORDIC_Top/clk 1 0, 0 {10 ns} 1 {10 ns}
# ** Error: (vsim-4012) Expected ',' separator between value/time pairs.
# Usage: force [-deposit | -drive | -freeze] [-cancel <period>] [-repeat <period>] <item_name> <value> [<time>] [, <value> <time> ...]
force -repeat 20 CORDIC_Top/clk 0, 0 {10 ns} 1 {10 ns}
# ** Error: (vsim-4012) Expected ',' separator between value/time pairs.
# Usage: force [-deposit | -drive | -freeze] [-cancel <period>] [-repeat <period>] <item_name> <value> [<time>] [, <value> <time> ...]
force -repeat 20 CORDIC_Top/clk 0, {10 ns} 1, {10 ns} 0
# Invalid binary digit:  .
# ** Error: (vsim-4011) Invalid force value: 0, {10 ns} 1, {10 ns} 0.
# 
force -repeat 20 CORDIC_Top/clk 0 10 ns 1 10 ns
# ** Error: (vsim-4012) Expected ',' separator between value/time pairs.
# Usage: force [-deposit | -drive | -freeze] [-cancel <period>] [-repeat <period>] <item_name> <value> [<time>] [, <value> <time> ...]
force -repeat 20 CORDIC_Top/clk -repeat bench.mpf0 10 ns 1 10 ns
# Invalid time value: bench.mpf0
# ** Error: (vish-4004) The -repeat option requires a time period argument.
# Usage: force <object_name> {<value> [[@]<time_info>][, <value> [[@]<time_info>]...} [-freeze | -drive | -deposit] [-cancel [@]<time_info>] [-repeat [@]<time_info>]
force -repeat 20 /clk 0, {10ns} 1, {10 ns} 0
# Invalid binary digit: n.
# ** Error: (vsim-4011) Invalid force value: 0, 10ns 1, {10 ns} 0.
# 
vsim work.CORDIC_Stage
# End time: 11:59:16 on Mar 18,2024, Elapsed time: 0:12:19
# Errors: 11, Warnings: 14
# vsim work.CORDIC_Stage 
# Start time: 11:59:16 on Mar 18,2024
# Loading work.CORDIC_Stage
add wave -position insertpoint sim:/CORDIC_Stage/#ASSIGN#92/*
# (vish-4014) No objects found matching '/CORDIC_Stage/#ASSIGN#92/*'.
vsim work.CORDIC_Top
# End time: 11:59:42 on Mar 18,2024, Elapsed time: 0:00:26
# Errors: 1, Warnings: 0
# vsim work.CORDIC_Top 
# Start time: 11:59:42 on Mar 18,2024
# Loading work.CORDIC_Top
# Loading work.CORDIC_Stage
# ** Warning: (vsim-3017) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(83): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /CORDIC_Top/stage1 File: C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Stage.v
# ** Warning: (vsim-3722) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(83): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3017) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(103): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /CORDIC_Top/stage2 File: C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Stage.v
# ** Warning: (vsim-3722) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(103): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3017) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(123): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /CORDIC_Top/stage3 File: C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Stage.v
# ** Warning: (vsim-3722) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(123): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3017) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(143): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /CORDIC_Top/stage4 File: C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Stage.v
# ** Warning: (vsim-3722) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(143): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3017) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(163): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /CORDIC_Top/stage5 File: C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Stage.v
# ** Warning: (vsim-3722) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(163): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3017) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(183): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /CORDIC_Top/stage6 File: C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Stage.v
# ** Warning: (vsim-3722) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(183): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3017) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(203): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /CORDIC_Top/stage7 File: C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Stage.v
# ** Warning: (vsim-3722) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(203): [TFMPC] - Missing connection for port 'rst'.
vsim work.testbench_50MHz
# End time: 11:59:49 on Mar 18,2024, Elapsed time: 0:00:07
# Errors: 0, Warnings: 14
# vsim work.testbench_50MHz 
# Start time: 11:59:49 on Mar 18,2024
# Loading work.testbench_50MHz
# Loading work.CORDIC_Top
# Loading work.CORDIC_Stage
# ** Error (suppressible): (vsim-3053) C:/Users/lifbr/Desktop/New folder (2)/Bench.v(18): Illegal output or inout port connection for port 'cos_x'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_50MHz/dut File: C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v
# ** Warning: (vsim-3017) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(83): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_50MHz/dut/stage1 File: C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Stage.v
# ** Warning: (vsim-3722) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(83): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3017) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(103): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_50MHz/dut/stage2 File: C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Stage.v
# ** Warning: (vsim-3722) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(103): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3017) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(123): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_50MHz/dut/stage3 File: C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Stage.v
# ** Warning: (vsim-3722) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(123): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3017) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(143): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_50MHz/dut/stage4 File: C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Stage.v
# ** Warning: (vsim-3722) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(143): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3017) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(163): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_50MHz/dut/stage5 File: C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Stage.v
# ** Warning: (vsim-3722) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(163): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3017) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(183): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_50MHz/dut/stage6 File: C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Stage.v
# ** Warning: (vsim-3722) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(183): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3017) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(203): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_50MHz/dut/stage7 File: C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Stage.v
# ** Warning: (vsim-3722) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(203): [TFMPC] - Missing connection for port 'rst'.
# Error loading design
# End time: 11:59:50 on Mar 18,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 14
vsim work.testbench_50MHz
# vsim work.testbench_50MHz 
# Start time: 11:59:54 on Mar 18,2024
# Loading work.testbench_50MHz
# Loading work.CORDIC_Top
# Loading work.CORDIC_Stage
# ** Error (suppressible): (vsim-3053) C:/Users/lifbr/Desktop/New folder (2)/Bench.v(18): Illegal output or inout port connection for port 'cos_x'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_50MHz/dut File: C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v
# ** Warning: (vsim-3017) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(83): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_50MHz/dut/stage1 File: C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Stage.v
# ** Warning: (vsim-3722) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(83): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3017) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(103): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_50MHz/dut/stage2 File: C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Stage.v
# ** Warning: (vsim-3722) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(103): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3017) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(123): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_50MHz/dut/stage3 File: C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Stage.v
# ** Warning: (vsim-3722) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(123): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3017) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(143): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_50MHz/dut/stage4 File: C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Stage.v
# ** Warning: (vsim-3722) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(143): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3017) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(163): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_50MHz/dut/stage5 File: C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Stage.v
# ** Warning: (vsim-3722) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(163): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3017) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(183): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_50MHz/dut/stage6 File: C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Stage.v
# ** Warning: (vsim-3722) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(183): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3017) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(203): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_50MHz/dut/stage7 File: C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Stage.v
# ** Warning: (vsim-3722) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(203): [TFMPC] - Missing connection for port 'rst'.
# Error loading design
# End time: 11:59:54 on Mar 18,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 14
vsim work.CORDIC_Top
# vsim work.CORDIC_Top 
# Start time: 11:59:59 on Mar 18,2024
# Loading work.CORDIC_Top
# Loading work.CORDIC_Stage
# ** Warning: (vsim-3017) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(83): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /CORDIC_Top/stage1 File: C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Stage.v
# ** Warning: (vsim-3722) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(83): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3017) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(103): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /CORDIC_Top/stage2 File: C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Stage.v
# ** Warning: (vsim-3722) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(103): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3017) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(123): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /CORDIC_Top/stage3 File: C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Stage.v
# ** Warning: (vsim-3722) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(123): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3017) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(143): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /CORDIC_Top/stage4 File: C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Stage.v
# ** Warning: (vsim-3722) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(143): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3017) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(163): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /CORDIC_Top/stage5 File: C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Stage.v
# ** Warning: (vsim-3722) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(163): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3017) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(183): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /CORDIC_Top/stage6 File: C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Stage.v
# ** Warning: (vsim-3722) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(183): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3017) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(203): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /CORDIC_Top/stage7 File: C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Stage.v
# ** Warning: (vsim-3722) C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v(203): [TFMPC] - Missing connection for port 'rst'.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# No ports found in testbench_50MHz
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# No ports found in testbench_50MHz
# End time: 12:01:18 on Mar 18,2024, Elapsed time: 0:01:19
# Errors: 2, Warnings: 14
