
*** Running vivado
    with args -log design_1_design_1_wrapper_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_design_1_wrapper_0_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_design_1_wrapper_0_0.tcl -notrace
Command: synth_design -top design_1_design_1_wrapper_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16588 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 498.914 ; gain = 103.629
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_design_1_wrapper_0_0' [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ip/design_1_design_1_wrapper_0_0/synth/design_1_design_1_wrapper_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ipshared/468d/src/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ipshared/468d/src/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_blk_mem_gen_0_0' [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ipshared/468d/src/design_1_blk_mem_gen_0_0.vhd:71]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: NONE - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: NO_CHANGE - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 12 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 12 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 153600 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 153600 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 18 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 12 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 12 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 153600 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 153600 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 18 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 50 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 4 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     16.423531 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at 'c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ipshared/468d/src/blk_mem_gen_v8_4_1/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ipshared/468d/src/design_1_blk_mem_gen_0_0.vhd:237]
INFO: [Synth 8-256] done synthesizing module 'design_1_blk_mem_gen_0_0' (11#1) [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ipshared/468d/src/design_1_blk_mem_gen_0_0.vhd:71]
INFO: [Synth 8-638] synthesizing module 'design_1_blk_mem_gen_0_1' [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ipshared/468d/src/design_1_blk_mem_gen_0_1.vhd:71]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: NONE - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: NO_CHANGE - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 12 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 12 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 153600 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 153600 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 18 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 12 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 12 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 153600 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 153600 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 18 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 50 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 4 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     16.423531 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at 'c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ipshared/468d/src/blk_mem_gen_v8_4_1/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ipshared/468d/src/design_1_blk_mem_gen_0_1.vhd:237]
INFO: [Synth 8-256] done synthesizing module 'design_1_blk_mem_gen_0_1' (12#1) [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ipshared/468d/src/design_1_blk_mem_gen_0_1.vhd:71]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_0' [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ipshared/468d/src/design_1_clk_wiz_0_0.v:71]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_0_clk_wiz' [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ipshared/468d/src/design_1_clk_wiz_0_0_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:19472]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (13#1) [C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:19472]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25761]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 20.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 40 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (14#1) [C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25761]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (15#1) [C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_0_clk_wiz' (16#1) [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ipshared/468d/src/design_1_clk_wiz_0_0_clk_wiz.v:69]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_0' (17#1) [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ipshared/468d/src/design_1_clk_wiz_0_0.v:71]
WARNING: [Synth 8-350] instance 'clk_wiz_0' of module 'design_1_clk_wiz_0_0' requires 5 connections, but only 4 given [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ipshared/468d/src/design_1.v:117]
INFO: [Synth 8-6157] synthesizing module 'design_1_debounce_0_0' [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ipshared/468d/src/design_1_debounce_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'debounce' [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ipshared/468d/src/debounce.v:23]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (18#1) [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ipshared/468d/src/debounce.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_debounce_0_0' (19#1) [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ipshared/468d/src/design_1_debounce_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_finger_detection_0_0' [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ipshared/468d/src/design_1_finger_detection_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'finger_detection' [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ipshared/468d/src/finger_detection.v:23]
WARNING: [Synth 8-6014] Unused sequential element red_reg was removed.  [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ipshared/468d/src/finger_detection.v:28]
WARNING: [Synth 8-6014] Unused sequential element final_count_reg was removed.  [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ipshared/468d/src/finger_detection.v:34]
INFO: [Synth 8-6155] done synthesizing module 'finger_detection' (20#1) [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ipshared/468d/src/finger_detection.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'detect' does not match port width (1) of module 'finger_detection' [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ipshared/468d/src/design_1_finger_detection_0_0.v:75]
INFO: [Synth 8-6155] done synthesizing module 'design_1_finger_detection_0_0' (21#1) [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ipshared/468d/src/design_1_finger_detection_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_ov7670_capture_0_0' [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ipshared/468d/src/design_1_ov7670_capture_0_0.vhd:68]
INFO: [Synth 8-3491] module 'ov7670_capture' declared at 'c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ipshared/468d/src/ov7670_capture.vhdl:11' bound to instance 'U0' of component 'ov7670_capture' [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ipshared/468d/src/design_1_ov7670_capture_0_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'ov7670_capture' [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ipshared/468d/src/ov7670_capture.vhdl:23]
INFO: [Synth 8-256] done synthesizing module 'ov7670_capture' (22#1) [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ipshared/468d/src/ov7670_capture.vhdl:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_ov7670_capture_0_0' (23#1) [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ipshared/468d/src/design_1_ov7670_capture_0_0.vhd:68]
INFO: [Synth 8-638] synthesizing module 'design_1_ov7670_controller_0_0' [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ipshared/468d/src/design_1_ov7670_controller_0_0.vhd:69]
INFO: [Synth 8-3491] module 'ov7670_controller' declared at 'c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ipshared/468d/src/ov7670_controller.vhdl:11' bound to instance 'U0' of component 'ov7670_controller' [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ipshared/468d/src/design_1_ov7670_controller_0_0.vhd:97]
INFO: [Synth 8-638] synthesizing module 'ov7670_controller' [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ipshared/468d/src/ov7670_controller.vhdl:23]
INFO: [Synth 8-3491] module 'i2c_sender' declared at 'c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ipshared/468d/src/i2c_sender.vhdl:11' bound to instance 'Inst_i2c_sender' of component 'i2c_sender' [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ipshared/468d/src/ov7670_controller.vhdl:58]
INFO: [Synth 8-638] synthesizing module 'i2c_sender' [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ipshared/468d/src/i2c_sender.vhdl:24]
INFO: [Synth 8-256] done synthesizing module 'i2c_sender' (24#1) [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ipshared/468d/src/i2c_sender.vhdl:24]
INFO: [Synth 8-3491] module 'ov7670_registers' declared at 'c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ipshared/468d/src/ov7670_registers.vhdl:27' bound to instance 'Inst_ov7670_registers' of component 'ov7670_registers' [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ipshared/468d/src/ov7670_controller.vhdl:73]
INFO: [Synth 8-638] synthesizing module 'ov7670_registers' [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ipshared/468d/src/ov7670_registers.vhdl:35]
INFO: [Synth 8-256] done synthesizing module 'ov7670_registers' (25#1) [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ipshared/468d/src/ov7670_registers.vhdl:35]
INFO: [Synth 8-256] done synthesizing module 'ov7670_controller' (26#1) [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ipshared/468d/src/ov7670_controller.vhdl:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_ov7670_controller_0_0' (27#1) [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ipshared/468d/src/design_1_ov7670_controller_0_0.vhd:69]
INFO: [Synth 8-638] synthesizing module 'design_1_ov7670_vga_0_0' [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ipshared/468d/src/design_1_ov7670_vga_0_0.vhd:69]
INFO: [Synth 8-3491] module 'ov7670_vga' declared at 'c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ipshared/468d/src/ov7670_vga.vhdl:11' bound to instance 'U0' of component 'ov7670_vga' [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ipshared/468d/src/design_1_ov7670_vga_0_0.vhd:91]
INFO: [Synth 8-638] synthesizing module 'ov7670_vga' [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ipshared/468d/src/ov7670_vga.vhdl:24]
INFO: [Synth 8-256] done synthesizing module 'ov7670_vga' (28#1) [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ipshared/468d/src/ov7670_vga.vhdl:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_ov7670_vga_0_0' (29#1) [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ipshared/468d/src/design_1_ov7670_vga_0_0.vhd:69]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ov7670_capture_0'. This will prevent further optimization [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ipshared/468d/src/design_1.v:131]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'blk_mem_gen_1'. This will prevent further optimization [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ipshared/468d/src/design_1.v:109]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'blk_mem_gen_0'. This will prevent further optimization [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ipshared/468d/src/design_1.v:101]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (30#1) [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ipshared/468d/src/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (31#1) [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ipshared/468d/src/design_1_wrapper.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_design_1_wrapper_0_0' (32#1) [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ip/design_1_design_1_wrapper_0_0/synth/design_1_design_1_wrapper_0_0.v:57]
WARNING: [Synth 8-3331] design finger_detection has unconnected port dout[11]
WARNING: [Synth 8-3331] design finger_detection has unconnected port dout[10]
WARNING: [Synth 8-3331] design finger_detection has unconnected port dout[9]
WARNING: [Synth 8-3331] design finger_detection has unconnected port dout[8]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_RST[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_LAT_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_REGCE[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port WE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[17]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[16]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[15]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[14]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[13]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[12]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1535]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1534]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1533]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1532]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1531]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1530]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1529]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1528]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1527]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1526]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1525]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1524]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1523]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1522]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1521]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1520]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1519]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1518]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1517]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1516]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1515]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1514]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1513]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1512]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1511]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1510]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1509]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1508]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1507]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1506]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1505]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1504]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1503]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1502]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1501]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1500]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1499]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1498]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1497]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1496]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1495]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1494]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1493]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1492]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1491]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1490]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1489]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1488]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1487]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1486]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1485]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1484]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1483]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1482]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1481]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1480]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1479]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1478]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1477]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1476]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1475]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1474]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1473]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1472]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1471]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1470]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1469]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1468]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1467]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1466]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1465]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1464]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1463]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1462]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:01 ; elapsed = 00:03:04 . Memory (MB): peak = 806.832 ; gain = 411.547
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:02 ; elapsed = 00:03:05 . Memory (MB): peak = 806.832 ; gain = 411.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:02 ; elapsed = 00:03:05 . Memory (MB): peak = 806.832 ; gain = 411.547
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 110 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ip/design_1_design_1_wrapper_0_0/src/design_1_clk_wiz_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ip/design_1_design_1_wrapper_0_0/src/design_1_clk_wiz_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ip/design_1_design_1_wrapper_0_0/src/design_1_blk_mem_gen_0_0_ooc.xdc] for cell 'inst'
WARNING: [Vivado 12-584] No ports matched 'clka'. [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ip/design_1_design_1_wrapper_0_0/src/design_1_blk_mem_gen_0_0_ooc.xdc:53]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clka]'. [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ip/design_1_design_1_wrapper_0_0/src/design_1_blk_mem_gen_0_0_ooc.xdc:53]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'clka'. [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ip/design_1_design_1_wrapper_0_0/src/design_1_blk_mem_gen_0_0_ooc.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ip/design_1_design_1_wrapper_0_0/src/design_1_blk_mem_gen_0_0_ooc.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clkb'. [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ip/design_1_design_1_wrapper_0_0/src/design_1_blk_mem_gen_0_0_ooc.xdc:56]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clkb]'. [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ip/design_1_design_1_wrapper_0_0/src/design_1_blk_mem_gen_0_0_ooc.xdc:56]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'clkb'. [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ip/design_1_design_1_wrapper_0_0/src/design_1_blk_mem_gen_0_0_ooc.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ip/design_1_design_1_wrapper_0_0/src/design_1_blk_mem_gen_0_0_ooc.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ip/design_1_design_1_wrapper_0_0/src/design_1_blk_mem_gen_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ip/design_1_design_1_wrapper_0_0/src/design_1_blk_mem_gen_0_1_ooc.xdc] for cell 'inst'
WARNING: [Vivado 12-584] No ports matched 'clka'. [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ip/design_1_design_1_wrapper_0_0/src/design_1_blk_mem_gen_0_1_ooc.xdc:53]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clka]'. [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ip/design_1_design_1_wrapper_0_0/src/design_1_blk_mem_gen_0_1_ooc.xdc:53]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'clka'. [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ip/design_1_design_1_wrapper_0_0/src/design_1_blk_mem_gen_0_1_ooc.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ip/design_1_design_1_wrapper_0_0/src/design_1_blk_mem_gen_0_1_ooc.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clkb'. [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ip/design_1_design_1_wrapper_0_0/src/design_1_blk_mem_gen_0_1_ooc.xdc:56]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clkb]'. [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ip/design_1_design_1_wrapper_0_0/src/design_1_blk_mem_gen_0_1_ooc.xdc:56]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'clkb'. [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ip/design_1_design_1_wrapper_0_0/src/design_1_blk_mem_gen_0_1_ooc.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ip/design_1_design_1_wrapper_0_0/src/design_1_blk_mem_gen_0_1_ooc.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ip/design_1_design_1_wrapper_0_0/src/design_1_blk_mem_gen_0_1_ooc.xdc] for cell 'inst'
Parsing XDC File [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ip/design_1_design_1_wrapper_0_0/src/design_1_ooc.xdc] for cell 'inst/design_1_i'
Finished Parsing XDC File [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ip/design_1_design_1_wrapper_0_0/src/design_1_ooc.xdc] for cell 'inst/design_1_i'
Parsing XDC File [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ip/design_1_design_1_wrapper_0_0/src/design_1_clk_wiz_0_0.xdc] for cell 'inst'
WARNING: [Vivado 12-584] No ports matched 'clk_in1'. [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ip/design_1_design_1_wrapper_0_0/src/design_1_clk_wiz_0_0.xdc:56]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk_in1]'. [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ip/design_1_design_1_wrapper_0_0/src/design_1_clk_wiz_0_0.xdc:56]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ip/design_1_design_1_wrapper_0_0/src/design_1_clk_wiz_0_0.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ip/design_1_design_1_wrapper_0_0/src/design_1_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_design_1_wrapper_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_design_1_wrapper_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ip/design_1_design_1_wrapper_0_0/src/constraints.xdc] for cell 'inst'
WARNING: [Vivado 12-507] No nets matched 'ov7670_pclk_IBUF'. [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ip/design_1_design_1_wrapper_0_0/src/constraints.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ip/design_1_design_1_wrapper_0_0/src/constraints.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/finger_detection_0/inst/not_white_reg[10]'. [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ip/design_1_design_1_wrapper_0_0/src/constraints.xdc:133]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ip/design_1_design_1_wrapper_0_0/src/constraints.xdc:133]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/finger_detection_0/inst/not_white_reg[11]'. [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ip/design_1_design_1_wrapper_0_0/src/constraints.xdc:134]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ip/design_1_design_1_wrapper_0_0/src/constraints.xdc:134]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/finger_detection_0/inst/not_white_reg[15]'. [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ip/design_1_design_1_wrapper_0_0/src/constraints.xdc:135]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ip/design_1_design_1_wrapper_0_0/src/constraints.xdc:135]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/finger_detection_0/inst/not_white_reg[16]'. [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ip/design_1_design_1_wrapper_0_0/src/constraints.xdc:136]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ip/design_1_design_1_wrapper_0_0/src/constraints.xdc:136]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/finger_detection_0/inst/not_white_reg[7]'. [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ip/design_1_design_1_wrapper_0_0/src/constraints.xdc:137]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ip/design_1_design_1_wrapper_0_0/src/constraints.xdc:137]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/finger_detection_0/inst/not_white_reg[8]'. [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ip/design_1_design_1_wrapper_0_0/src/constraints.xdc:138]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ip/design_1_design_1_wrapper_0_0/src/constraints.xdc:138]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/finger_detection_0/inst/not_white_reg[9]'. [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ip/design_1_design_1_wrapper_0_0/src/constraints.xdc:139]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ip/design_1_design_1_wrapper_0_0/src/constraints.xdc:139]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/finger_detection_0/inst/not_white_reg[12]'. [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ip/design_1_design_1_wrapper_0_0/src/constraints.xdc:140]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ip/design_1_design_1_wrapper_0_0/src/constraints.xdc:140]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/finger_detection_0/inst/not_white_reg[13]'. [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ip/design_1_design_1_wrapper_0_0/src/constraints.xdc:141]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ip/design_1_design_1_wrapper_0_0/src/constraints.xdc:141]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/finger_detection_0/inst/not_white_reg[14]'. [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ip/design_1_design_1_wrapper_0_0/src/constraints.xdc:142]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ip/design_1_design_1_wrapper_0_0/src/constraints.xdc:142]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/finger_detection_0/inst/not_white_reg[17]'. [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ip/design_1_design_1_wrapper_0_0/src/constraints.xdc:143]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ip/design_1_design_1_wrapper_0_0/src/constraints.xdc:143]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ip/design_1_design_1_wrapper_0_0/src/constraints.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ip/design_1_design_1_wrapper_0_0/src/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_design_1_wrapper_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_design_1_wrapper_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.runs/design_1_design_1_wrapper_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.runs/design_1_design_1_wrapper_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 961.336 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:03:18 ; elapsed = 00:03:47 . Memory (MB): peak = 961.336 ; gain = 566.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:03:18 ; elapsed = 00:03:47 . Memory (MB): peak = 961.336 ; gain = 566.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property MARK_DEBUG = true for inst/design_1_i/finger_detection_0_addr[0]. (constraint file  c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ip/design_1_design_1_wrapper_0_0/src/constraints.xdc, line 91).
Applied set_property MARK_DEBUG = true for inst/design_1_i/clk_wiz_0_clk_25. (constraint file  c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ip/design_1_design_1_wrapper_0_0/src/constraints.xdc, line 109).
Applied set_property MARK_DEBUG = true for inst/design_1_i/blk_mem_gen_1_doutb[1]. (constraint file  c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ip/design_1_design_1_wrapper_0_0/src/constraints.xdc, line 110).
Applied set_property MARK_DEBUG = true for inst/design_1_i/detect_0[0]. (constraint file  c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ip/design_1_design_1_wrapper_0_0/src/constraints.xdc, line 122).
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.runs/design_1_design_1_wrapper_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:03:18 ; elapsed = 00:03:47 . Memory (MB): peak = 961.336 ; gain = 566.051
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "not_white" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "taken" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_sr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "divider" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "finished" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6040] Register address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6014] Unused sequential element sreg_reg was removed.  [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ipshared/468d/src/ov7670_registers.vhdl:52]
INFO: [Synth 8-5546] ROM "vCounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'finger_detection_0'. This will prevent further optimization [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ipshared/468d/src/design_1.v:126]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'clk_wiz_0'. This will prevent further optimization [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ipshared/468d/src/design_1.v:117]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ov7670_vga_0'. This will prevent further optimization [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ipshared/468d/src/design_1.v:148]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:22 ; elapsed = 00:03:51 . Memory (MB): peak = 961.336 ; gain = 566.051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 2     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 6     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 521   
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 128   
Module blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
	                7 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module finger_detection 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ov7670_capture 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module i2c_sender 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module ov7670_registers 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ov7670_controller 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ov7670_vga 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "inst/not_white" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U0/vCounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "debounce_0/inst/o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ov7670_controller_0/U0/Inst_i2c_sender/divider" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ov7670_controller_0/U0/Inst_i2c_sender/taken" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ov7670_controller_0/U0/Inst_ov7670_registers/finished" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6040] Register ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6014] Unused sequential element ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg was removed.  [c:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.srcs/sources_1/bd/design_1/ipshared/468d/src/ov7670_registers.vhdl:52]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/design_1_i/\ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[0] )
WARNING: [Synth 8-3332] Sequential element (ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[0]) is unused and will be removed from module design_1.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3332] Sequential element (inst/green_reg[1]) is unused and will be removed from module design_1_finger_detection_0_0.
INFO: [Synth 8-3332] Sequential element (inst/green_reg[0]) is unused and will be removed from module design_1_finger_detection_0_0.
INFO: [Synth 8-3332] Sequential element (inst/blue_reg[1]) is unused and will be removed from module design_1_finger_detection_0_0.
INFO: [Synth 8-3332] Sequential element (inst/blue_reg[0]) is unused and will be removed from module design_1_finger_detection_0_0.
INFO: [Synth 8-3332] Sequential element (U0/address_reg[0]) is unused and will be removed from module design_1_ov7670_capture_0_0.
INFO: [Synth 8-3332] Sequential element (U0/d_latch_reg[11]) is unused and will be removed from module design_1_ov7670_capture_0_0.
INFO: [Synth 8-3886] merging instance 'inst/design_1_i/ov7670_vga_0/U0/vga_blue_reg[0]' (FD) to 'inst/design_1_i/ov7670_vga_0/U0/vga_green_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/design_1_i/ov7670_vga_0/U0/vga_green_reg[0]' (FD) to 'inst/design_1_i/ov7670_vga_0/U0/vga_green_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/design_1_i/ov7670_vga_0/U0/vga_green_reg[1]' (FD) to 'inst/design_1_i/ov7670_vga_0/U0/vga_red_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/design_1_i/ov7670_vga_0/\U0/vga_red_reg[0] )
INFO: [Synth 8-3332] Sequential element (U0/vga_red_reg[0]) is unused and will be removed from module design_1_ov7670_vga_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:30 ; elapsed = 00:04:00 . Memory (MB): peak = 961.336 ; gain = 566.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-----------------+-------------------------------------------------------+---------------+----------------+
|Module Name      | RTL Object                                            | Depth x Width | Implemented As | 
+-----------------+-------------------------------------------------------+---------------+----------------+
|ov7670_registers | sreg_reg                                              | 256x16        | Block RAM      | 
|design_1         | ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg | 256x16        | Block RAM      | 
+-----------------+-------------------------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/design_1_i/i_1/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:40 ; elapsed = 00:04:12 . Memory (MB): peak = 961.336 ; gain = 566.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:41 ; elapsed = 00:04:13 . Memory (MB): peak = 961.336 ; gain = 566.051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:42 ; elapsed = 00:04:14 . Memory (MB): peak = 961.336 ; gain = 566.051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'i_0' to logic
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:43 ; elapsed = 00:04:15 . Memory (MB): peak = 961.336 ; gain = 566.051
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:43 ; elapsed = 00:04:15 . Memory (MB): peak = 961.336 ; gain = 566.051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:43 ; elapsed = 00:04:15 . Memory (MB): peak = 961.336 ; gain = 566.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:43 ; elapsed = 00:04:15 . Memory (MB): peak = 961.336 ; gain = 566.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:43 ; elapsed = 00:04:15 . Memory (MB): peak = 961.336 ; gain = 566.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:43 ; elapsed = 00:04:15 . Memory (MB): peak = 961.336 ; gain = 566.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |CARRY4     |    26|
|3     |LUT1       |    12|
|4     |LUT2       |    50|
|5     |LUT3       |    43|
|6     |LUT4       |    27|
|7     |LUT5       |   103|
|8     |LUT6       |   291|
|9     |MMCME2_ADV |     1|
|10    |MUXF7      |    90|
|11    |MUXF8      |    36|
|12    |RAMB18E1   |     4|
|13    |RAMB18E1_1 |     2|
|14    |RAMB18E1_2 |     2|
|15    |RAMB18E1_3 |     1|
|16    |RAMB36E1   |    12|
|17    |RAMB36E1_1 |    12|
|18    |RAMB36E1_2 |    74|
|19    |RAMB36E1_3 |     2|
|20    |FDRE       |   274|
|21    |FDSE       |    31|
|22    |IBUF       |     1|
+------+-----------+------+

Report Instance Areas: 
+------+---------------------------------------------------+---------------------------------------------+------+
|      |Instance                                           |Module                                       |Cells |
+------+---------------------------------------------------+---------------------------------------------+------+
|1     |top                                                |                                             |  1097|
|2     |  inst                                             |design_1_wrapper                             |  1097|
|3     |    design_1_i                                     |design_1                                     |  1097|
|4     |      blk_mem_gen_0                                |design_1_blk_mem_gen_0_0                     |   321|
|5     |        U0                                         |blk_mem_gen_v8_4_1__1                        |   321|
|6     |          inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth_0                   |   321|
|7     |            \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top_1                            |   321|
|8     |              \valid.cstr                          |blk_mem_gen_generic_cstr_2                   |   321|
|9     |                \has_mux_b.B                       |blk_mem_gen_mux__parameterized0_3            |   181|
|10    |                \ramloop[0].ram.r                  |blk_mem_gen_prim_width_4                     |     2|
|11    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper_99                  |     2|
|12    |                \ramloop[10].ram.r                 |blk_mem_gen_prim_width__parameterized9_5     |     3|
|13    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized9_98  |     3|
|14    |                \ramloop[11].ram.r                 |blk_mem_gen_prim_width__parameterized10_6    |     3|
|15    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized10_97 |     3|
|16    |                \ramloop[12].ram.r                 |blk_mem_gen_prim_width__parameterized11_7    |     3|
|17    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized11_96 |     3|
|18    |                \ramloop[13].ram.r                 |blk_mem_gen_prim_width__parameterized12_8    |     3|
|19    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized12_95 |     3|
|20    |                \ramloop[14].ram.r                 |blk_mem_gen_prim_width__parameterized13_9    |     3|
|21    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized13_94 |     3|
|22    |                \ramloop[15].ram.r                 |blk_mem_gen_prim_width__parameterized14_10   |     3|
|23    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized14_93 |     3|
|24    |                \ramloop[16].ram.r                 |blk_mem_gen_prim_width__parameterized15_11   |     3|
|25    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized15_92 |     3|
|26    |                \ramloop[17].ram.r                 |blk_mem_gen_prim_width__parameterized16_12   |     3|
|27    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized16_91 |     3|
|28    |                \ramloop[18].ram.r                 |blk_mem_gen_prim_width__parameterized17_13   |     3|
|29    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized17_90 |     3|
|30    |                \ramloop[19].ram.r                 |blk_mem_gen_prim_width__parameterized18_14   |     3|
|31    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized18_89 |     3|
|32    |                \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized0_15    |     2|
|33    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized0_88  |     2|
|34    |                \ramloop[20].ram.r                 |blk_mem_gen_prim_width__parameterized19_16   |     3|
|35    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized19_87 |     3|
|36    |                \ramloop[21].ram.r                 |blk_mem_gen_prim_width__parameterized20_17   |     3|
|37    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized20_86 |     3|
|38    |                \ramloop[22].ram.r                 |blk_mem_gen_prim_width__parameterized21_18   |     3|
|39    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized21_85 |     3|
|40    |                \ramloop[23].ram.r                 |blk_mem_gen_prim_width__parameterized22_19   |     3|
|41    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized22_84 |     3|
|42    |                \ramloop[24].ram.r                 |blk_mem_gen_prim_width__parameterized23_20   |     3|
|43    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized23_83 |     3|
|44    |                \ramloop[25].ram.r                 |blk_mem_gen_prim_width__parameterized24_21   |     3|
|45    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized24_82 |     3|
|46    |                \ramloop[26].ram.r                 |blk_mem_gen_prim_width__parameterized25_22   |     3|
|47    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized25_81 |     3|
|48    |                \ramloop[27].ram.r                 |blk_mem_gen_prim_width__parameterized26_23   |     3|
|49    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized26_80 |     3|
|50    |                \ramloop[28].ram.r                 |blk_mem_gen_prim_width__parameterized27_24   |     3|
|51    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized27_79 |     3|
|52    |                \ramloop[29].ram.r                 |blk_mem_gen_prim_width__parameterized28_25   |     3|
|53    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized28_78 |     3|
|54    |                \ramloop[2].ram.r                  |blk_mem_gen_prim_width__parameterized1_26    |     1|
|55    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized1_77  |     1|
|56    |                \ramloop[30].ram.r                 |blk_mem_gen_prim_width__parameterized29_27   |     3|
|57    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized29_76 |     3|
|58    |                \ramloop[31].ram.r                 |blk_mem_gen_prim_width__parameterized30_28   |     3|
|59    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized30_75 |     3|
|60    |                \ramloop[32].ram.r                 |blk_mem_gen_prim_width__parameterized31_29   |     3|
|61    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized31_74 |     3|
|62    |                \ramloop[33].ram.r                 |blk_mem_gen_prim_width__parameterized32_30   |     3|
|63    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized32_73 |     3|
|64    |                \ramloop[34].ram.r                 |blk_mem_gen_prim_width__parameterized33_31   |     3|
|65    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized33_72 |     3|
|66    |                \ramloop[35].ram.r                 |blk_mem_gen_prim_width__parameterized34_32   |     3|
|67    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized34_71 |     3|
|68    |                \ramloop[36].ram.r                 |blk_mem_gen_prim_width__parameterized35_33   |     3|
|69    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized35_70 |     3|
|70    |                \ramloop[37].ram.r                 |blk_mem_gen_prim_width__parameterized36_34   |     3|
|71    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized36_69 |     3|
|72    |                \ramloop[38].ram.r                 |blk_mem_gen_prim_width__parameterized37_35   |     3|
|73    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized37_68 |     3|
|74    |                \ramloop[39].ram.r                 |blk_mem_gen_prim_width__parameterized38_36   |     3|
|75    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized38_67 |     3|
|76    |                \ramloop[3].ram.r                  |blk_mem_gen_prim_width__parameterized2_37    |     1|
|77    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized2_66  |     1|
|78    |                \ramloop[40].ram.r                 |blk_mem_gen_prim_width__parameterized39_38   |     4|
|79    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized39_65 |     4|
|80    |                \ramloop[41].ram.r                 |blk_mem_gen_prim_width__parameterized40_39   |     3|
|81    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized40_64 |     3|
|82    |                \ramloop[42].ram.r                 |blk_mem_gen_prim_width__parameterized41_40   |     3|
|83    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized41_63 |     3|
|84    |                \ramloop[43].ram.r                 |blk_mem_gen_prim_width__parameterized42_41   |     4|
|85    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized42_62 |     4|
|86    |                \ramloop[44].ram.r                 |blk_mem_gen_prim_width__parameterized43_42   |     4|
|87    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized43_61 |     4|
|88    |                \ramloop[45].ram.r                 |blk_mem_gen_prim_width__parameterized44_43   |     3|
|89    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized44_60 |     3|
|90    |                \ramloop[46].ram.r                 |blk_mem_gen_prim_width__parameterized45_44   |     4|
|91    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized45_59 |     4|
|92    |                \ramloop[47].ram.r                 |blk_mem_gen_prim_width__parameterized46_45   |     3|
|93    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized46_58 |     3|
|94    |                \ramloop[4].ram.r                  |blk_mem_gen_prim_width__parameterized3_46    |     3|
|95    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized3_57  |     3|
|96    |                \ramloop[5].ram.r                  |blk_mem_gen_prim_width__parameterized4_47    |     2|
|97    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized4_56  |     2|
|98    |                \ramloop[6].ram.r                  |blk_mem_gen_prim_width__parameterized5_48    |     2|
|99    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized5_55  |     2|
|100   |                \ramloop[7].ram.r                  |blk_mem_gen_prim_width__parameterized6_49    |     3|
|101   |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized6_54  |     3|
|102   |                \ramloop[8].ram.r                  |blk_mem_gen_prim_width__parameterized7_50    |     3|
|103   |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized7_53  |     3|
|104   |                \ramloop[9].ram.r                  |blk_mem_gen_prim_width__parameterized8_51    |     3|
|105   |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized8_52  |     3|
|106   |      blk_mem_gen_1                                |design_1_blk_mem_gen_0_1                     |   321|
|107   |        U0                                         |blk_mem_gen_v8_4_1                           |   321|
|108   |          inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth                     |   321|
|109   |            \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top                              |   321|
|110   |              \valid.cstr                          |blk_mem_gen_generic_cstr                     |   321|
|111   |                \has_mux_b.B                       |blk_mem_gen_mux__parameterized0              |   181|
|112   |                \ramloop[0].ram.r                  |blk_mem_gen_prim_width                       |     2|
|113   |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper                     |     2|
|114   |                \ramloop[10].ram.r                 |blk_mem_gen_prim_width__parameterized9       |     3|
|115   |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized9     |     3|
|116   |                \ramloop[11].ram.r                 |blk_mem_gen_prim_width__parameterized10      |     3|
|117   |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized10    |     3|
|118   |                \ramloop[12].ram.r                 |blk_mem_gen_prim_width__parameterized11      |     3|
|119   |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized11    |     3|
|120   |                \ramloop[13].ram.r                 |blk_mem_gen_prim_width__parameterized12      |     3|
|121   |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized12    |     3|
|122   |                \ramloop[14].ram.r                 |blk_mem_gen_prim_width__parameterized13      |     3|
|123   |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized13    |     3|
|124   |                \ramloop[15].ram.r                 |blk_mem_gen_prim_width__parameterized14      |     3|
|125   |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized14    |     3|
|126   |                \ramloop[16].ram.r                 |blk_mem_gen_prim_width__parameterized15      |     3|
|127   |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized15    |     3|
|128   |                \ramloop[17].ram.r                 |blk_mem_gen_prim_width__parameterized16      |     3|
|129   |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized16    |     3|
|130   |                \ramloop[18].ram.r                 |blk_mem_gen_prim_width__parameterized17      |     3|
|131   |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized17    |     3|
|132   |                \ramloop[19].ram.r                 |blk_mem_gen_prim_width__parameterized18      |     3|
|133   |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized18    |     3|
|134   |                \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized0       |     2|
|135   |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized0     |     2|
|136   |                \ramloop[20].ram.r                 |blk_mem_gen_prim_width__parameterized19      |     3|
|137   |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized19    |     3|
|138   |                \ramloop[21].ram.r                 |blk_mem_gen_prim_width__parameterized20      |     3|
|139   |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized20    |     3|
|140   |                \ramloop[22].ram.r                 |blk_mem_gen_prim_width__parameterized21      |     3|
|141   |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized21    |     3|
|142   |                \ramloop[23].ram.r                 |blk_mem_gen_prim_width__parameterized22      |     3|
|143   |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized22    |     3|
|144   |                \ramloop[24].ram.r                 |blk_mem_gen_prim_width__parameterized23      |     3|
|145   |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized23    |     3|
|146   |                \ramloop[25].ram.r                 |blk_mem_gen_prim_width__parameterized24      |     3|
|147   |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized24    |     3|
|148   |                \ramloop[26].ram.r                 |blk_mem_gen_prim_width__parameterized25      |     3|
|149   |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized25    |     3|
|150   |                \ramloop[27].ram.r                 |blk_mem_gen_prim_width__parameterized26      |     3|
|151   |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized26    |     3|
|152   |                \ramloop[28].ram.r                 |blk_mem_gen_prim_width__parameterized27      |     3|
|153   |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized27    |     3|
|154   |                \ramloop[29].ram.r                 |blk_mem_gen_prim_width__parameterized28      |     3|
|155   |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized28    |     3|
|156   |                \ramloop[2].ram.r                  |blk_mem_gen_prim_width__parameterized1       |     1|
|157   |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized1     |     1|
|158   |                \ramloop[30].ram.r                 |blk_mem_gen_prim_width__parameterized29      |     3|
|159   |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized29    |     3|
|160   |                \ramloop[31].ram.r                 |blk_mem_gen_prim_width__parameterized30      |     3|
|161   |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized30    |     3|
|162   |                \ramloop[32].ram.r                 |blk_mem_gen_prim_width__parameterized31      |     3|
|163   |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized31    |     3|
|164   |                \ramloop[33].ram.r                 |blk_mem_gen_prim_width__parameterized32      |     3|
|165   |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized32    |     3|
|166   |                \ramloop[34].ram.r                 |blk_mem_gen_prim_width__parameterized33      |     3|
|167   |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized33    |     3|
|168   |                \ramloop[35].ram.r                 |blk_mem_gen_prim_width__parameterized34      |     3|
|169   |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized34    |     3|
|170   |                \ramloop[36].ram.r                 |blk_mem_gen_prim_width__parameterized35      |     3|
|171   |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized35    |     3|
|172   |                \ramloop[37].ram.r                 |blk_mem_gen_prim_width__parameterized36      |     3|
|173   |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized36    |     3|
|174   |                \ramloop[38].ram.r                 |blk_mem_gen_prim_width__parameterized37      |     3|
|175   |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized37    |     3|
|176   |                \ramloop[39].ram.r                 |blk_mem_gen_prim_width__parameterized38      |     3|
|177   |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized38    |     3|
|178   |                \ramloop[3].ram.r                  |blk_mem_gen_prim_width__parameterized2       |     1|
|179   |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized2     |     1|
|180   |                \ramloop[40].ram.r                 |blk_mem_gen_prim_width__parameterized39      |     4|
|181   |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized39    |     4|
|182   |                \ramloop[41].ram.r                 |blk_mem_gen_prim_width__parameterized40      |     3|
|183   |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized40    |     3|
|184   |                \ramloop[42].ram.r                 |blk_mem_gen_prim_width__parameterized41      |     3|
|185   |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized41    |     3|
|186   |                \ramloop[43].ram.r                 |blk_mem_gen_prim_width__parameterized42      |     4|
|187   |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized42    |     4|
|188   |                \ramloop[44].ram.r                 |blk_mem_gen_prim_width__parameterized43      |     4|
|189   |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized43    |     4|
|190   |                \ramloop[45].ram.r                 |blk_mem_gen_prim_width__parameterized44      |     3|
|191   |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized44    |     3|
|192   |                \ramloop[46].ram.r                 |blk_mem_gen_prim_width__parameterized45      |     4|
|193   |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized45    |     4|
|194   |                \ramloop[47].ram.r                 |blk_mem_gen_prim_width__parameterized46      |     3|
|195   |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized46    |     3|
|196   |                \ramloop[4].ram.r                  |blk_mem_gen_prim_width__parameterized3       |     3|
|197   |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized3     |     3|
|198   |                \ramloop[5].ram.r                  |blk_mem_gen_prim_width__parameterized4       |     2|
|199   |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized4     |     2|
|200   |                \ramloop[6].ram.r                  |blk_mem_gen_prim_width__parameterized5       |     2|
|201   |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized5     |     2|
|202   |                \ramloop[7].ram.r                  |blk_mem_gen_prim_width__parameterized6       |     3|
|203   |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized6     |     3|
|204   |                \ramloop[8].ram.r                  |blk_mem_gen_prim_width__parameterized7       |     3|
|205   |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized7     |     3|
|206   |                \ramloop[9].ram.r                  |blk_mem_gen_prim_width__parameterized8       |     3|
|207   |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized8     |     3|
|208   |      clk_wiz_0                                    |design_1_clk_wiz_0_0                         |     6|
|209   |        inst                                       |design_1_clk_wiz_0_0_clk_wiz                 |     6|
|210   |      finger_detection_0                           |design_1_finger_detection_0_0                |    64|
|211   |        inst                                       |finger_detection                             |    64|
|212   |      ov7670_capture_0                             |design_1_ov7670_capture_0_0                  |    75|
|213   |        U0                                         |ov7670_capture                               |    75|
|214   |      ov7670_vga_0                                 |design_1_ov7670_vga_0_0                      |    94|
|215   |        U0                                         |ov7670_vga                                   |    94|
|216   |      debounce_0                                   |design_1_debounce_0_0                        |    38|
|217   |        inst                                       |debounce                                     |    38|
|218   |      ov7670_controller_0                          |design_1_ov7670_controller_0_0               |   178|
|219   |        U0                                         |ov7670_controller                            |   178|
|220   |          Inst_i2c_sender                          |i2c_sender                                   |   142|
|221   |          Inst_ov7670_registers                    |ov7670_registers                             |    34|
+------+---------------------------------------------------+---------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:43 ; elapsed = 00:04:15 . Memory (MB): peak = 961.336 ; gain = 566.051
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 172 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:03:39 . Memory (MB): peak = 961.336 ; gain = 411.547
Synthesis Optimization Complete : Time (s): cpu = 00:03:43 ; elapsed = 00:04:15 . Memory (MB): peak = 961.336 ; gain = 566.051
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 263 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
108 Infos, 130 Warnings, 22 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:47 ; elapsed = 00:04:19 . Memory (MB): peak = 967.668 ; gain = 583.852
INFO: [Common 17-1381] The checkpoint 'C:/ECE532/ECE532_Group5/bluetooth_nddr/bluetooth.runs/design_1_design_1_wrapper_0_0_synth_1/design_1_design_1_wrapper_0_0.dcp' has been generated.
