

================================================================
== Vitis HLS Report for 'FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc'
================================================================
* Date:           Wed Apr  2 21:41:33 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        build
* Solution:       FFT_250MHz (Vivado IP Flow Target)
* Product family: versalpremium
* Target device:  xcvp1802-lsvc4072-3HP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.566 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       37|       37|  0.148 us|  0.148 us|   32|   32|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- FFT_Stage1  |       35|       35|         5|          1|          1|    32|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       16|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      0|     2352|     5696|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|      560|     -|
|Register             |        -|      -|     1567|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|     3919|     6272|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2470|   3588|  1680448|   840224|   637|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     9882|  14352|  6721792|  3360896|  2549|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +----------------------------------+------------------------------+---------+----+-----+-----+-----+
    |             Instance             |            Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------+------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_4_no_dsp_1_U3   |fadd_32ns_32ns_32_4_no_dsp_1  |        0|   0|  147|  356|    0|
    |fadd_32ns_32ns_32_4_no_dsp_1_U4   |fadd_32ns_32ns_32_4_no_dsp_1  |        0|   0|  147|  356|    0|
    |fadd_32ns_32ns_32_4_no_dsp_1_U7   |fadd_32ns_32ns_32_4_no_dsp_1  |        0|   0|  147|  356|    0|
    |fadd_32ns_32ns_32_4_no_dsp_1_U8   |fadd_32ns_32ns_32_4_no_dsp_1  |        0|   0|  147|  356|    0|
    |fadd_32ns_32ns_32_4_no_dsp_1_U11  |fadd_32ns_32ns_32_4_no_dsp_1  |        0|   0|  147|  356|    0|
    |fadd_32ns_32ns_32_4_no_dsp_1_U12  |fadd_32ns_32ns_32_4_no_dsp_1  |        0|   0|  147|  356|    0|
    |fadd_32ns_32ns_32_4_no_dsp_1_U15  |fadd_32ns_32ns_32_4_no_dsp_1  |        0|   0|  147|  356|    0|
    |fadd_32ns_32ns_32_4_no_dsp_1_U16  |fadd_32ns_32ns_32_4_no_dsp_1  |        0|   0|  147|  356|    0|
    |fsub_32ns_32ns_32_4_no_dsp_1_U5   |fsub_32ns_32ns_32_4_no_dsp_1  |        0|   0|  147|  356|    0|
    |fsub_32ns_32ns_32_4_no_dsp_1_U6   |fsub_32ns_32ns_32_4_no_dsp_1  |        0|   0|  147|  356|    0|
    |fsub_32ns_32ns_32_4_no_dsp_1_U9   |fsub_32ns_32ns_32_4_no_dsp_1  |        0|   0|  147|  356|    0|
    |fsub_32ns_32ns_32_4_no_dsp_1_U10  |fsub_32ns_32ns_32_4_no_dsp_1  |        0|   0|  147|  356|    0|
    |fsub_32ns_32ns_32_4_no_dsp_1_U13  |fsub_32ns_32ns_32_4_no_dsp_1  |        0|   0|  147|  356|    0|
    |fsub_32ns_32ns_32_4_no_dsp_1_U14  |fsub_32ns_32ns_32_4_no_dsp_1  |        0|   0|  147|  356|    0|
    |fsub_32ns_32ns_32_4_no_dsp_1_U17  |fsub_32ns_32ns_32_4_no_dsp_1  |        0|   0|  147|  356|    0|
    |fsub_32ns_32ns_32_4_no_dsp_1_U18  |fsub_32ns_32ns_32_4_no_dsp_1  |        0|   0|  147|  356|    0|
    +----------------------------------+------------------------------+---------+----+-----+-----+-----+
    |Total                             |                              |        0|   0| 2352| 5696|    0|
    +----------------------------------+------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |m_fu_239_p2                       |         +|   0|  0|   6|           5|           1|
    |ap_condition_201                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln451_fu_593_p2              |      icmp|   0|  0|   2|           5|           2|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  16|          14|           8|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   8|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg  |   8|          2|    1|          2|
    |ap_sig_allocacmp_m1_load          |   8|          2|    5|         10|
    |data_s1_stream_vector_blk_n       |   8|          2|    1|          2|
    |grp_fu_167_p2                     |  32|          2|   32|         64|
    |grp_fu_171_p2                     |  32|          2|   32|         64|
    |grp_fu_175_p2                     |  32|          2|   32|         64|
    |grp_fu_179_p2                     |  32|          2|   32|         64|
    |grp_fu_183_p2                     |  32|          2|   32|         64|
    |grp_fu_187_p2                     |  32|          2|   32|         64|
    |grp_fu_191_p2                     |  32|          2|   32|         64|
    |grp_fu_195_p2                     |  32|          2|   32|         64|
    |grp_fu_199_p2                     |  32|          2|   32|         64|
    |grp_fu_203_p2                     |  32|          2|   32|         64|
    |grp_fu_207_p2                     |  32|          2|   32|         64|
    |grp_fu_211_p2                     |  32|          2|   32|         64|
    |grp_fu_215_p2                     |  32|          2|   32|         64|
    |grp_fu_219_p2                     |  32|          2|   32|         64|
    |grp_fu_223_p2                     |  32|          2|   32|         64|
    |grp_fu_227_p2                     |  32|          2|   32|         64|
    |m1_fu_150                         |   8|          2|    5|         10|
    |reverse_in_stream_vector_blk_n    |   8|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 560|         44|  526|       1052|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |grp_fu_167_ce                     |   1|   0|    1|          0|
    |grp_fu_167_p0                     |  32|   0|   32|          0|
    |grp_fu_167_p1                     |  32|   0|   32|          0|
    |grp_fu_171_ce                     |   1|   0|    1|          0|
    |grp_fu_171_p0                     |  32|   0|   32|          0|
    |grp_fu_171_p1                     |  32|   0|   32|          0|
    |grp_fu_175_ce                     |   1|   0|    1|          0|
    |grp_fu_175_p0                     |  32|   0|   32|          0|
    |grp_fu_175_p1                     |  32|   0|   32|          0|
    |grp_fu_179_ce                     |   1|   0|    1|          0|
    |grp_fu_179_p0                     |  32|   0|   32|          0|
    |grp_fu_179_p1                     |  32|   0|   32|          0|
    |grp_fu_183_ce                     |   1|   0|    1|          0|
    |grp_fu_183_p0                     |  32|   0|   32|          0|
    |grp_fu_183_p1                     |  32|   0|   32|          0|
    |grp_fu_187_ce                     |   1|   0|    1|          0|
    |grp_fu_187_p0                     |  32|   0|   32|          0|
    |grp_fu_187_p1                     |  32|   0|   32|          0|
    |grp_fu_191_ce                     |   1|   0|    1|          0|
    |grp_fu_191_p0                     |  32|   0|   32|          0|
    |grp_fu_191_p1                     |  32|   0|   32|          0|
    |grp_fu_195_ce                     |   1|   0|    1|          0|
    |grp_fu_195_p0                     |  32|   0|   32|          0|
    |grp_fu_195_p1                     |  32|   0|   32|          0|
    |grp_fu_199_ce                     |   1|   0|    1|          0|
    |grp_fu_199_p0                     |  32|   0|   32|          0|
    |grp_fu_199_p1                     |  32|   0|   32|          0|
    |grp_fu_203_ce                     |   1|   0|    1|          0|
    |grp_fu_203_p0                     |  32|   0|   32|          0|
    |grp_fu_203_p1                     |  32|   0|   32|          0|
    |grp_fu_207_ce                     |   1|   0|    1|          0|
    |grp_fu_207_p0                     |  32|   0|   32|          0|
    |grp_fu_207_p1                     |  32|   0|   32|          0|
    |grp_fu_211_ce                     |   1|   0|    1|          0|
    |grp_fu_211_p0                     |  32|   0|   32|          0|
    |grp_fu_211_p1                     |  32|   0|   32|          0|
    |grp_fu_215_ce                     |   1|   0|    1|          0|
    |grp_fu_215_p0                     |  32|   0|   32|          0|
    |grp_fu_215_p1                     |  32|   0|   32|          0|
    |grp_fu_219_ce                     |   1|   0|    1|          0|
    |grp_fu_219_p0                     |  32|   0|   32|          0|
    |grp_fu_219_p1                     |  32|   0|   32|          0|
    |grp_fu_223_ce                     |   1|   0|    1|          0|
    |grp_fu_223_p0                     |  32|   0|   32|          0|
    |grp_fu_223_p1                     |  32|   0|   32|          0|
    |grp_fu_227_ce                     |   1|   0|    1|          0|
    |grp_fu_227_p0                     |  32|   0|   32|          0|
    |grp_fu_227_p1                     |  32|   0|   32|          0|
    |m1_fu_150                         |   5|   0|    5|          0|
    |pre_grp_fu_167_p2_reg             |  32|   0|   32|          0|
    |pre_grp_fu_171_p2_reg             |  32|   0|   32|          0|
    |pre_grp_fu_175_p2_reg             |  32|   0|   32|          0|
    |pre_grp_fu_179_p2_reg             |  32|   0|   32|          0|
    |pre_grp_fu_183_p2_reg             |  32|   0|   32|          0|
    |pre_grp_fu_187_p2_reg             |  32|   0|   32|          0|
    |pre_grp_fu_191_p2_reg             |  32|   0|   32|          0|
    |pre_grp_fu_195_p2_reg             |  32|   0|   32|          0|
    |pre_grp_fu_199_p2_reg             |  32|   0|   32|          0|
    |pre_grp_fu_203_p2_reg             |  32|   0|   32|          0|
    |pre_grp_fu_207_p2_reg             |  32|   0|   32|          0|
    |pre_grp_fu_211_p2_reg             |  32|   0|   32|          0|
    |pre_grp_fu_215_p2_reg             |  32|   0|   32|          0|
    |pre_grp_fu_219_p2_reg             |  32|   0|   32|          0|
    |pre_grp_fu_223_p2_reg             |  32|   0|   32|          0|
    |pre_grp_fu_227_p2_reg             |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |1567|   0| 1567|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------------+-----+-----+------------+-----------------------------------------------------------+--------------+
|                RTL Ports                | Dir | Bits|  Protocol  |                       Source Object                       |    C Type    |
+-----------------------------------------+-----+-----+------------+-----------------------------------------------------------+--------------+
|ap_clk                                   |   in|    1|  ap_ctrl_hs|  FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc|  return value|
|ap_rst                                   |   in|    1|  ap_ctrl_hs|  FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc|  return value|
|ap_start                                 |   in|    1|  ap_ctrl_hs|  FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc|  return value|
|ap_done                                  |  out|    1|  ap_ctrl_hs|  FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc|  return value|
|ap_continue                              |   in|    1|  ap_ctrl_hs|  FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc|  return value|
|ap_idle                                  |  out|    1|  ap_ctrl_hs|  FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc|  return value|
|ap_ready                                 |  out|    1|  ap_ctrl_hs|  FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc|  return value|
|reverse_in_stream_vector_dout            |   in|  512|     ap_fifo|                                   reverse_in_stream_vector|       pointer|
|reverse_in_stream_vector_empty_n         |   in|    1|     ap_fifo|                                   reverse_in_stream_vector|       pointer|
|reverse_in_stream_vector_read            |  out|    1|     ap_fifo|                                   reverse_in_stream_vector|       pointer|
|reverse_in_stream_vector_num_data_valid  |   in|    3|     ap_fifo|                                   reverse_in_stream_vector|       pointer|
|reverse_in_stream_vector_fifo_cap        |   in|    3|     ap_fifo|                                   reverse_in_stream_vector|       pointer|
|data_s1_stream_vector_din                |  out|  512|     ap_fifo|                                      data_s1_stream_vector|       pointer|
|data_s1_stream_vector_full_n             |   in|    1|     ap_fifo|                                      data_s1_stream_vector|       pointer|
|data_s1_stream_vector_write              |  out|    1|     ap_fifo|                                      data_s1_stream_vector|       pointer|
|data_s1_stream_vector_num_data_valid     |   in|   32|     ap_fifo|                                      data_s1_stream_vector|       pointer|
|data_s1_stream_vector_fifo_cap           |   in|   32|     ap_fifo|                                      data_s1_stream_vector|       pointer|
+-----------------------------------------+-----+-----+------------+-----------------------------------------------------------+--------------+

