<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="mts_blk_mem_gen_0_1_synth_1" LaunchDir="C:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.runs/mts_blk_mem_gen_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="mts_ADCRAMcapture_0_2_synth_1" LaunchDir="C:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.runs/mts_ADCRAMcapture_0_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="mts_axi_bram_ctrl_0_2_synth_1" LaunchDir="C:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.runs/mts_axi_bram_ctrl_0_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="mts_axis_clock_converter_0_2_synth_1" LaunchDir="C:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.runs/mts_axis_clock_converter_0_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="mts_axis_dwidth_converter_0_2_synth_1" LaunchDir="C:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.runs/mts_axis_dwidth_converter_0_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="mts_axi_dma_adc_0_synth_1" LaunchDir="C:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.runs/mts_axi_dma_adc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="mts_xbar_0_synth_1" LaunchDir="C:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.runs/mts_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="mts_axi_bram_ctrl_0_0_synth_1" LaunchDir="C:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.runs/mts_axi_bram_ctrl_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="mts_axi_bram_ctrl_0_2_synth_1"/>
	</Run>
	<Run Id="mts_axis_clock_converter_0_0_synth_1" LaunchDir="C:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.runs/mts_axis_clock_converter_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="mts_axis_clock_converter_0_2_synth_1"/>
	</Run>
	<Run Id="mts_RFegressReset_0_synth_1" LaunchDir="C:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.runs/mts_RFegressReset_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="mts_ddr4_0_0_synth_1" LaunchDir="C:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.runs/mts_ddr4_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="mts_axis_dwidth_converter_0_1_synth_1" LaunchDir="C:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.runs/mts_axis_dwidth_converter_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="mts_axis_dwidth_converter_0_2_synth_1"/>
	</Run>
	<Run Id="mts_blk_mem_gen_0_0_synth_1" LaunchDir="C:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.runs/mts_blk_mem_gen_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="mts_blk_mem_gen_0_1_synth_1"/>
	</Run>
	<Run Id="mts_synchronizeSYSREF_0_synth_1" LaunchDir="C:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.runs/mts_synchronizeSYSREF_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="mts_axis_dwidth_converter_0_0_synth_1" LaunchDir="C:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.runs/mts_axis_dwidth_converter_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="mts_axis_dwidth_converter_0_2_synth_1"/>
	</Run>
	<Run Id="mts_ADCRAMcapture_0_1_synth_1" LaunchDir="C:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.runs/mts_ADCRAMcapture_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="mts_axi_bram_ctrl_0_1_synth_1" LaunchDir="C:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.runs/mts_axi_bram_ctrl_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="mts_axi_bram_ctrl_0_2_synth_1"/>
	</Run>
	<Run Id="mts_xpm_cdc_gen_0_0_synth_1" LaunchDir="C:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.runs/mts_xpm_cdc_gen_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="mts_axis_clock_converter_0_1_synth_1" LaunchDir="C:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.runs/mts_axis_clock_converter_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="mts_axis_clock_converter_0_2_synth_1"/>
	</Run>
	<Run Id="mts_axis_data_fifo_adc_0_synth_1" LaunchDir="C:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.runs/mts_axis_data_fifo_adc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="mts_axis_broadcaster_0_0_synth_1" LaunchDir="C:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.runs/mts_axis_broadcaster_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="mts_MTSclkwiz_0_synth_1" LaunchDir="C:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.runs/mts_MTSclkwiz_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="mts_axi_gpio_bram_adc_0_synth_1" LaunchDir="C:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.runs/mts_axi_gpio_bram_adc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="mts_RFingressReset_0_synth_1" LaunchDir="C:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.runs/mts_RFingressReset_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="mts_rst_ddr4_0_333M_0_synth_1" LaunchDir="C:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.runs/mts_rst_ddr4_0_333M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="mts_PSreset_control_0_synth_1" LaunchDir="C:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.runs/mts_PSreset_control_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="mts_axi_gpio_dac_0_synth_1" LaunchDir="C:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.runs/mts_axi_gpio_dac_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="mts_axi_gpio_bram_adc_0_synth_1"/>
	</Run>
	<Run Id="mts_axi_gpio_fifoflush_0_synth_1" LaunchDir="C:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.runs/mts_axi_gpio_fifoflush_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="mts_axi_gpio_bram_adc_0_synth_1"/>
	</Run>
	<Run Id="mts_ADCRAMcapture_0_0_synth_1" LaunchDir="C:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.runs/mts_ADCRAMcapture_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="mts_BUFG_PL_CLK_0_synth_1" LaunchDir="C:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.runs/mts_BUFG_PL_CLK_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="mts_system_ila_0_0_synth_1" LaunchDir="C:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.runs/mts_system_ila_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="mts_blk_mem_gen_0_3_synth_1" LaunchDir="C:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.runs/mts_blk_mem_gen_0_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="mts_blk_mem_gen_0_1_synth_1"/>
	</Run>
	<Run Id="mts_usp_rf_data_converter_1_0_synth_1" LaunchDir="C:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.runs/mts_usp_rf_data_converter_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="mts_smartconnect_0_0_synth_1" LaunchDir="C:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.runs/mts_smartconnect_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="mts_axi_bram_ctrl_0_3_synth_1" LaunchDir="C:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.runs/mts_axi_bram_ctrl_0_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="mts_axi_bram_ctrl_0_2_synth_1"/>
	</Run>
	<Run Id="mts_axi_bram_ctrl_0_4_synth_1" LaunchDir="C:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.runs/mts_axi_bram_ctrl_0_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="mts_axi_bram_ctrl_0_2_synth_1"/>
	</Run>
	<Run Id="mts_axis_dwidth_converter_0_5_synth_1" LaunchDir="C:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.runs/mts_axis_dwidth_converter_0_5_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="mts_axis_dwidth_converter_0_4_synth_1" LaunchDir="C:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.runs/mts_axis_dwidth_converter_0_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="mts_axis_dwidth_converter_0_2_synth_1"/>
	</Run>
	<Run Id="mts_DACRAMstreamer_0_0_synth_1" LaunchDir="C:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.runs/mts_DACRAMstreamer_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="mts_axis_clock_converter_0_4_synth_1" LaunchDir="C:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.runs/mts_axis_clock_converter_0_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="mts_system_management_wiz_0_0_synth_1" LaunchDir="C:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.runs/mts_system_management_wiz_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="mts_zynq_ultra_ps_e_0_0_synth_1" LaunchDir="C:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.runs/mts_zynq_ultra_ps_e_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="mts_axis_dwidth_converter_0_3_synth_1" LaunchDir="C:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.runs/mts_axis_dwidth_converter_0_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="mts_axis_dwidth_converter_0_2_synth_1"/>
	</Run>
	<Run Id="mts_ADCRAMcapture_0_3_synth_1" LaunchDir="C:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.runs/mts_ADCRAMcapture_0_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="mts_axis_clock_converter_0_3_synth_1" LaunchDir="C:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.runs/mts_axis_clock_converter_0_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="mts_axis_clock_converter_0_2_synth_1"/>
	</Run>
	<Run Id="mts_axis_register_slice_0_0_synth_1" LaunchDir="C:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.runs/mts_axis_register_slice_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="mts_blk_mem_gen_0_4_synth_1" LaunchDir="C:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.runs/mts_blk_mem_gen_0_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="mts_blk_mem_gen_0_1_synth_1"/>
	</Run>
	<Run Id="mts_xbar_1_synth_1" LaunchDir="C:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.runs/mts_xbar_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="mts_blk_mem_gen_0_2_synth_1" LaunchDir="C:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.runs/mts_blk_mem_gen_0_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="mts_blk_mem_gen_0_1_synth_1"/>
	</Run>
	<Run Id="mts_auto_rs_0_synth_1" LaunchDir="C:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.runs/mts_auto_rs_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="mts_auto_us_0_synth_1" LaunchDir="C:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.runs/mts_auto_us_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="mts_auto_pc_0_synth_1" LaunchDir="C:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.runs/mts_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="mts_auto_rs_w_0_synth_1" LaunchDir="C:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.runs/mts_auto_rs_w_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="C:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="mts_blk_mem_gen_0_1_synth_1"/>
		<Parent Id="mts_ADCRAMcapture_0_2_synth_1"/>
		<Parent Id="mts_axi_bram_ctrl_0_2_synth_1"/>
		<Parent Id="mts_axis_clock_converter_0_2_synth_1"/>
		<Parent Id="mts_axis_dwidth_converter_0_2_synth_1"/>
		<Parent Id="mts_axi_dma_adc_0_synth_1"/>
		<Parent Id="mts_xbar_0_synth_1"/>
		<Parent Id="mts_axi_bram_ctrl_0_0_synth_1"/>
		<Parent Id="mts_axis_clock_converter_0_0_synth_1"/>
		<Parent Id="mts_RFegressReset_0_synth_1"/>
		<Parent Id="mts_ddr4_0_0_synth_1"/>
		<Parent Id="mts_axis_dwidth_converter_0_1_synth_1"/>
		<Parent Id="mts_blk_mem_gen_0_0_synth_1"/>
		<Parent Id="mts_synchronizeSYSREF_0_synth_1"/>
		<Parent Id="mts_axis_dwidth_converter_0_0_synth_1"/>
		<Parent Id="mts_ADCRAMcapture_0_1_synth_1"/>
		<Parent Id="mts_axi_bram_ctrl_0_1_synth_1"/>
		<Parent Id="mts_xpm_cdc_gen_0_0_synth_1"/>
		<Parent Id="mts_axis_clock_converter_0_1_synth_1"/>
		<Parent Id="mts_axis_data_fifo_adc_0_synth_1"/>
		<Parent Id="mts_axis_broadcaster_0_0_synth_1"/>
		<Parent Id="mts_MTSclkwiz_0_synth_1"/>
		<Parent Id="mts_axi_gpio_bram_adc_0_synth_1"/>
		<Parent Id="mts_RFingressReset_0_synth_1"/>
		<Parent Id="mts_rst_ddr4_0_333M_0_synth_1"/>
		<Parent Id="mts_PSreset_control_0_synth_1"/>
		<Parent Id="mts_axi_gpio_dac_0_synth_1"/>
		<Parent Id="mts_axi_gpio_fifoflush_0_synth_1"/>
		<Parent Id="mts_ADCRAMcapture_0_0_synth_1"/>
		<Parent Id="mts_BUFG_PL_CLK_0_synth_1"/>
		<Parent Id="mts_system_ila_0_0_synth_1"/>
		<Parent Id="mts_blk_mem_gen_0_3_synth_1"/>
		<Parent Id="mts_usp_rf_data_converter_1_0_synth_1"/>
		<Parent Id="mts_smartconnect_0_0_synth_1"/>
		<Parent Id="mts_axi_bram_ctrl_0_3_synth_1"/>
		<Parent Id="mts_axi_bram_ctrl_0_4_synth_1"/>
		<Parent Id="mts_axis_dwidth_converter_0_5_synth_1"/>
		<Parent Id="mts_axis_dwidth_converter_0_4_synth_1"/>
		<Parent Id="mts_DACRAMstreamer_0_0_synth_1"/>
		<Parent Id="mts_axis_clock_converter_0_4_synth_1"/>
		<Parent Id="mts_system_management_wiz_0_0_synth_1"/>
		<Parent Id="mts_zynq_ultra_ps_e_0_0_synth_1"/>
		<Parent Id="mts_axis_dwidth_converter_0_3_synth_1"/>
		<Parent Id="mts_ADCRAMcapture_0_3_synth_1"/>
		<Parent Id="mts_axis_clock_converter_0_3_synth_1"/>
		<Parent Id="mts_axis_register_slice_0_0_synth_1"/>
		<Parent Id="mts_blk_mem_gen_0_4_synth_1"/>
		<Parent Id="mts_xbar_1_synth_1"/>
		<Parent Id="mts_blk_mem_gen_0_2_synth_1"/>
		<Parent Id="mts_auto_rs_0_synth_1"/>
		<Parent Id="mts_auto_us_0_synth_1"/>
		<Parent Id="mts_auto_pc_0_synth_1"/>
		<Parent Id="mts_auto_rs_w_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="C:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="mts_blk_mem_gen_0_1_synth_1"/>
		<Parent Id="mts_ADCRAMcapture_0_2_synth_1"/>
		<Parent Id="mts_axi_bram_ctrl_0_2_synth_1"/>
		<Parent Id="mts_axis_clock_converter_0_2_synth_1"/>
		<Parent Id="mts_axis_dwidth_converter_0_2_synth_1"/>
		<Parent Id="mts_axi_dma_adc_0_synth_1"/>
		<Parent Id="mts_xbar_0_synth_1"/>
		<Parent Id="mts_axi_bram_ctrl_0_0_synth_1"/>
		<Parent Id="mts_axis_clock_converter_0_0_synth_1"/>
		<Parent Id="mts_RFegressReset_0_synth_1"/>
		<Parent Id="mts_ddr4_0_0_synth_1"/>
		<Parent Id="mts_axis_dwidth_converter_0_1_synth_1"/>
		<Parent Id="mts_blk_mem_gen_0_0_synth_1"/>
		<Parent Id="mts_synchronizeSYSREF_0_synth_1"/>
		<Parent Id="mts_axis_dwidth_converter_0_0_synth_1"/>
		<Parent Id="mts_ADCRAMcapture_0_1_synth_1"/>
		<Parent Id="mts_axi_bram_ctrl_0_1_synth_1"/>
		<Parent Id="mts_xpm_cdc_gen_0_0_synth_1"/>
		<Parent Id="mts_axis_clock_converter_0_1_synth_1"/>
		<Parent Id="mts_axis_data_fifo_adc_0_synth_1"/>
		<Parent Id="mts_axis_broadcaster_0_0_synth_1"/>
		<Parent Id="mts_MTSclkwiz_0_synth_1"/>
		<Parent Id="mts_axi_gpio_bram_adc_0_synth_1"/>
		<Parent Id="mts_RFingressReset_0_synth_1"/>
		<Parent Id="mts_rst_ddr4_0_333M_0_synth_1"/>
		<Parent Id="mts_PSreset_control_0_synth_1"/>
		<Parent Id="mts_axi_gpio_dac_0_synth_1"/>
		<Parent Id="mts_axi_gpio_fifoflush_0_synth_1"/>
		<Parent Id="mts_ADCRAMcapture_0_0_synth_1"/>
		<Parent Id="mts_BUFG_PL_CLK_0_synth_1"/>
		<Parent Id="mts_system_ila_0_0_synth_1"/>
		<Parent Id="mts_blk_mem_gen_0_3_synth_1"/>
		<Parent Id="mts_usp_rf_data_converter_1_0_synth_1"/>
		<Parent Id="mts_smartconnect_0_0_synth_1"/>
		<Parent Id="mts_axi_bram_ctrl_0_3_synth_1"/>
		<Parent Id="mts_axi_bram_ctrl_0_4_synth_1"/>
		<Parent Id="mts_axis_dwidth_converter_0_5_synth_1"/>
		<Parent Id="mts_axis_dwidth_converter_0_4_synth_1"/>
		<Parent Id="mts_DACRAMstreamer_0_0_synth_1"/>
		<Parent Id="mts_axis_clock_converter_0_4_synth_1"/>
		<Parent Id="mts_system_management_wiz_0_0_synth_1"/>
		<Parent Id="mts_zynq_ultra_ps_e_0_0_synth_1"/>
		<Parent Id="mts_axis_dwidth_converter_0_3_synth_1"/>
		<Parent Id="mts_ADCRAMcapture_0_3_synth_1"/>
		<Parent Id="mts_axis_clock_converter_0_3_synth_1"/>
		<Parent Id="mts_axis_register_slice_0_0_synth_1"/>
		<Parent Id="mts_blk_mem_gen_0_4_synth_1"/>
		<Parent Id="mts_xbar_1_synth_1"/>
		<Parent Id="mts_blk_mem_gen_0_2_synth_1"/>
		<Parent Id="mts_auto_rs_0_synth_1"/>
		<Parent Id="mts_auto_us_0_synth_1"/>
		<Parent Id="mts_auto_pc_0_synth_1"/>
		<Parent Id="mts_auto_rs_w_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

