Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /home/pobu/tools/vivado/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto 62f750f61a38423c8dc6edb67b8b8d95 --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot single_port_blockram_testbench_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.single_port_blockram_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2534] module single_port_blockram does not have a parameter named SINGLE_ELEMENT_SIZE_IN_BITS [/home/pobu/codes/pumpkin_ARMv8/verify/unit_test/common/single_port_blockram/single_port_blockram_testbench.v:83]
WARNING: [VRFC 10-2534] module single_port_blockram does not have a parameter named NUMBER_SETS [/home/pobu/codes/pumpkin_ARMv8/verify/unit_test/common/single_port_blockram/single_port_blockram_testbench.v:84]
WARNING: [VRFC 10-2534] module single_port_blockram does not have a parameter named SET_PTR_WIDTH_IN_BITS [/home/pobu/codes/pumpkin_ARMv8/verify/unit_test/common/single_port_blockram/single_port_blockram_testbench.v:85]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "single_port_blockram_testbench_time_impl.sdf", for root module "single_port_blockram_testbench/single_port_blockram".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "single_port_blockram_testbench_time_impl.sdf", for root module "single_port_blockram_testbench/single_port_blockram".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module simprims_ver.RAMB18E1(READ_WIDTH_A=18,READ_WI...
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.single_port_blockram
Compiling module xil_defaultlib.single_port_blockram_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_port_blockram_testbench_time_impl
