#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sat Jul 19 13:31:55 2025
# Process ID: 67002
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2500/reduction-in2500-out15
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2500/reduction-in2500-out15/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2500/reduction-in2500-out15/vivado.jou
# Running On: coder-hftsoi-hls4, OS: Linux, CPU Frequency: 2250.000 MHz, CPU Physical cores: 24, Host memory: 540863 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 2440.379 ; gain = 115.992 ; free physical = 262134 ; free virtual = 382640
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 67026
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2878.766 ; gain = 414.477 ; free physical = 261313 ; free virtual = 382070
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2500/reduction-in2500-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_50_1_15_4' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2500/reduction-in2500-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_50_1_15_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2500/reduction-in2500-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2500/reduction-in2500-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_50_1_15_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2500/reduction-in2500-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_50_1_15_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry24_proc' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2500/reduction-in2500-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry24_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2500/reduction-in2500-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w8_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2500/reduction-in2500-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w8_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2500/reduction-in2500-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w8_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2500/reduction-in2500-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w8_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2500/reduction-in2500-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2500/reduction-in2500-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w8_d2_S_ShiftReg is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:33 ; elapsed = 00:00:54 . Memory (MB): peak = 4375.289 ; gain = 1911.000 ; free physical = 259826 ; free virtual = 380642
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:38 ; elapsed = 00:01:00 . Memory (MB): peak = 4375.289 ; gain = 1911.000 ; free physical = 259556 ; free virtual = 380380
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:38 ; elapsed = 00:01:00 . Memory (MB): peak = 4395.215 ; gain = 1930.926 ; free physical = 259622 ; free virtual = 380461
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:17 ; elapsed = 00:01:34 . Memory (MB): peak = 4585.215 ; gain = 2120.926 ; free physical = 239457 ; free virtual = 363342
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 30    
+---XORs : 
	   2 Input      1 Bit         XORs := 30    
+---Registers : 
	               12 Bit    Registers := 592   
	                8 Bit    Registers := 3152  
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 15    
	                1 Bit    Registers := 50    
+---Muxes : 
	   2 Input   12 Bit        Muxes := 4679  
	   2 Input    8 Bit        Muxes := 4150  
	   2 Input    7 Bit        Muxes := 3074  
	   7 Input    6 Bit        Muxes := 1     
	   3 Input    6 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 16    
	   2 Input    1 Bit        Muxes := 520   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i_i379_i_i_i_i_i_reg_134118_reg[7]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i_i1341_i_i_i_1_reg_135363_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i_i_i_i_i_i_reg_133898_reg[7]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i_i1341_i_i_i_1_reg_135363_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i2533_i_i_i_reg_138458_reg[7]' (FDE) to 'agg_tmp_i_i_i_i2533_i2533_i_i_reg_138668_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i_i_i_i_i_i_reg_133878_reg[7]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i_i1341_i_i_i_1_reg_135363_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i313_i313_i313_i_i_i_i_reg_138448_reg[7]' (FDE) to 'agg_tmp_i_i_i_i2533_i2533_i_i_reg_138668_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i_i_i_i_i_i_reg_133868_reg[7]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i_i1341_i_i_i_1_reg_135363_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i_i_i_i_i_i_reg_133858_reg[7]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i_i1341_i_i_i_1_reg_135363_reg[8]'
INFO: [Synth 8-3886] merging instance 'reg_49418_reg[7]' (FDE) to 'reg_49348_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i_i_i_i_i_i_i_reg_133848_reg[7]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i_i1341_i_i_i_1_reg_135363_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i_i_i_i_i_i_reg_133838_reg[7]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i_i1341_i_i_i_1_reg_135363_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i_i_i_i_i_i_reg_133828_reg[7]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i_i1341_i_i_i_1_reg_135363_reg[8]'
INFO: [Synth 8-3886] merging instance 'reg_49388_reg[7]' (FDE) to 'reg_49348_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i_i_i_i_i_i_reg_133818_reg[7]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i_i1341_i_i_i_1_reg_135363_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i_i_i_i_i_i_reg_133798_reg[7]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i_i1341_i_i_i_1_reg_135363_reg[8]'
INFO: [Synth 8-3886] merging instance 'reg_49368_reg[7]' (FDE) to 'reg_49348_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_48844_reg[7]' (FDE) to 'reg_48832_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i_i_i_i_i_i_reg_133788_reg[7]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i_i1341_i_i_i_1_reg_135363_reg[8]'
INFO: [Synth 8-3886] merging instance 'reg_49358_reg[7]' (FDE) to 'reg_49348_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i_i_i_i_i_i_i_reg_133778_reg[7]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i_i1341_i_i_i_1_reg_135363_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49348_reg[7] )
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i_i_i_i_i_i_reg_133768_reg[7]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i_i1341_i_i_i_1_reg_135363_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_48832_reg[7] )
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i_i_i_i_i_i_reg_133758_reg[7]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i_i1341_i_i_i_1_reg_135363_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i_i_i_i_i_reg_133748_reg[7]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i_i1341_i_i_i_1_reg_135363_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i_i_i_i_i_reg_133738_reg[7]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i_i1341_i_i_i_1_reg_135363_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i_i381_i_i1655_i1655_i_i_1_reg_137623_reg[2]' (FDE) to 'agg_tmp3_i_i67_i67_i_i381_i_i1655_i1655_i_i_1_reg_137623_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i67_i_i1341_i_i_i_1_reg_135363_reg[2]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i_i1341_i_i_i_1_reg_135363_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i_i381_i_i1655_i1655_i_i_1_reg_137623_reg[3]' (FDE) to 'agg_tmp3_i_i_i141_i_i_i1089_i_i3643_i_i_reg_136618_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i67_i_i1341_i_i_i_1_reg_135363_reg[3]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i_i1341_i_i_i_1_reg_135363_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i_i381_i_i1655_i1655_i_i_1_reg_137623_reg[4]' (FDE) to 'agg_tmp3_i_i67_i67_i_i381_i_i1655_i1655_i_i_1_reg_137623_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i67_i_i1341_i_i_i_1_reg_135363_reg[4]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i_i1341_i_i_i_1_reg_135363_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i_i381_i_i1655_i1655_i_i_1_reg_137623_reg[5]' (FDE) to 'agg_tmp3_i_i67_i67_i_i381_i_i1655_i1655_i_i_1_reg_137623_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i67_i_i1341_i_i_i_1_reg_135363_reg[5]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i_i1341_i_i_i_1_reg_135363_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i_i381_i_i1655_i1655_i_i_1_reg_137623_reg[6]' (FDE) to 'agg_tmp3_i_i_i141_i_i_i1089_i_i3643_i_i_reg_136618_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i67_i_i1341_i_i_i_1_reg_135363_reg[6]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i_i1341_i_i_i_1_reg_135363_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i_i381_i_i1655_i1655_i_i_1_reg_137623_reg[7]' (FDE) to 'agg_tmp3_i_i67_i67_i_i381_i_i1655_i1655_i_i_1_reg_137623_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i_i381_i_i1655_i1655_i_i_1_reg_137623_reg[8]' (FDE) to 'agg_tmp3_i_i_i141_i_i_i1089_i_i3643_i_i_reg_136618_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i67_i_i1341_i_i_i_1_reg_135363_reg[8]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i_i1341_i_i_i_1_reg_135363_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i_i381_i_i1655_i1655_i_i_1_reg_137623_reg[9]' (FDE) to 'agg_tmp3_i_i67_i67_i_i381_i_i1655_i1655_i_i_1_reg_137623_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i67_i_i1341_i_i_i_1_reg_135363_reg[10]' (FDE) to 'agg_tmp_i31_i_i_i_i_i_i2481_i_i_i_reg_134858_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i_i381_i_i1655_i1655_i_i_1_reg_137623_reg[11]' (FDE) to 'agg_tmp3_i_i_i141_i_i_i1089_i_i3643_i_i_reg_136618_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i33_i33_i_i1307_i_i_i_reg_135378_reg[7]' (FDE) to 'agg_tmp_i31_i_i_i_i_i_i2481_i_i_i_reg_134858_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i67_i_i1341_i_i_i_reg_135358_reg[7]' (FDE) to 'agg_tmp_i31_i_i_i_i_i_i2481_i_i_i_reg_134858_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i_i381_i_i1655_i1655_i_i_reg_137618_reg[7]' (FDE) to 'agg_tmp3_i_i_i141_i_i_i1089_i_i3643_i_i_reg_136618_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i_i1089_i_i3643_i_i_1_reg_136623_reg[2]' (FDE) to 'agg_tmp3_i_i_i141_i_i_i1089_i_i3643_i_i_1_reg_136623_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i_i1089_i_i3643_i_i_1_reg_136623_reg[3]' (FDE) to 'agg_tmp3_i_i_i141_i_i_i1089_i_i3643_i_i_reg_136618_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i_i1089_i_i3643_i_i_1_reg_136623_reg[4]' (FDE) to 'agg_tmp3_i_i_i141_i_i_i1089_i_i3643_i_i_reg_136618_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i_i1089_i_i3643_i_i_1_reg_136623_reg[5]' (FDE) to 'agg_tmp3_i_i_i141_i_i_i1089_i_i3643_i_i_1_reg_136623_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i_i1089_i_i3643_i_i_1_reg_136623_reg[6]' (FDE) to 'agg_tmp3_i_i_i141_i_i_i1089_i_i3643_i_i_reg_136618_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i_i1089_i_i3643_i_i_1_reg_136623_reg[7]' (FDE) to 'agg_tmp3_i_i_i141_i_i_i1089_i_i3643_i_i_reg_136618_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i_i1089_i_i3643_i_i_1_reg_136623_reg[8]' (FDE) to 'agg_tmp3_i_i_i141_i_i_i1089_i_i3643_i_i_1_reg_136623_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i_i1089_i_i3643_i_i_1_reg_136623_reg[9]' (FDE) to 'agg_tmp3_i_i_i141_i_i_i1089_i_i3643_i_i_reg_136618_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i_i1089_i_i3643_i_i_1_reg_136623_reg[11]' (FDE) to 'agg_tmp3_i_i_i141_i_i_i1089_i_i3643_i_i_reg_136618_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i_i1089_i_i3643_i_i_reg_136618_reg[7]' (FDE) to 'agg_tmp_i_i_i139_i_i_i1087_i_i3641_i_i_reg_136608_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i_i1087_i_i3641_i_i_1_reg_136613_reg[2]' (FDE) to 'agg_tmp_i_i_i139_i_i_i1087_i_i3641_i_i_reg_136608_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i_i1087_i_i3641_i_i_1_reg_136613_reg[3]' (FDE) to 'agg_tmp_i_i_i139_i_i_i1087_i_i3641_i_i_reg_136608_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i_i1087_i_i3641_i_i_1_reg_136613_reg[4]' (FDE) to 'agg_tmp_i_i_i139_i_i_i1087_i_i3641_i_i_reg_136608_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i_i1087_i_i3641_i_i_1_reg_136613_reg[5]' (FDE) to 'agg_tmp_i_i_i139_i_i_i1087_i_i3641_i_i_1_reg_136613_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i_i1087_i_i3641_i_i_1_reg_136613_reg[6]' (FDE) to 'agg_tmp_i_i_i139_i_i_i1087_i_i3641_i_i_reg_136608_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i_i1087_i_i3641_i_i_1_reg_136613_reg[7]' (FDE) to 'agg_tmp_i_i_i139_i_i_i1087_i_i3641_i_i_reg_136608_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i_i1087_i_i3641_i_i_1_reg_136613_reg[8]' (FDE) to 'agg_tmp_i_i_i139_i_i_i1087_i_i3641_i_i_1_reg_136613_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i_i1087_i_i3641_i_i_1_reg_136613_reg[9]' (FDE) to 'agg_tmp_i_i_i139_i_i_i1087_i_i3641_i_i_reg_136608_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i_i1087_i_i3641_i_i_1_reg_136613_reg[11]' (FDE) to 'agg_tmp_i_i_i139_i_i_i1087_i_i3641_i_i_reg_136608_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i_i1087_i_i3641_i_i_reg_136608_reg[7]' (FDE) to 'agg_tmp3_i_i_i141_i141_i_i775_i775_i775_i_i_reg_138058_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_49336_reg[7]' (FDE) to 'reg_49324_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49324_reg[7] )
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i293_i293_i293_i293_i_i_1_reg_138293_reg[2]' (FDE) to 'agg_tmp3_i_i_i141_i141_i_i775_i775_i775_i_i_reg_138058_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i295_i295_i295_i295_i_i_1_reg_138303_reg[2]' (FDE) to 'agg_tmp3_i_i_i_i295_i295_i295_i295_i295_i_i_1_reg_138303_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i293_i293_i293_i293_i_i_1_reg_138293_reg[3]' (FDE) to 'agg_tmp3_i_i_i141_i141_i_i775_i775_i775_i_i_reg_138058_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i295_i295_i295_i295_i_i_1_reg_138303_reg[3]' (FDE) to 'agg_tmp3_i_i_i141_i141_i_i775_i775_i775_i_i_reg_138058_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i293_i293_i293_i293_i_i_1_reg_138293_reg[4]' (FDE) to 'agg_tmp3_i_i_i141_i141_i_i775_i775_i775_i_i_reg_138058_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i295_i295_i295_i295_i_i_1_reg_138303_reg[4]' (FDE) to 'agg_tmp3_i_i_i141_i141_i_i775_i775_i775_i_i_reg_138058_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i293_i293_i293_i293_i_i_1_reg_138293_reg[5]' (FDE) to 'agg_tmp3_i_i_i141_i141_i_i775_i775_i775_i_i_reg_138058_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i295_i295_i295_i295_i_i_1_reg_138303_reg[5]' (FDE) to 'agg_tmp3_i_i_i141_i141_i_i775_i775_i775_i_i_reg_138058_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i293_i293_i293_i293_i_i_1_reg_138293_reg[6]' (FDE) to 'agg_tmp_i_i_i_i293_i293_i293_i293_i293_i_i_1_reg_138293_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i295_i295_i295_i295_i_i_1_reg_138303_reg[6]' (FDE) to 'agg_tmp3_i_i_i_i295_i295_i295_i295_i295_i_i_1_reg_138303_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i293_i293_i293_i293_i_i_1_reg_138293_reg[7]' (FDE) to 'agg_tmp_i_i_i_i293_i293_i293_i293_i293_i_i_1_reg_138293_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i295_i295_i295_i295_i_i_1_reg_138303_reg[7]' (FDE) to 'agg_tmp3_i_i_i_i295_i295_i295_i295_i295_i_i_1_reg_138303_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i293_i293_i293_i293_i_i_1_reg_138293_reg[8]' (FDE) to 'agg_tmp_i_i_i_i293_i293_i293_i293_i293_i_i_1_reg_138293_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i295_i295_i295_i295_i_i_1_reg_138303_reg[8]' (FDE) to 'agg_tmp3_i_i_i_i295_i295_i295_i295_i295_i_i_1_reg_138303_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i293_i293_i293_i293_i_i_1_reg_138293_reg[9]' (FDE) to 'agg_tmp_i_i_i_i293_i293_i293_i293_i293_i_i_1_reg_138293_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i295_i295_i295_i295_i_i_1_reg_138303_reg[9]' (FDE) to 'agg_tmp3_i_i_i_i295_i295_i295_i295_i295_i_i_1_reg_138303_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i293_i293_i293_i293_i_i_1_reg_138293_reg[11]' (FDE) to 'agg_tmp3_i_i_i141_i141_i_i775_i775_i775_i_i_reg_138058_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i295_i295_i295_i295_i_i_1_reg_138303_reg[11]' (FDE) to 'agg_tmp3_i_i_i141_i141_i_i775_i775_i775_i_i_reg_138058_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i295_i295_i295_i295_i_i_reg_138298_reg[7]' (FDE) to 'agg_tmp3_i_i_i141_i141_i_i775_i775_i775_i_i_reg_138058_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i293_i293_i293_i293_i_i_reg_138288_reg[7]' (FDE) to 'agg_tmp3_i_i_i141_i141_i_i775_i775_i775_i_i_reg_138058_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i1241_i1241_i1241_i_i_1_reg_137813_reg[2]' (FDE) to 'agg_tmp3_i_i_i141_i141_i_i775_i775_i775_i_i_reg_138058_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i1243_i1243_i1243_i_i_1_reg_137823_reg[2]' (FDE) to 'agg_tmp3_i_i_i_i_i_i1243_i1243_i1243_i_i_1_reg_137823_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i31_i31_i_i1305_i1305_i_i_1_reg_137793_reg[2]' (FDE) to 'agg_tmp3_i_i_i141_i141_i_i775_i775_i775_i_i_reg_138058_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i105_i105_i_i1379_i1379_i_i_1_reg_137753_reg[2]' (FDE) to 'agg_tmp3_i_i_i141_i141_i_i775_i775_i775_i_i_reg_138058_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i33_i33_i_i1307_i1307_i_i_1_reg_137803_reg[2]' (FDE) to 'agg_tmp3_i33_i33_i33_i33_i33_i_i1307_i1307_i_i_1_reg_137803_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i1241_i1241_i1241_i_i_1_reg_137813_reg[3]' (FDE) to 'agg_tmp3_i_i_i141_i141_i_i775_i775_i775_i_i_reg_138058_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i1243_i1243_i1243_i_i_1_reg_137823_reg[3]' (FDE) to 'agg_tmp3_i_i_i141_i141_i_i775_i775_i775_i_i_reg_138058_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i31_i31_i_i1305_i1305_i_i_1_reg_137793_reg[3]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i31_i_i1305_i1305_i_i_1_reg_137793_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i105_i105_i_i1379_i1379_i_i_1_reg_137753_reg[3]' (FDE) to 'agg_tmp_i31_i_i105_i105_i105_i_i1379_i1379_i_i_1_reg_137753_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i33_i33_i_i1307_i1307_i_i_1_reg_137803_reg[3]' (FDE) to 'agg_tmp3_i33_i33_i33_i33_i33_i_i1307_i1307_i_i_1_reg_137803_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i1241_i1241_i1241_i_i_1_reg_137813_reg[4]' (FDE) to 'agg_tmp3_i_i_i141_i141_i_i775_i775_i775_i_i_reg_138058_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i1243_i1243_i1243_i_i_1_reg_137823_reg[4]' (FDE) to 'agg_tmp3_i_i_i141_i141_i_i775_i775_i775_i_i_reg_138058_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i31_i31_i_i1305_i1305_i_i_1_reg_137793_reg[4]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i31_i_i1305_i1305_i_i_1_reg_137793_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i105_i105_i_i1379_i1379_i_i_1_reg_137753_reg[4]' (FDE) to 'agg_tmp3_i_i_i141_i141_i_i775_i775_i775_i_i_reg_138058_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i33_i33_i_i1307_i1307_i_i_1_reg_137803_reg[4]' (FDE) to 'agg_tmp3_i33_i33_i33_i33_i33_i_i1307_i1307_i_i_1_reg_137803_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i1241_i1241_i1241_i_i_1_reg_137813_reg[5]' (FDE) to 'agg_tmp3_i_i_i141_i141_i_i775_i775_i775_i_i_reg_138058_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i1243_i1243_i1243_i_i_1_reg_137823_reg[5]' (FDE) to 'agg_tmp3_i_i_i141_i141_i_i775_i775_i775_i_i_reg_138058_reg[7]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i_i295_i295_i_i_i4123_i_i_1_reg_136383_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49036_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i311_i_i_i_i4773_i_i_reg_138578_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i_i_i533_i_i_i_i_i_reg_134048_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i105_i105_i_i739_i_i3293_i_i_reg_136788_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_48988_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i_i614_i_i_reg_138988_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i_i607_i607_i_i_i_i_reg_134568_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49408_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i105_i_i419_i419_i419_i419_i_i_reg_138228_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49398_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49168_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i139_i139_i_i773_i_i_i_i_reg_134498_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i625_i_i_i4453_i_i_reg_138588_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i_i225_i225_i_i_i_reg_138948_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i_i607_i607_i607_i_i_i_reg_135658_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i_i_i261_i261_i261_i_i2815_i_i_reg_137038_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i_i_i26_i_reg_138778_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49252_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i139_i139_i139_i139_i139_i_i_i_reg_135868_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i31_i_i185_i185_i185_i_i2739_i_i_reg_137068_reg[7] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i_i227_i227_i_i_i_reg_138958_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i67_i_i_i_i_i_i4997_i_i_reg_135978_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49276_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49132_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i139_i139_i139_i_i1413_i1413_i_i_reg_137728_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i71_i_i_i386_i_i_reg_139028_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i67_i_i_i535_i535_i_i_i_i_reg_134608_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49024_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i625_i_i1899_i1899_i_i_reg_138698_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i105_i105_i105_i105_i_i_i_i_reg_134788_reg[7] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i_i259_i259_i_i_i4087_i_i_reg_136388_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i139_i_i453_i453_i453_i453_i_i_reg_138208_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i141_i141_i_i775_i_i_i_i_reg_134508_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_48976_reg[7] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i_i_i533_i_i_i4361_i_i_reg_136248_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i_i295_i_i_i2203_i_i_i_reg_134988_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i65_i_i379_i379_i379_i379_i_i_reg_138248_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i105_i_i_i1053_i_i3607_i_i_reg_136628_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:06 ; elapsed = 00:02:35 . Memory (MB): peak = 4601.227 ; gain = 2136.938 ; free physical = 240347 ; free virtual = 366907
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:35 ; elapsed = 00:03:07 . Memory (MB): peak = 4601.227 ; gain = 2136.938 ; free physical = 240265 ; free virtual = 366929
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_50_1_15_4_U0/agg_tmp_i_i_i_i_i_i_i2515_i_i_i_1_reg_134843_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_50_1_15_4_U0/agg_tmp3_i313_i313_i_i1587_i1587_i_i_1_reg_138723_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_50_1_15_4_U0/agg_tmp_i_i625_i625_i625_i_i_i_1_reg_138543_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_50_1_15_4_U0/agg_tmp_i_i_i_i_i607_i607_i_i_i_i_1_reg_134573_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_50_1_15_4_U0/reg_49162_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_50_1_15_4_U0/agg_tmp_i31_i_i_i259_i_i893_i_i_i_i_1_reg_134453_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_50_1_15_4_U0/agg_tmp_i_i145_i145_i_i_i_i_1_reg_138863_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_50_1_15_4_U0/agg_tmp_i_i_i_i293_i_i927_i927_i_i_i_1_reg_135533_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_50_1_15_4_U0/agg_tmp_i31_i31_i31_i31_i31_i31_i31_i_i_i_1_reg_135923_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_50_1_15_4_U0/agg_tmp3_i33_i33_i_i_i501_i501_i_i_i_i_1_reg_134633_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_50_1_15_4_U0/agg_tmp3_i_i67_i_i221_i221_i221_i_i_i_i_1_reg_134753_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_50_1_15_4_U0/agg_tmp3_i_i_i_i295_i_i_i2203_i_i_i_1_reg_134993_reg[5] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:44 ; elapsed = 00:03:16 . Memory (MB): peak = 4609.230 ; gain = 2144.941 ; free physical = 234068 ; free virtual = 360744
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:04 ; elapsed = 00:03:36 . Memory (MB): peak = 4609.230 ; gain = 2144.941 ; free physical = 239576 ; free virtual = 366312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:04 ; elapsed = 00:03:37 . Memory (MB): peak = 4609.230 ; gain = 2144.941 ; free physical = 239563 ; free virtual = 366298
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:08 ; elapsed = 00:03:40 . Memory (MB): peak = 4609.230 ; gain = 2144.941 ; free physical = 238071 ; free virtual = 364806
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:08 ; elapsed = 00:03:41 . Memory (MB): peak = 4609.230 ; gain = 2144.941 ; free physical = 237318 ; free virtual = 364054
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:20 ; elapsed = 00:03:52 . Memory (MB): peak = 4609.230 ; gain = 2144.941 ; free physical = 234759 ; free virtual = 361494
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:20 ; elapsed = 00:03:53 . Memory (MB): peak = 4609.230 ; gain = 2144.941 ; free physical = 239778 ; free virtual = 366513
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |    16|
|3     |LUT2  |  4674|
|4     |LUT3  |  3524|
|5     |LUT4  | 10099|
|6     |LUT5  |  9020|
|7     |LUT6  | 35909|
|8     |MUXF7 |   142|
|9     |FDRE  | 28356|
|10    |FDSE  |    51|
|11    |IBUF  | 20004|
|12    |OBUF  |   138|
+------+------+------+

Report Instance Areas: 
+------+--------------------------------------------------------------------+-------------------------------------------------------------------------+-------+
|      |Instance                                                            |Module                                                                   |Cells  |
+------+--------------------------------------------------------------------+-------------------------------------------------------------------------+-------+
|1     |top                                                                 |                                                                         | 111934|
|2     |  Block_entry24_proc_U0                                             |hls_dummy_Block_entry24_proc                                             |    105|
|3     |  sparse_arr_feat_reduce_out_10_U                                   |hls_dummy_fifo_w8_d2_S                                                   |     30|
|4     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_27                                       |     21|
|5     |  sparse_arr_feat_reduce_out_11_U                                   |hls_dummy_fifo_w8_d2_S_0                                                 |     31|
|6     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_26                                       |     21|
|7     |  sparse_arr_feat_reduce_out_12_U                                   |hls_dummy_fifo_w8_d2_S_1                                                 |     30|
|8     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_25                                       |     21|
|9     |  sparse_arr_feat_reduce_out_13_U                                   |hls_dummy_fifo_w8_d2_S_2                                                 |     31|
|10    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_24                                       |     21|
|11    |  sparse_arr_feat_reduce_out_14_U                                   |hls_dummy_fifo_w8_d2_S_3                                                 |     31|
|12    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_23                                       |     21|
|13    |  sparse_arr_feat_reduce_out_1_U                                    |hls_dummy_fifo_w8_d2_S_4                                                 |     30|
|14    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_22                                       |     21|
|15    |  sparse_arr_feat_reduce_out_2_U                                    |hls_dummy_fifo_w8_d2_S_5                                                 |     32|
|16    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_21                                       |     21|
|17    |  sparse_arr_feat_reduce_out_3_U                                    |hls_dummy_fifo_w8_d2_S_6                                                 |     34|
|18    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_20                                       |     21|
|19    |  sparse_arr_feat_reduce_out_4_U                                    |hls_dummy_fifo_w8_d2_S_7                                                 |     33|
|20    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_19                                       |     21|
|21    |  sparse_arr_feat_reduce_out_5_U                                    |hls_dummy_fifo_w8_d2_S_8                                                 |     32|
|22    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_18                                       |     21|
|23    |  sparse_arr_feat_reduce_out_6_U                                    |hls_dummy_fifo_w8_d2_S_9                                                 |     31|
|24    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_17                                       |     21|
|25    |  sparse_arr_feat_reduce_out_7_U                                    |hls_dummy_fifo_w8_d2_S_10                                                |     31|
|26    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_16                                       |     21|
|27    |  sparse_arr_feat_reduce_out_8_U                                    |hls_dummy_fifo_w8_d2_S_11                                                |     36|
|28    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_15                                       |     21|
|29    |  sparse_arr_feat_reduce_out_9_U                                    |hls_dummy_fifo_w8_d2_S_12                                                |     30|
|30    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_14                                       |     21|
|31    |  sparse_arr_feat_reduce_out_U                                      |hls_dummy_fifo_w8_d2_S_13                                                |     32|
|32    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg                                          |     21|
|33    |  sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_50_1_15_4_U0 |hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_50_1_15_4 |  91197|
+------+--------------------------------------------------------------------+-------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:20 ; elapsed = 00:03:53 . Memory (MB): peak = 4609.230 ; gain = 2144.941 ; free physical = 239751 ; free virtual = 366487
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:23 ; elapsed = 00:03:56 . Memory (MB): peak = 4609.230 ; gain = 2144.941 ; free physical = 253826 ; free virtual = 380562
Synthesis Optimization Complete : Time (s): cpu = 00:03:23 ; elapsed = 00:03:56 . Memory (MB): peak = 4609.230 ; gain = 2144.941 ; free physical = 253843 ; free virtual = 380560
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.98 . Memory (MB): peak = 4609.230 ; gain = 0.000 ; free physical = 249432 ; free virtual = 376190
INFO: [Netlist 29-17] Analyzing 20147 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
WARNING: [Netlist 29-101] Netlist 'hls_dummy' is not ideal for floorplanning, since the cellview 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_50_1_15_4' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4653.332 ; gain = 0.000 ; free physical = 252722 ; free virtual = 379604
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 20005 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 20004 instances

Synth Design complete | Checksum: f3ace661
INFO: [Common 17-83] Releasing license: Synthesis
186 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:50 ; elapsed = 00:04:25 . Memory (MB): peak = 4653.332 ; gain = 2212.953 ; free physical = 250151 ; free virtual = 377033
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 18050.083; main = 3926.346; forked = 14356.091
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 23100.902; main = 4653.336; forked = 18495.590
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4717.363 ; gain = 64.031 ; free physical = 253589 ; free virtual = 380594

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 13c577a44

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 4756.941 ; gain = 39.578 ; free physical = 253099 ; free virtual = 380660

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 115c854af

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 4857.895 ; gain = 0.000 ; free physical = 252973 ; free virtual = 380543
INFO: [Opt 31-389] Phase Retarget created 11 cells and removed 11 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: f8147df3

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4857.895 ; gain = 0.000 ; free physical = 252904 ; free virtual = 380474
INFO: [Opt 31-389] Phase Constant propagation created 19 cells and removed 34 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1add9d038

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 4857.895 ; gain = 0.000 ; free physical = 252895 ; free virtual = 380464
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: b288c68e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 4857.895 ; gain = 0.000 ; free physical = 248010 ; free virtual = 375579
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: d463ffa9

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 4857.895 ; gain = 0.000 ; free physical = 246922 ; free virtual = 374492
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              11  |              11  |                                              0  |
|  Constant propagation         |              19  |              34  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 149dbc117

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 4857.895 ; gain = 0.000 ; free physical = 246085 ; free virtual = 373655

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 149dbc117

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.15 . Memory (MB): peak = 4857.895 ; gain = 0.000 ; free physical = 246634 ; free virtual = 374207

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 149dbc117

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4857.895 ; gain = 0.000 ; free physical = 246891 ; free virtual = 374464

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4857.895 ; gain = 0.000 ; free physical = 247470 ; free virtual = 375043
Ending Netlist Obfuscation Task | Checksum: 149dbc117

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4857.895 ; gain = 0.000 ; free physical = 247734 ; free virtual = 375307
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 4857.895 ; gain = 204.562 ; free physical = 247767 ; free virtual = 375340
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Sat Jul 19 13:37:44 2025...
