// Seed: 2649543000
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  inout wire id_21;
  input wire id_20;
  input wire id_19;
  input wire id_18;
  inout wire id_17;
  input wire id_16;
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_22;
  assign id_2 = 1;
  id_23(
      .id_0(id_6), .id_1(1), .id_2((1)), .id_3(id_16)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  id_6 :
  assert property (@(negedge id_4[1&&1'b0]) id_6)
  else id_5 = id_5;
  module_0 modCall_1 (
      id_5,
      id_1,
      id_1,
      id_2,
      id_1,
      id_3,
      id_5,
      id_5,
      id_6,
      id_6,
      id_6,
      id_2,
      id_2,
      id_1,
      id_5,
      id_5,
      id_1,
      id_5,
      id_6,
      id_1,
      id_5
  );
endmodule
