RAM_line_buffer.v,verilog,xil_defaultlib,../../../../project_1.gen/sources_1/ip/RAM_line_buffer/sim/RAM_line_buffer.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
