INFO: [VRFC 10-2263] Analyzing Verilog file "//psf/Home/Documents/Projects/FPGA-BNN-Project/bnn_inference_on_fpga/bnn_inference_on_fpga.srcs/sources_1/new/bnn_inference.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bnn_inference
INFO: [VRFC 10-2263] Analyzing Verilog file "//psf/Home/Documents/Projects/FPGA-BNN-Project/bnn_inference_on_fpga/bnn_inference_on_fpga.srcs/sources_1/new/bnn_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bnn_top
INFO: [VRFC 10-2263] Analyzing Verilog file "//psf/Home/Documents/Projects/FPGA-BNN-Project/bnn_inference_on_fpga/bnn_inference_on_fpga.srcs/sources_1/new/image_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module image_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "//psf/Home/Documents/Projects/FPGA-BNN-Project/bnn_inference_on_fpga/bnn_inference_on_fpga.srcs/sources_1/new/model_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_kernel_rom_dualport
INFO: [VRFC 10-311] analyzing module dense_kernel_thresholds_rom_lut
INFO: [VRFC 10-311] analyzing module dense_1_kernel_rom_dualport
INFO: [VRFC 10-311] analyzing module dense_1_kernel_thresholds_rom_lut
INFO: [VRFC 10-311] analyzing module dense_2_kernel_rom_dualport
INFO: [VRFC 10-2263] Analyzing Verilog file "//psf/Home/Documents/Projects/FPGA-BNN-Project/bnn_inference_on_fpga/bnn_inference_on_fpga.srcs/sources_1/new/seven_segment_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_segment_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "//psf/Home/Documents/Projects/FPGA-BNN-Project/bnn_inference_on_fpga/bnn_inference_on_fpga.srcs/sim_1/new/bnn_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bnn_top_tb
