use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

package alu_components is

	component som_sub_sig is
		port(a: signed (7 downto 0), b: signed (7 downto 0), add_sub: std_logic, result: signed (7 downto 0);
	end component;
	
	component som_sub_unsig is
		port(a: unsigned (7 downto 0), b: unsigned (7 downto 0), add_sub: std_logic, result: unsigned (7 downto 0);
	end component;
	
	component comp8 is
		port(a: signed (7 downto 0), b: signed (7 downto 0), result: std_logic_vector (1 downto 0);
	end component;
	
	component compU8 is
		port(a: unsigned (7 downto 0), b: unsigned (7 downto 0), result: std_logic_vector (1 downto 0);
	end component;
	
end alu_components;