Running: /home/parallels/Desktop/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/parallels/Desktop/control_final/control_q2/IP_fibo_isim_beh.exe -prj /home/parallels/Desktop/control_final/control_q2/IP_fibo_beh.prj work.IP_fibo 
ISim M.81d (signature 0x9ca8bed6)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "/home/parallels/Desktop/control_final/control_q2/fibogen.vhd" into library work
Parsing VHDL file "/home/parallels/Desktop/control_final/control_q2/IP_FILTER.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 73072 KB
Fuse CPU Usage: 90 ms
Using precompiled package standard from library std
Using precompiled package std_logic_1164 from library ieee
Using precompiled package std_logic_arith from library ieee
Using precompiled package std_logic_unsigned from library ieee
Compiling architecture behavioral of entity fibogen [fibogen_default]
Compiling architecture behavioral of entity ip_fibo
Time Resolution for simulation is 1ps.
Waiting for 3 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable /home/parallels/Desktop/control_final/control_q2/IP_fibo_isim_beh.exe
Fuse Memory Usage: 373172 KB
Fuse CPU Usage: 100 ms
GCC CPU Usage: 200 ms
