
---------- Begin Simulation Statistics ----------
final_tick                                73624290415                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 253939                       # Simulator instruction rate (inst/s)
host_mem_usage                                 670516                       # Number of bytes of host memory used
host_op_rate                                   277868                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   393.80                       # Real time elapsed on the host
host_tick_rate                              186960507                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109423148                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.073624                       # Number of seconds simulated
sim_ticks                                 73624290415                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109423148                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.103812                       # CPI: cycles per instruction
system.cpu.discardedOps                        458160                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         2658873                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.905951                       # IPC: instructions per cycle
system.cpu.numCycles                        110381245                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72978378     66.69%     66.69% # Class of committed instruction
system.cpu.op_class_0::IntMult                 567877      0.52%     67.21% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241132      0.22%     67.43% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.43% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154494      0.14%     67.57% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120566      0.11%     67.68% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.68% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44506      0.04%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166276      0.15%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::MemRead               20628136     18.85%     86.73% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14521783     13.27%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109423148                       # Class of committed instruction
system.cpu.tickCycles                       107722372                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    87                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        13254                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         28816                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           23                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            7                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        20699                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          690                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        42132                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            697                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                20470046                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16411189                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81048                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8728283                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8726874                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.983857                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1049838                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                325                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          433632                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             299770                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           133862                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1171                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     34647813                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34647813                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34651133                       # number of overall hits
system.cpu.dcache.overall_hits::total        34651133                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        25940                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          25940                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        25963                       # number of overall misses
system.cpu.dcache.overall_misses::total         25963                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2291307748                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2291307748                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2291307748                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2291307748                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34673753                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34673753                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34677096                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34677096                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000748                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000748                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000749                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000749                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 88331.061989                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 88331.061989                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 88252.811617                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 88252.811617                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        19999                       # number of writebacks
system.cpu.dcache.writebacks::total             19999                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         4747                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4747                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4747                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4747                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        21193                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        21193                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        21204                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        21204                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1837638360                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1837638360                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1838806277                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1838806277                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000611                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000611                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000611                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000611                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 86709.685273                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 86709.685273                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 86719.782918                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 86719.782918                       # average overall mshr miss latency
system.cpu.dcache.replacements                  20692                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20464228                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20464228                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        12096                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         12096                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    781215746                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    781215746                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20476324                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20476324                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000591                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000591                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 64584.635086                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64584.635086                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          612                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          612                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        11484                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        11484                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    739914439                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    739914439                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000561                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000561                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 64430.027778                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64430.027778                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14183585                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14183585                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        13844                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        13844                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1510092002                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1510092002                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14197429                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14197429                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000975                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000975                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 109079.168015                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 109079.168015                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         4135                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4135                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         9709                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9709                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1097723921                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1097723921                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000684                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000684                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 113062.511175                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 113062.511175                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3320                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3320                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           23                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           23                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3343                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3343                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.006880                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.006880                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           11                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           11                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1167917                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1167917                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.003290                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.003290                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 106174.272727                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 106174.272727                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89006                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89006                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89006                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89006                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89006                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89006                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89006                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89006                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  73624290415                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.641730                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            34850349                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             21204                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1643.574278                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            227447                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.641730                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995394                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995394                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          216                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          248                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           29                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         139441636                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        139441636                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  73624290415                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  73624290415                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  73624290415                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49393555                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17137682                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           9761293                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     26458751                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         26458751                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     26458751                       # number of overall hits
system.cpu.icache.overall_hits::total        26458751                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          236                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            236                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          236                       # number of overall misses
system.cpu.icache.overall_misses::total           236                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     24300144                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     24300144                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     24300144                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     24300144                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     26458987                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     26458987                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     26458987                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     26458987                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 102966.711864                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 102966.711864                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 102966.711864                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 102966.711864                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          236                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          236                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          236                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          236                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     23985320                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     23985320                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     23985320                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     23985320                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 101632.711864                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 101632.711864                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 101632.711864                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 101632.711864                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     26458751                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        26458751                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          236                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           236                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     24300144                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     24300144                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     26458987                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     26458987                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 102966.711864                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 102966.711864                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          236                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          236                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     23985320                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     23985320                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 101632.711864                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 101632.711864                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  73624290415                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           235.812140                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            26458987                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               236                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          112114.351695                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            109388                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   235.812140                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.460571                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.460571                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          236                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          236                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.460938                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         105836184                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        105836184                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  73624290415                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  73624290415                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  73624290415                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  73624290415                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  109423148                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       667                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                    7                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 5866                       # number of demand (read+write) hits
system.l2.demand_hits::total                     5873                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   7                       # number of overall hits
system.l2.overall_hits::.cpu.data                5866                       # number of overall hits
system.l2.overall_hits::total                    5873                       # number of overall hits
system.l2.demand_misses::.cpu.inst                229                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              15338                       # number of demand (read+write) misses
system.l2.demand_misses::total                  15567                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               229                       # number of overall misses
system.l2.overall_misses::.cpu.data             15338                       # number of overall misses
system.l2.overall_misses::total                 15567                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     23405030                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1714185331                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1737590361                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     23405030                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1714185331                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1737590361                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              236                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            21204                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                21440                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             236                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           21204                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               21440                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.970339                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.723354                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.726073                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.970339                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.723354                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.726073                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 102205.371179                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 111760.681380                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 111620.116978                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 102205.371179                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 111760.681380                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 111620.116978                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               13130                       # number of writebacks
system.l2.writebacks::total                     13130                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           228                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         15334                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             15562                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          228                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        15334                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            15562                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     20266868                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1503560189                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1523827057                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     20266868                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1503560189                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1523827057                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.966102                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.723165                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.725840                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.966102                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.723165                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.725840                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 88889.771930                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 98054.009978                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 97919.744056                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 88889.771930                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 98054.009978                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 97919.744056                       # average overall mshr miss latency
system.l2.replacements                          13852                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        19999                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            19999                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        19999                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        19999                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           99                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            99                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.cpu.data            9709                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9709                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   1078296212                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1078296212                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          9709                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9709                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 111061.511175                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 111061.511175                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         9709                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           9709                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    945171717                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    945171717                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 97350.058399                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 97350.058399                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              7                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  7                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          229                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              229                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     23405030                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     23405030                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          236                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            236                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.970339                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.970339                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 102205.371179                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 102205.371179                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          228                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          228                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     20266868                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     20266868                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.966102                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.966102                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 88889.771930                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 88889.771930                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          5866                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              5866                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         5629                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5629                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    635889119                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    635889119                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        11495                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         11495                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.489691                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.489691                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 112966.622668                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 112966.622668                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         5625                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         5625                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    558388472                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    558388472                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.489343                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.489343                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 99269.061689                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 99269.061689                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  73624290415                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2010.347191                       # Cycle average of tags in use
system.l2.tags.total_refs                       42005                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     15900                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.641824                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     95000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      34.618191                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         9.108623                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1966.620377                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.016903                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004448                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.960264                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.981615                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          144                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1327                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          569                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    184336                       # Number of tag accesses
system.l2.tags.data_accesses                   184336                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  73624290415                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     52520.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       912.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     61309.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000423684462                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2606                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2606                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              109353                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              49970                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       15562                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      13130                       # Number of write requests accepted
system.mem_ctrls.readBursts                     62248                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    52520                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     27                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       4.27                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.93                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 62248                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                52520                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   14829                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   14829                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   14847                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   14849                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     725                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     724                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     706                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     705                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         2606                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.872985                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.383114                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    169.230036                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          2605     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2606                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2606                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      20.144666                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     20.113862                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.134092                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               55      2.11%      2.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.08%      2.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                2      0.08%      2.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      0.08%      2.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2394     91.86%     94.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.04%     94.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              148      5.68%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2606                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1728                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3983872                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3361280                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     54.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     45.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   73623620747                       # Total gap between requests
system.mem_ctrls.avgGap                    2565998.21                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        58368                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      3923776                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      3359808                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 792781.834242415614                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 53294584.951280988753                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 45634504.333579048514                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          912                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        61336                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        52520                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     33248296                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   2788433492                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1614487145561                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     36456.46                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     45461.61                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  30740425.47                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        58368                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      3925504                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3983872                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        58368                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        58368                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      3361280                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      3361280                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          228                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        15334                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          15562                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        13130                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         13130                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       792782                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     53318055                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         54110837                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       792782                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       792782                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     45654498                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        45654498                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     45654498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       792782                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     53318055                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        99765335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                62221                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               52497                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         3772                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3616                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         3720                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3896                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         3944                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         4085                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         3640                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         3928                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         4336                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         3760                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         3976                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         4164                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         3888                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         3916                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         3736                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         3844                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         3200                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         3008                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         3172                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         3244                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         3169                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         3364                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         3128                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         3376                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         3780                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         3168                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         3388                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         3540                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         3260                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         3344                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         3092                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         3264                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              1655038038                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             311105000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         2821681788                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                26599.35                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           45349.35                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               48961                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              41637                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            78.69                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           79.31                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        24119                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   304.394710                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   268.923609                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   173.667033                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1385      5.74%      5.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1115      4.62%     10.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        17805     73.82%     84.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          418      1.73%     85.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1887      7.82%     93.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          201      0.83%     94.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          671      2.78%     97.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          101      0.42%     97.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          536      2.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        24119                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3982144                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            3359808                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               54.087367                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               45.634504                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.78                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.42                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.36                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               78.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  73624290415                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        84980280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        45164295                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      218491140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     133950420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 5811421200.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  11348981580                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  18714690720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   36357679635                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   493.827233                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  48525504017                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2458300000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  22640486398                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        87236520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        46367310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      225766800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     140083920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 5811421200.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  11620391070                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  18486135360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   36417402180                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   494.638413                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  47926490069                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2458300000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  23239500346                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  73624290415                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               5853                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        13130                       # Transaction distribution
system.membus.trans_dist::CleanEvict              124                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9709                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9709                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5853                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        44378                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  44378                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      7345152                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 7345152                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15562                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15562    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15562                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  73624290415                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           250764153                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          271977553                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             11731                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        33129                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1415                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9709                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9709                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           236                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        11495                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          472                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        63100                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 63572                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        60416                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     10547968                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               10608384                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           13852                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3361280                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            35292                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.020798                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.144092                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  34565     97.94%     97.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    720      2.04%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      7      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              35292                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  73624290415                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          134816708                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1417374                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         127290276                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
