; ModuleID = '/llk/IR_all_yes/drivers/soc/ixp4xx/ixp4xx-qmgr.c_pt.bc'
source_filename = "../drivers/soc/ixp4xx/ixp4xx-qmgr.c"
target datalayout = "E-m:e-p:32:32-Fi8-i64:64-v128:64:128-a:0:32-n32-S64"
target triple = "armebv6k-unknown-linux-gnueabi"

module asm ".syntax unified"
module asm "\09.section \22___kcrctab+qmgr_put_entry\22, \22a\22\09"
module asm "\09.weak\09__crc_qmgr_put_entry\09\09\09\09"
module asm "\09.long\09__crc_qmgr_put_entry\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_qmgr_put_entry:\09\09\09\09\09"
module asm "\09.asciz \09\22qmgr_put_entry\22\09\09\09\09\09"
module asm "__kstrtabns_qmgr_put_entry:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab+qmgr_get_entry\22, \22a\22\09"
module asm "\09.weak\09__crc_qmgr_get_entry\09\09\09\09"
module asm "\09.long\09__crc_qmgr_get_entry\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_qmgr_get_entry:\09\09\09\09\09"
module asm "\09.asciz \09\22qmgr_get_entry\22\09\09\09\09\09"
module asm "__kstrtabns_qmgr_get_entry:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab+qmgr_stat_empty\22, \22a\22\09"
module asm "\09.weak\09__crc_qmgr_stat_empty\09\09\09\09"
module asm "\09.long\09__crc_qmgr_stat_empty\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_qmgr_stat_empty:\09\09\09\09\09"
module asm "\09.asciz \09\22qmgr_stat_empty\22\09\09\09\09\09"
module asm "__kstrtabns_qmgr_stat_empty:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab+qmgr_stat_below_low_watermark\22, \22a\22\09"
module asm "\09.weak\09__crc_qmgr_stat_below_low_watermark\09\09\09\09"
module asm "\09.long\09__crc_qmgr_stat_below_low_watermark\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_qmgr_stat_below_low_watermark:\09\09\09\09\09"
module asm "\09.asciz \09\22qmgr_stat_below_low_watermark\22\09\09\09\09\09"
module asm "__kstrtabns_qmgr_stat_below_low_watermark:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab+qmgr_stat_full\22, \22a\22\09"
module asm "\09.weak\09__crc_qmgr_stat_full\09\09\09\09"
module asm "\09.long\09__crc_qmgr_stat_full\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_qmgr_stat_full:\09\09\09\09\09"
module asm "\09.asciz \09\22qmgr_stat_full\22\09\09\09\09\09"
module asm "__kstrtabns_qmgr_stat_full:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab+qmgr_stat_overflow\22, \22a\22\09"
module asm "\09.weak\09__crc_qmgr_stat_overflow\09\09\09\09"
module asm "\09.long\09__crc_qmgr_stat_overflow\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_qmgr_stat_overflow:\09\09\09\09\09"
module asm "\09.asciz \09\22qmgr_stat_overflow\22\09\09\09\09\09"
module asm "__kstrtabns_qmgr_stat_overflow:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab+qmgr_set_irq\22, \22a\22\09"
module asm "\09.weak\09__crc_qmgr_set_irq\09\09\09\09"
module asm "\09.long\09__crc_qmgr_set_irq\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_qmgr_set_irq:\09\09\09\09\09"
module asm "\09.asciz \09\22qmgr_set_irq\22\09\09\09\09\09"
module asm "__kstrtabns_qmgr_set_irq:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab+qmgr_enable_irq\22, \22a\22\09"
module asm "\09.weak\09__crc_qmgr_enable_irq\09\09\09\09"
module asm "\09.long\09__crc_qmgr_enable_irq\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_qmgr_enable_irq:\09\09\09\09\09"
module asm "\09.asciz \09\22qmgr_enable_irq\22\09\09\09\09\09"
module asm "__kstrtabns_qmgr_enable_irq:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab+qmgr_disable_irq\22, \22a\22\09"
module asm "\09.weak\09__crc_qmgr_disable_irq\09\09\09\09"
module asm "\09.long\09__crc_qmgr_disable_irq\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_qmgr_disable_irq:\09\09\09\09\09"
module asm "\09.asciz \09\22qmgr_disable_irq\22\09\09\09\09\09"
module asm "__kstrtabns_qmgr_disable_irq:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab+__qmgr_request_queue\22, \22a\22\09"
module asm "\09.weak\09__crc___qmgr_request_queue\09\09\09\09"
module asm "\09.long\09__crc___qmgr_request_queue\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab___qmgr_request_queue:\09\09\09\09\09"
module asm "\09.asciz \09\22__qmgr_request_queue\22\09\09\09\09\09"
module asm "__kstrtabns___qmgr_request_queue:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab+qmgr_release_queue\22, \22a\22\09"
module asm "\09.weak\09__crc_qmgr_release_queue\09\09\09\09"
module asm "\09.long\09__crc_qmgr_release_queue\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_qmgr_release_queue:\09\09\09\09\09"
module asm "\09.asciz \09\22qmgr_release_queue\22\09\09\09\09\09"
module asm "__kstrtabns_qmgr_release_queue:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"

%struct.spinlock = type { %union.anon.1 }
%union.anon.1 = type { %struct.raw_spinlock }
%struct.raw_spinlock = type { %struct.arch_spinlock_t, i32, i32, ptr, %struct.lockdep_map }
%struct.arch_spinlock_t = type { %union.anon }
%union.anon = type { i32 }
%struct.lockdep_map = type { ptr, [2 x ptr], ptr, i8, i8, i8, i32, i32 }
%struct.pi_entry = type { ptr, ptr, ptr, i32, ptr, ptr }
%struct.platform_driver = type { ptr, ptr, ptr, ptr, ptr, %struct.device_driver, ptr, i8 }
%struct.device_driver = type { ptr, ptr, ptr, ptr, i8, i32, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.kernel_symbol = type { i32, ptr, ptr }
%struct.of_device_id = type { [32 x i8], [32 x i8], [128 x i8], ptr }
%struct.lock_class_key = type { %union.anon.0 }
%union.anon.0 = type { %struct.hlist_node }
%struct.hlist_node = type { ptr, ptr }
%struct.qmgr_regs = type { [64 x [4 x i32]], [4 x i32], [2 x i32], i32, i32, [4 x i32], [2 x i32], [2 x i32], [1776 x i32], [2048 x i32] }
%struct.platform_device = type { ptr, i32, i8, %struct.device, i64, %struct.device_dma_parameters, i32, ptr, ptr, ptr, ptr, %struct.pdev_archdata }
%struct.device = type { %struct.kobject, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, %struct.mutex, %struct.mutex, %struct.dev_links_info, %struct.dev_pm_info, ptr, ptr, ptr, %struct.dev_msi_info, ptr, ptr, i64, i64, ptr, ptr, %struct.list_head, ptr, ptr, %struct.dev_archdata, ptr, ptr, i32, i32, %struct.spinlock, %struct.list_head, ptr, ptr, ptr, ptr, ptr, i32, i8 }
%struct.kobject = type { ptr, %struct.list_head, ptr, ptr, ptr, ptr, %struct.kref, %struct.delayed_work, i8 }
%struct.kref = type { %struct.refcount_struct }
%struct.refcount_struct = type { %struct.atomic_t }
%struct.atomic_t = type { i32 }
%struct.delayed_work = type { %struct.work_struct, %struct.timer_list, ptr, i32 }
%struct.work_struct = type { %struct.atomic_t, %struct.list_head, ptr, %struct.lockdep_map }
%struct.timer_list = type { %struct.hlist_node, i32, ptr, i32, %struct.lockdep_map }
%struct.mutex = type { %struct.atomic_t, %struct.raw_spinlock, %struct.optimistic_spin_queue, %struct.list_head, ptr, %struct.lockdep_map }
%struct.optimistic_spin_queue = type { %struct.atomic_t }
%struct.dev_links_info = type { %struct.list_head, %struct.list_head, %struct.list_head, i32 }
%struct.dev_pm_info = type { %struct.pm_message, i16, i32, %struct.spinlock, %struct.list_head, %struct.completion, ptr, i8, %struct.hrtimer, i64, %struct.work_struct, %struct.wait_queue_head, ptr, %struct.atomic_t, %struct.atomic_t, i16, i32, i32, i32, i32, i32, i32, i64, i64, i64, i64, ptr, ptr, ptr }
%struct.pm_message = type { i32 }
%struct.completion = type { i32, %struct.swait_queue_head }
%struct.swait_queue_head = type { %struct.raw_spinlock, %struct.list_head }
%struct.hrtimer = type { %struct.timerqueue_node, i64, ptr, ptr, i8, i8, i8, i8 }
%struct.timerqueue_node = type { %struct.rb_node, i64 }
%struct.rb_node = type { i32, ptr, ptr }
%struct.wait_queue_head = type { %struct.spinlock, %struct.list_head }
%struct.dev_msi_info = type { ptr, ptr }
%struct.dev_archdata = type { ptr, i8 }
%struct.list_head = type { ptr, ptr }
%struct.device_dma_parameters = type { i32, i32, i32 }
%struct.pdev_archdata = type { ptr }

@qmgr_regs = internal global { ptr, [28 x i8] } zeroinitializer, align 32
@qmgr_lock = internal global { %struct.spinlock, [52 x i8] } zeroinitializer, align 32
@irq_handlers = internal global { [64 x ptr], [64 x i8] } zeroinitializer, align 32
@irq_pdevs = internal global { [64 x ptr], [64 x i8] } zeroinitializer, align 32
@used_sram_bitmap.0 = internal global { i32, [28 x i8] } zeroinitializer, align 32
@used_sram_bitmap.1 = internal global { i32, [28 x i8] } zeroinitializer, align 32
@used_sram_bitmap.2 = internal global { i32, [28 x i8] } zeroinitializer, align 32
@used_sram_bitmap.3 = internal global { i32, [28 x i8] } zeroinitializer, align 32
@__qmgr_request_queue._entry = internal constant %struct.pi_entry { ptr @.str, ptr @.str.1, ptr @.str.2, i32 303, ptr null, ptr null }, align 1
@.str = internal constant { [41 x i8], [55 x i8] } { [41 x i8] c"\013qmgr: no free SRAM space for queue %i\0A\00", [55 x i8] zeroinitializer }, align 32
@.str.1 = internal constant { [21 x i8], [43 x i8] } { [21 x i8] c"__qmgr_request_queue\00", [43 x i8] zeroinitializer }, align 32
@.str.2 = internal constant { [33 x i8], [63 x i8] } { [33 x i8] c"drivers/soc/ixp4xx/ixp4xx-qmgr.c\00", [63 x i8] zeroinitializer }, align 32
@__qmgr_request_queue._entry_ptr = internal global ptr @__qmgr_request_queue._entry, section ".printk_index", align 4
@qmgr_release_queue._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.3, ptr @.str.4, ptr @.str.2, i32 361, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.3 = internal constant { [45 x i8], [51 x i8] } { [45 x i8] c"\013qmgr: released queue %i not empty: 0x%08X\0A\00", [51 x i8] zeroinitializer }, align 32
@.str.4 = internal constant { [19 x i8], [45 x i8] } { [19 x i8] c"qmgr_release_queue\00", [45 x i8] zeroinitializer }, align 32
@qmgr_release_queue._entry_ptr = internal global ptr @qmgr_release_queue._entry, section ".printk_index", align 4
@__initcall__kmod_ixp4xx_qmgr__187_467_ixp4xx_qmgr_driver_init6 = internal global ptr @ixp4xx_qmgr_driver_init, section ".initcall6.init", align 4
@ixp4xx_qmgr_driver = internal global { %struct.platform_driver, [56 x i8] } { %struct.platform_driver { ptr @ixp4xx_qmgr_probe, ptr @ixp4xx_qmgr_remove, ptr null, ptr null, ptr null, %struct.device_driver { ptr @.str.5, ptr null, ptr null, ptr null, i8 0, i32 0, ptr @ixp4xx_qmgr_of_match, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null }, ptr null, i8 0 }, [56 x i8] zeroinitializer }, align 32
@__exitcall_ixp4xx_qmgr_driver_exit = internal global ptr @ixp4xx_qmgr_driver_exit, section ".exitcall.exit", align 4
@__UNIQUE_ID_file188 = internal constant [48 x i8] c"ixp4xx_qmgr.file=drivers/soc/ixp4xx/ixp4xx-qmgr\00", section ".modinfo", align 1
@__UNIQUE_ID_license189 = internal constant [27 x i8] c"ixp4xx_qmgr.license=GPL v2\00", section ".modinfo", align 1
@__UNIQUE_ID_author190 = internal constant [36 x i8] c"ixp4xx_qmgr.author=Krzysztof Halasa\00", section ".modinfo", align 1
@__kstrtab_qmgr_put_entry = external dso_local constant [0 x i8], align 1
@__kstrtabns_qmgr_put_entry = external dso_local constant [0 x i8], align 1
@__ksymtab_qmgr_put_entry = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @qmgr_put_entry to i32), ptr @__kstrtab_qmgr_put_entry, ptr @__kstrtabns_qmgr_put_entry }, section "___ksymtab+qmgr_put_entry", align 4
@__kstrtab_qmgr_get_entry = external dso_local constant [0 x i8], align 1
@__kstrtabns_qmgr_get_entry = external dso_local constant [0 x i8], align 1
@__ksymtab_qmgr_get_entry = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @qmgr_get_entry to i32), ptr @__kstrtab_qmgr_get_entry, ptr @__kstrtabns_qmgr_get_entry }, section "___ksymtab+qmgr_get_entry", align 4
@__kstrtab_qmgr_stat_empty = external dso_local constant [0 x i8], align 1
@__kstrtabns_qmgr_stat_empty = external dso_local constant [0 x i8], align 1
@__ksymtab_qmgr_stat_empty = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @qmgr_stat_empty to i32), ptr @__kstrtab_qmgr_stat_empty, ptr @__kstrtabns_qmgr_stat_empty }, section "___ksymtab+qmgr_stat_empty", align 4
@__kstrtab_qmgr_stat_below_low_watermark = external dso_local constant [0 x i8], align 1
@__kstrtabns_qmgr_stat_below_low_watermark = external dso_local constant [0 x i8], align 1
@__ksymtab_qmgr_stat_below_low_watermark = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @qmgr_stat_below_low_watermark to i32), ptr @__kstrtab_qmgr_stat_below_low_watermark, ptr @__kstrtabns_qmgr_stat_below_low_watermark }, section "___ksymtab+qmgr_stat_below_low_watermark", align 4
@__kstrtab_qmgr_stat_full = external dso_local constant [0 x i8], align 1
@__kstrtabns_qmgr_stat_full = external dso_local constant [0 x i8], align 1
@__ksymtab_qmgr_stat_full = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @qmgr_stat_full to i32), ptr @__kstrtab_qmgr_stat_full, ptr @__kstrtabns_qmgr_stat_full }, section "___ksymtab+qmgr_stat_full", align 4
@__kstrtab_qmgr_stat_overflow = external dso_local constant [0 x i8], align 1
@__kstrtabns_qmgr_stat_overflow = external dso_local constant [0 x i8], align 1
@__ksymtab_qmgr_stat_overflow = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @qmgr_stat_overflow to i32), ptr @__kstrtab_qmgr_stat_overflow, ptr @__kstrtabns_qmgr_stat_overflow }, section "___ksymtab+qmgr_stat_overflow", align 4
@__kstrtab_qmgr_set_irq = external dso_local constant [0 x i8], align 1
@__kstrtabns_qmgr_set_irq = external dso_local constant [0 x i8], align 1
@__ksymtab_qmgr_set_irq = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @qmgr_set_irq to i32), ptr @__kstrtab_qmgr_set_irq, ptr @__kstrtabns_qmgr_set_irq }, section "___ksymtab+qmgr_set_irq", align 4
@__kstrtab_qmgr_enable_irq = external dso_local constant [0 x i8], align 1
@__kstrtabns_qmgr_enable_irq = external dso_local constant [0 x i8], align 1
@__ksymtab_qmgr_enable_irq = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @qmgr_enable_irq to i32), ptr @__kstrtab_qmgr_enable_irq, ptr @__kstrtabns_qmgr_enable_irq }, section "___ksymtab+qmgr_enable_irq", align 4
@__kstrtab_qmgr_disable_irq = external dso_local constant [0 x i8], align 1
@__kstrtabns_qmgr_disable_irq = external dso_local constant [0 x i8], align 1
@__ksymtab_qmgr_disable_irq = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @qmgr_disable_irq to i32), ptr @__kstrtab_qmgr_disable_irq, ptr @__kstrtabns_qmgr_disable_irq }, section "___ksymtab+qmgr_disable_irq", align 4
@__kstrtab___qmgr_request_queue = external dso_local constant [0 x i8], align 1
@__kstrtabns___qmgr_request_queue = external dso_local constant [0 x i8], align 1
@__ksymtab___qmgr_request_queue = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @__qmgr_request_queue to i32), ptr @__kstrtab___qmgr_request_queue, ptr @__kstrtabns___qmgr_request_queue }, section "___ksymtab+__qmgr_request_queue", align 4
@__kstrtab_qmgr_release_queue = external dso_local constant [0 x i8], align 1
@__kstrtabns_qmgr_release_queue = external dso_local constant [0 x i8], align 1
@__ksymtab_qmgr_release_queue = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @qmgr_release_queue to i32), ptr @__kstrtab_qmgr_release_queue, ptr @__kstrtabns_qmgr_release_queue }, section "___ksymtab+qmgr_release_queue", align 4
@.str.5 = internal constant { [12 x i8], [20 x i8] } { [12 x i8] c"ixp4xx-qmgr\00", [20 x i8] zeroinitializer }, align 32
@ixp4xx_qmgr_of_match = internal constant { [2 x %struct.of_device_id], [120 x i8] } { [2 x %struct.of_device_id] [%struct.of_device_id { [32 x i8] zeroinitializer, [32 x i8] zeroinitializer, [128 x i8] c"intel,ixp4xx-ahb-queue-manager\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00", ptr null }, %struct.of_device_id zeroinitializer], [120 x i8] zeroinitializer }, align 32
@qmgr_irq_1 = internal global { i32, [28 x i8] } zeroinitializer, align 32
@qmgr_irq_2 = internal global { i32, [28 x i8] } zeroinitializer, align 32
@.str.6 = internal constant { [21 x i8], [43 x i8] } { [21 x i8] c"IXP4xx Queue Manager\00", [43 x i8] zeroinitializer }, align 32
@ixp4xx_qmgr_probe._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.7, ptr @.str.8, ptr @.str.2, i32 426, ptr @.str.9, ptr @.str.10 }, [40 x i8] zeroinitializer }, align 32
@.str.7 = internal constant { [30 x i8], [34 x i8] } { [30 x i8] c"failed to request IRQ%i (%i)\0A\00", [34 x i8] zeroinitializer }, align 32
@.str.8 = internal constant { [18 x i8], [46 x i8] } { [18 x i8] c"ixp4xx_qmgr_probe\00", [46 x i8] zeroinitializer }, align 32
@.str.9 = internal constant { [3 x i8], [29 x i8] } { [3 x i8] c"\013\00", [29 x i8] zeroinitializer }, align 32
@.str.10 = internal constant { [8 x i8], [24 x i8] } { [8 x i8] c"%s %s: \00", [24 x i8] zeroinitializer }, align 32
@ixp4xx_qmgr_probe._entry_ptr = internal global ptr @ixp4xx_qmgr_probe._entry, section ".printk_index", align 4
@ixp4xx_qmgr_probe._entry.11 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.7, ptr @.str.8, ptr @.str.2, i32 434, ptr @.str.9, ptr @.str.10 }, [40 x i8] zeroinitializer }, align 32
@ixp4xx_qmgr_probe._entry_ptr.12 = internal global ptr @ixp4xx_qmgr_probe._entry.11, section ".printk_index", align 4
@ixp4xx_qmgr_probe.__key = internal global { %struct.lock_class_key, [24 x i8] } zeroinitializer, align 32
@.str.13 = internal constant { [11 x i8], [21 x i8] } { [11 x i8] c"&qmgr_lock\00", [21 x i8] zeroinitializer }, align 32
@ixp4xx_qmgr_probe._entry.14 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.15, ptr @.str.8, ptr @.str.2, i32 441, ptr @.str.16, ptr @.str.10 }, [40 x i8] zeroinitializer }, align 32
@.str.15 = internal constant { [35 x i8], [61 x i8] } { [35 x i8] c"IXP4xx Queue Manager initialized.\0A\00", [61 x i8] zeroinitializer }, align 32
@.str.16 = internal constant { [3 x i8], [29 x i8] } { [3 x i8] c"\016\00", [29 x i8] zeroinitializer }, align 32
@ixp4xx_qmgr_probe._entry_ptr.17 = internal global ptr @ixp4xx_qmgr_probe._entry.14, section ".printk_index", align 4
@switch.table.__qmgr_request_queue = internal constant { [8 x i32], [32 x i8] } { [8 x i32] [i32 1, i32 3, i32 1, i32 15, i32 1, i32 1, i32 1, i32 255], [32 x i8] zeroinitializer }, align 32
@switch.table.__qmgr_request_queue.18 = internal constant { [8 x i32], [32 x i8] } { [8 x i32] [i32 0, i32 16777216, i32 0, i32 33554432, i32 0, i32 0, i32 0, i32 50331648], [32 x i8] zeroinitializer }, align 32
@switch.table.qmgr_release_queue = internal constant { [4 x i32], [16 x i8] } { [4 x i32] [i32 1, i32 3, i32 15, i32 255], [16 x i8] zeroinitializer }, align 32
@___asan_gen_.19 = private unnamed_addr constant [10 x i8] c"qmgr_regs\00", align 1
@___asan_gen_.21 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.102, i32 17, i32 34 }
@___asan_gen_.22 = private unnamed_addr constant [10 x i8] c"qmgr_lock\00", align 1
@___asan_gen_.24 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.102, i32 20, i32 19 }
@___asan_gen_.25 = private unnamed_addr constant [13 x i8] c"irq_handlers\00", align 1
@___asan_gen_.27 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.102, i32 22, i32 15 }
@___asan_gen_.28 = private unnamed_addr constant [10 x i8] c"irq_pdevs\00", align 1
@___asan_gen_.30 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.102, i32 23, i32 14 }
@___asan_gen_.31 = private unnamed_addr constant [19 x i8] c"used_sram_bitmap.0\00", align 1
@___asan_gen_.32 = private unnamed_addr constant [19 x i8] c"used_sram_bitmap.1\00", align 1
@___asan_gen_.33 = private unnamed_addr constant [19 x i8] c"used_sram_bitmap.2\00", align 1
@___asan_gen_.34 = private unnamed_addr constant [19 x i8] c"used_sram_bitmap.3\00", align 1
@___asan_gen_.43 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.102, i32 302, i32 4 }
@___asan_gen_.52 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.102, i32 360, i32 3 }
@___asan_gen_.53 = private unnamed_addr constant [19 x i8] c"ixp4xx_qmgr_driver\00", align 1
@___asan_gen_.55 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.102, i32 459, i32 31 }
@___asan_gen_.58 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.102, i32 461, i32 21 }
@___asan_gen_.59 = private unnamed_addr constant [21 x i8] c"ixp4xx_qmgr_of_match\00", align 1
@___asan_gen_.61 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.102, i32 452, i32 34 }
@___asan_gen_.62 = private unnamed_addr constant [11 x i8] c"qmgr_irq_1\00", align 1
@___asan_gen_.64 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.102, i32 18, i32 12 }
@___asan_gen_.65 = private unnamed_addr constant [11 x i8] c"qmgr_irq_2\00", align 1
@___asan_gen_.67 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.102, i32 19, i32 12 }
@___asan_gen_.70 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.102, i32 422, i32 49 }
@___asan_gen_.85 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.102, i32 425, i32 3 }
@___asan_gen_.88 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.102, i32 433, i32 3 }
@___asan_gen_.89 = private unnamed_addr constant [6 x i8] c"__key\00", align 1
@___asan_gen_.94 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.102, i32 439, i32 2 }
@___asan_gen_.95 = private unnamed_addr constant [7 x i8] c"_entry\00", align 1
@___asan_gen_.101 = private unnamed_addr constant [17 x i8] c"<string literal>\00", align 1
@___asan_gen_.102 = private constant [36 x i8] c"../drivers/soc/ixp4xx/ixp4xx-qmgr.c\00", align 1
@___asan_gen_.103 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.102, i32 441, i32 2 }
@___asan_gen_.104 = private unnamed_addr constant [34 x i8] c"switch.table.__qmgr_request_queue\00", align 1
@___asan_gen_.105 = private unnamed_addr constant [37 x i8] c"switch.table.__qmgr_request_queue.18\00", align 1
@___asan_gen_.106 = private unnamed_addr constant [32 x i8] c"switch.table.qmgr_release_queue\00", align 1
@llvm.compiler.used = appending global [57 x ptr] [ptr @__UNIQUE_ID_author190, ptr @__UNIQUE_ID_file188, ptr @__UNIQUE_ID_license189, ptr @__exitcall_ixp4xx_qmgr_driver_exit, ptr @__initcall__kmod_ixp4xx_qmgr__187_467_ixp4xx_qmgr_driver_init6, ptr @__ksymtab___qmgr_request_queue, ptr @__ksymtab_qmgr_disable_irq, ptr @__ksymtab_qmgr_enable_irq, ptr @__ksymtab_qmgr_get_entry, ptr @__ksymtab_qmgr_put_entry, ptr @__ksymtab_qmgr_release_queue, ptr @__ksymtab_qmgr_set_irq, ptr @__ksymtab_qmgr_stat_below_low_watermark, ptr @__ksymtab_qmgr_stat_empty, ptr @__ksymtab_qmgr_stat_full, ptr @__ksymtab_qmgr_stat_overflow, ptr @__qmgr_request_queue._entry, ptr @__qmgr_request_queue._entry_ptr, ptr @ixp4xx_qmgr_driver_exit, ptr @ixp4xx_qmgr_probe._entry, ptr @ixp4xx_qmgr_probe._entry.11, ptr @ixp4xx_qmgr_probe._entry.14, ptr @ixp4xx_qmgr_probe._entry_ptr, ptr @ixp4xx_qmgr_probe._entry_ptr.12, ptr @ixp4xx_qmgr_probe._entry_ptr.17, ptr @qmgr_release_queue._entry, ptr @qmgr_release_queue._entry_ptr, ptr @qmgr_regs, ptr @qmgr_lock, ptr @irq_handlers, ptr @irq_pdevs, ptr @used_sram_bitmap.0, ptr @used_sram_bitmap.1, ptr @used_sram_bitmap.2, ptr @used_sram_bitmap.3, ptr @.str, ptr @.str.1, ptr @.str.2, ptr @.str.3, ptr @.str.4, ptr @ixp4xx_qmgr_driver, ptr @.str.5, ptr @ixp4xx_qmgr_of_match, ptr @qmgr_irq_1, ptr @qmgr_irq_2, ptr @.str.6, ptr @.str.7, ptr @.str.8, ptr @.str.9, ptr @.str.10, ptr @ixp4xx_qmgr_probe.__key, ptr @.str.13, ptr @.str.15, ptr @.str.16, ptr @switch.table.__qmgr_request_queue, ptr @switch.table.__qmgr_request_queue.18, ptr @switch.table.qmgr_release_queue], section "llvm.metadata"
@0 = internal global [34 x { i32, i32, i32, i32, i32, i32, i32, i32 }] [{ i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @qmgr_regs to i32), i32 4, i32 32, i32 ptrtoint (ptr @___asan_gen_.19 to i32), i32 ptrtoint (ptr @___asan_gen_.102 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.21 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @qmgr_lock to i32), i32 44, i32 96, i32 ptrtoint (ptr @___asan_gen_.22 to i32), i32 ptrtoint (ptr @___asan_gen_.102 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.24 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @irq_handlers to i32), i32 256, i32 320, i32 ptrtoint (ptr @___asan_gen_.25 to i32), i32 ptrtoint (ptr @___asan_gen_.102 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.27 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @irq_pdevs to i32), i32 256, i32 320, i32 ptrtoint (ptr @___asan_gen_.28 to i32), i32 ptrtoint (ptr @___asan_gen_.102 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.30 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @used_sram_bitmap.0 to i32), i32 4, i32 32, i32 ptrtoint (ptr @___asan_gen_.31 to i32), i32 ptrtoint (ptr @___asan_gen_.102 to i32), i32 0, i32 0, i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @used_sram_bitmap.1 to i32), i32 4, i32 32, i32 ptrtoint (ptr @___asan_gen_.32 to i32), i32 ptrtoint (ptr @___asan_gen_.102 to i32), i32 0, i32 0, i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @used_sram_bitmap.2 to i32), i32 4, i32 32, i32 ptrtoint (ptr @___asan_gen_.33 to i32), i32 ptrtoint (ptr @___asan_gen_.102 to i32), i32 0, i32 0, i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @used_sram_bitmap.3 to i32), i32 4, i32 32, i32 ptrtoint (ptr @___asan_gen_.34 to i32), i32 ptrtoint (ptr @___asan_gen_.102 to i32), i32 0, i32 0, i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str to i32), i32 41, i32 96, i32 ptrtoint (ptr @___asan_gen_.101 to i32), i32 ptrtoint (ptr @___asan_gen_.102 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.43 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.1 to i32), i32 21, i32 64, i32 ptrtoint (ptr @___asan_gen_.101 to i32), i32 ptrtoint (ptr @___asan_gen_.102 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.43 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.2 to i32), i32 33, i32 96, i32 ptrtoint (ptr @___asan_gen_.101 to i32), i32 ptrtoint (ptr @___asan_gen_.102 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.43 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @qmgr_release_queue._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.95 to i32), i32 ptrtoint (ptr @___asan_gen_.102 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.52 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.3 to i32), i32 45, i32 96, i32 ptrtoint (ptr @___asan_gen_.101 to i32), i32 ptrtoint (ptr @___asan_gen_.102 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.52 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.4 to i32), i32 19, i32 64, i32 ptrtoint (ptr @___asan_gen_.101 to i32), i32 ptrtoint (ptr @___asan_gen_.102 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.52 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @ixp4xx_qmgr_driver to i32), i32 104, i32 160, i32 ptrtoint (ptr @___asan_gen_.53 to i32), i32 ptrtoint (ptr @___asan_gen_.102 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.55 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.5 to i32), i32 12, i32 32, i32 ptrtoint (ptr @___asan_gen_.101 to i32), i32 ptrtoint (ptr @___asan_gen_.102 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.58 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @ixp4xx_qmgr_of_match to i32), i32 392, i32 512, i32 ptrtoint (ptr @___asan_gen_.59 to i32), i32 ptrtoint (ptr @___asan_gen_.102 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.61 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @qmgr_irq_1 to i32), i32 4, i32 32, i32 ptrtoint (ptr @___asan_gen_.62 to i32), i32 ptrtoint (ptr @___asan_gen_.102 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.64 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @qmgr_irq_2 to i32), i32 4, i32 32, i32 ptrtoint (ptr @___asan_gen_.65 to i32), i32 ptrtoint (ptr @___asan_gen_.102 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.67 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.6 to i32), i32 21, i32 64, i32 ptrtoint (ptr @___asan_gen_.101 to i32), i32 ptrtoint (ptr @___asan_gen_.102 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.70 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @ixp4xx_qmgr_probe._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.95 to i32), i32 ptrtoint (ptr @___asan_gen_.102 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.85 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.7 to i32), i32 30, i32 64, i32 ptrtoint (ptr @___asan_gen_.101 to i32), i32 ptrtoint (ptr @___asan_gen_.102 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.85 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.8 to i32), i32 18, i32 64, i32 ptrtoint (ptr @___asan_gen_.101 to i32), i32 ptrtoint (ptr @___asan_gen_.102 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.85 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.9 to i32), i32 3, i32 32, i32 ptrtoint (ptr @___asan_gen_.101 to i32), i32 ptrtoint (ptr @___asan_gen_.102 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.85 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.10 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.101 to i32), i32 ptrtoint (ptr @___asan_gen_.102 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.85 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @ixp4xx_qmgr_probe._entry.11 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.95 to i32), i32 ptrtoint (ptr @___asan_gen_.102 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.88 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @ixp4xx_qmgr_probe.__key to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.89 to i32), i32 ptrtoint (ptr @___asan_gen_.102 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.94 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.13 to i32), i32 11, i32 32, i32 ptrtoint (ptr @___asan_gen_.101 to i32), i32 ptrtoint (ptr @___asan_gen_.102 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.94 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @ixp4xx_qmgr_probe._entry.14 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.95 to i32), i32 ptrtoint (ptr @___asan_gen_.102 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.103 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.15 to i32), i32 35, i32 96, i32 ptrtoint (ptr @___asan_gen_.101 to i32), i32 ptrtoint (ptr @___asan_gen_.102 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.103 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.16 to i32), i32 3, i32 32, i32 ptrtoint (ptr @___asan_gen_.101 to i32), i32 ptrtoint (ptr @___asan_gen_.102 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.103 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.__qmgr_request_queue to i32), i32 32, i32 64, i32 ptrtoint (ptr @___asan_gen_.104 to i32), i32 ptrtoint (ptr @___asan_gen_.102 to i32), i32 0, i32 0, i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.__qmgr_request_queue.18 to i32), i32 32, i32 64, i32 ptrtoint (ptr @___asan_gen_.105 to i32), i32 ptrtoint (ptr @___asan_gen_.102 to i32), i32 0, i32 0, i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.qmgr_release_queue to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.106 to i32), i32 ptrtoint (ptr @___asan_gen_.102 to i32), i32 0, i32 0, i32 -1 }]
@llvm.used = appending global [2 x ptr] [ptr @asan.module_ctor, ptr @asan.module_dtor], section "llvm.metadata"
@llvm.global_ctors = appending global [1 x { i32, ptr, ptr }] [{ i32, ptr, ptr } { i32 1, ptr @asan.module_ctor, ptr null }]
@llvm.global_dtors = appending global [1 x { i32, ptr, ptr }] [{ i32, ptr, ptr } { i32 1, ptr @asan.module_dtor, ptr null }]

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @qmgr_put_entry(i32 noundef %queue, i32 noundef %val) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #7
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load ptr, ptr @qmgr_regs, align 4
  %arrayidx = getelementptr [64 x [4 x i32]], ptr %0, i32 0, i32 %queue
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %arrayidx, i32 %val) #5, !srcloc !90
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @qmgr_get_entry(i32 noundef %queue) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #7
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load ptr, ptr @qmgr_regs, align 4
  %arrayidx = getelementptr [64 x [4 x i32]], ptr %0, i32 0, i32 %queue
  %1 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %arrayidx) #5, !srcloc !91
  ret i32 %1
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @qmgr_stat_empty(i32 noundef %queue) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #7
  call void @llvm.arm.gnu.eabi.mcount()
  call void @__sanitizer_cov_trace_const_cmp4(i32 31, i32 %queue)
  %cmp = icmp ugt i32 %queue, 31
  br i1 %cmp, label %do.body2, label %do.end5, !prof !92

do.body2:                                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #7
  tail call void asm sideeffect "1:\09.long ( (((0xe7f001f2) << 24) & 0xFF000000) | (((0xe7f001f2) << 8) & 0x00FF0000) | (((0xe7f001f2) >> 8) & 0x0000FF00) | (((0xe7f001f2) >> 24) & 0x000000FF) )\0A\09\0A.pushsection .rodata.str, \22aMS\22, %progbits, 1\0A2:\09.asciz \22drivers/soc/ixp4xx/ixp4xx-qmgr.c\22\0A.popsection\0A.pushsection __bug_table,\22aw\22\0A.align 2\0A3:\09.word 1b, 2b\0A\09.hword 74, 0\0A.popsection", ""() #5, !srcloc !93
  unreachable

do.end5:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #7
  %0 = load ptr, ptr @qmgr_regs, align 4
  %shr.i = lshr i32 %queue, 3
  %arrayidx.i = getelementptr %struct.qmgr_regs, ptr %0, i32 0, i32 1, i32 %shr.i
  %1 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %arrayidx.i) #5, !srcloc !91
  %and.i = shl nuw nsw i32 %queue, 2
  %shl.i = and i32 %and.i, 28
  %shr1.i = lshr i32 %1, %shl.i
  %and = and i32 %shr1.i, 1
  ret i32 %and
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @qmgr_stat_below_low_watermark(i32 noundef %queue) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #7
  call void @llvm.arm.gnu.eabi.mcount()
  call void @__sanitizer_cov_trace_const_cmp4(i32 31, i32 %queue)
  %cmp = icmp ugt i32 %queue, 31
  %0 = load ptr, ptr @qmgr_regs, align 4
  br i1 %cmp, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #7
  %statne_h = getelementptr inbounds %struct.qmgr_regs, ptr %0, i32 0, i32 3
  %1 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %statne_h) #5, !srcloc !91
  %sub = add i32 %queue, -32
  %shr = lshr i32 %1, %sub
  %and = and i32 %shr, 1
  br label %return

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #7
  %shr.i = lshr i32 %queue, 3
  %arrayidx.i = getelementptr %struct.qmgr_regs, ptr %0, i32 0, i32 1, i32 %shr.i
  %2 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %arrayidx.i) #5, !srcloc !91
  %and.i = shl nuw nsw i32 %queue, 2
  %shl.i = and i32 %and.i, 28
  %shr1.i = lshr i32 %2, %shl.i
  %and2 = and i32 %shr1.i, 2
  br label %return

return:                                           ; preds = %if.end, %if.then
  %retval.0 = phi i32 [ %and, %if.then ], [ %and2, %if.end ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @qmgr_stat_full(i32 noundef %queue) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #7
  call void @llvm.arm.gnu.eabi.mcount()
  call void @__sanitizer_cov_trace_const_cmp4(i32 31, i32 %queue)
  %cmp = icmp ugt i32 %queue, 31
  %0 = load ptr, ptr @qmgr_regs, align 4
  br i1 %cmp, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #7
  %statf_h = getelementptr inbounds %struct.qmgr_regs, ptr %0, i32 0, i32 4
  %1 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %statf_h) #5, !srcloc !91
  %sub = add i32 %queue, -32
  %shr = lshr i32 %1, %sub
  %and = and i32 %shr, 1
  br label %return

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #7
  %shr.i = lshr i32 %queue, 3
  %arrayidx.i = getelementptr %struct.qmgr_regs, ptr %0, i32 0, i32 1, i32 %shr.i
  %2 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %arrayidx.i) #5, !srcloc !91
  %and.i = shl nuw nsw i32 %queue, 2
  %shl.i = and i32 %and.i, 28
  %shr1.i = lshr i32 %2, %shl.i
  %and2 = and i32 %shr1.i, 8
  br label %return

return:                                           ; preds = %if.end, %if.then
  %retval.0 = phi i32 [ %and, %if.then ], [ %and2, %if.end ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @qmgr_stat_overflow(i32 noundef %queue) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #7
  call void @llvm.arm.gnu.eabi.mcount()
  call void @__sanitizer_cov_trace_const_cmp4(i32 31, i32 %queue)
  %cmp.i = icmp ugt i32 %queue, 31
  br i1 %cmp.i, label %do.body2.i, label %__qmgr_get_stat2.exit, !prof !92

do.body2.i:                                       ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #7
  tail call void asm sideeffect "1:\09.long ( (((0xe7f001f2) << 24) & 0xFF000000) | (((0xe7f001f2) << 8) & 0x00FF0000) | (((0xe7f001f2) >> 8) & 0x0000FF00) | (((0xe7f001f2) >> 24) & 0x000000FF) )\0A\09\0A.pushsection .rodata.str, \22aMS\22, %progbits, 1\0A2:\09.asciz \22drivers/soc/ixp4xx/ixp4xx-qmgr.c\22\0A.popsection\0A.pushsection __bug_table,\22aw\22\0A.align 2\0A3:\09.word 1b, 2b\0A\09.hword 61, 0\0A.popsection", ""() #5, !srcloc !94
  unreachable

__qmgr_get_stat2.exit:                            ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #7
  %0 = load ptr, ptr @qmgr_regs, align 4
  %shr.i = lshr i32 %queue, 4
  %arrayidx.i = getelementptr %struct.qmgr_regs, ptr %0, i32 0, i32 2, i32 %shr.i
  %1 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %arrayidx.i) #5, !srcloc !91
  %and.i = shl nuw nsw i32 %queue, 1
  %shl.i = and i32 %and.i, 30
  %shr6.i = lshr i32 %1, %shl.i
  %and = and i32 %shr6.i, 2
  ret i32 %and
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @qmgr_set_irq(i32 noundef %queue, i32 noundef %src, ptr noundef %handler, ptr noundef %pdev) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #7
  call void @llvm.arm.gnu.eabi.mcount()
  %call2 = tail call i32 @_raw_spin_lock_irqsave(ptr noundef nonnull @qmgr_lock) #5
  call void @__sanitizer_cov_trace_const_cmp4(i32 32, i32 %queue)
  %cmp5 = icmp ult i32 %queue, 32
  br i1 %cmp5, label %if.then, label %do.body22

if.then:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_const_cmp4(i32 7, i32 %src)
  %cmp8 = icmp sgt i32 %src, 7
  br i1 %cmp8, label %do.body12, label %do.end19, !prof !92

do.body12:                                        ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #7
  tail call void asm sideeffect "1:\09.long ( (((0xe7f001f2) << 24) & 0xFF000000) | (((0xe7f001f2) << 8) & 0x00FF0000) | (((0xe7f001f2) >> 8) & 0x0000FF00) | (((0xe7f001f2) >> 24) & 0x000000FF) )\0A\09\0A.pushsection .rodata.str, \22aMS\22, %progbits, 1\0A2:\09.asciz \22drivers/soc/ixp4xx/ixp4xx-qmgr.c\22\0A.popsection\0A.pushsection __bug_table,\22aw\22\0A.align 2\0A3:\09.word 1b, 2b\0A\09.hword 126, 0\0A.popsection", ""() #5, !srcloc !95
  unreachable

do.end19:                                         ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #7
  %0 = load ptr, ptr @qmgr_regs, align 4
  %shr = lshr i32 %queue, 3
  %arrayidx = getelementptr %struct.qmgr_regs, ptr %0, i32 0, i32 5, i32 %shr
  %rem = shl nuw nsw i32 %queue, 2
  %mul = and i32 %rem, 28
  %1 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %arrayidx) #5, !srcloc !91
  %shl = shl nuw nsw i32 7, %mul
  %neg = xor i32 %shl, -1
  %and = and i32 %1, %neg
  %shl21 = shl i32 %src, %mul
  %or = or i32 %and, %shl21
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %arrayidx, i32 %or) #5, !srcloc !90
  br label %if.end41

do.body22:                                        ; preds = %entry
  call void @__sanitizer_cov_trace_const_cmp4(i32 5, i32 %src)
  %cmp23.not = icmp eq i32 %src, 5
  br i1 %cmp23.not, label %do.body22.if.end41_crit_edge, label %do.body32, !prof !96

do.body22.if.end41_crit_edge:                     ; preds = %do.body22
  call void @__sanitizer_cov_trace_pc() #7
  br label %if.end41

do.body32:                                        ; preds = %do.body22
  call void @__sanitizer_cov_trace_pc() #7
  tail call void asm sideeffect "1:\09.long ( (((0xe7f001f2) << 24) & 0xFF000000) | (((0xe7f001f2) << 8) & 0x00FF0000) | (((0xe7f001f2) >> 8) & 0x0000FF00) | (((0xe7f001f2) >> 24) & 0x000000FF) )\0A\09\0A.pushsection .rodata.str, \22aMS\22, %progbits, 1\0A2:\09.asciz \22drivers/soc/ixp4xx/ixp4xx-qmgr.c\22\0A.popsection\0A.pushsection __bug_table,\22aw\22\0A.align 2\0A3:\09.word 1b, 2b\0A\09.hword 133, 0\0A.popsection", ""() #5, !srcloc !97
  unreachable

if.end41:                                         ; preds = %do.body22.if.end41_crit_edge, %do.end19
  %arrayidx42 = getelementptr [64 x ptr], ptr @irq_handlers, i32 0, i32 %queue
  %2 = ptrtoint ptr %arrayidx42 to i32
  call void @__asan_store4_noabort(i32 %2)
  store ptr %handler, ptr %arrayidx42, align 4
  %arrayidx43 = getelementptr [64 x ptr], ptr @irq_pdevs, i32 0, i32 %queue
  %3 = ptrtoint ptr %arrayidx43 to i32
  call void @__asan_store4_noabort(i32 %3)
  store ptr %pdev, ptr %arrayidx43, align 4
  tail call void @_raw_spin_unlock_irqrestore(ptr noundef nonnull @qmgr_lock, i32 noundef %call2) #5
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @_raw_spin_lock_irqsave(ptr noundef) local_unnamed_addr #1 section ".spinlock.text"

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @qmgr_enable_irq(i32 noundef %queue) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #7
  call void @llvm.arm.gnu.eabi.mcount()
  %div10 = lshr i32 %queue, 5
  %and = and i32 %queue, 31
  %shl = shl nuw i32 1, %and
  %call2 = tail call i32 @_raw_spin_lock_irqsave(ptr noundef nonnull @qmgr_lock) #5
  %0 = load ptr, ptr @qmgr_regs, align 4
  %arrayidx = getelementptr %struct.qmgr_regs, ptr %0, i32 0, i32 6, i32 %div10
  %1 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %arrayidx) #5, !srcloc !91
  %or = or i32 %1, %shl
  %2 = load ptr, ptr @qmgr_regs, align 4
  %arrayidx7 = getelementptr %struct.qmgr_regs, ptr %2, i32 0, i32 6, i32 %div10
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %arrayidx7, i32 %or) #5, !srcloc !90
  tail call void @_raw_spin_unlock_irqrestore(ptr noundef nonnull @qmgr_lock, i32 noundef %call2) #5
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @qmgr_disable_irq(i32 noundef %queue) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #7
  call void @llvm.arm.gnu.eabi.mcount()
  %div14 = lshr i32 %queue, 5
  %and = and i32 %queue, 31
  %shl = shl nuw i32 1, %and
  %call2 = tail call i32 @_raw_spin_lock_irqsave(ptr noundef nonnull @qmgr_lock) #5
  %0 = load ptr, ptr @qmgr_regs, align 4
  %arrayidx = getelementptr %struct.qmgr_regs, ptr %0, i32 0, i32 6, i32 %div14
  %1 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %arrayidx) #5, !srcloc !91
  %neg = xor i32 %shl, -1
  %and6 = and i32 %1, %neg
  %2 = load ptr, ptr @qmgr_regs, align 4
  %arrayidx8 = getelementptr %struct.qmgr_regs, ptr %2, i32 0, i32 6, i32 %div14
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %arrayidx8, i32 %and6) #5, !srcloc !90
  %3 = load ptr, ptr @qmgr_regs, align 4
  %arrayidx9 = getelementptr %struct.qmgr_regs, ptr %3, i32 0, i32 7, i32 %div14
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %arrayidx9, i32 %shl) #5, !srcloc !90
  tail call void @_raw_spin_unlock_irqrestore(ptr noundef nonnull @qmgr_lock, i32 noundef %call2) #5
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @__qmgr_request_queue(i32 noundef %queue, i32 noundef %len, i32 noundef %nearly_empty_watermark, i32 noundef %nearly_full_watermark) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #7
  call void @llvm.arm.gnu.eabi.mcount()
  call void @__sanitizer_cov_trace_const_cmp4(i32 63, i32 %queue)
  %cmp = icmp ugt i32 %queue, 63
  br i1 %cmp, label %do.body2, label %do.end7, !prof !92

do.body2:                                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #7
  tail call void asm sideeffect "1:\09.long ( (((0xe7f001f2) << 24) & 0xFF000000) | (((0xe7f001f2) << 8) & 0x00FF0000) | (((0xe7f001f2) >> 8) & 0x0000FF00) | (((0xe7f001f2) >> 24) & 0x000000FF) )\0A\09\0A.pushsection .rodata.str, \22aMS\22, %progbits, 1\0A2:\09.asciz \22drivers/soc/ixp4xx/ixp4xx-qmgr.c\22\0A.popsection\0A.pushsection __bug_table,\22aw\22\0A.align 2\0A3:\09.word 1b, 2b\0A\09.hword 252, 0\0A.popsection", ""() #5, !srcloc !98
  unreachable

do.end7:                                          ; preds = %entry
  %or = or i32 %nearly_full_watermark, %nearly_empty_watermark
  call void @__sanitizer_cov_trace_const_cmp4(i32 8, i32 %or)
  %tobool8.not = icmp ult i32 %or, 8
  br i1 %tobool8.not, label %if.end10, label %do.end7.cleanup_crit_edge

do.end7.cleanup_crit_edge:                        ; preds = %do.end7
  call void @__sanitizer_cov_trace_pc() #7
  br label %cleanup

if.end10:                                         ; preds = %do.end7
  %0 = add i32 %len, -16
  %1 = tail call i32 @llvm.fshl.i32(i32 %0, i32 %0, i32 28)
  call void @__sanitizer_cov_trace_const_cmp4(i32 8, i32 %1)
  %2 = icmp ult i32 %1, 8
  br i1 %2, label %switch.hole_check, label %if.end10.cleanup_crit_edge

if.end10.cleanup_crit_edge:                       ; preds = %if.end10
  call void @__sanitizer_cov_trace_pc() #7
  br label %cleanup

switch.hole_check:                                ; preds = %if.end10
  %switch.maskindex = trunc i32 %1 to i8
  %switch.shifted = lshr i8 -117, %switch.maskindex
  %3 = and i8 %switch.shifted, 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %3)
  %switch.lobit.not = icmp eq i8 %3, 0
  br i1 %switch.lobit.not, label %switch.hole_check.cleanup_crit_edge, label %switch.lookup

switch.hole_check.cleanup_crit_edge:              ; preds = %switch.hole_check
  call void @__sanitizer_cov_trace_pc() #7
  br label %cleanup

switch.lookup:                                    ; preds = %switch.hole_check
  %switch.gep = getelementptr inbounds [8 x i32], ptr @switch.table.__qmgr_request_queue, i32 0, i32 %1
  %4 = ptrtoint ptr %switch.gep to i32
  call void @__asan_load4_noabort(i32 %4)
  %switch.load = load i32, ptr %switch.gep, align 4
  %switch.gep118 = getelementptr inbounds [8 x i32], ptr @switch.table.__qmgr_request_queue.18, i32 0, i32 %1
  %5 = ptrtoint ptr %switch.gep118 to i32
  call void @__asan_load4_noabort(i32 %5)
  %switch.load119 = load i32, ptr %switch.gep118, align 4
  %shl = shl nuw nsw i32 %nearly_empty_watermark, 26
  %or17 = or i32 %switch.load119, %shl
  %shl18 = shl nuw i32 %nearly_full_watermark, 29
  %or19 = or i32 %or17, %shl18
  %div80 = lshr i32 %len, 4
  %call = tail call zeroext i1 @try_module_get(ptr noundef null) #5
  br i1 %call, label %if.end24, label %switch.lookup.cleanup_crit_edge

switch.lookup.cleanup_crit_edge:                  ; preds = %switch.lookup
  call void @__sanitizer_cov_trace_pc() #7
  br label %cleanup

if.end24:                                         ; preds = %switch.lookup
  tail call void @_raw_spin_lock_irq(ptr noundef nonnull @qmgr_lock) #5
  %6 = load ptr, ptr @qmgr_regs, align 4
  %arrayidx25 = getelementptr %struct.qmgr_regs, ptr %6, i32 0, i32 9, i32 %queue
  %7 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %arrayidx25) #5, !srcloc !91
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %7)
  %tobool27.not = icmp eq i32 %7, 0
  br i1 %tobool27.not, label %while.cond.preheader, label %if.end24.err65_crit_edge

if.end24.err65_crit_edge:                         ; preds = %if.end24
  call void @__sanitizer_cov_trace_pc() #7
  br label %err65

while.cond.preheader:                             ; preds = %if.end24
  %8 = load i32, ptr @used_sram_bitmap.0, align 4
  br label %while.cond

while.cond:                                       ; preds = %if.end45.while.cond_crit_edge, %while.cond.preheader
  %mask.sroa.22.0 = phi i32 [ %or.i, %if.end45.while.cond_crit_edge ], [ 0, %while.cond.preheader ]
  %mask.sroa.16.0 = phi i32 [ %or7.i, %if.end45.while.cond_crit_edge ], [ 0, %while.cond.preheader ]
  %mask.sroa.10.0 = phi i32 [ %or13.i, %if.end45.while.cond_crit_edge ], [ 0, %while.cond.preheader ]
  %mask.sroa.0.1 = phi i32 [ %shl16.i, %if.end45.while.cond_crit_edge ], [ %switch.load, %while.cond.preheader ]
  %addr.0 = phi i32 [ %inc, %if.end45.while.cond_crit_edge ], [ 0, %while.cond.preheader ]
  %and31 = and i32 %8, %mask.sroa.0.1
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and31)
  %tobool32.not = icmp eq i32 %and31, 0
  br i1 %tobool32.not, label %land.lhs.true, label %while.cond.if.end45_crit_edge

while.cond.if.end45_crit_edge:                    ; preds = %while.cond
  call void @__sanitizer_cov_trace_pc() #7
  br label %if.end45

land.lhs.true:                                    ; preds = %while.cond
  %9 = load i32, ptr @used_sram_bitmap.1, align 4
  %and34 = and i32 %9, %mask.sroa.10.0
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and34)
  %tobool35.not = icmp eq i32 %and34, 0
  br i1 %tobool35.not, label %land.lhs.true36, label %land.lhs.true.if.end45_crit_edge

land.lhs.true.if.end45_crit_edge:                 ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #7
  br label %if.end45

land.lhs.true36:                                  ; preds = %land.lhs.true
  %10 = load i32, ptr @used_sram_bitmap.2, align 4
  %and38 = and i32 %10, %mask.sroa.16.0
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and38)
  %tobool39.not = icmp eq i32 %and38, 0
  br i1 %tobool39.not, label %land.lhs.true40, label %land.lhs.true36.if.end45_crit_edge

land.lhs.true36.if.end45_crit_edge:               ; preds = %land.lhs.true36
  call void @__sanitizer_cov_trace_pc() #7
  br label %if.end45

land.lhs.true40:                                  ; preds = %land.lhs.true36
  %11 = load i32, ptr @used_sram_bitmap.3, align 4
  %and42 = and i32 %11, %mask.sroa.22.0
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and42)
  %tobool43.not = icmp eq i32 %and42, 0
  br i1 %tobool43.not, label %while.end, label %land.lhs.true40.if.end45_crit_edge

land.lhs.true40.if.end45_crit_edge:               ; preds = %land.lhs.true40
  call void @__sanitizer_cov_trace_pc() #7
  br label %if.end45

if.end45:                                         ; preds = %land.lhs.true40.if.end45_crit_edge, %land.lhs.true36.if.end45_crit_edge, %land.lhs.true.if.end45_crit_edge, %while.cond.if.end45_crit_edge
  %inc = add nuw nsw i32 %addr.0, 1
  %or.i = tail call i32 @llvm.fshl.i32(i32 %mask.sroa.22.0, i32 %mask.sroa.16.0, i32 1) #5
  %or7.i = tail call i32 @llvm.fshl.i32(i32 %mask.sroa.16.0, i32 %mask.sroa.10.0, i32 1) #5
  %or13.i = tail call i32 @llvm.fshl.i32(i32 %mask.sroa.10.0, i32 %mask.sroa.0.1, i32 1) #5
  %shl16.i = shl i32 %mask.sroa.0.1, 1
  %add = add nuw nsw i32 %inc, %div80
  %cmp46 = icmp ugt i32 %add, 2048
  br i1 %cmp46, label %do.end50, label %if.end45.while.cond_crit_edge

if.end45.while.cond_crit_edge:                    ; preds = %if.end45
  call void @__sanitizer_cov_trace_pc() #7
  br label %while.cond

do.end50:                                         ; preds = %if.end45
  call void @__sanitizer_cov_trace_pc() #7
  %call51 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str, i32 noundef %queue) #8
  br label %err65

while.end:                                        ; preds = %land.lhs.true40
  call void @__sanitizer_cov_trace_pc() #7
  %or54 = or i32 %8, %mask.sroa.0.1
  store i32 %or54, ptr @used_sram_bitmap.0, align 4
  %or56 = or i32 %9, %mask.sroa.10.0
  store i32 %or56, ptr @used_sram_bitmap.1, align 4
  %or58 = or i32 %10, %mask.sroa.16.0
  store i32 %or58, ptr @used_sram_bitmap.2, align 4
  %or60 = or i32 %11, %mask.sroa.22.0
  store i32 %or60, ptr @used_sram_bitmap.3, align 4
  %shl61 = shl i32 %addr.0, 14
  %or62 = or i32 %or19, %shl61
  %12 = load ptr, ptr @qmgr_regs, align 4
  %arrayidx64 = getelementptr %struct.qmgr_regs, ptr %12, i32 0, i32 9, i32 %queue
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %arrayidx64, i32 %or62) #5, !srcloc !90
  tail call void @_raw_spin_unlock_irq(ptr noundef nonnull @qmgr_lock) #5
  br label %cleanup

err65:                                            ; preds = %do.end50, %if.end24.err65_crit_edge
  %err.0 = phi i32 [ -12, %do.end50 ], [ -16, %if.end24.err65_crit_edge ]
  tail call void @_raw_spin_unlock_irq(ptr noundef nonnull @qmgr_lock) #5
  tail call void @module_put(ptr noundef null) #5
  br label %cleanup

cleanup:                                          ; preds = %err65, %while.end, %switch.lookup.cleanup_crit_edge, %switch.hole_check.cleanup_crit_edge, %if.end10.cleanup_crit_edge, %do.end7.cleanup_crit_edge
  %retval.0 = phi i32 [ %err.0, %err65 ], [ 0, %while.end ], [ -22, %do.end7.cleanup_crit_edge ], [ -22, %if.end10.cleanup_crit_edge ], [ -19, %switch.lookup.cleanup_crit_edge ], [ -22, %switch.hole_check.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @try_module_get(ptr noundef) local_unnamed_addr #1

; Function Attrs: cold null_pointer_is_valid
declare dso_local i32 @_printk(ptr noundef, ...) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @module_put(ptr noundef) local_unnamed_addr #1

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @qmgr_release_queue(i32 noundef %queue) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #7
  call void @llvm.arm.gnu.eabi.mcount()
  call void @__sanitizer_cov_trace_const_cmp4(i32 63, i32 %queue)
  %cmp = icmp ugt i32 %queue, 63
  br i1 %cmp, label %do.body2, label %do.end7, !prof !92

do.body2:                                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #7
  tail call void asm sideeffect "1:\09.long ( (((0xe7f001f2) << 24) & 0xFF000000) | (((0xe7f001f2) << 8) & 0x00FF0000) | (((0xe7f001f2) >> 8) & 0x0000FF00) | (((0xe7f001f2) >> 24) & 0x000000FF) )\0A\09\0A.pushsection .rodata.str, \22aMS\22, %progbits, 1\0A2:\09.asciz \22drivers/soc/ixp4xx/ixp4xx-qmgr.c\22\0A.popsection\0A.pushsection __bug_table,\22aw\22\0A.align 2\0A3:\09.word 1b, 2b\0A\09.hword 333, 0\0A.popsection", ""() #5, !srcloc !99
  unreachable

do.end7:                                          ; preds = %entry
  tail call void @_raw_spin_lock_irq(ptr noundef nonnull @qmgr_lock) #5
  %0 = load ptr, ptr @qmgr_regs, align 4
  %arrayidx = getelementptr %struct.qmgr_regs, ptr %0, i32 0, i32 9, i32 %queue
  %1 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %arrayidx) #5, !srcloc !91
  %shr = lshr i32 %1, 14
  %and = and i32 %shr, 255
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool9.not = icmp eq i32 %and, 0
  br i1 %tobool9.not, label %do.body19, label %do.end27, !prof !92

do.body19:                                        ; preds = %do.end7
  call void @__sanitizer_cov_trace_pc() #7
  tail call void asm sideeffect "1:\09.long ( (((0xe7f001f2) << 24) & 0xFF000000) | (((0xe7f001f2) << 8) & 0x00FF0000) | (((0xe7f001f2) >> 8) & 0x0000FF00) | (((0xe7f001f2) >> 24) & 0x000000FF) )\0A\09\0A.pushsection .rodata.str, \22aMS\22, %progbits, 1\0A2:\09.asciz \22drivers/soc/ixp4xx/ixp4xx-qmgr.c\22\0A.popsection\0A.pushsection __bug_table,\22aw\22\0A.align 2\0A3:\09.word 1b, 2b\0A\09.hword 339, 0\0A.popsection", ""() #5, !srcloc !100
  unreachable

do.end27:                                         ; preds = %do.end7
  %shr28 = lshr i32 %1, 24
  %and29 = and i32 %shr28, 3
  %switch.gep = getelementptr inbounds [4 x i32], ptr @switch.table.qmgr_release_queue, i32 0, i32 %and29
  %2 = ptrtoint ptr %switch.gep to i32
  call void @__asan_load4_noabort(i32 %2)
  %switch.load = load i32, ptr %switch.gep, align 4
  br label %while.body

while.cond41.preheader:                           ; preds = %while.body
  %3 = load ptr, ptr @qmgr_regs, align 4
  %arrayidx.i7286 = getelementptr [64 x [4 x i32]], ptr %3, i32 0, i32 %queue
  %4 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %arrayidx.i7286) #5, !srcloc !91
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %4)
  %tobool43.not87 = icmp eq i32 %4, 0
  br i1 %tobool43.not87, label %while.cond41.preheader.while.end49_crit_edge, label %while.cond41.preheader.do.end47_crit_edge

while.cond41.preheader.do.end47_crit_edge:        ; preds = %while.cond41.preheader
  br label %do.end47

while.cond41.preheader.while.end49_crit_edge:     ; preds = %while.cond41.preheader
  call void @__sanitizer_cov_trace_pc() #7
  br label %while.end49

while.body:                                       ; preds = %while.body.while.body_crit_edge, %do.end27
  %addr.082 = phi i32 [ %dec, %while.body.while.body_crit_edge ], [ %and, %do.end27 ]
  %mask.sroa.0.181 = phi i32 [ %shl16.i, %while.body.while.body_crit_edge ], [ %switch.load, %do.end27 ]
  %mask.sroa.10.080 = phi i32 [ %or13.i, %while.body.while.body_crit_edge ], [ 0, %do.end27 ]
  %mask.sroa.15.079 = phi i32 [ %or7.i, %while.body.while.body_crit_edge ], [ 0, %do.end27 ]
  %mask.sroa.20.078 = phi i32 [ %or.i, %while.body.while.body_crit_edge ], [ 0, %do.end27 ]
  %dec = add i32 %addr.082, -1
  %or.i = tail call i32 @llvm.fshl.i32(i32 %mask.sroa.20.078, i32 %mask.sroa.15.079, i32 1) #5
  %or7.i = tail call i32 @llvm.fshl.i32(i32 %mask.sroa.15.079, i32 %mask.sroa.10.080, i32 1) #5
  %or13.i = tail call i32 @llvm.fshl.i32(i32 %mask.sroa.10.080, i32 %mask.sroa.0.181, i32 1) #5
  %shl16.i = shl i32 %mask.sroa.0.181, 1
  %tobool40.not = icmp eq i32 %dec, 0
  br i1 %tobool40.not, label %while.cond41.preheader, label %while.body.while.body_crit_edge

while.body.while.body_crit_edge:                  ; preds = %while.body
  call void @__sanitizer_cov_trace_pc() #7
  br label %while.body

do.end47:                                         ; preds = %do.end47.do.end47_crit_edge, %while.cond41.preheader.do.end47_crit_edge
  %5 = phi i32 [ %7, %do.end47.do.end47_crit_edge ], [ %4, %while.cond41.preheader.do.end47_crit_edge ]
  %call48 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.3, i32 noundef %queue, i32 noundef %5) #8
  %6 = load ptr, ptr @qmgr_regs, align 4
  %arrayidx.i72 = getelementptr [64 x [4 x i32]], ptr %6, i32 0, i32 %queue
  %7 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %arrayidx.i72) #5, !srcloc !91
  %tobool43.not = icmp eq i32 %7, 0
  br i1 %tobool43.not, label %do.end47.while.end49_crit_edge, label %do.end47.do.end47_crit_edge

do.end47.do.end47_crit_edge:                      ; preds = %do.end47
  call void @__sanitizer_cov_trace_pc() #7
  br label %do.end47

do.end47.while.end49_crit_edge:                   ; preds = %do.end47
  call void @__sanitizer_cov_trace_pc() #7
  br label %while.end49

while.end49:                                      ; preds = %do.end47.while.end49_crit_edge, %while.cond41.preheader.while.end49_crit_edge
  %phi.bo90 = xor i32 %or.i, -1
  %phi.bo89 = xor i32 %or7.i, -1
  %phi.bo88 = xor i32 %or13.i, -1
  %phi.bo = xor i32 %shl16.i, -1
  %8 = load ptr, ptr @qmgr_regs, align 4
  %arrayidx51 = getelementptr %struct.qmgr_regs, ptr %8, i32 0, i32 9, i32 %queue
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %arrayidx51, i32 0) #5, !srcloc !90
  %9 = load i32, ptr @used_sram_bitmap.0, align 4
  %and53 = and i32 %9, %phi.bo
  store i32 %and53, ptr @used_sram_bitmap.0, align 4
  %10 = load i32, ptr @used_sram_bitmap.1, align 4
  %and56 = and i32 %10, %phi.bo88
  store i32 %and56, ptr @used_sram_bitmap.1, align 4
  %11 = load i32, ptr @used_sram_bitmap.2, align 4
  %and59 = and i32 %11, %phi.bo89
  store i32 %and59, ptr @used_sram_bitmap.2, align 4
  %12 = load i32, ptr @used_sram_bitmap.3, align 4
  %and62 = and i32 %12, %phi.bo90
  store i32 %and62, ptr @used_sram_bitmap.3, align 4
  %arrayidx63 = getelementptr [64 x ptr], ptr @irq_handlers, i32 0, i32 %queue
  %13 = ptrtoint ptr %arrayidx63 to i32
  call void @__asan_store4_noabort(i32 %13)
  store ptr null, ptr %arrayidx63, align 4
  tail call void @_raw_spin_unlock_irq(ptr noundef nonnull @qmgr_lock) #5
  tail call void @module_put(ptr noundef null) #5
  ret void
}

; Function Attrs: cold nounwind null_pointer_is_valid optsize sanitize_address sspstrong uwtable(sync)
define internal i32 @ixp4xx_qmgr_driver_init() #3 section ".init.text" align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #7
  call void @llvm.arm.gnu.eabi.mcount()
  %call = tail call i32 @__platform_driver_register(ptr noundef nonnull @ixp4xx_qmgr_driver, ptr noundef null) #5
  ret i32 %call
}

; Function Attrs: cold nounwind null_pointer_is_valid optsize sanitize_address sspstrong uwtable(sync)
define internal void @ixp4xx_qmgr_driver_exit() #3 section ".exit.text" align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #7
  tail call void @platform_driver_unregister(ptr noundef nonnull @ixp4xx_qmgr_driver) #5
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @platform_driver_unregister(ptr noundef) local_unnamed_addr #1

; Function Attrs: null_pointer_is_valid
declare dso_local void @_raw_spin_unlock_irqrestore(ptr noundef, i32 noundef) local_unnamed_addr #1 section ".spinlock.text"

; Function Attrs: null_pointer_is_valid
declare dso_local void @_raw_spin_lock_irq(ptr noundef) local_unnamed_addr #1 section ".spinlock.text"

; Function Attrs: null_pointer_is_valid
declare dso_local void @_raw_spin_unlock_irq(ptr noundef) local_unnamed_addr #1 section ".spinlock.text"

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @__platform_driver_register(ptr noundef, ptr noundef) local_unnamed_addr #1

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @ixp4xx_qmgr_probe(ptr noundef %pdev) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #7
  call void @llvm.arm.gnu.eabi.mcount()
  %dev1 = getelementptr inbounds %struct.platform_device, ptr %pdev, i32 0, i32 3
  %call = tail call ptr @platform_get_resource(ptr noundef %pdev, i32 noundef 512, i32 noundef 0) #5
  %tobool.not = icmp eq ptr %call, null
  br i1 %tobool.not, label %entry.cleanup_crit_edge, label %if.end

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #7
  br label %cleanup

if.end:                                           ; preds = %entry
  %call2 = tail call ptr @devm_ioremap_resource(ptr noundef %dev1, ptr noundef nonnull %call) #5
  store ptr %call2, ptr @qmgr_regs, align 4
  %cmp.i = icmp ugt ptr %call2, inttoptr (i32 -4096 to ptr)
  br i1 %cmp.i, label %if.then4, label %if.end6

if.then4:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #7
  %0 = ptrtoint ptr %call2 to i32
  br label %cleanup

if.end6:                                          ; preds = %if.end
  %call7 = tail call i32 @platform_get_irq(ptr noundef %pdev, i32 noundef 0) #5
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %call7)
  %cmp = icmp slt i32 %call7, 1
  br i1 %cmp, label %if.then8, label %if.end10

if.then8:                                         ; preds = %if.end6
  call void @__sanitizer_cov_trace_pc() #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call7)
  %tobool9.not = icmp eq i32 %call7, 0
  %spec.select = select i1 %tobool9.not, i32 -22, i32 %call7
  br label %cleanup

if.end10:                                         ; preds = %if.end6
  store i32 %call7, ptr @qmgr_irq_1, align 4
  %call11 = tail call i32 @platform_get_irq(ptr noundef %pdev, i32 noundef 1) #5
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %call11)
  %cmp12 = icmp slt i32 %call11, 1
  br i1 %cmp12, label %if.then13, label %if.end19

if.then13:                                        ; preds = %if.end10
  call void @__sanitizer_cov_trace_pc() #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call11)
  %tobool14.not = icmp eq i32 %call11, 0
  %spec.select98 = select i1 %tobool14.not, i32 -22, i32 %call11
  br label %cleanup

if.end19:                                         ; preds = %if.end10
  store i32 %call11, ptr @qmgr_irq_2, align 4
  %1 = load ptr, ptr @qmgr_regs, align 4
  %arrayidx = getelementptr %struct.qmgr_regs, ptr %1, i32 0, i32 1, i32 0
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %arrayidx, i32 858993459) #5, !srcloc !90
  %2 = load ptr, ptr @qmgr_regs, align 4
  %arrayidx21 = getelementptr %struct.qmgr_regs, ptr %2, i32 0, i32 5, i32 0
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %arrayidx21, i32 0) #5, !srcloc !90
  %3 = load ptr, ptr @qmgr_regs, align 4
  %arrayidx.1 = getelementptr %struct.qmgr_regs, ptr %3, i32 0, i32 1, i32 1
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %arrayidx.1, i32 858993459) #5, !srcloc !90
  %4 = load ptr, ptr @qmgr_regs, align 4
  %arrayidx21.1 = getelementptr %struct.qmgr_regs, ptr %4, i32 0, i32 5, i32 1
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %arrayidx21.1, i32 0) #5, !srcloc !90
  %5 = load ptr, ptr @qmgr_regs, align 4
  %arrayidx.2 = getelementptr %struct.qmgr_regs, ptr %5, i32 0, i32 1, i32 2
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %arrayidx.2, i32 858993459) #5, !srcloc !90
  %6 = load ptr, ptr @qmgr_regs, align 4
  %arrayidx21.2 = getelementptr %struct.qmgr_regs, ptr %6, i32 0, i32 5, i32 2
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %arrayidx21.2, i32 0) #5, !srcloc !90
  %7 = load ptr, ptr @qmgr_regs, align 4
  %arrayidx.3 = getelementptr %struct.qmgr_regs, ptr %7, i32 0, i32 1, i32 3
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %arrayidx.3, i32 858993459) #5, !srcloc !90
  %8 = load ptr, ptr @qmgr_regs, align 4
  %arrayidx21.3 = getelementptr %struct.qmgr_regs, ptr %8, i32 0, i32 5, i32 3
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %arrayidx21.3, i32 0) #5, !srcloc !90
  %9 = load ptr, ptr @qmgr_regs, align 4
  %arrayidx25 = getelementptr %struct.qmgr_regs, ptr %9, i32 0, i32 2, i32 0
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %arrayidx25, i32 0) #5, !srcloc !90
  %10 = load ptr, ptr @qmgr_regs, align 4
  %arrayidx26 = getelementptr %struct.qmgr_regs, ptr %10, i32 0, i32 7, i32 0
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %arrayidx26, i32 -1) #5, !srcloc !90
  %11 = load ptr, ptr @qmgr_regs, align 4
  %arrayidx27 = getelementptr %struct.qmgr_regs, ptr %11, i32 0, i32 6, i32 0
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %arrayidx27, i32 0) #5, !srcloc !90
  %12 = load ptr, ptr @qmgr_regs, align 4
  %arrayidx25.1 = getelementptr %struct.qmgr_regs, ptr %12, i32 0, i32 2, i32 1
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %arrayidx25.1, i32 0) #5, !srcloc !90
  %13 = load ptr, ptr @qmgr_regs, align 4
  %arrayidx26.1 = getelementptr %struct.qmgr_regs, ptr %13, i32 0, i32 7, i32 1
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %arrayidx26.1, i32 -1) #5, !srcloc !90
  %14 = load ptr, ptr @qmgr_regs, align 4
  %arrayidx27.1 = getelementptr %struct.qmgr_regs, ptr %14, i32 0, i32 6, i32 1
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %arrayidx27.1, i32 0) #5, !srcloc !90
  %15 = load ptr, ptr @qmgr_regs, align 4
  %statne_h = getelementptr inbounds %struct.qmgr_regs, ptr %15, i32 0, i32 3
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %statne_h, i32 -1) #5, !srcloc !90
  %16 = load ptr, ptr @qmgr_regs, align 4
  %statf_h = getelementptr inbounds %struct.qmgr_regs, ptr %16, i32 0, i32 4
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %statf_h, i32 0) #5, !srcloc !90
  br label %for.body33

for.body33:                                       ; preds = %for.body33.for.body33_crit_edge, %if.end19
  %i.2102 = phi i32 [ 0, %if.end19 ], [ %inc36, %for.body33.for.body33_crit_edge ]
  %17 = load ptr, ptr @qmgr_regs, align 4
  %arrayidx34 = getelementptr %struct.qmgr_regs, ptr %17, i32 0, i32 9, i32 %i.2102
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %arrayidx34, i32 0) #5, !srcloc !90
  %inc36 = add nuw nsw i32 %i.2102, 1
  %exitcond.not = icmp eq i32 %inc36, 64
  br i1 %exitcond.not, label %for.end37, label %for.body33.for.body33_crit_edge

for.body33.for.body33_crit_edge:                  ; preds = %for.body33
  call void @__sanitizer_cov_trace_pc() #7
  br label %for.body33

for.end37:                                        ; preds = %for.body33
  %call.i = tail call i32 @devm_request_threaded_irq(ptr noundef %dev1, i32 noundef %call7, ptr noundef nonnull @qmgr_irq, ptr noundef null, i32 noundef 0, ptr noundef nonnull @.str.6, ptr noundef null) #5
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i)
  %tobool39.not = icmp eq i32 %call.i, 0
  br i1 %tobool39.not, label %if.end41, label %do.end

do.end:                                           ; preds = %for.end37
  call void @__sanitizer_cov_trace_pc() #7
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %dev1, ptr noundef nonnull @.str.7, i32 noundef %call7, i32 noundef %call.i) #8
  br label %cleanup

if.end41:                                         ; preds = %for.end37
  %call.i99 = tail call i32 @devm_request_threaded_irq(ptr noundef %dev1, i32 noundef %call11, ptr noundef nonnull @qmgr_irq, ptr noundef null, i32 noundef 0, ptr noundef nonnull @.str.6, ptr noundef null) #5
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i99)
  %tobool43.not = icmp eq i32 %call.i99, 0
  br i1 %tobool43.not, label %if.end48, label %do.end47

do.end47:                                         ; preds = %if.end41
  call void @__sanitizer_cov_trace_pc() #7
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %dev1, ptr noundef nonnull @.str.7, i32 noundef %call11, i32 noundef %call.i99) #8
  br label %cleanup

if.end48:                                         ; preds = %if.end41
  call void @__sanitizer_cov_trace_pc() #7
  store i32 15, ptr @used_sram_bitmap.0, align 4
  tail call void @__raw_spin_lock_init(ptr noundef nonnull @qmgr_lock, ptr noundef nonnull @.str.13, ptr noundef nonnull @ixp4xx_qmgr_probe.__key, i16 noundef signext 3) #5
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %dev1, ptr noundef nonnull @.str.15) #8
  br label %cleanup

cleanup:                                          ; preds = %if.end48, %do.end47, %do.end, %if.then13, %if.then8, %if.then4, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %0, %if.then4 ], [ %spec.select, %if.then8 ], [ %spec.select98, %if.then13 ], [ %call.i, %do.end ], [ %call.i99, %do.end47 ], [ 0, %if.end48 ], [ -19, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @ixp4xx_qmgr_remove(ptr nocapture noundef readnone %pdev) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #7
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load i32, ptr @qmgr_irq_1, align 4
  tail call void @synchronize_irq(i32 noundef %0) #5
  %1 = load i32, ptr @qmgr_irq_2, align 4
  tail call void @synchronize_irq(i32 noundef %1) #5
  ret i32 0
}

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @platform_get_resource(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #1

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @devm_ioremap_resource(ptr noundef, ptr noundef) local_unnamed_addr #1

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @platform_get_irq(ptr noundef, i32 noundef) local_unnamed_addr #1

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @qmgr_irq(i32 noundef %irq, ptr nocapture noundef readnone %pdev) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #7
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load i32, ptr @qmgr_irq_1, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %0, i32 %irq)
  %cmp = icmp ne i32 %0, %irq
  %cond = zext i1 %cmp to i32
  %1 = load ptr, ptr @qmgr_regs, align 4
  %arrayidx = getelementptr %struct.qmgr_regs, ptr %1, i32 0, i32 7, i32 %cond
  %2 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %arrayidx) #5, !srcloc !91
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %2)
  %tobool.not = icmp eq i32 %2, 0
  br i1 %tobool.not, label %entry.cleanup_crit_edge, label %if.end

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #7
  br label %cleanup

if.end:                                           ; preds = %entry
  %3 = load ptr, ptr @qmgr_regs, align 4
  %arrayidx2 = getelementptr %struct.qmgr_regs, ptr %3, i32 0, i32 7, i32 %cond
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %arrayidx2, i32 %2) #5, !srcloc !90
  %mul = select i1 %cmp, i32 32, i32 0
  br label %while.body

while.body:                                       ; preds = %while.body.while.body_crit_edge, %if.end
  %req_bitmap.019 = phi i32 [ %2, %if.end ], [ %and, %while.body.while.body_crit_edge ]
  %4 = tail call i32 @llvm.ctlz.i32(i32 %req_bitmap.019, i1 true) #5, !range !101
  %sub.i = xor i32 %4, 31
  %shl = shl nuw i32 1, %sub.i
  %neg = xor i32 %shl, -1
  %and = and i32 %req_bitmap.019, %neg
  %add = or i32 %sub.i, %mul
  %arrayidx5 = getelementptr [64 x ptr], ptr @irq_handlers, i32 0, i32 %add
  %5 = ptrtoint ptr %arrayidx5 to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %arrayidx5, align 4
  %arrayidx6 = getelementptr [64 x ptr], ptr @irq_pdevs, i32 0, i32 %add
  %7 = ptrtoint ptr %arrayidx6 to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load ptr, ptr %arrayidx6, align 4
  tail call void %6(ptr noundef %8) #5
  %tobool3.not = icmp eq i32 %and, 0
  br i1 %tobool3.not, label %while.body.cleanup_crit_edge, label %while.body.while.body_crit_edge

while.body.while.body_crit_edge:                  ; preds = %while.body
  call void @__sanitizer_cov_trace_pc() #7
  br label %while.body

while.body.cleanup_crit_edge:                     ; preds = %while.body
  call void @__sanitizer_cov_trace_pc() #7
  br label %cleanup

cleanup:                                          ; preds = %while.body.cleanup_crit_edge, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ 0, %entry.cleanup_crit_edge ], [ 1, %while.body.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: cold null_pointer_is_valid
declare dso_local void @_dev_err(ptr noundef, ptr noundef, ...) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @__raw_spin_lock_init(ptr noundef, ptr noundef, ptr noundef, i16 noundef signext) local_unnamed_addr #1

; Function Attrs: cold null_pointer_is_valid
declare dso_local void @_dev_info(ptr noundef, ptr noundef, ...) local_unnamed_addr #2

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare i32 @llvm.ctlz.i32(i32, i1 immarg) #4

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @devm_request_threaded_irq(ptr noundef, i32 noundef, ptr noundef, ptr noundef, i32 noundef, ptr noundef, ptr noundef) local_unnamed_addr #1

; Function Attrs: null_pointer_is_valid
declare dso_local void @synchronize_irq(i32 noundef) local_unnamed_addr #1

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare i32 @llvm.fshl.i32(i32, i32, i32) #4

; Function Attrs: nounwind
declare void @llvm.arm.gnu.eabi.mcount() #5

declare void @__sanitizer_cov_trace_cmp4(i32 zeroext, i32 zeroext)

declare void @__sanitizer_cov_trace_const_cmp1(i8 zeroext, i8 zeroext)

declare void @__sanitizer_cov_trace_const_cmp4(i32 zeroext, i32 zeroext)

declare void @__sanitizer_cov_trace_pc()

declare void @__asan_load4_noabort(i32)

declare void @__asan_store4_noabort(i32)

declare void @__asan_register_globals(i32, i32)

declare void @__asan_unregister_globals(i32, i32)

; Function Attrs: nounwind uwtable(sync)
define internal void @asan.module_ctor() #6 {
  call void @__asan_register_globals(i32 ptrtoint (ptr @0 to i32), i32 34)
  ret void
}

; Function Attrs: nounwind uwtable(sync)
define internal void @asan.module_dtor() #6 {
  call void @__asan_unregister_globals(i32 ptrtoint (ptr @0 to i32), i32 34)
  ret void
}

attributes #0 = { nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #1 = { null_pointer_is_valid "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #2 = { cold null_pointer_is_valid "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #3 = { cold nounwind null_pointer_is_valid optsize sanitize_address sspstrong uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #4 = { nocallback nofree nosync nounwind readnone speculatable willreturn }
attributes #5 = { nounwind }
attributes #6 = { nounwind uwtable(sync) "frame-pointer"="all" }
attributes #7 = { nomerge }
attributes #8 = { cold nounwind }

!llvm.asan.globals = !{!0, !2, !3, !4, !5, !6, !8, !9, !10, !11, !13, !14, !16, !17, !19, !21, !23, !25, !27, !29, !31, !33, !35, !37, !39, !41, !43, !45, !47, !49, !51, !53, !55, !57, !59, !60, !61, !62, !63, !64, !66, !67, !69, !70, !72, !73, !74, !75, !77, !79}
!llvm.module.flags = !{!81, !82, !83, !84, !85, !86, !87, !88}
!llvm.ident = !{!89}

!0 = !{ptr @.str, !1, !"<string literal>", i1 false, i1 false}
!1 = !{!"../drivers/soc/ixp4xx/ixp4xx-qmgr.c", i32 302, i32 4}
!2 = !{ptr @.str.1, !1, !"<string literal>", i1 false, i1 false}
!3 = !{ptr @.str.2, !1, !"<string literal>", i1 false, i1 false}
!4 = !{ptr @__qmgr_request_queue._entry, !1, !"_entry", i1 false, i1 false}
!5 = !{ptr @__qmgr_request_queue._entry_ptr, !1, !"_entry_ptr", i1 false, i1 false}
!6 = !{ptr @.str.3, !7, !"<string literal>", i1 false, i1 false}
!7 = !{!"../drivers/soc/ixp4xx/ixp4xx-qmgr.c", i32 360, i32 3}
!8 = !{ptr @.str.4, !7, !"<string literal>", i1 false, i1 false}
!9 = !{ptr @qmgr_release_queue._entry, !7, !"_entry", i1 false, i1 false}
!10 = !{ptr @qmgr_release_queue._entry_ptr, !7, !"_entry_ptr", i1 false, i1 false}
!11 = !{ptr @__initcall__kmod_ixp4xx_qmgr__187_467_ixp4xx_qmgr_driver_init6, !12, !"__initcall__kmod_ixp4xx_qmgr__187_467_ixp4xx_qmgr_driver_init6", i1 false, i1 false}
!12 = !{!"../drivers/soc/ixp4xx/ixp4xx-qmgr.c", i32 467, i32 1}
!13 = !{ptr @__exitcall_ixp4xx_qmgr_driver_exit, !12, !"__exitcall_ixp4xx_qmgr_driver_exit", i1 false, i1 false}
!14 = !{ptr @__UNIQUE_ID_file188, !15, !"__UNIQUE_ID_file188", i1 false, i1 false}
!15 = !{!"../drivers/soc/ixp4xx/ixp4xx-qmgr.c", i32 469, i32 1}
!16 = !{ptr @__UNIQUE_ID_license189, !15, !"__UNIQUE_ID_license189", i1 false, i1 false}
!17 = !{ptr @__UNIQUE_ID_author190, !18, !"__UNIQUE_ID_author190", i1 false, i1 false}
!18 = !{!"../drivers/soc/ixp4xx/ixp4xx-qmgr.c", i32 470, i32 1}
!19 = !{ptr @__ksymtab_qmgr_put_entry, !20, !"__ksymtab_qmgr_put_entry", i1 false, i1 false}
!20 = !{!"../drivers/soc/ixp4xx/ixp4xx-qmgr.c", i32 472, i32 1}
!21 = !{ptr @__ksymtab_qmgr_get_entry, !22, !"__ksymtab_qmgr_get_entry", i1 false, i1 false}
!22 = !{!"../drivers/soc/ixp4xx/ixp4xx-qmgr.c", i32 473, i32 1}
!23 = !{ptr @__ksymtab_qmgr_stat_empty, !24, !"__ksymtab_qmgr_stat_empty", i1 false, i1 false}
!24 = !{!"../drivers/soc/ixp4xx/ixp4xx-qmgr.c", i32 474, i32 1}
!25 = !{ptr @__ksymtab_qmgr_stat_below_low_watermark, !26, !"__ksymtab_qmgr_stat_below_low_watermark", i1 false, i1 false}
!26 = !{!"../drivers/soc/ixp4xx/ixp4xx-qmgr.c", i32 475, i32 1}
!27 = !{ptr @__ksymtab_qmgr_stat_full, !28, !"__ksymtab_qmgr_stat_full", i1 false, i1 false}
!28 = !{!"../drivers/soc/ixp4xx/ixp4xx-qmgr.c", i32 476, i32 1}
!29 = !{ptr @__ksymtab_qmgr_stat_overflow, !30, !"__ksymtab_qmgr_stat_overflow", i1 false, i1 false}
!30 = !{!"../drivers/soc/ixp4xx/ixp4xx-qmgr.c", i32 477, i32 1}
!31 = !{ptr @__ksymtab_qmgr_set_irq, !32, !"__ksymtab_qmgr_set_irq", i1 false, i1 false}
!32 = !{!"../drivers/soc/ixp4xx/ixp4xx-qmgr.c", i32 478, i32 1}
!33 = !{ptr @__ksymtab_qmgr_enable_irq, !34, !"__ksymtab_qmgr_enable_irq", i1 false, i1 false}
!34 = !{!"../drivers/soc/ixp4xx/ixp4xx-qmgr.c", i32 479, i32 1}
!35 = !{ptr @__ksymtab_qmgr_disable_irq, !36, !"__ksymtab_qmgr_disable_irq", i1 false, i1 false}
!36 = !{!"../drivers/soc/ixp4xx/ixp4xx-qmgr.c", i32 480, i32 1}
!37 = !{ptr @__ksymtab___qmgr_request_queue, !38, !"__ksymtab___qmgr_request_queue", i1 false, i1 false}
!38 = !{!"../drivers/soc/ixp4xx/ixp4xx-qmgr.c", i32 485, i32 1}
!39 = !{ptr @__ksymtab_qmgr_release_queue, !40, !"__ksymtab_qmgr_release_queue", i1 false, i1 false}
!40 = !{!"../drivers/soc/ixp4xx/ixp4xx-qmgr.c", i32 487, i32 1}
!41 = !{ptr @qmgr_regs, !42, !"qmgr_regs", i1 false, i1 false}
!42 = !{!"../drivers/soc/ixp4xx/ixp4xx-qmgr.c", i32 17, i32 34}
!43 = !{ptr @qmgr_lock, !44, !"qmgr_lock", i1 false, i1 false}
!44 = !{!"../drivers/soc/ixp4xx/ixp4xx-qmgr.c", i32 20, i32 19}
!45 = distinct !{null, !46, !"used_sram_bitmap", i1 false, i1 false}
!46 = !{!"../drivers/soc/ixp4xx/ixp4xx-qmgr.c", i32 21, i32 12}
!47 = !{ptr @irq_handlers, !48, !"irq_handlers", i1 false, i1 false}
!48 = !{!"../drivers/soc/ixp4xx/ixp4xx-qmgr.c", i32 22, i32 15}
!49 = !{ptr @irq_pdevs, !50, !"irq_pdevs", i1 false, i1 false}
!50 = !{!"../drivers/soc/ixp4xx/ixp4xx-qmgr.c", i32 23, i32 14}
!51 = !{ptr @.str.5, !52, !"<string literal>", i1 false, i1 false}
!52 = !{!"../drivers/soc/ixp4xx/ixp4xx-qmgr.c", i32 461, i32 21}
!53 = !{ptr @ixp4xx_qmgr_driver, !54, !"ixp4xx_qmgr_driver", i1 false, i1 false}
!54 = !{!"../drivers/soc/ixp4xx/ixp4xx-qmgr.c", i32 459, i32 31}
!55 = !{ptr @.str.6, !56, !"<string literal>", i1 false, i1 false}
!56 = !{!"../drivers/soc/ixp4xx/ixp4xx-qmgr.c", i32 422, i32 49}
!57 = !{ptr @.str.7, !58, !"<string literal>", i1 false, i1 false}
!58 = !{!"../drivers/soc/ixp4xx/ixp4xx-qmgr.c", i32 425, i32 3}
!59 = !{ptr @.str.8, !58, !"<string literal>", i1 false, i1 false}
!60 = !{ptr @.str.9, !58, !"<string literal>", i1 false, i1 false}
!61 = !{ptr @.str.10, !58, !"<string literal>", i1 false, i1 false}
!62 = !{ptr @ixp4xx_qmgr_probe._entry, !58, !"_entry", i1 false, i1 false}
!63 = !{ptr @ixp4xx_qmgr_probe._entry_ptr, !58, !"_entry_ptr", i1 false, i1 false}
!64 = !{ptr @ixp4xx_qmgr_probe._entry.11, !65, !"_entry", i1 false, i1 false}
!65 = !{!"../drivers/soc/ixp4xx/ixp4xx-qmgr.c", i32 433, i32 3}
!66 = !{ptr @ixp4xx_qmgr_probe._entry_ptr.12, !65, !"_entry_ptr", i1 false, i1 false}
!67 = !{ptr @ixp4xx_qmgr_probe.__key, !68, !"__key", i1 false, i1 false}
!68 = !{!"../drivers/soc/ixp4xx/ixp4xx-qmgr.c", i32 439, i32 2}
!69 = !{ptr @.str.13, !68, !"<string literal>", i1 false, i1 false}
!70 = !{ptr @.str.15, !71, !"<string literal>", i1 false, i1 false}
!71 = !{!"../drivers/soc/ixp4xx/ixp4xx-qmgr.c", i32 441, i32 2}
!72 = !{ptr @.str.16, !71, !"<string literal>", i1 false, i1 false}
!73 = !{ptr @ixp4xx_qmgr_probe._entry.14, !71, !"_entry", i1 false, i1 false}
!74 = !{ptr @ixp4xx_qmgr_probe._entry_ptr.17, !71, !"_entry_ptr", i1 false, i1 false}
!75 = !{ptr @qmgr_irq_1, !76, !"qmgr_irq_1", i1 false, i1 false}
!76 = !{!"../drivers/soc/ixp4xx/ixp4xx-qmgr.c", i32 18, i32 12}
!77 = !{ptr @qmgr_irq_2, !78, !"qmgr_irq_2", i1 false, i1 false}
!78 = !{!"../drivers/soc/ixp4xx/ixp4xx-qmgr.c", i32 19, i32 12}
!79 = !{ptr @ixp4xx_qmgr_of_match, !80, !"ixp4xx_qmgr_of_match", i1 false, i1 false}
!80 = !{!"../drivers/soc/ixp4xx/ixp4xx-qmgr.c", i32 452, i32 34}
!81 = !{i32 1, !"wchar_size", i32 2}
!82 = !{i32 1, !"min_enum_size", i32 4}
!83 = !{i32 8, !"branch-target-enforcement", i32 0}
!84 = !{i32 8, !"sign-return-address", i32 0}
!85 = !{i32 8, !"sign-return-address-all", i32 0}
!86 = !{i32 8, !"sign-return-address-with-bkey", i32 0}
!87 = !{i32 7, !"uwtable", i32 1}
!88 = !{i32 7, !"frame-pointer", i32 2}
!89 = !{!"clang version 15.0.0 (git@github.com:linkeLi0421/llvm-project15-IRDumperPass.git 23ab625cb005cd08da083f9b643a7feed9af8abe)"}
!90 = !{i64 4227583}
!91 = !{i64 4228001}
!92 = !{!"branch_weights", i32 1, i32 2000}
!93 = !{i64 2153103300, i64 2153103796, i64 2153103337, i64 2153103393, i64 2153103427, i64 2153103451, i64 2153103492, i64 2153103513, i64 2153103541, i64 2153103575}
!94 = !{i64 2153101671, i64 2153102167, i64 2153101708, i64 2153101764, i64 2153101798, i64 2153101822, i64 2153101863, i64 2153101884, i64 2153101912, i64 2153101946}
!95 = !{i64 2153109370, i64 2153109867, i64 2153109407, i64 2153109463, i64 2153109497, i64 2153109521, i64 2153109562, i64 2153109583, i64 2153109611, i64 2153109645}
!96 = !{!"branch_weights", i32 2000, i32 1}
!97 = !{i64 2153111008, i64 2153111505, i64 2153111045, i64 2153111101, i64 2153111135, i64 2153111159, i64 2153111200, i64 2153111221, i64 2153111249, i64 2153111283}
!98 = !{i64 2153113998, i64 2153114495, i64 2153114035, i64 2153114091, i64 2153114125, i64 2153114149, i64 2153114190, i64 2153114211, i64 2153114239, i64 2153114273}
!99 = !{i64 2153117712, i64 2153118209, i64 2153117749, i64 2153117805, i64 2153117839, i64 2153117863, i64 2153117904, i64 2153117925, i64 2153117953, i64 2153117987}
!100 = !{i64 2153119329, i64 2153119826, i64 2153119366, i64 2153119422, i64 2153119456, i64 2153119480, i64 2153119521, i64 2153119542, i64 2153119570, i64 2153119604}
!101 = !{i32 0, i32 33}
