

================================================================
== Vitis HLS Report for 'compute_add_Pipeline_execute'
================================================================
* Date:           Tue May  7 17:58:41 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        vadd2
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.097 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4101|     4101|  13.669 us|  13.669 us|  4101|  4101|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- execute  |     4099|     4099|         6|          4|          1|  1024|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     245|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     112|    -|
|Register             |        -|     -|      167|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      167|     357|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln65_fu_122_p2                |         +|   0|  0|  39|          32|          32|
    |grp_fu_81_p2                      |         +|   0|  0|  39|          32|          32|
    |i_5_fu_128_p2                     |         +|   0|  0|  38|          31|           3|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_01001         |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op35_read_state4     |       and|   0|  0|   2|           1|           1|
    |icmp_ln61_1_fu_116_p2             |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln61_fu_100_p2               |      icmp|   0|  0|  39|          32|          32|
    |ap_block_pp0_stage1_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage2_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage3_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |i_4_fu_106_p2                     |        or|   0|  0|  31|          31|           2|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 245|         200|         144|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  26|          5|    1|          5|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_3     |   9|          2|   31|         62|
    |i_fu_44                  |   9|          2|   31|         62|
    |in1_stream_blk_n         |   9|          2|    1|          2|
    |in2_stream_blk_n         |   9|          2|    1|          2|
    |out_stream_blk_n         |   9|          2|    1|          2|
    |out_stream_din           |  14|          3|   32|         96|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 112|         24|  101|        237|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln65_reg_158             |  32|   0|   32|          0|
    |ap_CS_fsm                    |   4|   0|    4|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_3_reg_145                  |  31|   0|   31|          0|
    |i_fu_44                      |  31|   0|   31|          0|
    |icmp_ln61_1_reg_154          |   1|   0|    1|          0|
    |icmp_ln61_reg_150            |   1|   0|    1|          0|
    |reg_73                       |  32|   0|   32|          0|
    |reg_77                       |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 167|   0|  167|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+---------------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  compute_add_Pipeline_execute|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  compute_add_Pipeline_execute|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  compute_add_Pipeline_execute|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  compute_add_Pipeline_execute|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  compute_add_Pipeline_execute|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  compute_add_Pipeline_execute|  return value|
|out_stream_din             |  out|   32|     ap_fifo|                    out_stream|       pointer|
|out_stream_num_data_valid  |   in|    2|     ap_fifo|                    out_stream|       pointer|
|out_stream_fifo_cap        |   in|    2|     ap_fifo|                    out_stream|       pointer|
|out_stream_full_n          |   in|    1|     ap_fifo|                    out_stream|       pointer|
|out_stream_write           |  out|    1|     ap_fifo|                    out_stream|       pointer|
|in1_stream_dout            |   in|   32|     ap_fifo|                    in1_stream|       pointer|
|in1_stream_num_data_valid  |   in|    2|     ap_fifo|                    in1_stream|       pointer|
|in1_stream_fifo_cap        |   in|    2|     ap_fifo|                    in1_stream|       pointer|
|in1_stream_empty_n         |   in|    1|     ap_fifo|                    in1_stream|       pointer|
|in1_stream_read            |  out|    1|     ap_fifo|                    in1_stream|       pointer|
|in2_stream_dout            |   in|   32|     ap_fifo|                    in2_stream|       pointer|
|in2_stream_num_data_valid  |   in|    2|     ap_fifo|                    in2_stream|       pointer|
|in2_stream_fifo_cap        |   in|    2|     ap_fifo|                    in2_stream|       pointer|
|in2_stream_empty_n         |   in|    1|     ap_fifo|                    in2_stream|       pointer|
|in2_stream_read            |  out|    1|     ap_fifo|                    in2_stream|       pointer|
|size_load                  |   in|   32|     ap_none|                     size_load|        scalar|
+---------------------------+-----+-----+------------+------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 4, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.88>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_stream, void @empty_6, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in2_stream, void @empty_6, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in1_stream, void @empty_6, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%size_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %size_load" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vadd2/vadd2.cpp:61]   --->   Operation 13 'read' 'size_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%store_ln0 = store i31 0, i31 %i"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.0.i"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_3 = load i31 %i" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vadd2/vadd2.cpp:61]   --->   Operation 16 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_cast_i = zext i31 %i_3" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vadd2/vadd2.cpp:61]   --->   Operation 17 'zext' 'i_cast_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 18 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.88ns)   --->   "%icmp_ln61 = icmp_slt  i32 %i_cast_i, i32 %size_load_read" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vadd2/vadd2.cpp:61]   --->   Operation 19 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61, void %for.inc.0.i.compute_add.exit_crit_edge.exitStub, void %for.inc.0.split.i" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vadd2/vadd2.cpp:61]   --->   Operation 20 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln61_1)   --->   "%i_4 = or i31 %i_3, i31 2" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vadd2/vadd2.cpp:61]   --->   Operation 21 'or' 'i_4' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln61_1)   --->   "%zext_ln61 = zext i31 %i_4" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vadd2/vadd2.cpp:61]   --->   Operation 22 'zext' 'zext_ln61' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.88ns) (out node of the LUT)   --->   "%icmp_ln61_1 = icmp_slt  i32 %zext_ln61, i32 %size_load_read" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vadd2/vadd2.cpp:61]   --->   Operation 23 'icmp' 'icmp_ln61_1' <Predicate = (icmp_ln61)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61_1, void %for.inc.0.i.compute_add.exit_crit_edge.exitStub, void %for.inc.1.i" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vadd2/vadd2.cpp:61]   --->   Operation 24 'br' 'br_ln61' <Predicate = (icmp_ln61)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.09>
ST_2 : Operation 25 [1/1] (1.21ns)   --->   "%in1_stream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %in1_stream" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vadd2/vadd2.cpp:65]   --->   Operation 25 'read' 'in1_stream_read' <Predicate = (icmp_ln61)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 26 [1/1] (1.21ns)   --->   "%in2_stream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %in2_stream" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vadd2/vadd2.cpp:65]   --->   Operation 26 'read' 'in2_stream_read' <Predicate = (icmp_ln61)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 27 [1/1] (0.88ns)   --->   "%add_ln65 = add i32 %in2_stream_read, i32 %in1_stream_read" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vadd2/vadd2.cpp:65]   --->   Operation 27 'add' 'add_ln65' <Predicate = (icmp_ln61)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.21>
ST_3 : Operation 28 [1/1] (1.21ns)   --->   "%write_ln65 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %out_stream, i32 %add_ln65" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vadd2/vadd2.cpp:65]   --->   Operation 28 'write' 'write_ln65' <Predicate = (icmp_ln61)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 29 [1/1] (1.21ns)   --->   "%in1_stream_read_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %in1_stream" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vadd2/vadd2.cpp:66]   --->   Operation 29 'read' 'in1_stream_read_1' <Predicate = (icmp_ln61)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 30 [1/1] (1.21ns)   --->   "%in2_stream_read_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %in2_stream" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vadd2/vadd2.cpp:66]   --->   Operation 30 'read' 'in2_stream_read_1' <Predicate = (icmp_ln61)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 4 <SV = 3> <Delay = 2.09>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%speclooptripcount_ln62 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vadd2/vadd2.cpp:62]   --->   Operation 31 'speclooptripcount' 'speclooptripcount_ln62' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln61 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vadd2/vadd2.cpp:61]   --->   Operation 32 'specloopname' 'specloopname_ln61' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.88ns)   --->   "%add_ln66 = add i32 %in2_stream_read_1, i32 %in1_stream_read_1" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vadd2/vadd2.cpp:66]   --->   Operation 33 'add' 'add_ln66' <Predicate = (icmp_ln61)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (1.21ns)   --->   "%write_ln66 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %out_stream, i32 %add_ln66" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vadd2/vadd2.cpp:66]   --->   Operation 34 'write' 'write_ln66' <Predicate = (icmp_ln61)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 35 [1/1] (1.21ns)   --->   "%in1_stream_read_2 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %in1_stream" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vadd2/vadd2.cpp:65]   --->   Operation 35 'read' 'in1_stream_read_2' <Predicate = (icmp_ln61 & icmp_ln61_1)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 36 [1/1] (1.21ns)   --->   "%in2_stream_read_2 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %in2_stream" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vadd2/vadd2.cpp:65]   --->   Operation 36 'read' 'in2_stream_read_2' <Predicate = (icmp_ln61 & icmp_ln61_1)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 37 [1/1] (0.87ns)   --->   "%i_5 = add i31 %i_3, i31 4" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vadd2/vadd2.cpp:61]   --->   Operation 37 'add' 'i_5' <Predicate = (icmp_ln61 & icmp_ln61_1)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln61 = store i31 %i_5, i31 %i" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vadd2/vadd2.cpp:61]   --->   Operation 38 'store' 'store_ln61' <Predicate = (icmp_ln61 & icmp_ln61_1)> <Delay = 0.38>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 46 'ret' 'ret_ln0' <Predicate = (!icmp_ln61_1) | (!icmp_ln61)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.09>
ST_5 : Operation 39 [1/1] (0.88ns)   --->   "%add_ln65_1 = add i32 %in2_stream_read_2, i32 %in1_stream_read_2" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vadd2/vadd2.cpp:65]   --->   Operation 39 'add' 'add_ln65_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (1.21ns)   --->   "%write_ln65 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %out_stream, i32 %add_ln65_1" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vadd2/vadd2.cpp:65]   --->   Operation 40 'write' 'write_ln65' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 41 [1/1] (1.21ns)   --->   "%in1_stream_read_3 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %in1_stream" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vadd2/vadd2.cpp:66]   --->   Operation 41 'read' 'in1_stream_read_3' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 42 [1/1] (1.21ns)   --->   "%in2_stream_read_3 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %in2_stream" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vadd2/vadd2.cpp:66]   --->   Operation 42 'read' 'in2_stream_read_3' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 6 <SV = 5> <Delay = 2.09>
ST_6 : Operation 43 [1/1] (0.88ns)   --->   "%add_ln66_1 = add i32 %in2_stream_read_3, i32 %in1_stream_read_3" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vadd2/vadd2.cpp:66]   --->   Operation 43 'add' 'add_ln66_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 44 [1/1] (1.21ns)   --->   "%write_ln66 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %out_stream, i32 %add_ln66_1" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vadd2/vadd2.cpp:66]   --->   Operation 44 'write' 'write_ln66' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln61 = br void %for.inc.0.i" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vadd2/vadd2.cpp:61]   --->   Operation 45 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ size_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in1_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in2_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 0111100]
specinterface_ln0      (specinterface    ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
size_load_read         (read             ) [ 0000000]
store_ln0              (store            ) [ 0000000]
br_ln0                 (br               ) [ 0000000]
i_3                    (load             ) [ 0011100]
i_cast_i               (zext             ) [ 0000000]
specpipeline_ln0       (specpipeline     ) [ 0000000]
icmp_ln61              (icmp             ) [ 0111100]
br_ln61                (br               ) [ 0000000]
i_4                    (or               ) [ 0000000]
zext_ln61              (zext             ) [ 0000000]
icmp_ln61_1            (icmp             ) [ 0011100]
br_ln61                (br               ) [ 0000000]
in1_stream_read        (read             ) [ 0000000]
in2_stream_read        (read             ) [ 0000000]
add_ln65               (add              ) [ 0001000]
write_ln65             (write            ) [ 0000000]
in1_stream_read_1      (read             ) [ 0000100]
in2_stream_read_1      (read             ) [ 0000100]
speclooptripcount_ln62 (speclooptripcount) [ 0000000]
specloopname_ln61      (specloopname     ) [ 0000000]
add_ln66               (add              ) [ 0000000]
write_ln66             (write            ) [ 0000000]
in1_stream_read_2      (read             ) [ 0100010]
in2_stream_read_2      (read             ) [ 0100010]
i_5                    (add              ) [ 0000000]
store_ln61             (store            ) [ 0000000]
add_ln65_1             (add              ) [ 0000000]
write_ln65             (write            ) [ 0000000]
in1_stream_read_3      (read             ) [ 0010001]
in2_stream_read_3      (read             ) [ 0010001]
add_ln66_1             (add              ) [ 0000000]
write_ln66             (write            ) [ 0000000]
br_ln61                (br               ) [ 0000000]
ret_ln0                (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="size_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in1_stream">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1_stream"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in2_stream">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in2_stream"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_stream">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="i_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="size_load_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size_load_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="grp_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in1_stream_read/2 in1_stream_read_1/3 in1_stream_read_2/4 in1_stream_read_3/5 "/>
</bind>
</comp>

<comp id="60" class="1004" name="grp_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in2_stream_read/2 in2_stream_read_1/3 in2_stream_read_2/4 in2_stream_read_3/5 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_write_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="0" index="2" bw="32" slack="0"/>
<pin id="70" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln65/3 write_ln66/4 write_ln65/5 write_ln66/6 "/>
</bind>
</comp>

<comp id="73" class="1005" name="reg_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="1"/>
<pin id="75" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in1_stream_read_1 in1_stream_read_2 in1_stream_read_3 "/>
</bind>
</comp>

<comp id="77" class="1005" name="reg_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="1"/>
<pin id="79" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in2_stream_read_1 in2_stream_read_2 in2_stream_read_3 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="1"/>
<pin id="83" dir="0" index="1" bw="32" slack="1"/>
<pin id="84" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66/4 add_ln65_1/5 add_ln66_1/6 "/>
</bind>
</comp>

<comp id="88" class="1004" name="store_ln0_store_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="0" index="1" bw="31" slack="0"/>
<pin id="91" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="i_3_load_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="31" slack="0"/>
<pin id="95" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="i_cast_i_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="31" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast_i/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="icmp_ln61_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="i_4_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="31" slack="0"/>
<pin id="108" dir="0" index="1" bw="31" slack="0"/>
<pin id="109" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="i_4/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="zext_ln61_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="31" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="icmp_ln61_1_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61_1/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="add_ln65_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="i_5_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="31" slack="3"/>
<pin id="130" dir="0" index="1" bw="4" slack="0"/>
<pin id="131" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/4 "/>
</bind>
</comp>

<comp id="133" class="1004" name="store_ln61_store_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="31" slack="0"/>
<pin id="135" dir="0" index="1" bw="31" slack="3"/>
<pin id="136" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln61/4 "/>
</bind>
</comp>

<comp id="138" class="1005" name="i_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="31" slack="0"/>
<pin id="140" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="145" class="1005" name="i_3_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="31" slack="3"/>
<pin id="147" dir="1" index="1" bw="31" slack="3"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="150" class="1005" name="icmp_ln61_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="1"/>
<pin id="152" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln61 "/>
</bind>
</comp>

<comp id="154" class="1005" name="icmp_ln61_1_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="3"/>
<pin id="156" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln61_1 "/>
</bind>
</comp>

<comp id="158" class="1005" name="add_ln65_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="1"/>
<pin id="160" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln65 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="8" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="52"><net_src comp="20" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="30" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="30" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="32" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="6" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="54" pin="2"/><net_sink comp="73" pin=0"/></net>

<net id="80"><net_src comp="60" pin="2"/><net_sink comp="77" pin=0"/></net>

<net id="85"><net_src comp="77" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="86"><net_src comp="73" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="87"><net_src comp="81" pin="2"/><net_sink comp="66" pin=2"/></net>

<net id="92"><net_src comp="22" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="99"><net_src comp="93" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="96" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="48" pin="2"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="93" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="28" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="115"><net_src comp="106" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="112" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="48" pin="2"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="60" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="54" pin="2"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="42" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="137"><net_src comp="128" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="141"><net_src comp="44" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="143"><net_src comp="138" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="144"><net_src comp="138" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="148"><net_src comp="93" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="153"><net_src comp="100" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="116" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="122" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="66" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in1_stream | {}
	Port: in2_stream | {}
	Port: out_stream | {3 4 5 6 }
 - Input state : 
	Port: compute_add_Pipeline_execute : size_load | {1 }
	Port: compute_add_Pipeline_execute : in1_stream | {2 3 4 5 }
	Port: compute_add_Pipeline_execute : in2_stream | {2 3 4 5 }
	Port: compute_add_Pipeline_execute : out_stream | {}
  - Chain level:
	State 1
		store_ln0 : 1
		i_3 : 1
		i_cast_i : 2
		icmp_ln61 : 3
		br_ln61 : 4
		i_4 : 2
		zext_ln61 : 2
		icmp_ln61_1 : 3
		br_ln61 : 4
	State 2
	State 3
	State 4
		write_ln66 : 1
		store_ln61 : 1
	State 5
		write_ln65 : 1
	State 6
		write_ln66 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |         grp_fu_81         |    0    |    39   |
|    add   |      add_ln65_fu_122      |    0    |    39   |
|          |         i_5_fu_128        |    0    |    38   |
|----------|---------------------------|---------|---------|
|   icmp   |      icmp_ln61_fu_100     |    0    |    39   |
|          |     icmp_ln61_1_fu_116    |    0    |    39   |
|----------|---------------------------|---------|---------|
|          | size_load_read_read_fu_48 |    0    |    0    |
|   read   |       grp_read_fu_54      |    0    |    0    |
|          |       grp_read_fu_60      |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |      grp_write_fu_66      |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   |       i_cast_i_fu_96      |    0    |    0    |
|          |      zext_ln61_fu_112     |    0    |    0    |
|----------|---------------------------|---------|---------|
|    or    |         i_4_fu_106        |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   194   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  add_ln65_reg_158 |   32   |
|    i_3_reg_145    |   31   |
|     i_reg_138     |   31   |
|icmp_ln61_1_reg_154|    1   |
| icmp_ln61_reg_150 |    1   |
|       reg_73      |   32   |
|       reg_77      |   32   |
+-------------------+--------+
|       Total       |   160  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_66 |  p2  |   2  |  32  |   64   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   64   ||  0.387  ||    9    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   194  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   160  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   160  |   203  |
+-----------+--------+--------+--------+
