Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Oct  7 14:14:17 2022
| Host         : LAPTOP-CULLAKHA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file nand_gate_timing_summary_routed.rpt -pb nand_gate_timing_summary_routed.pb -rpx nand_gate_timing_summary_routed.rpx -warn_on_violation
| Design       : nand_gate
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     5           
LUTAR-1    Warning           LUT drives async reset alert    2           
TIMING-20  Warning           Non-clocked latch               2           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (7)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (13)
5. checking no_input_delay (5)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (7)
------------------------
 There are 5 register/latch pins with no clock driven by root clock pin: btnC (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[3] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (13)
-------------------------------------------------
 There are 13 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   15          inf        0.000                      0                   15           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            B_reg_P/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.945ns  (logic 1.668ns (21.001%)  route 6.277ns (78.999%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_IBUF[3]_inst/O
                         net (fo=8, routed)           3.670     5.119    sw_IBUF[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.215 r  sw_IBUF_BUFG[3]_inst/O
                         net (fo=2, routed)           2.074     7.289    sw_IBUF_BUFG[3]
    SLICE_X0Y13          LUT1 (Prop_lut1_I0_O)        0.124     7.413 f  B_reg_LDC_i_1/O
                         net (fo=1, routed)           0.532     7.945    B_reg_LDC_i_1_n_0
    SLICE_X0Y13          FDPE                                         f  B_reg_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            A_reg_P/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.575ns  (logic 1.684ns (22.230%)  route 5.891ns (77.770%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=8, routed)           3.374     4.838    sw_IBUF[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.934 r  sw_IBUF_BUFG[2]_inst/O
                         net (fo=2, routed)           2.129     7.063    sw_IBUF_BUFG[2]
    SLICE_X1Y12          LUT1 (Prop_lut1_I0_O)        0.124     7.187 f  A_reg_LDC_i_1/O
                         net (fo=1, routed)           0.387     7.575    A_reg_LDC_i_1_n_0
    SLICE_X1Y12          FDPE                                         f  A_reg_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_reg_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.363ns  (logic 4.113ns (55.856%)  route 3.250ns (44.144%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE                         0.000     0.000 r  B_reg_C/C
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.459     0.459 r  B_reg_C/Q
                         net (fo=3, routed)           0.809     1.268    B_reg_C_n_0
    SLICE_X1Y12          LUT3 (Prop_lut3_I2_O)        0.124     1.392 r  led_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.441     3.833    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     7.363 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.363    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A_reg_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.773ns  (logic 4.088ns (60.350%)  route 2.686ns (39.650%))
  Logic Levels:           3  (FDPE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDPE                         0.000     0.000 r  A_reg_P/C
    SLICE_X1Y12          FDPE (Prop_fdpe_C_Q)         0.459     0.459 r  A_reg_P/Q
                         net (fo=1, routed)           0.798     1.257    A_reg_P_n_0
    SLICE_X1Y11          LUT3 (Prop_lut3_I0_O)        0.124     1.381 r  led_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           1.887     3.269    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     6.773 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.773    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            A_reg_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.299ns  (logic 1.937ns (45.056%)  route 2.362ns (54.944%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=5, routed)           1.546     2.999    sw_IBUF[0]
    SLICE_X0Y12          LUT4 (Prop_lut4_I0_O)        0.152     3.151 f  A_P_i_3/O
                         net (fo=2, routed)           0.816     3.967    A120_out
    SLICE_X0Y12          LUT5 (Prop_lut5_I0_O)        0.332     4.299 r  A_C_i_1/O
                         net (fo=1, routed)           0.000     4.299    A_C_i_1_n_0
    SLICE_X0Y12          FDCE                                         r  A_reg_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            A_reg_P/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.270ns  (logic 1.740ns (40.749%)  route 2.530ns (59.251%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=8, routed)           1.420     2.884    sw_IBUF[2]
    SLICE_X0Y12          LUT4 (Prop_lut4_I0_O)        0.124     3.008 r  A_P_i_4/O
                         net (fo=2, routed)           1.110     4.118    A_P_i_4_n_0
    SLICE_X1Y12          LUT5 (Prop_lut5_I4_O)        0.152     4.270 r  A_P_i_2/O
                         net (fo=1, routed)           0.000     4.270    A_P_i_2_n_0
    SLICE_X1Y12          FDPE                                         r  A_reg_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            B_reg_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.021ns  (logic 1.701ns (42.301%)  route 2.320ns (57.699%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sw_IBUF[0]_inst/O
                         net (fo=5, routed)           1.546     2.999    sw_IBUF[0]
    SLICE_X0Y12          LUT5 (Prop_lut5_I3_O)        0.124     3.123 r  B_P_i_1/O
                         net (fo=2, routed)           0.774     3.897    B_P_i_1_n_0
    SLICE_X1Y13          LUT3 (Prop_lut3_I0_O)        0.124     4.021 r  B_C_i_1/O
                         net (fo=1, routed)           0.000     4.021    B_C_i_1_n_0
    SLICE_X1Y13          FDCE                                         r  B_reg_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            B_reg_P/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.660ns  (logic 1.577ns (43.087%)  route 2.083ns (56.913%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sw_IBUF[0]_inst/O
                         net (fo=5, routed)           1.546     2.999    sw_IBUF[0]
    SLICE_X0Y12          LUT5 (Prop_lut5_I3_O)        0.124     3.123 r  B_P_i_1/O
                         net (fo=2, routed)           0.536     3.660    B_P_i_1_n_0
    SLICE_X0Y13          FDPE                                         r  B_reg_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            A_reg_C/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.639ns  (logic 1.588ns (43.636%)  route 2.051ns (56.364%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  sw_IBUF[2]_inst/O
                         net (fo=8, routed)           1.228     2.692    sw_IBUF[2]
    SLICE_X0Y11          LUT2 (Prop_lut2_I0_O)        0.124     2.816 f  A_reg_LDC_i_2/O
                         net (fo=2, routed)           0.823     3.639    A_reg_LDC_i_2_n_0
    SLICE_X0Y12          FDCE                                         f  A_reg_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            A_reg_P/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.599ns  (logic 1.588ns (44.123%)  route 2.011ns (55.877%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=8, routed)           1.418     2.882    sw_IBUF[2]
    SLICE_X0Y12          LUT5 (Prop_lut5_I4_O)        0.124     3.006 r  A_P_i_1/O
                         net (fo=4, routed)           0.592     3.599    A0
    SLICE_X1Y12          FDPE                                         r  A_reg_P/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B_reg_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            B_reg_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.191ns (53.168%)  route 0.168ns (46.832%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE                         0.000     0.000 r  B_reg_C/C
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  B_reg_C/Q
                         net (fo=3, routed)           0.168     0.314    B_reg_C_n_0
    SLICE_X1Y13          LUT3 (Prop_lut3_I2_O)        0.045     0.359 r  B_C_i_1/O
                         net (fo=1, routed)           0.000     0.359    B_C_i_1_n_0
    SLICE_X1Y13          FDCE                                         r  B_reg_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A_reg_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            A_reg_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.191ns (50.834%)  route 0.185ns (49.166%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDCE                         0.000     0.000 r  A_reg_C/C
    SLICE_X0Y12          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  A_reg_C/Q
                         net (fo=2, routed)           0.185     0.331    A_reg_C_n_0
    SLICE_X0Y12          LUT5 (Prop_lut5_I4_O)        0.045     0.376 r  A_C_i_1/O
                         net (fo=1, routed)           0.000     0.376    A_C_i_1_n_0
    SLICE_X0Y12          FDCE                                         r  A_reg_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_reg_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            A_reg_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.402ns  (logic 0.188ns (46.795%)  route 0.214ns (53.205%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE                         0.000     0.000 r  B_reg_P/C
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.146     0.146 r  B_reg_P/Q
                         net (fo=2, routed)           0.214     0.360    B_reg_P_n_0
    SLICE_X1Y12          LUT5 (Prop_lut5_I1_O)        0.042     0.402 r  A_P_i_2/O
                         net (fo=1, routed)           0.000     0.402    A_P_i_2_n_0
    SLICE_X1Y12          FDPE                                         r  A_reg_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 At_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            At_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.413ns  (logic 0.191ns (46.229%)  route 0.222ns (53.771%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE                         0.000     0.000 r  At_reg/C
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  At_reg/Q
                         net (fo=2, routed)           0.222     0.368    At_reg_n_0
    SLICE_X0Y11          LUT6 (Prop_lut6_I5_O)        0.045     0.413 r  At_i_1/O
                         net (fo=1, routed)           0.000     0.413    At_i_1_n_0
    SLICE_X0Y11          FDRE                                         r  At_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 At_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            B_reg_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.607ns  (logic 0.191ns (31.463%)  route 0.416ns (68.537%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE                         0.000     0.000 r  At_reg/C
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  At_reg/Q
                         net (fo=2, routed)           0.229     0.375    At_reg_n_0
    SLICE_X0Y12          LUT5 (Prop_lut5_I0_O)        0.045     0.420 r  B_P_i_1/O
                         net (fo=2, routed)           0.187     0.607    B_P_i_1_n_0
    SLICE_X0Y13          FDPE                                         r  B_reg_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            B_reg_P/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.836ns  (logic 0.255ns (30.445%)  route 0.581ns (69.555%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=2, routed)           0.438     0.647    btnC_IBUF
    SLICE_X0Y12          LUT5 (Prop_lut5_I0_O)        0.045     0.692 r  A_P_i_1/O
                         net (fo=4, routed)           0.144     0.836    A0
    SLICE_X0Y13          FDPE                                         r  B_reg_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            A_reg_P/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.893ns  (logic 0.255ns (28.513%)  route 0.638ns (71.487%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=2, routed)           0.438     0.647    btnC_IBUF
    SLICE_X0Y12          LUT5 (Prop_lut5_I0_O)        0.045     0.692 r  A_P_i_1/O
                         net (fo=4, routed)           0.200     0.893    A0
    SLICE_X1Y12          FDPE                                         r  A_reg_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            B_reg_C/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.955ns  (logic 0.277ns (28.984%)  route 0.678ns (71.016%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=8, routed)           0.547     0.779    sw_IBUF[2]
    SLICE_X1Y13          LUT2 (Prop_lut2_I1_O)        0.045     0.824 f  B_reg_LDC_i_2/O
                         net (fo=2, routed)           0.131     0.955    B_reg_LDC_i_2_n_0
    SLICE_X1Y13          FDCE                                         f  B_reg_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            B_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.994ns  (logic 0.277ns (27.850%)  route 0.717ns (72.150%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=8, routed)           0.547     0.779    sw_IBUF[2]
    SLICE_X1Y13          LUT2 (Prop_lut2_I1_O)        0.045     0.824 f  B_reg_LDC_i_2/O
                         net (fo=2, routed)           0.170     0.994    B_reg_LDC_i_2_n_0
    SLICE_X2Y12          LDCE                                         f  B_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            A_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.023ns  (logic 0.262ns (25.569%)  route 0.762ns (74.431%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=8, routed)           0.415     0.632    sw_IBUF[3]
    SLICE_X0Y11          LUT2 (Prop_lut2_I1_O)        0.045     0.677 f  A_reg_LDC_i_2/O
                         net (fo=2, routed)           0.346     1.023    A_reg_LDC_i_2_n_0
    SLICE_X1Y11          LDCE                                         f  A_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------





