static inline int F_1 ( void )\r\n{\r\nreturn V_1 == V_2 ||\r\nV_1 == V_3 ;\r\n}\r\nstatic T_1 T_2\r\nF_2 ( T_2 V_4 , T_2 V_5 , T_2 div )\r\n{\r\nT_3 V_6 ;\r\nV_6 = V_4 ;\r\nV_6 *= V_5 ;\r\nF_3 ( V_6 , div ) ;\r\nreturn V_6 ;\r\n}\r\nstatic T_1 unsigned long\r\nF_4 ( void )\r\n{\r\nT_2 V_7 ;\r\nV_7 = F_5 ( V_8 ) ;\r\nif ( V_7 & V_9 )\r\nreturn F_6 ( 40 ) ;\r\nreturn F_6 ( 20 ) ;\r\n}\r\nstatic T_1 unsigned long\r\nF_7 ( unsigned long V_10 )\r\n{\r\nT_2 V_7 ;\r\nV_7 = F_5 ( V_11 ) ;\r\nif ( V_7 & V_12 )\r\nreturn V_10 ;\r\nreturn F_6 ( 40 ) ;\r\n}\r\nstatic T_1 unsigned long\r\nF_8 ( unsigned long V_10 )\r\n{\r\nT_2 V_7 ;\r\nT_2 V_5 ;\r\nT_2 div ;\r\nV_7 = F_5 ( V_13 ) ;\r\nif ( V_7 & V_14 )\r\nreturn V_10 ;\r\nif ( ( V_7 & V_15 ) == 0 )\r\nreturn F_6 ( 600 ) ;\r\nV_5 = ( V_7 >> V_16 ) &\r\nV_17 ;\r\nV_5 += 24 ;\r\nif ( V_7 & V_18 )\r\nV_5 *= 2 ;\r\ndiv = ( V_7 >> V_19 ) &\r\nV_20 ;\r\nF_9 ( div >= F_10 ( V_21 ) ) ;\r\nreturn F_2 ( V_10 , V_5 , V_21 [ div ] ) ;\r\n}\r\nstatic T_1 unsigned long\r\nF_11 ( unsigned long V_10 , unsigned long V_22 )\r\n{\r\nT_2 V_7 ;\r\nV_7 = F_5 ( V_23 ) ;\r\nif ( V_7 & V_24 )\r\nreturn V_10 ;\r\nif ( V_7 & V_25 )\r\nreturn F_6 ( 480 ) ;\r\nreturn V_22 ;\r\n}\r\nstatic T_1 unsigned long\r\nF_12 ( unsigned long V_26 )\r\n{\r\nT_2 V_7 ;\r\nT_2 V_5 ;\r\nT_2 div ;\r\nV_7 = F_5 ( V_27 ) ;\r\nV_5 = V_7 & V_28 ;\r\ndiv = ( V_7 >> V_29 ) &\r\nV_30 ;\r\nreturn F_2 ( V_26 , V_5 , div ) ;\r\n}\r\nstatic T_1 unsigned long\r\nF_13 ( unsigned long V_26 )\r\n{\r\nif ( V_31 == V_32 )\r\nreturn V_26 / 4 ;\r\nreturn V_26 / 3 ;\r\n}\r\nstatic T_1 unsigned long\r\nF_14 ( unsigned long V_33 )\r\n{\r\nT_2 V_7 ;\r\nT_2 V_34 ;\r\nT_2 div ;\r\nV_7 = F_5 ( V_27 ) ;\r\nV_34 = ( V_7 >> V_35 ) &\r\nV_36 ;\r\nif ( F_9 ( V_34 >= F_10 ( V_37 ) ) )\r\nreturn V_33 ;\r\ndiv = V_37 [ V_34 ] ;\r\nif ( F_15 ( ! div , L_1 , V_34 ) )\r\nreturn V_33 ;\r\nreturn V_33 / div ;\r\n}\r\nvoid T_1 F_16 ( void )\r\n{\r\nunsigned long V_10 ;\r\nunsigned long V_22 ;\r\nunsigned long V_26 ;\r\nunsigned long V_33 ;\r\nunsigned long V_38 ;\r\nunsigned long V_39 ;\r\nunsigned long V_40 ;\r\nV_10 = F_4 () ;\r\n#define F_17 ( T_4 ) label ":%lu.%03luMHz "\r\n#define F_18 ( T_5 ) ((x) / 1000000)\r\n#define F_19 ( T_5 ) (((x) / 1000) % 1000)\r\nif ( F_1 () ) {\r\nif ( V_10 == F_6 ( 40 ) )\r\nV_33 = F_6 ( 580 ) ;\r\nelse\r\nV_33 = F_6 ( 575 ) ;\r\nV_39 = V_38 = V_33 / 3 ;\r\nV_40 = F_6 ( 40 ) ;\r\nF_20 ( L_2 , V_40 ) ;\r\nF_20 ( L_3 , V_40 ) ;\r\n} else {\r\nV_22 = F_8 ( V_10 ) ;\r\nV_26 = F_11 ( V_10 , V_22 ) ;\r\nV_33 = F_12 ( V_26 ) ;\r\nV_39 = F_13 ( V_26 ) ;\r\nV_38 = F_14 ( V_33 ) ;\r\nV_40 = F_7 ( V_10 ) ;\r\nF_21 ( F_17 ( L_4 ) F_17 ( L_5 ) F_17 ( L_6 ) ,\r\nF_18 ( V_10 ) , F_19 ( V_10 ) ,\r\nF_18 ( V_22 ) , F_19 ( V_22 ) ,\r\nF_18 ( V_26 ) , F_19 ( V_26 ) ) ;\r\nF_20 ( L_7 , V_40 ) ;\r\n}\r\nF_21 ( F_17 ( L_8 ) F_17 ( L_9 ) F_17 ( L_10 ) F_17 ( L_11 ) ,\r\nF_18 ( V_33 ) , F_19 ( V_33 ) ,\r\nF_18 ( V_39 ) , F_19 ( V_39 ) ,\r\nF_18 ( V_38 ) , F_19 ( V_38 ) ,\r\nF_18 ( V_40 ) , F_19 ( V_40 ) ) ;\r\n#undef F_19\r\n#undef F_18\r\n#undef F_17\r\nF_20 ( L_12 , V_33 ) ;\r\nF_20 ( L_13 , V_40 ) ;\r\nF_20 ( L_14 , V_40 ) ;\r\nF_20 ( L_15 , V_38 ) ;\r\nF_20 ( L_16 , V_38 ) ;\r\nF_20 ( L_17 , V_40 ) ;\r\nF_20 ( L_18 , V_40 ) ;\r\nF_20 ( L_19 , V_40 ) ;\r\nF_20 ( L_20 , V_10 ) ;\r\nif ( F_22 ( V_41 ) && ! F_1 () ) {\r\nT_2 V_42 = F_5 ( V_27 ) ;\r\nV_42 &= ~ ( V_43 | V_44 ) ;\r\nV_42 |= V_45 | V_46 ;\r\nF_23 ( V_42 , V_27 ) ;\r\n}\r\n}\r\nvoid T_1 F_24 ( void )\r\n{\r\nV_47 = F_25 ( L_21 ) ;\r\nV_48 = F_25 ( L_22 ) ;\r\nif ( ! V_47 || ! V_48 )\r\nF_26 ( L_23 ) ;\r\n}\r\nstatic T_1 void\r\nF_27 ( struct V_49 * V_50 )\r\n{\r\nswitch ( V_31 ) {\r\ncase V_32 :\r\nF_28 ( L_24 ) ;\r\nV_50 -> V_51 = V_52 ;\r\nV_50 -> V_53 = V_54 ;\r\nbreak;\r\ncase V_55 :\r\nF_28 ( L_25 ) ;\r\nV_50 -> V_51 = V_56 ;\r\nV_50 -> V_53 = V_57 ;\r\nbreak;\r\ncase V_58 :\r\nF_28 ( L_26 ) ;\r\nV_50 -> V_51 = V_59 ;\r\nV_50 -> V_53 = V_60 ;\r\nbreak;\r\ndefault:\r\nF_29 () ;\r\n}\r\n}\r\nstatic T_1 void\r\nF_30 ( struct V_49 * V_50 )\r\n{\r\nswitch ( V_31 ) {\r\ncase V_61 :\r\nF_28 ( L_25 ) ;\r\nV_50 -> V_51 = V_56 ;\r\nV_50 -> V_53 = V_57 ;\r\nbreak;\r\ncase V_62 :\r\nF_28 ( L_26 ) ;\r\nV_50 -> V_51 = V_59 ;\r\nV_50 -> V_53 = V_60 ;\r\nbreak;\r\ndefault:\r\nF_29 () ;\r\n}\r\n}\r\nvoid F_31 ( struct V_49 * V_50 )\r\n{\r\nvoid T_6 * V_63 = ( void T_6 * ) F_32 ( V_64 ) ;\r\nunsigned char * V_65 = NULL ;\r\nT_2 V_66 ;\r\nT_2 V_67 ;\r\nT_2 V_68 ;\r\nT_2 V_69 ;\r\nT_2 V_70 ;\r\nT_2 V_71 ;\r\nT_2 V_72 ;\r\nV_66 = F_33 ( V_63 + V_73 ) ;\r\nV_67 = F_33 ( V_63 + V_74 ) ;\r\nV_68 = F_33 ( V_63 + V_75 ) ;\r\nV_72 = ( V_68 >> V_76 ) & V_77 ;\r\nif ( V_66 == V_78 && V_67 == V_79 ) {\r\nif ( V_72 ) {\r\nV_1 = V_80 ;\r\nV_65 = L_27 ;\r\nV_50 -> V_81 = L_28 ;\r\n} else {\r\nV_1 = V_82 ;\r\nV_65 = L_29 ;\r\nV_50 -> V_81 = L_30 ;\r\n}\r\n} else if ( V_66 == V_78 && V_67 == V_83 ) {\r\nT_2 V_84 = F_33 ( V_63 + V_85 ) ;\r\nif ( V_84 & V_86 ) {\r\nV_1 = V_3 ;\r\nV_65 = L_31 ;\r\n} else {\r\nV_1 = V_2 ;\r\nV_65 = L_32 ;\r\n}\r\nV_50 -> V_81 = L_33 ;\r\n} else {\r\nF_26 ( L_34 , V_66 , V_67 ) ;\r\n}\r\nsnprintf ( V_50 -> V_87 , V_88 ,\r\nL_35 ,\r\nV_65 ,\r\n( V_68 >> V_89 ) & V_90 ,\r\n( V_68 & V_91 ) ) ;\r\nV_69 = F_33 ( V_63 + V_8 ) ;\r\nif ( F_1 () )\r\nV_31 = V_69 & V_92 ;\r\nelse\r\nV_31 = ( V_69 >> V_93 ) &\r\nV_94 ;\r\nV_50 -> V_95 = V_96 ;\r\nif ( F_1 () )\r\nF_30 ( V_50 ) ;\r\nelse\r\nF_27 ( V_50 ) ;\r\nV_70 = F_33 ( V_63 + V_97 ) ;\r\nV_71 = F_33 ( V_63 + V_98 ) ;\r\nF_28 ( L_36 ,\r\n( V_70 & V_99 ) ? ( L_37 ) : ( L_38 ) ) ;\r\nF_28 ( L_39 ,\r\n( V_71 & V_100 ) ? ( L_37 ) : ( L_38 ) ) ;\r\nif ( F_1 () )\r\nV_101 = V_102 ;\r\nelse\r\nV_101 = V_103 ;\r\n}
