
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//b2sum_gcc_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401558 <.init>:
  401558:	stp	x29, x30, [sp, #-16]!
  40155c:	mov	x29, sp
  401560:	bl	402e64 <ferror@plt+0x1524>
  401564:	ldp	x29, x30, [sp], #16
  401568:	ret

Disassembly of section .plt:

0000000000401570 <mbrtowc@plt-0x20>:
  401570:	stp	x16, x30, [sp, #-16]!
  401574:	adrp	x16, 41e000 <ferror@plt+0x1c6c0>
  401578:	ldr	x17, [x16, #4088]
  40157c:	add	x16, x16, #0xff8
  401580:	br	x17
  401584:	nop
  401588:	nop
  40158c:	nop

0000000000401590 <mbrtowc@plt>:
  401590:	adrp	x16, 41f000 <ferror@plt+0x1d6c0>
  401594:	ldr	x17, [x16]
  401598:	add	x16, x16, #0x0
  40159c:	br	x17

00000000004015a0 <memcpy@plt>:
  4015a0:	adrp	x16, 41f000 <ferror@plt+0x1d6c0>
  4015a4:	ldr	x17, [x16, #8]
  4015a8:	add	x16, x16, #0x8
  4015ac:	br	x17

00000000004015b0 <_exit@plt>:
  4015b0:	adrp	x16, 41f000 <ferror@plt+0x1d6c0>
  4015b4:	ldr	x17, [x16, #16]
  4015b8:	add	x16, x16, #0x10
  4015bc:	br	x17

00000000004015c0 <fwrite_unlocked@plt>:
  4015c0:	adrp	x16, 41f000 <ferror@plt+0x1d6c0>
  4015c4:	ldr	x17, [x16, #24]
  4015c8:	add	x16, x16, #0x18
  4015cc:	br	x17

00000000004015d0 <strtoul@plt>:
  4015d0:	adrp	x16, 41f000 <ferror@plt+0x1d6c0>
  4015d4:	ldr	x17, [x16, #32]
  4015d8:	add	x16, x16, #0x20
  4015dc:	br	x17

00000000004015e0 <strlen@plt>:
  4015e0:	adrp	x16, 41f000 <ferror@plt+0x1d6c0>
  4015e4:	ldr	x17, [x16, #40]
  4015e8:	add	x16, x16, #0x28
  4015ec:	br	x17

00000000004015f0 <exit@plt>:
  4015f0:	adrp	x16, 41f000 <ferror@plt+0x1d6c0>
  4015f4:	ldr	x17, [x16, #48]
  4015f8:	add	x16, x16, #0x30
  4015fc:	br	x17

0000000000401600 <error@plt>:
  401600:	adrp	x16, 41f000 <ferror@plt+0x1d6c0>
  401604:	ldr	x17, [x16, #56]
  401608:	add	x16, x16, #0x38
  40160c:	br	x17

0000000000401610 <__cxa_atexit@plt>:
  401610:	adrp	x16, 41f000 <ferror@plt+0x1d6c0>
  401614:	ldr	x17, [x16, #64]
  401618:	add	x16, x16, #0x40
  40161c:	br	x17

0000000000401620 <setvbuf@plt>:
  401620:	adrp	x16, 41f000 <ferror@plt+0x1d6c0>
  401624:	ldr	x17, [x16, #72]
  401628:	add	x16, x16, #0x48
  40162c:	br	x17

0000000000401630 <lseek@plt>:
  401630:	adrp	x16, 41f000 <ferror@plt+0x1d6c0>
  401634:	ldr	x17, [x16, #80]
  401638:	add	x16, x16, #0x50
  40163c:	br	x17

0000000000401640 <__fpending@plt>:
  401640:	adrp	x16, 41f000 <ferror@plt+0x1d6c0>
  401644:	ldr	x17, [x16, #88]
  401648:	add	x16, x16, #0x58
  40164c:	br	x17

0000000000401650 <__ctype_tolower_loc@plt>:
  401650:	adrp	x16, 41f000 <ferror@plt+0x1d6c0>
  401654:	ldr	x17, [x16, #96]
  401658:	add	x16, x16, #0x60
  40165c:	br	x17

0000000000401660 <fileno@plt>:
  401660:	adrp	x16, 41f000 <ferror@plt+0x1d6c0>
  401664:	ldr	x17, [x16, #104]
  401668:	add	x16, x16, #0x68
  40166c:	br	x17

0000000000401670 <__memcpy_chk@plt>:
  401670:	adrp	x16, 41f000 <ferror@plt+0x1d6c0>
  401674:	ldr	x17, [x16, #112]
  401678:	add	x16, x16, #0x70
  40167c:	br	x17

0000000000401680 <fclose@plt>:
  401680:	adrp	x16, 41f000 <ferror@plt+0x1d6c0>
  401684:	ldr	x17, [x16, #120]
  401688:	add	x16, x16, #0x78
  40168c:	br	x17

0000000000401690 <nl_langinfo@plt>:
  401690:	adrp	x16, 41f000 <ferror@plt+0x1d6c0>
  401694:	ldr	x17, [x16, #128]
  401698:	add	x16, x16, #0x80
  40169c:	br	x17

00000000004016a0 <fopen@plt>:
  4016a0:	adrp	x16, 41f000 <ferror@plt+0x1d6c0>
  4016a4:	ldr	x17, [x16, #136]
  4016a8:	add	x16, x16, #0x88
  4016ac:	br	x17

00000000004016b0 <malloc@plt>:
  4016b0:	adrp	x16, 41f000 <ferror@plt+0x1d6c0>
  4016b4:	ldr	x17, [x16, #144]
  4016b8:	add	x16, x16, #0x90
  4016bc:	br	x17

00000000004016c0 <strncmp@plt>:
  4016c0:	adrp	x16, 41f000 <ferror@plt+0x1d6c0>
  4016c4:	ldr	x17, [x16, #152]
  4016c8:	add	x16, x16, #0x98
  4016cc:	br	x17

00000000004016d0 <bindtextdomain@plt>:
  4016d0:	adrp	x16, 41f000 <ferror@plt+0x1d6c0>
  4016d4:	ldr	x17, [x16, #160]
  4016d8:	add	x16, x16, #0xa0
  4016dc:	br	x17

00000000004016e0 <__libc_start_main@plt>:
  4016e0:	adrp	x16, 41f000 <ferror@plt+0x1d6c0>
  4016e4:	ldr	x17, [x16, #168]
  4016e8:	add	x16, x16, #0xa8
  4016ec:	br	x17

00000000004016f0 <__printf_chk@plt>:
  4016f0:	adrp	x16, 41f000 <ferror@plt+0x1d6c0>
  4016f4:	ldr	x17, [x16, #176]
  4016f8:	add	x16, x16, #0xb0
  4016fc:	br	x17

0000000000401700 <memset@plt>:
  401700:	adrp	x16, 41f000 <ferror@plt+0x1d6c0>
  401704:	ldr	x17, [x16, #184]
  401708:	add	x16, x16, #0xb8
  40170c:	br	x17

0000000000401710 <fdopen@plt>:
  401710:	adrp	x16, 41f000 <ferror@plt+0x1d6c0>
  401714:	ldr	x17, [x16, #192]
  401718:	add	x16, x16, #0xc0
  40171c:	br	x17

0000000000401720 <__strtoul_internal@plt>:
  401720:	adrp	x16, 41f000 <ferror@plt+0x1d6c0>
  401724:	ldr	x17, [x16, #200]
  401728:	add	x16, x16, #0xc8
  40172c:	br	x17

0000000000401730 <calloc@plt>:
  401730:	adrp	x16, 41f000 <ferror@plt+0x1d6c0>
  401734:	ldr	x17, [x16, #208]
  401738:	add	x16, x16, #0xd0
  40173c:	br	x17

0000000000401740 <realloc@plt>:
  401740:	adrp	x16, 41f000 <ferror@plt+0x1d6c0>
  401744:	ldr	x17, [x16, #216]
  401748:	add	x16, x16, #0xd8
  40174c:	br	x17

0000000000401750 <close@plt>:
  401750:	adrp	x16, 41f000 <ferror@plt+0x1d6c0>
  401754:	ldr	x17, [x16, #224]
  401758:	add	x16, x16, #0xe0
  40175c:	br	x17

0000000000401760 <strrchr@plt>:
  401760:	adrp	x16, 41f000 <ferror@plt+0x1d6c0>
  401764:	ldr	x17, [x16, #232]
  401768:	add	x16, x16, #0xe8
  40176c:	br	x17

0000000000401770 <__gmon_start__@plt>:
  401770:	adrp	x16, 41f000 <ferror@plt+0x1d6c0>
  401774:	ldr	x17, [x16, #240]
  401778:	add	x16, x16, #0xf0
  40177c:	br	x17

0000000000401780 <abort@plt>:
  401780:	adrp	x16, 41f000 <ferror@plt+0x1d6c0>
  401784:	ldr	x17, [x16, #248]
  401788:	add	x16, x16, #0xf8
  40178c:	br	x17

0000000000401790 <posix_fadvise@plt>:
  401790:	adrp	x16, 41f000 <ferror@plt+0x1d6c0>
  401794:	ldr	x17, [x16, #256]
  401798:	add	x16, x16, #0x100
  40179c:	br	x17

00000000004017a0 <mbsinit@plt>:
  4017a0:	adrp	x16, 41f000 <ferror@plt+0x1d6c0>
  4017a4:	ldr	x17, [x16, #264]
  4017a8:	add	x16, x16, #0x108
  4017ac:	br	x17

00000000004017b0 <__overflow@plt>:
  4017b0:	adrp	x16, 41f000 <ferror@plt+0x1d6c0>
  4017b4:	ldr	x17, [x16, #272]
  4017b8:	add	x16, x16, #0x110
  4017bc:	br	x17

00000000004017c0 <feof@plt>:
  4017c0:	adrp	x16, 41f000 <ferror@plt+0x1d6c0>
  4017c4:	ldr	x17, [x16, #280]
  4017c8:	add	x16, x16, #0x118
  4017cc:	br	x17

00000000004017d0 <memcmp@plt>:
  4017d0:	adrp	x16, 41f000 <ferror@plt+0x1d6c0>
  4017d4:	ldr	x17, [x16, #288]
  4017d8:	add	x16, x16, #0x120
  4017dc:	br	x17

00000000004017e0 <textdomain@plt>:
  4017e0:	adrp	x16, 41f000 <ferror@plt+0x1d6c0>
  4017e4:	ldr	x17, [x16, #296]
  4017e8:	add	x16, x16, #0x128
  4017ec:	br	x17

00000000004017f0 <getopt_long@plt>:
  4017f0:	adrp	x16, 41f000 <ferror@plt+0x1d6c0>
  4017f4:	ldr	x17, [x16, #304]
  4017f8:	add	x16, x16, #0x130
  4017fc:	br	x17

0000000000401800 <__fprintf_chk@plt>:
  401800:	adrp	x16, 41f000 <ferror@plt+0x1d6c0>
  401804:	ldr	x17, [x16, #312]
  401808:	add	x16, x16, #0x138
  40180c:	br	x17

0000000000401810 <strcmp@plt>:
  401810:	adrp	x16, 41f000 <ferror@plt+0x1d6c0>
  401814:	ldr	x17, [x16, #320]
  401818:	add	x16, x16, #0x140
  40181c:	br	x17

0000000000401820 <__ctype_b_loc@plt>:
  401820:	adrp	x16, 41f000 <ferror@plt+0x1d6c0>
  401824:	ldr	x17, [x16, #328]
  401828:	add	x16, x16, #0x148
  40182c:	br	x17

0000000000401830 <fseeko@plt>:
  401830:	adrp	x16, 41f000 <ferror@plt+0x1d6c0>
  401834:	ldr	x17, [x16, #336]
  401838:	add	x16, x16, #0x150
  40183c:	br	x17

0000000000401840 <fread@plt>:
  401840:	adrp	x16, 41f000 <ferror@plt+0x1d6c0>
  401844:	ldr	x17, [x16, #344]
  401848:	add	x16, x16, #0x158
  40184c:	br	x17

0000000000401850 <free@plt>:
  401850:	adrp	x16, 41f000 <ferror@plt+0x1d6c0>
  401854:	ldr	x17, [x16, #352]
  401858:	add	x16, x16, #0x160
  40185c:	br	x17

0000000000401860 <__ctype_get_mb_cur_max@plt>:
  401860:	adrp	x16, 41f000 <ferror@plt+0x1d6c0>
  401864:	ldr	x17, [x16, #360]
  401868:	add	x16, x16, #0x168
  40186c:	br	x17

0000000000401870 <strchr@plt>:
  401870:	adrp	x16, 41f000 <ferror@plt+0x1d6c0>
  401874:	ldr	x17, [x16, #368]
  401878:	add	x16, x16, #0x170
  40187c:	br	x17

0000000000401880 <fwrite@plt>:
  401880:	adrp	x16, 41f000 <ferror@plt+0x1d6c0>
  401884:	ldr	x17, [x16, #376]
  401888:	add	x16, x16, #0x178
  40188c:	br	x17

0000000000401890 <fcntl@plt>:
  401890:	adrp	x16, 41f000 <ferror@plt+0x1d6c0>
  401894:	ldr	x17, [x16, #384]
  401898:	add	x16, x16, #0x180
  40189c:	br	x17

00000000004018a0 <dcngettext@plt>:
  4018a0:	adrp	x16, 41f000 <ferror@plt+0x1d6c0>
  4018a4:	ldr	x17, [x16, #392]
  4018a8:	add	x16, x16, #0x188
  4018ac:	br	x17

00000000004018b0 <fflush@plt>:
  4018b0:	adrp	x16, 41f000 <ferror@plt+0x1d6c0>
  4018b4:	ldr	x17, [x16, #400]
  4018b8:	add	x16, x16, #0x190
  4018bc:	br	x17

00000000004018c0 <dcgettext@plt>:
  4018c0:	adrp	x16, 41f000 <ferror@plt+0x1d6c0>
  4018c4:	ldr	x17, [x16, #408]
  4018c8:	add	x16, x16, #0x198
  4018cc:	br	x17

00000000004018d0 <fputs_unlocked@plt>:
  4018d0:	adrp	x16, 41f000 <ferror@plt+0x1d6c0>
  4018d4:	ldr	x17, [x16, #416]
  4018d8:	add	x16, x16, #0x1a0
  4018dc:	br	x17

00000000004018e0 <__freading@plt>:
  4018e0:	adrp	x16, 41f000 <ferror@plt+0x1d6c0>
  4018e4:	ldr	x17, [x16, #424]
  4018e8:	add	x16, x16, #0x1a8
  4018ec:	br	x17

00000000004018f0 <iswprint@plt>:
  4018f0:	adrp	x16, 41f000 <ferror@plt+0x1d6c0>
  4018f4:	ldr	x17, [x16, #432]
  4018f8:	add	x16, x16, #0x1b0
  4018fc:	br	x17

0000000000401900 <__assert_fail@plt>:
  401900:	adrp	x16, 41f000 <ferror@plt+0x1d6c0>
  401904:	ldr	x17, [x16, #440]
  401908:	add	x16, x16, #0x1b8
  40190c:	br	x17

0000000000401910 <__errno_location@plt>:
  401910:	adrp	x16, 41f000 <ferror@plt+0x1d6c0>
  401914:	ldr	x17, [x16, #448]
  401918:	add	x16, x16, #0x1c0
  40191c:	br	x17

0000000000401920 <__getdelim@plt>:
  401920:	adrp	x16, 41f000 <ferror@plt+0x1d6c0>
  401924:	ldr	x17, [x16, #456]
  401928:	add	x16, x16, #0x1c8
  40192c:	br	x17

0000000000401930 <setlocale@plt>:
  401930:	adrp	x16, 41f000 <ferror@plt+0x1d6c0>
  401934:	ldr	x17, [x16, #464]
  401938:	add	x16, x16, #0x1d0
  40193c:	br	x17

0000000000401940 <ferror@plt>:
  401940:	adrp	x16, 41f000 <ferror@plt+0x1d6c0>
  401944:	ldr	x17, [x16, #472]
  401948:	add	x16, x16, #0x1d8
  40194c:	br	x17

Disassembly of section .text:

0000000000401950 <.text>:
  401950:	stp	x29, x30, [sp, #-400]!
  401954:	mov	x29, sp
  401958:	stp	x19, x20, [sp, #16]
  40195c:	mov	w20, w0
  401960:	mov	x19, x1
  401964:	ldr	x0, [x1]
  401968:	stp	x21, x22, [sp, #32]
  40196c:	adrp	x21, 40a000 <ferror@plt+0x86c0>
  401970:	stp	x23, x24, [sp, #48]
  401974:	add	x21, x21, #0xe60
  401978:	adrp	x22, 41f000 <ferror@plt+0x1d6c0>
  40197c:	stp	x25, x26, [sp, #64]
  401980:	adrp	x25, 40b000 <ferror@plt+0x96c0>
  401984:	add	x25, x25, #0x500
  401988:	stp	x27, x28, [sp, #80]
  40198c:	mov	x24, x25
  401990:	add	x22, x22, #0x2b0
  401994:	str	wzr, [sp, #108]
  401998:	bl	405c38 <ferror@plt+0x42f8>
  40199c:	mov	x1, x25
  4019a0:	mov	w0, #0x6                   	// #6
  4019a4:	bl	401930 <setlocale@plt>
  4019a8:	mov	w27, #0x0                   	// #0
  4019ac:	adrp	x1, 40b000 <ferror@plt+0x96c0>
  4019b0:	add	x1, x1, #0x610
  4019b4:	mov	x0, x21
  4019b8:	bl	4016d0 <bindtextdomain@plt>
  4019bc:	mov	x0, x21
  4019c0:	adrp	x21, 40b000 <ferror@plt+0x96c0>
  4019c4:	bl	4017e0 <textdomain@plt>
  4019c8:	add	x21, x21, #0x690
  4019cc:	adrp	x0, 405000 <ferror@plt+0x36c0>
  4019d0:	add	x0, x0, #0xa50
  4019d4:	bl	40ae10 <ferror@plt+0x94d0>
  4019d8:	mov	w26, #0xffffffff            	// #-1
  4019dc:	adrp	x0, 41f000 <ferror@plt+0x1d6c0>
  4019e0:	mov	x3, #0x0                   	// #0
  4019e4:	mov	w2, #0x1                   	// #1
  4019e8:	mov	x1, #0x0                   	// #0
  4019ec:	ldr	x0, [x0, #656]
  4019f0:	bl	401620 <setvbuf@plt>
  4019f4:	adrp	x0, 40b000 <ferror@plt+0x96c0>
  4019f8:	add	x0, x0, #0xbc0
  4019fc:	add	x23, x0, #0x70
  401a00:	str	x0, [sp, #128]
  401a04:	nop
  401a08:	mov	x3, x23
  401a0c:	mov	x2, x21
  401a10:	mov	x1, x19
  401a14:	mov	w0, w20
  401a18:	mov	x4, #0x0                   	// #0
  401a1c:	bl	4017f0 <getopt_long@plt>
  401a20:	cmn	w0, #0x1
  401a24:	b.eq	401a80 <ferror@plt+0x140>  // b.none
  401a28:	cmp	w0, #0x77
  401a2c:	b.eq	401c40 <ferror@plt+0x300>  // b.none
  401a30:	b.le	401b0c <ferror@plt+0x1cc>
  401a34:	cmp	w0, #0x102
  401a38:	b.eq	401c54 <ferror@plt+0x314>  // b.none
  401a3c:	b.gt	401bd4 <ferror@plt+0x294>
  401a40:	cmp	w0, #0x100
  401a44:	b.eq	401c68 <ferror@plt+0x328>  // b.none
  401a48:	cmp	w0, #0x101
  401a4c:	b.ne	401bc0 <ferror@plt+0x280>  // b.any
  401a50:	mov	w0, #0x1                   	// #1
  401a54:	mov	x3, x23
  401a58:	mov	x2, x21
  401a5c:	mov	x1, x19
  401a60:	mov	x4, #0x0                   	// #0
  401a64:	strb	w0, [x22, #17]
  401a68:	mov	w0, w20
  401a6c:	strb	wzr, [x22, #18]
  401a70:	strb	wzr, [x22, #19]
  401a74:	bl	4017f0 <getopt_long@plt>
  401a78:	cmn	w0, #0x1
  401a7c:	b.ne	401a28 <ferror@plt+0xe8>  // b.any
  401a80:	adrp	x0, 41f000 <ferror@plt+0x1d6c0>
  401a84:	add	x28, x0, #0x2b0
  401a88:	mov	x1, #0x3                   	// #3
  401a8c:	ldr	x0, [x28, #8]
  401a90:	str	x1, [x28, #24]
  401a94:	cmp	x0, #0x200
  401a98:	b.hi	402d2c <ferror@plt+0x13ec>  // b.pmore
  401a9c:	cmp	x0, #0x0
  401aa0:	ldr	w0, [sp, #108]
  401aa4:	ccmp	w0, #0x0, #0x0, eq  // eq = none
  401aa8:	b.eq	401fb8 <ferror@plt+0x678>  // b.none
  401aac:	ldr	x0, [x28, #8]
  401ab0:	cmp	w26, #0x0
  401ab4:	csel	w1, w27, wzr, eq  // eq = none
  401ab8:	lsr	x0, x0, #2
  401abc:	str	x0, [x28, #40]
  401ac0:	cbnz	w1, 402d1c <ferror@plt+0x13dc>
  401ac4:	adrp	x0, 41f000 <ferror@plt+0x1d6c0>
  401ac8:	ldrb	w0, [x0, #496]
  401acc:	cmp	w0, #0xa
  401ad0:	ldr	w0, [sp, #108]
  401ad4:	b.eq	401cb4 <ferror@plt+0x374>  // b.none
  401ad8:	cbnz	w0, 402dc4 <ferror@plt+0x1484>
  401adc:	ldrb	w0, [x28, #16]
  401ae0:	cbnz	w0, 402db4 <ferror@plt+0x1474>
  401ae4:	ldrb	w0, [x28, #17]
  401ae8:	cbnz	w0, 402de4 <ferror@plt+0x14a4>
  401aec:	ldrb	w0, [x28, #18]
  401af0:	cbz	w0, 402840 <ferror@plt+0xf00>
  401af4:	ldr	w0, [sp, #108]
  401af8:	cbnz	w0, 401cfc <ferror@plt+0x3bc>
  401afc:	adrp	x1, 40b000 <ferror@plt+0x96c0>
  401b00:	mov	w2, #0x5                   	// #5
  401b04:	add	x1, x1, #0x848
  401b08:	b	402864 <ferror@plt+0xf24>
  401b0c:	cmp	w0, #0x63
  401b10:	b.eq	401c34 <ferror@plt+0x2f4>  // b.none
  401b14:	b.le	401bf8 <ferror@plt+0x2b8>
  401b18:	cmp	w0, #0x6c
  401b1c:	b.ne	401be8 <ferror@plt+0x2a8>  // b.any
  401b20:	adrp	x24, 41f000 <ferror@plt+0x1d6c0>
  401b24:	mov	w2, #0x5                   	// #5
  401b28:	adrp	x1, 40b000 <ferror@plt+0x96c0>
  401b2c:	mov	x0, #0x0                   	// #0
  401b30:	ldr	x28, [x24, #640]
  401b34:	add	x1, x1, #0x628
  401b38:	bl	4018c0 <dcgettext@plt>
  401b3c:	mov	x4, x0
  401b40:	mov	x3, x25
  401b44:	mov	x0, x28
  401b48:	mov	w5, #0x0                   	// #0
  401b4c:	mov	x2, #0xffffffffffffffff    	// #-1
  401b50:	mov	x1, #0x0                   	// #0
  401b54:	bl	409da0 <ferror@plt+0x8460>
  401b58:	str	x0, [x22, #8]
  401b5c:	tst	x0, #0x7
  401b60:	ldr	x24, [x24, #640]
  401b64:	b.eq	401a08 <ferror@plt+0xc8>  // b.none
  401b68:	adrp	x1, 40b000 <ferror@plt+0x96c0>
  401b6c:	add	x1, x1, #0x638
  401b70:	mov	w2, #0x5                   	// #5
  401b74:	mov	x0, #0x0                   	// #0
  401b78:	bl	4018c0 <dcgettext@plt>
  401b7c:	mov	x19, x0
  401b80:	mov	x0, x24
  401b84:	bl	408f20 <ferror@plt+0x75e0>
  401b88:	mov	x3, x0
  401b8c:	mov	x2, x19
  401b90:	mov	w1, #0x0                   	// #0
  401b94:	mov	w0, #0x0                   	// #0
  401b98:	bl	401600 <error@plt>
  401b9c:	mov	w2, #0x5                   	// #5
  401ba0:	adrp	x1, 40b000 <ferror@plt+0x96c0>
  401ba4:	mov	x0, #0x0                   	// #0
  401ba8:	add	x1, x1, #0x650
  401bac:	bl	4018c0 <dcgettext@plt>
  401bb0:	mov	x2, x0
  401bb4:	mov	w1, #0x0                   	// #0
  401bb8:	mov	w0, #0x1                   	// #1
  401bbc:	bl	401600 <error@plt>
  401bc0:	cmp	w0, #0x7a
  401bc4:	b.ne	401c2c <ferror@plt+0x2ec>  // b.any
  401bc8:	adrp	x0, 41f000 <ferror@plt+0x1d6c0>
  401bcc:	strb	wzr, [x0, #496]
  401bd0:	b	401a08 <ferror@plt+0xc8>
  401bd4:	cmp	w0, #0x103
  401bd8:	b.ne	401c10 <ferror@plt+0x2d0>  // b.any
  401bdc:	mov	w0, #0x1                   	// #1
  401be0:	strb	w0, [x22, #20]
  401be4:	b	401a08 <ferror@plt+0xc8>
  401be8:	cmp	w0, #0x74
  401bec:	b.ne	401c2c <ferror@plt+0x2ec>  // b.any
  401bf0:	mov	w26, #0x0                   	// #0
  401bf4:	b	401a08 <ferror@plt+0xc8>
  401bf8:	cmn	w0, #0x2
  401bfc:	b.eq	402c6c <ferror@plt+0x132c>  // b.none
  401c00:	cmp	w0, #0x62
  401c04:	b.ne	401c24 <ferror@plt+0x2e4>  // b.any
  401c08:	mov	w26, #0x1                   	// #1
  401c0c:	b	401a08 <ferror@plt+0xc8>
  401c10:	cmp	w0, #0x104
  401c14:	b.ne	401c2c <ferror@plt+0x2ec>  // b.any
  401c18:	mov	w27, #0x1                   	// #1
  401c1c:	mov	w26, w27
  401c20:	b	401a08 <ferror@plt+0xc8>
  401c24:	cmn	w0, #0x3
  401c28:	b.eq	401c74 <ferror@plt+0x334>  // b.none
  401c2c:	mov	w0, #0x1                   	// #1
  401c30:	bl	4031a8 <ferror@plt+0x1868>
  401c34:	mov	w0, #0x1                   	// #1
  401c38:	str	w0, [sp, #108]
  401c3c:	b	401a08 <ferror@plt+0xc8>
  401c40:	mov	w0, #0x1                   	// #1
  401c44:	strb	wzr, [x22, #17]
  401c48:	strb	w0, [x22, #18]
  401c4c:	strb	wzr, [x22, #19]
  401c50:	b	401a08 <ferror@plt+0xc8>
  401c54:	mov	w0, #0x1                   	// #1
  401c58:	strb	wzr, [x22, #17]
  401c5c:	strb	wzr, [x22, #18]
  401c60:	strb	w0, [x22, #19]
  401c64:	b	401a08 <ferror@plt+0xc8>
  401c68:	mov	w0, #0x1                   	// #1
  401c6c:	strb	w0, [x22, #16]
  401c70:	b	401a08 <ferror@plt+0xc8>
  401c74:	adrp	x1, 41f000 <ferror@plt+0x1d6c0>
  401c78:	adrp	x0, 41f000 <ferror@plt+0x1d6c0>
  401c7c:	adrp	x5, 40b000 <ferror@plt+0x96c0>
  401c80:	adrp	x4, 40b000 <ferror@plt+0x96c0>
  401c84:	ldr	x0, [x0, #656]
  401c88:	add	x5, x5, #0x670
  401c8c:	ldr	x3, [x1, #512]
  401c90:	add	x4, x4, #0x680
  401c94:	adrp	x2, 40b000 <ferror@plt+0x96c0>
  401c98:	adrp	x1, 40a000 <ferror@plt+0x86c0>
  401c9c:	add	x2, x2, #0x558
  401ca0:	add	x1, x1, #0xef0
  401ca4:	mov	x6, #0x0                   	// #0
  401ca8:	bl	409708 <ferror@plt+0x7dc8>
  401cac:	mov	w0, #0x0                   	// #0
  401cb0:	bl	4015f0 <exit@plt>
  401cb4:	cmp	w0, #0x0
  401cb8:	ccmp	w27, #0x0, #0x4, ne  // ne = any
  401cbc:	b.ne	402df4 <ferror@plt+0x14b4>  // b.any
  401cc0:	ldr	w0, [sp, #108]
  401cc4:	cmp	w26, #0x0
  401cc8:	ccmp	w0, #0x0, #0x4, ge  // ge = tcont
  401ccc:	b.ne	402e04 <ferror@plt+0x14c4>  // b.any
  401cd0:	ldrb	w0, [x28, #16]
  401cd4:	cbz	w0, 402dd4 <ferror@plt+0x1494>
  401cd8:	ldr	w0, [sp, #108]
  401cdc:	cbz	w0, 402db4 <ferror@plt+0x1474>
  401ce0:	ldrb	w0, [x28, #18]
  401ce4:	cbnz	w0, 401cfc <ferror@plt+0x3bc>
  401ce8:	ldr	w1, [sp, #108]
  401cec:	ldrb	w0, [x28, #20]
  401cf0:	eor	w1, w1, #0x1
  401cf4:	tst	w1, w0
  401cf8:	b.ne	402cb0 <ferror@plt+0x1370>  // b.any
  401cfc:	adrp	x0, 41f000 <ferror@plt+0x1d6c0>
  401d00:	add	x2, x19, w20, sxtw #3
  401d04:	str	x2, [sp, #184]
  401d08:	sbfiz	x1, x20, #3, #32
  401d0c:	ldr	w0, [x0, #648]
  401d10:	cmp	w0, w20
  401d14:	b.ne	401d2c <ferror@plt+0x3ec>  // b.any
  401d18:	add	x2, x2, #0x8
  401d1c:	str	x2, [sp, #184]
  401d20:	adrp	x2, 40b000 <ferror@plt+0x96c0>
  401d24:	add	x2, x2, #0x908
  401d28:	str	x2, [x19, x1]
  401d2c:	ldr	x1, [sp, #184]
  401d30:	add	x0, x19, w0, sxtw #3
  401d34:	str	x0, [sp, #136]
  401d38:	cmp	x1, x0
  401d3c:	b.ls	402c08 <ferror@plt+0x12c8>  // b.plast
  401d40:	mov	w0, #0x20                  	// #32
  401d44:	cmp	w26, #0x1
  401d48:	mov	w1, #0x2a                  	// #42
  401d4c:	adrp	x2, 40b000 <ferror@plt+0x96c0>
  401d50:	csel	w3, w1, w0, eq  // eq = none
  401d54:	add	x0, x2, #0x940
  401d58:	str	x0, [sp, #200]
  401d5c:	mov	w0, #0x1                   	// #1
  401d60:	str	w0, [sp, #180]
  401d64:	stp	w27, w3, [sp, #212]
  401d68:	str	w3, [sp, #220]
  401d6c:	nop
  401d70:	ldr	x0, [sp, #136]
  401d74:	ldr	w1, [sp, #108]
  401d78:	ldr	x0, [x0]
  401d7c:	str	x0, [sp, #120]
  401d80:	cbz	w1, 402488 <ferror@plt+0xb48>
  401d84:	adrp	x1, 40b000 <ferror@plt+0x96c0>
  401d88:	add	x1, x1, #0x908
  401d8c:	bl	401810 <strcmp@plt>
  401d90:	str	w0, [sp, #176]
  401d94:	cbnz	w0, 402674 <ferror@plt+0xd34>
  401d98:	mov	w3, #0x1                   	// #1
  401d9c:	adrp	x1, 40b000 <ferror@plt+0x96c0>
  401da0:	mov	w2, #0x5                   	// #5
  401da4:	add	x1, x1, #0x910
  401da8:	mov	x0, #0x0                   	// #0
  401dac:	strb	w3, [x28]
  401db0:	bl	4018c0 <dcgettext@plt>
  401db4:	str	x0, [sp, #120]
  401db8:	adrp	x1, 41f000 <ferror@plt+0x1d6c0>
  401dbc:	ldr	x21, [x1, #664]
  401dc0:	adrp	x22, 40a000 <ferror@plt+0x86c0>
  401dc4:	add	x22, x22, #0xf78
  401dc8:	mov	x23, #0x0                   	// #0
  401dcc:	mov	x20, #0x1                   	// #1
  401dd0:	str	wzr, [sp, #144]
  401dd4:	str	xzr, [sp, #152]
  401dd8:	str	xzr, [sp, #192]
  401ddc:	str	wzr, [sp, #208]
  401de0:	stp	xzr, xzr, [sp, #232]
  401de4:	nop
  401de8:	mov	x3, x21
  401dec:	add	x1, sp, #0xf0
  401df0:	add	x0, sp, #0xe8
  401df4:	mov	w2, #0xa                   	// #10
  401df8:	bl	401920 <__getdelim@plt>
  401dfc:	mov	x19, x0
  401e00:	cmp	x0, #0x0
  401e04:	b.le	4021a0 <ferror@plt+0x860>
  401e08:	ldr	x27, [sp, #232]
  401e0c:	ldrb	w1, [x27]
  401e10:	cmp	w1, #0x23
  401e14:	b.eq	401f68 <ferror@plt+0x628>  // b.none
  401e18:	sub	x0, x0, #0x1
  401e1c:	ldrb	w2, [x27, x0]
  401e20:	cmp	w2, #0xa
  401e24:	b.ne	401e38 <ferror@plt+0x4f8>  // b.any
  401e28:	strb	wzr, [x27, x0]
  401e2c:	mov	x19, x0
  401e30:	ldr	x27, [sp, #232]
  401e34:	ldrb	w1, [x27]
  401e38:	cmp	w1, #0x20
  401e3c:	ccmp	w1, #0x9, #0x4, ne  // ne = any
  401e40:	b.ne	402598 <ferror@plt+0xc58>  // b.any
  401e44:	mov	x24, #0x0                   	// #0
  401e48:	add	x24, x24, #0x1
  401e4c:	add	x25, x27, x24
  401e50:	ldrb	w1, [x27, x24]
  401e54:	cmp	w1, #0x20
  401e58:	ccmp	w1, #0x9, #0x4, ne  // ne = any
  401e5c:	b.eq	401e48 <ferror@plt+0x508>  // b.none
  401e60:	str	wzr, [sp, #112]
  401e64:	cmp	w1, #0x5c
  401e68:	b.ne	401e7c <ferror@plt+0x53c>  // b.any
  401e6c:	add	x24, x24, #0x1
  401e70:	ldr	w0, [sp, #108]
  401e74:	add	x25, x27, x24
  401e78:	str	w0, [sp, #112]
  401e7c:	mov	x1, x22
  401e80:	mov	x0, x25
  401e84:	mov	x2, #0x6                   	// #6
  401e88:	bl	4016c0 <strncmp@plt>
  401e8c:	cbnz	w0, 401fc4 <ferror@plt+0x684>
  401e90:	add	x6, x24, #0x6
  401e94:	add	x0, x27, #0x7
  401e98:	add	x26, x27, x6
  401e9c:	sub	x1, x24, x26
  401ea0:	ldrb	w4, [x27, x6]
  401ea4:	add	x3, x0, x1
  401ea8:	cbnz	w4, 401ed0 <ferror@plt+0x590>
  401eac:	b	40222c <ferror@plt+0x8ec>
  401eb0:	cmp	w4, #0x2d
  401eb4:	b.eq	40222c <ferror@plt+0x8ec>  // b.none
  401eb8:	cmp	w4, #0x28
  401ebc:	b.eq	40244c <ferror@plt+0xb0c>  // b.none
  401ec0:	add	x6, x6, #0x1
  401ec4:	add	x26, x26, x3
  401ec8:	ldrb	w4, [x27, x6]
  401ecc:	cbz	w4, 40222c <ferror@plt+0x8ec>
  401ed0:	cmp	w4, #0x20
  401ed4:	ccmp	w4, #0x9, #0x4, ne  // ne = any
  401ed8:	b.ne	401eb0 <ferror@plt+0x570>  // b.any
  401edc:	ldr	x1, [sp, #128]
  401ee0:	strb	wzr, [x26]
  401ee4:	mov	x0, x25
  401ee8:	mov	x3, #0x0                   	// #0
  401eec:	add	x1, x1, #0x240
  401ef0:	mov	x2, #0x0                   	// #0
  401ef4:	str	x6, [sp, #160]
  401ef8:	str	w4, [sp, #168]
  401efc:	bl	405588 <ferror@plt+0x3c48>
  401f00:	tbnz	x0, #63, 401f5c <ferror@plt+0x61c>
  401f04:	ldr	w4, [sp, #168]
  401f08:	str	w0, [x28, #32]
  401f0c:	cmp	w4, #0x28
  401f10:	ldr	x6, [sp, #160]
  401f14:	b.eq	402478 <ferror@plt+0xb38>  // b.none
  401f18:	add	x6, x6, #0x1
  401f1c:	cmp	w4, #0x2d
  401f20:	add	x24, x27, x6
  401f24:	mov	x0, x24
  401f28:	b.eq	402274 <ferror@plt+0x934>  // b.none
  401f2c:	nop
  401f30:	mov	x1, #0x200                 	// #512
  401f34:	str	x1, [x28, #8]
  401f38:	mov	x1, #0x80                  	// #128
  401f3c:	ldrb	w0, [x0]
  401f40:	str	x1, [x28, #40]
  401f44:	cmp	w0, #0x20
  401f48:	b.ne	401f54 <ferror@plt+0x614>  // b.any
  401f4c:	add	x6, x6, #0x1
  401f50:	ldrb	w0, [x27, x6]
  401f54:	cmp	w0, #0x28
  401f58:	b.eq	4025a4 <ferror@plt+0xc64>  // b.none
  401f5c:	ldrb	w0, [x28, #18]
  401f60:	add	x23, x23, #0x1
  401f64:	cbnz	w0, 4022d8 <ferror@plt+0x998>
  401f68:	ldr	w0, [x21]
  401f6c:	tst	w0, #0x30
  401f70:	b.ne	4021a0 <ferror@plt+0x860>  // b.any
  401f74:	adds	x20, x20, #0x1
  401f78:	b.ne	401de8 <ferror@plt+0x4a8>  // b.any
  401f7c:	mov	w2, #0x5                   	// #5
  401f80:	adrp	x1, 40b000 <ferror@plt+0x96c0>
  401f84:	mov	x0, #0x0                   	// #0
  401f88:	add	x1, x1, #0x920
  401f8c:	bl	4018c0 <dcgettext@plt>
  401f90:	mov	x19, x0
  401f94:	ldr	x2, [sp, #120]
  401f98:	mov	w1, #0x3                   	// #3
  401f9c:	mov	w0, #0x0                   	// #0
  401fa0:	bl	408618 <ferror@plt+0x6cd8>
  401fa4:	mov	x3, x0
  401fa8:	mov	x2, x19
  401fac:	mov	w1, #0x0                   	// #0
  401fb0:	mov	w0, #0x1                   	// #1
  401fb4:	bl	401600 <error@plt>
  401fb8:	mov	x0, #0x200                 	// #512
  401fbc:	str	x0, [x28, #8]
  401fc0:	b	401aac <ferror@plt+0x16c>
  401fc4:	ldrb	w26, [x25]
  401fc8:	sub	x1, x19, x24
  401fcc:	ldr	x0, [x28, #24]
  401fd0:	cmp	w26, #0x5c
  401fd4:	cinc	x0, x0, eq  // eq = none
  401fd8:	cmp	x1, x0
  401fdc:	b.cc	401f5c <ferror@plt+0x61c>  // b.lo, b.ul, b.last
  401fe0:	str	xzr, [x28, #40]
  401fe4:	bl	401820 <__ctype_b_loc@plt>
  401fe8:	ldr	x6, [x0]
  401fec:	ubfiz	x2, x26, #1, #8
  401ff0:	ldrh	w1, [x6, x2]
  401ff4:	tbz	w1, #12, 401f5c <ferror@plt+0x61c>
  401ff8:	mov	x1, #0x1                   	// #1
  401ffc:	nop
  402000:	ldrb	w3, [x25, x1]
  402004:	mov	x2, x1
  402008:	add	x1, x1, #0x1
  40200c:	ldrh	w3, [x6, x3, lsl #1]
  402010:	tbnz	w3, #12, 402000 <ferror@plt+0x6c0>
  402014:	str	x2, [x28, #40]
  402018:	sub	x1, x2, #0x2
  40201c:	cmp	x1, #0x7e
  402020:	b.hi	401f5c <ferror@plt+0x61c>  // b.pmore
  402024:	and	x6, x2, #0x1
  402028:	tbnz	w2, #0, 401f5c <ferror@plt+0x61c>
  40202c:	add	x3, x24, x2
  402030:	lsl	x1, x2, #2
  402034:	str	x1, [x28, #8]
  402038:	ldrb	w1, [x27, x3]
  40203c:	cmp	w1, #0x20
  402040:	ccmp	w1, #0x9, #0x4, ne  // ne = any
  402044:	b.ne	401f5c <ferror@plt+0x61c>  // b.any
  402048:	strb	wzr, [x27, x3]
  40204c:	add	x2, x25, x2
  402050:	mov	x1, x25
  402054:	ldr	x4, [x0]
  402058:	ldrb	w0, [x1]
  40205c:	ldrh	w0, [x4, x0, lsl #1]
  402060:	tbz	w0, #12, 401f5c <ferror@plt+0x61c>
  402064:	add	x1, x1, #0x1
  402068:	cmp	x1, x2
  40206c:	b.ne	402058 <ferror@plt+0x718>  // b.any
  402070:	ldrb	w0, [x1]
  402074:	cbnz	w0, 401f5c <ferror@plt+0x61c>
  402078:	adrp	x0, 41f000 <ferror@plt+0x1d6c0>
  40207c:	add	x1, x0, #0x1f0
  402080:	add	x0, x3, #0x1
  402084:	sub	x2, x19, x0
  402088:	cmp	x2, #0x1
  40208c:	ldr	w2, [x1, #4]
  402090:	b.eq	4026d4 <ferror@plt+0xd94>  // b.none
  402094:	ldrb	w4, [x27, x0]
  402098:	mov	w8, #0x2a                  	// #42
  40209c:	cmp	w4, #0x20
  4020a0:	ccmp	w4, w8, #0x4, ne  // ne = any
  4020a4:	b.ne	4026d4 <ferror@plt+0xd94>  // b.any
  4020a8:	cmp	w2, #0x1
  4020ac:	b.eq	4020b8 <ferror@plt+0x778>  // b.none
  4020b0:	add	x0, x3, #0x2
  4020b4:	str	wzr, [x1, #4]
  4020b8:	ldr	w1, [sp, #112]
  4020bc:	add	x26, x27, x0
  4020c0:	cbnz	w1, 402b34 <ferror@plt+0x11f4>
  4020c4:	ldr	w0, [sp, #176]
  4020c8:	cbnz	w0, 4020e0 <ferror@plt+0x7a0>
  4020cc:	ldrb	w0, [x26]
  4020d0:	cmp	w0, #0x2d
  4020d4:	b.ne	4020e0 <ferror@plt+0x7a0>  // b.any
  4020d8:	ldrb	w0, [x26, #1]
  4020dc:	cbz	w0, 401f5c <ferror@plt+0x61c>
  4020e0:	ldrb	w27, [x28, #17]
  4020e4:	cbnz	w27, 402440 <ferror@plt+0xb00>
  4020e8:	mov	w1, #0xa                   	// #10
  4020ec:	mov	x0, x26
  4020f0:	bl	401870 <strchr@plt>
  4020f4:	cmp	x0, #0x0
  4020f8:	ldr	w1, [sp, #108]
  4020fc:	cset	w19, ne  // ne = any
  402100:	csel	w27, wzr, w1, eq  // eq = none
  402104:	add	x2, sp, #0xf8
  402108:	add	x1, sp, #0x148
  40210c:	mov	x0, x26
  402110:	bl	402fe8 <ferror@plt+0x16a8>
  402114:	ands	w8, w0, #0xff
  402118:	b.ne	40231c <ferror@plt+0x9dc>  // b.any
  40211c:	ldr	x1, [sp, #152]
  402120:	ldrb	w0, [x28, #17]
  402124:	add	x1, x1, #0x1
  402128:	str	x1, [sp, #152]
  40212c:	cbnz	w0, 40218c <ferror@plt+0x84c>
  402130:	cbz	w19, 402158 <ferror@plt+0x818>
  402134:	adrp	x0, 41f000 <ferror@plt+0x1d6c0>
  402138:	ldr	x0, [x0, #656]
  40213c:	ldp	x1, x2, [x0, #40]
  402140:	cmp	x1, x2
  402144:	b.cs	402c14 <ferror@plt+0x12d4>  // b.hs, b.nlast
  402148:	add	x2, x1, #0x1
  40214c:	str	x2, [x0, #40]
  402150:	mov	w0, #0x5c                  	// #92
  402154:	strb	w0, [x1]
  402158:	mov	w1, w27
  40215c:	mov	x0, x26
  402160:	bl	402f20 <ferror@plt+0x15e0>
  402164:	mov	w2, #0x5                   	// #5
  402168:	adrp	x1, 40b000 <ferror@plt+0x96c0>
  40216c:	mov	x0, #0x0                   	// #0
  402170:	add	x1, x1, #0x970
  402174:	bl	4018c0 <dcgettext@plt>
  402178:	mov	x2, x0
  40217c:	adrp	x1, 40b000 <ferror@plt+0x96c0>
  402180:	mov	w0, #0x1                   	// #1
  402184:	add	x1, x1, #0x988
  402188:	bl	4016f0 <__printf_chk@plt>
  40218c:	ldr	w0, [sp, #108]
  402190:	str	w0, [sp, #144]
  402194:	ldr	w0, [x21]
  402198:	tst	w0, #0x30
  40219c:	b.eq	401f74 <ferror@plt+0x634>  // b.none
  4021a0:	ldr	x0, [sp, #232]
  4021a4:	bl	401850 <free@plt>
  4021a8:	ldr	w0, [x21]
  4021ac:	and	w19, w0, #0x20
  4021b0:	tbnz	w0, #5, 40277c <ferror@plt+0xe3c>
  4021b4:	ldr	w0, [sp, #176]
  4021b8:	cbnz	w0, 40270c <ferror@plt+0xdcc>
  4021bc:	ldr	w0, [sp, #144]
  4021c0:	cbz	w0, 40271c <ferror@plt+0xddc>
  4021c4:	ldrb	w0, [x28, #17]
  4021c8:	cbnz	w0, 4026c8 <ferror@plt+0xd88>
  4021cc:	cbnz	x23, 402a80 <ferror@plt+0x1140>
  4021d0:	ldr	x0, [sp, #152]
  4021d4:	cbnz	x0, 402a44 <ferror@plt+0x1104>
  4021d8:	ldr	x0, [sp, #192]
  4021dc:	cbnz	x0, 402a08 <ferror@plt+0x10c8>
  4021e0:	ldrb	w0, [x28, #16]
  4021e4:	cbz	w0, 4026c8 <ferror@plt+0xd88>
  4021e8:	ldr	w0, [sp, #208]
  4021ec:	cbz	w0, 402880 <ferror@plt+0xf40>
  4021f0:	ldr	x0, [sp, #152]
  4021f4:	ldr	x1, [sp, #192]
  4021f8:	orr	x0, x0, x1
  4021fc:	cbnz	x0, 402218 <ferror@plt+0x8d8>
  402200:	ldrb	w19, [x28, #20]
  402204:	cmp	x23, #0x0
  402208:	cset	w0, eq  // eq = none
  40220c:	eor	w19, w19, #0x1
  402210:	orr	w0, w0, w19
  402214:	and	w19, w0, #0xff
  402218:	and	w0, w19, #0x1
  40221c:	ldr	w1, [sp, #180]
  402220:	and	w0, w1, w0
  402224:	str	w0, [sp, #180]
  402228:	b	4024a4 <ferror@plt+0xb64>
  40222c:	ldr	x1, [sp, #128]
  402230:	strb	wzr, [x26]
  402234:	mov	x0, x25
  402238:	mov	x3, #0x0                   	// #0
  40223c:	add	x1, x1, #0x240
  402240:	mov	x2, #0x0                   	// #0
  402244:	str	w4, [sp, #160]
  402248:	str	x6, [sp, #168]
  40224c:	bl	405588 <ferror@plt+0x3c48>
  402250:	ldr	w4, [sp, #160]
  402254:	ldr	x6, [sp, #168]
  402258:	tbnz	x0, #63, 401f5c <ferror@plt+0x61c>
  40225c:	add	x6, x6, #0x1
  402260:	str	w0, [x28, #32]
  402264:	add	x24, x27, x6
  402268:	cmp	w4, #0x2d
  40226c:	mov	x0, x24
  402270:	b.ne	401f30 <ferror@plt+0x5f0>  // b.any
  402274:	add	x3, sp, #0xf8
  402278:	mov	x4, #0x0                   	// #0
  40227c:	mov	w2, #0x0                   	// #0
  402280:	mov	x1, #0x0                   	// #0
  402284:	str	x6, [sp, #160]
  402288:	bl	409ec8 <ferror@plt+0x8588>
  40228c:	cbnz	w0, 401f5c <ferror@plt+0x61c>
  402290:	ldr	x1, [sp, #248]
  402294:	sub	x0, x1, #0x1
  402298:	cmp	x0, #0x1ff
  40229c:	b.hi	401f5c <ferror@plt+0x61c>  // b.pmore
  4022a0:	tst	x1, #0x7
  4022a4:	b.ne	401f5c <ferror@plt+0x61c>  // b.any
  4022a8:	str	x1, [x28, #8]
  4022ac:	ldr	x6, [sp, #160]
  4022b0:	b	4022bc <ferror@plt+0x97c>
  4022b4:	add	x6, x6, #0x1
  4022b8:	add	x24, x27, x6
  4022bc:	ldrb	w2, [x27, x6]
  4022c0:	sub	w2, w2, #0x30
  4022c4:	cmp	w2, #0x9
  4022c8:	b.ls	4022b4 <ferror@plt+0x974>  // b.plast
  4022cc:	mov	x0, x24
  4022d0:	lsr	x1, x1, #2
  4022d4:	b	401f3c <ferror@plt+0x5fc>
  4022d8:	ldr	x1, [sp, #200]
  4022dc:	mov	w2, #0x5                   	// #5
  4022e0:	mov	x0, #0x0                   	// #0
  4022e4:	bl	4018c0 <dcgettext@plt>
  4022e8:	mov	x19, x0
  4022ec:	ldr	x2, [sp, #120]
  4022f0:	mov	w1, #0x3                   	// #3
  4022f4:	mov	w0, #0x0                   	// #0
  4022f8:	bl	408618 <ferror@plt+0x6cd8>
  4022fc:	mov	x3, x0
  402300:	mov	x5, x22
  402304:	mov	x4, x20
  402308:	mov	x2, x19
  40230c:	mov	w1, #0x0                   	// #0
  402310:	mov	w0, #0x0                   	// #0
  402314:	bl	401600 <error@plt>
  402318:	b	401f68 <ferror@plt+0x628>
  40231c:	ldrb	w0, [x28, #16]
  402320:	cbz	w0, 40232c <ferror@plt+0x9ec>
  402324:	ldrb	w0, [sp, #248]
  402328:	cbnz	w0, 40218c <ferror@plt+0x84c>
  40232c:	ldr	x10, [x28, #40]
  402330:	cmp	xzr, x10, lsr #1
  402334:	lsr	x10, x10, #1
  402338:	b.eq	4026e4 <ferror@plt+0xda4>  // b.none
  40233c:	str	w8, [sp, #112]
  402340:	mov	x24, #0x0                   	// #0
  402344:	str	x10, [sp, #144]
  402348:	bl	401650 <__ctype_tolower_loc@plt>
  40234c:	ldr	x1, [sp, #128]
  402350:	mov	x7, x25
  402354:	ldr	w8, [sp, #112]
  402358:	add	x2, sp, #0x148
  40235c:	add	x6, x1, #0x200
  402360:	ldr	x5, [x0]
  402364:	ldr	x10, [sp, #144]
  402368:	b	40239c <ferror@plt+0xa5c>
  40236c:	ldrb	w1, [x7, #1]
  402370:	and	x0, x0, #0xf
  402374:	add	x0, x6, x0
  402378:	ldr	w1, [x5, x1, lsl #2]
  40237c:	ldrb	w0, [x0, #80]
  402380:	cmp	w1, w0
  402384:	b.ne	4023bc <ferror@plt+0xa7c>  // b.any
  402388:	add	x24, x24, #0x1
  40238c:	add	x7, x7, #0x2
  402390:	cmp	x10, x24
  402394:	add	x2, x2, #0x1
  402398:	b.eq	4026e4 <ferror@plt+0xda4>  // b.none
  40239c:	ldrb	w0, [x2]
  4023a0:	ldrb	w3, [x7]
  4023a4:	ubfx	x1, x0, #4, #4
  4023a8:	add	x1, x6, x1
  4023ac:	ldr	w3, [x5, x3, lsl #2]
  4023b0:	ldrb	w1, [x1, #80]
  4023b4:	cmp	w3, w1
  4023b8:	b.eq	40236c <ferror@plt+0xa2c>  // b.none
  4023bc:	ldr	x1, [sp, #192]
  4023c0:	ldrb	w0, [x28, #17]
  4023c4:	add	x1, x1, #0x1
  4023c8:	str	x1, [sp, #192]
  4023cc:	cbnz	w0, 40218c <ferror@plt+0x84c>
  4023d0:	cbz	w19, 4023f8 <ferror@plt+0xab8>
  4023d4:	adrp	x0, 41f000 <ferror@plt+0x1d6c0>
  4023d8:	ldr	x0, [x0, #656]
  4023dc:	ldp	x1, x2, [x0, #40]
  4023e0:	cmp	x1, x2
  4023e4:	b.cs	402c34 <ferror@plt+0x12f4>  // b.hs, b.nlast
  4023e8:	add	x2, x1, #0x1
  4023ec:	str	x2, [x0, #40]
  4023f0:	mov	w0, #0x5c                  	// #92
  4023f4:	strb	w0, [x1]
  4023f8:	mov	w1, w27
  4023fc:	mov	x0, x26
  402400:	str	x10, [sp, #112]
  402404:	bl	402f20 <ferror@plt+0x15e0>
  402408:	ldr	x10, [sp, #112]
  40240c:	cmp	x10, x24
  402410:	b.eq	402828 <ferror@plt+0xee8>  // b.none
  402414:	adrp	x1, 40b000 <ferror@plt+0x96c0>
  402418:	add	x1, x1, #0x990
  40241c:	mov	w2, #0x5                   	// #5
  402420:	mov	x0, #0x0                   	// #0
  402424:	bl	4018c0 <dcgettext@plt>
  402428:	adrp	x1, 40b000 <ferror@plt+0x96c0>
  40242c:	mov	x2, x0
  402430:	add	x1, x1, #0x988
  402434:	mov	w0, #0x1                   	// #1
  402438:	bl	4016f0 <__printf_chk@plt>
  40243c:	b	40218c <ferror@plt+0x84c>
  402440:	mov	w27, #0x0                   	// #0
  402444:	mov	w19, #0x0                   	// #0
  402448:	b	402104 <ferror@plt+0x7c4>
  40244c:	ldr	x1, [sp, #128]
  402450:	strb	wzr, [x26]
  402454:	mov	x0, x25
  402458:	mov	x3, #0x0                   	// #0
  40245c:	add	x1, x1, #0x240
  402460:	mov	x2, #0x0                   	// #0
  402464:	str	x6, [sp, #160]
  402468:	bl	405588 <ferror@plt+0x3c48>
  40246c:	ldr	x6, [sp, #160]
  402470:	tbnz	x0, #63, 401f5c <ferror@plt+0x61c>
  402474:	str	w0, [x28, #32]
  402478:	mov	w0, #0x28                  	// #40
  40247c:	strb	w0, [x26]
  402480:	add	x0, x27, x6
  402484:	b	401f30 <ferror@plt+0x5f0>
  402488:	ldr	x0, [sp, #120]
  40248c:	add	x2, sp, #0x148
  402490:	add	x1, sp, #0x100
  402494:	bl	402fe8 <ferror@plt+0x16a8>
  402498:	ands	w19, w0, #0xff
  40249c:	b.ne	4024f0 <ferror@plt+0xbb0>  // b.any
  4024a0:	str	w19, [sp, #180]
  4024a4:	ldr	x0, [sp, #136]
  4024a8:	ldr	x1, [sp, #184]
  4024ac:	add	x0, x0, #0x8
  4024b0:	str	x0, [sp, #136]
  4024b4:	cmp	x1, x0
  4024b8:	b.hi	401d70 <ferror@plt+0x430>  // b.pmore
  4024bc:	adrp	x0, 41f000 <ferror@plt+0x1d6c0>
  4024c0:	ldrb	w0, [x0, #688]
  4024c4:	cbnz	w0, 4029a8 <ferror@plt+0x1068>
  4024c8:	ldr	w0, [sp, #180]
  4024cc:	ldp	x19, x20, [sp, #16]
  4024d0:	eor	w0, w0, #0x1
  4024d4:	and	w0, w0, #0xff
  4024d8:	ldp	x21, x22, [sp, #32]
  4024dc:	ldp	x23, x24, [sp, #48]
  4024e0:	ldp	x25, x26, [sp, #64]
  4024e4:	ldp	x27, x28, [sp, #80]
  4024e8:	ldp	x29, x30, [sp], #400
  4024ec:	ret
  4024f0:	ldr	x0, [sp, #120]
  4024f4:	mov	w1, #0x5c                  	// #92
  4024f8:	bl	401870 <strchr@plt>
  4024fc:	cbz	x0, 4029ec <ferror@plt+0x10ac>
  402500:	adrp	x0, 41f000 <ferror@plt+0x1d6c0>
  402504:	adrp	x1, 41f000 <ferror@plt+0x1d6c0>
  402508:	add	x21, x1, #0x1f0
  40250c:	ldrb	w0, [x0, #496]
  402510:	cmp	w0, #0xa
  402514:	b.eq	4028c0 <ferror@plt+0xf80>  // b.none
  402518:	ldr	w0, [sp, #212]
  40251c:	cbnz	w0, 402ab8 <ferror@plt+0x1178>
  402520:	ldr	x0, [x28, #40]
  402524:	adrp	x20, 41f000 <ferror@plt+0x1d6c0>
  402528:	cmp	xzr, x0, lsr #1
  40252c:	b.eq	4027c0 <ferror@plt+0xe80>  // b.none
  402530:	add	x20, x20, #0x290
  402534:	mov	w19, #0x0                   	// #0
  402538:	adrp	x24, 40b000 <ferror@plt+0x96c0>
  40253c:	add	x23, sp, #0x100
  402540:	add	x24, x24, #0xb40
  402544:	mov	x22, #0x0                   	// #0
  402548:	ldrb	w2, [x23], #1
  40254c:	mov	x1, x24
  402550:	mov	w0, #0x1                   	// #1
  402554:	add	x22, x22, #0x1
  402558:	bl	4016f0 <__printf_chk@plt>
  40255c:	ldr	x0, [x28, #40]
  402560:	cmp	x22, x0, lsr #1
  402564:	b.cc	402548 <ferror@plt+0xc08>  // b.lo, b.ul, b.last
  402568:	ldr	w0, [sp, #212]
  40256c:	cbz	w0, 4027c8 <ferror@plt+0xe88>
  402570:	ldr	x0, [x20]
  402574:	ldrb	w1, [x21]
  402578:	ldr	w19, [sp, #180]
  40257c:	ldp	x2, x3, [x0, #40]
  402580:	cmp	x2, x3
  402584:	b.cs	402c20 <ferror@plt+0x12e0>  // b.hs, b.nlast
  402588:	add	x3, x2, #0x1
  40258c:	str	x3, [x0, #40]
  402590:	strb	w1, [x2]
  402594:	b	4024a0 <ferror@plt+0xb60>
  402598:	mov	x25, x27
  40259c:	mov	x24, #0x0                   	// #0
  4025a0:	b	401e60 <ferror@plt+0x520>
  4025a4:	add	x6, x6, #0x1
  4025a8:	subs	x19, x19, x6
  4025ac:	b.eq	401f5c <ferror@plt+0x61c>  // b.none
  4025b0:	add	x26, x27, x6
  4025b4:	subs	x0, x19, #0x1
  4025b8:	b.ne	4025c8 <ferror@plt+0xc88>  // b.any
  4025bc:	b	402764 <ferror@plt+0xe24>
  4025c0:	subs	x0, x0, #0x1
  4025c4:	b.eq	402764 <ferror@plt+0xe24>  // b.none
  4025c8:	ldrb	w2, [x26, x0]
  4025cc:	add	x4, x26, x0
  4025d0:	cmp	w2, #0x29
  4025d4:	b.ne	4025c0 <ferror@plt+0xc80>  // b.any
  4025d8:	ldr	w2, [sp, #112]
  4025dc:	cbnz	w2, 402ba8 <ferror@plt+0x1268>
  4025e0:	add	x0, x0, #0x1
  4025e4:	strb	wzr, [x4]
  4025e8:	ldrb	w2, [x26, x0]
  4025ec:	cmp	w2, #0x20
  4025f0:	ccmp	w2, #0x9, #0x4, ne  // ne = any
  4025f4:	b.ne	40260c <ferror@plt+0xccc>  // b.any
  4025f8:	add	x0, x0, #0x1
  4025fc:	ldrb	w2, [x26, x0]
  402600:	cmp	w2, #0x20
  402604:	ccmp	w2, #0x9, #0x4, ne  // ne = any
  402608:	b.eq	4025f8 <ferror@plt+0xcb8>  // b.none
  40260c:	cmp	w2, #0x3d
  402610:	b.ne	401f5c <ferror@plt+0x61c>  // b.any
  402614:	add	x0, x0, #0x1
  402618:	add	x0, x26, x0
  40261c:	ldrb	w2, [x0]
  402620:	mov	x25, x0
  402624:	add	x0, x0, #0x1
  402628:	cmp	w2, #0x20
  40262c:	ccmp	w2, #0x9, #0x4, ne  // ne = any
  402630:	b.eq	40261c <ferror@plt+0xcdc>  // b.none
  402634:	mov	x27, x1
  402638:	mov	x19, #0x0                   	// #0
  40263c:	b	402658 <ferror@plt+0xd18>
  402640:	bl	401820 <__ctype_b_loc@plt>
  402644:	ubfiz	x24, x24, #1, #8
  402648:	ldr	x0, [x0]
  40264c:	add	x19, x19, #0x1
  402650:	ldrh	w0, [x0, x24]
  402654:	tbz	w0, #12, 401f5c <ferror@plt+0x61c>
  402658:	ldrb	w24, [x25, x19]
  40265c:	cmp	x27, w19, uxtw
  402660:	b.hi	402640 <ferror@plt+0xd00>  // b.pmore
  402664:	cmp	w24, #0x0
  402668:	cset	w0, eq  // eq = none
  40266c:	cbnz	w0, 4020c4 <ferror@plt+0x784>
  402670:	b	401f5c <ferror@plt+0x61c>
  402674:	ldr	x0, [sp, #120]
  402678:	adrp	x1, 40a000 <ferror@plt+0x86c0>
  40267c:	add	x1, x1, #0xee8
  402680:	bl	405b70 <ferror@plt+0x4230>
  402684:	mov	x21, x0
  402688:	cbnz	x0, 401dc0 <ferror@plt+0x480>
  40268c:	bl	401910 <__errno_location@plt>
  402690:	mov	x3, x0
  402694:	ldr	x2, [sp, #120]
  402698:	mov	w1, #0x3                   	// #3
  40269c:	ldr	w19, [x3]
  4026a0:	mov	w0, #0x0                   	// #0
  4026a4:	bl	408618 <ferror@plt+0x6cd8>
  4026a8:	mov	x3, x0
  4026ac:	mov	w1, w19
  4026b0:	mov	w0, #0x0                   	// #0
  4026b4:	adrp	x2, 40b000 <ferror@plt+0x96c0>
  4026b8:	add	x2, x2, #0x648
  4026bc:	bl	401600 <error@plt>
  4026c0:	mov	w0, #0x0                   	// #0
  4026c4:	b	40221c <ferror@plt+0x8dc>
  4026c8:	ldr	w0, [sp, #208]
  4026cc:	cbnz	w0, 4021f0 <ferror@plt+0x8b0>
  4026d0:	b	402218 <ferror@plt+0x8d8>
  4026d4:	cbz	w2, 401f5c <ferror@plt+0x61c>
  4026d8:	mov	w2, #0x1                   	// #1
  4026dc:	str	w2, [x1, #4]
  4026e0:	b	4020b8 <ferror@plt+0x778>
  4026e4:	ldrb	w0, [x28, #17]
  4026e8:	str	w0, [sp, #208]
  4026ec:	cbnz	w0, 40218c <ferror@plt+0x84c>
  4026f0:	ldrb	w0, [x28, #19]
  4026f4:	str	w0, [sp, #208]
  4026f8:	cbnz	w0, 40218c <ferror@plt+0x84c>
  4026fc:	cbz	w19, 402818 <ferror@plt+0xed8>
  402700:	mov	x24, x10
  402704:	str	w8, [sp, #208]
  402708:	b	4023d4 <ferror@plt+0xa94>
  40270c:	mov	x0, x21
  402710:	bl	40a830 <ferror@plt+0x8ef0>
  402714:	cbz	w0, 4021bc <ferror@plt+0x87c>
  402718:	b	40268c <ferror@plt+0xd4c>
  40271c:	mov	w2, #0x5                   	// #5
  402720:	adrp	x1, 40b000 <ferror@plt+0x96c0>
  402724:	mov	x0, #0x0                   	// #0
  402728:	add	x1, x1, #0x9b0
  40272c:	bl	4018c0 <dcgettext@plt>
  402730:	mov	x20, x0
  402734:	ldr	x2, [sp, #120]
  402738:	mov	w1, #0x3                   	// #3
  40273c:	mov	w0, #0x0                   	// #0
  402740:	bl	408618 <ferror@plt+0x6cd8>
  402744:	mov	x3, x0
  402748:	mov	x2, x20
  40274c:	adrp	x4, 40a000 <ferror@plt+0x86c0>
  402750:	mov	w1, #0x0                   	// #0
  402754:	add	x4, x4, #0xf78
  402758:	mov	w0, #0x0                   	// #0
  40275c:	bl	401600 <error@plt>
  402760:	b	402218 <ferror@plt+0x8d8>
  402764:	ldrb	w0, [x26]
  402768:	cmp	w0, #0x29
  40276c:	b.ne	401f5c <ferror@plt+0x61c>  // b.any
  402770:	mov	x4, x26
  402774:	mov	x0, #0x0                   	// #0
  402778:	b	4025d8 <ferror@plt+0xc98>
  40277c:	mov	w2, #0x5                   	// #5
  402780:	adrp	x1, 40b000 <ferror@plt+0x96c0>
  402784:	mov	x0, #0x0                   	// #0
  402788:	add	x1, x1, #0x9a0
  40278c:	bl	4018c0 <dcgettext@plt>
  402790:	mov	x19, x0
  402794:	ldr	x2, [sp, #120]
  402798:	mov	w1, #0x3                   	// #3
  40279c:	mov	w0, #0x0                   	// #0
  4027a0:	bl	408618 <ferror@plt+0x6cd8>
  4027a4:	mov	x3, x0
  4027a8:	mov	x2, x19
  4027ac:	mov	w0, #0x0                   	// #0
  4027b0:	mov	w1, #0x0                   	// #0
  4027b4:	bl	401600 <error@plt>
  4027b8:	mov	w0, #0x0                   	// #0
  4027bc:	b	40221c <ferror@plt+0x8dc>
  4027c0:	add	x20, x20, #0x290
  4027c4:	mov	w19, #0x0                   	// #0
  4027c8:	ldr	x0, [x20]
  4027cc:	ldp	x1, x2, [x0, #40]
  4027d0:	cmp	x1, x2
  4027d4:	b.cs	402c60 <ferror@plt+0x1320>  // b.hs, b.nlast
  4027d8:	add	x2, x1, #0x1
  4027dc:	str	x2, [x0, #40]
  4027e0:	mov	w0, #0x20                  	// #32
  4027e4:	strb	w0, [x1]
  4027e8:	ldr	x0, [x20]
  4027ec:	ldp	x1, x2, [x0, #40]
  4027f0:	cmp	x1, x2
  4027f4:	b.cs	402c54 <ferror@plt+0x1314>  // b.hs, b.nlast
  4027f8:	add	x2, x1, #0x1
  4027fc:	str	x2, [x0, #40]
  402800:	ldrb	w0, [sp, #216]
  402804:	strb	w0, [x1]
  402808:	ldr	x0, [sp, #120]
  40280c:	mov	w1, w19
  402810:	bl	402f20 <ferror@plt+0x15e0>
  402814:	b	402570 <ferror@plt+0xc30>
  402818:	mov	w1, w27
  40281c:	mov	x0, x26
  402820:	str	w8, [sp, #208]
  402824:	bl	402f20 <ferror@plt+0x15e0>
  402828:	ldrb	w0, [x28, #19]
  40282c:	cbnz	w0, 40218c <ferror@plt+0x84c>
  402830:	adrp	x1, 40b000 <ferror@plt+0x96c0>
  402834:	mov	w2, #0x5                   	// #5
  402838:	add	x1, x1, #0x998
  40283c:	b	402420 <ferror@plt+0xae0>
  402840:	ldrb	w0, [x28, #19]
  402844:	ldr	w1, [sp, #108]
  402848:	eor	w0, w0, #0x1
  40284c:	orr	w0, w1, w0
  402850:	tst	w0, #0xff
  402854:	b.ne	401ce8 <ferror@plt+0x3a8>  // b.any
  402858:	adrp	x1, 40b000 <ferror@plt+0x96c0>
  40285c:	add	x1, x1, #0x888
  402860:	mov	w2, #0x5                   	// #5
  402864:	mov	x0, #0x0                   	// #0
  402868:	bl	4018c0 <dcgettext@plt>
  40286c:	mov	w1, #0x0                   	// #0
  402870:	mov	x2, x0
  402874:	mov	w0, #0x0                   	// #0
  402878:	bl	401600 <error@plt>
  40287c:	b	401c2c <ferror@plt+0x2ec>
  402880:	mov	w2, #0x5                   	// #5
  402884:	adrp	x1, 40b000 <ferror@plt+0x96c0>
  402888:	mov	x0, #0x0                   	// #0
  40288c:	add	x1, x1, #0xb08
  402890:	bl	4018c0 <dcgettext@plt>
  402894:	mov	x20, x0
  402898:	ldr	x2, [sp, #120]
  40289c:	mov	w1, #0x3                   	// #3
  4028a0:	mov	w0, #0x0                   	// #0
  4028a4:	bl	408618 <ferror@plt+0x6cd8>
  4028a8:	mov	x3, x0
  4028ac:	mov	x2, x20
  4028b0:	mov	w1, #0x0                   	// #0
  4028b4:	mov	w0, #0x0                   	// #0
  4028b8:	bl	401600 <error@plt>
  4028bc:	b	402218 <ferror@plt+0x8d8>
  4028c0:	ldr	w0, [sp, #212]
  4028c4:	cbz	w0, 402c28 <ferror@plt+0x12e8>
  4028c8:	adrp	x0, 41f000 <ferror@plt+0x1d6c0>
  4028cc:	adrp	x1, 41f000 <ferror@plt+0x1d6c0>
  4028d0:	add	x20, x1, #0x290
  4028d4:	ldr	x0, [x0, #656]
  4028d8:	ldp	x1, x2, [x0, #40]
  4028dc:	cmp	x1, x2
  4028e0:	b.cs	402c74 <ferror@plt+0x1334>  // b.hs, b.nlast
  4028e4:	add	x2, x1, #0x1
  4028e8:	str	x2, [x0, #40]
  4028ec:	mov	w0, #0x5c                  	// #92
  4028f0:	strb	w0, [x1]
  4028f4:	ldr	x2, [sp, #128]
  4028f8:	adrp	x1, 41f000 <ferror@plt+0x1d6c0>
  4028fc:	ldr	w0, [x28, #32]
  402900:	ldr	x1, [x1, #656]
  402904:	add	x0, x2, x0, lsl #3
  402908:	ldr	x0, [x0, #576]
  40290c:	bl	4018d0 <fputs_unlocked@plt>
  402910:	ldr	x2, [x28, #8]
  402914:	cmp	x2, #0x1ff
  402918:	b.hi	402dac <ferror@plt+0x146c>  // b.pmore
  40291c:	adrp	x1, 40b000 <ferror@plt+0x96c0>
  402920:	mov	w0, #0x1                   	// #1
  402924:	add	x1, x1, #0xb28
  402928:	bl	4016f0 <__printf_chk@plt>
  40292c:	adrp	x1, 41f000 <ferror@plt+0x1d6c0>
  402930:	mov	x2, #0x2                   	// #2
  402934:	adrp	x0, 40b000 <ferror@plt+0x96c0>
  402938:	add	x0, x0, #0xb30
  40293c:	ldr	x3, [x1, #656]
  402940:	mov	x1, #0x1                   	// #1
  402944:	bl	4015c0 <fwrite_unlocked@plt>
  402948:	ldr	x0, [sp, #120]
  40294c:	mov	w1, #0x1                   	// #1
  402950:	bl	402f20 <ferror@plt+0x15e0>
  402954:	adrp	x1, 41f000 <ferror@plt+0x1d6c0>
  402958:	adrp	x0, 40b000 <ferror@plt+0x96c0>
  40295c:	mov	x2, #0x4                   	// #4
  402960:	add	x0, x0, #0xb38
  402964:	ldr	x3, [x1, #656]
  402968:	mov	x1, #0x1                   	// #1
  40296c:	bl	4015c0 <fwrite_unlocked@plt>
  402970:	ldr	w0, [sp, #212]
  402974:	cbnz	w0, 402da4 <ferror@plt+0x1464>
  402978:	ldr	x0, [x20]
  40297c:	ldp	x1, x2, [x0, #40]
  402980:	cmp	x1, x2
  402984:	b.cs	402c48 <ferror@plt+0x1308>  // b.hs, b.nlast
  402988:	add	x2, x1, #0x1
  40298c:	str	x2, [x0, #40]
  402990:	mov	w0, #0x5c                  	// #92
  402994:	strb	w0, [x1]
  402998:	ldr	x0, [x28, #40]
  40299c:	cmp	xzr, x0, lsr #1
  4029a0:	b.ne	402538 <ferror@plt+0xbf8>  // b.any
  4029a4:	b	4027c8 <ferror@plt+0xe88>
  4029a8:	adrp	x0, 41f000 <ferror@plt+0x1d6c0>
  4029ac:	ldr	x0, [x0, #664]
  4029b0:	bl	40a830 <ferror@plt+0x8ef0>
  4029b4:	cmn	w0, #0x1
  4029b8:	b.ne	4024c8 <ferror@plt+0xb88>  // b.any
  4029bc:	bl	401910 <__errno_location@plt>
  4029c0:	mov	x3, x0
  4029c4:	mov	w2, #0x5                   	// #5
  4029c8:	adrp	x1, 40b000 <ferror@plt+0x96c0>
  4029cc:	mov	x0, #0x0                   	// #0
  4029d0:	add	x1, x1, #0x910
  4029d4:	ldr	w19, [x3]
  4029d8:	bl	4018c0 <dcgettext@plt>
  4029dc:	mov	x2, x0
  4029e0:	mov	w0, #0x1                   	// #1
  4029e4:	mov	w1, w19
  4029e8:	bl	401600 <error@plt>
  4029ec:	ldr	x0, [sp, #120]
  4029f0:	mov	w1, #0xa                   	// #10
  4029f4:	bl	401870 <strchr@plt>
  4029f8:	cbnz	x0, 402500 <ferror@plt+0xbc0>
  4029fc:	adrp	x21, 41f000 <ferror@plt+0x1d6c0>
  402a00:	add	x21, x21, #0x1f0
  402a04:	b	402518 <ferror@plt+0xbd8>
  402a08:	mov	w4, #0x5                   	// #5
  402a0c:	mov	x20, x0
  402a10:	mov	x3, x0
  402a14:	adrp	x2, 40b000 <ferror@plt+0x96c0>
  402a18:	adrp	x1, 40b000 <ferror@plt+0x96c0>
  402a1c:	add	x2, x2, #0xaa8
  402a20:	add	x1, x1, #0xad8
  402a24:	mov	x0, #0x0                   	// #0
  402a28:	bl	4018a0 <dcngettext@plt>
  402a2c:	mov	x2, x0
  402a30:	mov	x3, x20
  402a34:	mov	w1, #0x0                   	// #0
  402a38:	mov	w0, #0x0                   	// #0
  402a3c:	bl	401600 <error@plt>
  402a40:	b	4021e0 <ferror@plt+0x8a0>
  402a44:	mov	w4, #0x5                   	// #5
  402a48:	mov	x20, x0
  402a4c:	mov	x3, x0
  402a50:	adrp	x2, 40b000 <ferror@plt+0x96c0>
  402a54:	adrp	x1, 40b000 <ferror@plt+0x96c0>
  402a58:	add	x2, x2, #0xa48
  402a5c:	add	x1, x1, #0xa78
  402a60:	mov	x0, #0x0                   	// #0
  402a64:	bl	4018a0 <dcngettext@plt>
  402a68:	mov	x2, x0
  402a6c:	mov	x3, x20
  402a70:	mov	w1, #0x0                   	// #0
  402a74:	mov	w0, #0x0                   	// #0
  402a78:	bl	401600 <error@plt>
  402a7c:	b	4021d8 <ferror@plt+0x898>
  402a80:	mov	w4, #0x5                   	// #5
  402a84:	mov	x3, x23
  402a88:	adrp	x2, 40b000 <ferror@plt+0x96c0>
  402a8c:	adrp	x1, 40b000 <ferror@plt+0x96c0>
  402a90:	add	x2, x2, #0x9e8
  402a94:	add	x1, x1, #0xa18
  402a98:	mov	x0, #0x0                   	// #0
  402a9c:	bl	4018a0 <dcngettext@plt>
  402aa0:	mov	x3, x23
  402aa4:	mov	x2, x0
  402aa8:	mov	w1, #0x0                   	// #0
  402aac:	mov	w0, #0x0                   	// #0
  402ab0:	bl	401600 <error@plt>
  402ab4:	b	4021d0 <ferror@plt+0x890>
  402ab8:	ldr	x2, [sp, #128]
  402abc:	adrp	x1, 41f000 <ferror@plt+0x1d6c0>
  402ac0:	ldr	w0, [x28, #32]
  402ac4:	add	x20, x1, #0x290
  402ac8:	ldr	x1, [x1, #656]
  402acc:	add	x0, x2, x0, lsl #3
  402ad0:	ldr	x0, [x0, #576]
  402ad4:	bl	4018d0 <fputs_unlocked@plt>
  402ad8:	ldr	x2, [x28, #8]
  402adc:	cmp	x2, #0x1ff
  402ae0:	b.ls	402cc0 <ferror@plt+0x1380>  // b.plast
  402ae4:	mov	w19, #0x0                   	// #0
  402ae8:	ldr	x3, [x20]
  402aec:	mov	x2, #0x2                   	// #2
  402af0:	mov	x1, #0x1                   	// #1
  402af4:	adrp	x0, 40b000 <ferror@plt+0x96c0>
  402af8:	add	x0, x0, #0xb30
  402afc:	bl	4015c0 <fwrite_unlocked@plt>
  402b00:	ldr	x0, [sp, #120]
  402b04:	mov	w1, w19
  402b08:	bl	402f20 <ferror@plt+0x15e0>
  402b0c:	ldr	x3, [x20]
  402b10:	adrp	x0, 40b000 <ferror@plt+0x96c0>
  402b14:	mov	x2, #0x4                   	// #4
  402b18:	add	x0, x0, #0xb38
  402b1c:	mov	x1, #0x1                   	// #1
  402b20:	bl	4015c0 <fwrite_unlocked@plt>
  402b24:	ldr	x0, [x28, #40]
  402b28:	cmp	xzr, x0, lsr #1
  402b2c:	b.ne	402538 <ferror@plt+0xbf8>  // b.any
  402b30:	b	402568 <ferror@plt+0xc28>
  402b34:	sub	x0, x19, x0
  402b38:	mov	x2, x26
  402b3c:	sub	x4, x0, #0x1
  402b40:	mov	w8, #0xa                   	// #10
  402b44:	cmp	x0, x6
  402b48:	b.ls	402c80 <ferror@plt+0x1340>  // b.plast
  402b4c:	ldrb	w1, [x26, x6]
  402b50:	cbz	w1, 402b8c <ferror@plt+0x124c>
  402b54:	cmp	w1, #0x5c
  402b58:	b.ne	402ba0 <ferror@plt+0x1260>  // b.any
  402b5c:	cmp	x6, x4
  402b60:	b.eq	402b8c <ferror@plt+0x124c>  // b.none
  402b64:	add	x6, x6, #0x1
  402b68:	ldrb	w1, [x26, x6]
  402b6c:	cmp	w1, #0x5c
  402b70:	b.eq	402ba0 <ferror@plt+0x1260>  // b.none
  402b74:	cmp	w1, #0x6e
  402b78:	b.ne	402b8c <ferror@plt+0x124c>  // b.any
  402b7c:	strb	w8, [x2]
  402b80:	add	x6, x6, #0x1
  402b84:	add	x2, x2, #0x1
  402b88:	b	402b44 <ferror@plt+0x1204>
  402b8c:	mov	x0, #0x0                   	// #0
  402b90:	cmp	x0, #0x0
  402b94:	cset	w0, ne  // ne = any
  402b98:	cbnz	w0, 4020c4 <ferror@plt+0x784>
  402b9c:	b	401f5c <ferror@plt+0x61c>
  402ba0:	strb	w1, [x2]
  402ba4:	b	402b80 <ferror@plt+0x1240>
  402ba8:	mov	x6, x26
  402bac:	sub	x7, x0, #0x1
  402bb0:	mov	x2, #0x0                   	// #0
  402bb4:	mov	w8, #0xa                   	// #10
  402bb8:	cmp	x0, x2
  402bbc:	b.ls	402c98 <ferror@plt+0x1358>  // b.plast
  402bc0:	ldrb	w3, [x26, x2]
  402bc4:	cbz	w3, 401f5c <ferror@plt+0x61c>
  402bc8:	cmp	w3, #0x5c
  402bcc:	b.ne	402c00 <ferror@plt+0x12c0>  // b.any
  402bd0:	cmp	x2, x7
  402bd4:	b.eq	401f5c <ferror@plt+0x61c>  // b.none
  402bd8:	add	x2, x2, #0x1
  402bdc:	ldrb	w3, [x26, x2]
  402be0:	cmp	w3, #0x5c
  402be4:	b.eq	402c00 <ferror@plt+0x12c0>  // b.none
  402be8:	cmp	w3, #0x6e
  402bec:	b.ne	401f5c <ferror@plt+0x61c>  // b.any
  402bf0:	strb	w8, [x6]
  402bf4:	add	x2, x2, #0x1
  402bf8:	add	x6, x6, #0x1
  402bfc:	b	402bb8 <ferror@plt+0x1278>
  402c00:	strb	w3, [x6]
  402c04:	b	402bf4 <ferror@plt+0x12b4>
  402c08:	mov	w0, #0x1                   	// #1
  402c0c:	str	w0, [sp, #180]
  402c10:	b	4024bc <ferror@plt+0xb7c>
  402c14:	mov	w1, #0x5c                  	// #92
  402c18:	bl	4017b0 <__overflow@plt>
  402c1c:	b	402158 <ferror@plt+0x818>
  402c20:	bl	4017b0 <__overflow@plt>
  402c24:	b	4024a0 <ferror@plt+0xb60>
  402c28:	adrp	x20, 41f000 <ferror@plt+0x1d6c0>
  402c2c:	add	x20, x20, #0x290
  402c30:	b	402978 <ferror@plt+0x1038>
  402c34:	mov	w1, #0x5c                  	// #92
  402c38:	str	x10, [sp, #112]
  402c3c:	bl	4017b0 <__overflow@plt>
  402c40:	ldr	x10, [sp, #112]
  402c44:	b	4023f8 <ferror@plt+0xab8>
  402c48:	mov	w1, #0x5c                  	// #92
  402c4c:	bl	4017b0 <__overflow@plt>
  402c50:	b	402998 <ferror@plt+0x1058>
  402c54:	ldr	w1, [sp, #220]
  402c58:	bl	4017b0 <__overflow@plt>
  402c5c:	b	402808 <ferror@plt+0xec8>
  402c60:	mov	w1, #0x20                  	// #32
  402c64:	bl	4017b0 <__overflow@plt>
  402c68:	b	4027e8 <ferror@plt+0xea8>
  402c6c:	mov	w0, #0x0                   	// #0
  402c70:	bl	4031a8 <ferror@plt+0x1868>
  402c74:	mov	w1, #0x5c                  	// #92
  402c78:	bl	4017b0 <__overflow@plt>
  402c7c:	b	4028f4 <ferror@plt+0xfb4>
  402c80:	add	x5, x27, x19
  402c84:	cmp	x2, x5
  402c88:	b.cs	402ca8 <ferror@plt+0x1368>  // b.hs, b.nlast
  402c8c:	mov	x0, x26
  402c90:	strb	wzr, [x2]
  402c94:	b	402b90 <ferror@plt+0x1250>
  402c98:	cmp	x6, x4
  402c9c:	b.cs	4025e0 <ferror@plt+0xca0>  // b.hs, b.nlast
  402ca0:	strb	wzr, [x6]
  402ca4:	b	4025e0 <ferror@plt+0xca0>
  402ca8:	mov	x0, x26
  402cac:	b	402b90 <ferror@plt+0x1250>
  402cb0:	adrp	x1, 40b000 <ferror@plt+0x96c0>
  402cb4:	mov	w2, #0x5                   	// #5
  402cb8:	add	x1, x1, #0x8c8
  402cbc:	b	402864 <ferror@plt+0xf24>
  402cc0:	adrp	x1, 40b000 <ferror@plt+0x96c0>
  402cc4:	mov	w0, #0x1                   	// #1
  402cc8:	add	x1, x1, #0xb28
  402ccc:	bl	4016f0 <__printf_chk@plt>
  402cd0:	adrp	x1, 41f000 <ferror@plt+0x1d6c0>
  402cd4:	mov	x2, #0x2                   	// #2
  402cd8:	adrp	x0, 40b000 <ferror@plt+0x96c0>
  402cdc:	add	x0, x0, #0xb30
  402ce0:	ldr	x3, [x1, #656]
  402ce4:	mov	x1, #0x1                   	// #1
  402ce8:	mov	w19, #0x0                   	// #0
  402cec:	bl	4015c0 <fwrite_unlocked@plt>
  402cf0:	ldr	x0, [sp, #120]
  402cf4:	mov	w1, #0x0                   	// #0
  402cf8:	bl	402f20 <ferror@plt+0x15e0>
  402cfc:	adrp	x1, 41f000 <ferror@plt+0x1d6c0>
  402d00:	adrp	x0, 40b000 <ferror@plt+0x96c0>
  402d04:	mov	x2, #0x4                   	// #4
  402d08:	add	x0, x0, #0xb38
  402d0c:	ldr	x3, [x1, #656]
  402d10:	mov	x1, #0x1                   	// #1
  402d14:	bl	4015c0 <fwrite_unlocked@plt>
  402d18:	b	402b24 <ferror@plt+0x11e4>
  402d1c:	adrp	x1, 40b000 <ferror@plt+0x96c0>
  402d20:	mov	w2, #0x5                   	// #5
  402d24:	add	x1, x1, #0x6c8
  402d28:	b	402864 <ferror@plt+0xf24>
  402d2c:	adrp	x1, 40b000 <ferror@plt+0x96c0>
  402d30:	add	x1, x1, #0x638
  402d34:	mov	w2, #0x5                   	// #5
  402d38:	mov	x0, #0x0                   	// #0
  402d3c:	bl	4018c0 <dcgettext@plt>
  402d40:	mov	x19, x0
  402d44:	mov	x0, x24
  402d48:	bl	408f20 <ferror@plt+0x75e0>
  402d4c:	mov	x3, x0
  402d50:	mov	x2, x19
  402d54:	mov	w1, #0x0                   	// #0
  402d58:	mov	w0, #0x0                   	// #0
  402d5c:	bl	401600 <error@plt>
  402d60:	mov	w2, #0x5                   	// #5
  402d64:	adrp	x1, 40b000 <ferror@plt+0x96c0>
  402d68:	mov	x0, #0x0                   	// #0
  402d6c:	add	x1, x1, #0x698
  402d70:	bl	4018c0 <dcgettext@plt>
  402d74:	mov	x19, x0
  402d78:	ldr	x0, [sp, #128]
  402d7c:	ldr	w1, [x28, #32]
  402d80:	add	x1, x0, x1, lsl #3
  402d84:	ldr	x0, [x1, #560]
  402d88:	bl	408f20 <ferror@plt+0x75e0>
  402d8c:	mov	x3, x0
  402d90:	mov	x2, x19
  402d94:	mov	x4, #0x200                 	// #512
  402d98:	mov	w1, #0x0                   	// #0
  402d9c:	mov	w0, #0x1                   	// #1
  402da0:	bl	401600 <error@plt>
  402da4:	ldr	w19, [sp, #212]
  402da8:	b	402b24 <ferror@plt+0x11e4>
  402dac:	ldr	w19, [sp, #212]
  402db0:	b	402ae8 <ferror@plt+0x11a8>
  402db4:	adrp	x1, 40b000 <ferror@plt+0x96c0>
  402db8:	mov	w2, #0x5                   	// #5
  402dbc:	add	x1, x1, #0x7c0
  402dc0:	b	402864 <ferror@plt+0xf24>
  402dc4:	adrp	x1, 40b000 <ferror@plt+0x96c0>
  402dc8:	mov	w2, #0x5                   	// #5
  402dcc:	add	x1, x1, #0x6f0
  402dd0:	b	402864 <ferror@plt+0xf24>
  402dd4:	ldrb	w0, [x28, #17]
  402dd8:	cbz	w0, 401aec <ferror@plt+0x1ac>
  402ddc:	ldr	w0, [sp, #108]
  402de0:	cbnz	w0, 401ce0 <ferror@plt+0x3a0>
  402de4:	adrp	x1, 40b000 <ferror@plt+0x96c0>
  402de8:	mov	w2, #0x5                   	// #5
  402dec:	add	x1, x1, #0x808
  402df0:	b	402864 <ferror@plt+0xf24>
  402df4:	adrp	x1, 40b000 <ferror@plt+0x96c0>
  402df8:	mov	w2, #0x5                   	// #5
  402dfc:	add	x1, x1, #0x730
  402e00:	b	402864 <ferror@plt+0xf24>
  402e04:	adrp	x1, 40b000 <ferror@plt+0x96c0>
  402e08:	mov	w2, #0x5                   	// #5
  402e0c:	add	x1, x1, #0x770
  402e10:	b	402864 <ferror@plt+0xf24>
  402e14:	mov	x29, #0x0                   	// #0
  402e18:	mov	x30, #0x0                   	// #0
  402e1c:	mov	x5, x0
  402e20:	ldr	x1, [sp]
  402e24:	add	x2, sp, #0x8
  402e28:	mov	x6, sp
  402e2c:	movz	x0, #0x0, lsl #48
  402e30:	movk	x0, #0x0, lsl #32
  402e34:	movk	x0, #0x40, lsl #16
  402e38:	movk	x0, #0x1950
  402e3c:	movz	x3, #0x0, lsl #48
  402e40:	movk	x3, #0x0, lsl #32
  402e44:	movk	x3, #0x40, lsl #16
  402e48:	movk	x3, #0xad88
  402e4c:	movz	x4, #0x0, lsl #48
  402e50:	movk	x4, #0x0, lsl #32
  402e54:	movk	x4, #0x40, lsl #16
  402e58:	movk	x4, #0xae08
  402e5c:	bl	4016e0 <__libc_start_main@plt>
  402e60:	bl	401780 <abort@plt>
  402e64:	adrp	x0, 41e000 <ferror@plt+0x1c6c0>
  402e68:	ldr	x0, [x0, #4064]
  402e6c:	cbz	x0, 402e74 <ferror@plt+0x1534>
  402e70:	b	401770 <__gmon_start__@plt>
  402e74:	ret
  402e78:	adrp	x0, 41f000 <ferror@plt+0x1d6c0>
  402e7c:	add	x0, x0, #0x270
  402e80:	adrp	x1, 41f000 <ferror@plt+0x1d6c0>
  402e84:	add	x1, x1, #0x270
  402e88:	cmp	x1, x0
  402e8c:	b.eq	402ea4 <ferror@plt+0x1564>  // b.none
  402e90:	adrp	x1, 40a000 <ferror@plt+0x86c0>
  402e94:	ldr	x1, [x1, #3640]
  402e98:	cbz	x1, 402ea4 <ferror@plt+0x1564>
  402e9c:	mov	x16, x1
  402ea0:	br	x16
  402ea4:	ret
  402ea8:	adrp	x0, 41f000 <ferror@plt+0x1d6c0>
  402eac:	add	x0, x0, #0x270
  402eb0:	adrp	x1, 41f000 <ferror@plt+0x1d6c0>
  402eb4:	add	x1, x1, #0x270
  402eb8:	sub	x1, x1, x0
  402ebc:	lsr	x2, x1, #63
  402ec0:	add	x1, x2, x1, asr #3
  402ec4:	cmp	xzr, x1, asr #1
  402ec8:	asr	x1, x1, #1
  402ecc:	b.eq	402ee4 <ferror@plt+0x15a4>  // b.none
  402ed0:	adrp	x2, 40a000 <ferror@plt+0x86c0>
  402ed4:	ldr	x2, [x2, #3648]
  402ed8:	cbz	x2, 402ee4 <ferror@plt+0x15a4>
  402edc:	mov	x16, x2
  402ee0:	br	x16
  402ee4:	ret
  402ee8:	stp	x29, x30, [sp, #-32]!
  402eec:	mov	x29, sp
  402ef0:	str	x19, [sp, #16]
  402ef4:	adrp	x19, 41f000 <ferror@plt+0x1d6c0>
  402ef8:	ldrb	w0, [x19, #680]
  402efc:	cbnz	w0, 402f0c <ferror@plt+0x15cc>
  402f00:	bl	402e78 <ferror@plt+0x1538>
  402f04:	mov	w0, #0x1                   	// #1
  402f08:	strb	w0, [x19, #680]
  402f0c:	ldr	x19, [sp, #16]
  402f10:	ldp	x29, x30, [sp], #32
  402f14:	ret
  402f18:	b	402ea8 <ferror@plt+0x1568>
  402f1c:	nop
  402f20:	tst	w1, #0xff
  402f24:	b.eq	402fdc <ferror@plt+0x169c>  // b.none
  402f28:	stp	x29, x30, [sp, #-48]!
  402f2c:	mov	x29, sp
  402f30:	stp	x19, x20, [sp, #16]
  402f34:	adrp	x20, 41f000 <ferror@plt+0x1d6c0>
  402f38:	mov	x19, x0
  402f3c:	ldrb	w1, [x0]
  402f40:	add	x20, x20, #0x290
  402f44:	cbz	w1, 402fb0 <ferror@plt+0x1670>
  402f48:	stp	x21, x22, [sp, #32]
  402f4c:	adrp	x22, 40a000 <ferror@plt+0x86c0>
  402f50:	adrp	x21, 40a000 <ferror@plt+0x86c0>
  402f54:	add	x22, x22, #0xed8
  402f58:	add	x21, x21, #0xee0
  402f5c:	b	402f80 <ferror@plt+0x1640>
  402f60:	ldp	x0, x2, [x3, #40]
  402f64:	add	x4, x0, #0x1
  402f68:	cmp	x0, x2
  402f6c:	b.cs	402fd0 <ferror@plt+0x1690>  // b.hs, b.nlast
  402f70:	str	x4, [x3, #40]
  402f74:	strb	w1, [x0]
  402f78:	ldrb	w1, [x19, #1]!
  402f7c:	cbz	w1, 402fac <ferror@plt+0x166c>
  402f80:	cmp	w1, #0xa
  402f84:	ldr	x3, [x20]
  402f88:	b.eq	402fbc <ferror@plt+0x167c>  // b.none
  402f8c:	cmp	w1, #0x5c
  402f90:	b.ne	402f60 <ferror@plt+0x1620>  // b.any
  402f94:	mov	x1, #0x1                   	// #1
  402f98:	mov	x0, x21
  402f9c:	mov	x2, #0x2                   	// #2
  402fa0:	bl	4015c0 <fwrite_unlocked@plt>
  402fa4:	ldrb	w1, [x19, #1]!
  402fa8:	cbnz	w1, 402f80 <ferror@plt+0x1640>
  402fac:	ldp	x21, x22, [sp, #32]
  402fb0:	ldp	x19, x20, [sp, #16]
  402fb4:	ldp	x29, x30, [sp], #48
  402fb8:	ret
  402fbc:	mov	x0, x22
  402fc0:	mov	x2, #0x2                   	// #2
  402fc4:	mov	x1, #0x1                   	// #1
  402fc8:	bl	4015c0 <fwrite_unlocked@plt>
  402fcc:	b	402f78 <ferror@plt+0x1638>
  402fd0:	mov	x0, x3
  402fd4:	bl	4017b0 <__overflow@plt>
  402fd8:	b	402f78 <ferror@plt+0x1638>
  402fdc:	adrp	x1, 41f000 <ferror@plt+0x1d6c0>
  402fe0:	ldr	x1, [x1, #656]
  402fe4:	b	4018d0 <fputs_unlocked@plt>
  402fe8:	stp	x29, x30, [sp, #-64]!
  402fec:	mov	x29, sp
  402ff0:	stp	x19, x20, [sp, #16]
  402ff4:	mov	x19, x0
  402ff8:	stp	x21, x22, [sp, #32]
  402ffc:	mov	x22, x1
  403000:	mov	x21, x2
  403004:	ldrb	w3, [x0]
  403008:	subs	w3, w3, #0x2d
  40300c:	b.ne	403014 <ferror@plt+0x16d4>  // b.any
  403010:	ldrb	w3, [x0, #1]
  403014:	strb	wzr, [x21]
  403018:	cbnz	w3, 403078 <ferror@plt+0x1738>
  40301c:	adrp	x21, 41f000 <ferror@plt+0x1d6c0>
  403020:	adrp	x0, 41f000 <ferror@plt+0x1d6c0>
  403024:	str	x23, [sp, #48]
  403028:	add	x23, x0, #0x2b0
  40302c:	ldr	x20, [x21, #664]
  403030:	mov	w1, #0x1                   	// #1
  403034:	strb	w1, [x0, #688]
  403038:	mov	w1, #0x2                   	// #2
  40303c:	mov	x0, x20
  403040:	bl	405b38 <ferror@plt+0x41f8>
  403044:	ldr	x2, [x23, #8]
  403048:	mov	x1, x22
  40304c:	mov	x0, x20
  403050:	lsr	x2, x2, #3
  403054:	bl	405490 <ferror@plt+0x3b50>
  403058:	ldr	x23, [sp, #48]
  40305c:	cbnz	w0, 403100 <ferror@plt+0x17c0>
  403060:	mov	w22, #0x1                   	// #1
  403064:	mov	w0, w22
  403068:	ldp	x19, x20, [sp, #16]
  40306c:	ldp	x21, x22, [sp, #32]
  403070:	ldp	x29, x30, [sp], #64
  403074:	ret
  403078:	mov	x0, x19
  40307c:	adrp	x1, 40a000 <ferror@plt+0x86c0>
  403080:	add	x1, x1, #0xee8
  403084:	bl	405b70 <ferror@plt+0x4230>
  403088:	mov	x20, x0
  40308c:	cbz	x0, 403150 <ferror@plt+0x1810>
  403090:	mov	w1, #0x2                   	// #2
  403094:	bl	405b38 <ferror@plt+0x41f8>
  403098:	adrp	x2, 41f000 <ferror@plt+0x1d6c0>
  40309c:	mov	x1, x22
  4030a0:	mov	x0, x20
  4030a4:	adrp	x21, 41f000 <ferror@plt+0x1d6c0>
  4030a8:	ldr	x2, [x2, #696]
  4030ac:	lsr	x2, x2, #3
  4030b0:	bl	405490 <ferror@plt+0x3b50>
  4030b4:	cbnz	w0, 403100 <ferror@plt+0x17c0>
  4030b8:	mov	x0, x20
  4030bc:	bl	40a830 <ferror@plt+0x8ef0>
  4030c0:	cbz	w0, 403060 <ferror@plt+0x1720>
  4030c4:	bl	401910 <__errno_location@plt>
  4030c8:	mov	x3, x0
  4030cc:	mov	x2, x19
  4030d0:	mov	w1, #0x3                   	// #3
  4030d4:	mov	w0, #0x0                   	// #0
  4030d8:	mov	w22, #0x0                   	// #0
  4030dc:	ldr	w19, [x3]
  4030e0:	bl	408618 <ferror@plt+0x6cd8>
  4030e4:	adrp	x2, 40b000 <ferror@plt+0x96c0>
  4030e8:	mov	x3, x0
  4030ec:	mov	w1, w19
  4030f0:	add	x2, x2, #0x648
  4030f4:	mov	w0, #0x0                   	// #0
  4030f8:	bl	401600 <error@plt>
  4030fc:	b	403064 <ferror@plt+0x1724>
  403100:	bl	401910 <__errno_location@plt>
  403104:	mov	x3, x0
  403108:	mov	x2, x19
  40310c:	mov	w1, #0x3                   	// #3
  403110:	mov	w0, #0x0                   	// #0
  403114:	mov	w22, #0x0                   	// #0
  403118:	ldr	w19, [x3]
  40311c:	bl	408618 <ferror@plt+0x6cd8>
  403120:	adrp	x2, 40b000 <ferror@plt+0x96c0>
  403124:	mov	x3, x0
  403128:	mov	w1, w19
  40312c:	mov	w0, #0x0                   	// #0
  403130:	add	x2, x2, #0x648
  403134:	bl	401600 <error@plt>
  403138:	ldr	x0, [x21, #664]
  40313c:	cmp	x0, x20
  403140:	b.eq	403064 <ferror@plt+0x1724>  // b.none
  403144:	mov	x0, x20
  403148:	bl	40a830 <ferror@plt+0x8ef0>
  40314c:	b	403064 <ferror@plt+0x1724>
  403150:	adrp	x0, 41f000 <ferror@plt+0x1d6c0>
  403154:	ldrb	w22, [x0, #704]
  403158:	bl	401910 <__errno_location@plt>
  40315c:	ldr	w20, [x0]
  403160:	cbz	w22, 40316c <ferror@plt+0x182c>
  403164:	cmp	w20, #0x2
  403168:	b.eq	40319c <ferror@plt+0x185c>  // b.none
  40316c:	mov	x2, x19
  403170:	mov	w1, #0x3                   	// #3
  403174:	mov	w0, #0x0                   	// #0
  403178:	bl	408618 <ferror@plt+0x6cd8>
  40317c:	mov	w1, w20
  403180:	mov	x3, x0
  403184:	adrp	x2, 40b000 <ferror@plt+0x96c0>
  403188:	mov	w0, #0x0                   	// #0
  40318c:	add	x2, x2, #0x648
  403190:	mov	w22, #0x0                   	// #0
  403194:	bl	401600 <error@plt>
  403198:	b	403064 <ferror@plt+0x1724>
  40319c:	mov	w0, #0x1                   	// #1
  4031a0:	strb	w0, [x21]
  4031a4:	b	403064 <ferror@plt+0x1724>
  4031a8:	stp	x29, x30, [sp, #-176]!
  4031ac:	mov	x29, sp
  4031b0:	stp	x19, x20, [sp, #16]
  4031b4:	mov	w20, w0
  4031b8:	stp	x21, x22, [sp, #32]
  4031bc:	str	x23, [sp, #48]
  4031c0:	cbz	w0, 403200 <ferror@plt+0x18c0>
  4031c4:	adrp	x0, 41f000 <ferror@plt+0x1d6c0>
  4031c8:	mov	w2, #0x5                   	// #5
  4031cc:	adrp	x1, 40a000 <ferror@plt+0x86c0>
  4031d0:	add	x1, x1, #0xf08
  4031d4:	ldr	x19, [x0, #632]
  4031d8:	mov	x0, #0x0                   	// #0
  4031dc:	bl	4018c0 <dcgettext@plt>
  4031e0:	mov	x2, x0
  4031e4:	adrp	x3, 41f000 <ferror@plt+0x1d6c0>
  4031e8:	mov	x0, x19
  4031ec:	mov	w1, #0x1                   	// #1
  4031f0:	ldr	x3, [x3, #752]
  4031f4:	bl	401800 <__fprintf_chk@plt>
  4031f8:	mov	w0, w20
  4031fc:	bl	4015f0 <exit@plt>
  403200:	mov	w2, #0x5                   	// #5
  403204:	adrp	x1, 40a000 <ferror@plt+0x86c0>
  403208:	mov	x0, #0x0                   	// #0
  40320c:	add	x1, x1, #0xf30
  403210:	bl	4018c0 <dcgettext@plt>
  403214:	adrp	x21, 40a000 <ferror@plt+0x86c0>
  403218:	adrp	x1, 41f000 <ferror@plt+0x1d6c0>
  40321c:	add	x21, x21, #0xf78
  403220:	mov	x3, x21
  403224:	mov	w4, #0x200                 	// #512
  403228:	ldr	x2, [x1, #752]
  40322c:	adrp	x19, 41f000 <ferror@plt+0x1d6c0>
  403230:	mov	x1, x0
  403234:	mov	w0, #0x1                   	// #1
  403238:	adrp	x22, 40a000 <ferror@plt+0x86c0>
  40323c:	add	x22, x22, #0xef0
  403240:	bl	4016f0 <__printf_chk@plt>
  403244:	mov	w2, #0x5                   	// #5
  403248:	adrp	x1, 40a000 <ferror@plt+0x86c0>
  40324c:	mov	x0, #0x0                   	// #0
  403250:	add	x1, x1, #0xf80
  403254:	bl	4018c0 <dcgettext@plt>
  403258:	ldr	x1, [x19, #656]
  40325c:	bl	4018d0 <fputs_unlocked@plt>
  403260:	mov	w2, #0x5                   	// #5
  403264:	adrp	x1, 40a000 <ferror@plt+0x86c0>
  403268:	mov	x0, #0x0                   	// #0
  40326c:	add	x1, x1, #0xfb8
  403270:	bl	4018c0 <dcgettext@plt>
  403274:	ldr	x1, [x19, #656]
  403278:	bl	4018d0 <fputs_unlocked@plt>
  40327c:	mov	w2, #0x5                   	// #5
  403280:	adrp	x1, 40a000 <ferror@plt+0x86c0>
  403284:	mov	x0, #0x0                   	// #0
  403288:	add	x1, x1, #0xfe8
  40328c:	bl	4018c0 <dcgettext@plt>
  403290:	mov	x1, x0
  403294:	mov	x2, x21
  403298:	mov	w0, #0x1                   	// #1
  40329c:	bl	4016f0 <__printf_chk@plt>
  4032a0:	add	x21, sp, #0x40
  4032a4:	mov	w2, #0x5                   	// #5
  4032a8:	adrp	x1, 40b000 <ferror@plt+0x96c0>
  4032ac:	mov	x0, #0x0                   	// #0
  4032b0:	add	x1, x1, #0x30
  4032b4:	bl	4018c0 <dcgettext@plt>
  4032b8:	ldr	x1, [x19, #656]
  4032bc:	bl	4018d0 <fputs_unlocked@plt>
  4032c0:	mov	w2, #0x5                   	// #5
  4032c4:	adrp	x1, 40b000 <ferror@plt+0x96c0>
  4032c8:	mov	x0, #0x0                   	// #0
  4032cc:	add	x1, x1, #0xc8
  4032d0:	bl	4018c0 <dcgettext@plt>
  4032d4:	ldr	x1, [x19, #656]
  4032d8:	bl	4018d0 <fputs_unlocked@plt>
  4032dc:	mov	w2, #0x5                   	// #5
  4032e0:	adrp	x1, 40b000 <ferror@plt+0x96c0>
  4032e4:	mov	x0, #0x0                   	// #0
  4032e8:	add	x1, x1, #0x100
  4032ec:	bl	4018c0 <dcgettext@plt>
  4032f0:	ldr	x1, [x19, #656]
  4032f4:	bl	4018d0 <fputs_unlocked@plt>
  4032f8:	mov	w2, #0x5                   	// #5
  4032fc:	adrp	x1, 40b000 <ferror@plt+0x96c0>
  403300:	mov	x0, #0x0                   	// #0
  403304:	add	x1, x1, #0x138
  403308:	bl	4018c0 <dcgettext@plt>
  40330c:	ldr	x1, [x19, #656]
  403310:	bl	4018d0 <fputs_unlocked@plt>
  403314:	mov	w2, #0x5                   	// #5
  403318:	adrp	x1, 40b000 <ferror@plt+0x96c0>
  40331c:	mov	x0, #0x0                   	// #0
  403320:	add	x1, x1, #0x1b8
  403324:	bl	4018c0 <dcgettext@plt>
  403328:	ldr	x1, [x19, #656]
  40332c:	bl	4018d0 <fputs_unlocked@plt>
  403330:	mov	w2, #0x5                   	// #5
  403334:	adrp	x1, 40b000 <ferror@plt+0x96c0>
  403338:	mov	x0, #0x0                   	// #0
  40333c:	add	x1, x1, #0x370
  403340:	bl	4018c0 <dcgettext@plt>
  403344:	ldr	x1, [x19, #656]
  403348:	bl	4018d0 <fputs_unlocked@plt>
  40334c:	mov	w2, #0x5                   	// #5
  403350:	adrp	x1, 40b000 <ferror@plt+0x96c0>
  403354:	mov	x0, #0x0                   	// #0
  403358:	add	x1, x1, #0x3a0
  40335c:	bl	4018c0 <dcgettext@plt>
  403360:	ldr	x1, [x19, #656]
  403364:	bl	4018d0 <fputs_unlocked@plt>
  403368:	mov	w2, #0x5                   	// #5
  40336c:	adrp	x1, 40b000 <ferror@plt+0x96c0>
  403370:	mov	x0, #0x0                   	// #0
  403374:	add	x1, x1, #0x3d8
  403378:	bl	4018c0 <dcgettext@plt>
  40337c:	mov	x1, x0
  403380:	adrp	x2, 40b000 <ferror@plt+0x96c0>
  403384:	mov	w0, #0x1                   	// #1
  403388:	add	x2, x2, #0x508
  40338c:	bl	4016f0 <__printf_chk@plt>
  403390:	adrp	x2, 40b000 <ferror@plt+0x96c0>
  403394:	add	x2, x2, #0xbc0
  403398:	ldp	x4, x5, [x2, #16]
  40339c:	stp	x4, x5, [sp, #80]
  4033a0:	ldp	x1, x0, [x2]
  4033a4:	stp	x1, x0, [sp, #64]
  4033a8:	ldp	x4, x5, [x2, #32]
  4033ac:	stp	x4, x5, [sp, #96]
  4033b0:	ldp	x4, x5, [x2, #48]
  4033b4:	stp	x4, x5, [sp, #112]
  4033b8:	ldp	x4, x5, [x2, #64]
  4033bc:	stp	x4, x5, [sp, #128]
  4033c0:	ldp	x4, x5, [x2, #80]
  4033c4:	stp	x4, x5, [sp, #144]
  4033c8:	ldp	x2, x3, [x2, #96]
  4033cc:	stp	x2, x3, [sp, #160]
  4033d0:	cbnz	x1, 4034a4 <ferror@plt+0x1b64>
  4033d4:	ldr	x23, [x21, #8]
  4033d8:	adrp	x1, 40b000 <ferror@plt+0x96c0>
  4033dc:	mov	w2, #0x5                   	// #5
  4033e0:	add	x1, x1, #0x518
  4033e4:	mov	x0, #0x0                   	// #0
  4033e8:	cbz	x23, 4034b4 <ferror@plt+0x1b74>
  4033ec:	bl	4018c0 <dcgettext@plt>
  4033f0:	adrp	x21, 40b000 <ferror@plt+0x96c0>
  4033f4:	add	x21, x21, #0x530
  4033f8:	adrp	x2, 40b000 <ferror@plt+0x96c0>
  4033fc:	mov	x3, x21
  403400:	add	x2, x2, #0x558
  403404:	mov	x1, x0
  403408:	mov	w0, #0x1                   	// #1
  40340c:	bl	4016f0 <__printf_chk@plt>
  403410:	mov	x1, #0x0                   	// #0
  403414:	mov	w0, #0x5                   	// #5
  403418:	bl	401930 <setlocale@plt>
  40341c:	cbz	x0, 403434 <ferror@plt+0x1af4>
  403420:	adrp	x1, 40b000 <ferror@plt+0x96c0>
  403424:	mov	x2, #0x3                   	// #3
  403428:	add	x1, x1, #0x568
  40342c:	bl	4016c0 <strncmp@plt>
  403430:	cbnz	w0, 403550 <ferror@plt+0x1c10>
  403434:	mov	w2, #0x5                   	// #5
  403438:	adrp	x1, 40b000 <ferror@plt+0x96c0>
  40343c:	mov	x0, #0x0                   	// #0
  403440:	add	x1, x1, #0x5b8
  403444:	bl	4018c0 <dcgettext@plt>
  403448:	mov	x1, x0
  40344c:	mov	x3, x22
  403450:	mov	x2, x21
  403454:	mov	w0, #0x1                   	// #1
  403458:	bl	4016f0 <__printf_chk@plt>
  40345c:	mov	w2, #0x5                   	// #5
  403460:	adrp	x1, 40b000 <ferror@plt+0x96c0>
  403464:	mov	x0, #0x0                   	// #0
  403468:	add	x1, x1, #0x5d8
  40346c:	bl	4018c0 <dcgettext@plt>
  403470:	mov	x1, x0
  403474:	cmp	x23, x22
  403478:	adrp	x2, 40b000 <ferror@plt+0x96c0>
  40347c:	adrp	x3, 40a000 <ferror@plt+0x86c0>
  403480:	add	x2, x2, #0x500
  403484:	add	x3, x3, #0xef8
  403488:	csel	x3, x3, x2, eq  // eq = none
  40348c:	mov	x2, x23
  403490:	mov	w0, #0x1                   	// #1
  403494:	bl	4016f0 <__printf_chk@plt>
  403498:	b	4031f8 <ferror@plt+0x18b8>
  40349c:	ldr	x1, [x21, #16]!
  4034a0:	cbz	x1, 4033d4 <ferror@plt+0x1a94>
  4034a4:	mov	x0, x22
  4034a8:	bl	401810 <strcmp@plt>
  4034ac:	cbnz	w0, 40349c <ferror@plt+0x1b5c>
  4034b0:	b	4033d4 <ferror@plt+0x1a94>
  4034b4:	bl	4018c0 <dcgettext@plt>
  4034b8:	adrp	x21, 40b000 <ferror@plt+0x96c0>
  4034bc:	add	x21, x21, #0x530
  4034c0:	adrp	x2, 40b000 <ferror@plt+0x96c0>
  4034c4:	mov	x3, x21
  4034c8:	add	x2, x2, #0x558
  4034cc:	mov	x1, x0
  4034d0:	mov	w0, #0x1                   	// #1
  4034d4:	bl	4016f0 <__printf_chk@plt>
  4034d8:	mov	x1, #0x0                   	// #0
  4034dc:	mov	w0, #0x5                   	// #5
  4034e0:	bl	401930 <setlocale@plt>
  4034e4:	cbz	x0, 4034fc <ferror@plt+0x1bbc>
  4034e8:	adrp	x1, 40b000 <ferror@plt+0x96c0>
  4034ec:	mov	x2, #0x3                   	// #3
  4034f0:	add	x1, x1, #0x568
  4034f4:	bl	4016c0 <strncmp@plt>
  4034f8:	cbnz	w0, 40354c <ferror@plt+0x1c0c>
  4034fc:	mov	w2, #0x5                   	// #5
  403500:	adrp	x1, 40b000 <ferror@plt+0x96c0>
  403504:	mov	x0, #0x0                   	// #0
  403508:	add	x1, x1, #0x5b8
  40350c:	bl	4018c0 <dcgettext@plt>
  403510:	mov	x1, x0
  403514:	mov	x3, x22
  403518:	mov	x2, x21
  40351c:	mov	w0, #0x1                   	// #1
  403520:	bl	4016f0 <__printf_chk@plt>
  403524:	adrp	x1, 40b000 <ferror@plt+0x96c0>
  403528:	mov	w2, #0x5                   	// #5
  40352c:	add	x1, x1, #0x5d8
  403530:	mov	x0, #0x0                   	// #0
  403534:	bl	4018c0 <dcgettext@plt>
  403538:	mov	x23, x22
  40353c:	adrp	x3, 40a000 <ferror@plt+0x86c0>
  403540:	mov	x1, x0
  403544:	add	x3, x3, #0xef8
  403548:	b	40348c <ferror@plt+0x1b4c>
  40354c:	mov	x23, x22
  403550:	mov	w2, #0x5                   	// #5
  403554:	adrp	x1, 40b000 <ferror@plt+0x96c0>
  403558:	mov	x0, #0x0                   	// #0
  40355c:	add	x1, x1, #0x570
  403560:	bl	4018c0 <dcgettext@plt>
  403564:	ldr	x1, [x19, #656]
  403568:	bl	4018d0 <fputs_unlocked@plt>
  40356c:	b	403434 <ferror@plt+0x1af4>
  403570:	stp	x29, x30, [sp, #-352]!
  403574:	mov	x16, #0x6c1f                	// #27679
  403578:	mov	x15, #0x82d1                	// #33489
  40357c:	mov	x29, sp
  403580:	stp	x19, x20, [sp, #16]
  403584:	movk	x16, #0x2b3e, lsl #16
  403588:	movk	x15, #0xade6, lsl #16
  40358c:	stp	x21, x22, [sp, #32]
  403590:	mov	x13, #0xbd6b                	// #48491
  403594:	movk	x16, #0x688c, lsl #32
  403598:	stp	x23, x24, [sp, #48]
  40359c:	movk	x15, #0x527f, lsl #32
  4035a0:	mov	x14, #0x2179                	// #8569
  4035a4:	stp	x25, x26, [sp, #64]
  4035a8:	movk	x13, #0xfb41, lsl #16
  4035ac:	movk	x16, #0x9b05, lsl #48
  4035b0:	stp	x27, x28, [sp, #80]
  4035b4:	movk	x15, #0x510e, lsl #48
  4035b8:	movk	x14, #0x137e, lsl #16
  4035bc:	ldp	x21, x2, [x1]
  4035c0:	stp	x21, x2, [sp, #224]
  4035c4:	movk	x13, #0xd9ab, lsl #32
  4035c8:	ldr	x2, [x1, #24]
  4035cc:	str	x2, [sp, #248]
  4035d0:	ldr	x2, [x1, #40]
  4035d4:	str	x2, [sp, #264]
  4035d8:	ldr	x30, [x1, #16]
  4035dc:	str	x30, [sp, #240]
  4035e0:	ldr	x24, [x1, #32]
  4035e4:	str	x24, [sp, #256]
  4035e8:	ldr	x22, [x1, #48]
  4035ec:	str	x22, [sp, #272]
  4035f0:	ldr	x2, [x1, #56]
  4035f4:	str	x2, [sp, #280]
  4035f8:	ldr	x23, [x1, #64]
  4035fc:	str	x23, [sp, #288]
  403600:	ldr	x2, [x1, #72]
  403604:	str	x2, [sp, #296]
  403608:	ldp	x17, x2, [x1, #80]
  40360c:	stp	x17, x2, [sp, #304]
  403610:	movk	x13, #0x1f83, lsl #48
  403614:	ldr	x20, [x1, #96]
  403618:	movk	x14, #0xcd19, lsl #32
  40361c:	ldr	x2, [x1, #104]
  403620:	str	x2, [sp, #328]
  403624:	ldr	x25, [x1, #112]
  403628:	movk	x14, #0x5be0, lsl #48
  40362c:	ldr	x1, [x1, #120]
  403630:	str	x1, [sp, #344]
  403634:	ldr	x1, [x0, #8]
  403638:	str	x1, [sp, #104]
  40363c:	ldr	x1, [x0, #24]
  403640:	str	x1, [sp, #120]
  403644:	ldr	x1, [x0, #40]
  403648:	str	x1, [sp, #136]
  40364c:	ldr	x1, [x0, #56]
  403650:	str	x20, [sp, #320]
  403654:	ldr	x10, [sp, #120]
  403658:	mov	x5, x1
  40365c:	ldr	x8, [x0, #32]
  403660:	add	x10, x1, x10
  403664:	ldr	x1, [x0]
  403668:	add	x10, x10, x22
  40366c:	ldp	x4, x3, [x0, #64]
  403670:	add	x11, x8, x1
  403674:	ldr	x1, [x0, #16]
  403678:	add	x11, x11, x21
  40367c:	ldr	x6, [x0, #48]
  403680:	str	x25, [sp, #336]
  403684:	ldr	x9, [sp, #104]
  403688:	add	x12, x6, x1
  40368c:	ldr	x7, [sp, #136]
  403690:	add	x12, x12, x24
  403694:	ldr	x2, [x0, #80]
  403698:	add	x9, x7, x9
  40369c:	ldr	x1, [x0, #88]
  4036a0:	add	x9, x9, x30
  4036a4:	eor	x4, x11, x4
  4036a8:	eor	x3, x9, x3
  4036ac:	ldr	x18, [sp, #248]
  4036b0:	eor	x4, x4, x15
  4036b4:	eor	x2, x12, x2
  4036b8:	eor	x1, x10, x1
  4036bc:	eor	x3, x3, x16
  4036c0:	mov	x15, #0xa73b                	// #42811
  4036c4:	mov	x16, #0xc908                	// #51464
  4036c8:	eor	x2, x2, x13
  4036cc:	eor	x1, x1, x14
  4036d0:	movk	x15, #0x84ca, lsl #16
  4036d4:	mov	x13, #0x36f1                	// #14065
  4036d8:	movk	x16, #0xf3bc, lsl #16
  4036dc:	ror	x4, x4, #32
  4036e0:	add	x9, x9, x18
  4036e4:	ror	x3, x3, #32
  4036e8:	movk	x15, #0xae85, lsl #32
  4036ec:	movk	x13, #0x5f1d, lsl #16
  4036f0:	mov	x14, #0xf82b                	// #63531
  4036f4:	movk	x16, #0xe667, lsl #32
  4036f8:	ldr	x26, [sp, #232]
  4036fc:	ror	x1, x1, #32
  403700:	ldr	x18, [sp, #280]
  403704:	movk	x15, #0xbb67, lsl #48
  403708:	movk	x13, #0xf53a, lsl #32
  40370c:	add	x15, x3, x15
  403710:	movk	x14, #0xfe94, lsl #16
  403714:	movk	x16, #0x6a09, lsl #48
  403718:	add	x16, x4, x16
  40371c:	ror	x2, x2, #32
  403720:	eor	x7, x7, x15
  403724:	eor	x8, x8, x16
  403728:	movk	x13, #0xa54f, lsl #48
  40372c:	movk	x14, #0xf372, lsl #32
  403730:	add	x13, x1, x13
  403734:	add	x10, x10, x18
  403738:	eor	x5, x5, x13
  40373c:	movk	x14, #0x3c6e, lsl #48
  403740:	add	x14, x2, x14
  403744:	add	x11, x11, x26
  403748:	ldr	x18, [sp, #264]
  40374c:	eor	x6, x6, x14
  403750:	ror	x7, x7, #24
  403754:	add	x9, x9, x7
  403758:	ror	x8, x8, #24
  40375c:	add	x11, x11, x8
  403760:	ror	x5, x5, #24
  403764:	add	x10, x10, x5
  403768:	ror	x6, x6, #24
  40376c:	eor	x3, x9, x3
  403770:	eor	x4, x11, x4
  403774:	add	x12, x12, x18
  403778:	eor	x1, x10, x1
  40377c:	add	x12, x12, x6
  403780:	ror	x3, x3, #16
  403784:	eor	x2, x12, x2
  403788:	ror	x4, x4, #16
  40378c:	add	x15, x15, x3
  403790:	add	x16, x16, x4
  403794:	eor	x7, x15, x7
  403798:	ror	x1, x1, #16
  40379c:	add	x13, x13, x1
  4037a0:	eor	x8, x16, x8
  4037a4:	eor	x5, x13, x5
  4037a8:	ror	x2, x2, #16
  4037ac:	add	x14, x14, x2
  4037b0:	ror	x7, x7, #63
  4037b4:	add	x11, x11, x23
  4037b8:	ror	x8, x8, #63
  4037bc:	add	x10, x10, x25
  4037c0:	eor	x6, x14, x6
  4037c4:	add	x11, x11, x7
  4037c8:	add	x10, x10, x8
  4037cc:	add	x12, x12, x20
  4037d0:	ror	x5, x5, #63
  4037d4:	add	x12, x12, x5
  4037d8:	add	x9, x9, x17
  4037dc:	eor	x1, x11, x1
  4037e0:	ror	x6, x6, #63
  4037e4:	eor	x2, x10, x2
  4037e8:	add	x9, x9, x6
  4037ec:	eor	x3, x12, x3
  4037f0:	ror	x1, x1, #32
  4037f4:	eor	x4, x9, x4
  4037f8:	ror	x2, x2, #32
  4037fc:	add	x15, x15, x2
  403800:	add	x14, x14, x1
  403804:	ror	x3, x3, #32
  403808:	ldr	x18, [sp, #296]
  40380c:	add	x16, x16, x3
  403810:	ldr	x27, [sp, #344]
  403814:	ror	x4, x4, #32
  403818:	eor	x8, x15, x8
  40381c:	eor	x7, x14, x7
  403820:	ldr	x28, [sp, #328]
  403824:	add	x13, x13, x4
  403828:	eor	x5, x16, x5
  40382c:	eor	x6, x13, x6
  403830:	ldr	x19, [sp, #312]
  403834:	ror	x8, x8, #24
  403838:	add	x10, x10, x27
  40383c:	ror	x7, x7, #24
  403840:	add	x11, x11, x18
  403844:	add	x10, x10, x8
  403848:	add	x11, x11, x7
  40384c:	ror	x5, x5, #24
  403850:	add	x12, x12, x28
  403854:	ror	x6, x6, #24
  403858:	add	x12, x12, x5
  40385c:	add	x9, x9, x19
  403860:	eor	x2, x10, x2
  403864:	eor	x1, x11, x1
  403868:	add	x9, x9, x6
  40386c:	eor	x3, x12, x3
  403870:	eor	x4, x9, x4
  403874:	ror	x2, x2, #16
  403878:	add	x15, x15, x2
  40387c:	ror	x1, x1, #16
  403880:	add	x14, x14, x1
  403884:	ror	x3, x3, #16
  403888:	add	x16, x16, x3
  40388c:	ror	x4, x4, #16
  403890:	eor	x8, x15, x8
  403894:	eor	x7, x14, x7
  403898:	add	x13, x13, x4
  40389c:	eor	x5, x16, x5
  4038a0:	eor	x6, x13, x6
  4038a4:	add	x9, x24, x9
  4038a8:	ror	x8, x8, #63
  4038ac:	add	x11, x11, x25
  4038b0:	ror	x7, x7, #63
  4038b4:	add	x9, x9, x7
  4038b8:	add	x11, x11, x8
  4038bc:	add	x10, x28, x10
  4038c0:	ror	x5, x5, #63
  4038c4:	add	x10, x10, x5
  4038c8:	ror	x6, x6, #63
  4038cc:	add	x12, x18, x12
  4038d0:	eor	x3, x9, x3
  4038d4:	eor	x4, x11, x4
  4038d8:	add	x12, x12, x6
  4038dc:	eor	x1, x10, x1
  4038e0:	eor	x2, x12, x2
  4038e4:	ror	x3, x3, #32
  4038e8:	add	x15, x15, x3
  4038ec:	ror	x4, x4, #32
  4038f0:	add	x16, x16, x4
  4038f4:	ror	x1, x1, #32
  4038f8:	add	x13, x13, x1
  4038fc:	ror	x2, x2, #32
  403900:	eor	x7, x15, x7
  403904:	eor	x8, x16, x8
  403908:	add	x14, x14, x2
  40390c:	eor	x5, x13, x5
  403910:	eor	x6, x14, x6
  403914:	add	x9, x23, x9
  403918:	ror	x7, x7, #24
  40391c:	add	x11, x17, x11
  403920:	ror	x8, x8, #24
  403924:	add	x9, x9, x7
  403928:	add	x11, x11, x8
  40392c:	add	x10, x22, x10
  403930:	ror	x5, x5, #24
  403934:	add	x10, x10, x5
  403938:	ror	x6, x6, #24
  40393c:	add	x12, x27, x12
  403940:	eor	x3, x9, x3
  403944:	eor	x4, x11, x4
  403948:	add	x12, x12, x6
  40394c:	eor	x1, x10, x1
  403950:	eor	x2, x12, x2
  403954:	ror	x3, x3, #16
  403958:	add	x15, x15, x3
  40395c:	ror	x4, x4, #16
  403960:	add	x16, x16, x4
  403964:	ror	x1, x1, #16
  403968:	ldr	x18, [sp, #264]
  40396c:	add	x13, x13, x1
  403970:	eor	x7, x15, x7
  403974:	ror	x2, x2, #16
  403978:	eor	x8, x16, x8
  40397c:	add	x14, x14, x2
  403980:	eor	x5, x13, x5
  403984:	eor	x6, x14, x6
  403988:	ror	x7, x7, #63
  40398c:	add	x11, x26, x11
  403990:	ror	x8, x8, #63
  403994:	add	x10, x18, x10
  403998:	add	x11, x11, x7
  40399c:	add	x10, x10, x8
  4039a0:	add	x12, x19, x12
  4039a4:	add	x9, x21, x9
  4039a8:	ror	x5, x5, #63
  4039ac:	add	x12, x12, x5
  4039b0:	ror	x6, x6, #63
  4039b4:	eor	x1, x11, x1
  4039b8:	eor	x2, x10, x2
  4039bc:	ldr	x18, [sp, #280]
  4039c0:	add	x9, x9, x6
  4039c4:	eor	x3, x12, x3
  4039c8:	eor	x4, x9, x4
  4039cc:	ror	x1, x1, #32
  4039d0:	add	x14, x14, x1
  4039d4:	ror	x2, x2, #32
  4039d8:	add	x15, x15, x2
  4039dc:	ror	x3, x3, #32
  4039e0:	add	x12, x18, x12
  4039e4:	add	x16, x16, x3
  4039e8:	ldr	x18, [sp, #248]
  4039ec:	ror	x4, x4, #32
  4039f0:	eor	x7, x14, x7
  4039f4:	eor	x8, x15, x8
  4039f8:	add	x13, x13, x4
  4039fc:	eor	x5, x16, x5
  403a00:	eor	x6, x13, x6
  403a04:	ror	x7, x7, #24
  403a08:	add	x11, x20, x11
  403a0c:	ror	x8, x8, #24
  403a10:	add	x10, x18, x10
  403a14:	add	x11, x11, x7
  403a18:	add	x10, x10, x8
  403a1c:	ror	x5, x5, #24
  403a20:	add	x12, x12, x5
  403a24:	add	x9, x30, x9
  403a28:	eor	x1, x11, x1
  403a2c:	ror	x6, x6, #24
  403a30:	eor	x2, x10, x2
  403a34:	add	x9, x9, x6
  403a38:	eor	x3, x12, x3
  403a3c:	eor	x4, x9, x4
  403a40:	ror	x1, x1, #16
  403a44:	add	x14, x14, x1
  403a48:	ror	x2, x2, #16
  403a4c:	add	x15, x15, x2
  403a50:	ror	x3, x3, #16
  403a54:	add	x16, x16, x3
  403a58:	ror	x4, x4, #16
  403a5c:	eor	x7, x14, x7
  403a60:	eor	x8, x15, x8
  403a64:	add	x13, x13, x4
  403a68:	eor	x5, x16, x5
  403a6c:	ldr	x18, [sp, #264]
  403a70:	eor	x6, x13, x6
  403a74:	add	x11, x19, x11
  403a78:	ror	x7, x7, #63
  403a7c:	add	x9, x20, x9
  403a80:	ror	x8, x8, #63
  403a84:	add	x9, x9, x7
  403a88:	add	x11, x11, x8
  403a8c:	add	x10, x27, x10
  403a90:	ror	x5, x5, #63
  403a94:	add	x10, x10, x5
  403a98:	ror	x6, x6, #63
  403a9c:	eor	x3, x9, x3
  403aa0:	eor	x4, x11, x4
  403aa4:	add	x12, x18, x12
  403aa8:	eor	x1, x10, x1
  403aac:	add	x12, x12, x6
  403ab0:	ror	x3, x3, #32
  403ab4:	eor	x2, x12, x2
  403ab8:	ror	x4, x4, #32
  403abc:	add	x15, x15, x3
  403ac0:	add	x16, x16, x4
  403ac4:	eor	x7, x15, x7
  403ac8:	ror	x1, x1, #32
  403acc:	add	x13, x13, x1
  403ad0:	eor	x8, x16, x8
  403ad4:	eor	x5, x13, x5
  403ad8:	ror	x2, x2, #32
  403adc:	add	x14, x14, x2
  403ae0:	add	x9, x21, x9
  403ae4:	ldr	x18, [sp, #248]
  403ae8:	ror	x7, x7, #24
  403aec:	add	x11, x23, x11
  403af0:	ror	x8, x8, #24
  403af4:	eor	x6, x14, x6
  403af8:	add	x9, x9, x7
  403afc:	add	x11, x11, x8
  403b00:	ror	x5, x5, #24
  403b04:	add	x10, x28, x10
  403b08:	eor	x3, x9, x3
  403b0c:	add	x10, x10, x5
  403b10:	eor	x4, x11, x4
  403b14:	add	x12, x30, x12
  403b18:	ror	x6, x6, #24
  403b1c:	add	x9, x18, x9
  403b20:	add	x12, x12, x6
  403b24:	ldr	x18, [sp, #280]
  403b28:	eor	x1, x10, x1
  403b2c:	eor	x2, x12, x2
  403b30:	ror	x4, x4, #16
  403b34:	add	x16, x16, x4
  403b38:	ror	x3, x3, #16
  403b3c:	add	x12, x18, x12
  403b40:	ror	x1, x1, #16
  403b44:	ldr	x18, [sp, #296]
  403b48:	add	x15, x15, x3
  403b4c:	add	x13, x13, x1
  403b50:	eor	x8, x16, x8
  403b54:	eor	x7, x15, x7
  403b58:	ror	x2, x2, #16
  403b5c:	add	x14, x14, x2
  403b60:	eor	x5, x13, x5
  403b64:	eor	x6, x14, x6
  403b68:	ror	x8, x8, #63
  403b6c:	add	x10, x18, x10
  403b70:	ror	x7, x7, #63
  403b74:	add	x10, x10, x8
  403b78:	add	x11, x17, x11
  403b7c:	add	x11, x11, x7
  403b80:	ror	x5, x5, #63
  403b84:	add	x12, x12, x5
  403b88:	ror	x6, x6, #63
  403b8c:	eor	x2, x10, x2
  403b90:	add	x9, x9, x6
  403b94:	eor	x1, x11, x1
  403b98:	eor	x3, x12, x3
  403b9c:	eor	x4, x9, x4
  403ba0:	ror	x2, x2, #32
  403ba4:	add	x15, x15, x2
  403ba8:	ror	x1, x1, #32
  403bac:	add	x14, x14, x1
  403bb0:	ror	x3, x3, #32
  403bb4:	add	x16, x16, x3
  403bb8:	ror	x4, x4, #32
  403bbc:	eor	x8, x15, x8
  403bc0:	add	x13, x13, x4
  403bc4:	eor	x7, x14, x7
  403bc8:	eor	x5, x16, x5
  403bcc:	eor	x6, x13, x6
  403bd0:	ror	x8, x8, #24
  403bd4:	add	x10, x24, x10
  403bd8:	add	x11, x25, x11
  403bdc:	add	x10, x10, x8
  403be0:	ror	x7, x7, #24
  403be4:	add	x12, x26, x12
  403be8:	ror	x5, x5, #24
  403bec:	add	x11, x11, x7
  403bf0:	add	x12, x12, x5
  403bf4:	add	x9, x22, x9
  403bf8:	ror	x6, x6, #24
  403bfc:	eor	x2, x10, x2
  403c00:	add	x9, x9, x6
  403c04:	eor	x1, x11, x1
  403c08:	eor	x3, x12, x3
  403c0c:	ldr	x18, [sp, #280]
  403c10:	eor	x4, x9, x4
  403c14:	ror	x2, x2, #16
  403c18:	add	x15, x15, x2
  403c1c:	ror	x1, x1, #16
  403c20:	add	x14, x14, x1
  403c24:	ror	x3, x3, #16
  403c28:	add	x16, x16, x3
  403c2c:	ror	x4, x4, #16
  403c30:	eor	x8, x15, x8
  403c34:	add	x11, x18, x11
  403c38:	ldr	x18, [sp, #248]
  403c3c:	add	x13, x13, x4
  403c40:	eor	x7, x14, x7
  403c44:	eor	x5, x16, x5
  403c48:	eor	x6, x13, x6
  403c4c:	ror	x8, x8, #63
  403c50:	add	x11, x11, x8
  403c54:	ror	x7, x7, #63
  403c58:	add	x10, x19, x10
  403c5c:	ror	x5, x5, #63
  403c60:	add	x9, x18, x9
  403c64:	add	x10, x10, x5
  403c68:	add	x9, x9, x7
  403c6c:	ror	x6, x6, #63
  403c70:	add	x12, x28, x12
  403c74:	eor	x4, x11, x4
  403c78:	add	x12, x12, x6
  403c7c:	eor	x1, x10, x1
  403c80:	eor	x3, x9, x3
  403c84:	eor	x2, x12, x2
  403c88:	ror	x4, x4, #32
  403c8c:	add	x16, x16, x4
  403c90:	ror	x1, x1, #32
  403c94:	ror	x3, x3, #32
  403c98:	ldr	x18, [sp, #296]
  403c9c:	add	x13, x13, x1
  403ca0:	add	x15, x15, x3
  403ca4:	ror	x2, x2, #32
  403ca8:	eor	x8, x16, x8
  403cac:	add	x14, x14, x2
  403cb0:	eor	x5, x13, x5
  403cb4:	eor	x7, x15, x7
  403cb8:	eor	x6, x14, x6
  403cbc:	ror	x8, x8, #24
  403cc0:	add	x11, x18, x11
  403cc4:	ror	x5, x5, #24
  403cc8:	add	x11, x11, x8
  403ccc:	add	x10, x25, x10
  403cd0:	add	x9, x26, x9
  403cd4:	ror	x7, x7, #24
  403cd8:	add	x10, x10, x5
  403cdc:	add	x9, x9, x7
  403ce0:	add	x12, x20, x12
  403ce4:	ror	x6, x6, #24
  403ce8:	eor	x4, x11, x4
  403cec:	add	x12, x12, x6
  403cf0:	eor	x1, x10, x1
  403cf4:	eor	x3, x9, x3
  403cf8:	eor	x2, x12, x2
  403cfc:	ror	x4, x4, #16
  403d00:	add	x16, x16, x4
  403d04:	ror	x1, x1, #16
  403d08:	add	x13, x13, x1
  403d0c:	ror	x3, x3, #16
  403d10:	add	x15, x15, x3
  403d14:	ror	x2, x2, #16
  403d18:	eor	x8, x16, x8
  403d1c:	add	x14, x14, x2
  403d20:	eor	x5, x13, x5
  403d24:	eor	x7, x15, x7
  403d28:	ldr	x18, [sp, #264]
  403d2c:	eor	x6, x14, x6
  403d30:	add	x10, x27, x10
  403d34:	ror	x8, x8, #63
  403d38:	add	x10, x10, x8
  403d3c:	add	x12, x24, x12
  403d40:	ror	x5, x5, #63
  403d44:	add	x11, x30, x11
  403d48:	ror	x7, x7, #63
  403d4c:	add	x12, x12, x5
  403d50:	add	x11, x11, x7
  403d54:	eor	x2, x10, x2
  403d58:	ror	x6, x6, #63
  403d5c:	add	x9, x18, x9
  403d60:	eor	x3, x12, x3
  403d64:	add	x9, x9, x6
  403d68:	eor	x1, x11, x1
  403d6c:	eor	x4, x9, x4
  403d70:	ror	x2, x2, #32
  403d74:	add	x15, x15, x2
  403d78:	ror	x3, x3, #32
  403d7c:	add	x16, x16, x3
  403d80:	ror	x1, x1, #32
  403d84:	add	x14, x14, x1
  403d88:	eor	x8, x15, x8
  403d8c:	eor	x7, x14, x7
  403d90:	ror	x4, x4, #32
  403d94:	add	x13, x13, x4
  403d98:	eor	x5, x16, x5
  403d9c:	add	x10, x23, x10
  403da0:	ror	x8, x8, #24
  403da4:	eor	x6, x13, x6
  403da8:	add	x10, x10, x8
  403dac:	add	x12, x21, x12
  403db0:	ror	x7, x7, #24
  403db4:	add	x11, x22, x11
  403db8:	ror	x5, x5, #24
  403dbc:	add	x11, x11, x7
  403dc0:	add	x12, x12, x5
  403dc4:	eor	x2, x10, x2
  403dc8:	add	x9, x17, x9
  403dcc:	eor	x1, x11, x1
  403dd0:	ror	x6, x6, #24
  403dd4:	add	x9, x9, x6
  403dd8:	eor	x3, x12, x3
  403ddc:	ldr	x18, [sp, #296]
  403de0:	ror	x2, x2, #16
  403de4:	eor	x4, x9, x4
  403de8:	add	x15, x15, x2
  403dec:	ror	x1, x1, #16
  403df0:	add	x14, x14, x1
  403df4:	ror	x3, x3, #16
  403df8:	add	x16, x16, x3
  403dfc:	eor	x8, x15, x8
  403e00:	add	x11, x18, x11
  403e04:	ror	x4, x4, #16
  403e08:	ldr	x18, [sp, #264]
  403e0c:	add	x13, x13, x4
  403e10:	eor	x7, x14, x7
  403e14:	eor	x5, x16, x5
  403e18:	eor	x6, x13, x6
  403e1c:	ror	x8, x8, #63
  403e20:	add	x11, x11, x8
  403e24:	ror	x7, x7, #63
  403e28:	add	x10, x17, x10
  403e2c:	ror	x5, x5, #63
  403e30:	add	x9, x18, x9
  403e34:	add	x10, x10, x5
  403e38:	add	x9, x9, x7
  403e3c:	add	x12, x30, x12
  403e40:	eor	x4, x11, x4
  403e44:	ror	x6, x6, #63
  403e48:	add	x12, x12, x6
  403e4c:	eor	x1, x10, x1
  403e50:	eor	x3, x9, x3
  403e54:	eor	x2, x12, x2
  403e58:	ror	x4, x4, #32
  403e5c:	add	x16, x16, x4
  403e60:	ror	x1, x1, #32
  403e64:	add	x13, x13, x1
  403e68:	ror	x3, x3, #32
  403e6c:	add	x15, x15, x3
  403e70:	ror	x2, x2, #32
  403e74:	eor	x8, x16, x8
  403e78:	add	x14, x14, x2
  403e7c:	ldr	x18, [sp, #280]
  403e80:	eor	x5, x13, x5
  403e84:	eor	x7, x15, x7
  403e88:	eor	x6, x14, x6
  403e8c:	add	x11, x21, x11
  403e90:	ror	x8, x8, #24
  403e94:	add	x11, x11, x8
  403e98:	add	x10, x27, x10
  403e9c:	ror	x5, x5, #24
  403ea0:	add	x9, x18, x9
  403ea4:	ror	x7, x7, #24
  403ea8:	add	x10, x10, x5
  403eac:	add	x9, x9, x7
  403eb0:	add	x12, x24, x12
  403eb4:	ror	x6, x6, #24
  403eb8:	eor	x4, x11, x4
  403ebc:	add	x12, x12, x6
  403ec0:	eor	x1, x10, x1
  403ec4:	eor	x3, x9, x3
  403ec8:	eor	x2, x12, x2
  403ecc:	ror	x4, x4, #16
  403ed0:	add	x16, x16, x4
  403ed4:	ror	x1, x1, #16
  403ed8:	ror	x3, x3, #16
  403edc:	ldr	x18, [sp, #248]
  403ee0:	add	x13, x13, x1
  403ee4:	add	x15, x15, x3
  403ee8:	ror	x2, x2, #16
  403eec:	eor	x8, x16, x8
  403ef0:	add	x14, x14, x2
  403ef4:	eor	x5, x13, x5
  403ef8:	eor	x7, x15, x7
  403efc:	eor	x6, x14, x6
  403f00:	ror	x8, x8, #63
  403f04:	add	x10, x18, x10
  403f08:	add	x12, x22, x12
  403f0c:	add	x10, x10, x8
  403f10:	ror	x5, x5, #63
  403f14:	add	x11, x25, x11
  403f18:	ror	x7, x7, #63
  403f1c:	add	x12, x12, x5
  403f20:	add	x11, x11, x7
  403f24:	add	x9, x19, x9
  403f28:	ror	x6, x6, #63
  403f2c:	eor	x2, x10, x2
  403f30:	add	x9, x9, x6
  403f34:	eor	x1, x11, x1
  403f38:	eor	x3, x12, x3
  403f3c:	eor	x4, x9, x4
  403f40:	ror	x2, x2, #32
  403f44:	add	x15, x15, x2
  403f48:	ror	x1, x1, #32
  403f4c:	add	x14, x14, x1
  403f50:	ror	x3, x3, #32
  403f54:	add	x16, x16, x3
  403f58:	ror	x4, x4, #32
  403f5c:	eor	x8, x15, x8
  403f60:	add	x13, x13, x4
  403f64:	eor	x7, x14, x7
  403f68:	eor	x5, x16, x5
  403f6c:	eor	x6, x13, x6
  403f70:	ror	x8, x8, #24
  403f74:	add	x10, x28, x10
  403f78:	ror	x7, x7, #24
  403f7c:	add	x10, x10, x8
  403f80:	ror	x5, x5, #24
  403f84:	add	x11, x26, x11
  403f88:	add	x12, x23, x12
  403f8c:	add	x11, x11, x7
  403f90:	add	x12, x12, x5
  403f94:	add	x9, x20, x9
  403f98:	ror	x6, x6, #24
  403f9c:	eor	x2, x10, x2
  403fa0:	add	x9, x9, x6
  403fa4:	eor	x1, x11, x1
  403fa8:	eor	x3, x12, x3
  403fac:	eor	x4, x9, x4
  403fb0:	ror	x2, x2, #16
  403fb4:	add	x15, x15, x2
  403fb8:	ror	x1, x1, #16
  403fbc:	add	x14, x14, x1
  403fc0:	ror	x3, x3, #16
  403fc4:	add	x16, x16, x3
  403fc8:	ror	x4, x4, #16
  403fcc:	eor	x8, x15, x8
  403fd0:	add	x13, x13, x4
  403fd4:	eor	x7, x14, x7
  403fd8:	eor	x5, x16, x5
  403fdc:	eor	x6, x13, x6
  403fe0:	add	x11, x30, x11
  403fe4:	ror	x8, x8, #63
  403fe8:	add	x11, x11, x8
  403fec:	ror	x7, x7, #63
  403ff0:	add	x9, x22, x9
  403ff4:	ror	x5, x5, #63
  403ff8:	add	x10, x23, x10
  403ffc:	add	x9, x9, x7
  404000:	add	x10, x10, x5
  404004:	ror	x6, x6, #63
  404008:	add	x12, x21, x12
  40400c:	eor	x4, x11, x4
  404010:	add	x12, x12, x6
  404014:	eor	x3, x9, x3
  404018:	eor	x1, x10, x1
  40401c:	eor	x2, x12, x2
  404020:	ror	x4, x4, #32
  404024:	add	x16, x16, x4
  404028:	ror	x3, x3, #32
  40402c:	add	x15, x15, x3
  404030:	ror	x1, x1, #32
  404034:	add	x13, x13, x1
  404038:	ror	x2, x2, #32
  40403c:	eor	x8, x16, x8
  404040:	add	x14, x14, x2
  404044:	eor	x7, x15, x7
  404048:	eor	x5, x13, x5
  40404c:	eor	x6, x14, x6
  404050:	ror	x8, x8, #24
  404054:	add	x11, x20, x11
  404058:	add	x9, x17, x9
  40405c:	add	x11, x11, x8
  404060:	ror	x7, x7, #24
  404064:	add	x10, x18, x10
  404068:	ror	x5, x5, #24
  40406c:	add	x9, x9, x7
  404070:	add	x10, x10, x5
  404074:	add	x12, x19, x12
  404078:	ror	x6, x6, #24
  40407c:	eor	x4, x11, x4
  404080:	add	x12, x12, x6
  404084:	eor	x3, x9, x3
  404088:	eor	x1, x10, x1
  40408c:	eor	x2, x12, x2
  404090:	ror	x4, x4, #16
  404094:	add	x16, x16, x4
  404098:	ror	x3, x3, #16
  40409c:	add	x15, x15, x3
  4040a0:	ror	x1, x1, #16
  4040a4:	add	x13, x13, x1
  4040a8:	ror	x2, x2, #16
  4040ac:	eor	x8, x16, x8
  4040b0:	add	x14, x14, x2
  4040b4:	eor	x7, x15, x7
  4040b8:	eor	x5, x13, x5
  4040bc:	ldr	x18, [sp, #280]
  4040c0:	eor	x6, x14, x6
  4040c4:	add	x10, x26, x10
  4040c8:	ror	x8, x8, #63
  4040cc:	add	x10, x10, x8
  4040d0:	ror	x7, x7, #63
  4040d4:	add	x11, x24, x11
  4040d8:	add	x12, x27, x12
  4040dc:	add	x11, x11, x7
  4040e0:	ror	x5, x5, #63
  4040e4:	add	x12, x12, x5
  4040e8:	ror	x6, x6, #63
  4040ec:	eor	x2, x10, x2
  4040f0:	add	x9, x18, x9
  4040f4:	ldr	x18, [sp, #264]
  4040f8:	add	x9, x9, x6
  4040fc:	eor	x1, x11, x1
  404100:	eor	x3, x12, x3
  404104:	eor	x4, x9, x4
  404108:	ror	x2, x2, #32
  40410c:	add	x15, x15, x2
  404110:	ror	x1, x1, #32
  404114:	add	x9, x18, x9
  404118:	ror	x3, x3, #32
  40411c:	ldr	x18, [sp, #296]
  404120:	add	x14, x14, x1
  404124:	add	x16, x16, x3
  404128:	eor	x8, x15, x8
  40412c:	eor	x7, x14, x7
  404130:	ror	x4, x4, #32
  404134:	add	x13, x13, x4
  404138:	eor	x5, x16, x5
  40413c:	eor	x6, x13, x6
  404140:	ror	x8, x8, #24
  404144:	add	x10, x18, x10
  404148:	ror	x7, x7, #24
  40414c:	add	x10, x10, x8
  404150:	ror	x5, x5, #24
  404154:	add	x11, x28, x11
  404158:	add	x12, x25, x12
  40415c:	add	x11, x11, x7
  404160:	add	x12, x12, x5
  404164:	eor	x2, x10, x2
  404168:	ror	x6, x6, #24
  40416c:	add	x9, x9, x6
  404170:	eor	x1, x11, x1
  404174:	eor	x3, x12, x3
  404178:	eor	x4, x9, x4
  40417c:	ror	x2, x2, #16
  404180:	add	x15, x15, x2
  404184:	ror	x1, x1, #16
  404188:	add	x14, x14, x1
  40418c:	ror	x3, x3, #16
  404190:	add	x16, x16, x3
  404194:	ror	x4, x4, #16
  404198:	eor	x8, x15, x8
  40419c:	add	x13, x13, x4
  4041a0:	eor	x7, x14, x7
  4041a4:	eor	x5, x16, x5
  4041a8:	add	x11, x20, x11
  4041ac:	eor	x6, x13, x6
  4041b0:	ror	x8, x8, #63
  4041b4:	add	x11, x11, x8
  4041b8:	ror	x7, x7, #63
  4041bc:	add	x9, x26, x9
  4041c0:	ror	x5, x5, #63
  4041c4:	add	x10, x24, x10
  4041c8:	add	x9, x9, x7
  4041cc:	add	x10, x10, x5
  4041d0:	add	x12, x25, x12
  4041d4:	eor	x4, x11, x4
  4041d8:	ror	x6, x6, #63
  4041dc:	add	x12, x12, x6
  4041e0:	eor	x3, x9, x3
  4041e4:	eor	x1, x10, x1
  4041e8:	eor	x2, x12, x2
  4041ec:	ror	x4, x4, #32
  4041f0:	add	x16, x16, x4
  4041f4:	ror	x3, x3, #32
  4041f8:	ror	x1, x1, #32
  4041fc:	ldr	x18, [sp, #264]
  404200:	add	x15, x15, x3
  404204:	add	x13, x13, x1
  404208:	ror	x2, x2, #32
  40420c:	eor	x8, x16, x8
  404210:	add	x14, x14, x2
  404214:	eor	x7, x15, x7
  404218:	eor	x5, x13, x5
  40421c:	eor	x6, x14, x6
  404220:	ror	x8, x8, #24
  404224:	add	x11, x18, x11
  404228:	add	x9, x27, x9
  40422c:	add	x11, x11, x8
  404230:	ror	x7, x7, #24
  404234:	add	x10, x17, x10
  404238:	ror	x5, x5, #24
  40423c:	add	x9, x9, x7
  404240:	add	x10, x10, x5
  404244:	add	x12, x28, x12
  404248:	ror	x6, x6, #24
  40424c:	eor	x4, x11, x4
  404250:	add	x12, x12, x6
  404254:	eor	x3, x9, x3
  404258:	eor	x1, x10, x1
  40425c:	eor	x2, x12, x2
  404260:	ror	x4, x4, #16
  404264:	add	x16, x16, x4
  404268:	ror	x3, x3, #16
  40426c:	add	x15, x15, x3
  404270:	ror	x1, x1, #16
  404274:	add	x13, x13, x1
  404278:	ror	x2, x2, #16
  40427c:	eor	x8, x16, x8
  404280:	add	x14, x14, x2
  404284:	ldr	x18, [sp, #296]
  404288:	eor	x7, x15, x7
  40428c:	eor	x5, x13, x5
  404290:	eor	x6, x14, x6
  404294:	add	x10, x23, x10
  404298:	ror	x8, x8, #63
  40429c:	add	x10, x10, x8
  4042a0:	ror	x7, x7, #63
  4042a4:	add	x11, x21, x11
  4042a8:	ror	x5, x5, #63
  4042ac:	add	x12, x18, x12
  4042b0:	add	x11, x11, x7
  4042b4:	add	x12, x12, x5
  4042b8:	add	x9, x22, x9
  4042bc:	eor	x2, x10, x2
  4042c0:	ror	x6, x6, #63
  4042c4:	add	x9, x9, x6
  4042c8:	eor	x1, x11, x1
  4042cc:	eor	x3, x12, x3
  4042d0:	eor	x4, x9, x4
  4042d4:	ldr	x18, [sp, #248]
  4042d8:	ror	x2, x2, #32
  4042dc:	add	x15, x15, x2
  4042e0:	ror	x1, x1, #32
  4042e4:	add	x14, x14, x1
  4042e8:	ror	x3, x3, #32
  4042ec:	add	x16, x16, x3
  4042f0:	ror	x4, x4, #32
  4042f4:	eor	x8, x15, x8
  4042f8:	add	x9, x18, x9
  4042fc:	ldr	x18, [sp, #280]
  404300:	add	x13, x13, x4
  404304:	eor	x7, x14, x7
  404308:	eor	x5, x16, x5
  40430c:	eor	x6, x13, x6
  404310:	ror	x8, x8, #24
  404314:	add	x10, x19, x10
  404318:	ror	x7, x7, #24
  40431c:	add	x10, x10, x8
  404320:	ror	x5, x5, #24
  404324:	add	x12, x30, x12
  404328:	add	x11, x18, x11
  40432c:	add	x12, x12, x5
  404330:	add	x11, x11, x7
  404334:	eor	x2, x10, x2
  404338:	ror	x6, x6, #24
  40433c:	add	x9, x9, x6
  404340:	eor	x3, x12, x3
  404344:	eor	x1, x11, x1
  404348:	ror	x2, x2, #16
  40434c:	eor	x4, x9, x4
  404350:	add	x15, x15, x2
  404354:	ror	x3, x3, #16
  404358:	add	x16, x16, x3
  40435c:	ror	x1, x1, #16
  404360:	add	x14, x14, x1
  404364:	eor	x8, x15, x8
  404368:	add	x9, x18, x9
  40436c:	ror	x4, x4, #16
  404370:	ldr	x18, [sp, #248]
  404374:	add	x13, x13, x4
  404378:	eor	x5, x16, x5
  40437c:	eor	x7, x14, x7
  404380:	eor	x6, x13, x6
  404384:	ror	x8, x8, #63
  404388:	add	x11, x28, x11
  40438c:	ror	x5, x5, #63
  404390:	add	x11, x11, x8
  404394:	ror	x7, x7, #63
  404398:	add	x10, x18, x10
  40439c:	add	x9, x9, x7
  4043a0:	add	x10, x10, x5
  4043a4:	add	x12, x20, x12
  4043a8:	eor	x4, x11, x4
  4043ac:	ror	x6, x6, #63
  4043b0:	add	x12, x12, x6
  4043b4:	eor	x3, x9, x3
  4043b8:	eor	x1, x10, x1
  4043bc:	eor	x2, x12, x2
  4043c0:	ror	x4, x4, #32
  4043c4:	add	x16, x16, x4
  4043c8:	ror	x3, x3, #32
  4043cc:	add	x15, x15, x3
  4043d0:	ror	x1, x1, #32
  4043d4:	add	x13, x13, x1
  4043d8:	ror	x2, x2, #32
  4043dc:	eor	x8, x16, x8
  4043e0:	add	x14, x14, x2
  4043e4:	ldr	x18, [sp, #296]
  4043e8:	eor	x7, x15, x7
  4043ec:	eor	x5, x13, x5
  4043f0:	eor	x6, x14, x6
  4043f4:	add	x11, x19, x11
  4043f8:	ror	x8, x8, #24
  4043fc:	add	x11, x11, x8
  404400:	add	x9, x25, x9
  404404:	ror	x7, x7, #24
  404408:	add	x10, x18, x10
  40440c:	ror	x5, x5, #24
  404410:	add	x9, x9, x7
  404414:	add	x10, x10, x5
  404418:	add	x12, x26, x12
  40441c:	ror	x6, x6, #24
  404420:	eor	x4, x11, x4
  404424:	add	x12, x12, x6
  404428:	eor	x3, x9, x3
  40442c:	eor	x1, x10, x1
  404430:	eor	x2, x12, x2
  404434:	ror	x4, x4, #16
  404438:	add	x16, x16, x4
  40443c:	ror	x3, x3, #16
  404440:	add	x15, x15, x3
  404444:	ror	x1, x1, #16
  404448:	add	x13, x13, x1
  40444c:	ror	x2, x2, #16
  404450:	eor	x8, x16, x8
  404454:	add	x14, x14, x2
  404458:	ldr	x18, [sp, #264]
  40445c:	eor	x7, x15, x7
  404460:	eor	x5, x13, x5
  404464:	eor	x6, x14, x6
  404468:	add	x10, x30, x10
  40446c:	ror	x8, x8, #63
  404470:	add	x10, x10, x8
  404474:	ror	x7, x7, #63
  404478:	add	x12, x23, x12
  40447c:	ror	x5, x5, #63
  404480:	add	x11, x18, x11
  404484:	add	x12, x12, x5
  404488:	add	x11, x11, x7
  40448c:	add	x9, x27, x9
  404490:	eor	x2, x10, x2
  404494:	ror	x6, x6, #63
  404498:	add	x9, x9, x6
  40449c:	eor	x3, x12, x3
  4044a0:	eor	x1, x11, x1
  4044a4:	eor	x4, x9, x4
  4044a8:	ror	x2, x2, #32
  4044ac:	add	x15, x15, x2
  4044b0:	ror	x3, x3, #32
  4044b4:	add	x16, x16, x3
  4044b8:	ror	x1, x1, #32
  4044bc:	add	x14, x14, x1
  4044c0:	ror	x4, x4, #32
  4044c4:	eor	x8, x15, x8
  4044c8:	add	x13, x13, x4
  4044cc:	eor	x5, x16, x5
  4044d0:	eor	x7, x14, x7
  4044d4:	eor	x6, x13, x6
  4044d8:	ror	x8, x8, #24
  4044dc:	add	x10, x17, x10
  4044e0:	ror	x5, x5, #24
  4044e4:	add	x10, x10, x8
  4044e8:	add	x12, x22, x12
  4044ec:	add	x11, x21, x11
  4044f0:	ror	x7, x7, #24
  4044f4:	add	x12, x12, x5
  4044f8:	add	x11, x11, x7
  4044fc:	add	x9, x24, x9
  404500:	ror	x6, x6, #24
  404504:	eor	x2, x10, x2
  404508:	add	x9, x9, x6
  40450c:	eor	x3, x12, x3
  404510:	eor	x1, x11, x1
  404514:	eor	x4, x9, x4
  404518:	ror	x2, x2, #16
  40451c:	add	x15, x15, x2
  404520:	ror	x3, x3, #16
  404524:	add	x16, x16, x3
  404528:	ror	x1, x1, #16
  40452c:	add	x14, x14, x1
  404530:	ror	x4, x4, #16
  404534:	eor	x8, x15, x8
  404538:	add	x13, x13, x4
  40453c:	eor	x5, x16, x5
  404540:	eor	x7, x14, x7
  404544:	eor	x6, x13, x6
  404548:	ror	x8, x8, #63
  40454c:	add	x11, x22, x11
  404550:	ror	x5, x5, #63
  404554:	add	x11, x11, x8
  404558:	add	x9, x25, x9
  40455c:	add	x10, x21, x10
  404560:	ror	x7, x7, #63
  404564:	add	x10, x10, x5
  404568:	add	x9, x9, x7
  40456c:	add	x12, x19, x12
  404570:	ror	x6, x6, #63
  404574:	eor	x4, x11, x4
  404578:	add	x12, x12, x6
  40457c:	eor	x3, x9, x3
  404580:	eor	x1, x10, x1
  404584:	eor	x2, x12, x2
  404588:	ror	x4, x4, #32
  40458c:	ldr	x18, [sp, #296]
  404590:	add	x16, x16, x4
  404594:	ror	x3, x3, #32
  404598:	add	x15, x15, x3
  40459c:	ror	x1, x1, #32
  4045a0:	add	x13, x13, x1
  4045a4:	ror	x2, x2, #32
  4045a8:	eor	x8, x16, x8
  4045ac:	add	x14, x14, x2
  4045b0:	eor	x7, x15, x7
  4045b4:	eor	x5, x13, x5
  4045b8:	add	x9, x18, x9
  4045bc:	eor	x6, x14, x6
  4045c0:	ldr	x18, [sp, #248]
  4045c4:	ror	x8, x8, #24
  4045c8:	add	x11, x27, x11
  4045cc:	ror	x7, x7, #24
  4045d0:	add	x11, x11, x8
  4045d4:	ror	x5, x5, #24
  4045d8:	add	x10, x23, x10
  4045dc:	add	x9, x9, x7
  4045e0:	add	x10, x10, x5
  4045e4:	ror	x6, x6, #24
  4045e8:	eor	x4, x11, x4
  4045ec:	add	x12, x18, x12
  4045f0:	add	x12, x12, x6
  4045f4:	eor	x1, x10, x1
  4045f8:	eor	x3, x9, x3
  4045fc:	ror	x4, x4, #16
  404600:	eor	x2, x12, x2
  404604:	add	x16, x16, x4
  404608:	ror	x1, x1, #16
  40460c:	add	x13, x13, x1
  404610:	ror	x3, x3, #16
  404614:	add	x15, x15, x3
  404618:	eor	x8, x16, x8
  40461c:	eor	x5, x13, x5
  404620:	ror	x2, x2, #16
  404624:	add	x14, x14, x2
  404628:	eor	x7, x15, x7
  40462c:	add	x10, x17, x10
  404630:	ror	x8, x8, #63
  404634:	eor	x6, x14, x6
  404638:	add	x10, x10, x8
  40463c:	add	x11, x20, x11
  404640:	ror	x5, x5, #63
  404644:	add	x12, x26, x12
  404648:	ror	x7, x7, #63
  40464c:	add	x11, x11, x7
  404650:	add	x12, x12, x5
  404654:	add	x9, x28, x9
  404658:	ror	x6, x6, #63
  40465c:	eor	x2, x10, x2
  404660:	add	x9, x9, x6
  404664:	ldr	x18, [sp, #280]
  404668:	eor	x1, x11, x1
  40466c:	eor	x3, x12, x3
  404670:	eor	x4, x9, x4
  404674:	ror	x2, x2, #32
  404678:	add	x15, x15, x2
  40467c:	ror	x1, x1, #32
  404680:	add	x9, x18, x9
  404684:	ror	x3, x3, #32
  404688:	ldr	x18, [sp, #264]
  40468c:	add	x14, x14, x1
  404690:	add	x16, x16, x3
  404694:	ror	x4, x4, #32
  404698:	eor	x8, x15, x8
  40469c:	add	x13, x13, x4
  4046a0:	eor	x7, x14, x7
  4046a4:	eor	x5, x16, x5
  4046a8:	eor	x6, x13, x6
  4046ac:	ror	x8, x8, #24
  4046b0:	add	x10, x18, x10
  4046b4:	add	x11, x30, x11
  4046b8:	add	x10, x10, x8
  4046bc:	ror	x7, x7, #24
  4046c0:	add	x12, x24, x12
  4046c4:	ror	x5, x5, #24
  4046c8:	add	x11, x11, x7
  4046cc:	add	x12, x12, x5
  4046d0:	eor	x2, x10, x2
  4046d4:	ror	x6, x6, #24
  4046d8:	add	x9, x9, x6
  4046dc:	eor	x1, x11, x1
  4046e0:	eor	x3, x12, x3
  4046e4:	eor	x4, x9, x4
  4046e8:	ror	x2, x2, #16
  4046ec:	add	x15, x15, x2
  4046f0:	ror	x1, x1, #16
  4046f4:	add	x14, x14, x1
  4046f8:	ror	x3, x3, #16
  4046fc:	add	x16, x16, x3
  404700:	ror	x4, x4, #16
  404704:	eor	x8, x15, x8
  404708:	add	x13, x13, x4
  40470c:	eor	x7, x14, x7
  404710:	eor	x5, x16, x5
  404714:	ldr	x18, [sp, #280]
  404718:	add	x11, x17, x11
  40471c:	eor	x6, x13, x6
  404720:	ror	x8, x8, #63
  404724:	add	x11, x11, x8
  404728:	ror	x7, x7, #63
  40472c:	add	x9, x23, x9
  404730:	ror	x5, x5, #63
  404734:	add	x10, x26, x10
  404738:	add	x9, x9, x7
  40473c:	add	x10, x10, x5
  404740:	ror	x6, x6, #63
  404744:	eor	x4, x11, x4
  404748:	add	x12, x18, x12
  40474c:	add	x12, x12, x6
  404750:	eor	x3, x9, x3
  404754:	eor	x1, x10, x1
  404758:	ror	x4, x4, #32
  40475c:	eor	x2, x12, x2
  404760:	add	x16, x16, x4
  404764:	ror	x3, x3, #32
  404768:	add	x15, x15, x3
  40476c:	ror	x1, x1, #32
  404770:	add	x13, x13, x1
  404774:	eor	x8, x16, x8
  404778:	ror	x2, x2, #32
  40477c:	ldr	x18, [sp, #264]
  404780:	add	x14, x14, x2
  404784:	eor	x7, x15, x7
  404788:	eor	x5, x13, x5
  40478c:	add	x11, x30, x11
  404790:	ror	x8, x8, #24
  404794:	eor	x6, x14, x6
  404798:	add	x11, x11, x8
  40479c:	add	x9, x24, x9
  4047a0:	ror	x7, x7, #24
  4047a4:	add	x10, x18, x10
  4047a8:	ror	x5, x5, #24
  4047ac:	add	x9, x9, x7
  4047b0:	add	x10, x10, x5
  4047b4:	eor	x4, x11, x4
  4047b8:	ror	x6, x6, #24
  4047bc:	add	x12, x22, x12
  4047c0:	eor	x3, x9, x3
  4047c4:	add	x12, x12, x6
  4047c8:	eor	x1, x10, x1
  4047cc:	ldr	x18, [sp, #296]
  4047d0:	ror	x4, x4, #16
  4047d4:	eor	x2, x12, x2
  4047d8:	add	x16, x16, x4
  4047dc:	ror	x3, x3, #16
  4047e0:	add	x15, x15, x3
  4047e4:	ror	x1, x1, #16
  4047e8:	add	x13, x13, x1
  4047ec:	eor	x8, x16, x8
  4047f0:	add	x9, x18, x9
  4047f4:	ror	x2, x2, #16
  4047f8:	ldr	x18, [sp, #248]
  4047fc:	add	x14, x14, x2
  404800:	eor	x7, x15, x7
  404804:	eor	x5, x13, x5
  404808:	eor	x6, x14, x6
  40480c:	ror	x8, x8, #63
  404810:	add	x10, x28, x10
  404814:	ror	x7, x7, #63
  404818:	add	x10, x10, x8
  40481c:	add	x11, x27, x11
  404820:	add	x12, x18, x12
  404824:	ror	x5, x5, #63
  404828:	add	x11, x11, x7
  40482c:	add	x12, x12, x5
  404830:	eor	x2, x10, x2
  404834:	ror	x6, x6, #63
  404838:	add	x9, x9, x6
  40483c:	eor	x1, x11, x1
  404840:	eor	x3, x12, x3
  404844:	ror	x2, x2, #32
  404848:	eor	x4, x9, x4
  40484c:	add	x15, x15, x2
  404850:	ror	x1, x1, #32
  404854:	add	x14, x14, x1
  404858:	ror	x3, x3, #32
  40485c:	add	x16, x16, x3
  404860:	eor	x8, x15, x8
  404864:	eor	x7, x14, x7
  404868:	ror	x4, x4, #32
  40486c:	add	x13, x13, x4
  404870:	eor	x5, x16, x5
  404874:	add	x10, x21, x10
  404878:	ror	x8, x8, #24
  40487c:	eor	x6, x13, x6
  404880:	add	x10, x10, x8
  404884:	add	x11, x19, x11
  404888:	ror	x7, x7, #24
  40488c:	add	x12, x20, x12
  404890:	ror	x5, x5, #24
  404894:	add	x11, x11, x7
  404898:	add	x12, x12, x5
  40489c:	eor	x2, x10, x2
  4048a0:	add	x9, x25, x9
  4048a4:	eor	x1, x11, x1
  4048a8:	ror	x6, x6, #24
  4048ac:	add	x9, x9, x6
  4048b0:	eor	x3, x12, x3
  4048b4:	eor	x4, x9, x4
  4048b8:	ror	x2, x2, #16
  4048bc:	add	x15, x15, x2
  4048c0:	ror	x1, x1, #16
  4048c4:	add	x14, x14, x1
  4048c8:	ror	x3, x3, #16
  4048cc:	add	x16, x16, x3
  4048d0:	eor	x8, x15, x8
  4048d4:	eor	x7, x14, x7
  4048d8:	ror	x4, x4, #16
  4048dc:	add	x13, x13, x4
  4048e0:	eor	x5, x16, x5
  4048e4:	add	x11, x21, x11
  4048e8:	ror	x8, x8, #63
  4048ec:	eor	x6, x13, x6
  4048f0:	add	x11, x11, x8
  4048f4:	add	x10, x22, x10
  4048f8:	ror	x7, x7, #63
  4048fc:	add	x9, x30, x9
  404900:	ror	x5, x5, #63
  404904:	add	x9, x9, x7
  404908:	add	x10, x10, x5
  40490c:	eor	x4, x11, x4
  404910:	ror	x6, x6, #63
  404914:	add	x12, x24, x12
  404918:	eor	x3, x9, x3
  40491c:	add	x12, x12, x6
  404920:	eor	x1, x10, x1
  404924:	add	x9, x18, x9
  404928:	ror	x4, x4, #32
  40492c:	ldr	x18, [sp, #264]
  404930:	eor	x2, x12, x2
  404934:	add	x16, x16, x4
  404938:	ror	x1, x1, #32
  40493c:	add	x13, x13, x1
  404940:	ror	x3, x3, #32
  404944:	eor	x8, x16, x8
  404948:	ror	x2, x2, #32
  40494c:	add	x12, x18, x12
  404950:	add	x14, x14, x2
  404954:	ldr	x18, [sp, #280]
  404958:	add	x15, x15, x3
  40495c:	eor	x5, x13, x5
  404960:	add	x11, x26, x11
  404964:	eor	x6, x14, x6
  404968:	eor	x7, x15, x7
  40496c:	ror	x8, x8, #24
  404970:	add	x11, x11, x8
  404974:	ror	x5, x5, #24
  404978:	add	x10, x18, x10
  40497c:	ror	x6, x6, #24
  404980:	add	x10, x10, x5
  404984:	ror	x7, x7, #24
  404988:	eor	x4, x11, x4
  40498c:	add	x9, x9, x7
  404990:	add	x12, x12, x6
  404994:	eor	x1, x10, x1
  404998:	eor	x3, x9, x3
  40499c:	ror	x4, x4, #16
  4049a0:	eor	x2, x12, x2
  4049a4:	add	x16, x16, x4
  4049a8:	ror	x1, x1, #16
  4049ac:	add	x13, x13, x1
  4049b0:	ror	x3, x3, #16
  4049b4:	eor	x8, x16, x8
  4049b8:	ror	x2, x2, #16
  4049bc:	add	x15, x15, x3
  4049c0:	add	x14, x14, x2
  4049c4:	eor	x5, x13, x5
  4049c8:	eor	x7, x15, x7
  4049cc:	eor	x6, x14, x6
  4049d0:	ror	x8, x8, #63
  4049d4:	add	x10, x25, x10
  4049d8:	add	x12, x20, x12
  4049dc:	add	x10, x10, x8
  4049e0:	ror	x5, x5, #63
  4049e4:	add	x12, x12, x5
  4049e8:	ror	x7, x7, #63
  4049ec:	add	x9, x17, x9
  4049f0:	add	x11, x23, x11
  4049f4:	eor	x2, x10, x2
  4049f8:	ror	x6, x6, #63
  4049fc:	add	x11, x11, x7
  404a00:	add	x9, x9, x6
  404a04:	eor	x3, x12, x3
  404a08:	eor	x4, x9, x4
  404a0c:	eor	x1, x11, x1
  404a10:	ror	x2, x2, #32
  404a14:	add	x15, x15, x2
  404a18:	ror	x3, x3, #32
  404a1c:	add	x16, x16, x3
  404a20:	ror	x4, x4, #32
  404a24:	eor	x8, x15, x8
  404a28:	ror	x1, x1, #32
  404a2c:	add	x14, x14, x1
  404a30:	add	x13, x13, x4
  404a34:	eor	x5, x16, x5
  404a38:	eor	x7, x14, x7
  404a3c:	ldr	x18, [sp, #296]
  404a40:	eor	x6, x13, x6
  404a44:	add	x10, x27, x10
  404a48:	ror	x8, x8, #24
  404a4c:	add	x10, x10, x8
  404a50:	ror	x5, x5, #24
  404a54:	add	x12, x28, x12
  404a58:	add	x9, x19, x9
  404a5c:	add	x12, x12, x5
  404a60:	ror	x7, x7, #24
  404a64:	eor	x2, x10, x2
  404a68:	ror	x6, x6, #24
  404a6c:	add	x11, x18, x11
  404a70:	add	x9, x9, x6
  404a74:	add	x11, x11, x7
  404a78:	eor	x3, x12, x3
  404a7c:	eor	x4, x9, x4
  404a80:	ror	x2, x2, #16
  404a84:	eor	x1, x11, x1
  404a88:	add	x15, x15, x2
  404a8c:	ror	x3, x3, #16
  404a90:	add	x16, x16, x3
  404a94:	ror	x4, x4, #16
  404a98:	eor	x8, x15, x8
  404a9c:	ror	x1, x1, #16
  404aa0:	add	x13, x13, x4
  404aa4:	add	x14, x14, x1
  404aa8:	eor	x5, x16, x5
  404aac:	eor	x6, x13, x6
  404ab0:	eor	x7, x14, x7
  404ab4:	ror	x8, x8, #63
  404ab8:	add	x11, x25, x11
  404abc:	ror	x5, x5, #63
  404ac0:	add	x11, x11, x8
  404ac4:	add	x10, x28, x10
  404ac8:	add	x10, x10, x5
  404acc:	ror	x6, x6, #63
  404ad0:	add	x9, x24, x9
  404ad4:	ror	x7, x7, #63
  404ad8:	add	x12, x18, x12
  404adc:	eor	x4, x11, x4
  404ae0:	add	x12, x12, x6
  404ae4:	add	x9, x9, x7
  404ae8:	eor	x1, x10, x1
  404aec:	eor	x3, x9, x3
  404af0:	eor	x2, x12, x2
  404af4:	ror	x4, x4, #32
  404af8:	add	x16, x16, x4
  404afc:	ror	x1, x1, #32
  404b00:	add	x13, x13, x1
  404b04:	ror	x3, x3, #32
  404b08:	eor	x8, x16, x8
  404b0c:	ror	x2, x2, #32
  404b10:	add	x14, x14, x2
  404b14:	add	x15, x15, x3
  404b18:	eor	x5, x13, x5
  404b1c:	eor	x6, x14, x6
  404b20:	eor	x7, x15, x7
  404b24:	ror	x8, x8, #24
  404b28:	add	x11, x17, x11
  404b2c:	ror	x5, x5, #24
  404b30:	add	x11, x11, x8
  404b34:	add	x10, x22, x10
  404b38:	add	x10, x10, x5
  404b3c:	add	x9, x23, x9
  404b40:	ror	x6, x6, #24
  404b44:	add	x12, x27, x12
  404b48:	ror	x7, x7, #24
  404b4c:	eor	x4, x11, x4
  404b50:	add	x9, x9, x7
  404b54:	add	x12, x12, x6
  404b58:	eor	x1, x10, x1
  404b5c:	eor	x3, x9, x3
  404b60:	eor	x2, x12, x2
  404b64:	ror	x4, x4, #16
  404b68:	add	x16, x16, x4
  404b6c:	ror	x18, x1, #16
  404b70:	ldr	x1, [sp, #264]
  404b74:	ror	x3, x3, #16
  404b78:	eor	x8, x16, x8
  404b7c:	ror	x2, x2, #16
  404b80:	add	x15, x15, x3
  404b84:	add	x14, x14, x2
  404b88:	add	x13, x13, x18
  404b8c:	eor	x7, x15, x7
  404b90:	eor	x6, x14, x6
  404b94:	eor	x5, x13, x5
  404b98:	add	x1, x1, x10
  404b9c:	ror	x8, x8, #63
  404ba0:	add	x1, x1, x8
  404ba4:	ror	x7, x7, #63
  404ba8:	eor	x2, x1, x2
  404bac:	add	x9, x21, x9
  404bb0:	add	x11, x26, x11
  404bb4:	ror	x6, x6, #63
  404bb8:	add	x12, x19, x12
  404bbc:	ror	x5, x5, #63
  404bc0:	add	x12, x12, x5
  404bc4:	add	x11, x11, x7
  404bc8:	add	x9, x9, x6
  404bcc:	ror	x10, x2, #32
  404bd0:	eor	x4, x9, x4
  404bd4:	eor	x18, x11, x18
  404bd8:	eor	x3, x12, x3
  404bdc:	add	x15, x15, x10
  404be0:	ldr	x2, [sp, #280]
  404be4:	ror	x4, x4, #32
  404be8:	ror	x18, x18, #32
  404bec:	add	x14, x14, x18
  404bf0:	ror	x3, x3, #32
  404bf4:	add	x16, x16, x3
  404bf8:	add	x13, x13, x4
  404bfc:	add	x2, x2, x12
  404c00:	eor	x7, x14, x7
  404c04:	ldr	x12, [sp, #248]
  404c08:	eor	x5, x16, x5
  404c0c:	eor	x6, x13, x6
  404c10:	eor	x8, x15, x8
  404c14:	add	x11, x20, x11
  404c18:	add	x9, x30, x9
  404c1c:	ror	x7, x7, #24
  404c20:	ror	x5, x5, #24
  404c24:	ror	x6, x6, #24
  404c28:	add	x1, x12, x1
  404c2c:	ror	x8, x8, #24
  404c30:	add	x30, x9, x6
  404c34:	add	x11, x11, x7
  404c38:	add	x2, x2, x5
  404c3c:	add	x1, x1, x8
  404c40:	eor	x18, x11, x18
  404c44:	eor	x4, x30, x4
  404c48:	eor	x3, x2, x3
  404c4c:	eor	x10, x1, x10
  404c50:	ror	x18, x18, #16
  404c54:	ror	x4, x4, #16
  404c58:	ror	x3, x3, #16
  404c5c:	add	x14, x14, x18
  404c60:	ror	x10, x10, #16
  404c64:	add	x13, x13, x4
  404c68:	add	x16, x16, x3
  404c6c:	add	x15, x15, x10
  404c70:	eor	x7, x14, x7
  404c74:	eor	x6, x13, x6
  404c78:	eor	x5, x16, x5
  404c7c:	eor	x8, x15, x8
  404c80:	ror	x7, x7, #63
  404c84:	ror	x6, x6, #63
  404c88:	ror	x5, x5, #63
  404c8c:	stp	x11, x30, [sp, #96]
  404c90:	ror	x8, x8, #63
  404c94:	stp	x2, x1, [sp, #112]
  404c98:	stp	x8, x7, [sp, #128]
  404c9c:	stp	x6, x5, [sp, #144]
  404ca0:	stp	x16, x15, [sp, #160]
  404ca4:	stp	x14, x13, [sp, #176]
  404ca8:	stp	x4, x3, [sp, #192]
  404cac:	stp	x10, x18, [sp, #208]
  404cb0:	ldp	q3, q2, [sp, #96]
  404cb4:	ldp	q5, q4, [sp, #128]
  404cb8:	ldp	q7, q6, [sp, #160]
  404cbc:	ldp	q1, q0, [sp, #192]
  404cc0:	eor	v3.16b, v3.16b, v7.16b
  404cc4:	eor	v2.16b, v2.16b, v6.16b
  404cc8:	eor	v1.16b, v1.16b, v5.16b
  404ccc:	eor	v0.16b, v0.16b, v4.16b
  404cd0:	ldp	q7, q6, [x0]
  404cd4:	ldp	q5, q4, [x0, #32]
  404cd8:	eor	v3.16b, v3.16b, v7.16b
  404cdc:	eor	v2.16b, v2.16b, v6.16b
  404ce0:	eor	v1.16b, v1.16b, v5.16b
  404ce4:	eor	v0.16b, v0.16b, v4.16b
  404ce8:	ldp	x19, x20, [sp, #16]
  404cec:	stp	q3, q2, [x0]
  404cf0:	stp	q1, q0, [x0, #32]
  404cf4:	ldp	x21, x22, [sp, #32]
  404cf8:	ldp	x23, x24, [sp, #48]
  404cfc:	ldp	x25, x26, [sp, #64]
  404d00:	ldp	x27, x28, [sp, #80]
  404d04:	ldp	x29, x30, [sp], #352
  404d08:	ret
  404d0c:	nop
  404d10:	stp	x29, x30, [sp, #-64]!
  404d14:	mov	x29, sp
  404d18:	stp	x23, x24, [sp, #48]
  404d1c:	add	x23, x0, #0x60
  404d20:	ldr	x24, [x0, #224]
  404d24:	stp	x19, x20, [sp, #16]
  404d28:	mov	x19, x0
  404d2c:	stp	x21, x22, [sp, #32]
  404d30:	mov	x21, x2
  404d34:	mov	x2, #0x80                  	// #128
  404d38:	sub	x2, x2, x24
  404d3c:	mov	x22, x1
  404d40:	add	x0, x23, x24
  404d44:	cmp	x2, x21
  404d48:	b.cc	404d78 <ferror@plt+0x3438>  // b.lo, b.ul, b.last
  404d4c:	mov	x1, x22
  404d50:	mov	x2, x21
  404d54:	bl	4015a0 <memcpy@plt>
  404d58:	ldr	x2, [x19, #224]
  404d5c:	ldp	x23, x24, [sp, #48]
  404d60:	add	x21, x2, x21
  404d64:	str	x21, [x19, #224]
  404d68:	ldp	x19, x20, [sp, #16]
  404d6c:	ldp	x21, x22, [sp, #32]
  404d70:	ldp	x29, x30, [sp], #64
  404d74:	ret
  404d78:	str	xzr, [x19, #224]
  404d7c:	add	x20, x1, x2
  404d80:	sub	x21, x21, #0x80
  404d84:	bl	4015a0 <memcpy@plt>
  404d88:	add	x21, x24, x21
  404d8c:	ldp	x0, x2, [x19, #64]
  404d90:	mov	x1, x23
  404d94:	add	x0, x0, #0x80
  404d98:	str	x0, [x19, #64]
  404d9c:	cmp	x0, #0x7f
  404da0:	cinc	x0, x2, ls  // ls = plast
  404da4:	str	x0, [x19, #72]
  404da8:	mov	x0, x19
  404dac:	bl	403570 <ferror@plt+0x1c30>
  404db0:	cmp	x21, #0x80
  404db4:	b.ls	404e0c <ferror@plt+0x34cc>  // b.plast
  404db8:	sub	x24, x21, #0x81
  404dbc:	lsr	x24, x24, #7
  404dc0:	add	x22, x24, #0x1
  404dc4:	add	x22, x20, x22, lsl #7
  404dc8:	ldp	x0, x3, [x19, #64]
  404dcc:	mov	x1, x20
  404dd0:	add	x20, x20, #0x80
  404dd4:	add	x0, x0, #0x80
  404dd8:	str	x0, [x19, #64]
  404ddc:	cmp	x0, #0x7f
  404de0:	cinc	x0, x3, ls  // ls = plast
  404de4:	str	x0, [x19, #72]
  404de8:	mov	x0, x19
  404dec:	bl	403570 <ferror@plt+0x1c30>
  404df0:	cmp	x22, x20
  404df4:	b.ne	404dc8 <ferror@plt+0x3488>  // b.any
  404df8:	ldr	x0, [x19, #224]
  404dfc:	sub	x21, x21, #0x80
  404e00:	sub	x21, x21, x24, lsl #7
  404e04:	add	x0, x23, x0
  404e08:	b	404d4c <ferror@plt+0x340c>
  404e0c:	ldr	x0, [x19, #224]
  404e10:	mov	x22, x20
  404e14:	add	x0, x23, x0
  404e18:	b	404d4c <ferror@plt+0x340c>
  404e1c:	nop
  404e20:	add	x3, x1, #0xf
  404e24:	adrp	x4, 40b000 <ferror@plt+0x96c0>
  404e28:	sub	x3, x3, x0
  404e2c:	stp	xzr, xzr, [x0, #64]
  404e30:	cmp	x3, #0x1e
  404e34:	adrp	x3, 40b000 <ferror@plt+0x96c0>
  404e38:	stp	xzr, xzr, [x0, #80]
  404e3c:	mov	x2, x0
  404e40:	ldr	q2, [x4, #3616]
  404e44:	adrp	x4, 40b000 <ferror@plt+0x96c0>
  404e48:	ldr	q0, [x3, #3648]
  404e4c:	adrp	x3, 40b000 <ferror@plt+0x96c0>
  404e50:	ldr	q1, [x4, #3632]
  404e54:	stp	xzr, xzr, [x0, #96]
  404e58:	ldr	q4, [x3, #3664]
  404e5c:	stp	xzr, xzr, [x0, #112]
  404e60:	stp	xzr, xzr, [x0, #128]
  404e64:	stp	xzr, xzr, [x0, #144]
  404e68:	stp	xzr, xzr, [x0, #160]
  404e6c:	stp	xzr, xzr, [x0, #176]
  404e70:	stp	xzr, xzr, [x0, #192]
  404e74:	stp	xzr, xzr, [x0, #208]
  404e78:	stp	xzr, xzr, [x0, #224]
  404e7c:	str	xzr, [x0, #240]
  404e80:	stp	q2, q1, [x0]
  404e84:	stp	q0, q4, [x0, #32]
  404e88:	b.ls	404ecc <ferror@plt+0x358c>  // b.plast
  404e8c:	ldr	q3, [x1]
  404e90:	eor	v3.16b, v3.16b, v2.16b
  404e94:	str	q3, [x0]
  404e98:	ldr	q2, [x1, #16]
  404e9c:	eor	v2.16b, v2.16b, v1.16b
  404ea0:	str	q2, [x0, #16]
  404ea4:	ldr	q1, [x1, #32]
  404ea8:	eor	v1.16b, v1.16b, v0.16b
  404eac:	str	q1, [x0, #32]
  404eb0:	ldr	q0, [x1, #48]
  404eb4:	eor	v0.16b, v0.16b, v4.16b
  404eb8:	str	q0, [x0, #48]
  404ebc:	mov	w0, #0x0                   	// #0
  404ec0:	ldrb	w1, [x1]
  404ec4:	str	x1, [x2, #232]
  404ec8:	ret
  404ecc:	ldp	x0, x3, [x0]
  404ed0:	ldr	x4, [x1]
  404ed4:	ldp	x6, x5, [x2, #24]
  404ed8:	eor	x0, x0, x4
  404edc:	str	x0, [x2]
  404ee0:	ldr	x0, [x2, #16]
  404ee4:	ldr	x4, [x1, #8]
  404ee8:	eor	x3, x3, x4
  404eec:	str	x3, [x2, #8]
  404ef0:	ldr	x4, [x2, #40]
  404ef4:	ldr	x3, [x1, #16]
  404ef8:	eor	x0, x0, x3
  404efc:	str	x0, [x2, #16]
  404f00:	ldr	x3, [x2, #48]
  404f04:	ldr	x7, [x1, #24]
  404f08:	ldr	x0, [x2, #56]
  404f0c:	eor	x6, x6, x7
  404f10:	str	x6, [x2, #24]
  404f14:	ldr	x6, [x1, #32]
  404f18:	eor	x5, x5, x6
  404f1c:	str	x5, [x2, #32]
  404f20:	ldr	x5, [x1, #40]
  404f24:	eor	x4, x4, x5
  404f28:	str	x4, [x2, #40]
  404f2c:	ldr	x4, [x1, #48]
  404f30:	eor	x3, x3, x4
  404f34:	str	x3, [x2, #48]
  404f38:	ldr	x3, [x1, #56]
  404f3c:	eor	x0, x0, x3
  404f40:	str	x0, [x2, #56]
  404f44:	mov	w0, #0x0                   	// #0
  404f48:	ldrb	w1, [x1]
  404f4c:	str	x1, [x2, #232]
  404f50:	ret
  404f54:	nop
  404f58:	mov	x2, x1
  404f5c:	sub	x1, x1, #0x1
  404f60:	cmp	x1, #0x3f
  404f64:	b.hi	404fb0 <ferror@plt+0x3670>  // b.pmore
  404f68:	stp	x29, x30, [sp, #-80]!
  404f6c:	mov	x4, #0x100                 	// #256
  404f70:	movk	x4, #0x1, lsl #16
  404f74:	add	x3, sp, #0x22
  404f78:	mov	x29, sp
  404f7c:	add	x1, sp, #0x10
  404f80:	stur	xzr, [sp, #34]
  404f84:	stp	xzr, xzr, [sp, #48]
  404f88:	str	wzr, [x3, #8]
  404f8c:	strh	wzr, [x3, #12]
  404f90:	strb	w2, [sp, #16]
  404f94:	stur	x4, [sp, #17]
  404f98:	stur	xzr, [sp, #25]
  404f9c:	strb	wzr, [sp, #33]
  404fa0:	stp	xzr, xzr, [sp, #64]
  404fa4:	bl	404e20 <ferror@plt+0x34e0>
  404fa8:	ldp	x29, x30, [sp], #80
  404fac:	ret
  404fb0:	mov	w0, #0xffffffff            	// #-1
  404fb4:	ret
  404fb8:	mov	x4, x1
  404fbc:	sub	x1, x1, #0x1
  404fc0:	cmp	x1, #0x3f
  404fc4:	b.hi	40509c <ferror@plt+0x375c>  // b.pmore
  404fc8:	sub	x1, x3, #0x1
  404fcc:	mov	x9, x2
  404fd0:	cmp	x1, #0x3f
  404fd4:	mov	x8, x3
  404fd8:	ccmp	x2, #0x0, #0x4, ls  // ls = plast
  404fdc:	b.eq	40509c <ferror@plt+0x375c>  // b.none
  404fe0:	stp	x29, x30, [sp, #-224]!
  404fe4:	mov	x3, #0x101                 	// #257
  404fe8:	add	x2, sp, #0x32
  404fec:	mov	x29, sp
  404ff0:	add	x1, sp, #0x20
  404ff4:	str	x19, [sp, #16]
  404ff8:	mov	x19, x0
  404ffc:	stur	xzr, [sp, #50]
  405000:	stp	xzr, xzr, [sp, #64]
  405004:	str	wzr, [x2, #8]
  405008:	strh	wzr, [x2, #12]
  40500c:	strb	w4, [sp, #32]
  405010:	strb	w8, [sp, #33]
  405014:	stur	x3, [sp, #34]
  405018:	stur	xzr, [sp, #42]
  40501c:	stp	xzr, xzr, [sp, #80]
  405020:	bl	404e20 <ferror@plt+0x34e0>
  405024:	tbnz	w0, #31, 405094 <ferror@plt+0x3754>
  405028:	mov	x3, #0x80                  	// #128
  40502c:	mov	x2, x8
  405030:	mov	x1, x9
  405034:	add	x0, sp, #0x60
  405038:	stp	xzr, xzr, [sp, #96]
  40503c:	stp	xzr, xzr, [sp, #112]
  405040:	stp	xzr, xzr, [sp, #128]
  405044:	stp	xzr, xzr, [sp, #144]
  405048:	stp	xzr, xzr, [sp, #160]
  40504c:	stp	xzr, xzr, [sp, #176]
  405050:	stp	xzr, xzr, [sp, #192]
  405054:	stp	xzr, xzr, [sp, #208]
  405058:	bl	401670 <__memcpy_chk@plt>
  40505c:	mov	x0, x19
  405060:	add	x1, sp, #0x60
  405064:	mov	x2, #0x80                  	// #128
  405068:	bl	404d10 <ferror@plt+0x33d0>
  40506c:	adrp	x1, 41f000 <ferror@plt+0x1d6c0>
  405070:	add	x0, sp, #0x60
  405074:	mov	x2, #0x80                  	// #128
  405078:	ldr	x3, [x1, #504]
  40507c:	mov	w1, #0x0                   	// #0
  405080:	blr	x3
  405084:	mov	w0, #0x0                   	// #0
  405088:	ldr	x19, [sp, #16]
  40508c:	ldp	x29, x30, [sp], #224
  405090:	ret
  405094:	mov	w0, #0xffffffff            	// #-1
  405098:	b	405088 <ferror@plt+0x3748>
  40509c:	mov	w0, #0xffffffff            	// #-1
  4050a0:	ret
  4050a4:	nop
  4050a8:	cbz	x2, 405118 <ferror@plt+0x37d8>
  4050ac:	stp	x29, x30, [sp, #-64]!
  4050b0:	mov	x29, sp
  4050b4:	stp	x23, x24, [sp, #48]
  4050b8:	add	x23, x0, #0x60
  4050bc:	ldr	x24, [x0, #224]
  4050c0:	stp	x19, x20, [sp, #16]
  4050c4:	mov	x20, x2
  4050c8:	stp	x21, x22, [sp, #32]
  4050cc:	mov	x2, #0x80                  	// #128
  4050d0:	sub	x2, x2, x24
  4050d4:	mov	x19, x0
  4050d8:	mov	x22, x1
  4050dc:	add	x0, x23, x24
  4050e0:	cmp	x20, x2
  4050e4:	b.hi	405120 <ferror@plt+0x37e0>  // b.pmore
  4050e8:	mov	x1, x22
  4050ec:	mov	x2, x20
  4050f0:	bl	4015a0 <memcpy@plt>
  4050f4:	ldr	x2, [x19, #224]
  4050f8:	mov	w0, #0x0                   	// #0
  4050fc:	ldp	x21, x22, [sp, #32]
  405100:	add	x20, x2, x20
  405104:	ldp	x23, x24, [sp, #48]
  405108:	str	x20, [x19, #224]
  40510c:	ldp	x19, x20, [sp, #16]
  405110:	ldp	x29, x30, [sp], #64
  405114:	ret
  405118:	mov	w0, #0x0                   	// #0
  40511c:	ret
  405120:	str	xzr, [x19, #224]
  405124:	add	x21, x1, x2
  405128:	sub	x24, x24, #0x80
  40512c:	bl	4015a0 <memcpy@plt>
  405130:	add	x20, x20, x24
  405134:	ldp	x0, x2, [x19, #64]
  405138:	mov	x1, x23
  40513c:	add	x0, x0, #0x80
  405140:	str	x0, [x19, #64]
  405144:	cmp	x0, #0x7f
  405148:	cinc	x0, x2, ls  // ls = plast
  40514c:	str	x0, [x19, #72]
  405150:	mov	x0, x19
  405154:	bl	403570 <ferror@plt+0x1c30>
  405158:	cmp	x20, #0x80
  40515c:	b.ls	4051b4 <ferror@plt+0x3874>  // b.plast
  405160:	sub	x24, x20, #0x81
  405164:	lsr	x24, x24, #7
  405168:	add	x22, x24, #0x1
  40516c:	add	x22, x21, x22, lsl #7
  405170:	ldp	x0, x2, [x19, #64]
  405174:	mov	x1, x21
  405178:	add	x21, x21, #0x80
  40517c:	add	x0, x0, #0x80
  405180:	str	x0, [x19, #64]
  405184:	cmp	x0, #0x7f
  405188:	cinc	x0, x2, ls  // ls = plast
  40518c:	str	x0, [x19, #72]
  405190:	mov	x0, x19
  405194:	bl	403570 <ferror@plt+0x1c30>
  405198:	cmp	x21, x22
  40519c:	b.ne	405170 <ferror@plt+0x3830>  // b.any
  4051a0:	ldr	x0, [x19, #224]
  4051a4:	sub	x20, x20, #0x80
  4051a8:	sub	x20, x20, x24, lsl #7
  4051ac:	add	x0, x23, x0
  4051b0:	b	4050e8 <ferror@plt+0x37a8>
  4051b4:	ldr	x0, [x19, #224]
  4051b8:	mov	x22, x21
  4051bc:	add	x0, x23, x0
  4051c0:	b	4050e8 <ferror@plt+0x37a8>
  4051c4:	nop
  4051c8:	stp	x29, x30, [sp, #-112]!
  4051cc:	mov	x29, sp
  4051d0:	stp	xzr, xzr, [sp, #48]
  4051d4:	stp	xzr, xzr, [sp, #64]
  4051d8:	stp	xzr, xzr, [sp, #80]
  4051dc:	stp	xzr, xzr, [sp, #96]
  4051e0:	cbz	x1, 4052c4 <ferror@plt+0x3984>
  4051e4:	stp	x19, x20, [sp, #16]
  4051e8:	mov	x19, x0
  4051ec:	ldr	x0, [x0, #232]
  4051f0:	cmp	x0, x2
  4051f4:	b.hi	4052b8 <ferror@plt+0x3978>  // b.pmore
  4051f8:	ldr	x0, [x19, #80]
  4051fc:	cbnz	x0, 4052b8 <ferror@plt+0x3978>
  405200:	mov	x20, x1
  405204:	ldp	x1, x2, [x19, #64]
  405208:	ldr	x0, [x19, #224]
  40520c:	str	x21, [sp, #32]
  405210:	ldrb	w3, [x19, #240]
  405214:	adds	x1, x0, x1
  405218:	cinc	x2, x2, cs  // cs = hs, nlast
  40521c:	stp	x1, x2, [x19, #64]
  405220:	cbnz	w3, 4052ac <ferror@plt+0x396c>
  405224:	mov	x1, #0xffffffffffffffff    	// #-1
  405228:	mov	x2, #0x80                  	// #128
  40522c:	sub	x2, x2, x0
  405230:	str	x1, [x19, #80]
  405234:	add	x21, x19, #0x60
  405238:	mov	w1, #0x0                   	// #0
  40523c:	add	x0, x21, x0
  405240:	bl	401700 <memset@plt>
  405244:	mov	x1, x21
  405248:	mov	x0, x19
  40524c:	bl	403570 <ferror@plt+0x1c30>
  405250:	ldp	x4, x3, [x19]
  405254:	stp	x4, x3, [sp, #48]
  405258:	mov	x0, x20
  40525c:	ldp	x4, x3, [x19, #16]
  405260:	stp	x4, x3, [sp, #64]
  405264:	add	x1, sp, #0x30
  405268:	ldp	x4, x3, [x19, #32]
  40526c:	stp	x4, x3, [sp, #80]
  405270:	ldp	x4, x3, [x19, #48]
  405274:	stp	x4, x3, [sp, #96]
  405278:	ldr	x2, [x19, #232]
  40527c:	bl	4015a0 <memcpy@plt>
  405280:	adrp	x3, 41f000 <ferror@plt+0x1d6c0>
  405284:	add	x0, sp, #0x30
  405288:	mov	x2, #0x40                  	// #64
  40528c:	mov	w1, #0x0                   	// #0
  405290:	ldr	x3, [x3, #504]
  405294:	blr	x3
  405298:	ldp	x19, x20, [sp, #16]
  40529c:	mov	w0, #0x0                   	// #0
  4052a0:	ldr	x21, [sp, #32]
  4052a4:	ldp	x29, x30, [sp], #112
  4052a8:	ret
  4052ac:	mov	x1, #0xffffffffffffffff    	// #-1
  4052b0:	str	x1, [x19, #88]
  4052b4:	b	405224 <ferror@plt+0x38e4>
  4052b8:	mov	w0, #0xffffffff            	// #-1
  4052bc:	ldp	x19, x20, [sp, #16]
  4052c0:	b	4052a4 <ferror@plt+0x3964>
  4052c4:	mov	w0, #0xffffffff            	// #-1
  4052c8:	b	4052a4 <ferror@plt+0x3964>
  4052cc:	nop
  4052d0:	cmp	x2, #0x0
  4052d4:	ccmp	x3, #0x0, #0x4, eq  // eq = none
  4052d8:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  4052dc:	b.eq	4053a4 <ferror@plt+0x3a64>  // b.none
  4052e0:	stp	x29, x30, [sp, #-320]!
  4052e4:	cmp	x4, #0x0
  4052e8:	ccmp	x5, #0x0, #0x4, eq  // eq = none
  4052ec:	mov	x29, sp
  4052f0:	stp	x21, x22, [sp, #32]
  4052f4:	mov	x22, x2
  4052f8:	mov	x2, x4
  4052fc:	b.ne	405390 <ferror@plt+0x3a50>  // b.any
  405300:	stp	x19, x20, [sp, #16]
  405304:	mov	x20, x0
  405308:	sub	x0, x1, #0x1
  40530c:	cmp	x0, #0x3f
  405310:	mov	x4, #0x40                  	// #64
  405314:	mov	x21, x1
  405318:	ccmp	x5, x4, #0x2, ls  // ls = plast
  40531c:	b.hi	405398 <ferror@plt+0x3a58>  // b.pmore
  405320:	str	x23, [sp, #48]
  405324:	mov	x19, x3
  405328:	add	x23, sp, #0x48
  40532c:	cbz	x5, 40537c <ferror@plt+0x3a3c>
  405330:	mov	x3, x5
  405334:	mov	x0, x23
  405338:	bl	404fb8 <ferror@plt+0x3678>
  40533c:	tbnz	w0, #31, 405388 <ferror@plt+0x3a48>
  405340:	cbz	x19, 405354 <ferror@plt+0x3a14>
  405344:	mov	x2, x19
  405348:	mov	x1, x22
  40534c:	mov	x0, x23
  405350:	bl	404d10 <ferror@plt+0x33d0>
  405354:	mov	x1, x20
  405358:	mov	x0, x23
  40535c:	mov	x2, x21
  405360:	bl	4051c8 <ferror@plt+0x3888>
  405364:	ldp	x19, x20, [sp, #16]
  405368:	mov	w0, #0x0                   	// #0
  40536c:	ldr	x23, [sp, #48]
  405370:	ldp	x21, x22, [sp, #32]
  405374:	ldp	x29, x30, [sp], #320
  405378:	ret
  40537c:	mov	x0, x23
  405380:	bl	404f58 <ferror@plt+0x3618>
  405384:	tbz	w0, #31, 405340 <ferror@plt+0x3a00>
  405388:	ldp	x19, x20, [sp, #16]
  40538c:	ldr	x23, [sp, #48]
  405390:	mov	w0, #0xffffffff            	// #-1
  405394:	b	405370 <ferror@plt+0x3a30>
  405398:	mov	w0, #0xffffffff            	// #-1
  40539c:	ldp	x19, x20, [sp, #16]
  4053a0:	b	405370 <ferror@plt+0x3a30>
  4053a4:	mov	w0, #0xffffffff            	// #-1
  4053a8:	ret
  4053ac:	nop
  4053b0:	cmp	x2, #0x0
  4053b4:	ccmp	x3, #0x0, #0x4, eq  // eq = none
  4053b8:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  4053bc:	b.eq	405484 <ferror@plt+0x3b44>  // b.none
  4053c0:	stp	x29, x30, [sp, #-320]!
  4053c4:	cmp	x4, #0x0
  4053c8:	ccmp	x5, #0x0, #0x4, eq  // eq = none
  4053cc:	mov	x29, sp
  4053d0:	stp	x21, x22, [sp, #32]
  4053d4:	mov	x22, x2
  4053d8:	mov	x2, x4
  4053dc:	b.ne	405470 <ferror@plt+0x3b30>  // b.any
  4053e0:	stp	x19, x20, [sp, #16]
  4053e4:	mov	x20, x0
  4053e8:	sub	x0, x1, #0x1
  4053ec:	cmp	x0, #0x3f
  4053f0:	mov	x4, #0x40                  	// #64
  4053f4:	mov	x21, x1
  4053f8:	ccmp	x5, x4, #0x2, ls  // ls = plast
  4053fc:	b.hi	405478 <ferror@plt+0x3b38>  // b.pmore
  405400:	str	x23, [sp, #48]
  405404:	mov	x19, x3
  405408:	add	x23, sp, #0x48
  40540c:	cbz	x5, 40545c <ferror@plt+0x3b1c>
  405410:	mov	x3, x5
  405414:	mov	x0, x23
  405418:	bl	404fb8 <ferror@plt+0x3678>
  40541c:	tbnz	w0, #31, 405468 <ferror@plt+0x3b28>
  405420:	cbz	x19, 405434 <ferror@plt+0x3af4>
  405424:	mov	x2, x19
  405428:	mov	x1, x22
  40542c:	mov	x0, x23
  405430:	bl	404d10 <ferror@plt+0x33d0>
  405434:	mov	x1, x20
  405438:	mov	x0, x23
  40543c:	mov	x2, x21
  405440:	bl	4051c8 <ferror@plt+0x3888>
  405444:	ldp	x19, x20, [sp, #16]
  405448:	mov	w0, #0x0                   	// #0
  40544c:	ldr	x23, [sp, #48]
  405450:	ldp	x21, x22, [sp, #32]
  405454:	ldp	x29, x30, [sp], #320
  405458:	ret
  40545c:	mov	x0, x23
  405460:	bl	404f58 <ferror@plt+0x3618>
  405464:	tbz	w0, #31, 405420 <ferror@plt+0x3ae0>
  405468:	ldp	x19, x20, [sp, #16]
  40546c:	ldr	x23, [sp, #48]
  405470:	mov	w0, #0xffffffff            	// #-1
  405474:	b	405450 <ferror@plt+0x3b10>
  405478:	mov	w0, #0xffffffff            	// #-1
  40547c:	ldp	x19, x20, [sp, #16]
  405480:	b	405450 <ferror@plt+0x3b10>
  405484:	mov	w0, #0xffffffff            	// #-1
  405488:	ret
  40548c:	nop
  405490:	stp	x29, x30, [sp, #-320]!
  405494:	mov	x29, sp
  405498:	stp	x19, x20, [sp, #16]
  40549c:	mov	x20, x0
  4054a0:	mov	x0, #0x8000                	// #32768
  4054a4:	stp	x23, x24, [sp, #48]
  4054a8:	mov	x24, x1
  4054ac:	mov	x23, x2
  4054b0:	bl	4016b0 <malloc@plt>
  4054b4:	cbz	x0, 405578 <ferror@plt+0x3c38>
  4054b8:	mov	x1, x23
  4054bc:	stp	x21, x22, [sp, #32]
  4054c0:	mov	x21, x0
  4054c4:	mov	x22, #0x8000                	// #32768
  4054c8:	add	x0, sp, #0x48
  4054cc:	bl	404f58 <ferror@plt+0x3618>
  4054d0:	mov	x19, #0x0                   	// #0
  4054d4:	b	4054e4 <ferror@plt+0x3ba4>
  4054d8:	cbz	x3, 405520 <ferror@plt+0x3be0>
  4054dc:	bl	4017c0 <feof@plt>
  4054e0:	cbnz	w0, 40552c <ferror@plt+0x3bec>
  4054e4:	mov	x3, x20
  4054e8:	sub	x2, x22, x19
  4054ec:	add	x0, x21, x19
  4054f0:	mov	x1, #0x1                   	// #1
  4054f4:	bl	401840 <fread@plt>
  4054f8:	mov	x3, x0
  4054fc:	add	x19, x19, x3
  405500:	mov	x0, x20
  405504:	cmp	x19, #0x8, lsl #12
  405508:	b.ne	4054d8 <ferror@plt+0x3b98>  // b.any
  40550c:	mov	x2, x19
  405510:	mov	x1, x21
  405514:	add	x0, sp, #0x48
  405518:	bl	4050a8 <ferror@plt+0x3768>
  40551c:	b	4054d0 <ferror@plt+0x3b90>
  405520:	mov	w20, #0xffffffff            	// #-1
  405524:	bl	401940 <ferror@plt>
  405528:	cbnz	w0, 405544 <ferror@plt+0x3c04>
  40552c:	cbnz	x19, 405564 <ferror@plt+0x3c24>
  405530:	mov	x2, x23
  405534:	mov	x1, x24
  405538:	add	x0, sp, #0x48
  40553c:	mov	w20, #0x0                   	// #0
  405540:	bl	4051c8 <ferror@plt+0x3888>
  405544:	mov	x0, x21
  405548:	bl	401850 <free@plt>
  40554c:	ldp	x21, x22, [sp, #32]
  405550:	mov	w0, w20
  405554:	ldp	x19, x20, [sp, #16]
  405558:	ldp	x23, x24, [sp, #48]
  40555c:	ldp	x29, x30, [sp], #320
  405560:	ret
  405564:	mov	x2, x19
  405568:	mov	x1, x21
  40556c:	add	x0, sp, #0x48
  405570:	bl	4050a8 <ferror@plt+0x3768>
  405574:	b	405530 <ferror@plt+0x3bf0>
  405578:	mov	w20, #0xffffffff            	// #-1
  40557c:	b	405550 <ferror@plt+0x3c10>
  405580:	mov	w0, #0x1                   	// #1
  405584:	b	4031a8 <ferror@plt+0x1868>
  405588:	stp	x29, x30, [sp, #-96]!
  40558c:	mov	x29, sp
  405590:	stp	x23, x24, [sp, #48]
  405594:	mov	x23, x1
  405598:	stp	x21, x22, [sp, #32]
  40559c:	mov	x22, x3
  4055a0:	stp	x25, x26, [sp, #64]
  4055a4:	mov	x26, x2
  4055a8:	mov	x25, x0
  4055ac:	stp	x27, x28, [sp, #80]
  4055b0:	bl	4015e0 <strlen@plt>
  4055b4:	ldr	x28, [x23]
  4055b8:	cbz	x28, 4056f8 <ferror@plt+0x3db8>
  4055bc:	stp	x19, x20, [sp, #16]
  4055c0:	mov	x21, x0
  4055c4:	cbz	x26, 4056a0 <ferror@plt+0x3d60>
  4055c8:	mov	x20, x26
  4055cc:	mov	w27, #0x0                   	// #0
  4055d0:	mov	x24, #0xffffffffffffffff    	// #-1
  4055d4:	mov	x19, #0x0                   	// #0
  4055d8:	b	4055f8 <ferror@plt+0x3cb8>
  4055dc:	bl	4017d0 <memcmp@plt>
  4055e0:	cmp	w0, #0x0
  4055e4:	csinc	w27, w27, wzr, eq  // eq = none
  4055e8:	add	x19, x19, #0x1
  4055ec:	add	x20, x20, x22
  4055f0:	ldr	x28, [x23, x19, lsl #3]
  4055f4:	cbz	x28, 405650 <ferror@plt+0x3d10>
  4055f8:	mov	x1, x25
  4055fc:	mov	x2, x21
  405600:	mov	x0, x28
  405604:	bl	4016c0 <strncmp@plt>
  405608:	mov	w1, w0
  40560c:	mov	x0, x28
  405610:	cbnz	w1, 4055e8 <ferror@plt+0x3ca8>
  405614:	bl	4015e0 <strlen@plt>
  405618:	mov	x3, x0
  40561c:	mov	x2, x22
  405620:	madd	x0, x24, x22, x26
  405624:	mov	x1, x20
  405628:	cmp	x21, x3
  40562c:	b.eq	40567c <ferror@plt+0x3d3c>  // b.none
  405630:	cmn	x24, #0x1
  405634:	b.ne	4055dc <ferror@plt+0x3c9c>  // b.any
  405638:	mov	x24, x19
  40563c:	add	x19, x19, #0x1
  405640:	add	x20, x20, x22
  405644:	ldr	x28, [x23, x19, lsl #3]
  405648:	cbnz	x28, 4055f8 <ferror@plt+0x3cb8>
  40564c:	nop
  405650:	ldp	x19, x20, [sp, #16]
  405654:	cmp	w27, #0x0
  405658:	mov	x0, #0xfffffffffffffffe    	// #-2
  40565c:	csel	x24, x24, x0, eq  // eq = none
  405660:	mov	x0, x24
  405664:	ldp	x21, x22, [sp, #32]
  405668:	ldp	x23, x24, [sp, #48]
  40566c:	ldp	x25, x26, [sp, #64]
  405670:	ldp	x27, x28, [sp, #80]
  405674:	ldp	x29, x30, [sp], #96
  405678:	ret
  40567c:	mov	x24, x19
  405680:	mov	x0, x24
  405684:	ldp	x19, x20, [sp, #16]
  405688:	ldp	x21, x22, [sp, #32]
  40568c:	ldp	x23, x24, [sp, #48]
  405690:	ldp	x25, x26, [sp, #64]
  405694:	ldp	x27, x28, [sp, #80]
  405698:	ldp	x29, x30, [sp], #96
  40569c:	ret
  4056a0:	mov	w27, #0x0                   	// #0
  4056a4:	mov	x24, #0xffffffffffffffff    	// #-1
  4056a8:	mov	x19, #0x0                   	// #0
  4056ac:	b	4056c0 <ferror@plt+0x3d80>
  4056b0:	mov	w27, #0x1                   	// #1
  4056b4:	add	x19, x19, #0x1
  4056b8:	ldr	x28, [x23, x19, lsl #3]
  4056bc:	cbz	x28, 405650 <ferror@plt+0x3d10>
  4056c0:	mov	x1, x25
  4056c4:	mov	x2, x21
  4056c8:	mov	x0, x28
  4056cc:	bl	4016c0 <strncmp@plt>
  4056d0:	mov	w1, w0
  4056d4:	mov	x0, x28
  4056d8:	cbnz	w1, 4056b4 <ferror@plt+0x3d74>
  4056dc:	bl	4015e0 <strlen@plt>
  4056e0:	cmp	x0, x21
  4056e4:	b.eq	40567c <ferror@plt+0x3d3c>  // b.none
  4056e8:	cmn	x24, #0x1
  4056ec:	b.ne	4056b0 <ferror@plt+0x3d70>  // b.any
  4056f0:	mov	x24, x19
  4056f4:	b	4056b4 <ferror@plt+0x3d74>
  4056f8:	mov	x24, #0xffffffffffffffff    	// #-1
  4056fc:	b	405660 <ferror@plt+0x3d20>
  405700:	stp	x29, x30, [sp, #-48]!
  405704:	cmn	x2, #0x1
  405708:	mov	x29, sp
  40570c:	stp	x19, x20, [sp, #16]
  405710:	mov	x20, x0
  405714:	str	x21, [sp, #32]
  405718:	mov	x21, x1
  40571c:	b.eq	40577c <ferror@plt+0x3e3c>  // b.none
  405720:	adrp	x1, 40b000 <ferror@plt+0x96c0>
  405724:	mov	w2, #0x5                   	// #5
  405728:	add	x1, x1, #0xe88
  40572c:	mov	x0, #0x0                   	// #0
  405730:	bl	4018c0 <dcgettext@plt>
  405734:	mov	x19, x0
  405738:	mov	x2, x21
  40573c:	mov	w1, #0x8                   	// #8
  405740:	mov	w0, #0x0                   	// #0
  405744:	bl	407bf8 <ferror@plt+0x62b8>
  405748:	mov	x1, x20
  40574c:	mov	x20, x0
  405750:	mov	w0, #0x1                   	// #1
  405754:	bl	408da0 <ferror@plt+0x7460>
  405758:	mov	x3, x20
  40575c:	mov	x2, x19
  405760:	ldp	x19, x20, [sp, #16]
  405764:	mov	x4, x0
  405768:	ldr	x21, [sp, #32]
  40576c:	mov	w1, #0x0                   	// #0
  405770:	ldp	x29, x30, [sp], #48
  405774:	mov	w0, #0x0                   	// #0
  405778:	b	401600 <error@plt>
  40577c:	adrp	x1, 40b000 <ferror@plt+0x96c0>
  405780:	mov	w2, #0x5                   	// #5
  405784:	add	x1, x1, #0xe68
  405788:	mov	x0, #0x0                   	// #0
  40578c:	bl	4018c0 <dcgettext@plt>
  405790:	mov	x19, x0
  405794:	b	405738 <ferror@plt+0x3df8>
  405798:	stp	x29, x30, [sp, #-112]!
  40579c:	mov	x29, sp
  4057a0:	stp	x27, x28, [sp, #80]
  4057a4:	adrp	x28, 41f000 <ferror@plt+0x1d6c0>
  4057a8:	stp	x19, x20, [sp, #16]
  4057ac:	mov	x20, x1
  4057b0:	adrp	x1, 40b000 <ferror@plt+0x96c0>
  4057b4:	add	x1, x1, #0xea8
  4057b8:	stp	x21, x22, [sp, #32]
  4057bc:	mov	x22, x2
  4057c0:	mov	w2, #0x5                   	// #5
  4057c4:	stp	x23, x24, [sp, #48]
  4057c8:	mov	x24, x0
  4057cc:	mov	x0, #0x0                   	// #0
  4057d0:	bl	4018c0 <dcgettext@plt>
  4057d4:	ldr	x1, [x28, #632]
  4057d8:	bl	4018d0 <fputs_unlocked@plt>
  4057dc:	ldr	x21, [x24]
  4057e0:	cbz	x21, 405858 <ferror@plt+0x3f18>
  4057e4:	adrp	x27, 40b000 <ferror@plt+0x96c0>
  4057e8:	add	x27, x27, #0xec8
  4057ec:	stp	x25, x26, [sp, #64]
  4057f0:	adrp	x26, 40b000 <ferror@plt+0x96c0>
  4057f4:	add	x25, x28, #0x278
  4057f8:	add	x26, x26, #0xec0
  4057fc:	mov	x23, #0x0                   	// #0
  405800:	mov	x19, #0x0                   	// #0
  405804:	nop
  405808:	cbz	x19, 405820 <ferror@plt+0x3ee0>
  40580c:	mov	x2, x22
  405810:	mov	x1, x20
  405814:	mov	x0, x23
  405818:	bl	4017d0 <memcmp@plt>
  40581c:	cbz	w0, 405890 <ferror@plt+0x3f50>
  405820:	ldr	x23, [x25]
  405824:	mov	x0, x21
  405828:	bl	408f20 <ferror@plt+0x75e0>
  40582c:	mov	x3, x0
  405830:	mov	x2, x26
  405834:	mov	x0, x23
  405838:	mov	w1, #0x1                   	// #1
  40583c:	mov	x23, x20
  405840:	bl	401800 <__fprintf_chk@plt>
  405844:	add	x19, x19, #0x1
  405848:	add	x20, x20, x22
  40584c:	ldr	x21, [x24, x19, lsl #3]
  405850:	cbnz	x21, 405808 <ferror@plt+0x3ec8>
  405854:	ldp	x25, x26, [sp, #64]
  405858:	ldr	x0, [x28, #632]
  40585c:	ldp	x1, x2, [x0, #40]
  405860:	cmp	x1, x2
  405864:	b.cs	4058bc <ferror@plt+0x3f7c>  // b.hs, b.nlast
  405868:	add	x2, x1, #0x1
  40586c:	str	x2, [x0, #40]
  405870:	mov	w0, #0xa                   	// #10
  405874:	strb	w0, [x1]
  405878:	ldp	x19, x20, [sp, #16]
  40587c:	ldp	x21, x22, [sp, #32]
  405880:	ldp	x23, x24, [sp, #48]
  405884:	ldp	x27, x28, [sp, #80]
  405888:	ldp	x29, x30, [sp], #112
  40588c:	ret
  405890:	ldr	x1, [x25]
  405894:	mov	x0, x21
  405898:	str	x1, [sp, #104]
  40589c:	bl	408f20 <ferror@plt+0x75e0>
  4058a0:	mov	x3, x0
  4058a4:	ldr	x1, [sp, #104]
  4058a8:	mov	x2, x27
  4058ac:	mov	x0, x1
  4058b0:	mov	w1, #0x1                   	// #1
  4058b4:	bl	401800 <__fprintf_chk@plt>
  4058b8:	b	405844 <ferror@plt+0x3f04>
  4058bc:	ldp	x19, x20, [sp, #16]
  4058c0:	mov	w1, #0xa                   	// #10
  4058c4:	ldp	x21, x22, [sp, #32]
  4058c8:	ldp	x23, x24, [sp, #48]
  4058cc:	ldp	x27, x28, [sp, #80]
  4058d0:	ldp	x29, x30, [sp], #112
  4058d4:	b	4017b0 <__overflow@plt>
  4058d8:	stp	x29, x30, [sp, #-80]!
  4058dc:	mov	x29, sp
  4058e0:	stp	x19, x20, [sp, #16]
  4058e4:	mov	x19, x2
  4058e8:	mov	x20, x3
  4058ec:	stp	x21, x22, [sp, #32]
  4058f0:	mov	x22, x1
  4058f4:	mov	x21, x4
  4058f8:	mov	x3, x4
  4058fc:	mov	x2, x20
  405900:	mov	x1, x19
  405904:	stp	x23, x24, [sp, #48]
  405908:	mov	x24, x0
  40590c:	mov	x23, x5
  405910:	mov	x0, x22
  405914:	bl	405588 <ferror@plt+0x3c48>
  405918:	tbnz	x0, #63, 405930 <ferror@plt+0x3ff0>
  40591c:	ldp	x19, x20, [sp, #16]
  405920:	ldp	x21, x22, [sp, #32]
  405924:	ldp	x23, x24, [sp, #48]
  405928:	ldp	x29, x30, [sp], #80
  40592c:	ret
  405930:	str	x25, [sp, #64]
  405934:	cmn	x0, #0x1
  405938:	b.eq	4059ac <ferror@plt+0x406c>  // b.none
  40593c:	adrp	x1, 40b000 <ferror@plt+0x96c0>
  405940:	mov	w2, #0x5                   	// #5
  405944:	add	x1, x1, #0xe88
  405948:	mov	x0, #0x0                   	// #0
  40594c:	bl	4018c0 <dcgettext@plt>
  405950:	mov	x25, x0
  405954:	mov	x2, x22
  405958:	mov	w1, #0x8                   	// #8
  40595c:	mov	w0, #0x0                   	// #0
  405960:	bl	407bf8 <ferror@plt+0x62b8>
  405964:	mov	x1, x24
  405968:	mov	x22, x0
  40596c:	mov	w0, #0x1                   	// #1
  405970:	bl	408da0 <ferror@plt+0x7460>
  405974:	mov	x3, x22
  405978:	mov	x4, x0
  40597c:	mov	x2, x25
  405980:	mov	w1, #0x0                   	// #0
  405984:	mov	w0, #0x0                   	// #0
  405988:	bl	401600 <error@plt>
  40598c:	mov	x0, x19
  405990:	mov	x2, x21
  405994:	mov	x1, x20
  405998:	bl	405798 <ferror@plt+0x3e58>
  40599c:	blr	x23
  4059a0:	mov	x0, #0xffffffffffffffff    	// #-1
  4059a4:	ldr	x25, [sp, #64]
  4059a8:	b	40591c <ferror@plt+0x3fdc>
  4059ac:	adrp	x1, 40b000 <ferror@plt+0x96c0>
  4059b0:	mov	w2, #0x5                   	// #5
  4059b4:	add	x1, x1, #0xe68
  4059b8:	mov	x0, #0x0                   	// #0
  4059bc:	bl	4018c0 <dcgettext@plt>
  4059c0:	mov	x25, x0
  4059c4:	b	405954 <ferror@plt+0x4014>
  4059c8:	stp	x29, x30, [sp, #-64]!
  4059cc:	mov	x29, sp
  4059d0:	stp	x21, x22, [sp, #32]
  4059d4:	ldr	x22, [x1]
  4059d8:	cbz	x22, 405a20 <ferror@plt+0x40e0>
  4059dc:	mov	x21, x3
  4059e0:	stp	x19, x20, [sp, #16]
  4059e4:	mov	x19, x2
  4059e8:	add	x20, x1, #0x8
  4059ec:	str	x23, [sp, #48]
  4059f0:	mov	x23, x0
  4059f4:	b	405a04 <ferror@plt+0x40c4>
  4059f8:	ldr	x22, [x20], #8
  4059fc:	add	x19, x19, x21
  405a00:	cbz	x22, 405a18 <ferror@plt+0x40d8>
  405a04:	mov	x2, x21
  405a08:	mov	x1, x19
  405a0c:	mov	x0, x23
  405a10:	bl	4017d0 <memcmp@plt>
  405a14:	cbnz	w0, 4059f8 <ferror@plt+0x40b8>
  405a18:	ldp	x19, x20, [sp, #16]
  405a1c:	ldr	x23, [sp, #48]
  405a20:	mov	x0, x22
  405a24:	ldp	x21, x22, [sp, #32]
  405a28:	ldp	x29, x30, [sp], #64
  405a2c:	ret
  405a30:	adrp	x1, 41f000 <ferror@plt+0x1d6c0>
  405a34:	str	x0, [x1, #736]
  405a38:	ret
  405a3c:	nop
  405a40:	adrp	x1, 41f000 <ferror@plt+0x1d6c0>
  405a44:	strb	w0, [x1, #744]
  405a48:	ret
  405a4c:	nop
  405a50:	stp	x29, x30, [sp, #-48]!
  405a54:	adrp	x0, 41f000 <ferror@plt+0x1d6c0>
  405a58:	mov	x29, sp
  405a5c:	ldr	x0, [x0, #656]
  405a60:	bl	40ac78 <ferror@plt+0x9338>
  405a64:	cbz	w0, 405a9c <ferror@plt+0x415c>
  405a68:	stp	x19, x20, [sp, #16]
  405a6c:	adrp	x20, 41f000 <ferror@plt+0x1d6c0>
  405a70:	add	x0, x20, #0x2e0
  405a74:	str	x21, [sp, #32]
  405a78:	ldrb	w21, [x0, #8]
  405a7c:	bl	401910 <__errno_location@plt>
  405a80:	mov	x19, x0
  405a84:	cbz	w21, 405ab4 <ferror@plt+0x4174>
  405a88:	ldr	w0, [x0]
  405a8c:	cmp	w0, #0x20
  405a90:	b.ne	405ab4 <ferror@plt+0x4174>  // b.any
  405a94:	ldp	x19, x20, [sp, #16]
  405a98:	ldr	x21, [sp, #32]
  405a9c:	adrp	x0, 41f000 <ferror@plt+0x1d6c0>
  405aa0:	ldr	x0, [x0, #632]
  405aa4:	bl	40ac78 <ferror@plt+0x9338>
  405aa8:	cbnz	w0, 405b08 <ferror@plt+0x41c8>
  405aac:	ldp	x29, x30, [sp], #48
  405ab0:	ret
  405ab4:	mov	w2, #0x5                   	// #5
  405ab8:	adrp	x1, 40b000 <ferror@plt+0x96c0>
  405abc:	mov	x0, #0x0                   	// #0
  405ac0:	add	x1, x1, #0xed0
  405ac4:	bl	4018c0 <dcgettext@plt>
  405ac8:	ldr	x2, [x20, #736]
  405acc:	mov	x20, x0
  405ad0:	cbz	x2, 405b14 <ferror@plt+0x41d4>
  405ad4:	ldr	w19, [x19]
  405ad8:	mov	x0, x2
  405adc:	bl	4082f8 <ferror@plt+0x69b8>
  405ae0:	mov	x3, x0
  405ae4:	adrp	x2, 40b000 <ferror@plt+0x96c0>
  405ae8:	mov	w1, w19
  405aec:	mov	x4, x20
  405af0:	add	x2, x2, #0xee0
  405af4:	mov	w0, #0x0                   	// #0
  405af8:	bl	401600 <error@plt>
  405afc:	adrp	x0, 41f000 <ferror@plt+0x1d6c0>
  405b00:	ldr	w0, [x0, #528]
  405b04:	bl	4015b0 <_exit@plt>
  405b08:	stp	x19, x20, [sp, #16]
  405b0c:	str	x21, [sp, #32]
  405b10:	b	405afc <ferror@plt+0x41bc>
  405b14:	ldr	w1, [x19]
  405b18:	mov	x3, x0
  405b1c:	adrp	x2, 40b000 <ferror@plt+0x96c0>
  405b20:	mov	w0, #0x0                   	// #0
  405b24:	add	x2, x2, #0x648
  405b28:	bl	401600 <error@plt>
  405b2c:	b	405afc <ferror@plt+0x41bc>
  405b30:	b	401790 <posix_fadvise@plt>
  405b34:	nop
  405b38:	cbz	x0, 405b68 <ferror@plt+0x4228>
  405b3c:	stp	x29, x30, [sp, #-32]!
  405b40:	mov	x29, sp
  405b44:	str	x19, [sp, #16]
  405b48:	mov	w19, w1
  405b4c:	bl	401660 <fileno@plt>
  405b50:	mov	w3, w19
  405b54:	mov	x2, #0x0                   	// #0
  405b58:	ldr	x19, [sp, #16]
  405b5c:	mov	x1, #0x0                   	// #0
  405b60:	ldp	x29, x30, [sp], #32
  405b64:	b	401790 <posix_fadvise@plt>
  405b68:	ret
  405b6c:	nop
  405b70:	stp	x29, x30, [sp, #-48]!
  405b74:	mov	x29, sp
  405b78:	stp	x19, x20, [sp, #16]
  405b7c:	mov	x20, x1
  405b80:	bl	4016a0 <fopen@plt>
  405b84:	mov	x19, x0
  405b88:	cbz	x0, 405b98 <ferror@plt+0x4258>
  405b8c:	bl	401660 <fileno@plt>
  405b90:	cmp	w0, #0x2
  405b94:	b.ls	405ba8 <ferror@plt+0x4268>  // b.plast
  405b98:	mov	x0, x19
  405b9c:	ldp	x19, x20, [sp, #16]
  405ba0:	ldp	x29, x30, [sp], #48
  405ba4:	ret
  405ba8:	str	x21, [sp, #32]
  405bac:	bl	409078 <ferror@plt+0x7738>
  405bb0:	mov	w21, w0
  405bb4:	tbnz	w0, #31, 405c10 <ferror@plt+0x42d0>
  405bb8:	mov	x0, x19
  405bbc:	bl	40a830 <ferror@plt+0x8ef0>
  405bc0:	cbnz	w0, 405bec <ferror@plt+0x42ac>
  405bc4:	mov	x1, x20
  405bc8:	mov	w0, w21
  405bcc:	bl	401710 <fdopen@plt>
  405bd0:	mov	x19, x0
  405bd4:	cbz	x0, 405bec <ferror@plt+0x42ac>
  405bd8:	mov	x0, x19
  405bdc:	ldp	x19, x20, [sp, #16]
  405be0:	ldr	x21, [sp, #32]
  405be4:	ldp	x29, x30, [sp], #48
  405be8:	ret
  405bec:	bl	401910 <__errno_location@plt>
  405bf0:	mov	x20, x0
  405bf4:	mov	w0, w21
  405bf8:	mov	x19, #0x0                   	// #0
  405bfc:	ldr	w21, [x20]
  405c00:	bl	401750 <close@plt>
  405c04:	str	w21, [x20]
  405c08:	ldr	x21, [sp, #32]
  405c0c:	b	405b98 <ferror@plt+0x4258>
  405c10:	bl	401910 <__errno_location@plt>
  405c14:	mov	x20, x0
  405c18:	mov	x0, x19
  405c1c:	mov	x19, #0x0                   	// #0
  405c20:	ldr	w21, [x20]
  405c24:	bl	40a830 <ferror@plt+0x8ef0>
  405c28:	str	w21, [x20]
  405c2c:	ldr	x21, [sp, #32]
  405c30:	b	405b98 <ferror@plt+0x4258>
  405c34:	nop
  405c38:	stp	x29, x30, [sp, #-48]!
  405c3c:	mov	x29, sp
  405c40:	stp	x19, x20, [sp, #16]
  405c44:	cbz	x0, 405d1c <ferror@plt+0x43dc>
  405c48:	mov	x19, x0
  405c4c:	mov	w1, #0x2f                  	// #47
  405c50:	bl	401760 <strrchr@plt>
  405c54:	mov	x20, x0
  405c58:	cbz	x0, 405cbc <ferror@plt+0x437c>
  405c5c:	str	x21, [sp, #32]
  405c60:	add	x21, x0, #0x1
  405c64:	sub	x0, x21, x19
  405c68:	cmp	x0, #0x6
  405c6c:	b.le	405cd8 <ferror@plt+0x4398>
  405c70:	adrp	x1, 40b000 <ferror@plt+0x96c0>
  405c74:	sub	x0, x20, #0x6
  405c78:	add	x1, x1, #0xf20
  405c7c:	mov	x2, #0x7                   	// #7
  405c80:	bl	4016c0 <strncmp@plt>
  405c84:	cbnz	w0, 405cd8 <ferror@plt+0x4398>
  405c88:	ldrb	w0, [x20, #1]
  405c8c:	cmp	w0, #0x6c
  405c90:	b.ne	405cf8 <ferror@plt+0x43b8>  // b.any
  405c94:	ldrb	w0, [x21, #1]
  405c98:	cmp	w0, #0x74
  405c9c:	b.ne	405cf8 <ferror@plt+0x43b8>  // b.any
  405ca0:	ldrb	w0, [x21, #2]
  405ca4:	cmp	w0, #0x2d
  405ca8:	b.ne	405cf8 <ferror@plt+0x43b8>  // b.any
  405cac:	adrp	x0, 41f000 <ferror@plt+0x1d6c0>
  405cb0:	add	x19, x20, #0x4
  405cb4:	ldr	x21, [sp, #32]
  405cb8:	str	x19, [x0, #672]
  405cbc:	adrp	x1, 41f000 <ferror@plt+0x1d6c0>
  405cc0:	adrp	x0, 41f000 <ferror@plt+0x1d6c0>
  405cc4:	str	x19, [x1, #752]
  405cc8:	str	x19, [x0, #624]
  405ccc:	ldp	x19, x20, [sp, #16]
  405cd0:	ldp	x29, x30, [sp], #48
  405cd4:	ret
  405cd8:	adrp	x1, 41f000 <ferror@plt+0x1d6c0>
  405cdc:	adrp	x0, 41f000 <ferror@plt+0x1d6c0>
  405ce0:	ldr	x21, [sp, #32]
  405ce4:	str	x19, [x1, #752]
  405ce8:	str	x19, [x0, #624]
  405cec:	ldp	x19, x20, [sp, #16]
  405cf0:	ldp	x29, x30, [sp], #48
  405cf4:	ret
  405cf8:	adrp	x1, 41f000 <ferror@plt+0x1d6c0>
  405cfc:	adrp	x0, 41f000 <ferror@plt+0x1d6c0>
  405d00:	mov	x19, x21
  405d04:	str	x19, [x1, #752]
  405d08:	str	x19, [x0, #624]
  405d0c:	ldp	x19, x20, [sp, #16]
  405d10:	ldr	x21, [sp, #32]
  405d14:	ldp	x29, x30, [sp], #48
  405d18:	ret
  405d1c:	adrp	x3, 41f000 <ferror@plt+0x1d6c0>
  405d20:	mov	x2, #0x37                  	// #55
  405d24:	mov	x1, #0x1                   	// #1
  405d28:	adrp	x0, 40b000 <ferror@plt+0x96c0>
  405d2c:	ldr	x3, [x3, #632]
  405d30:	add	x0, x0, #0xee8
  405d34:	str	x21, [sp, #32]
  405d38:	bl	401880 <fwrite@plt>
  405d3c:	bl	401780 <abort@plt>
  405d40:	stp	x29, x30, [sp, #-48]!
  405d44:	mov	w2, #0x5                   	// #5
  405d48:	mov	x29, sp
  405d4c:	stp	x19, x20, [sp, #16]
  405d50:	mov	x20, x0
  405d54:	str	x21, [sp, #32]
  405d58:	mov	w21, w1
  405d5c:	mov	x1, x0
  405d60:	mov	x0, #0x0                   	// #0
  405d64:	bl	4018c0 <dcgettext@plt>
  405d68:	mov	x19, x0
  405d6c:	cmp	x20, x0
  405d70:	b.eq	405d88 <ferror@plt+0x4448>  // b.none
  405d74:	mov	x0, x19
  405d78:	ldp	x19, x20, [sp, #16]
  405d7c:	ldr	x21, [sp, #32]
  405d80:	ldp	x29, x30, [sp], #48
  405d84:	ret
  405d88:	bl	40ad48 <ferror@plt+0x9408>
  405d8c:	ldrb	w1, [x0]
  405d90:	and	w1, w1, #0xffffffdf
  405d94:	cmp	w1, #0x55
  405d98:	b.ne	405dfc <ferror@plt+0x44bc>  // b.any
  405d9c:	ldrb	w1, [x0, #1]
  405da0:	and	w1, w1, #0xffffffdf
  405da4:	cmp	w1, #0x54
  405da8:	b.ne	405e78 <ferror@plt+0x4538>  // b.any
  405dac:	ldrb	w1, [x0, #2]
  405db0:	and	w1, w1, #0xffffffdf
  405db4:	cmp	w1, #0x46
  405db8:	b.ne	405e78 <ferror@plt+0x4538>  // b.any
  405dbc:	ldrb	w1, [x0, #3]
  405dc0:	cmp	w1, #0x2d
  405dc4:	b.ne	405e78 <ferror@plt+0x4538>  // b.any
  405dc8:	ldrb	w1, [x0, #4]
  405dcc:	cmp	w1, #0x38
  405dd0:	b.ne	405e78 <ferror@plt+0x4538>  // b.any
  405dd4:	ldrb	w0, [x0, #5]
  405dd8:	cbnz	w0, 405e78 <ferror@plt+0x4538>
  405ddc:	ldrb	w1, [x19]
  405de0:	adrp	x0, 40b000 <ferror@plt+0x96c0>
  405de4:	adrp	x19, 40b000 <ferror@plt+0x96c0>
  405de8:	add	x0, x0, #0xf30
  405dec:	cmp	w1, #0x60
  405df0:	add	x19, x19, #0xf48
  405df4:	csel	x19, x19, x0, eq  // eq = none
  405df8:	b	405d74 <ferror@plt+0x4434>
  405dfc:	cmp	w1, #0x47
  405e00:	b.ne	405e78 <ferror@plt+0x4538>  // b.any
  405e04:	ldrb	w1, [x0, #1]
  405e08:	and	w1, w1, #0xffffffdf
  405e0c:	cmp	w1, #0x42
  405e10:	b.ne	405e78 <ferror@plt+0x4538>  // b.any
  405e14:	ldrb	w1, [x0, #2]
  405e18:	cmp	w1, #0x31
  405e1c:	b.ne	405e78 <ferror@plt+0x4538>  // b.any
  405e20:	ldrb	w1, [x0, #3]
  405e24:	cmp	w1, #0x38
  405e28:	b.ne	405e78 <ferror@plt+0x4538>  // b.any
  405e2c:	ldrb	w1, [x0, #4]
  405e30:	cmp	w1, #0x30
  405e34:	b.ne	405e78 <ferror@plt+0x4538>  // b.any
  405e38:	ldrb	w1, [x0, #5]
  405e3c:	cmp	w1, #0x33
  405e40:	b.ne	405e78 <ferror@plt+0x4538>  // b.any
  405e44:	ldrb	w1, [x0, #6]
  405e48:	cmp	w1, #0x30
  405e4c:	b.ne	405e78 <ferror@plt+0x4538>  // b.any
  405e50:	ldrb	w0, [x0, #7]
  405e54:	cbnz	w0, 405e78 <ferror@plt+0x4538>
  405e58:	ldrb	w1, [x19]
  405e5c:	adrp	x0, 40b000 <ferror@plt+0x96c0>
  405e60:	adrp	x19, 40b000 <ferror@plt+0x96c0>
  405e64:	add	x0, x0, #0xf38
  405e68:	cmp	w1, #0x60
  405e6c:	add	x19, x19, #0xf40
  405e70:	csel	x19, x19, x0, eq  // eq = none
  405e74:	b	405d74 <ferror@plt+0x4434>
  405e78:	cmp	w21, #0x9
  405e7c:	adrp	x0, 40b000 <ferror@plt+0x96c0>
  405e80:	adrp	x19, 40b000 <ferror@plt+0x96c0>
  405e84:	add	x0, x0, #0xf50
  405e88:	add	x19, x19, #0xf28
  405e8c:	csel	x19, x19, x0, eq  // eq = none
  405e90:	mov	x0, x19
  405e94:	ldp	x19, x20, [sp, #16]
  405e98:	ldr	x21, [sp, #32]
  405e9c:	ldp	x29, x30, [sp], #48
  405ea0:	ret
  405ea4:	nop
  405ea8:	sub	sp, sp, #0x100
  405eac:	stp	x29, x30, [sp, #16]
  405eb0:	add	x29, sp, #0x10
  405eb4:	stp	x19, x20, [sp, #32]
  405eb8:	mov	w19, w5
  405ebc:	and	w20, w5, #0x2
  405ec0:	stp	x21, x22, [sp, #48]
  405ec4:	mov	w21, w4
  405ec8:	stp	x23, x24, [sp, #64]
  405ecc:	mov	x23, x1
  405ed0:	mov	x24, x3
  405ed4:	stp	x25, x26, [sp, #80]
  405ed8:	mov	x26, x6
  405edc:	stp	x27, x28, [sp, #96]
  405ee0:	mov	x28, x0
  405ee4:	mov	x27, x2
  405ee8:	str	w4, [sp, #116]
  405eec:	str	w5, [sp, #184]
  405ef0:	str	x7, [sp, #200]
  405ef4:	bl	401860 <__ctype_get_mb_cur_max@plt>
  405ef8:	mov	x1, x19
  405efc:	str	x0, [sp, #176]
  405f00:	cmp	w21, #0x4
  405f04:	ubfx	x10, x1, #1, #1
  405f08:	b.eq	406b98 <ferror@plt+0x5258>  // b.none
  405f0c:	ldr	w0, [sp, #116]
  405f10:	b.ls	4062a0 <ferror@plt+0x4960>  // b.plast
  405f14:	cmp	w0, #0x7
  405f18:	b.eq	406c04 <ferror@plt+0x52c4>  // b.none
  405f1c:	b.ls	4068ac <ferror@plt+0x4f6c>  // b.plast
  405f20:	ldr	w0, [sp, #116]
  405f24:	sub	w0, w0, #0x8
  405f28:	cmp	w0, #0x2
  405f2c:	b.hi	407044 <ferror@plt+0x5704>  // b.pmore
  405f30:	ldr	w19, [sp, #116]
  405f34:	cmp	w19, #0xa
  405f38:	b.ne	406a90 <ferror@plt+0x5150>  // b.any
  405f3c:	mov	x19, #0x0                   	// #0
  405f40:	cbz	w20, 406e84 <ferror@plt+0x5544>
  405f44:	ldr	x0, [sp, #256]
  405f48:	str	w10, [sp, #124]
  405f4c:	mov	w25, #0x0                   	// #0
  405f50:	bl	4015e0 <strlen@plt>
  405f54:	cmp	x0, #0x0
  405f58:	ldr	w10, [sp, #124]
  405f5c:	mov	x12, x0
  405f60:	mov	w11, #0x1                   	// #1
  405f64:	mov	w5, w11
  405f68:	csel	w0, w10, wzr, ne  // ne = any
  405f6c:	str	w0, [sp, #208]
  405f70:	ldr	w0, [sp, #184]
  405f74:	mov	w7, #0x0                   	// #0
  405f78:	stp	w11, wzr, [sp, #120]
  405f7c:	and	w1, w0, w11
  405f80:	and	w0, w0, #0x4
  405f84:	stp	w1, w0, [sp, #212]
  405f88:	ldr	x0, [sp, #256]
  405f8c:	str	wzr, [sp, #144]
  405f90:	str	x0, [sp, #168]
  405f94:	str	wzr, [sp, #188]
  405f98:	str	xzr, [sp, #192]
  405f9c:	nop
  405fa0:	mov	x4, x26
  405fa4:	mov	w26, w5
  405fa8:	mov	x20, #0x0                   	// #0
  405fac:	nop
  405fb0:	cmp	x24, x20
  405fb4:	cset	w21, ne  // ne = any
  405fb8:	cmn	x24, #0x1
  405fbc:	b.eq	406310 <ferror@plt+0x49d0>  // b.none
  405fc0:	cbz	w21, 406320 <ferror@plt+0x49e0>
  405fc4:	add	x3, x27, x20
  405fc8:	cbz	w11, 4065d4 <ferror@plt+0x4c94>
  405fcc:	cbz	x12, 406780 <ferror@plt+0x4e40>
  405fd0:	cmp	x12, #0x1
  405fd4:	add	x22, x20, x12
  405fd8:	ccmn	x24, #0x1, #0x0, hi  // hi = pmore
  405fdc:	b.ne	40600c <ferror@plt+0x46cc>  // b.any
  405fe0:	mov	x0, x27
  405fe4:	stp	x3, x12, [sp, #128]
  405fe8:	stp	w10, w7, [sp, #148]
  405fec:	str	w11, [sp, #156]
  405ff0:	str	x4, [sp, #160]
  405ff4:	bl	4015e0 <strlen@plt>
  405ff8:	ldp	x3, x12, [sp, #128]
  405ffc:	mov	x24, x0
  406000:	ldp	w10, w7, [sp, #148]
  406004:	ldr	w11, [sp, #156]
  406008:	ldr	x4, [sp, #160]
  40600c:	cmp	x22, x24
  406010:	b.hi	406780 <ferror@plt+0x4e40>  // b.pmore
  406014:	ldr	x1, [sp, #168]
  406018:	mov	x2, x12
  40601c:	mov	x0, x3
  406020:	stp	x3, x12, [sp, #128]
  406024:	stp	w10, w7, [sp, #148]
  406028:	str	w11, [sp, #156]
  40602c:	str	x4, [sp, #160]
  406030:	bl	4017d0 <memcmp@plt>
  406034:	ldp	w10, w7, [sp, #148]
  406038:	ldr	w11, [sp, #156]
  40603c:	ldp	x3, x12, [sp, #128]
  406040:	ldr	x4, [sp, #160]
  406044:	cbnz	w0, 406780 <ferror@plt+0x4e40>
  406048:	cbnz	w10, 406564 <ferror@plt+0x4c24>
  40604c:	ldrb	w22, [x3]
  406050:	cmp	w22, #0x7e
  406054:	b.ls	4063bc <ferror@plt+0x4a7c>  // b.plast
  406058:	ldr	x0, [sp, #176]
  40605c:	mov	w5, w11
  406060:	cmp	x0, #0x1
  406064:	b.eq	4065f0 <ferror@plt+0x4cb0>  // b.none
  406068:	str	xzr, [sp, #248]
  40606c:	cmn	x24, #0x1
  406070:	b.ne	4060a8 <ferror@plt+0x4768>  // b.any
  406074:	mov	x0, x27
  406078:	str	w5, [sp, #128]
  40607c:	str	x12, [sp, #136]
  406080:	stp	w10, w7, [sp, #148]
  406084:	str	w11, [sp, #156]
  406088:	str	x4, [sp, #160]
  40608c:	bl	4015e0 <strlen@plt>
  406090:	ldr	w5, [sp, #128]
  406094:	mov	x24, x0
  406098:	ldp	w10, w7, [sp, #148]
  40609c:	ldr	w11, [sp, #156]
  4060a0:	ldr	x12, [sp, #136]
  4060a4:	ldr	x4, [sp, #160]
  4060a8:	str	w22, [sp, #220]
  4060ac:	ldr	w22, [sp, #144]
  4060b0:	mov	x8, #0x0                   	// #0
  4060b4:	stp	x19, x4, [sp, #224]
  4060b8:	mov	w19, w21
  4060bc:	mov	x21, x8
  4060c0:	str	x12, [sp, #128]
  4060c4:	str	w10, [sp, #136]
  4060c8:	stp	w25, w5, [sp, #148]
  4060cc:	stp	w7, w11, [sp, #156]
  4060d0:	add	x25, x20, x21
  4060d4:	add	x3, sp, #0xf8
  4060d8:	sub	x2, x24, x25
  4060dc:	add	x1, x27, x25
  4060e0:	add	x0, sp, #0xf4
  4060e4:	bl	40abf8 <ferror@plt+0x92b8>
  4060e8:	mov	x13, #0x2b                  	// #43
  4060ec:	mov	x3, x0
  4060f0:	movk	x13, #0x2, lsl #32
  4060f4:	cbz	x0, 406130 <ferror@plt+0x47f0>
  4060f8:	cmn	x0, #0x1
  4060fc:	b.eq	406ec8 <ferror@plt+0x5588>  // b.none
  406100:	cmn	x0, #0x2
  406104:	mov	x6, #0x1                   	// #1
  406108:	b.eq	406f00 <ferror@plt+0x55c0>  // b.none
  40610c:	cbnz	w22, 4069fc <ferror@plt+0x50bc>
  406110:	ldr	w0, [sp, #244]
  406114:	add	x21, x21, x3
  406118:	bl	4018f0 <iswprint@plt>
  40611c:	cmp	w0, #0x0
  406120:	csel	w19, w19, wzr, ne  // ne = any
  406124:	add	x0, sp, #0xf8
  406128:	bl	4017a0 <mbsinit@plt>
  40612c:	cbz	w0, 4060d0 <ferror@plt+0x4790>
  406130:	eor	w1, w19, #0x1
  406134:	ldr	w0, [sp, #120]
  406138:	mov	x8, x21
  40613c:	mov	w21, w19
  406140:	ldp	x19, x4, [sp, #224]
  406144:	and	w1, w0, w1
  406148:	ldr	w10, [sp, #136]
  40614c:	and	w1, w1, #0xff
  406150:	ldp	w25, w5, [sp, #148]
  406154:	ldp	w7, w11, [sp, #156]
  406158:	ldr	w22, [sp, #220]
  40615c:	ldr	x12, [sp, #128]
  406160:	cmp	x8, #0x1
  406164:	b.hi	406178 <ferror@plt+0x4838>  // b.pmore
  406168:	cbz	w1, 406664 <ferror@plt+0x4d24>
  40616c:	nop
  406170:	ldr	w1, [sp, #120]
  406174:	mov	w21, #0x0                   	// #0
  406178:	add	x8, x8, x20
  40617c:	mov	w9, #0x0                   	// #0
  406180:	mov	w2, #0x27                  	// #39
  406184:	mov	w3, #0x5c                  	// #92
  406188:	mov	w6, #0x24                  	// #36
  40618c:	cbz	w1, 406244 <ferror@plt+0x4904>
  406190:	cbnz	w10, 406a7c <ferror@plt+0x513c>
  406194:	eor	w0, w25, #0x1
  406198:	ands	w0, w7, w0
  40619c:	b.eq	4061d4 <ferror@plt+0x4894>  // b.none
  4061a0:	cmp	x23, x19
  4061a4:	b.ls	4061ac <ferror@plt+0x486c>  // b.plast
  4061a8:	strb	w2, [x28, x19]
  4061ac:	add	x9, x19, #0x1
  4061b0:	cmp	x23, x9
  4061b4:	b.ls	4061bc <ferror@plt+0x487c>  // b.plast
  4061b8:	strb	w6, [x28, x9]
  4061bc:	add	x9, x19, #0x2
  4061c0:	cmp	x23, x9
  4061c4:	b.ls	4061cc <ferror@plt+0x488c>  // b.plast
  4061c8:	strb	w2, [x28, x9]
  4061cc:	add	x19, x19, #0x3
  4061d0:	mov	w25, w0
  4061d4:	cmp	x23, x19
  4061d8:	b.ls	4061e0 <ferror@plt+0x48a0>  // b.plast
  4061dc:	strb	w3, [x28, x19]
  4061e0:	add	x0, x19, #0x1
  4061e4:	cmp	x23, x0
  4061e8:	b.ls	4061f8 <ferror@plt+0x48b8>  // b.plast
  4061ec:	lsr	w9, w22, #6
  4061f0:	add	w9, w9, #0x30
  4061f4:	strb	w9, [x28, x0]
  4061f8:	add	x0, x19, #0x2
  4061fc:	cmp	x23, x0
  406200:	b.ls	406210 <ferror@plt+0x48d0>  // b.plast
  406204:	ubfx	x9, x22, #3, #3
  406208:	add	w9, w9, #0x30
  40620c:	strb	w9, [x28, x0]
  406210:	and	w22, w22, #0x7
  406214:	add	x20, x20, #0x1
  406218:	add	w22, w22, #0x30
  40621c:	cmp	x8, x20
  406220:	add	x19, x19, #0x3
  406224:	b.ls	406464 <ferror@plt+0x4b24>  // b.plast
  406228:	mov	w9, w1
  40622c:	cmp	x23, x19
  406230:	b.ls	406238 <ferror@plt+0x48f8>  // b.plast
  406234:	strb	w22, [x28, x19]
  406238:	ldrb	w22, [x27, x20]
  40623c:	add	x19, x19, #0x1
  406240:	cbnz	w1, 406190 <ferror@plt+0x4850>
  406244:	eor	w0, w9, #0x1
  406248:	and	w0, w25, w0
  40624c:	and	w0, w0, #0xff
  406250:	cbz	w5, 406264 <ferror@plt+0x4924>
  406254:	cmp	x23, x19
  406258:	b.ls	406260 <ferror@plt+0x4920>  // b.plast
  40625c:	strb	w3, [x28, x19]
  406260:	add	x19, x19, #0x1
  406264:	add	x20, x20, #0x1
  406268:	cmp	x20, x8
  40626c:	b.cs	406500 <ferror@plt+0x4bc0>  // b.hs, b.nlast
  406270:	cbz	w0, 406c4c <ferror@plt+0x530c>
  406274:	cmp	x23, x19
  406278:	b.ls	406280 <ferror@plt+0x4940>  // b.plast
  40627c:	strb	w2, [x28, x19]
  406280:	add	x0, x19, #0x1
  406284:	cmp	x23, x0
  406288:	b.ls	406290 <ferror@plt+0x4950>  // b.plast
  40628c:	strb	w2, [x28, x0]
  406290:	add	x19, x19, #0x2
  406294:	mov	w5, #0x0                   	// #0
  406298:	mov	w25, #0x0                   	// #0
  40629c:	b	40622c <ferror@plt+0x48ec>
  4062a0:	cmp	w21, #0x1
  4062a4:	b.eq	406ca0 <ferror@plt+0x5360>  // b.none
  4062a8:	b.ls	406860 <ferror@plt+0x4f20>  // b.plast
  4062ac:	cmp	w0, #0x2
  4062b0:	b.eq	406d18 <ferror@plt+0x53d8>  // b.none
  4062b4:	adrp	x0, 40b000 <ferror@plt+0x96c0>
  4062b8:	add	x0, x0, #0xf50
  4062bc:	str	x0, [sp, #168]
  4062c0:	mov	w1, #0x1                   	// #1
  4062c4:	ldr	w0, [sp, #184]
  4062c8:	mov	w7, w1
  4062cc:	mov	w5, w1
  4062d0:	mov	w10, w1
  4062d4:	stp	w1, w1, [sp, #120]
  4062d8:	mov	w11, #0x0                   	// #0
  4062dc:	str	w1, [sp, #144]
  4062e0:	mov	w25, #0x0                   	// #0
  4062e4:	str	w1, [sp, #208]
  4062e8:	and	w1, w0, w1
  4062ec:	and	w0, w0, #0x4
  4062f0:	mov	x12, #0x1                   	// #1
  4062f4:	mov	x19, #0x0                   	// #0
  4062f8:	str	wzr, [sp, #188]
  4062fc:	str	xzr, [sp, #192]
  406300:	stp	w1, w0, [sp, #212]
  406304:	mov	w0, #0x2                   	// #2
  406308:	str	w0, [sp, #116]
  40630c:	b	405fa0 <ferror@plt+0x4660>
  406310:	ldrb	w0, [x27, x20]
  406314:	cmp	w0, #0x0
  406318:	cset	w21, ne  // ne = any
  40631c:	cbnz	w21, 405fc4 <ferror@plt+0x4684>
  406320:	ldr	w0, [sp, #144]
  406324:	cmp	x19, #0x0
  406328:	mov	w5, w26
  40632c:	mov	x26, x4
  406330:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  406334:	b.ne	406694 <ferror@plt+0x4d54>  // b.any
  406338:	eor	w10, w10, #0x1
  40633c:	ands	w7, w10, w7
  406340:	b.eq	406f50 <ferror@plt+0x5610>  // b.none
  406344:	ldr	w0, [sp, #188]
  406348:	cbz	w0, 406f54 <ferror@plt+0x5614>
  40634c:	cbnz	w5, 406fb0 <ferror@plt+0x5670>
  406350:	ldr	x2, [sp, #192]
  406354:	cmp	x23, #0x0
  406358:	cset	w0, eq  // eq = none
  40635c:	cmp	x2, #0x0
  406360:	mov	x1, x2
  406364:	csel	w0, w0, wzr, ne  // ne = any
  406368:	cbz	w0, 406fa8 <ferror@plt+0x5668>
  40636c:	str	w0, [sp, #188]
  406370:	mov	w0, #0x27                  	// #39
  406374:	ldr	x23, [sp, #192]
  406378:	str	x1, [sp, #192]
  40637c:	mov	w1, #0x1                   	// #1
  406380:	mov	x12, #0x1                   	// #1
  406384:	mov	w7, w1
  406388:	mov	x19, x12
  40638c:	mov	w11, #0x0                   	// #0
  406390:	mov	w10, #0x0                   	// #0
  406394:	strb	w0, [x28]
  406398:	mov	w0, #0x2                   	// #2
  40639c:	str	w0, [sp, #116]
  4063a0:	str	w1, [sp, #124]
  4063a4:	adrp	x1, 40b000 <ferror@plt+0x96c0>
  4063a8:	add	x1, x1, #0xf50
  4063ac:	str	wzr, [sp, #144]
  4063b0:	str	x1, [sp, #168]
  4063b4:	str	wzr, [sp, #208]
  4063b8:	b	405fa0 <ferror@plt+0x4660>
  4063bc:	adrp	x0, 40b000 <ferror@plt+0x96c0>
  4063c0:	add	x0, x0, #0xfd0
  4063c4:	ldrh	w0, [x0, w22, uxtw #1]
  4063c8:	adr	x1, 4063d4 <ferror@plt+0x4a94>
  4063cc:	add	x0, x1, w0, sxth #2
  4063d0:	br	x0
  4063d4:	ldr	w0, [sp, #124]
  4063d8:	cbnz	w0, 406ef0 <ferror@plt+0x55b0>
  4063dc:	mov	w0, w25
  4063e0:	mov	w21, w11
  4063e4:	mov	w5, w11
  4063e8:	cbz	x4, 4064f8 <ferror@plt+0x4bb8>
  4063ec:	ubfx	x1, x22, #5, #8
  4063f0:	ldr	w1, [x4, x1, lsl #2]
  4063f4:	lsr	w1, w1, w22
  4063f8:	tbz	w1, #0, 4064f8 <ferror@plt+0x4bb8>
  4063fc:	cbnz	w10, 406544 <ferror@plt+0x4c04>
  406400:	eor	w1, w25, #0x1
  406404:	ands	w1, w7, w1
  406408:	b.eq	40644c <ferror@plt+0x4b0c>  // b.none
  40640c:	cmp	x23, x19
  406410:	b.ls	40641c <ferror@plt+0x4adc>  // b.plast
  406414:	mov	w0, #0x27                  	// #39
  406418:	strb	w0, [x28, x19]
  40641c:	add	x0, x19, #0x1
  406420:	cmp	x23, x0
  406424:	b.ls	406430 <ferror@plt+0x4af0>  // b.plast
  406428:	mov	w2, #0x24                  	// #36
  40642c:	strb	w2, [x28, x0]
  406430:	add	x0, x19, #0x2
  406434:	cmp	x23, x0
  406438:	b.ls	406444 <ferror@plt+0x4b04>  // b.plast
  40643c:	mov	w2, #0x27                  	// #39
  406440:	strb	w2, [x28, x0]
  406444:	add	x19, x19, #0x3
  406448:	mov	w25, w1
  40644c:	cmp	x23, x19
  406450:	b.ls	40645c <ferror@plt+0x4b1c>  // b.plast
  406454:	mov	w0, #0x5c                  	// #92
  406458:	strb	w0, [x28, x19]
  40645c:	add	x19, x19, #0x1
  406460:	add	x20, x20, #0x1
  406464:	cmp	x19, x23
  406468:	b.cs	406470 <ferror@plt+0x4b30>  // b.hs, b.nlast
  40646c:	strb	w22, [x28, x19]
  406470:	cmp	w21, #0x0
  406474:	add	x19, x19, #0x1
  406478:	csel	w26, w26, wzr, ne  // ne = any
  40647c:	b	405fb0 <ferror@plt+0x4670>
  406480:	cbnz	w10, 40669c <ferror@plt+0x4d5c>
  406484:	mov	w5, #0x0                   	// #0
  406488:	ldr	x1, [sp, #192]
  40648c:	cmp	x23, #0x0
  406490:	mov	x0, #0x0                   	// #0
  406494:	ccmp	x1, #0x0, #0x0, ne  // ne = any
  406498:	b.eq	4064dc <ferror@plt+0x4b9c>  // b.none
  40649c:	cmp	x23, x19
  4064a0:	b.ls	4064ac <ferror@plt+0x4b6c>  // b.plast
  4064a4:	mov	w0, #0x27                  	// #39
  4064a8:	strb	w0, [x28, x19]
  4064ac:	add	x0, x19, #0x1
  4064b0:	cmp	x23, x0
  4064b4:	b.ls	4064c0 <ferror@plt+0x4b80>  // b.plast
  4064b8:	mov	w1, #0x5c                  	// #92
  4064bc:	strb	w1, [x28, x0]
  4064c0:	add	x1, x19, #0x2
  4064c4:	mov	x0, x23
  4064c8:	cmp	x23, x1
  4064cc:	b.ls	406fe0 <ferror@plt+0x56a0>  // b.plast
  4064d0:	ldr	x23, [sp, #192]
  4064d4:	mov	w2, #0x27                  	// #39
  4064d8:	strb	w2, [x28, x1]
  4064dc:	add	x19, x19, #0x3
  4064e0:	mov	w22, #0x27                  	// #39
  4064e4:	mov	w25, #0x0                   	// #0
  4064e8:	str	w21, [sp, #188]
  4064ec:	str	x23, [sp, #192]
  4064f0:	mov	x23, x0
  4064f4:	mov	w0, #0x0                   	// #0
  4064f8:	cbnz	w5, 4063fc <ferror@plt+0x4abc>
  4064fc:	add	x20, x20, #0x1
  406500:	cbz	w0, 406464 <ferror@plt+0x4b24>
  406504:	cmp	x23, x19
  406508:	b.ls	406514 <ferror@plt+0x4bd4>  // b.plast
  40650c:	mov	w0, #0x27                  	// #39
  406510:	strb	w0, [x28, x19]
  406514:	add	x0, x19, #0x1
  406518:	cmp	x23, x0
  40651c:	b.ls	406528 <ferror@plt+0x4be8>  // b.plast
  406520:	mov	w1, #0x27                  	// #39
  406524:	strb	w1, [x28, x0]
  406528:	add	x19, x19, #0x2
  40652c:	mov	w25, #0x0                   	// #0
  406530:	b	406464 <ferror@plt+0x4b24>
  406534:	mov	w22, #0x66                  	// #102
  406538:	mov	w21, #0x0                   	// #0
  40653c:	nop
  406540:	cbz	w10, 406400 <ferror@plt+0x4ac0>
  406544:	ldr	w0, [sp, #120]
  406548:	and	w0, w0, w7
  40654c:	str	w0, [sp, #120]
  406550:	ldp	w1, w0, [sp, #116]
  406554:	cmp	w0, #0x0
  406558:	mov	w0, #0x4                   	// #4
  40655c:	csel	w0, w1, w0, eq  // eq = none
  406560:	str	w0, [sp, #116]
  406564:	ldr	w4, [sp, #116]
  406568:	mov	x3, x24
  40656c:	ldr	x7, [sp, #200]
  406570:	mov	x2, x27
  406574:	ldr	x0, [sp, #256]
  406578:	str	x0, [sp]
  40657c:	ldr	w0, [sp, #184]
  406580:	mov	x1, x23
  406584:	mov	x6, #0x0                   	// #0
  406588:	and	w5, w0, #0xfffffffd
  40658c:	mov	x0, x28
  406590:	bl	405ea8 <ferror@plt+0x4568>
  406594:	mov	x19, x0
  406598:	mov	x0, x19
  40659c:	ldp	x29, x30, [sp, #16]
  4065a0:	ldp	x19, x20, [sp, #32]
  4065a4:	ldp	x21, x22, [sp, #48]
  4065a8:	ldp	x23, x24, [sp, #64]
  4065ac:	ldp	x25, x26, [sp, #80]
  4065b0:	ldp	x27, x28, [sp, #96]
  4065b4:	add	sp, sp, #0x100
  4065b8:	ret
  4065bc:	mov	w22, #0x62                  	// #98
  4065c0:	mov	w21, #0x0                   	// #0
  4065c4:	b	406540 <ferror@plt+0x4c00>
  4065c8:	mov	w22, #0x61                  	// #97
  4065cc:	mov	w21, #0x0                   	// #0
  4065d0:	b	406540 <ferror@plt+0x4c00>
  4065d4:	ldrb	w22, [x27, x20]
  4065d8:	cmp	w22, #0x7e
  4065dc:	b.ls	406644 <ferror@plt+0x4d04>  // b.plast
  4065e0:	ldr	x0, [sp, #176]
  4065e4:	mov	w5, #0x0                   	// #0
  4065e8:	cmp	x0, #0x1
  4065ec:	b.ne	406068 <ferror@plt+0x4728>  // b.any
  4065f0:	str	w5, [sp, #128]
  4065f4:	str	x12, [sp, #136]
  4065f8:	stp	w10, w7, [sp, #148]
  4065fc:	str	w11, [sp, #156]
  406600:	str	x4, [sp, #160]
  406604:	bl	401820 <__ctype_b_loc@plt>
  406608:	ldr	x0, [x0]
  40660c:	ldr	w5, [sp, #128]
  406610:	ldp	w10, w7, [sp, #148]
  406614:	ldrh	w21, [x0, w22, uxtw #1]
  406618:	ldr	w11, [sp, #156]
  40661c:	ands	w0, w21, #0x4000
  406620:	ldr	w0, [sp, #120]
  406624:	cset	w1, eq  // eq = none
  406628:	ubfx	x21, x21, #14, #1
  40662c:	and	w1, w0, w1
  406630:	ldr	x12, [sp, #136]
  406634:	ldr	x4, [sp, #160]
  406638:	ldr	x8, [sp, #176]
  40663c:	cbz	w1, 406664 <ferror@plt+0x4d24>
  406640:	b	406170 <ferror@plt+0x4830>
  406644:	adrp	x0, 40c000 <ferror@plt+0xa6c0>
  406648:	add	x0, x0, #0xd0
  40664c:	ldrh	w0, [x0, w22, uxtw #1]
  406650:	adr	x1, 40665c <ferror@plt+0x4d1c>
  406654:	add	x0, x1, w0, sxth #2
  406658:	br	x0
  40665c:	mov	w21, w11
  406660:	mov	w5, #0x0                   	// #0
  406664:	ldr	w1, [sp, #124]
  406668:	mov	w0, w25
  40666c:	cbz	w1, 4063e8 <ferror@plt+0x4aa8>
  406670:	mov	w0, w25
  406674:	cbnz	w10, 4063e8 <ferror@plt+0x4aa8>
  406678:	mov	w0, w25
  40667c:	cbnz	w5, 4063fc <ferror@plt+0x4abc>
  406680:	b	4064fc <ferror@plt+0x4bbc>
  406684:	mov	w5, #0x0                   	// #0
  406688:	mov	w21, #0x0                   	// #0
  40668c:	ldr	w0, [sp, #144]
  406690:	cbz	w0, 406664 <ferror@plt+0x4d24>
  406694:	mov	w0, #0x2                   	// #2
  406698:	str	w0, [sp, #116]
  40669c:	ldp	w1, w0, [sp, #116]
  4066a0:	cmp	w0, #0x0
  4066a4:	mov	w0, #0x4                   	// #4
  4066a8:	csel	w0, w1, w0, eq  // eq = none
  4066ac:	str	w0, [sp, #116]
  4066b0:	b	406564 <ferror@plt+0x4c24>
  4066b4:	ldr	w0, [sp, #116]
  4066b8:	cmp	w0, #0x2
  4066bc:	b.eq	4069e0 <ferror@plt+0x50a0>  // b.none
  4066c0:	mov	w5, #0x0                   	// #0
  4066c4:	ldr	w0, [sp, #116]
  4066c8:	cmp	w0, #0x5
  4066cc:	b.ne	4066f0 <ferror@plt+0x4db0>  // b.any
  4066d0:	ldr	w0, [sp, #216]
  4066d4:	cbz	w0, 4066f0 <ferror@plt+0x4db0>
  4066d8:	add	x6, x20, #0x2
  4066dc:	cmp	x6, x24
  4066e0:	b.cs	4066f0 <ferror@plt+0x4db0>  // b.hs, b.nlast
  4066e4:	ldrb	w22, [x3, #1]
  4066e8:	cmp	w22, #0x3f
  4066ec:	b.eq	406d34 <ferror@plt+0x53f4>  // b.none
  4066f0:	mov	w21, #0x0                   	// #0
  4066f4:	mov	w22, #0x3f                  	// #63
  4066f8:	b	406664 <ferror@plt+0x4d24>
  4066fc:	ldr	w0, [sp, #116]
  406700:	cmp	w0, #0x2
  406704:	b.eq	406480 <ferror@plt+0x4b40>  // b.none
  406708:	mov	w5, #0x0                   	// #0
  40670c:	mov	w22, #0x27                  	// #39
  406710:	str	w21, [sp, #188]
  406714:	b	406664 <ferror@plt+0x4d24>
  406718:	mov	w5, #0x0                   	// #0
  40671c:	mov	w0, #0x74                  	// #116
  406720:	ldr	w1, [sp, #144]
  406724:	cbnz	w1, 406694 <ferror@plt+0x4d54>
  406728:	ldr	w1, [sp, #120]
  40672c:	cbnz	w1, 406740 <ferror@plt+0x4e00>
  406730:	mov	w0, w25
  406734:	mov	w21, #0x0                   	// #0
  406738:	cbnz	w10, 4063e8 <ferror@plt+0x4aa8>
  40673c:	b	406678 <ferror@plt+0x4d38>
  406740:	mov	w22, w0
  406744:	mov	w21, #0x0                   	// #0
  406748:	b	406540 <ferror@plt+0x4c00>
  40674c:	mov	w5, #0x0                   	// #0
  406750:	mov	w0, #0x66                  	// #102
  406754:	b	406728 <ferror@plt+0x4de8>
  406758:	mov	w5, #0x0                   	// #0
  40675c:	mov	w0, #0x62                  	// #98
  406760:	b	406728 <ferror@plt+0x4de8>
  406764:	ldr	w0, [sp, #120]
  406768:	cbnz	w0, 4067b0 <ferror@plt+0x4e70>
  40676c:	ldr	w0, [sp, #212]
  406770:	mov	w5, #0x0                   	// #0
  406774:	cbz	w0, 406730 <ferror@plt+0x4df0>
  406778:	add	x20, x20, #0x1
  40677c:	b	405fb0 <ferror@plt+0x4670>
  406780:	ldrb	w22, [x3]
  406784:	cmp	w22, #0x7e
  406788:	b.hi	4065e0 <ferror@plt+0x4ca0>  // b.pmore
  40678c:	adrp	x0, 40c000 <ferror@plt+0xa6c0>
  406790:	add	x0, x0, #0x1d0
  406794:	ldrh	w0, [x0, w22, uxtw #1]
  406798:	adr	x1, 4067a4 <ferror@plt+0x4e64>
  40679c:	add	x0, x1, w0, sxth #2
  4067a0:	br	x0
  4067a4:	mov	w5, #0x0                   	// #0
  4067a8:	mov	w21, #0x0                   	// #0
  4067ac:	b	406664 <ferror@plt+0x4d24>
  4067b0:	cbnz	w10, 406a7c <ferror@plt+0x513c>
  4067b4:	mov	w5, #0x0                   	// #0
  4067b8:	eor	w0, w25, #0x1
  4067bc:	ands	w0, w7, w0
  4067c0:	b.eq	40697c <ferror@plt+0x503c>  // b.none
  4067c4:	cmp	x23, x19
  4067c8:	b.ls	4067d4 <ferror@plt+0x4e94>  // b.plast
  4067cc:	mov	w1, #0x27                  	// #39
  4067d0:	strb	w1, [x28, x19]
  4067d4:	add	x1, x19, #0x1
  4067d8:	cmp	x23, x1
  4067dc:	b.ls	4067e8 <ferror@plt+0x4ea8>  // b.plast
  4067e0:	mov	w2, #0x24                  	// #36
  4067e4:	strb	w2, [x28, x1]
  4067e8:	add	x1, x19, #0x2
  4067ec:	cmp	x23, x1
  4067f0:	b.ls	4067fc <ferror@plt+0x4ebc>  // b.plast
  4067f4:	mov	w2, #0x27                  	// #39
  4067f8:	strb	w2, [x28, x1]
  4067fc:	add	x1, x19, #0x3
  406800:	cmp	x23, x1
  406804:	b.ls	406a48 <ferror@plt+0x5108>  // b.plast
  406808:	mov	w25, w0
  40680c:	mov	w0, #0x5c                  	// #92
  406810:	strb	w0, [x28, x1]
  406814:	ldr	w0, [sp, #116]
  406818:	add	x19, x1, #0x1
  40681c:	cmp	w0, #0x2
  406820:	b.eq	406a50 <ferror@plt+0x5110>  // b.none
  406824:	add	x0, x20, #0x1
  406828:	cmp	x0, x24
  40682c:	b.cs	406a64 <ferror@plt+0x5124>  // b.hs, b.nlast
  406830:	ldrb	w2, [x27, x0]
  406834:	mov	w22, #0x30                  	// #48
  406838:	mov	w0, #0x0                   	// #0
  40683c:	sub	w2, w2, #0x30
  406840:	and	w2, w2, #0xff
  406844:	cmp	w2, #0x9
  406848:	b.ls	406ac4 <ferror@plt+0x5184>  // b.plast
  40684c:	ldr	w1, [sp, #124]
  406850:	mov	w21, #0x0                   	// #0
  406854:	cbz	w1, 4063e8 <ferror@plt+0x4aa8>
  406858:	cbnz	w5, 4063fc <ferror@plt+0x4abc>
  40685c:	b	4064fc <ferror@plt+0x4bbc>
  406860:	cbnz	w0, 407044 <ferror@plt+0x5704>
  406864:	ldr	w0, [sp, #184]
  406868:	mov	w5, #0x1                   	// #1
  40686c:	mov	w7, #0x0                   	// #0
  406870:	mov	w11, #0x0                   	// #0
  406874:	and	w1, w0, w5
  406878:	mov	w25, #0x0                   	// #0
  40687c:	and	w0, w0, #0x4
  406880:	mov	w10, #0x0                   	// #0
  406884:	mov	x12, #0x0                   	// #0
  406888:	mov	x19, #0x0                   	// #0
  40688c:	stp	wzr, w5, [sp, #120]
  406890:	str	wzr, [sp, #144]
  406894:	str	xzr, [sp, #168]
  406898:	str	wzr, [sp, #188]
  40689c:	str	xzr, [sp, #192]
  4068a0:	stp	wzr, w1, [sp, #208]
  4068a4:	str	w0, [sp, #216]
  4068a8:	b	405fa0 <ferror@plt+0x4660>
  4068ac:	cmp	w0, #0x5
  4068b0:	b.ne	406914 <ferror@plt+0x4fd4>  // b.any
  4068b4:	ldr	w0, [sp, #184]
  4068b8:	and	w1, w0, #0x1
  4068bc:	and	w0, w0, #0x4
  4068c0:	stp	w1, w0, [sp, #212]
  4068c4:	cbnz	w20, 406dbc <ferror@plt+0x547c>
  4068c8:	cbz	x23, 406cd8 <ferror@plt+0x5398>
  4068cc:	mov	w11, #0x1                   	// #1
  4068d0:	mov	w0, #0x22                  	// #34
  4068d4:	mov	x12, #0x1                   	// #1
  4068d8:	adrp	x1, 40b000 <ferror@plt+0x96c0>
  4068dc:	mov	w5, w11
  4068e0:	add	x1, x1, #0xf28
  4068e4:	mov	x19, x12
  4068e8:	mov	w7, #0x0                   	// #0
  4068ec:	mov	w25, #0x0                   	// #0
  4068f0:	mov	w10, #0x0                   	// #0
  4068f4:	strb	w0, [x28]
  4068f8:	stp	w11, wzr, [sp, #120]
  4068fc:	str	wzr, [sp, #144]
  406900:	str	x1, [sp, #168]
  406904:	str	wzr, [sp, #188]
  406908:	str	xzr, [sp, #192]
  40690c:	str	wzr, [sp, #208]
  406910:	b	405fa0 <ferror@plt+0x4660>
  406914:	cmp	w0, #0x6
  406918:	b.ne	407044 <ferror@plt+0x5704>  // b.any
  40691c:	mov	w0, #0x1                   	// #1
  406920:	mov	w1, w0
  406924:	adrp	x0, 40b000 <ferror@plt+0x96c0>
  406928:	add	x0, x0, #0xf28
  40692c:	str	x0, [sp, #168]
  406930:	mov	w11, w1
  406934:	ldr	w0, [sp, #184]
  406938:	mov	w5, w1
  40693c:	mov	w10, w1
  406940:	stp	w1, wzr, [sp, #120]
  406944:	str	w1, [sp, #208]
  406948:	and	w1, w0, w1
  40694c:	and	w0, w0, #0x4
  406950:	mov	w7, #0x0                   	// #0
  406954:	mov	w25, #0x0                   	// #0
  406958:	mov	x12, #0x1                   	// #1
  40695c:	mov	x19, #0x0                   	// #0
  406960:	str	wzr, [sp, #144]
  406964:	str	wzr, [sp, #188]
  406968:	str	xzr, [sp, #192]
  40696c:	stp	w1, w0, [sp, #212]
  406970:	mov	w0, #0x5                   	// #5
  406974:	str	w0, [sp, #116]
  406978:	b	405fa0 <ferror@plt+0x4660>
  40697c:	mov	x1, x19
  406980:	cmp	x23, x19
  406984:	b.ls	406814 <ferror@plt+0x4ed4>  // b.plast
  406988:	mov	w0, w25
  40698c:	mov	w25, w0
  406990:	mov	w0, #0x5c                  	// #92
  406994:	strb	w0, [x28, x1]
  406998:	b	406814 <ferror@plt+0x4ed4>
  40699c:	mov	w5, #0x0                   	// #0
  4069a0:	cmp	x24, #0x1
  4069a4:	cset	w0, ne  // ne = any
  4069a8:	cmn	x24, #0x1
  4069ac:	b.eq	4069c0 <ferror@plt+0x5080>  // b.none
  4069b0:	cbnz	w0, 4067a8 <ferror@plt+0x4e68>
  4069b4:	cbz	x20, 40668c <ferror@plt+0x4d4c>
  4069b8:	mov	w21, #0x0                   	// #0
  4069bc:	b	406664 <ferror@plt+0x4d24>
  4069c0:	ldrb	w0, [x27, #1]
  4069c4:	cmp	w0, #0x0
  4069c8:	cset	w0, ne  // ne = any
  4069cc:	cbnz	w0, 4067a8 <ferror@plt+0x4e68>
  4069d0:	b	4069b4 <ferror@plt+0x5074>
  4069d4:	mov	w5, #0x0                   	// #0
  4069d8:	cbnz	x20, 4069b8 <ferror@plt+0x5078>
  4069dc:	b	40668c <ferror@plt+0x4d4c>
  4069e0:	cbnz	w10, 40669c <ferror@plt+0x4d5c>
  4069e4:	mov	w5, #0x0                   	// #0
  4069e8:	mov	w0, w25
  4069ec:	mov	w21, #0x0                   	// #0
  4069f0:	mov	w22, #0x3f                  	// #63
  4069f4:	cbnz	w5, 4063fc <ferror@plt+0x4abc>
  4069f8:	b	4064fc <ferror@plt+0x4bbc>
  4069fc:	cmp	x0, #0x1
  406a00:	b.eq	406110 <ferror@plt+0x47d0>  // b.none
  406a04:	add	x2, x25, #0x1
  406a08:	add	x0, x27, x0
  406a0c:	add	x2, x27, x2
  406a10:	add	x9, x0, x25
  406a14:	b	406a24 <ferror@plt+0x50e4>
  406a18:	add	x2, x2, #0x1
  406a1c:	cmp	x9, x2
  406a20:	b.eq	406110 <ferror@plt+0x47d0>  // b.none
  406a24:	ldrb	w0, [x2]
  406a28:	sub	w0, w0, #0x5b
  406a2c:	and	w0, w0, #0xff
  406a30:	cmp	w0, #0x21
  406a34:	b.hi	406a18 <ferror@plt+0x50d8>  // b.pmore
  406a38:	lsl	x0, x6, x0
  406a3c:	tst	x0, x13
  406a40:	b.eq	406a18 <ferror@plt+0x50d8>  // b.none
  406a44:	b	406694 <ferror@plt+0x4d54>
  406a48:	add	x19, x19, #0x4
  406a4c:	mov	w25, w0
  406a50:	mov	w0, #0x0                   	// #0
  406a54:	mov	w21, #0x0                   	// #0
  406a58:	mov	w22, #0x30                  	// #48
  406a5c:	cbnz	w5, 4063fc <ferror@plt+0x4abc>
  406a60:	b	4064fc <ferror@plt+0x4bbc>
  406a64:	ldr	w1, [sp, #124]
  406a68:	mov	w0, #0x0                   	// #0
  406a6c:	mov	w22, #0x30                  	// #48
  406a70:	mov	w21, #0x0                   	// #0
  406a74:	cbz	w1, 4063e8 <ferror@plt+0x4aa8>
  406a78:	b	406858 <ferror@plt+0x4f18>
  406a7c:	str	w7, [sp, #120]
  406a80:	b	40669c <ferror@plt+0x4d5c>
  406a84:	mov	w5, w11
  406a88:	mov	w21, #0x0                   	// #0
  406a8c:	b	406664 <ferror@plt+0x4d24>
  406a90:	mov	w1, w19
  406a94:	adrp	x0, 40b000 <ferror@plt+0x96c0>
  406a98:	add	x0, x0, #0xf58
  406a9c:	str	w10, [sp, #120]
  406aa0:	bl	405d40 <ferror@plt+0x4400>
  406aa4:	str	x0, [sp, #200]
  406aa8:	adrp	x1, 40b000 <ferror@plt+0x96c0>
  406aac:	add	x0, x1, #0xf50
  406ab0:	mov	w1, w19
  406ab4:	bl	405d40 <ferror@plt+0x4400>
  406ab8:	ldr	w10, [sp, #120]
  406abc:	str	x0, [sp, #256]
  406ac0:	b	405f3c <ferror@plt+0x45fc>
  406ac4:	cmp	x23, x19
  406ac8:	b.ls	406ad0 <ferror@plt+0x5190>  // b.plast
  406acc:	strb	w22, [x28, x19]
  406ad0:	add	x0, x1, #0x2
  406ad4:	cmp	x23, x0
  406ad8:	b.ls	406ae4 <ferror@plt+0x51a4>  // b.plast
  406adc:	mov	w2, #0x30                  	// #48
  406ae0:	strb	w2, [x28, x0]
  406ae4:	add	x19, x1, #0x3
  406ae8:	mov	w0, #0x0                   	// #0
  406aec:	mov	w22, #0x30                  	// #48
  406af0:	b	40684c <ferror@plt+0x4f0c>
  406af4:	mov	w5, #0x0                   	// #0
  406af8:	ldr	w0, [sp, #116]
  406afc:	cmp	w0, #0x2
  406b00:	b.eq	406b80 <ferror@plt+0x5240>  // b.none
  406b04:	ldr	w1, [sp, #208]
  406b08:	mov	w22, #0x5c                  	// #92
  406b0c:	mov	w0, w22
  406b10:	cbz	w1, 406728 <ferror@plt+0x4de8>
  406b14:	add	x20, x20, #0x1
  406b18:	mov	w0, w25
  406b1c:	mov	w21, #0x0                   	// #0
  406b20:	b	406500 <ferror@plt+0x4bc0>
  406b24:	mov	w5, #0x0                   	// #0
  406b28:	mov	w0, #0x76                  	// #118
  406b2c:	b	406728 <ferror@plt+0x4de8>
  406b30:	mov	w21, w11
  406b34:	mov	w5, #0x0                   	// #0
  406b38:	b	40668c <ferror@plt+0x4d4c>
  406b3c:	mov	w5, #0x0                   	// #0
  406b40:	mov	w0, #0x72                  	// #114
  406b44:	b	406720 <ferror@plt+0x4de0>
  406b48:	mov	w5, #0x0                   	// #0
  406b4c:	mov	w0, #0x6e                  	// #110
  406b50:	b	406720 <ferror@plt+0x4de0>
  406b54:	mov	w5, #0x0                   	// #0
  406b58:	mov	w0, #0x61                  	// #97
  406b5c:	b	406728 <ferror@plt+0x4de8>
  406b60:	mov	w5, #0x0                   	// #0
  406b64:	mov	w22, #0xa                   	// #10
  406b68:	mov	w0, #0x6e                  	// #110
  406b6c:	b	406728 <ferror@plt+0x4de8>
  406b70:	mov	w5, #0x0                   	// #0
  406b74:	mov	w22, #0xd                   	// #13
  406b78:	mov	w0, #0x72                  	// #114
  406b7c:	b	406728 <ferror@plt+0x4de8>
  406b80:	cbnz	w10, 40669c <ferror@plt+0x4d5c>
  406b84:	add	x20, x20, #0x1
  406b88:	mov	w0, w25
  406b8c:	mov	w21, #0x0                   	// #0
  406b90:	mov	w22, #0x5c                  	// #92
  406b94:	b	406500 <ferror@plt+0x4bc0>
  406b98:	ldr	w0, [sp, #184]
  406b9c:	and	w1, w0, #0x1
  406ba0:	and	w0, w0, #0x4
  406ba4:	stp	w1, w0, [sp, #212]
  406ba8:	cbnz	w20, 406c54 <ferror@plt+0x5314>
  406bac:	mov	w0, #0x1                   	// #1
  406bb0:	str	w0, [sp, #120]
  406bb4:	cbnz	x23, 40702c <ferror@plt+0x56ec>
  406bb8:	mov	w0, #0x1                   	// #1
  406bbc:	mov	w5, w0
  406bc0:	mov	w7, w0
  406bc4:	adrp	x0, 40b000 <ferror@plt+0x96c0>
  406bc8:	add	x0, x0, #0xf50
  406bcc:	mov	x12, #0x1                   	// #1
  406bd0:	mov	w11, #0x0                   	// #0
  406bd4:	mov	x19, x12
  406bd8:	mov	w25, #0x0                   	// #0
  406bdc:	mov	w10, #0x0                   	// #0
  406be0:	str	w5, [sp, #124]
  406be4:	str	wzr, [sp, #144]
  406be8:	str	x0, [sp, #168]
  406bec:	mov	w0, #0x2                   	// #2
  406bf0:	str	w0, [sp, #116]
  406bf4:	str	wzr, [sp, #188]
  406bf8:	str	xzr, [sp, #192]
  406bfc:	str	wzr, [sp, #208]
  406c00:	b	405fa0 <ferror@plt+0x4660>
  406c04:	ldr	w0, [sp, #184]
  406c08:	mov	w11, #0x1                   	// #1
  406c0c:	mov	w7, #0x0                   	// #0
  406c10:	mov	w5, w11
  406c14:	and	w1, w0, w11
  406c18:	mov	w25, #0x0                   	// #0
  406c1c:	and	w0, w0, #0x4
  406c20:	mov	w10, #0x0                   	// #0
  406c24:	mov	x12, #0x0                   	// #0
  406c28:	mov	x19, #0x0                   	// #0
  406c2c:	stp	w11, wzr, [sp, #120]
  406c30:	str	wzr, [sp, #144]
  406c34:	str	xzr, [sp, #168]
  406c38:	str	wzr, [sp, #188]
  406c3c:	str	xzr, [sp, #192]
  406c40:	stp	wzr, w1, [sp, #208]
  406c44:	str	w0, [sp, #216]
  406c48:	b	405fa0 <ferror@plt+0x4660>
  406c4c:	mov	w5, #0x0                   	// #0
  406c50:	b	40622c <ferror@plt+0x48ec>
  406c54:	mov	w1, #0x1                   	// #1
  406c58:	mov	w10, w1
  406c5c:	mov	w7, w1
  406c60:	mov	w5, w1
  406c64:	adrp	x0, 40b000 <ferror@plt+0x96c0>
  406c68:	add	x0, x0, #0xf50
  406c6c:	str	w1, [sp, #124]
  406c70:	str	w1, [sp, #144]
  406c74:	str	x0, [sp, #168]
  406c78:	mov	w0, #0x2                   	// #2
  406c7c:	mov	w11, #0x0                   	// #0
  406c80:	mov	w25, #0x0                   	// #0
  406c84:	mov	x12, #0x1                   	// #1
  406c88:	mov	x19, #0x0                   	// #0
  406c8c:	stp	w0, wzr, [sp, #116]
  406c90:	str	wzr, [sp, #188]
  406c94:	str	xzr, [sp, #192]
  406c98:	str	wzr, [sp, #208]
  406c9c:	b	405fa0 <ferror@plt+0x4660>
  406ca0:	ldr	w1, [sp, #184]
  406ca4:	mov	w10, w0
  406ca8:	mov	w7, w0
  406cac:	mov	w5, w0
  406cb0:	str	w0, [sp, #124]
  406cb4:	and	w2, w1, #0x1
  406cb8:	str	w0, [sp, #144]
  406cbc:	adrp	x0, 40b000 <ferror@plt+0x96c0>
  406cc0:	add	x0, x0, #0xf50
  406cc4:	str	x0, [sp, #168]
  406cc8:	and	w0, w1, #0x4
  406ccc:	str	w2, [sp, #212]
  406cd0:	str	w0, [sp, #216]
  406cd4:	b	406c78 <ferror@plt+0x5338>
  406cd8:	mov	w11, #0x1                   	// #1
  406cdc:	mov	x12, #0x1                   	// #1
  406ce0:	adrp	x0, 40b000 <ferror@plt+0x96c0>
  406ce4:	mov	w5, w11
  406ce8:	add	x0, x0, #0xf28
  406cec:	mov	x19, x12
  406cf0:	mov	w7, #0x0                   	// #0
  406cf4:	mov	w25, #0x0                   	// #0
  406cf8:	mov	w10, #0x0                   	// #0
  406cfc:	stp	w11, wzr, [sp, #120]
  406d00:	str	wzr, [sp, #144]
  406d04:	str	x0, [sp, #168]
  406d08:	str	wzr, [sp, #188]
  406d0c:	str	xzr, [sp, #192]
  406d10:	str	wzr, [sp, #208]
  406d14:	b	405fa0 <ferror@plt+0x4660>
  406d18:	ldr	w0, [sp, #184]
  406d1c:	and	w1, w0, #0x1
  406d20:	and	w0, w0, #0x4
  406d24:	stp	w1, w0, [sp, #212]
  406d28:	cbnz	w20, 406fe8 <ferror@plt+0x56a8>
  406d2c:	str	wzr, [sp, #120]
  406d30:	b	406bb4 <ferror@plt+0x5274>
  406d34:	ldrb	w2, [x27, x6]
  406d38:	cmp	w2, #0x3e
  406d3c:	b.hi	4067a8 <ferror@plt+0x4e68>  // b.pmore
  406d40:	mov	x1, #0x1                   	// #1
  406d44:	mov	x0, #0xa38200000000        	// #179778741075968
  406d48:	movk	x0, #0x7000, lsl #48
  406d4c:	lsl	x1, x1, x2
  406d50:	mov	w21, #0x0                   	// #0
  406d54:	tst	x1, x0
  406d58:	b.eq	406664 <ferror@plt+0x4d24>  // b.none
  406d5c:	cbnz	w10, 406564 <ferror@plt+0x4c24>
  406d60:	cmp	x23, x19
  406d64:	b.ls	406d6c <ferror@plt+0x542c>  // b.plast
  406d68:	strb	w22, [x28, x19]
  406d6c:	add	x0, x19, #0x1
  406d70:	cmp	x23, x0
  406d74:	b.ls	406d80 <ferror@plt+0x5440>  // b.plast
  406d78:	mov	w1, #0x22                  	// #34
  406d7c:	strb	w1, [x28, x0]
  406d80:	add	x0, x19, #0x2
  406d84:	cmp	x23, x0
  406d88:	b.ls	406d94 <ferror@plt+0x5454>  // b.plast
  406d8c:	mov	w1, #0x22                  	// #34
  406d90:	strb	w1, [x28, x0]
  406d94:	add	x0, x19, #0x3
  406d98:	cmp	x23, x0
  406d9c:	b.ls	406da8 <ferror@plt+0x5468>  // b.plast
  406da0:	mov	w1, #0x3f                  	// #63
  406da4:	strb	w1, [x28, x0]
  406da8:	add	x19, x19, #0x4
  406dac:	mov	w22, w2
  406db0:	mov	x20, x6
  406db4:	mov	w0, w25
  406db8:	b	40684c <ferror@plt+0x4f0c>
  406dbc:	mov	w0, #0x1                   	// #1
  406dc0:	mov	w1, w0
  406dc4:	mov	w11, w1
  406dc8:	adrp	x0, 40b000 <ferror@plt+0x96c0>
  406dcc:	mov	w5, w1
  406dd0:	add	x0, x0, #0xf28
  406dd4:	mov	w10, w1
  406dd8:	mov	w7, #0x0                   	// #0
  406ddc:	mov	w25, #0x0                   	// #0
  406de0:	mov	x12, #0x1                   	// #1
  406de4:	mov	x19, #0x0                   	// #0
  406de8:	stp	w1, wzr, [sp, #120]
  406dec:	str	wzr, [sp, #144]
  406df0:	str	x0, [sp, #168]
  406df4:	str	wzr, [sp, #188]
  406df8:	str	xzr, [sp, #192]
  406dfc:	str	w1, [sp, #208]
  406e00:	b	405fa0 <ferror@plt+0x4660>
  406e04:	mov	w5, w11
  406e08:	cbnz	x20, 4069b8 <ferror@plt+0x5078>
  406e0c:	b	40668c <ferror@plt+0x4d4c>
  406e10:	mov	w5, w11
  406e14:	b	4069a0 <ferror@plt+0x5060>
  406e18:	mov	w5, w11
  406e1c:	b	406b74 <ferror@plt+0x5234>
  406e20:	mov	w5, w11
  406e24:	mov	w0, #0x76                  	// #118
  406e28:	b	406728 <ferror@plt+0x4de8>
  406e2c:	mov	w5, w11
  406e30:	b	406af8 <ferror@plt+0x51b8>
  406e34:	ldr	w0, [sp, #116]
  406e38:	mov	w5, w11
  406e3c:	cmp	w0, #0x2
  406e40:	b.ne	4066c4 <ferror@plt+0x4d84>  // b.any
  406e44:	b	4069e8 <ferror@plt+0x50a8>
  406e48:	mov	w5, w11
  406e4c:	mov	w21, w11
  406e50:	b	40668c <ferror@plt+0x4d4c>
  406e54:	mov	w5, w11
  406e58:	b	406b64 <ferror@plt+0x5224>
  406e5c:	mov	w5, w11
  406e60:	mov	w0, #0x74                  	// #116
  406e64:	b	406720 <ferror@plt+0x4de0>
  406e68:	mov	w5, w11
  406e6c:	b	4067b8 <ferror@plt+0x4e78>
  406e70:	ldr	w0, [sp, #116]
  406e74:	mov	w5, w11
  406e78:	cmp	w0, #0x2
  406e7c:	b.ne	40670c <ferror@plt+0x4dcc>  // b.any
  406e80:	b	406488 <ferror@plt+0x4b48>
  406e84:	ldr	x0, [sp, #200]
  406e88:	ldrb	w0, [x0]
  406e8c:	cbz	w0, 405f44 <ferror@plt+0x4604>
  406e90:	cmp	x23, x19
  406e94:	b.ls	406eb4 <ferror@plt+0x5574>  // b.plast
  406e98:	strb	w0, [x28, x19]
  406e9c:	add	x19, x19, #0x1
  406ea0:	ldr	x0, [sp, #200]
  406ea4:	ldrb	w0, [x0, x19]
  406ea8:	cbz	w0, 405f44 <ferror@plt+0x4604>
  406eac:	cmp	x23, x19
  406eb0:	b.hi	406e98 <ferror@plt+0x5558>  // b.pmore
  406eb4:	ldr	x0, [sp, #200]
  406eb8:	add	x19, x19, #0x1
  406ebc:	ldrb	w0, [x0, x19]
  406ec0:	cbnz	w0, 406e90 <ferror@plt+0x5550>
  406ec4:	b	405f44 <ferror@plt+0x4604>
  406ec8:	mov	x8, x21
  406ecc:	ldr	w1, [sp, #120]
  406ed0:	ldr	w10, [sp, #136]
  406ed4:	mov	w21, #0x0                   	// #0
  406ed8:	ldp	w25, w5, [sp, #148]
  406edc:	ldp	w7, w11, [sp, #156]
  406ee0:	ldr	w22, [sp, #220]
  406ee4:	ldr	x12, [sp, #128]
  406ee8:	ldp	x19, x4, [sp, #224]
  406eec:	b	406160 <ferror@plt+0x4820>
  406ef0:	ldr	w5, [sp, #124]
  406ef4:	mov	w0, w25
  406ef8:	mov	w21, w5
  406efc:	b	40667c <ferror@plt+0x4d3c>
  406f00:	mov	x9, x25
  406f04:	cmp	x25, x24
  406f08:	ldr	w10, [sp, #136]
  406f0c:	mov	x8, x21
  406f10:	ldp	w25, w5, [sp, #148]
  406f14:	ldp	w7, w11, [sp, #156]
  406f18:	ldr	w22, [sp, #220]
  406f1c:	ldr	x12, [sp, #128]
  406f20:	ldp	x19, x4, [sp, #224]
  406f24:	b.cc	406f3c <ferror@plt+0x55fc>  // b.lo, b.ul, b.last
  406f28:	b	406f44 <ferror@plt+0x5604>
  406f2c:	add	x8, x8, #0x1
  406f30:	add	x9, x20, x8
  406f34:	cmp	x24, x9
  406f38:	b.ls	406f44 <ferror@plt+0x5604>  // b.plast
  406f3c:	ldrb	w0, [x27, x9]
  406f40:	cbnz	w0, 406f2c <ferror@plt+0x55ec>
  406f44:	ldr	w1, [sp, #120]
  406f48:	mov	w21, #0x0                   	// #0
  406f4c:	b	406160 <ferror@plt+0x4820>
  406f50:	mov	w7, w10
  406f54:	ldr	x0, [sp, #168]
  406f58:	cmp	x0, #0x0
  406f5c:	ccmp	w7, #0x0, #0x4, ne  // ne = any
  406f60:	b.eq	406f88 <ferror@plt+0x5648>  // b.none
  406f64:	ldrb	w1, [x0]
  406f68:	cbz	w1, 406f88 <ferror@plt+0x5648>
  406f6c:	sub	x0, x0, x19
  406f70:	cmp	x23, x19
  406f74:	b.ls	406f98 <ferror@plt+0x5658>  // b.plast
  406f78:	strb	w1, [x28, x19]
  406f7c:	add	x19, x19, #0x1
  406f80:	ldrb	w1, [x0, x19]
  406f84:	cbnz	w1, 406f70 <ferror@plt+0x5630>
  406f88:	cmp	x23, x19
  406f8c:	b.ls	406598 <ferror@plt+0x4c58>  // b.plast
  406f90:	strb	wzr, [x28, x19]
  406f94:	b	406598 <ferror@plt+0x4c58>
  406f98:	add	x19, x19, #0x1
  406f9c:	ldrb	w1, [x0, x19]
  406fa0:	cbnz	w1, 406f70 <ferror@plt+0x5630>
  406fa4:	b	406f88 <ferror@plt+0x5648>
  406fa8:	ldr	w7, [sp, #188]
  406fac:	b	406f54 <ferror@plt+0x5614>
  406fb0:	ldp	x1, x7, [sp, #192]
  406fb4:	mov	x6, x4
  406fb8:	ldr	w5, [sp, #184]
  406fbc:	mov	x3, x24
  406fc0:	ldr	x0, [sp, #256]
  406fc4:	str	x0, [sp]
  406fc8:	mov	x2, x27
  406fcc:	mov	x0, x28
  406fd0:	mov	w4, #0x5                   	// #5
  406fd4:	bl	405ea8 <ferror@plt+0x4568>
  406fd8:	mov	x19, x0
  406fdc:	b	406598 <ferror@plt+0x4c58>
  406fe0:	ldr	x23, [sp, #192]
  406fe4:	b	4064dc <ferror@plt+0x4b9c>
  406fe8:	mov	w1, #0x1                   	// #1
  406fec:	adrp	x0, 40b000 <ferror@plt+0x96c0>
  406ff0:	mov	w10, w1
  406ff4:	add	x0, x0, #0xf50
  406ff8:	mov	w7, w1
  406ffc:	mov	w5, w1
  407000:	mov	w11, #0x0                   	// #0
  407004:	mov	w25, #0x0                   	// #0
  407008:	mov	x12, #0x1                   	// #1
  40700c:	mov	x19, #0x0                   	// #0
  407010:	stp	wzr, w1, [sp, #120]
  407014:	str	w1, [sp, #144]
  407018:	str	x0, [sp, #168]
  40701c:	str	wzr, [sp, #188]
  407020:	str	xzr, [sp, #192]
  407024:	str	wzr, [sp, #208]
  407028:	b	405fa0 <ferror@plt+0x4660>
  40702c:	mov	w25, #0x0                   	// #0
  407030:	mov	w0, #0x0                   	// #0
  407034:	mov	w5, #0x1                   	// #1
  407038:	mov	x1, #0x0                   	// #0
  40703c:	str	x23, [sp, #192]
  407040:	b	40636c <ferror@plt+0x4a2c>
  407044:	bl	401780 <abort@plt>
  407048:	sub	sp, sp, #0x80
  40704c:	stp	x29, x30, [sp, #16]
  407050:	add	x29, sp, #0x10
  407054:	stp	x19, x20, [sp, #32]
  407058:	mov	w19, w0
  40705c:	mov	x20, x3
  407060:	stp	x21, x22, [sp, #48]
  407064:	stp	x23, x24, [sp, #64]
  407068:	mov	x23, x1
  40706c:	mov	x24, x2
  407070:	stp	x25, x26, [sp, #80]
  407074:	stp	x27, x28, [sp, #96]
  407078:	bl	401910 <__errno_location@plt>
  40707c:	mov	x22, x0
  407080:	ldr	w0, [x0]
  407084:	adrp	x27, 41f000 <ferror@plt+0x1d6c0>
  407088:	str	w0, [sp, #116]
  40708c:	ldr	x21, [x27, #536]
  407090:	tbnz	w19, #31, 4071e8 <ferror@plt+0x58a8>
  407094:	add	x26, x27, #0x218
  407098:	ldr	w0, [x26, #8]
  40709c:	cmp	w0, w19
  4070a0:	b.gt	4070f0 <ferror@plt+0x57b0>
  4070a4:	mov	w0, #0x7fffffff            	// #2147483647
  4070a8:	cmp	w19, w0
  4070ac:	b.eq	4071e4 <ferror@plt+0x58a4>  // b.none
  4070b0:	add	w28, w19, #0x1
  4070b4:	add	x0, x26, #0x10
  4070b8:	cmp	x21, x0
  4070bc:	sbfiz	x1, x28, #4, #32
  4070c0:	b.eq	4071c8 <ferror@plt+0x5888>  // b.none
  4070c4:	mov	x0, x21
  4070c8:	bl	409aa0 <ferror@plt+0x8160>
  4070cc:	mov	x21, x0
  4070d0:	str	x0, [x27, #536]
  4070d4:	ldr	w0, [x26, #8]
  4070d8:	mov	w1, #0x0                   	// #0
  4070dc:	sub	w2, w28, w0
  4070e0:	add	x0, x21, w0, sxtw #4
  4070e4:	sbfiz	x2, x2, #4, #32
  4070e8:	bl	401700 <memset@plt>
  4070ec:	str	w28, [x26, #8]
  4070f0:	sbfiz	x19, x19, #4, #32
  4070f4:	add	x26, x20, #0x8
  4070f8:	add	x0, x21, x19
  4070fc:	str	x0, [sp, #120]
  407100:	ldp	w4, w5, [x20]
  407104:	mov	x6, x26
  407108:	ldr	x7, [x20, #40]
  40710c:	orr	w25, w5, #0x1
  407110:	ldr	x27, [x21, x19]
  407114:	mov	x3, x24
  407118:	ldr	x28, [x0, #8]
  40711c:	mov	x1, x27
  407120:	ldr	x0, [x20, #48]
  407124:	str	x0, [sp]
  407128:	mov	x2, x23
  40712c:	mov	w5, w25
  407130:	mov	x0, x28
  407134:	bl	405ea8 <ferror@plt+0x4568>
  407138:	cmp	x27, x0
  40713c:	b.hi	40719c <ferror@plt+0x585c>  // b.pmore
  407140:	add	x27, x0, #0x1
  407144:	str	x27, [x21, x19]
  407148:	adrp	x0, 41f000 <ferror@plt+0x1d6c0>
  40714c:	add	x0, x0, #0x300
  407150:	cmp	x28, x0
  407154:	b.eq	407160 <ferror@plt+0x5820>  // b.none
  407158:	mov	x0, x28
  40715c:	bl	401850 <free@plt>
  407160:	mov	x0, x27
  407164:	bl	409a70 <ferror@plt+0x8130>
  407168:	ldr	x1, [sp, #120]
  40716c:	mov	x28, x0
  407170:	ldr	w4, [x20]
  407174:	mov	x6, x26
  407178:	ldr	x7, [x20, #40]
  40717c:	str	x0, [x1, #8]
  407180:	ldr	x1, [x20, #48]
  407184:	str	x1, [sp]
  407188:	mov	w5, w25
  40718c:	mov	x3, x24
  407190:	mov	x2, x23
  407194:	mov	x1, x27
  407198:	bl	405ea8 <ferror@plt+0x4568>
  40719c:	ldr	w0, [sp, #116]
  4071a0:	ldp	x29, x30, [sp, #16]
  4071a4:	ldp	x19, x20, [sp, #32]
  4071a8:	ldp	x23, x24, [sp, #64]
  4071ac:	ldp	x25, x26, [sp, #80]
  4071b0:	str	w0, [x22]
  4071b4:	mov	x0, x28
  4071b8:	ldp	x21, x22, [sp, #48]
  4071bc:	ldp	x27, x28, [sp, #96]
  4071c0:	add	sp, sp, #0x80
  4071c4:	ret
  4071c8:	mov	x0, #0x0                   	// #0
  4071cc:	bl	409aa0 <ferror@plt+0x8160>
  4071d0:	mov	x21, x0
  4071d4:	str	x0, [x27, #536]
  4071d8:	ldp	x0, x1, [x26, #16]
  4071dc:	stp	x0, x1, [x21]
  4071e0:	b	4070d4 <ferror@plt+0x5794>
  4071e4:	bl	409c38 <ferror@plt+0x82f8>
  4071e8:	bl	401780 <abort@plt>
  4071ec:	nop
  4071f0:	stp	x29, x30, [sp, #-48]!
  4071f4:	mov	x29, sp
  4071f8:	stp	x19, x20, [sp, #16]
  4071fc:	mov	x20, x0
  407200:	str	x21, [sp, #32]
  407204:	bl	401910 <__errno_location@plt>
  407208:	adrp	x2, 41f000 <ferror@plt+0x1d6c0>
  40720c:	mov	x19, x0
  407210:	add	x2, x2, #0x300
  407214:	cmp	x20, #0x0
  407218:	add	x2, x2, #0x100
  40721c:	mov	x1, #0x38                  	// #56
  407220:	ldr	w21, [x19]
  407224:	csel	x0, x2, x20, eq  // eq = none
  407228:	bl	409bb8 <ferror@plt+0x8278>
  40722c:	str	w21, [x19]
  407230:	ldp	x19, x20, [sp, #16]
  407234:	ldr	x21, [sp, #32]
  407238:	ldp	x29, x30, [sp], #48
  40723c:	ret
  407240:	adrp	x1, 41f000 <ferror@plt+0x1d6c0>
  407244:	add	x1, x1, #0x300
  407248:	cmp	x0, #0x0
  40724c:	add	x1, x1, #0x100
  407250:	csel	x0, x1, x0, eq  // eq = none
  407254:	ldr	w0, [x0]
  407258:	ret
  40725c:	nop
  407260:	adrp	x2, 41f000 <ferror@plt+0x1d6c0>
  407264:	add	x2, x2, #0x300
  407268:	cmp	x0, #0x0
  40726c:	add	x2, x2, #0x100
  407270:	csel	x0, x2, x0, eq  // eq = none
  407274:	str	w1, [x0]
  407278:	ret
  40727c:	nop
  407280:	adrp	x3, 41f000 <ferror@plt+0x1d6c0>
  407284:	add	x3, x3, #0x300
  407288:	cmp	x0, #0x0
  40728c:	add	x3, x3, #0x100
  407290:	csel	x0, x3, x0, eq  // eq = none
  407294:	ubfx	x4, x1, #5, #3
  407298:	add	x3, x0, #0x8
  40729c:	and	w1, w1, #0x1f
  4072a0:	ldr	w5, [x3, x4, lsl #2]
  4072a4:	lsr	w0, w5, w1
  4072a8:	eor	w2, w0, w2
  4072ac:	and	w2, w2, #0x1
  4072b0:	and	w0, w0, #0x1
  4072b4:	lsl	w2, w2, w1
  4072b8:	eor	w2, w2, w5
  4072bc:	str	w2, [x3, x4, lsl #2]
  4072c0:	ret
  4072c4:	nop
  4072c8:	adrp	x3, 41f000 <ferror@plt+0x1d6c0>
  4072cc:	add	x3, x3, #0x300
  4072d0:	cmp	x0, #0x0
  4072d4:	add	x3, x3, #0x100
  4072d8:	csel	x2, x3, x0, eq  // eq = none
  4072dc:	ldr	w0, [x2, #4]
  4072e0:	str	w1, [x2, #4]
  4072e4:	ret
  4072e8:	adrp	x3, 41f000 <ferror@plt+0x1d6c0>
  4072ec:	add	x3, x3, #0x300
  4072f0:	cmp	x0, #0x0
  4072f4:	add	x3, x3, #0x100
  4072f8:	csel	x0, x3, x0, eq  // eq = none
  4072fc:	mov	w3, #0xa                   	// #10
  407300:	cmp	x1, #0x0
  407304:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  407308:	str	w3, [x0]
  40730c:	b.eq	407318 <ferror@plt+0x59d8>  // b.none
  407310:	stp	x1, x2, [x0, #40]
  407314:	ret
  407318:	stp	x29, x30, [sp, #-16]!
  40731c:	mov	x29, sp
  407320:	bl	401780 <abort@plt>
  407324:	nop
  407328:	sub	sp, sp, #0x50
  40732c:	adrp	x5, 41f000 <ferror@plt+0x1d6c0>
  407330:	stp	x29, x30, [sp, #16]
  407334:	add	x29, sp, #0x10
  407338:	stp	x19, x20, [sp, #32]
  40733c:	mov	x19, x4
  407340:	add	x4, x5, #0x300
  407344:	cmp	x19, #0x0
  407348:	add	x4, x4, #0x100
  40734c:	csel	x19, x4, x19, eq  // eq = none
  407350:	mov	x20, x3
  407354:	stp	x21, x22, [sp, #48]
  407358:	mov	x21, x0
  40735c:	mov	x22, x1
  407360:	str	x23, [sp, #64]
  407364:	mov	x23, x2
  407368:	bl	401910 <__errno_location@plt>
  40736c:	ldp	x7, x8, [x19, #40]
  407370:	mov	x3, x20
  407374:	mov	x20, x0
  407378:	mov	x0, x21
  40737c:	ldp	w4, w5, [x19]
  407380:	mov	x2, x23
  407384:	ldr	w21, [x20]
  407388:	mov	x1, x22
  40738c:	str	x8, [sp]
  407390:	add	x6, x19, #0x8
  407394:	bl	405ea8 <ferror@plt+0x4568>
  407398:	ldp	x29, x30, [sp, #16]
  40739c:	ldr	x23, [sp, #64]
  4073a0:	str	w21, [x20]
  4073a4:	ldp	x19, x20, [sp, #32]
  4073a8:	ldp	x21, x22, [sp, #48]
  4073ac:	add	sp, sp, #0x50
  4073b0:	ret
  4073b4:	nop
  4073b8:	sub	sp, sp, #0x60
  4073bc:	adrp	x4, 41f000 <ferror@plt+0x1d6c0>
  4073c0:	add	x4, x4, #0x300
  4073c4:	cmp	x2, #0x0
  4073c8:	add	x4, x4, #0x100
  4073cc:	stp	x29, x30, [sp, #16]
  4073d0:	add	x29, sp, #0x10
  4073d4:	stp	x19, x20, [sp, #32]
  4073d8:	csel	x19, x4, x2, eq  // eq = none
  4073dc:	stp	x21, x22, [sp, #48]
  4073e0:	mov	x22, x0
  4073e4:	stp	x23, x24, [sp, #64]
  4073e8:	mov	x23, x1
  4073ec:	stp	x25, x26, [sp, #80]
  4073f0:	bl	401910 <__errno_location@plt>
  4073f4:	ldr	w26, [x0]
  4073f8:	ldp	w4, w24, [x19]
  4073fc:	mov	x20, x0
  407400:	ldp	x7, x0, [x19, #40]
  407404:	add	x25, x19, #0x8
  407408:	orr	w24, w24, #0x1
  40740c:	mov	x6, x25
  407410:	mov	x3, x23
  407414:	mov	x2, x22
  407418:	mov	w5, w24
  40741c:	str	x0, [sp]
  407420:	mov	x1, #0x0                   	// #0
  407424:	mov	x0, #0x0                   	// #0
  407428:	bl	405ea8 <ferror@plt+0x4568>
  40742c:	add	x21, x0, #0x1
  407430:	mov	x0, x21
  407434:	bl	409a70 <ferror@plt+0x8130>
  407438:	ldp	x7, x1, [x19, #40]
  40743c:	mov	w5, w24
  407440:	ldr	w4, [x19]
  407444:	mov	x6, x25
  407448:	str	x1, [sp]
  40744c:	mov	x3, x23
  407450:	mov	x2, x22
  407454:	mov	x19, x0
  407458:	mov	x1, x21
  40745c:	bl	405ea8 <ferror@plt+0x4568>
  407460:	mov	x0, x19
  407464:	ldp	x29, x30, [sp, #16]
  407468:	ldp	x21, x22, [sp, #48]
  40746c:	ldp	x23, x24, [sp, #64]
  407470:	str	w26, [x20]
  407474:	ldp	x19, x20, [sp, #32]
  407478:	ldp	x25, x26, [sp, #80]
  40747c:	add	sp, sp, #0x60
  407480:	ret
  407484:	nop
  407488:	sub	sp, sp, #0x70
  40748c:	adrp	x4, 41f000 <ferror@plt+0x1d6c0>
  407490:	add	x4, x4, #0x300
  407494:	cmp	x3, #0x0
  407498:	add	x4, x4, #0x100
  40749c:	stp	x29, x30, [sp, #16]
  4074a0:	add	x29, sp, #0x10
  4074a4:	stp	x19, x20, [sp, #32]
  4074a8:	csel	x19, x4, x3, eq  // eq = none
  4074ac:	mov	x20, x2
  4074b0:	stp	x21, x22, [sp, #48]
  4074b4:	mov	x22, x0
  4074b8:	stp	x23, x24, [sp, #64]
  4074bc:	mov	x23, x1
  4074c0:	stp	x25, x26, [sp, #80]
  4074c4:	stp	x27, x28, [sp, #96]
  4074c8:	bl	401910 <__errno_location@plt>
  4074cc:	ldr	w28, [x0]
  4074d0:	ldp	w4, w5, [x19]
  4074d4:	mov	x21, x0
  4074d8:	ldp	x7, x0, [x19, #40]
  4074dc:	cmp	x20, #0x0
  4074e0:	cset	w24, eq  // eq = none
  4074e4:	add	x27, x19, #0x8
  4074e8:	orr	w24, w24, w5
  4074ec:	mov	x6, x27
  4074f0:	mov	x3, x23
  4074f4:	mov	x2, x22
  4074f8:	mov	w5, w24
  4074fc:	str	x0, [sp]
  407500:	mov	x1, #0x0                   	// #0
  407504:	mov	x0, #0x0                   	// #0
  407508:	bl	405ea8 <ferror@plt+0x4568>
  40750c:	add	x26, x0, #0x1
  407510:	mov	x25, x0
  407514:	mov	x0, x26
  407518:	bl	409a70 <ferror@plt+0x8130>
  40751c:	ldp	x7, x1, [x19, #40]
  407520:	mov	w5, w24
  407524:	ldr	w4, [x19]
  407528:	mov	x6, x27
  40752c:	str	x1, [sp]
  407530:	mov	x3, x23
  407534:	mov	x2, x22
  407538:	mov	x19, x0
  40753c:	mov	x1, x26
  407540:	bl	405ea8 <ferror@plt+0x4568>
  407544:	str	w28, [x21]
  407548:	cbz	x20, 407550 <ferror@plt+0x5c10>
  40754c:	str	x25, [x20]
  407550:	mov	x0, x19
  407554:	ldp	x29, x30, [sp, #16]
  407558:	ldp	x19, x20, [sp, #32]
  40755c:	ldp	x21, x22, [sp, #48]
  407560:	ldp	x23, x24, [sp, #64]
  407564:	ldp	x25, x26, [sp, #80]
  407568:	ldp	x27, x28, [sp, #96]
  40756c:	add	sp, sp, #0x70
  407570:	ret
  407574:	nop
  407578:	stp	x29, x30, [sp, #-64]!
  40757c:	mov	x29, sp
  407580:	stp	x21, x22, [sp, #32]
  407584:	str	x23, [sp, #48]
  407588:	adrp	x23, 41f000 <ferror@plt+0x1d6c0>
  40758c:	add	x22, x23, #0x218
  407590:	stp	x19, x20, [sp, #16]
  407594:	ldr	x21, [x23, #536]
  407598:	ldr	w20, [x22, #8]
  40759c:	cmp	w20, #0x1
  4075a0:	b.le	4075c8 <ferror@plt+0x5c88>
  4075a4:	sub	w0, w20, #0x2
  4075a8:	add	x20, x21, #0x28
  4075ac:	add	x19, x21, #0x18
  4075b0:	add	x20, x20, w0, uxtw #4
  4075b4:	nop
  4075b8:	ldr	x0, [x19], #16
  4075bc:	bl	401850 <free@plt>
  4075c0:	cmp	x19, x20
  4075c4:	b.ne	4075b8 <ferror@plt+0x5c78>  // b.any
  4075c8:	ldr	x0, [x21, #8]
  4075cc:	adrp	x19, 41f000 <ferror@plt+0x1d6c0>
  4075d0:	add	x19, x19, #0x300
  4075d4:	cmp	x0, x19
  4075d8:	b.eq	4075e8 <ferror@plt+0x5ca8>  // b.none
  4075dc:	bl	401850 <free@plt>
  4075e0:	mov	x0, #0x100                 	// #256
  4075e4:	stp	x0, x19, [x22, #16]
  4075e8:	add	x19, x22, #0x10
  4075ec:	cmp	x21, x19
  4075f0:	b.eq	407600 <ferror@plt+0x5cc0>  // b.none
  4075f4:	mov	x0, x21
  4075f8:	bl	401850 <free@plt>
  4075fc:	str	x19, [x23, #536]
  407600:	mov	w0, #0x1                   	// #1
  407604:	str	w0, [x22, #8]
  407608:	ldp	x19, x20, [sp, #16]
  40760c:	ldp	x21, x22, [sp, #32]
  407610:	ldr	x23, [sp, #48]
  407614:	ldp	x29, x30, [sp], #64
  407618:	ret
  40761c:	nop
  407620:	sub	sp, sp, #0x70
  407624:	stp	x29, x30, [sp, #16]
  407628:	add	x29, sp, #0x10
  40762c:	stp	x21, x22, [sp, #48]
  407630:	adrp	x22, 41f000 <ferror@plt+0x1d6c0>
  407634:	stp	x19, x20, [sp, #32]
  407638:	mov	w19, w0
  40763c:	stp	x23, x24, [sp, #64]
  407640:	mov	x24, x1
  407644:	stp	x25, x26, [sp, #80]
  407648:	stp	x27, x28, [sp, #96]
  40764c:	bl	401910 <__errno_location@plt>
  407650:	ldr	w25, [x0]
  407654:	ldr	x20, [x22, #536]
  407658:	tbnz	w19, #31, 4077a0 <ferror@plt+0x5e60>
  40765c:	add	x21, x22, #0x218
  407660:	mov	x23, x0
  407664:	ldr	w0, [x21, #8]
  407668:	cmp	w19, w0
  40766c:	b.lt	4076bc <ferror@plt+0x5d7c>  // b.tstop
  407670:	mov	w0, #0x7fffffff            	// #2147483647
  407674:	cmp	w19, w0
  407678:	b.eq	40779c <ferror@plt+0x5e5c>  // b.none
  40767c:	add	w26, w19, #0x1
  407680:	add	x0, x21, #0x10
  407684:	cmp	x20, x0
  407688:	sbfiz	x1, x26, #4, #32
  40768c:	b.eq	407780 <ferror@plt+0x5e40>  // b.none
  407690:	mov	x0, x20
  407694:	bl	409aa0 <ferror@plt+0x8160>
  407698:	mov	x20, x0
  40769c:	str	x0, [x22, #536]
  4076a0:	ldr	w0, [x21, #8]
  4076a4:	mov	w1, #0x0                   	// #0
  4076a8:	sub	w2, w26, w0
  4076ac:	add	x0, x20, w0, sxtw #4
  4076b0:	sbfiz	x2, x2, #4, #32
  4076b4:	bl	401700 <memset@plt>
  4076b8:	str	w26, [x21, #8]
  4076bc:	adrp	x21, 41f000 <ferror@plt+0x1d6c0>
  4076c0:	add	x21, x21, #0x300
  4076c4:	sbfiz	x19, x19, #4, #32
  4076c8:	add	x6, x21, #0x108
  4076cc:	add	x26, x20, x19
  4076d0:	mov	x2, x24
  4076d4:	ldp	x7, x0, [x21, #296]
  4076d8:	mov	x3, #0xffffffffffffffff    	// #-1
  4076dc:	ldr	w4, [x21, #256]
  4076e0:	ldr	w28, [x21, #260]
  4076e4:	ldr	x22, [x20, x19]
  4076e8:	orr	w28, w28, #0x1
  4076ec:	ldr	x27, [x26, #8]
  4076f0:	str	x0, [sp]
  4076f4:	mov	x1, x22
  4076f8:	mov	w5, w28
  4076fc:	mov	x0, x27
  407700:	bl	405ea8 <ferror@plt+0x4568>
  407704:	cmp	x22, x0
  407708:	b.hi	407758 <ferror@plt+0x5e18>  // b.pmore
  40770c:	add	x22, x0, #0x1
  407710:	str	x22, [x20, x19]
  407714:	cmp	x27, x21
  407718:	b.eq	407724 <ferror@plt+0x5de4>  // b.none
  40771c:	mov	x0, x27
  407720:	bl	401850 <free@plt>
  407724:	mov	x0, x22
  407728:	bl	409a70 <ferror@plt+0x8130>
  40772c:	ldp	x7, x1, [x21, #296]
  407730:	str	x0, [x26, #8]
  407734:	ldr	w4, [x21, #256]
  407738:	mov	x27, x0
  40773c:	str	x1, [sp]
  407740:	mov	w5, w28
  407744:	mov	x2, x24
  407748:	add	x6, x21, #0x108
  40774c:	mov	x1, x22
  407750:	mov	x3, #0xffffffffffffffff    	// #-1
  407754:	bl	405ea8 <ferror@plt+0x4568>
  407758:	mov	x0, x27
  40775c:	ldp	x29, x30, [sp, #16]
  407760:	ldp	x19, x20, [sp, #32]
  407764:	ldp	x21, x22, [sp, #48]
  407768:	ldp	x27, x28, [sp, #96]
  40776c:	str	w25, [x23]
  407770:	ldp	x23, x24, [sp, #64]
  407774:	ldp	x25, x26, [sp, #80]
  407778:	add	sp, sp, #0x70
  40777c:	ret
  407780:	mov	x0, #0x0                   	// #0
  407784:	bl	409aa0 <ferror@plt+0x8160>
  407788:	mov	x20, x0
  40778c:	str	x0, [x22, #536]
  407790:	ldp	x0, x1, [x21, #16]
  407794:	stp	x0, x1, [x20]
  407798:	b	4076a0 <ferror@plt+0x5d60>
  40779c:	bl	409c38 <ferror@plt+0x82f8>
  4077a0:	bl	401780 <abort@plt>
  4077a4:	nop
  4077a8:	sub	sp, sp, #0x80
  4077ac:	stp	x29, x30, [sp, #16]
  4077b0:	add	x29, sp, #0x10
  4077b4:	stp	x19, x20, [sp, #32]
  4077b8:	mov	w19, w0
  4077bc:	stp	x21, x22, [sp, #48]
  4077c0:	stp	x23, x24, [sp, #64]
  4077c4:	mov	x23, x1
  4077c8:	mov	x24, x2
  4077cc:	stp	x25, x26, [sp, #80]
  4077d0:	adrp	x26, 41f000 <ferror@plt+0x1d6c0>
  4077d4:	stp	x27, x28, [sp, #96]
  4077d8:	bl	401910 <__errno_location@plt>
  4077dc:	mov	x22, x0
  4077e0:	ldr	w0, [x0]
  4077e4:	str	w0, [sp, #124]
  4077e8:	ldr	x20, [x26, #536]
  4077ec:	tbnz	w19, #31, 407934 <ferror@plt+0x5ff4>
  4077f0:	add	x21, x26, #0x218
  4077f4:	ldr	w0, [x21, #8]
  4077f8:	cmp	w19, w0
  4077fc:	b.lt	40784c <ferror@plt+0x5f0c>  // b.tstop
  407800:	mov	w0, #0x7fffffff            	// #2147483647
  407804:	cmp	w19, w0
  407808:	b.eq	407930 <ferror@plt+0x5ff0>  // b.none
  40780c:	add	w27, w19, #0x1
  407810:	add	x0, x21, #0x10
  407814:	cmp	x20, x0
  407818:	sbfiz	x1, x27, #4, #32
  40781c:	b.eq	407914 <ferror@plt+0x5fd4>  // b.none
  407820:	mov	x0, x20
  407824:	bl	409aa0 <ferror@plt+0x8160>
  407828:	mov	x20, x0
  40782c:	str	x0, [x26, #536]
  407830:	ldr	w0, [x21, #8]
  407834:	mov	w1, #0x0                   	// #0
  407838:	sub	w2, w27, w0
  40783c:	add	x0, x20, w0, sxtw #4
  407840:	sbfiz	x2, x2, #4, #32
  407844:	bl	401700 <memset@plt>
  407848:	str	w27, [x21, #8]
  40784c:	adrp	x21, 41f000 <ferror@plt+0x1d6c0>
  407850:	add	x21, x21, #0x300
  407854:	sbfiz	x19, x19, #4, #32
  407858:	add	x6, x21, #0x108
  40785c:	add	x26, x20, x19
  407860:	mov	x3, x24
  407864:	ldp	x7, x0, [x21, #296]
  407868:	mov	x2, x23
  40786c:	ldr	w4, [x21, #256]
  407870:	ldr	w5, [x21, #260]
  407874:	ldr	x27, [x20, x19]
  407878:	orr	w25, w5, #0x1
  40787c:	ldr	x28, [x26, #8]
  407880:	str	x0, [sp]
  407884:	mov	x1, x27
  407888:	mov	w5, w25
  40788c:	mov	x0, x28
  407890:	bl	405ea8 <ferror@plt+0x4568>
  407894:	cmp	x27, x0
  407898:	b.hi	4078e8 <ferror@plt+0x5fa8>  // b.pmore
  40789c:	add	x27, x0, #0x1
  4078a0:	str	x27, [x20, x19]
  4078a4:	cmp	x28, x21
  4078a8:	b.eq	4078b4 <ferror@plt+0x5f74>  // b.none
  4078ac:	mov	x0, x28
  4078b0:	bl	401850 <free@plt>
  4078b4:	mov	x0, x27
  4078b8:	bl	409a70 <ferror@plt+0x8130>
  4078bc:	ldp	x7, x1, [x21, #296]
  4078c0:	str	x0, [x26, #8]
  4078c4:	ldr	w4, [x21, #256]
  4078c8:	mov	x28, x0
  4078cc:	str	x1, [sp]
  4078d0:	mov	w5, w25
  4078d4:	mov	x3, x24
  4078d8:	mov	x2, x23
  4078dc:	add	x6, x21, #0x108
  4078e0:	mov	x1, x27
  4078e4:	bl	405ea8 <ferror@plt+0x4568>
  4078e8:	ldr	w0, [sp, #124]
  4078ec:	ldp	x29, x30, [sp, #16]
  4078f0:	ldp	x19, x20, [sp, #32]
  4078f4:	ldp	x23, x24, [sp, #64]
  4078f8:	ldp	x25, x26, [sp, #80]
  4078fc:	str	w0, [x22]
  407900:	mov	x0, x28
  407904:	ldp	x21, x22, [sp, #48]
  407908:	ldp	x27, x28, [sp, #96]
  40790c:	add	sp, sp, #0x80
  407910:	ret
  407914:	mov	x0, #0x0                   	// #0
  407918:	bl	409aa0 <ferror@plt+0x8160>
  40791c:	mov	x20, x0
  407920:	str	x0, [x26, #536]
  407924:	ldp	x0, x1, [x21, #16]
  407928:	stp	x0, x1, [x20]
  40792c:	b	407830 <ferror@plt+0x5ef0>
  407930:	bl	409c38 <ferror@plt+0x82f8>
  407934:	bl	401780 <abort@plt>
  407938:	sub	sp, sp, #0x60
  40793c:	stp	x29, x30, [sp, #16]
  407940:	add	x29, sp, #0x10
  407944:	stp	x19, x20, [sp, #32]
  407948:	stp	x21, x22, [sp, #48]
  40794c:	adrp	x21, 41f000 <ferror@plt+0x1d6c0>
  407950:	add	x20, x21, #0x218
  407954:	stp	x23, x24, [sp, #64]
  407958:	mov	x24, x0
  40795c:	stp	x25, x26, [sp, #80]
  407960:	bl	401910 <__errno_location@plt>
  407964:	mov	x23, x0
  407968:	ldr	w0, [x20, #8]
  40796c:	ldr	x19, [x21, #536]
  407970:	cmp	w0, #0x0
  407974:	ldr	w25, [x23]
  407978:	b.gt	4079bc <ferror@plt+0x607c>
  40797c:	add	x0, x20, #0x10
  407980:	cmp	x19, x0
  407984:	b.eq	407a70 <ferror@plt+0x6130>  // b.none
  407988:	mov	x0, x19
  40798c:	mov	x1, #0x10                  	// #16
  407990:	bl	409aa0 <ferror@plt+0x8160>
  407994:	mov	x19, x0
  407998:	str	x0, [x21, #536]
  40799c:	ldr	w0, [x20, #8]
  4079a0:	mov	w21, #0x1                   	// #1
  4079a4:	mov	w1, #0x0                   	// #0
  4079a8:	sub	w2, w21, w0
  4079ac:	add	x0, x19, w0, sxtw #4
  4079b0:	sbfiz	x2, x2, #4, #32
  4079b4:	bl	401700 <memset@plt>
  4079b8:	str	w21, [x20, #8]
  4079bc:	adrp	x20, 41f000 <ferror@plt+0x1d6c0>
  4079c0:	add	x20, x20, #0x300
  4079c4:	ldp	x21, x22, [x19]
  4079c8:	add	x6, x20, #0x108
  4079cc:	ldp	x7, x0, [x20, #296]
  4079d0:	mov	x2, x24
  4079d4:	ldr	w4, [x20, #256]
  4079d8:	mov	x3, #0xffffffffffffffff    	// #-1
  4079dc:	ldr	w26, [x20, #260]
  4079e0:	str	x0, [sp]
  4079e4:	mov	x1, x21
  4079e8:	orr	w26, w26, #0x1
  4079ec:	mov	x0, x22
  4079f0:	mov	w5, w26
  4079f4:	bl	405ea8 <ferror@plt+0x4568>
  4079f8:	cmp	x21, x0
  4079fc:	b.hi	407a4c <ferror@plt+0x610c>  // b.pmore
  407a00:	add	x21, x0, #0x1
  407a04:	str	x21, [x19]
  407a08:	cmp	x22, x20
  407a0c:	b.eq	407a18 <ferror@plt+0x60d8>  // b.none
  407a10:	mov	x0, x22
  407a14:	bl	401850 <free@plt>
  407a18:	mov	x0, x21
  407a1c:	bl	409a70 <ferror@plt+0x8130>
  407a20:	ldp	x7, x1, [x20, #296]
  407a24:	str	x0, [x19, #8]
  407a28:	ldr	w4, [x20, #256]
  407a2c:	mov	x22, x0
  407a30:	str	x1, [sp]
  407a34:	mov	w5, w26
  407a38:	mov	x2, x24
  407a3c:	add	x6, x20, #0x108
  407a40:	mov	x1, x21
  407a44:	mov	x3, #0xffffffffffffffff    	// #-1
  407a48:	bl	405ea8 <ferror@plt+0x4568>
  407a4c:	mov	x0, x22
  407a50:	ldp	x29, x30, [sp, #16]
  407a54:	ldp	x19, x20, [sp, #32]
  407a58:	ldp	x21, x22, [sp, #48]
  407a5c:	str	w25, [x23]
  407a60:	ldp	x23, x24, [sp, #64]
  407a64:	ldp	x25, x26, [sp, #80]
  407a68:	add	sp, sp, #0x60
  407a6c:	ret
  407a70:	mov	x1, #0x10                  	// #16
  407a74:	mov	x0, #0x0                   	// #0
  407a78:	bl	409aa0 <ferror@plt+0x8160>
  407a7c:	mov	x19, x0
  407a80:	str	x0, [x21, #536]
  407a84:	ldp	x0, x1, [x20, #16]
  407a88:	stp	x0, x1, [x19]
  407a8c:	b	40799c <ferror@plt+0x605c>
  407a90:	sub	sp, sp, #0x70
  407a94:	stp	x29, x30, [sp, #16]
  407a98:	add	x29, sp, #0x10
  407a9c:	stp	x19, x20, [sp, #32]
  407aa0:	stp	x21, x22, [sp, #48]
  407aa4:	adrp	x21, 41f000 <ferror@plt+0x1d6c0>
  407aa8:	add	x20, x21, #0x218
  407aac:	stp	x23, x24, [sp, #64]
  407ab0:	mov	x23, x0
  407ab4:	mov	x24, x1
  407ab8:	stp	x25, x26, [sp, #80]
  407abc:	str	x27, [sp, #96]
  407ac0:	bl	401910 <__errno_location@plt>
  407ac4:	mov	x22, x0
  407ac8:	ldr	w0, [x20, #8]
  407acc:	ldr	x19, [x21, #536]
  407ad0:	cmp	w0, #0x0
  407ad4:	ldr	w25, [x22]
  407ad8:	b.gt	407b1c <ferror@plt+0x61dc>
  407adc:	add	x0, x20, #0x10
  407ae0:	cmp	x19, x0
  407ae4:	b.eq	407bd4 <ferror@plt+0x6294>  // b.none
  407ae8:	mov	x0, x19
  407aec:	mov	x1, #0x10                  	// #16
  407af0:	bl	409aa0 <ferror@plt+0x8160>
  407af4:	mov	x19, x0
  407af8:	str	x0, [x21, #536]
  407afc:	ldr	w0, [x20, #8]
  407b00:	mov	w21, #0x1                   	// #1
  407b04:	mov	w1, #0x0                   	// #0
  407b08:	sub	w2, w21, w0
  407b0c:	add	x0, x19, w0, sxtw #4
  407b10:	sbfiz	x2, x2, #4, #32
  407b14:	bl	401700 <memset@plt>
  407b18:	str	w21, [x20, #8]
  407b1c:	adrp	x20, 41f000 <ferror@plt+0x1d6c0>
  407b20:	add	x20, x20, #0x300
  407b24:	ldp	x21, x26, [x19]
  407b28:	add	x6, x20, #0x108
  407b2c:	ldp	x7, x0, [x20, #296]
  407b30:	mov	x3, x24
  407b34:	ldr	w4, [x20, #256]
  407b38:	mov	x2, x23
  407b3c:	ldr	w27, [x20, #260]
  407b40:	str	x0, [sp]
  407b44:	mov	x1, x21
  407b48:	orr	w27, w27, #0x1
  407b4c:	mov	x0, x26
  407b50:	mov	w5, w27
  407b54:	bl	405ea8 <ferror@plt+0x4568>
  407b58:	cmp	x21, x0
  407b5c:	b.hi	407bac <ferror@plt+0x626c>  // b.pmore
  407b60:	add	x21, x0, #0x1
  407b64:	str	x21, [x19]
  407b68:	cmp	x26, x20
  407b6c:	b.eq	407b78 <ferror@plt+0x6238>  // b.none
  407b70:	mov	x0, x26
  407b74:	bl	401850 <free@plt>
  407b78:	mov	x0, x21
  407b7c:	bl	409a70 <ferror@plt+0x8130>
  407b80:	ldp	x7, x1, [x20, #296]
  407b84:	str	x0, [x19, #8]
  407b88:	ldr	w4, [x20, #256]
  407b8c:	mov	x26, x0
  407b90:	str	x1, [sp]
  407b94:	mov	w5, w27
  407b98:	mov	x3, x24
  407b9c:	mov	x2, x23
  407ba0:	add	x6, x20, #0x108
  407ba4:	mov	x1, x21
  407ba8:	bl	405ea8 <ferror@plt+0x4568>
  407bac:	mov	x0, x26
  407bb0:	ldp	x29, x30, [sp, #16]
  407bb4:	ldp	x19, x20, [sp, #32]
  407bb8:	ldp	x23, x24, [sp, #64]
  407bbc:	ldr	x27, [sp, #96]
  407bc0:	str	w25, [x22]
  407bc4:	ldp	x21, x22, [sp, #48]
  407bc8:	ldp	x25, x26, [sp, #80]
  407bcc:	add	sp, sp, #0x70
  407bd0:	ret
  407bd4:	mov	x1, #0x10                  	// #16
  407bd8:	mov	x0, #0x0                   	// #0
  407bdc:	bl	409aa0 <ferror@plt+0x8160>
  407be0:	mov	x19, x0
  407be4:	str	x0, [x21, #536]
  407be8:	ldp	x0, x1, [x20, #16]
  407bec:	stp	x0, x1, [x19]
  407bf0:	b	407afc <ferror@plt+0x61bc>
  407bf4:	nop
  407bf8:	stp	x29, x30, [sp, #-128]!
  407bfc:	cmp	w1, #0xa
  407c00:	mov	x29, sp
  407c04:	stp	xzr, xzr, [sp, #72]
  407c08:	b.eq	407c40 <ferror@plt+0x6300>  // b.none
  407c0c:	mov	w3, w1
  407c10:	str	w3, [sp, #72]
  407c14:	mov	x1, x2
  407c18:	add	x3, sp, #0x10
  407c1c:	ldp	x4, x5, [sp, #72]
  407c20:	mov	x2, #0xffffffffffffffff    	// #-1
  407c24:	stp	x4, x5, [sp, #16]
  407c28:	stp	xzr, xzr, [sp, #32]
  407c2c:	stp	xzr, xzr, [sp, #48]
  407c30:	str	xzr, [sp, #64]
  407c34:	bl	407048 <ferror@plt+0x5708>
  407c38:	ldp	x29, x30, [sp], #128
  407c3c:	ret
  407c40:	bl	401780 <abort@plt>
  407c44:	nop
  407c48:	stp	x29, x30, [sp, #-128]!
  407c4c:	cmp	w1, #0xa
  407c50:	mov	x29, sp
  407c54:	stp	xzr, xzr, [sp, #72]
  407c58:	b.eq	407c90 <ferror@plt+0x6350>  // b.none
  407c5c:	mov	w4, w1
  407c60:	str	w4, [sp, #72]
  407c64:	mov	x1, x2
  407c68:	mov	x2, x3
  407c6c:	ldp	x4, x5, [sp, #72]
  407c70:	add	x3, sp, #0x10
  407c74:	stp	x4, x5, [sp, #16]
  407c78:	stp	xzr, xzr, [sp, #32]
  407c7c:	stp	xzr, xzr, [sp, #48]
  407c80:	str	xzr, [sp, #64]
  407c84:	bl	407048 <ferror@plt+0x5708>
  407c88:	ldp	x29, x30, [sp], #128
  407c8c:	ret
  407c90:	bl	401780 <abort@plt>
  407c94:	nop
  407c98:	sub	sp, sp, #0xd0
  407c9c:	cmp	w0, #0xa
  407ca0:	stp	x29, x30, [sp, #16]
  407ca4:	add	x29, sp, #0x10
  407ca8:	stp	x19, x20, [sp, #32]
  407cac:	stp	x21, x22, [sp, #48]
  407cb0:	stp	x23, x24, [sp, #64]
  407cb4:	str	x25, [sp, #80]
  407cb8:	stp	xzr, xzr, [sp, #152]
  407cbc:	stp	xzr, xzr, [sp, #168]
  407cc0:	stp	xzr, xzr, [sp, #184]
  407cc4:	str	xzr, [sp, #200]
  407cc8:	b.eq	407e1c <ferror@plt+0x64dc>  // b.none
  407ccc:	str	w0, [sp, #152]
  407cd0:	mov	x23, x1
  407cd4:	adrp	x21, 41f000 <ferror@plt+0x1d6c0>
  407cd8:	add	x20, x21, #0x218
  407cdc:	ldp	x0, x1, [sp, #152]
  407ce0:	stp	x0, x1, [sp, #96]
  407ce4:	stp	xzr, xzr, [sp, #112]
  407ce8:	stp	xzr, xzr, [sp, #128]
  407cec:	str	xzr, [sp, #144]
  407cf0:	bl	401910 <__errno_location@plt>
  407cf4:	ldr	w1, [x20, #8]
  407cf8:	mov	x22, x0
  407cfc:	ldr	x19, [x21, #536]
  407d00:	cmp	w1, #0x0
  407d04:	ldr	w25, [x0]
  407d08:	b.gt	407d4c <ferror@plt+0x640c>
  407d0c:	add	x0, x20, #0x10
  407d10:	cmp	x19, x0
  407d14:	b.eq	407dfc <ferror@plt+0x64bc>  // b.none
  407d18:	mov	x0, x19
  407d1c:	mov	x1, #0x10                  	// #16
  407d20:	bl	409aa0 <ferror@plt+0x8160>
  407d24:	mov	x19, x0
  407d28:	str	x0, [x21, #536]
  407d2c:	ldr	w0, [x20, #8]
  407d30:	mov	w21, #0x1                   	// #1
  407d34:	mov	w1, #0x0                   	// #0
  407d38:	sub	w2, w21, w0
  407d3c:	add	x0, x19, w0, sxtw #4
  407d40:	sbfiz	x2, x2, #4, #32
  407d44:	bl	401700 <memset@plt>
  407d48:	str	w21, [x20, #8]
  407d4c:	ldp	x20, x21, [x19]
  407d50:	add	x6, sp, #0x68
  407d54:	ldp	x7, x0, [sp, #136]
  407d58:	str	x0, [sp]
  407d5c:	ldp	w4, w24, [sp, #96]
  407d60:	mov	x2, x23
  407d64:	mov	x1, x20
  407d68:	mov	x0, x21
  407d6c:	orr	w24, w24, #0x1
  407d70:	mov	x3, #0xffffffffffffffff    	// #-1
  407d74:	mov	w5, w24
  407d78:	bl	405ea8 <ferror@plt+0x4568>
  407d7c:	cmp	x20, x0
  407d80:	b.hi	407dd8 <ferror@plt+0x6498>  // b.pmore
  407d84:	add	x20, x0, #0x1
  407d88:	str	x20, [x19]
  407d8c:	adrp	x0, 41f000 <ferror@plt+0x1d6c0>
  407d90:	add	x0, x0, #0x300
  407d94:	cmp	x21, x0
  407d98:	b.eq	407da4 <ferror@plt+0x6464>  // b.none
  407d9c:	mov	x0, x21
  407da0:	bl	401850 <free@plt>
  407da4:	mov	x0, x20
  407da8:	bl	409a70 <ferror@plt+0x8130>
  407dac:	ldp	x7, x1, [sp, #136]
  407db0:	str	x0, [x19, #8]
  407db4:	ldr	w4, [sp, #96]
  407db8:	mov	x21, x0
  407dbc:	str	x1, [sp]
  407dc0:	add	x6, sp, #0x68
  407dc4:	mov	w5, w24
  407dc8:	mov	x2, x23
  407dcc:	mov	x1, x20
  407dd0:	mov	x3, #0xffffffffffffffff    	// #-1
  407dd4:	bl	405ea8 <ferror@plt+0x4568>
  407dd8:	ldp	x29, x30, [sp, #16]
  407ddc:	mov	x0, x21
  407de0:	ldp	x19, x20, [sp, #32]
  407de4:	ldp	x23, x24, [sp, #64]
  407de8:	str	w25, [x22]
  407dec:	ldp	x21, x22, [sp, #48]
  407df0:	ldr	x25, [sp, #80]
  407df4:	add	sp, sp, #0xd0
  407df8:	ret
  407dfc:	mov	x1, #0x10                  	// #16
  407e00:	mov	x0, #0x0                   	// #0
  407e04:	bl	409aa0 <ferror@plt+0x8160>
  407e08:	mov	x19, x0
  407e0c:	str	x0, [x21, #536]
  407e10:	ldp	x0, x1, [x20, #16]
  407e14:	stp	x0, x1, [x19]
  407e18:	b	407d2c <ferror@plt+0x63ec>
  407e1c:	bl	401780 <abort@plt>
  407e20:	sub	sp, sp, #0xd0
  407e24:	cmp	w0, #0xa
  407e28:	stp	x29, x30, [sp, #16]
  407e2c:	add	x29, sp, #0x10
  407e30:	stp	x19, x20, [sp, #32]
  407e34:	stp	x21, x22, [sp, #48]
  407e38:	stp	x23, x24, [sp, #64]
  407e3c:	stp	x25, x26, [sp, #80]
  407e40:	stp	xzr, xzr, [sp, #152]
  407e44:	stp	xzr, xzr, [sp, #168]
  407e48:	stp	xzr, xzr, [sp, #184]
  407e4c:	str	xzr, [sp, #200]
  407e50:	b.eq	407fa8 <ferror@plt+0x6668>  // b.none
  407e54:	str	w0, [sp, #152]
  407e58:	mov	x23, x1
  407e5c:	adrp	x21, 41f000 <ferror@plt+0x1d6c0>
  407e60:	add	x20, x21, #0x218
  407e64:	ldp	x0, x1, [sp, #152]
  407e68:	mov	x24, x2
  407e6c:	stp	x0, x1, [sp, #96]
  407e70:	stp	xzr, xzr, [sp, #112]
  407e74:	stp	xzr, xzr, [sp, #128]
  407e78:	str	xzr, [sp, #144]
  407e7c:	bl	401910 <__errno_location@plt>
  407e80:	ldr	w1, [x20, #8]
  407e84:	mov	x22, x0
  407e88:	ldr	x19, [x21, #536]
  407e8c:	cmp	w1, #0x0
  407e90:	ldr	w25, [x0]
  407e94:	b.gt	407ed8 <ferror@plt+0x6598>
  407e98:	add	x0, x20, #0x10
  407e9c:	cmp	x19, x0
  407ea0:	b.eq	407f88 <ferror@plt+0x6648>  // b.none
  407ea4:	mov	x0, x19
  407ea8:	mov	x1, #0x10                  	// #16
  407eac:	bl	409aa0 <ferror@plt+0x8160>
  407eb0:	mov	x19, x0
  407eb4:	str	x0, [x21, #536]
  407eb8:	ldr	w0, [x20, #8]
  407ebc:	mov	w21, #0x1                   	// #1
  407ec0:	mov	w1, #0x0                   	// #0
  407ec4:	sub	w2, w21, w0
  407ec8:	add	x0, x19, w0, sxtw #4
  407ecc:	sbfiz	x2, x2, #4, #32
  407ed0:	bl	401700 <memset@plt>
  407ed4:	str	w21, [x20, #8]
  407ed8:	ldp	x20, x21, [x19]
  407edc:	add	x6, sp, #0x68
  407ee0:	ldp	x7, x0, [sp, #136]
  407ee4:	str	x0, [sp]
  407ee8:	ldp	w4, w26, [sp, #96]
  407eec:	mov	x3, x24
  407ef0:	mov	x2, x23
  407ef4:	mov	x1, x20
  407ef8:	orr	w26, w26, #0x1
  407efc:	mov	x0, x21
  407f00:	mov	w5, w26
  407f04:	bl	405ea8 <ferror@plt+0x4568>
  407f08:	cmp	x20, x0
  407f0c:	b.hi	407f64 <ferror@plt+0x6624>  // b.pmore
  407f10:	add	x20, x0, #0x1
  407f14:	str	x20, [x19]
  407f18:	adrp	x0, 41f000 <ferror@plt+0x1d6c0>
  407f1c:	add	x0, x0, #0x300
  407f20:	cmp	x21, x0
  407f24:	b.eq	407f30 <ferror@plt+0x65f0>  // b.none
  407f28:	mov	x0, x21
  407f2c:	bl	401850 <free@plt>
  407f30:	mov	x0, x20
  407f34:	bl	409a70 <ferror@plt+0x8130>
  407f38:	ldp	x7, x1, [sp, #136]
  407f3c:	str	x0, [x19, #8]
  407f40:	ldr	w4, [sp, #96]
  407f44:	mov	x21, x0
  407f48:	str	x1, [sp]
  407f4c:	add	x6, sp, #0x68
  407f50:	mov	w5, w26
  407f54:	mov	x3, x24
  407f58:	mov	x2, x23
  407f5c:	mov	x1, x20
  407f60:	bl	405ea8 <ferror@plt+0x4568>
  407f64:	ldp	x29, x30, [sp, #16]
  407f68:	mov	x0, x21
  407f6c:	ldp	x19, x20, [sp, #32]
  407f70:	ldp	x23, x24, [sp, #64]
  407f74:	str	w25, [x22]
  407f78:	ldp	x21, x22, [sp, #48]
  407f7c:	ldp	x25, x26, [sp, #80]
  407f80:	add	sp, sp, #0xd0
  407f84:	ret
  407f88:	mov	x1, #0x10                  	// #16
  407f8c:	mov	x0, #0x0                   	// #0
  407f90:	bl	409aa0 <ferror@plt+0x8160>
  407f94:	mov	x19, x0
  407f98:	str	x0, [x21, #536]
  407f9c:	ldp	x0, x1, [x20, #16]
  407fa0:	stp	x0, x1, [x19]
  407fa4:	b	407eb8 <ferror@plt+0x6578>
  407fa8:	bl	401780 <abort@plt>
  407fac:	nop
  407fb0:	sub	sp, sp, #0xb0
  407fb4:	ubfx	x6, x2, #5, #3
  407fb8:	add	x5, sp, #0x80
  407fbc:	and	w2, w2, #0x1f
  407fc0:	stp	x29, x30, [sp, #16]
  407fc4:	add	x29, sp, #0x10
  407fc8:	stp	x19, x20, [sp, #32]
  407fcc:	adrp	x20, 41f000 <ferror@plt+0x1d6c0>
  407fd0:	add	x20, x20, #0x300
  407fd4:	stp	x21, x22, [sp, #48]
  407fd8:	mov	x22, x1
  407fdc:	mov	x21, x0
  407fe0:	ldp	x8, x9, [x20, #256]
  407fe4:	stp	x8, x9, [sp, #120]
  407fe8:	ldp	x8, x9, [x20, #272]
  407fec:	stp	x8, x9, [sp, #136]
  407ff0:	ldp	x8, x9, [x20, #288]
  407ff4:	stp	x8, x9, [sp, #152]
  407ff8:	ldr	x3, [x20, #304]
  407ffc:	str	x3, [sp, #168]
  408000:	stp	x23, x24, [sp, #64]
  408004:	adrp	x24, 41f000 <ferror@plt+0x1d6c0>
  408008:	ldr	w4, [x5, x6, lsl #2]
  40800c:	stp	x25, x26, [sp, #80]
  408010:	add	x23, x24, #0x218
  408014:	lsr	w3, w4, w2
  408018:	mvn	w3, w3
  40801c:	and	w3, w3, #0x1
  408020:	str	x27, [sp, #96]
  408024:	lsl	w3, w3, w2
  408028:	eor	w3, w3, w4
  40802c:	str	w3, [x5, x6, lsl #2]
  408030:	bl	401910 <__errno_location@plt>
  408034:	ldr	w26, [x0]
  408038:	ldr	w1, [x23, #8]
  40803c:	mov	x25, x0
  408040:	ldr	x19, [x24, #536]
  408044:	cmp	w1, #0x0
  408048:	b.gt	40808c <ferror@plt+0x674c>
  40804c:	add	x0, x23, #0x10
  408050:	cmp	x19, x0
  408054:	b.eq	408138 <ferror@plt+0x67f8>  // b.none
  408058:	mov	x0, x19
  40805c:	mov	x1, #0x10                  	// #16
  408060:	bl	409aa0 <ferror@plt+0x8160>
  408064:	mov	x19, x0
  408068:	str	x0, [x24, #536]
  40806c:	ldr	w0, [x23, #8]
  408070:	mov	w24, #0x1                   	// #1
  408074:	mov	w1, #0x0                   	// #0
  408078:	sub	w2, w24, w0
  40807c:	add	x0, x19, w0, sxtw #4
  408080:	sbfiz	x2, x2, #4, #32
  408084:	bl	401700 <memset@plt>
  408088:	str	w24, [x23, #8]
  40808c:	ldp	x23, x24, [x19]
  408090:	add	x6, sp, #0x80
  408094:	ldp	x7, x0, [sp, #160]
  408098:	str	x0, [sp]
  40809c:	ldp	w4, w27, [sp, #120]
  4080a0:	mov	x3, x22
  4080a4:	mov	x2, x21
  4080a8:	mov	x1, x23
  4080ac:	orr	w27, w27, #0x1
  4080b0:	mov	x0, x24
  4080b4:	mov	w5, w27
  4080b8:	bl	405ea8 <ferror@plt+0x4568>
  4080bc:	cmp	x23, x0
  4080c0:	b.hi	408110 <ferror@plt+0x67d0>  // b.pmore
  4080c4:	add	x23, x0, #0x1
  4080c8:	str	x23, [x19]
  4080cc:	cmp	x24, x20
  4080d0:	b.eq	4080dc <ferror@plt+0x679c>  // b.none
  4080d4:	mov	x0, x24
  4080d8:	bl	401850 <free@plt>
  4080dc:	mov	x0, x23
  4080e0:	bl	409a70 <ferror@plt+0x8130>
  4080e4:	ldp	x7, x1, [sp, #160]
  4080e8:	str	x0, [x19, #8]
  4080ec:	ldr	w4, [sp, #120]
  4080f0:	mov	x24, x0
  4080f4:	str	x1, [sp]
  4080f8:	add	x6, sp, #0x80
  4080fc:	mov	w5, w27
  408100:	mov	x3, x22
  408104:	mov	x2, x21
  408108:	mov	x1, x23
  40810c:	bl	405ea8 <ferror@plt+0x4568>
  408110:	mov	x0, x24
  408114:	ldp	x29, x30, [sp, #16]
  408118:	ldp	x19, x20, [sp, #32]
  40811c:	ldp	x21, x22, [sp, #48]
  408120:	ldp	x23, x24, [sp, #64]
  408124:	ldr	x27, [sp, #96]
  408128:	str	w26, [x25]
  40812c:	ldp	x25, x26, [sp, #80]
  408130:	add	sp, sp, #0xb0
  408134:	ret
  408138:	mov	x1, #0x10                  	// #16
  40813c:	mov	x0, #0x0                   	// #0
  408140:	bl	409aa0 <ferror@plt+0x8160>
  408144:	mov	x19, x0
  408148:	str	x0, [x24, #536]
  40814c:	ldp	x0, x1, [x23, #16]
  408150:	stp	x0, x1, [x19]
  408154:	b	40806c <ferror@plt+0x672c>
  408158:	sub	sp, sp, #0xa0
  40815c:	ubfx	x5, x1, #5, #3
  408160:	add	x4, sp, #0x70
  408164:	and	w1, w1, #0x1f
  408168:	stp	x29, x30, [sp, #16]
  40816c:	add	x29, sp, #0x10
  408170:	stp	x21, x22, [sp, #48]
  408174:	adrp	x21, 41f000 <ferror@plt+0x1d6c0>
  408178:	add	x21, x21, #0x300
  40817c:	mov	x22, x0
  408180:	stp	x19, x20, [sp, #32]
  408184:	ldp	x6, x7, [x21, #256]
  408188:	stp	x6, x7, [sp, #104]
  40818c:	ldp	x6, x7, [x21, #272]
  408190:	stp	x6, x7, [sp, #120]
  408194:	ldp	x6, x7, [x21, #288]
  408198:	stp	x6, x7, [sp, #136]
  40819c:	ldr	x2, [x21, #304]
  4081a0:	str	x2, [sp, #152]
  4081a4:	stp	x23, x24, [sp, #64]
  4081a8:	adrp	x23, 41f000 <ferror@plt+0x1d6c0>
  4081ac:	ldr	w0, [x4, x5, lsl #2]
  4081b0:	stp	x25, x26, [sp, #80]
  4081b4:	add	x20, x23, #0x218
  4081b8:	lsr	w2, w0, w1
  4081bc:	mvn	w2, w2
  4081c0:	and	w2, w2, #0x1
  4081c4:	lsl	w2, w2, w1
  4081c8:	eor	w2, w2, w0
  4081cc:	str	w2, [x4, x5, lsl #2]
  4081d0:	bl	401910 <__errno_location@plt>
  4081d4:	ldr	w25, [x0]
  4081d8:	ldr	w1, [x20, #8]
  4081dc:	mov	x24, x0
  4081e0:	ldr	x19, [x23, #536]
  4081e4:	cmp	w1, #0x0
  4081e8:	b.gt	40822c <ferror@plt+0x68ec>
  4081ec:	add	x0, x20, #0x10
  4081f0:	cmp	x19, x0
  4081f4:	b.eq	4082d4 <ferror@plt+0x6994>  // b.none
  4081f8:	mov	x0, x19
  4081fc:	mov	x1, #0x10                  	// #16
  408200:	bl	409aa0 <ferror@plt+0x8160>
  408204:	mov	x19, x0
  408208:	str	x0, [x23, #536]
  40820c:	ldr	w0, [x20, #8]
  408210:	mov	w23, #0x1                   	// #1
  408214:	mov	w1, #0x0                   	// #0
  408218:	sub	w2, w23, w0
  40821c:	add	x0, x19, w0, sxtw #4
  408220:	sbfiz	x2, x2, #4, #32
  408224:	bl	401700 <memset@plt>
  408228:	str	w23, [x20, #8]
  40822c:	ldp	x20, x23, [x19]
  408230:	add	x6, sp, #0x70
  408234:	ldp	x7, x0, [sp, #144]
  408238:	str	x0, [sp]
  40823c:	ldp	w4, w26, [sp, #104]
  408240:	mov	x2, x22
  408244:	mov	x1, x20
  408248:	mov	x0, x23
  40824c:	orr	w26, w26, #0x1
  408250:	mov	x3, #0xffffffffffffffff    	// #-1
  408254:	mov	w5, w26
  408258:	bl	405ea8 <ferror@plt+0x4568>
  40825c:	cmp	x20, x0
  408260:	b.hi	4082b0 <ferror@plt+0x6970>  // b.pmore
  408264:	add	x20, x0, #0x1
  408268:	str	x20, [x19]
  40826c:	cmp	x23, x21
  408270:	b.eq	40827c <ferror@plt+0x693c>  // b.none
  408274:	mov	x0, x23
  408278:	bl	401850 <free@plt>
  40827c:	mov	x0, x20
  408280:	bl	409a70 <ferror@plt+0x8130>
  408284:	ldp	x7, x1, [sp, #144]
  408288:	str	x0, [x19, #8]
  40828c:	ldr	w4, [sp, #104]
  408290:	mov	x23, x0
  408294:	str	x1, [sp]
  408298:	add	x6, sp, #0x70
  40829c:	mov	w5, w26
  4082a0:	mov	x2, x22
  4082a4:	mov	x1, x20
  4082a8:	mov	x3, #0xffffffffffffffff    	// #-1
  4082ac:	bl	405ea8 <ferror@plt+0x4568>
  4082b0:	ldp	x29, x30, [sp, #16]
  4082b4:	mov	x0, x23
  4082b8:	ldp	x19, x20, [sp, #32]
  4082bc:	ldp	x21, x22, [sp, #48]
  4082c0:	str	w25, [x24]
  4082c4:	ldp	x23, x24, [sp, #64]
  4082c8:	ldp	x25, x26, [sp, #80]
  4082cc:	add	sp, sp, #0xa0
  4082d0:	ret
  4082d4:	mov	x1, #0x10                  	// #16
  4082d8:	mov	x0, #0x0                   	// #0
  4082dc:	bl	409aa0 <ferror@plt+0x8160>
  4082e0:	mov	x19, x0
  4082e4:	str	x0, [x23, #536]
  4082e8:	ldp	x0, x1, [x20, #16]
  4082ec:	stp	x0, x1, [x19]
  4082f0:	b	40820c <ferror@plt+0x68cc>
  4082f4:	nop
  4082f8:	sub	sp, sp, #0xa0
  4082fc:	stp	x29, x30, [sp, #16]
  408300:	add	x29, sp, #0x10
  408304:	stp	x23, x24, [sp, #64]
  408308:	adrp	x23, 41f000 <ferror@plt+0x1d6c0>
  40830c:	add	x23, x23, #0x300
  408310:	stp	x21, x22, [sp, #48]
  408314:	mov	x22, x0
  408318:	adrp	x21, 41f000 <ferror@plt+0x1d6c0>
  40831c:	ldp	x4, x5, [x23, #256]
  408320:	stp	x4, x5, [sp, #104]
  408324:	ldr	w0, [sp, #116]
  408328:	ldp	x4, x5, [x23, #272]
  40832c:	stp	x4, x5, [sp, #120]
  408330:	mvn	w1, w0, lsr #26
  408334:	ldp	x4, x5, [x23, #288]
  408338:	ubfiz	w1, w1, #26, #1
  40833c:	ldr	x2, [x23, #304]
  408340:	eor	w1, w1, w0
  408344:	stp	x19, x20, [sp, #32]
  408348:	add	x20, x21, #0x218
  40834c:	stp	x25, x26, [sp, #80]
  408350:	str	w1, [sp, #116]
  408354:	stp	x4, x5, [sp, #136]
  408358:	str	x2, [sp, #152]
  40835c:	bl	401910 <__errno_location@plt>
  408360:	ldr	w1, [x20, #8]
  408364:	mov	x24, x0
  408368:	ldr	x19, [x21, #536]
  40836c:	cmp	w1, #0x0
  408370:	ldr	w25, [x0]
  408374:	b.gt	4083b8 <ferror@plt+0x6a78>
  408378:	add	x0, x20, #0x10
  40837c:	cmp	x19, x0
  408380:	b.eq	408460 <ferror@plt+0x6b20>  // b.none
  408384:	mov	x0, x19
  408388:	mov	x1, #0x10                  	// #16
  40838c:	bl	409aa0 <ferror@plt+0x8160>
  408390:	mov	x19, x0
  408394:	str	x0, [x21, #536]
  408398:	ldr	w0, [x20, #8]
  40839c:	mov	w21, #0x1                   	// #1
  4083a0:	mov	w1, #0x0                   	// #0
  4083a4:	sub	w2, w21, w0
  4083a8:	add	x0, x19, w0, sxtw #4
  4083ac:	sbfiz	x2, x2, #4, #32
  4083b0:	bl	401700 <memset@plt>
  4083b4:	str	w21, [x20, #8]
  4083b8:	ldp	x20, x21, [x19]
  4083bc:	add	x6, sp, #0x70
  4083c0:	ldp	x7, x0, [sp, #144]
  4083c4:	str	x0, [sp]
  4083c8:	ldp	w4, w26, [sp, #104]
  4083cc:	mov	x2, x22
  4083d0:	mov	x1, x20
  4083d4:	mov	x0, x21
  4083d8:	orr	w26, w26, #0x1
  4083dc:	mov	x3, #0xffffffffffffffff    	// #-1
  4083e0:	mov	w5, w26
  4083e4:	bl	405ea8 <ferror@plt+0x4568>
  4083e8:	cmp	x20, x0
  4083ec:	b.hi	40843c <ferror@plt+0x6afc>  // b.pmore
  4083f0:	add	x20, x0, #0x1
  4083f4:	str	x20, [x19]
  4083f8:	cmp	x21, x23
  4083fc:	b.eq	408408 <ferror@plt+0x6ac8>  // b.none
  408400:	mov	x0, x21
  408404:	bl	401850 <free@plt>
  408408:	mov	x0, x20
  40840c:	bl	409a70 <ferror@plt+0x8130>
  408410:	ldp	x7, x1, [sp, #144]
  408414:	str	x0, [x19, #8]
  408418:	ldr	w4, [sp, #104]
  40841c:	mov	x21, x0
  408420:	str	x1, [sp]
  408424:	add	x6, sp, #0x70
  408428:	mov	w5, w26
  40842c:	mov	x2, x22
  408430:	mov	x1, x20
  408434:	mov	x3, #0xffffffffffffffff    	// #-1
  408438:	bl	405ea8 <ferror@plt+0x4568>
  40843c:	mov	x0, x21
  408440:	ldp	x29, x30, [sp, #16]
  408444:	ldp	x19, x20, [sp, #32]
  408448:	ldp	x21, x22, [sp, #48]
  40844c:	str	w25, [x24]
  408450:	ldp	x23, x24, [sp, #64]
  408454:	ldp	x25, x26, [sp, #80]
  408458:	add	sp, sp, #0xa0
  40845c:	ret
  408460:	mov	x1, #0x10                  	// #16
  408464:	mov	x0, #0x0                   	// #0
  408468:	bl	409aa0 <ferror@plt+0x8160>
  40846c:	mov	x19, x0
  408470:	str	x0, [x21, #536]
  408474:	ldp	x0, x1, [x20, #16]
  408478:	stp	x0, x1, [x19]
  40847c:	b	408398 <ferror@plt+0x6a58>
  408480:	sub	sp, sp, #0xb0
  408484:	stp	x29, x30, [sp, #16]
  408488:	add	x29, sp, #0x10
  40848c:	stp	x21, x22, [sp, #48]
  408490:	adrp	x21, 41f000 <ferror@plt+0x1d6c0>
  408494:	add	x21, x21, #0x300
  408498:	mov	x22, x0
  40849c:	stp	x19, x20, [sp, #32]
  4084a0:	ldp	x4, x5, [x21, #256]
  4084a4:	stp	x4, x5, [sp, #120]
  4084a8:	ldr	w4, [sp, #132]
  4084ac:	ldp	x6, x7, [x21, #272]
  4084b0:	stp	x6, x7, [sp, #136]
  4084b4:	mvn	w2, w4, lsr #26
  4084b8:	ldp	x6, x7, [x21, #288]
  4084bc:	ubfiz	w2, w2, #26, #1
  4084c0:	ldr	x0, [x21, #304]
  4084c4:	eor	w2, w2, w4
  4084c8:	stp	x23, x24, [sp, #64]
  4084cc:	adrp	x24, 41f000 <ferror@plt+0x1d6c0>
  4084d0:	add	x20, x24, #0x218
  4084d4:	mov	x23, x1
  4084d8:	stp	x25, x26, [sp, #80]
  4084dc:	str	x27, [sp, #96]
  4084e0:	str	w2, [sp, #132]
  4084e4:	stp	x6, x7, [sp, #152]
  4084e8:	str	x0, [sp, #168]
  4084ec:	bl	401910 <__errno_location@plt>
  4084f0:	ldr	w1, [x20, #8]
  4084f4:	mov	x25, x0
  4084f8:	ldr	x19, [x24, #536]
  4084fc:	cmp	w1, #0x0
  408500:	ldr	w26, [x0]
  408504:	b.gt	408548 <ferror@plt+0x6c08>
  408508:	add	x0, x20, #0x10
  40850c:	cmp	x19, x0
  408510:	b.eq	4085f4 <ferror@plt+0x6cb4>  // b.none
  408514:	mov	x0, x19
  408518:	mov	x1, #0x10                  	// #16
  40851c:	bl	409aa0 <ferror@plt+0x8160>
  408520:	mov	x19, x0
  408524:	str	x0, [x24, #536]
  408528:	ldr	w0, [x20, #8]
  40852c:	mov	w24, #0x1                   	// #1
  408530:	mov	w1, #0x0                   	// #0
  408534:	sub	w2, w24, w0
  408538:	add	x0, x19, w0, sxtw #4
  40853c:	sbfiz	x2, x2, #4, #32
  408540:	bl	401700 <memset@plt>
  408544:	str	w24, [x20, #8]
  408548:	ldp	x20, x24, [x19]
  40854c:	add	x6, sp, #0x80
  408550:	ldp	x7, x0, [sp, #160]
  408554:	str	x0, [sp]
  408558:	ldp	w4, w27, [sp, #120]
  40855c:	mov	x3, x23
  408560:	mov	x2, x22
  408564:	mov	x1, x20
  408568:	orr	w27, w27, #0x1
  40856c:	mov	x0, x24
  408570:	mov	w5, w27
  408574:	bl	405ea8 <ferror@plt+0x4568>
  408578:	cmp	x20, x0
  40857c:	b.hi	4085cc <ferror@plt+0x6c8c>  // b.pmore
  408580:	add	x20, x0, #0x1
  408584:	str	x20, [x19]
  408588:	cmp	x24, x21
  40858c:	b.eq	408598 <ferror@plt+0x6c58>  // b.none
  408590:	mov	x0, x24
  408594:	bl	401850 <free@plt>
  408598:	mov	x0, x20
  40859c:	bl	409a70 <ferror@plt+0x8130>
  4085a0:	ldp	x7, x1, [sp, #160]
  4085a4:	str	x0, [x19, #8]
  4085a8:	ldr	w4, [sp, #120]
  4085ac:	mov	x24, x0
  4085b0:	str	x1, [sp]
  4085b4:	add	x6, sp, #0x80
  4085b8:	mov	w5, w27
  4085bc:	mov	x3, x23
  4085c0:	mov	x2, x22
  4085c4:	mov	x1, x20
  4085c8:	bl	405ea8 <ferror@plt+0x4568>
  4085cc:	mov	x0, x24
  4085d0:	ldp	x29, x30, [sp, #16]
  4085d4:	ldp	x19, x20, [sp, #32]
  4085d8:	ldp	x21, x22, [sp, #48]
  4085dc:	ldp	x23, x24, [sp, #64]
  4085e0:	ldr	x27, [sp, #96]
  4085e4:	str	w26, [x25]
  4085e8:	ldp	x25, x26, [sp, #80]
  4085ec:	add	sp, sp, #0xb0
  4085f0:	ret
  4085f4:	mov	x1, #0x10                  	// #16
  4085f8:	mov	x0, #0x0                   	// #0
  4085fc:	bl	409aa0 <ferror@plt+0x8160>
  408600:	mov	x19, x0
  408604:	str	x0, [x24, #536]
  408608:	ldp	x0, x1, [x20, #16]
  40860c:	stp	x0, x1, [x19]
  408610:	b	408528 <ferror@plt+0x6be8>
  408614:	nop
  408618:	stp	x29, x30, [sp, #-128]!
  40861c:	cmp	w1, #0xa
  408620:	mov	x29, sp
  408624:	stp	xzr, xzr, [sp, #16]
  408628:	stp	xzr, xzr, [sp, #32]
  40862c:	stp	xzr, xzr, [sp, #48]
  408630:	str	xzr, [sp, #64]
  408634:	b.eq	408660 <ferror@plt+0x6d20>  // b.none
  408638:	mov	w4, w1
  40863c:	mov	w5, #0x4000000             	// #67108864
  408640:	mov	x1, x2
  408644:	add	x3, sp, #0x10
  408648:	mov	x2, #0xffffffffffffffff    	// #-1
  40864c:	str	w4, [sp, #16]
  408650:	str	w5, [sp, #28]
  408654:	bl	407048 <ferror@plt+0x5708>
  408658:	ldp	x29, x30, [sp], #128
  40865c:	ret
  408660:	bl	401780 <abort@plt>
  408664:	nop
  408668:	adrp	x4, 41f000 <ferror@plt+0x1d6c0>
  40866c:	add	x4, x4, #0x300
  408670:	stp	x29, x30, [sp, #-80]!
  408674:	mov	x5, x1
  408678:	mov	w1, #0xa                   	// #10
  40867c:	mov	x29, sp
  408680:	ldp	x8, x9, [x4, #256]
  408684:	stp	x8, x9, [sp, #24]
  408688:	cmp	x5, #0x0
  40868c:	str	w1, [sp, #24]
  408690:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  408694:	ldp	x10, x11, [x4, #272]
  408698:	stp	x10, x11, [sp, #40]
  40869c:	ldp	x8, x9, [x4, #288]
  4086a0:	stp	x8, x9, [sp, #56]
  4086a4:	ldr	x1, [x4, #304]
  4086a8:	str	x1, [sp, #72]
  4086ac:	b.eq	4086d0 <ferror@plt+0x6d90>  // b.none
  4086b0:	mov	x4, x2
  4086b4:	mov	x1, x3
  4086b8:	mov	x2, #0xffffffffffffffff    	// #-1
  4086bc:	add	x3, sp, #0x18
  4086c0:	stp	x5, x4, [sp, #64]
  4086c4:	bl	407048 <ferror@plt+0x5708>
  4086c8:	ldp	x29, x30, [sp], #80
  4086cc:	ret
  4086d0:	bl	401780 <abort@plt>
  4086d4:	nop
  4086d8:	adrp	x5, 41f000 <ferror@plt+0x1d6c0>
  4086dc:	add	x5, x5, #0x300
  4086e0:	stp	x29, x30, [sp, #-80]!
  4086e4:	mov	x6, x1
  4086e8:	mov	w1, #0xa                   	// #10
  4086ec:	mov	x29, sp
  4086f0:	ldp	x8, x9, [x5, #256]
  4086f4:	stp	x8, x9, [sp, #24]
  4086f8:	cmp	x6, #0x0
  4086fc:	str	w1, [sp, #24]
  408700:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  408704:	ldp	x10, x11, [x5, #272]
  408708:	stp	x10, x11, [sp, #40]
  40870c:	ldp	x8, x9, [x5, #288]
  408710:	stp	x8, x9, [sp, #56]
  408714:	ldr	x1, [x5, #304]
  408718:	str	x1, [sp, #72]
  40871c:	b.eq	408740 <ferror@plt+0x6e00>  // b.none
  408720:	mov	x5, x2
  408724:	mov	x1, x3
  408728:	mov	x2, x4
  40872c:	add	x3, sp, #0x18
  408730:	stp	x6, x5, [sp, #64]
  408734:	bl	407048 <ferror@plt+0x5708>
  408738:	ldp	x29, x30, [sp], #80
  40873c:	ret
  408740:	bl	401780 <abort@plt>
  408744:	nop
  408748:	sub	sp, sp, #0xb0
  40874c:	cmp	x0, #0x0
  408750:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  408754:	stp	x29, x30, [sp, #16]
  408758:	add	x29, sp, #0x10
  40875c:	stp	x21, x22, [sp, #48]
  408760:	adrp	x22, 41f000 <ferror@plt+0x1d6c0>
  408764:	add	x22, x22, #0x300
  408768:	mov	x21, x0
  40876c:	stp	x19, x20, [sp, #32]
  408770:	mov	w19, #0xa                   	// #10
  408774:	ldp	x4, x5, [x22, #256]
  408778:	stp	x4, x5, [sp, #120]
  40877c:	ldp	x4, x5, [x22, #272]
  408780:	stp	x23, x24, [sp, #64]
  408784:	ldp	x6, x7, [x22, #288]
  408788:	stp	x25, x26, [sp, #80]
  40878c:	ldr	x0, [x22, #304]
  408790:	str	x27, [sp, #96]
  408794:	str	w19, [sp, #120]
  408798:	stp	x4, x5, [sp, #136]
  40879c:	stp	x6, x7, [sp, #152]
  4087a0:	str	x0, [sp, #168]
  4087a4:	b.eq	4088f4 <ferror@plt+0x6fb4>  // b.none
  4087a8:	adrp	x27, 41f000 <ferror@plt+0x1d6c0>
  4087ac:	add	x26, x27, #0x218
  4087b0:	mov	x20, x1
  4087b4:	mov	x24, x2
  4087b8:	stp	x21, x1, [sp, #160]
  4087bc:	bl	401910 <__errno_location@plt>
  4087c0:	ldr	w1, [x26, #8]
  4087c4:	mov	w4, w19
  4087c8:	ldr	w25, [x0]
  4087cc:	ldr	x19, [x27, #536]
  4087d0:	mov	x23, x0
  4087d4:	cmp	w1, #0x0
  4087d8:	b.gt	408828 <ferror@plt+0x6ee8>
  4087dc:	add	x0, x26, #0x10
  4087e0:	cmp	x19, x0
  4087e4:	b.eq	4088d4 <ferror@plt+0x6f94>  // b.none
  4087e8:	mov	x0, x19
  4087ec:	mov	x1, #0x10                  	// #16
  4087f0:	bl	409aa0 <ferror@plt+0x8160>
  4087f4:	mov	x19, x0
  4087f8:	str	x0, [x27, #536]
  4087fc:	ldr	w0, [x26, #8]
  408800:	mov	w20, #0x1                   	// #1
  408804:	mov	w1, #0x0                   	// #0
  408808:	sub	w2, w20, w0
  40880c:	add	x0, x19, w0, sxtw #4
  408810:	sbfiz	x2, x2, #4, #32
  408814:	bl	401700 <memset@plt>
  408818:	ldr	w4, [sp, #120]
  40881c:	str	w20, [x26, #8]
  408820:	ldr	x21, [sp, #160]
  408824:	ldr	x20, [sp, #168]
  408828:	mov	x7, x21
  40882c:	ldp	x27, x21, [x19]
  408830:	str	x20, [sp]
  408834:	ldr	w26, [sp, #124]
  408838:	add	x6, sp, #0x80
  40883c:	mov	x2, x24
  408840:	mov	x3, #0xffffffffffffffff    	// #-1
  408844:	orr	w26, w26, #0x1
  408848:	mov	w5, w26
  40884c:	mov	x1, x27
  408850:	mov	x0, x21
  408854:	bl	405ea8 <ferror@plt+0x4568>
  408858:	cmp	x27, x0
  40885c:	b.hi	4088ac <ferror@plt+0x6f6c>  // b.pmore
  408860:	add	x20, x0, #0x1
  408864:	str	x20, [x19]
  408868:	cmp	x21, x22
  40886c:	b.eq	408878 <ferror@plt+0x6f38>  // b.none
  408870:	mov	x0, x21
  408874:	bl	401850 <free@plt>
  408878:	mov	x0, x20
  40887c:	bl	409a70 <ferror@plt+0x8130>
  408880:	ldp	x7, x1, [sp, #160]
  408884:	str	x0, [x19, #8]
  408888:	ldr	w4, [sp, #120]
  40888c:	mov	x21, x0
  408890:	str	x1, [sp]
  408894:	add	x6, sp, #0x80
  408898:	mov	w5, w26
  40889c:	mov	x2, x24
  4088a0:	mov	x1, x20
  4088a4:	mov	x3, #0xffffffffffffffff    	// #-1
  4088a8:	bl	405ea8 <ferror@plt+0x4568>
  4088ac:	mov	x0, x21
  4088b0:	ldp	x29, x30, [sp, #16]
  4088b4:	ldp	x19, x20, [sp, #32]
  4088b8:	ldp	x21, x22, [sp, #48]
  4088bc:	ldr	x27, [sp, #96]
  4088c0:	str	w25, [x23]
  4088c4:	ldp	x23, x24, [sp, #64]
  4088c8:	ldp	x25, x26, [sp, #80]
  4088cc:	add	sp, sp, #0xb0
  4088d0:	ret
  4088d4:	mov	x1, #0x10                  	// #16
  4088d8:	mov	x0, #0x0                   	// #0
  4088dc:	bl	409aa0 <ferror@plt+0x8160>
  4088e0:	mov	x19, x0
  4088e4:	str	x0, [x27, #536]
  4088e8:	ldp	x0, x1, [x26, #16]
  4088ec:	stp	x0, x1, [x19]
  4088f0:	b	4087fc <ferror@plt+0x6ebc>
  4088f4:	bl	401780 <abort@plt>
  4088f8:	sub	sp, sp, #0xb0
  4088fc:	cmp	x0, #0x0
  408900:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  408904:	stp	x29, x30, [sp, #16]
  408908:	add	x29, sp, #0x10
  40890c:	stp	x21, x22, [sp, #48]
  408910:	adrp	x22, 41f000 <ferror@plt+0x1d6c0>
  408914:	add	x22, x22, #0x300
  408918:	mov	x21, x0
  40891c:	stp	x19, x20, [sp, #32]
  408920:	mov	w19, #0xa                   	// #10
  408924:	ldp	x6, x7, [x22, #256]
  408928:	stp	x6, x7, [sp, #120]
  40892c:	add	x4, x22, #0x100
  408930:	ldp	x6, x7, [x4, #16]
  408934:	stp	x23, x24, [sp, #64]
  408938:	ldp	x8, x9, [x4, #32]
  40893c:	stp	x25, x26, [sp, #80]
  408940:	ldr	x0, [x4, #48]
  408944:	stp	x27, x28, [sp, #96]
  408948:	str	w19, [sp, #120]
  40894c:	stp	x6, x7, [sp, #136]
  408950:	stp	x8, x9, [sp, #152]
  408954:	str	x0, [sp, #168]
  408958:	b.eq	408aac <ferror@plt+0x716c>  // b.none
  40895c:	adrp	x28, 41f000 <ferror@plt+0x1d6c0>
  408960:	add	x27, x28, #0x218
  408964:	mov	x20, x1
  408968:	mov	x24, x2
  40896c:	mov	x25, x3
  408970:	stp	x21, x1, [sp, #160]
  408974:	bl	401910 <__errno_location@plt>
  408978:	ldr	w1, [x27, #8]
  40897c:	mov	w4, w19
  408980:	ldr	w26, [x0]
  408984:	mov	x23, x0
  408988:	ldr	x19, [x28, #536]
  40898c:	cmp	w1, #0x0
  408990:	b.gt	4089e0 <ferror@plt+0x70a0>
  408994:	add	x0, x27, #0x10
  408998:	cmp	x19, x0
  40899c:	b.eq	408a8c <ferror@plt+0x714c>  // b.none
  4089a0:	mov	x0, x19
  4089a4:	mov	x1, #0x10                  	// #16
  4089a8:	bl	409aa0 <ferror@plt+0x8160>
  4089ac:	mov	x19, x0
  4089b0:	str	x0, [x28, #536]
  4089b4:	ldr	w0, [x27, #8]
  4089b8:	mov	w20, #0x1                   	// #1
  4089bc:	mov	w1, #0x0                   	// #0
  4089c0:	sub	w2, w20, w0
  4089c4:	add	x0, x19, w0, sxtw #4
  4089c8:	sbfiz	x2, x2, #4, #32
  4089cc:	bl	401700 <memset@plt>
  4089d0:	ldr	w4, [sp, #120]
  4089d4:	str	w20, [x27, #8]
  4089d8:	ldr	x21, [sp, #160]
  4089dc:	ldr	x20, [sp, #168]
  4089e0:	mov	x7, x21
  4089e4:	ldp	x28, x21, [x19]
  4089e8:	str	x20, [sp]
  4089ec:	ldr	w27, [sp, #124]
  4089f0:	add	x6, sp, #0x80
  4089f4:	mov	x3, x25
  4089f8:	mov	x2, x24
  4089fc:	orr	w27, w27, #0x1
  408a00:	mov	w5, w27
  408a04:	mov	x1, x28
  408a08:	mov	x0, x21
  408a0c:	bl	405ea8 <ferror@plt+0x4568>
  408a10:	cmp	x28, x0
  408a14:	b.hi	408a64 <ferror@plt+0x7124>  // b.pmore
  408a18:	add	x20, x0, #0x1
  408a1c:	str	x20, [x19]
  408a20:	cmp	x21, x22
  408a24:	b.eq	408a30 <ferror@plt+0x70f0>  // b.none
  408a28:	mov	x0, x21
  408a2c:	bl	401850 <free@plt>
  408a30:	mov	x0, x20
  408a34:	bl	409a70 <ferror@plt+0x8130>
  408a38:	ldp	x7, x1, [sp, #160]
  408a3c:	str	x0, [x19, #8]
  408a40:	ldr	w4, [sp, #120]
  408a44:	mov	x21, x0
  408a48:	str	x1, [sp]
  408a4c:	add	x6, sp, #0x80
  408a50:	mov	w5, w27
  408a54:	mov	x3, x25
  408a58:	mov	x2, x24
  408a5c:	mov	x1, x20
  408a60:	bl	405ea8 <ferror@plt+0x4568>
  408a64:	mov	x0, x21
  408a68:	ldp	x29, x30, [sp, #16]
  408a6c:	ldp	x19, x20, [sp, #32]
  408a70:	ldp	x21, x22, [sp, #48]
  408a74:	ldp	x27, x28, [sp, #96]
  408a78:	str	w26, [x23]
  408a7c:	ldp	x23, x24, [sp, #64]
  408a80:	ldp	x25, x26, [sp, #80]
  408a84:	add	sp, sp, #0xb0
  408a88:	ret
  408a8c:	mov	x1, #0x10                  	// #16
  408a90:	mov	x0, #0x0                   	// #0
  408a94:	bl	409aa0 <ferror@plt+0x8160>
  408a98:	mov	x19, x0
  408a9c:	str	x0, [x28, #536]
  408aa0:	ldp	x0, x1, [x27, #16]
  408aa4:	stp	x0, x1, [x19]
  408aa8:	b	4089b4 <ferror@plt+0x7074>
  408aac:	bl	401780 <abort@plt>
  408ab0:	sub	sp, sp, #0x80
  408ab4:	stp	x29, x30, [sp, #16]
  408ab8:	add	x29, sp, #0x10
  408abc:	stp	x19, x20, [sp, #32]
  408ac0:	mov	w19, w0
  408ac4:	stp	x21, x22, [sp, #48]
  408ac8:	stp	x23, x24, [sp, #64]
  408acc:	mov	x23, x1
  408ad0:	mov	x24, x2
  408ad4:	stp	x25, x26, [sp, #80]
  408ad8:	adrp	x26, 41f000 <ferror@plt+0x1d6c0>
  408adc:	stp	x27, x28, [sp, #96]
  408ae0:	bl	401910 <__errno_location@plt>
  408ae4:	mov	x22, x0
  408ae8:	ldr	w0, [x0]
  408aec:	str	w0, [sp, #124]
  408af0:	ldr	x21, [x26, #536]
  408af4:	tbnz	w19, #31, 408c38 <ferror@plt+0x72f8>
  408af8:	add	x20, x26, #0x218
  408afc:	ldr	w0, [x20, #8]
  408b00:	cmp	w19, w0
  408b04:	b.lt	408b54 <ferror@plt+0x7214>  // b.tstop
  408b08:	mov	w0, #0x7fffffff            	// #2147483647
  408b0c:	cmp	w19, w0
  408b10:	b.eq	408c34 <ferror@plt+0x72f4>  // b.none
  408b14:	add	w27, w19, #0x1
  408b18:	add	x0, x20, #0x10
  408b1c:	cmp	x21, x0
  408b20:	sbfiz	x1, x27, #4, #32
  408b24:	b.eq	408c18 <ferror@plt+0x72d8>  // b.none
  408b28:	mov	x0, x21
  408b2c:	bl	409aa0 <ferror@plt+0x8160>
  408b30:	mov	x21, x0
  408b34:	str	x0, [x26, #536]
  408b38:	ldr	w0, [x20, #8]
  408b3c:	mov	w1, #0x0                   	// #0
  408b40:	sub	w2, w27, w0
  408b44:	add	x0, x21, w0, sxtw #4
  408b48:	sbfiz	x2, x2, #4, #32
  408b4c:	bl	401700 <memset@plt>
  408b50:	str	w27, [x20, #8]
  408b54:	sbfiz	x19, x19, #4, #32
  408b58:	add	x6, x20, #0x28
  408b5c:	add	x26, x21, x19
  408b60:	mov	x3, x24
  408b64:	ldp	x7, x0, [x20, #72]
  408b68:	mov	x2, x23
  408b6c:	ldp	w4, w5, [x20, #32]
  408b70:	ldr	x27, [x21, x19]
  408b74:	orr	w25, w5, #0x1
  408b78:	ldr	x28, [x26, #8]
  408b7c:	str	x0, [sp]
  408b80:	mov	x1, x27
  408b84:	mov	w5, w25
  408b88:	mov	x0, x28
  408b8c:	bl	405ea8 <ferror@plt+0x4568>
  408b90:	cmp	x27, x0
  408b94:	b.hi	408bec <ferror@plt+0x72ac>  // b.pmore
  408b98:	add	x27, x0, #0x1
  408b9c:	str	x27, [x21, x19]
  408ba0:	adrp	x0, 41f000 <ferror@plt+0x1d6c0>
  408ba4:	add	x0, x0, #0x300
  408ba8:	cmp	x28, x0
  408bac:	b.eq	408bb8 <ferror@plt+0x7278>  // b.none
  408bb0:	mov	x0, x28
  408bb4:	bl	401850 <free@plt>
  408bb8:	mov	x0, x27
  408bbc:	bl	409a70 <ferror@plt+0x8130>
  408bc0:	ldp	x7, x1, [x20, #72]
  408bc4:	str	x0, [x26, #8]
  408bc8:	ldr	w4, [x20, #32]
  408bcc:	mov	x28, x0
  408bd0:	str	x1, [sp]
  408bd4:	mov	w5, w25
  408bd8:	mov	x3, x24
  408bdc:	mov	x2, x23
  408be0:	add	x6, x20, #0x28
  408be4:	mov	x1, x27
  408be8:	bl	405ea8 <ferror@plt+0x4568>
  408bec:	ldr	w0, [sp, #124]
  408bf0:	ldp	x29, x30, [sp, #16]
  408bf4:	ldp	x19, x20, [sp, #32]
  408bf8:	ldp	x23, x24, [sp, #64]
  408bfc:	ldp	x25, x26, [sp, #80]
  408c00:	str	w0, [x22]
  408c04:	mov	x0, x28
  408c08:	ldp	x21, x22, [sp, #48]
  408c0c:	ldp	x27, x28, [sp, #96]
  408c10:	add	sp, sp, #0x80
  408c14:	ret
  408c18:	mov	x0, #0x0                   	// #0
  408c1c:	bl	409aa0 <ferror@plt+0x8160>
  408c20:	mov	x21, x0
  408c24:	str	x0, [x26, #536]
  408c28:	ldp	x0, x1, [x20, #16]
  408c2c:	stp	x0, x1, [x21]
  408c30:	b	408b38 <ferror@plt+0x71f8>
  408c34:	bl	409c38 <ferror@plt+0x82f8>
  408c38:	bl	401780 <abort@plt>
  408c3c:	nop
  408c40:	sub	sp, sp, #0x70
  408c44:	stp	x29, x30, [sp, #16]
  408c48:	add	x29, sp, #0x10
  408c4c:	stp	x19, x20, [sp, #32]
  408c50:	stp	x21, x22, [sp, #48]
  408c54:	adrp	x21, 41f000 <ferror@plt+0x1d6c0>
  408c58:	add	x19, x21, #0x218
  408c5c:	stp	x23, x24, [sp, #64]
  408c60:	mov	x24, x0
  408c64:	stp	x25, x26, [sp, #80]
  408c68:	mov	x25, x1
  408c6c:	str	x27, [sp, #96]
  408c70:	bl	401910 <__errno_location@plt>
  408c74:	mov	x23, x0
  408c78:	ldr	w0, [x19, #8]
  408c7c:	ldr	x20, [x21, #536]
  408c80:	cmp	w0, #0x0
  408c84:	ldr	w26, [x23]
  408c88:	b.gt	408ccc <ferror@plt+0x738c>
  408c8c:	add	x0, x19, #0x10
  408c90:	cmp	x20, x0
  408c94:	b.eq	408d80 <ferror@plt+0x7440>  // b.none
  408c98:	mov	x0, x20
  408c9c:	mov	x1, #0x10                  	// #16
  408ca0:	bl	409aa0 <ferror@plt+0x8160>
  408ca4:	mov	x20, x0
  408ca8:	str	x0, [x21, #536]
  408cac:	ldr	w0, [x19, #8]
  408cb0:	mov	w21, #0x1                   	// #1
  408cb4:	mov	w1, #0x0                   	// #0
  408cb8:	sub	w2, w21, w0
  408cbc:	add	x0, x20, w0, sxtw #4
  408cc0:	sbfiz	x2, x2, #4, #32
  408cc4:	bl	401700 <memset@plt>
  408cc8:	str	w21, [x19, #8]
  408ccc:	ldp	x21, x22, [x20]
  408cd0:	add	x6, x19, #0x28
  408cd4:	ldp	x7, x0, [x19, #72]
  408cd8:	str	x0, [sp]
  408cdc:	ldp	w4, w27, [x19, #32]
  408ce0:	mov	x3, x25
  408ce4:	mov	x2, x24
  408ce8:	mov	x1, x21
  408cec:	orr	w27, w27, #0x1
  408cf0:	mov	x0, x22
  408cf4:	mov	w5, w27
  408cf8:	bl	405ea8 <ferror@plt+0x4568>
  408cfc:	cmp	x21, x0
  408d00:	b.hi	408d58 <ferror@plt+0x7418>  // b.pmore
  408d04:	add	x21, x0, #0x1
  408d08:	str	x21, [x20]
  408d0c:	adrp	x0, 41f000 <ferror@plt+0x1d6c0>
  408d10:	add	x0, x0, #0x300
  408d14:	cmp	x22, x0
  408d18:	b.eq	408d24 <ferror@plt+0x73e4>  // b.none
  408d1c:	mov	x0, x22
  408d20:	bl	401850 <free@plt>
  408d24:	mov	x0, x21
  408d28:	bl	409a70 <ferror@plt+0x8130>
  408d2c:	ldp	x7, x1, [x19, #72]
  408d30:	str	x0, [x20, #8]
  408d34:	ldr	w4, [x19, #32]
  408d38:	mov	x22, x0
  408d3c:	str	x1, [sp]
  408d40:	mov	w5, w27
  408d44:	mov	x3, x25
  408d48:	mov	x2, x24
  408d4c:	add	x6, x19, #0x28
  408d50:	mov	x1, x21
  408d54:	bl	405ea8 <ferror@plt+0x4568>
  408d58:	mov	x0, x22
  408d5c:	ldp	x29, x30, [sp, #16]
  408d60:	ldp	x19, x20, [sp, #32]
  408d64:	ldp	x21, x22, [sp, #48]
  408d68:	ldr	x27, [sp, #96]
  408d6c:	str	w26, [x23]
  408d70:	ldp	x23, x24, [sp, #64]
  408d74:	ldp	x25, x26, [sp, #80]
  408d78:	add	sp, sp, #0x70
  408d7c:	ret
  408d80:	mov	x1, #0x10                  	// #16
  408d84:	mov	x0, #0x0                   	// #0
  408d88:	bl	409aa0 <ferror@plt+0x8160>
  408d8c:	mov	x20, x0
  408d90:	str	x0, [x21, #536]
  408d94:	ldp	x0, x1, [x19, #16]
  408d98:	stp	x0, x1, [x20]
  408d9c:	b	408cac <ferror@plt+0x736c>
  408da0:	sub	sp, sp, #0x70
  408da4:	stp	x29, x30, [sp, #16]
  408da8:	add	x29, sp, #0x10
  408dac:	stp	x21, x22, [sp, #48]
  408db0:	adrp	x22, 41f000 <ferror@plt+0x1d6c0>
  408db4:	stp	x19, x20, [sp, #32]
  408db8:	mov	w19, w0
  408dbc:	stp	x23, x24, [sp, #64]
  408dc0:	mov	x24, x1
  408dc4:	stp	x25, x26, [sp, #80]
  408dc8:	stp	x27, x28, [sp, #96]
  408dcc:	bl	401910 <__errno_location@plt>
  408dd0:	ldr	w25, [x0]
  408dd4:	ldr	x21, [x22, #536]
  408dd8:	tbnz	w19, #31, 408f1c <ferror@plt+0x75dc>
  408ddc:	add	x20, x22, #0x218
  408de0:	mov	x23, x0
  408de4:	ldr	w0, [x20, #8]
  408de8:	cmp	w19, w0
  408dec:	b.lt	408e3c <ferror@plt+0x74fc>  // b.tstop
  408df0:	mov	w0, #0x7fffffff            	// #2147483647
  408df4:	cmp	w19, w0
  408df8:	b.eq	408f18 <ferror@plt+0x75d8>  // b.none
  408dfc:	add	w26, w19, #0x1
  408e00:	add	x0, x20, #0x10
  408e04:	cmp	x21, x0
  408e08:	sbfiz	x1, x26, #4, #32
  408e0c:	b.eq	408efc <ferror@plt+0x75bc>  // b.none
  408e10:	mov	x0, x21
  408e14:	bl	409aa0 <ferror@plt+0x8160>
  408e18:	mov	x21, x0
  408e1c:	str	x0, [x22, #536]
  408e20:	ldr	w0, [x20, #8]
  408e24:	mov	w1, #0x0                   	// #0
  408e28:	sub	w2, w26, w0
  408e2c:	add	x0, x21, w0, sxtw #4
  408e30:	sbfiz	x2, x2, #4, #32
  408e34:	bl	401700 <memset@plt>
  408e38:	str	w26, [x20, #8]
  408e3c:	sbfiz	x19, x19, #4, #32
  408e40:	add	x6, x20, #0x28
  408e44:	add	x26, x21, x19
  408e48:	mov	x2, x24
  408e4c:	ldp	x7, x0, [x20, #72]
  408e50:	mov	x3, #0xffffffffffffffff    	// #-1
  408e54:	ldp	w4, w28, [x20, #32]
  408e58:	ldr	x22, [x21, x19]
  408e5c:	orr	w28, w28, #0x1
  408e60:	ldr	x27, [x26, #8]
  408e64:	str	x0, [sp]
  408e68:	mov	x1, x22
  408e6c:	mov	w5, w28
  408e70:	mov	x0, x27
  408e74:	bl	405ea8 <ferror@plt+0x4568>
  408e78:	cmp	x22, x0
  408e7c:	b.hi	408ed4 <ferror@plt+0x7594>  // b.pmore
  408e80:	add	x22, x0, #0x1
  408e84:	str	x22, [x21, x19]
  408e88:	adrp	x0, 41f000 <ferror@plt+0x1d6c0>
  408e8c:	add	x0, x0, #0x300
  408e90:	cmp	x27, x0
  408e94:	b.eq	408ea0 <ferror@plt+0x7560>  // b.none
  408e98:	mov	x0, x27
  408e9c:	bl	401850 <free@plt>
  408ea0:	mov	x0, x22
  408ea4:	bl	409a70 <ferror@plt+0x8130>
  408ea8:	ldp	x7, x1, [x20, #72]
  408eac:	str	x0, [x26, #8]
  408eb0:	ldr	w4, [x20, #32]
  408eb4:	mov	x27, x0
  408eb8:	str	x1, [sp]
  408ebc:	mov	w5, w28
  408ec0:	mov	x2, x24
  408ec4:	add	x6, x20, #0x28
  408ec8:	mov	x1, x22
  408ecc:	mov	x3, #0xffffffffffffffff    	// #-1
  408ed0:	bl	405ea8 <ferror@plt+0x4568>
  408ed4:	mov	x0, x27
  408ed8:	ldp	x29, x30, [sp, #16]
  408edc:	ldp	x19, x20, [sp, #32]
  408ee0:	ldp	x21, x22, [sp, #48]
  408ee4:	ldp	x27, x28, [sp, #96]
  408ee8:	str	w25, [x23]
  408eec:	ldp	x23, x24, [sp, #64]
  408ef0:	ldp	x25, x26, [sp, #80]
  408ef4:	add	sp, sp, #0x70
  408ef8:	ret
  408efc:	mov	x0, #0x0                   	// #0
  408f00:	bl	409aa0 <ferror@plt+0x8160>
  408f04:	mov	x21, x0
  408f08:	str	x0, [x22, #536]
  408f0c:	ldp	x0, x1, [x20, #16]
  408f10:	stp	x0, x1, [x21]
  408f14:	b	408e20 <ferror@plt+0x74e0>
  408f18:	bl	409c38 <ferror@plt+0x82f8>
  408f1c:	bl	401780 <abort@plt>
  408f20:	sub	sp, sp, #0x60
  408f24:	stp	x29, x30, [sp, #16]
  408f28:	add	x29, sp, #0x10
  408f2c:	stp	x19, x20, [sp, #32]
  408f30:	stp	x21, x22, [sp, #48]
  408f34:	adrp	x21, 41f000 <ferror@plt+0x1d6c0>
  408f38:	add	x19, x21, #0x218
  408f3c:	stp	x23, x24, [sp, #64]
  408f40:	mov	x24, x0
  408f44:	stp	x25, x26, [sp, #80]
  408f48:	bl	401910 <__errno_location@plt>
  408f4c:	mov	x23, x0
  408f50:	ldr	w0, [x19, #8]
  408f54:	ldr	x20, [x21, #536]
  408f58:	cmp	w0, #0x0
  408f5c:	ldr	w25, [x23]
  408f60:	b.gt	408fa4 <ferror@plt+0x7664>
  408f64:	add	x0, x19, #0x10
  408f68:	cmp	x20, x0
  408f6c:	b.eq	409054 <ferror@plt+0x7714>  // b.none
  408f70:	mov	x0, x20
  408f74:	mov	x1, #0x10                  	// #16
  408f78:	bl	409aa0 <ferror@plt+0x8160>
  408f7c:	mov	x20, x0
  408f80:	str	x0, [x21, #536]
  408f84:	ldr	w0, [x19, #8]
  408f88:	mov	w21, #0x1                   	// #1
  408f8c:	mov	w1, #0x0                   	// #0
  408f90:	sub	w2, w21, w0
  408f94:	add	x0, x20, w0, sxtw #4
  408f98:	sbfiz	x2, x2, #4, #32
  408f9c:	bl	401700 <memset@plt>
  408fa0:	str	w21, [x19, #8]
  408fa4:	ldp	x21, x22, [x20]
  408fa8:	add	x6, x19, #0x28
  408fac:	ldp	x7, x0, [x19, #72]
  408fb0:	str	x0, [sp]
  408fb4:	ldp	w4, w26, [x19, #32]
  408fb8:	mov	x2, x24
  408fbc:	mov	x1, x21
  408fc0:	mov	x0, x22
  408fc4:	orr	w26, w26, #0x1
  408fc8:	mov	x3, #0xffffffffffffffff    	// #-1
  408fcc:	mov	w5, w26
  408fd0:	bl	405ea8 <ferror@plt+0x4568>
  408fd4:	cmp	x21, x0
  408fd8:	b.hi	409030 <ferror@plt+0x76f0>  // b.pmore
  408fdc:	add	x21, x0, #0x1
  408fe0:	str	x21, [x20]
  408fe4:	adrp	x0, 41f000 <ferror@plt+0x1d6c0>
  408fe8:	add	x0, x0, #0x300
  408fec:	cmp	x22, x0
  408ff0:	b.eq	408ffc <ferror@plt+0x76bc>  // b.none
  408ff4:	mov	x0, x22
  408ff8:	bl	401850 <free@plt>
  408ffc:	mov	x0, x21
  409000:	bl	409a70 <ferror@plt+0x8130>
  409004:	ldp	x7, x1, [x19, #72]
  409008:	str	x0, [x20, #8]
  40900c:	ldr	w4, [x19, #32]
  409010:	mov	x22, x0
  409014:	str	x1, [sp]
  409018:	mov	w5, w26
  40901c:	mov	x2, x24
  409020:	add	x6, x19, #0x28
  409024:	mov	x1, x21
  409028:	mov	x3, #0xffffffffffffffff    	// #-1
  40902c:	bl	405ea8 <ferror@plt+0x4568>
  409030:	mov	x0, x22
  409034:	ldp	x29, x30, [sp, #16]
  409038:	ldp	x19, x20, [sp, #32]
  40903c:	ldp	x21, x22, [sp, #48]
  409040:	str	w25, [x23]
  409044:	ldp	x23, x24, [sp, #64]
  409048:	ldp	x25, x26, [sp, #80]
  40904c:	add	sp, sp, #0x60
  409050:	ret
  409054:	mov	x1, #0x10                  	// #16
  409058:	mov	x0, #0x0                   	// #0
  40905c:	bl	409aa0 <ferror@plt+0x8160>
  409060:	mov	x20, x0
  409064:	str	x0, [x21, #536]
  409068:	ldp	x0, x1, [x19, #16]
  40906c:	stp	x0, x1, [x20]
  409070:	b	408f84 <ferror@plt+0x7644>
  409074:	nop
  409078:	mov	w2, #0x3                   	// #3
  40907c:	mov	w1, #0x0                   	// #0
  409080:	b	40a8c0 <ferror@plt+0x8f80>
  409084:	nop
  409088:	sub	sp, sp, #0x50
  40908c:	stp	x29, x30, [sp, #32]
  409090:	add	x29, sp, #0x20
  409094:	stp	x19, x20, [sp, #48]
  409098:	mov	x19, x5
  40909c:	mov	x20, x4
  4090a0:	str	x21, [sp, #64]
  4090a4:	mov	x5, x3
  4090a8:	mov	x21, x0
  4090ac:	cbz	x1, 409288 <ferror@plt+0x7948>
  4090b0:	mov	x4, x2
  4090b4:	mov	x3, x1
  4090b8:	adrp	x2, 40c000 <ferror@plt+0xa6c0>
  4090bc:	mov	w1, #0x1                   	// #1
  4090c0:	add	x2, x2, #0x358
  4090c4:	bl	401800 <__fprintf_chk@plt>
  4090c8:	mov	w2, #0x5                   	// #5
  4090cc:	adrp	x1, 40c000 <ferror@plt+0xa6c0>
  4090d0:	mov	x0, #0x0                   	// #0
  4090d4:	add	x1, x1, #0x370
  4090d8:	bl	4018c0 <dcgettext@plt>
  4090dc:	mov	x3, x0
  4090e0:	mov	w4, #0x7e3                 	// #2019
  4090e4:	mov	w1, #0x1                   	// #1
  4090e8:	mov	x0, x21
  4090ec:	adrp	x2, 40c000 <ferror@plt+0xa6c0>
  4090f0:	add	x2, x2, #0x670
  4090f4:	bl	401800 <__fprintf_chk@plt>
  4090f8:	mov	w2, #0x5                   	// #5
  4090fc:	adrp	x1, 40c000 <ferror@plt+0xa6c0>
  409100:	mov	x0, #0x0                   	// #0
  409104:	add	x1, x1, #0x378
  409108:	bl	4018c0 <dcgettext@plt>
  40910c:	mov	x1, x21
  409110:	bl	4018d0 <fputs_unlocked@plt>
  409114:	cmp	x19, #0x5
  409118:	b.eq	4092a4 <ferror@plt+0x7964>  // b.none
  40911c:	b.hi	409170 <ferror@plt+0x7830>  // b.pmore
  409120:	cmp	x19, #0x2
  409124:	b.eq	4092e4 <ferror@plt+0x79a4>  // b.none
  409128:	b.ls	4091e4 <ferror@plt+0x78a4>  // b.plast
  40912c:	cmp	x19, #0x3
  409130:	b.eq	409364 <ferror@plt+0x7a24>  // b.none
  409134:	mov	w2, #0x5                   	// #5
  409138:	adrp	x1, 40c000 <ferror@plt+0xa6c0>
  40913c:	mov	x0, #0x0                   	// #0
  409140:	add	x1, x1, #0x490
  409144:	bl	4018c0 <dcgettext@plt>
  409148:	mov	x2, x0
  40914c:	ldp	x3, x4, [x20]
  409150:	mov	x0, x21
  409154:	ldp	x5, x6, [x20, #16]
  409158:	mov	w1, #0x1                   	// #1
  40915c:	ldp	x29, x30, [sp, #32]
  409160:	ldp	x19, x20, [sp, #48]
  409164:	ldr	x21, [sp, #64]
  409168:	add	sp, sp, #0x50
  40916c:	b	401800 <__fprintf_chk@plt>
  409170:	cmp	x19, #0x8
  409174:	b.eq	4093a0 <ferror@plt+0x7a60>  // b.none
  409178:	b.ls	409228 <ferror@plt+0x78e8>  // b.plast
  40917c:	cmp	x19, #0x9
  409180:	b.ne	409354 <ferror@plt+0x7a14>  // b.any
  409184:	adrp	x1, 40c000 <ferror@plt+0xa6c0>
  409188:	add	x1, x1, #0x560
  40918c:	mov	w2, #0x5                   	// #5
  409190:	mov	x0, #0x0                   	// #0
  409194:	bl	4018c0 <dcgettext@plt>
  409198:	ldp	x7, x8, [x20, #32]
  40919c:	mov	x2, x0
  4091a0:	ldp	x3, x4, [x20]
  4091a4:	mov	x0, x21
  4091a8:	ldp	x5, x6, [x20, #16]
  4091ac:	str	x8, [sp]
  4091b0:	mov	w1, #0x1                   	// #1
  4091b4:	ldr	x8, [x20, #48]
  4091b8:	str	x8, [sp, #8]
  4091bc:	ldr	x8, [x20, #56]
  4091c0:	str	x8, [sp, #16]
  4091c4:	ldr	x8, [x20, #64]
  4091c8:	str	x8, [sp, #24]
  4091cc:	bl	401800 <__fprintf_chk@plt>
  4091d0:	ldp	x29, x30, [sp, #32]
  4091d4:	ldp	x19, x20, [sp, #48]
  4091d8:	ldr	x21, [sp, #64]
  4091dc:	add	sp, sp, #0x50
  4091e0:	ret
  4091e4:	cbz	x19, 409274 <ferror@plt+0x7934>
  4091e8:	cmp	x19, #0x1
  4091ec:	b.ne	409354 <ferror@plt+0x7a14>  // b.any
  4091f0:	mov	w2, #0x5                   	// #5
  4091f4:	adrp	x1, 40c000 <ferror@plt+0xa6c0>
  4091f8:	mov	x0, #0x0                   	// #0
  4091fc:	add	x1, x1, #0x448
  409200:	bl	4018c0 <dcgettext@plt>
  409204:	mov	x2, x0
  409208:	mov	w1, w19
  40920c:	mov	x0, x21
  409210:	ldr	x3, [x20]
  409214:	ldp	x29, x30, [sp, #32]
  409218:	ldp	x19, x20, [sp, #48]
  40921c:	ldr	x21, [sp, #64]
  409220:	add	sp, sp, #0x50
  409224:	b	401800 <__fprintf_chk@plt>
  409228:	cmp	x19, #0x6
  40922c:	b.eq	40931c <ferror@plt+0x79dc>  // b.none
  409230:	cmp	x19, #0x7
  409234:	b.ne	409354 <ferror@plt+0x7a14>  // b.any
  409238:	mov	w2, #0x5                   	// #5
  40923c:	adrp	x1, 40c000 <ferror@plt+0xa6c0>
  409240:	mov	x0, #0x0                   	// #0
  409244:	add	x1, x1, #0x500
  409248:	bl	4018c0 <dcgettext@plt>
  40924c:	mov	x2, x0
  409250:	ldp	x7, x8, [x20, #32]
  409254:	mov	x0, x21
  409258:	ldp	x3, x4, [x20]
  40925c:	mov	w1, #0x1                   	// #1
  409260:	ldp	x5, x6, [x20, #16]
  409264:	str	x8, [sp]
  409268:	ldr	x8, [x20, #48]
  40926c:	str	x8, [sp, #8]
  409270:	bl	401800 <__fprintf_chk@plt>
  409274:	ldp	x29, x30, [sp, #32]
  409278:	ldp	x19, x20, [sp, #48]
  40927c:	ldr	x21, [sp, #64]
  409280:	add	sp, sp, #0x50
  409284:	ret
  409288:	mov	x4, x3
  40928c:	mov	w1, #0x1                   	// #1
  409290:	mov	x3, x2
  409294:	adrp	x2, 40c000 <ferror@plt+0xa6c0>
  409298:	add	x2, x2, #0x368
  40929c:	bl	401800 <__fprintf_chk@plt>
  4092a0:	b	4090c8 <ferror@plt+0x7788>
  4092a4:	mov	w2, w19
  4092a8:	adrp	x1, 40c000 <ferror@plt+0xa6c0>
  4092ac:	mov	x0, #0x0                   	// #0
  4092b0:	add	x1, x1, #0x4b0
  4092b4:	bl	4018c0 <dcgettext@plt>
  4092b8:	mov	x2, x0
  4092bc:	ldp	x3, x4, [x20]
  4092c0:	mov	x0, x21
  4092c4:	ldp	x5, x6, [x20, #16]
  4092c8:	mov	w1, #0x1                   	// #1
  4092cc:	ldp	x29, x30, [sp, #32]
  4092d0:	ldr	x7, [x20, #32]
  4092d4:	ldp	x19, x20, [sp, #48]
  4092d8:	ldr	x21, [sp, #64]
  4092dc:	add	sp, sp, #0x50
  4092e0:	b	401800 <__fprintf_chk@plt>
  4092e4:	mov	w2, #0x5                   	// #5
  4092e8:	adrp	x1, 40c000 <ferror@plt+0xa6c0>
  4092ec:	mov	x0, #0x0                   	// #0
  4092f0:	add	x1, x1, #0x458
  4092f4:	bl	4018c0 <dcgettext@plt>
  4092f8:	mov	x2, x0
  4092fc:	ldp	x3, x4, [x20]
  409300:	mov	x0, x21
  409304:	ldp	x29, x30, [sp, #32]
  409308:	mov	w1, #0x1                   	// #1
  40930c:	ldp	x19, x20, [sp, #48]
  409310:	ldr	x21, [sp, #64]
  409314:	add	sp, sp, #0x50
  409318:	b	401800 <__fprintf_chk@plt>
  40931c:	mov	w2, #0x5                   	// #5
  409320:	adrp	x1, 40c000 <ferror@plt+0xa6c0>
  409324:	mov	x0, #0x0                   	// #0
  409328:	add	x1, x1, #0x4d8
  40932c:	bl	4018c0 <dcgettext@plt>
  409330:	mov	x2, x0
  409334:	ldp	x3, x4, [x20]
  409338:	mov	x0, x21
  40933c:	ldp	x5, x6, [x20, #16]
  409340:	mov	w1, #0x1                   	// #1
  409344:	ldp	x7, x8, [x20, #32]
  409348:	str	x8, [sp]
  40934c:	bl	401800 <__fprintf_chk@plt>
  409350:	b	409274 <ferror@plt+0x7934>
  409354:	adrp	x1, 40c000 <ferror@plt+0xa6c0>
  409358:	mov	w2, #0x5                   	// #5
  40935c:	add	x1, x1, #0x598
  409360:	b	409190 <ferror@plt+0x7850>
  409364:	mov	w2, #0x5                   	// #5
  409368:	adrp	x1, 40c000 <ferror@plt+0xa6c0>
  40936c:	mov	x0, #0x0                   	// #0
  409370:	add	x1, x1, #0x470
  409374:	bl	4018c0 <dcgettext@plt>
  409378:	mov	x2, x0
  40937c:	ldp	x3, x4, [x20]
  409380:	mov	x0, x21
  409384:	ldr	x5, [x20, #16]
  409388:	mov	w1, #0x1                   	// #1
  40938c:	ldp	x29, x30, [sp, #32]
  409390:	ldp	x19, x20, [sp, #48]
  409394:	ldr	x21, [sp, #64]
  409398:	add	sp, sp, #0x50
  40939c:	b	401800 <__fprintf_chk@plt>
  4093a0:	mov	w2, #0x5                   	// #5
  4093a4:	adrp	x1, 40c000 <ferror@plt+0xa6c0>
  4093a8:	mov	x0, #0x0                   	// #0
  4093ac:	add	x1, x1, #0x530
  4093b0:	bl	4018c0 <dcgettext@plt>
  4093b4:	mov	x2, x0
  4093b8:	ldp	x7, x8, [x20, #32]
  4093bc:	mov	x0, x21
  4093c0:	ldp	x3, x4, [x20]
  4093c4:	mov	w1, #0x1                   	// #1
  4093c8:	ldp	x5, x6, [x20, #16]
  4093cc:	str	x8, [sp]
  4093d0:	ldr	x8, [x20, #48]
  4093d4:	str	x8, [sp, #8]
  4093d8:	ldr	x8, [x20, #56]
  4093dc:	str	x8, [sp, #16]
  4093e0:	bl	401800 <__fprintf_chk@plt>
  4093e4:	b	409274 <ferror@plt+0x7934>
  4093e8:	ldr	x5, [x4]
  4093ec:	cbz	x5, 409408 <ferror@plt+0x7ac8>
  4093f0:	mov	x5, #0x0                   	// #0
  4093f4:	nop
  4093f8:	add	x5, x5, #0x1
  4093fc:	ldr	x6, [x4, x5, lsl #3]
  409400:	cbnz	x6, 4093f8 <ferror@plt+0x7ab8>
  409404:	b	409088 <ferror@plt+0x7748>
  409408:	mov	x5, #0x0                   	// #0
  40940c:	b	409088 <ferror@plt+0x7748>
  409410:	stp	x29, x30, [sp, #-96]!
  409414:	mov	x29, sp
  409418:	ldp	x6, x8, [x4]
  40941c:	ldr	w7, [x4, #24]
  409420:	add	x5, x6, #0xf
  409424:	and	x5, x5, #0xfffffffffffffff8
  409428:	tbnz	w7, #31, 409510 <ferror@plt+0x7bd0>
  40942c:	ldr	x4, [x6]
  409430:	str	x4, [sp, #16]
  409434:	cbz	x4, 409560 <ferror@plt+0x7c20>
  409438:	add	x4, x5, #0xf
  40943c:	ldr	x5, [x5]
  409440:	str	x5, [sp, #24]
  409444:	and	x4, x4, #0xfffffffffffffff8
  409448:	cbz	x5, 40954c <ferror@plt+0x7c0c>
  40944c:	add	x5, x4, #0xf
  409450:	and	x5, x5, #0xfffffffffffffff8
  409454:	ldr	x4, [x4]
  409458:	str	x4, [sp, #32]
  40945c:	cbz	x4, 4094fc <ferror@plt+0x7bbc>
  409460:	add	x6, x5, #0xf
  409464:	and	x6, x6, #0xfffffffffffffff8
  409468:	ldr	x4, [x5]
  40946c:	str	x4, [sp, #40]
  409470:	cbz	x4, 409574 <ferror@plt+0x7c34>
  409474:	ldr	x5, [x6]
  409478:	str	x5, [sp, #48]
  40947c:	add	x4, x6, #0xf
  409480:	and	x4, x4, #0xfffffffffffffff8
  409484:	cbz	x5, 409588 <ferror@plt+0x7c48>
  409488:	add	x6, x4, #0xf
  40948c:	and	x6, x6, #0xfffffffffffffff8
  409490:	ldr	x4, [x4]
  409494:	str	x4, [sp, #56]
  409498:	cbz	x4, 409590 <ferror@plt+0x7c50>
  40949c:	ldr	x5, [x6]
  4094a0:	str	x5, [sp, #64]
  4094a4:	add	x4, x6, #0xf
  4094a8:	and	x4, x4, #0xfffffffffffffff8
  4094ac:	cbz	x5, 409598 <ferror@plt+0x7c58>
  4094b0:	add	x5, x4, #0xf
  4094b4:	and	x5, x5, #0xfffffffffffffff8
  4094b8:	ldr	x4, [x4]
  4094bc:	str	x4, [sp, #72]
  4094c0:	cbz	x4, 4095a0 <ferror@plt+0x7c60>
  4094c4:	add	x6, x5, #0xf
  4094c8:	and	x6, x6, #0xfffffffffffffff8
  4094cc:	ldr	x4, [x5]
  4094d0:	str	x4, [sp, #80]
  4094d4:	cbz	x4, 4095a8 <ferror@plt+0x7c68>
  4094d8:	ldr	x4, [x6]
  4094dc:	str	x4, [sp, #88]
  4094e0:	cmp	x4, #0x0
  4094e4:	cset	x5, ne  // ne = any
  4094e8:	add	x5, x5, #0x9
  4094ec:	add	x4, sp, #0x10
  4094f0:	bl	409088 <ferror@plt+0x7748>
  4094f4:	ldp	x29, x30, [sp], #96
  4094f8:	ret
  4094fc:	add	x4, sp, #0x10
  409500:	mov	x5, #0x2                   	// #2
  409504:	bl	409088 <ferror@plt+0x7748>
  409508:	ldp	x29, x30, [sp], #96
  40950c:	ret
  409510:	add	w4, w7, #0x8
  409514:	cmp	w4, #0x0
  409518:	b.gt	40942c <ferror@plt+0x7aec>
  40951c:	ldr	x9, [x8, w7, sxtw]
  409520:	str	x9, [sp, #16]
  409524:	cbz	x9, 409560 <ferror@plt+0x7c20>
  409528:	cbz	w4, 4096d8 <ferror@plt+0x7d98>
  40952c:	add	w9, w7, #0x10
  409530:	cmp	w9, #0x0
  409534:	b.le	4095b0 <ferror@plt+0x7c70>
  409538:	mov	x4, x5
  40953c:	mov	x5, x6
  409540:	ldr	x5, [x5]
  409544:	str	x5, [sp, #24]
  409548:	cbnz	x5, 40944c <ferror@plt+0x7b0c>
  40954c:	add	x4, sp, #0x10
  409550:	mov	x5, #0x1                   	// #1
  409554:	bl	409088 <ferror@plt+0x7748>
  409558:	ldp	x29, x30, [sp], #96
  40955c:	ret
  409560:	add	x4, sp, #0x10
  409564:	mov	x5, #0x0                   	// #0
  409568:	bl	409088 <ferror@plt+0x7748>
  40956c:	ldp	x29, x30, [sp], #96
  409570:	ret
  409574:	add	x4, sp, #0x10
  409578:	mov	x5, #0x3                   	// #3
  40957c:	bl	409088 <ferror@plt+0x7748>
  409580:	ldp	x29, x30, [sp], #96
  409584:	ret
  409588:	mov	x5, #0x4                   	// #4
  40958c:	b	4094ec <ferror@plt+0x7bac>
  409590:	mov	x5, #0x5                   	// #5
  409594:	b	4094ec <ferror@plt+0x7bac>
  409598:	mov	x5, #0x6                   	// #6
  40959c:	b	4094ec <ferror@plt+0x7bac>
  4095a0:	mov	x5, #0x7                   	// #7
  4095a4:	b	4094ec <ferror@plt+0x7bac>
  4095a8:	mov	x5, #0x8                   	// #8
  4095ac:	b	4094ec <ferror@plt+0x7bac>
  4095b0:	ldr	x4, [x8, w4, sxtw]
  4095b4:	str	x4, [sp, #24]
  4095b8:	cbz	x4, 40954c <ferror@plt+0x7c0c>
  4095bc:	cbz	w9, 409700 <ferror@plt+0x7dc0>
  4095c0:	add	w10, w7, #0x18
  4095c4:	mov	x4, x6
  4095c8:	cmp	w10, #0x0
  4095cc:	b.gt	409454 <ferror@plt+0x7b14>
  4095d0:	ldr	x4, [x8, w9, sxtw]
  4095d4:	str	x4, [sp, #32]
  4095d8:	cbz	x4, 4094fc <ferror@plt+0x7bbc>
  4095dc:	cbz	w10, 4096f8 <ferror@plt+0x7db8>
  4095e0:	add	w4, w7, #0x20
  4095e4:	cmp	w4, #0x0
  4095e8:	b.le	4095fc <ferror@plt+0x7cbc>
  4095ec:	add	x4, x6, #0xf
  4095f0:	mov	x5, x6
  4095f4:	and	x6, x4, #0xfffffffffffffff8
  4095f8:	b	409468 <ferror@plt+0x7b28>
  4095fc:	ldr	x5, [x8, w10, sxtw]
  409600:	str	x5, [sp, #40]
  409604:	cbz	x5, 409574 <ferror@plt+0x7c34>
  409608:	cbz	w4, 409474 <ferror@plt+0x7b34>
  40960c:	add	w5, w7, #0x28
  409610:	cmp	w5, #0x0
  409614:	b.gt	409474 <ferror@plt+0x7b34>
  409618:	ldr	x4, [x8, w4, sxtw]
  40961c:	str	x4, [sp, #48]
  409620:	cbz	x4, 409588 <ferror@plt+0x7c48>
  409624:	cbz	w5, 4096f0 <ferror@plt+0x7db0>
  409628:	add	w4, w7, #0x30
  40962c:	cmp	w4, #0x0
  409630:	b.le	409644 <ferror@plt+0x7d04>
  409634:	add	x5, x6, #0xf
  409638:	mov	x4, x6
  40963c:	and	x6, x5, #0xfffffffffffffff8
  409640:	b	409490 <ferror@plt+0x7b50>
  409644:	ldr	x5, [x8, w5, sxtw]
  409648:	str	x5, [sp, #56]
  40964c:	cbz	x5, 409590 <ferror@plt+0x7c50>
  409650:	cbz	w4, 40949c <ferror@plt+0x7b5c>
  409654:	add	w5, w7, #0x38
  409658:	cmp	w5, #0x0
  40965c:	b.gt	40949c <ferror@plt+0x7b5c>
  409660:	ldr	x4, [x8, w4, sxtw]
  409664:	str	x4, [sp, #64]
  409668:	cbz	x4, 409598 <ferror@plt+0x7c58>
  40966c:	cbz	w5, 4096e8 <ferror@plt+0x7da8>
  409670:	add	w9, w7, #0x40
  409674:	cmp	w9, #0x0
  409678:	b.le	40968c <ferror@plt+0x7d4c>
  40967c:	add	x5, x6, #0xf
  409680:	mov	x4, x6
  409684:	and	x5, x5, #0xfffffffffffffff8
  409688:	b	4094b8 <ferror@plt+0x7b78>
  40968c:	ldr	x4, [x8, w5, sxtw]
  409690:	str	x4, [sp, #72]
  409694:	cbz	x4, 4095a0 <ferror@plt+0x7c60>
  409698:	cbz	w9, 4096e0 <ferror@plt+0x7da0>
  40969c:	add	w4, w7, #0x48
  4096a0:	cmp	w4, #0x0
  4096a4:	b.le	4096b8 <ferror@plt+0x7d78>
  4096a8:	add	x4, x6, #0xf
  4096ac:	mov	x5, x6
  4096b0:	and	x6, x4, #0xfffffffffffffff8
  4096b4:	b	4094cc <ferror@plt+0x7b8c>
  4096b8:	ldr	x5, [x8, w9, sxtw]
  4096bc:	str	x5, [sp, #80]
  4096c0:	cbz	x5, 4095a8 <ferror@plt+0x7c68>
  4096c4:	cbz	w4, 4094d8 <ferror@plt+0x7b98>
  4096c8:	add	x8, x8, w4, sxtw
  4096cc:	cmn	w7, #0x4f
  4096d0:	csel	x6, x8, x6, lt  // lt = tstop
  4096d4:	b	4094d8 <ferror@plt+0x7b98>
  4096d8:	mov	x5, x6
  4096dc:	b	409438 <ferror@plt+0x7af8>
  4096e0:	mov	x5, x6
  4096e4:	b	4094c4 <ferror@plt+0x7b84>
  4096e8:	mov	x4, x6
  4096ec:	b	4094b0 <ferror@plt+0x7b70>
  4096f0:	mov	x4, x6
  4096f4:	b	409488 <ferror@plt+0x7b48>
  4096f8:	mov	x5, x6
  4096fc:	b	409460 <ferror@plt+0x7b20>
  409700:	mov	x4, x6
  409704:	b	40944c <ferror@plt+0x7b0c>
  409708:	stp	x29, x30, [sp, #-288]!
  40970c:	mov	w10, #0xffffffe0            	// #-32
  409710:	mov	w9, #0xffffff80            	// #-128
  409714:	mov	x29, sp
  409718:	add	x11, sp, #0x100
  40971c:	add	x12, sp, #0x120
  409720:	stp	x12, x12, [sp, #16]
  409724:	str	x11, [sp, #32]
  409728:	stp	w10, w9, [sp, #40]
  40972c:	str	x4, [sp, #48]
  409730:	str	q0, [sp, #128]
  409734:	str	q1, [sp, #144]
  409738:	str	q2, [sp, #160]
  40973c:	str	q3, [sp, #176]
  409740:	str	q4, [sp, #192]
  409744:	str	q5, [sp, #208]
  409748:	str	q6, [sp, #224]
  40974c:	str	q7, [sp, #240]
  409750:	stp	x4, x5, [sp, #256]
  409754:	stp	x6, x7, [sp, #272]
  409758:	cbz	x4, 409848 <ferror@plt+0x7f08>
  40975c:	str	x5, [sp, #56]
  409760:	cbz	x5, 409840 <ferror@plt+0x7f00>
  409764:	str	x6, [sp, #64]
  409768:	mov	x5, #0x2                   	// #2
  40976c:	cbz	x6, 4097e0 <ferror@plt+0x7ea0>
  409770:	str	x7, [sp, #72]
  409774:	mov	x5, #0x3                   	// #3
  409778:	cbz	x7, 4097e0 <ferror@plt+0x7ea0>
  40977c:	ldr	x4, [sp, #288]
  409780:	str	x4, [sp, #80]
  409784:	mov	x5, #0x4                   	// #4
  409788:	cbz	x4, 4097e0 <ferror@plt+0x7ea0>
  40978c:	ldr	x5, [sp, #296]
  409790:	str	x5, [sp, #88]
  409794:	add	x4, sp, #0x130
  409798:	cbz	x5, 4097f0 <ferror@plt+0x7eb0>
  40979c:	ldr	x5, [x4]
  4097a0:	str	x5, [sp, #96]
  4097a4:	add	x4, x4, #0x8
  4097a8:	cbz	x5, 409804 <ferror@plt+0x7ec4>
  4097ac:	ldr	x5, [x4]
  4097b0:	str	x5, [sp, #104]
  4097b4:	add	x4, x4, #0x8
  4097b8:	cbz	x5, 409818 <ferror@plt+0x7ed8>
  4097bc:	ldr	x5, [x4]
  4097c0:	str	x5, [sp, #112]
  4097c4:	add	x4, x4, #0x8
  4097c8:	cbz	x5, 40982c <ferror@plt+0x7eec>
  4097cc:	ldr	x4, [x4]
  4097d0:	str	x4, [sp, #120]
  4097d4:	cmp	x4, #0x0
  4097d8:	cset	x5, ne  // ne = any
  4097dc:	add	x5, x5, #0x9
  4097e0:	add	x4, sp, #0x30
  4097e4:	bl	409088 <ferror@plt+0x7748>
  4097e8:	ldp	x29, x30, [sp], #288
  4097ec:	ret
  4097f0:	add	x4, sp, #0x30
  4097f4:	mov	x5, #0x5                   	// #5
  4097f8:	bl	409088 <ferror@plt+0x7748>
  4097fc:	ldp	x29, x30, [sp], #288
  409800:	ret
  409804:	add	x4, sp, #0x30
  409808:	mov	x5, #0x6                   	// #6
  40980c:	bl	409088 <ferror@plt+0x7748>
  409810:	ldp	x29, x30, [sp], #288
  409814:	ret
  409818:	add	x4, sp, #0x30
  40981c:	mov	x5, #0x7                   	// #7
  409820:	bl	409088 <ferror@plt+0x7748>
  409824:	ldp	x29, x30, [sp], #288
  409828:	ret
  40982c:	add	x4, sp, #0x30
  409830:	mov	x5, #0x8                   	// #8
  409834:	bl	409088 <ferror@plt+0x7748>
  409838:	ldp	x29, x30, [sp], #288
  40983c:	ret
  409840:	mov	x5, #0x1                   	// #1
  409844:	b	4097e0 <ferror@plt+0x7ea0>
  409848:	mov	x5, #0x0                   	// #0
  40984c:	b	4097e0 <ferror@plt+0x7ea0>
  409850:	stp	x29, x30, [sp, #-16]!
  409854:	mov	w2, #0x5                   	// #5
  409858:	adrp	x1, 40c000 <ferror@plt+0xa6c0>
  40985c:	mov	x29, sp
  409860:	add	x1, x1, #0x5d8
  409864:	mov	x0, #0x0                   	// #0
  409868:	bl	4018c0 <dcgettext@plt>
  40986c:	mov	x1, x0
  409870:	adrp	x2, 40c000 <ferror@plt+0xa6c0>
  409874:	mov	w0, #0x1                   	// #1
  409878:	add	x2, x2, #0x5f0
  40987c:	bl	4016f0 <__printf_chk@plt>
  409880:	mov	w2, #0x5                   	// #5
  409884:	adrp	x1, 40c000 <ferror@plt+0xa6c0>
  409888:	mov	x0, #0x0                   	// #0
  40988c:	add	x1, x1, #0x608
  409890:	bl	4018c0 <dcgettext@plt>
  409894:	mov	x1, x0
  409898:	adrp	x3, 40b000 <ferror@plt+0x96c0>
  40989c:	add	x3, x3, #0x530
  4098a0:	adrp	x2, 40b000 <ferror@plt+0x96c0>
  4098a4:	mov	w0, #0x1                   	// #1
  4098a8:	add	x2, x2, #0x558
  4098ac:	bl	4016f0 <__printf_chk@plt>
  4098b0:	mov	w2, #0x5                   	// #5
  4098b4:	adrp	x1, 40c000 <ferror@plt+0xa6c0>
  4098b8:	mov	x0, #0x0                   	// #0
  4098bc:	add	x1, x1, #0x620
  4098c0:	bl	4018c0 <dcgettext@plt>
  4098c4:	ldp	x29, x30, [sp], #16
  4098c8:	adrp	x1, 41f000 <ferror@plt+0x1d6c0>
  4098cc:	ldr	x1, [x1, #656]
  4098d0:	b	4018d0 <fputs_unlocked@plt>
  4098d4:	nop
  4098d8:	stp	x29, x30, [sp, #-32]!
  4098dc:	umulh	x2, x0, x1
  4098e0:	mov	x29, sp
  4098e4:	str	x19, [sp, #16]
  4098e8:	mul	x19, x0, x1
  4098ec:	cmp	x2, #0x0
  4098f0:	cset	x0, ne  // ne = any
  4098f4:	tbnz	x19, #63, 40991c <ferror@plt+0x7fdc>
  4098f8:	cbnz	x0, 40991c <ferror@plt+0x7fdc>
  4098fc:	mov	x0, x19
  409900:	bl	4016b0 <malloc@plt>
  409904:	cmp	x0, #0x0
  409908:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  40990c:	b.ne	40991c <ferror@plt+0x7fdc>  // b.any
  409910:	ldr	x19, [sp, #16]
  409914:	ldp	x29, x30, [sp], #32
  409918:	ret
  40991c:	bl	409c38 <ferror@plt+0x82f8>
  409920:	stp	x29, x30, [sp, #-32]!
  409924:	umulh	x4, x1, x2
  409928:	mov	x29, sp
  40992c:	str	x19, [sp, #16]
  409930:	mul	x19, x1, x2
  409934:	cmp	x4, #0x0
  409938:	cset	x1, ne  // ne = any
  40993c:	tbnz	x19, #63, 409984 <ferror@plt+0x8044>
  409940:	cbnz	x1, 409984 <ferror@plt+0x8044>
  409944:	cmp	x19, #0x0
  409948:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  40994c:	b.ne	409970 <ferror@plt+0x8030>  // b.any
  409950:	mov	x1, x19
  409954:	bl	401740 <realloc@plt>
  409958:	cmp	x0, #0x0
  40995c:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  409960:	b.ne	409984 <ferror@plt+0x8044>  // b.any
  409964:	ldr	x19, [sp, #16]
  409968:	ldp	x29, x30, [sp], #32
  40996c:	ret
  409970:	bl	401850 <free@plt>
  409974:	mov	x0, #0x0                   	// #0
  409978:	ldr	x19, [sp, #16]
  40997c:	ldp	x29, x30, [sp], #32
  409980:	ret
  409984:	bl	409c38 <ferror@plt+0x82f8>
  409988:	stp	x29, x30, [sp, #-32]!
  40998c:	mov	x4, x0
  409990:	mov	x29, sp
  409994:	ldr	x3, [x1]
  409998:	str	x19, [sp, #16]
  40999c:	cbz	x0, 4099ec <ferror@plt+0x80ac>
  4099a0:	mov	x5, #0x5555555555555555    	// #6148914691236517205
  4099a4:	movk	x5, #0x5554
  4099a8:	udiv	x5, x5, x2
  4099ac:	cmp	x5, x3
  4099b0:	b.ls	409a38 <ferror@plt+0x80f8>  // b.plast
  4099b4:	add	x19, x3, #0x1
  4099b8:	add	x19, x19, x3, lsr #1
  4099bc:	str	x19, [x1]
  4099c0:	mul	x19, x2, x19
  4099c4:	cbz	x19, 409a24 <ferror@plt+0x80e4>
  4099c8:	mov	x0, x4
  4099cc:	mov	x1, x19
  4099d0:	bl	401740 <realloc@plt>
  4099d4:	cmp	x0, #0x0
  4099d8:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  4099dc:	b.ne	409a38 <ferror@plt+0x80f8>  // b.any
  4099e0:	ldr	x19, [sp, #16]
  4099e4:	ldp	x29, x30, [sp], #32
  4099e8:	ret
  4099ec:	cbz	x3, 409a10 <ferror@plt+0x80d0>
  4099f0:	umulh	x0, x3, x2
  4099f4:	mul	x19, x3, x2
  4099f8:	cmp	x0, #0x0
  4099fc:	cset	x0, ne  // ne = any
  409a00:	tbnz	x19, #63, 409a38 <ferror@plt+0x80f8>
  409a04:	cbnz	x0, 409a38 <ferror@plt+0x80f8>
  409a08:	str	x3, [x1]
  409a0c:	b	4099c8 <ferror@plt+0x8088>
  409a10:	mov	x3, #0x80                  	// #128
  409a14:	cmp	x2, x3
  409a18:	udiv	x3, x3, x2
  409a1c:	cinc	x3, x3, hi  // hi = pmore
  409a20:	b	4099f0 <ferror@plt+0x80b0>
  409a24:	bl	401850 <free@plt>
  409a28:	mov	x0, #0x0                   	// #0
  409a2c:	ldr	x19, [sp, #16]
  409a30:	ldp	x29, x30, [sp], #32
  409a34:	ret
  409a38:	bl	409c38 <ferror@plt+0x82f8>
  409a3c:	nop
  409a40:	stp	x29, x30, [sp, #-32]!
  409a44:	mov	x29, sp
  409a48:	str	x19, [sp, #16]
  409a4c:	mov	x19, x0
  409a50:	bl	4016b0 <malloc@plt>
  409a54:	cmp	x0, #0x0
  409a58:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  409a5c:	b.ne	409a6c <ferror@plt+0x812c>  // b.any
  409a60:	ldr	x19, [sp, #16]
  409a64:	ldp	x29, x30, [sp], #32
  409a68:	ret
  409a6c:	bl	409c38 <ferror@plt+0x82f8>
  409a70:	stp	x29, x30, [sp, #-32]!
  409a74:	mov	x29, sp
  409a78:	str	x19, [sp, #16]
  409a7c:	mov	x19, x0
  409a80:	bl	4016b0 <malloc@plt>
  409a84:	cmp	x0, #0x0
  409a88:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  409a8c:	b.ne	409a9c <ferror@plt+0x815c>  // b.any
  409a90:	ldr	x19, [sp, #16]
  409a94:	ldp	x29, x30, [sp], #32
  409a98:	ret
  409a9c:	bl	409c38 <ferror@plt+0x82f8>
  409aa0:	stp	x29, x30, [sp, #-32]!
  409aa4:	cmp	x1, #0x0
  409aa8:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  409aac:	mov	x29, sp
  409ab0:	b.ne	409ad8 <ferror@plt+0x8198>  // b.any
  409ab4:	str	x19, [sp, #16]
  409ab8:	mov	x19, x1
  409abc:	bl	401740 <realloc@plt>
  409ac0:	cmp	x0, #0x0
  409ac4:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  409ac8:	b.ne	409ae8 <ferror@plt+0x81a8>  // b.any
  409acc:	ldr	x19, [sp, #16]
  409ad0:	ldp	x29, x30, [sp], #32
  409ad4:	ret
  409ad8:	bl	401850 <free@plt>
  409adc:	mov	x0, #0x0                   	// #0
  409ae0:	ldp	x29, x30, [sp], #32
  409ae4:	ret
  409ae8:	bl	409c38 <ferror@plt+0x82f8>
  409aec:	nop
  409af0:	stp	x29, x30, [sp, #-16]!
  409af4:	mov	x2, x1
  409af8:	mov	x29, sp
  409afc:	ldr	x1, [x1]
  409b00:	cbz	x0, 409b30 <ferror@plt+0x81f0>
  409b04:	mov	x3, #0x5555555555555555    	// #6148914691236517205
  409b08:	movk	x3, #0x5553
  409b0c:	cmp	x1, x3
  409b10:	b.hi	409b44 <ferror@plt+0x8204>  // b.pmore
  409b14:	add	x3, x1, #0x1
  409b18:	add	x1, x3, x1, lsr #1
  409b1c:	str	x1, [x2]
  409b20:	bl	401740 <realloc@plt>
  409b24:	cbz	x0, 409b44 <ferror@plt+0x8204>
  409b28:	ldp	x29, x30, [sp], #16
  409b2c:	ret
  409b30:	cmp	x1, #0x0
  409b34:	cbnz	x1, 409b40 <ferror@plt+0x8200>
  409b38:	mov	x1, #0x80                  	// #128
  409b3c:	b	409b1c <ferror@plt+0x81dc>
  409b40:	b.ge	409b1c <ferror@plt+0x81dc>  // b.tcont
  409b44:	bl	409c38 <ferror@plt+0x82f8>
  409b48:	stp	x29, x30, [sp, #-32]!
  409b4c:	mov	x1, #0x1                   	// #1
  409b50:	mov	x29, sp
  409b54:	str	x19, [sp, #16]
  409b58:	mov	x19, x0
  409b5c:	bl	401730 <calloc@plt>
  409b60:	cmp	x0, #0x0
  409b64:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  409b68:	b.ne	409b78 <ferror@plt+0x8238>  // b.any
  409b6c:	ldr	x19, [sp, #16]
  409b70:	ldp	x29, x30, [sp], #32
  409b74:	ret
  409b78:	bl	409c38 <ferror@plt+0x82f8>
  409b7c:	nop
  409b80:	umulh	x4, x0, x1
  409b84:	stp	x29, x30, [sp, #-16]!
  409b88:	mul	x2, x0, x1
  409b8c:	cmp	x4, #0x0
  409b90:	mov	x29, sp
  409b94:	cset	x3, ne  // ne = any
  409b98:	tbnz	x2, #63, 409bb0 <ferror@plt+0x8270>
  409b9c:	cbnz	x3, 409bb0 <ferror@plt+0x8270>
  409ba0:	bl	401730 <calloc@plt>
  409ba4:	cbz	x0, 409bb0 <ferror@plt+0x8270>
  409ba8:	ldp	x29, x30, [sp], #16
  409bac:	ret
  409bb0:	bl	409c38 <ferror@plt+0x82f8>
  409bb4:	nop
  409bb8:	stp	x29, x30, [sp, #-32]!
  409bbc:	mov	x29, sp
  409bc0:	stp	x19, x20, [sp, #16]
  409bc4:	mov	x19, x1
  409bc8:	mov	x20, x0
  409bcc:	mov	x0, x1
  409bd0:	bl	4016b0 <malloc@plt>
  409bd4:	cmp	x0, #0x0
  409bd8:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  409bdc:	b.ne	409bf4 <ferror@plt+0x82b4>  // b.any
  409be0:	mov	x2, x19
  409be4:	mov	x1, x20
  409be8:	ldp	x19, x20, [sp, #16]
  409bec:	ldp	x29, x30, [sp], #32
  409bf0:	b	4015a0 <memcpy@plt>
  409bf4:	bl	409c38 <ferror@plt+0x82f8>
  409bf8:	stp	x29, x30, [sp, #-32]!
  409bfc:	mov	x29, sp
  409c00:	stp	x19, x20, [sp, #16]
  409c04:	mov	x20, x0
  409c08:	bl	4015e0 <strlen@plt>
  409c0c:	add	x19, x0, #0x1
  409c10:	mov	x0, x19
  409c14:	bl	4016b0 <malloc@plt>
  409c18:	cbz	x0, 409c30 <ferror@plt+0x82f0>
  409c1c:	mov	x2, x19
  409c20:	mov	x1, x20
  409c24:	ldp	x19, x20, [sp, #16]
  409c28:	ldp	x29, x30, [sp], #32
  409c2c:	b	4015a0 <memcpy@plt>
  409c30:	bl	409c38 <ferror@plt+0x82f8>
  409c34:	nop
  409c38:	stp	x29, x30, [sp, #-32]!
  409c3c:	adrp	x0, 41f000 <ferror@plt+0x1d6c0>
  409c40:	mov	w2, #0x5                   	// #5
  409c44:	mov	x29, sp
  409c48:	str	x19, [sp, #16]
  409c4c:	adrp	x1, 40c000 <ferror@plt+0xa6c0>
  409c50:	ldr	w19, [x0, #528]
  409c54:	add	x1, x1, #0x6a0
  409c58:	mov	x0, #0x0                   	// #0
  409c5c:	bl	4018c0 <dcgettext@plt>
  409c60:	adrp	x2, 40b000 <ferror@plt+0x96c0>
  409c64:	mov	x3, x0
  409c68:	add	x2, x2, #0x648
  409c6c:	mov	w0, w19
  409c70:	mov	w1, #0x0                   	// #0
  409c74:	bl	401600 <error@plt>
  409c78:	bl	401780 <abort@plt>
  409c7c:	nop
  409c80:	stp	x29, x30, [sp, #-80]!
  409c84:	mov	x29, sp
  409c88:	stp	x19, x20, [sp, #16]
  409c8c:	mov	w19, w6
  409c90:	stp	x21, x22, [sp, #32]
  409c94:	mov	x22, x5
  409c98:	mov	x21, x0
  409c9c:	stp	x23, x24, [sp, #48]
  409ca0:	mov	x24, x2
  409ca4:	mov	x23, x3
  409ca8:	mov	w2, w1
  409cac:	add	x3, sp, #0x48
  409cb0:	mov	x1, #0x0                   	// #0
  409cb4:	bl	40a378 <ferror@plt+0x8a38>
  409cb8:	cbnz	w0, 409cf0 <ferror@plt+0x83b0>
  409cbc:	ldr	x20, [sp, #72]
  409cc0:	cmp	x20, x24
  409cc4:	ccmp	x20, x23, #0x2, cs  // cs = hs, nlast
  409cc8:	b.ls	409d44 <ferror@plt+0x8404>  // b.plast
  409ccc:	bl	401910 <__errno_location@plt>
  409cd0:	mov	x1, #0x3fffffff            	// #1073741823
  409cd4:	cmp	x20, x1
  409cd8:	b.ls	409d5c <ferror@plt+0x841c>  // b.plast
  409cdc:	mov	w20, #0x4b                  	// #75
  409ce0:	str	w20, [x0]
  409ce4:	cbnz	w19, 409d1c <ferror@plt+0x83dc>
  409ce8:	mov	w19, #0x1                   	// #1
  409cec:	b	409d1c <ferror@plt+0x83dc>
  409cf0:	mov	w20, w0
  409cf4:	bl	401910 <__errno_location@plt>
  409cf8:	cmp	w20, #0x1
  409cfc:	b.eq	409d70 <ferror@plt+0x8430>  // b.none
  409d00:	cmp	w20, #0x3
  409d04:	b.eq	409d88 <ferror@plt+0x8448>  // b.none
  409d08:	ldr	w20, [x0]
  409d0c:	cmp	w19, #0x0
  409d10:	csinc	w19, w19, wzr, ne  // ne = any
  409d14:	cmp	w20, #0x16
  409d18:	csel	w20, w20, wzr, ne  // ne = any
  409d1c:	mov	x0, x21
  409d20:	bl	408f20 <ferror@plt+0x75e0>
  409d24:	mov	w1, w20
  409d28:	mov	x4, x0
  409d2c:	mov	x3, x22
  409d30:	mov	w0, w19
  409d34:	adrp	x2, 40b000 <ferror@plt+0x96c0>
  409d38:	add	x2, x2, #0xee0
  409d3c:	bl	401600 <error@plt>
  409d40:	ldr	x20, [sp, #72]
  409d44:	mov	x0, x20
  409d48:	ldp	x19, x20, [sp, #16]
  409d4c:	ldp	x21, x22, [sp, #32]
  409d50:	ldp	x23, x24, [sp, #48]
  409d54:	ldp	x29, x30, [sp], #80
  409d58:	ret
  409d5c:	mov	w20, #0x22                  	// #34
  409d60:	str	w20, [x0]
  409d64:	cbnz	w19, 409d1c <ferror@plt+0x83dc>
  409d68:	mov	w19, #0x1                   	// #1
  409d6c:	b	409d1c <ferror@plt+0x83dc>
  409d70:	cmp	w19, #0x0
  409d74:	mov	w1, #0x4b                  	// #75
  409d78:	csel	w19, w19, w20, ne  // ne = any
  409d7c:	mov	w20, w1
  409d80:	str	w1, [x0]
  409d84:	b	409d1c <ferror@plt+0x83dc>
  409d88:	str	wzr, [x0]
  409d8c:	mov	w20, #0x0                   	// #0
  409d90:	cbnz	w19, 409d1c <ferror@plt+0x83dc>
  409d94:	mov	w20, w19
  409d98:	mov	w19, #0x1                   	// #1
  409d9c:	b	409d1c <ferror@plt+0x83dc>
  409da0:	stp	x29, x30, [sp, #-80]!
  409da4:	mov	x29, sp
  409da8:	stp	x19, x20, [sp, #16]
  409dac:	mov	w19, w5
  409db0:	stp	x21, x22, [sp, #32]
  409db4:	mov	x22, x4
  409db8:	mov	x21, x0
  409dbc:	mov	x4, x3
  409dc0:	add	x3, sp, #0x48
  409dc4:	stp	x23, x24, [sp, #48]
  409dc8:	mov	x24, x1
  409dcc:	mov	x23, x2
  409dd0:	mov	x1, #0x0                   	// #0
  409dd4:	mov	w2, #0xa                   	// #10
  409dd8:	bl	40a378 <ferror@plt+0x8a38>
  409ddc:	cbnz	w0, 409e14 <ferror@plt+0x84d4>
  409de0:	ldr	x20, [sp, #72]
  409de4:	cmp	x24, x20
  409de8:	ccmp	x23, x20, #0x0, ls  // ls = plast
  409dec:	b.cs	409e68 <ferror@plt+0x8528>  // b.hs, b.nlast
  409df0:	bl	401910 <__errno_location@plt>
  409df4:	mov	x1, #0x3fffffff            	// #1073741823
  409df8:	cmp	x20, x1
  409dfc:	b.ls	409e80 <ferror@plt+0x8540>  // b.plast
  409e00:	mov	w20, #0x4b                  	// #75
  409e04:	str	w20, [x0]
  409e08:	cbnz	w19, 409e40 <ferror@plt+0x8500>
  409e0c:	mov	w19, #0x1                   	// #1
  409e10:	b	409e40 <ferror@plt+0x8500>
  409e14:	mov	w20, w0
  409e18:	bl	401910 <__errno_location@plt>
  409e1c:	cmp	w20, #0x1
  409e20:	b.eq	409e94 <ferror@plt+0x8554>  // b.none
  409e24:	cmp	w20, #0x3
  409e28:	b.eq	409eac <ferror@plt+0x856c>  // b.none
  409e2c:	ldr	w20, [x0]
  409e30:	cmp	w19, #0x0
  409e34:	csinc	w19, w19, wzr, ne  // ne = any
  409e38:	cmp	w20, #0x16
  409e3c:	csel	w20, w20, wzr, ne  // ne = any
  409e40:	mov	x0, x21
  409e44:	bl	408f20 <ferror@plt+0x75e0>
  409e48:	mov	w1, w20
  409e4c:	mov	x4, x0
  409e50:	mov	x3, x22
  409e54:	mov	w0, w19
  409e58:	adrp	x2, 40b000 <ferror@plt+0x96c0>
  409e5c:	add	x2, x2, #0xee0
  409e60:	bl	401600 <error@plt>
  409e64:	ldr	x20, [sp, #72]
  409e68:	mov	x0, x20
  409e6c:	ldp	x19, x20, [sp, #16]
  409e70:	ldp	x21, x22, [sp, #32]
  409e74:	ldp	x23, x24, [sp, #48]
  409e78:	ldp	x29, x30, [sp], #80
  409e7c:	ret
  409e80:	mov	w20, #0x22                  	// #34
  409e84:	str	w20, [x0]
  409e88:	cbnz	w19, 409e40 <ferror@plt+0x8500>
  409e8c:	mov	w19, #0x1                   	// #1
  409e90:	b	409e40 <ferror@plt+0x8500>
  409e94:	cmp	w19, #0x0
  409e98:	mov	w1, #0x4b                  	// #75
  409e9c:	csel	w19, w19, w20, ne  // ne = any
  409ea0:	mov	w20, w1
  409ea4:	str	w1, [x0]
  409ea8:	b	409e40 <ferror@plt+0x8500>
  409eac:	str	wzr, [x0]
  409eb0:	mov	w20, #0x0                   	// #0
  409eb4:	cbnz	w19, 409e40 <ferror@plt+0x8500>
  409eb8:	mov	w20, w19
  409ebc:	mov	w19, #0x1                   	// #1
  409ec0:	b	409e40 <ferror@plt+0x8500>
  409ec4:	nop
  409ec8:	stp	x29, x30, [sp, #-112]!
  409ecc:	cmp	w2, #0x24
  409ed0:	mov	x29, sp
  409ed4:	stp	x19, x20, [sp, #16]
  409ed8:	stp	x21, x22, [sp, #32]
  409edc:	stp	x23, x24, [sp, #48]
  409ee0:	stp	x25, x26, [sp, #64]
  409ee4:	b.hi	40a358 <ferror@plt+0x8a18>  // b.pmore
  409ee8:	cmp	x1, #0x0
  409eec:	mov	x19, x0
  409ef0:	add	x0, sp, #0x68
  409ef4:	mov	w24, w2
  409ef8:	mov	x21, x3
  409efc:	mov	x20, x4
  409f00:	csel	x23, x0, x1, eq  // eq = none
  409f04:	bl	401910 <__errno_location@plt>
  409f08:	str	wzr, [x0]
  409f0c:	mov	x22, x0
  409f10:	bl	401820 <__ctype_b_loc@plt>
  409f14:	ldrb	w5, [x19]
  409f18:	ldr	x6, [x0]
  409f1c:	ubfiz	x0, x5, #1, #8
  409f20:	ldrh	w0, [x6, x0]
  409f24:	tbz	w0, #13, 409f40 <ferror@plt+0x8600>
  409f28:	mov	x3, x19
  409f2c:	nop
  409f30:	ldrb	w5, [x3, #1]!
  409f34:	ubfiz	x4, x5, #1, #8
  409f38:	ldrh	w4, [x6, x4]
  409f3c:	tbnz	w4, #13, 409f30 <ferror@plt+0x85f0>
  409f40:	cmp	w5, #0x2d
  409f44:	b.eq	409fbc <ferror@plt+0x867c>  // b.none
  409f48:	mov	w2, w24
  409f4c:	mov	x1, x23
  409f50:	mov	x0, x19
  409f54:	bl	4015d0 <strtoul@plt>
  409f58:	ldr	x25, [x23]
  409f5c:	mov	x24, x0
  409f60:	cmp	x25, x19
  409f64:	b.eq	409fb0 <ferror@plt+0x8670>  // b.none
  409f68:	ldr	w0, [x22]
  409f6c:	cbz	w0, 409fa8 <ferror@plt+0x8668>
  409f70:	cmp	w0, #0x22
  409f74:	mov	w26, #0x1                   	// #1
  409f78:	b.ne	409fbc <ferror@plt+0x867c>  // b.any
  409f7c:	cbz	x20, 409f88 <ferror@plt+0x8648>
  409f80:	ldrb	w22, [x25]
  409f84:	cbnz	w22, 40a080 <ferror@plt+0x8740>
  409f88:	str	x24, [x21]
  409f8c:	mov	w0, w26
  409f90:	ldp	x19, x20, [sp, #16]
  409f94:	ldp	x21, x22, [sp, #32]
  409f98:	ldp	x23, x24, [sp, #48]
  409f9c:	ldp	x25, x26, [sp, #64]
  409fa0:	ldp	x29, x30, [sp], #112
  409fa4:	ret
  409fa8:	mov	w26, #0x0                   	// #0
  409fac:	b	409f7c <ferror@plt+0x863c>
  409fb0:	cbz	x20, 409fbc <ferror@plt+0x867c>
  409fb4:	ldrb	w22, [x19]
  409fb8:	cbnz	w22, 409fdc <ferror@plt+0x869c>
  409fbc:	mov	w26, #0x4                   	// #4
  409fc0:	mov	w0, w26
  409fc4:	ldp	x19, x20, [sp, #16]
  409fc8:	ldp	x21, x22, [sp, #32]
  409fcc:	ldp	x23, x24, [sp, #48]
  409fd0:	ldp	x25, x26, [sp, #64]
  409fd4:	ldp	x29, x30, [sp], #112
  409fd8:	ret
  409fdc:	mov	w1, w22
  409fe0:	mov	x0, x20
  409fe4:	mov	w26, #0x0                   	// #0
  409fe8:	mov	x24, #0x1                   	// #1
  409fec:	bl	401870 <strchr@plt>
  409ff0:	cbz	x0, 409fbc <ferror@plt+0x867c>
  409ff4:	sub	w2, w22, #0x45
  409ff8:	and	w2, w2, #0xff
  409ffc:	cmp	w2, #0x2f
  40a000:	b.hi	40a098 <ferror@plt+0x8758>  // b.pmore
  40a004:	mov	x6, #0x8945                	// #35141
  40a008:	mov	x5, #0x1                   	// #1
  40a00c:	movk	x6, #0x30, lsl #16
  40a010:	lsl	x2, x5, x2
  40a014:	movk	x6, #0x8144, lsl #32
  40a018:	mov	x19, #0x400                 	// #1024
  40a01c:	tst	x2, x6
  40a020:	b.ne	40a1dc <ferror@plt+0x889c>  // b.any
  40a024:	cmp	w22, #0x5a
  40a028:	b.eq	40a0e0 <ferror@plt+0x87a0>  // b.none
  40a02c:	b.hi	40a0fc <ferror@plt+0x87bc>  // b.pmore
  40a030:	cmp	w22, #0x4d
  40a034:	b.eq	40a1bc <ferror@plt+0x887c>  // b.none
  40a038:	b.hi	40a0c4 <ferror@plt+0x8784>  // b.pmore
  40a03c:	cmp	w22, #0x45
  40a040:	b.eq	40a320 <ferror@plt+0x89e0>  // b.none
  40a044:	b.ls	40a0a4 <ferror@plt+0x8764>  // b.plast
  40a048:	cmp	w22, #0x47
  40a04c:	b.eq	40a118 <ferror@plt+0x87d8>  // b.none
  40a050:	cmp	w22, #0x4b
  40a054:	b.ne	40a090 <ferror@plt+0x8750>  // b.any
  40a058:	umulh	x0, x24, x19
  40a05c:	cbnz	x0, 40a1d0 <ferror@plt+0x8890>
  40a060:	mul	x24, x24, x19
  40a064:	add	x0, x25, x5
  40a068:	str	x0, [x23]
  40a06c:	orr	w0, w26, #0x2
  40a070:	ldrb	w1, [x25, x5]
  40a074:	cmp	w1, #0x0
  40a078:	csel	w26, w0, w26, ne  // ne = any
  40a07c:	b	409f88 <ferror@plt+0x8648>
  40a080:	mov	w1, w22
  40a084:	mov	x0, x20
  40a088:	bl	401870 <strchr@plt>
  40a08c:	cbnz	x0, 409ff4 <ferror@plt+0x86b4>
  40a090:	orr	w26, w26, #0x2
  40a094:	b	409f88 <ferror@plt+0x8648>
  40a098:	mov	x19, #0x400                 	// #1024
  40a09c:	mov	x5, #0x1                   	// #1
  40a0a0:	b	40a024 <ferror@plt+0x86e4>
  40a0a4:	cmp	w22, #0x42
  40a0a8:	b.ne	40a090 <ferror@plt+0x8750>  // b.any
  40a0ac:	lsr	x0, x24, #54
  40a0b0:	lsl	x24, x24, #10
  40a0b4:	cmp	x0, #0x0
  40a0b8:	csinc	w26, w26, wzr, eq  // eq = none
  40a0bc:	csinv	x24, x24, xzr, eq  // eq = none
  40a0c0:	b	40a064 <ferror@plt+0x8724>
  40a0c4:	cmp	w22, #0x54
  40a0c8:	b.eq	40a1a4 <ferror@plt+0x8864>  // b.none
  40a0cc:	cmp	w22, #0x59
  40a0d0:	b.ne	40a190 <ferror@plt+0x8850>  // b.any
  40a0d4:	umulh	x0, x24, x19
  40a0d8:	cbnz	x0, 40a328 <ferror@plt+0x89e8>
  40a0dc:	mul	x24, x19, x24
  40a0e0:	umulh	x0, x24, x19
  40a0e4:	cbnz	x0, 40a328 <ferror@plt+0x89e8>
  40a0e8:	mul	x24, x19, x24
  40a0ec:	umulh	x0, x24, x19
  40a0f0:	cbnz	x0, 40a328 <ferror@plt+0x89e8>
  40a0f4:	mul	x24, x19, x24
  40a0f8:	b	40a198 <ferror@plt+0x8858>
  40a0fc:	cmp	w22, #0x6b
  40a100:	b.eq	40a058 <ferror@plt+0x8718>  // b.none
  40a104:	b.hi	40a168 <ferror@plt+0x8828>  // b.pmore
  40a108:	cmp	w22, #0x63
  40a10c:	b.eq	40a064 <ferror@plt+0x8724>  // b.none
  40a110:	cmp	w22, #0x67
  40a114:	b.ne	40a148 <ferror@plt+0x8808>  // b.any
  40a118:	umulh	x0, x24, x19
  40a11c:	cbnz	x0, 40a328 <ferror@plt+0x89e8>
  40a120:	mul	x24, x24, x19
  40a124:	umulh	x0, x24, x19
  40a128:	cbnz	x0, 40a328 <ferror@plt+0x89e8>
  40a12c:	mul	x24, x24, x19
  40a130:	umulh	x0, x24, x19
  40a134:	cbnz	x0, 40a328 <ferror@plt+0x89e8>
  40a138:	mov	w0, #0x0                   	// #0
  40a13c:	mul	x24, x24, x19
  40a140:	orr	w26, w26, w0
  40a144:	b	40a064 <ferror@plt+0x8724>
  40a148:	cmp	w22, #0x62
  40a14c:	b.ne	40a090 <ferror@plt+0x8750>  // b.any
  40a150:	lsr	x0, x24, #55
  40a154:	lsl	x24, x24, #9
  40a158:	cmp	x0, #0x0
  40a15c:	csinc	w26, w26, wzr, eq  // eq = none
  40a160:	csinv	x24, x24, xzr, eq  // eq = none
  40a164:	b	40a064 <ferror@plt+0x8724>
  40a168:	cmp	w22, #0x74
  40a16c:	b.eq	40a1a4 <ferror@plt+0x8864>  // b.none
  40a170:	cmp	w22, #0x77
  40a174:	b.ne	40a1b4 <ferror@plt+0x8874>  // b.any
  40a178:	lsr	x0, x24, #63
  40a17c:	lsl	x24, x24, #1
  40a180:	cmp	x0, #0x0
  40a184:	csinc	w26, w26, wzr, eq  // eq = none
  40a188:	csinv	x24, x24, xzr, eq  // eq = none
  40a18c:	b	40a064 <ferror@plt+0x8724>
  40a190:	cmp	w22, #0x50
  40a194:	b.ne	40a090 <ferror@plt+0x8750>  // b.any
  40a198:	umulh	x0, x24, x19
  40a19c:	cbnz	x0, 40a328 <ferror@plt+0x89e8>
  40a1a0:	mul	x24, x24, x19
  40a1a4:	umulh	x0, x24, x19
  40a1a8:	cbnz	x0, 40a328 <ferror@plt+0x89e8>
  40a1ac:	mul	x24, x24, x19
  40a1b0:	b	40a118 <ferror@plt+0x87d8>
  40a1b4:	cmp	w22, #0x6d
  40a1b8:	b.ne	40a090 <ferror@plt+0x8750>  // b.any
  40a1bc:	umulh	x0, x24, x19
  40a1c0:	cbnz	x0, 40a1d0 <ferror@plt+0x8890>
  40a1c4:	mul	x24, x19, x24
  40a1c8:	umulh	x0, x24, x19
  40a1cc:	cbz	x0, 40a060 <ferror@plt+0x8720>
  40a1d0:	mov	w26, #0x1                   	// #1
  40a1d4:	mov	x24, #0xffffffffffffffff    	// #-1
  40a1d8:	b	40a064 <ferror@plt+0x8724>
  40a1dc:	mov	x0, x20
  40a1e0:	mov	w1, #0x30                  	// #48
  40a1e4:	str	x5, [sp, #88]
  40a1e8:	bl	401870 <strchr@plt>
  40a1ec:	ldr	x5, [sp, #88]
  40a1f0:	cbz	x0, 40a024 <ferror@plt+0x86e4>
  40a1f4:	ldrb	w0, [x25, #1]
  40a1f8:	cmp	w0, #0x44
  40a1fc:	b.eq	40a264 <ferror@plt+0x8924>  // b.none
  40a200:	cmp	w0, #0x69
  40a204:	b.eq	40a250 <ferror@plt+0x8910>  // b.none
  40a208:	cmp	w0, #0x42
  40a20c:	b.eq	40a264 <ferror@plt+0x8924>  // b.none
  40a210:	cmp	w22, #0x5a
  40a214:	b.eq	40a0e0 <ferror@plt+0x87a0>  // b.none
  40a218:	b.hi	40a2a0 <ferror@plt+0x8960>  // b.pmore
  40a21c:	cmp	w22, #0x4d
  40a220:	b.eq	40a1bc <ferror@plt+0x887c>  // b.none
  40a224:	b.hi	40a284 <ferror@plt+0x8944>  // b.pmore
  40a228:	cmp	w22, #0x45
  40a22c:	b.eq	40a318 <ferror@plt+0x89d8>  // b.none
  40a230:	b.ls	40a270 <ferror@plt+0x8930>  // b.plast
  40a234:	cmp	w22, #0x47
  40a238:	b.eq	40a338 <ferror@plt+0x89f8>  // b.none
  40a23c:	cmp	w22, #0x4b
  40a240:	b.ne	40a090 <ferror@plt+0x8750>  // b.any
  40a244:	mov	x5, #0x1                   	// #1
  40a248:	mov	x19, #0x400                 	// #1024
  40a24c:	b	40a058 <ferror@plt+0x8718>
  40a250:	ldrb	w1, [x25, #2]
  40a254:	mov	x0, #0x3                   	// #3
  40a258:	cmp	w1, #0x42
  40a25c:	csel	x5, x5, x0, ne  // ne = any
  40a260:	b	40a024 <ferror@plt+0x86e4>
  40a264:	mov	x19, #0x3e8                 	// #1000
  40a268:	mov	x5, #0x2                   	// #2
  40a26c:	b	40a024 <ferror@plt+0x86e4>
  40a270:	cmp	w22, #0x42
  40a274:	mov	x5, #0x1                   	// #1
  40a278:	b.eq	40a0ac <ferror@plt+0x876c>  // b.none
  40a27c:	orr	w26, w26, #0x2
  40a280:	b	409f88 <ferror@plt+0x8648>
  40a284:	cmp	w22, #0x54
  40a288:	b.eq	40a34c <ferror@plt+0x8a0c>  // b.none
  40a28c:	cmp	w22, #0x59
  40a290:	b.ne	40a2cc <ferror@plt+0x898c>  // b.any
  40a294:	mov	x5, #0x1                   	// #1
  40a298:	mov	x19, #0x400                 	// #1024
  40a29c:	b	40a0d4 <ferror@plt+0x8794>
  40a2a0:	cmp	w22, #0x67
  40a2a4:	b.eq	40a118 <ferror@plt+0x87d8>  // b.none
  40a2a8:	b.ls	40a2fc <ferror@plt+0x89bc>  // b.plast
  40a2ac:	cmp	w22, #0x74
  40a2b0:	b.eq	40a34c <ferror@plt+0x8a0c>  // b.none
  40a2b4:	b.ls	40a2e0 <ferror@plt+0x89a0>  // b.plast
  40a2b8:	cmp	w22, #0x77
  40a2bc:	mov	x5, #0x1                   	// #1
  40a2c0:	b.eq	40a178 <ferror@plt+0x8838>  // b.none
  40a2c4:	orr	w26, w26, #0x2
  40a2c8:	b	409f88 <ferror@plt+0x8648>
  40a2cc:	cmp	w22, #0x50
  40a2d0:	b.ne	40a090 <ferror@plt+0x8750>  // b.any
  40a2d4:	mov	x5, #0x1                   	// #1
  40a2d8:	mov	x19, #0x400                 	// #1024
  40a2dc:	b	40a198 <ferror@plt+0x8858>
  40a2e0:	cmp	w22, #0x6b
  40a2e4:	b.eq	40a244 <ferror@plt+0x8904>  // b.none
  40a2e8:	cmp	w22, #0x6d
  40a2ec:	b.ne	40a090 <ferror@plt+0x8750>  // b.any
  40a2f0:	mov	x5, #0x1                   	// #1
  40a2f4:	mov	x19, #0x400                 	// #1024
  40a2f8:	b	40a1bc <ferror@plt+0x887c>
  40a2fc:	cmp	w22, #0x62
  40a300:	b.eq	40a344 <ferror@plt+0x8a04>  // b.none
  40a304:	cmp	w22, #0x63
  40a308:	mov	x5, #0x1                   	// #1
  40a30c:	b.eq	40a064 <ferror@plt+0x8724>  // b.none
  40a310:	orr	w26, w26, #0x2
  40a314:	b	409f88 <ferror@plt+0x8648>
  40a318:	mov	x5, #0x1                   	// #1
  40a31c:	mov	x19, #0x400                 	// #1024
  40a320:	umulh	x0, x24, x19
  40a324:	cbz	x0, 40a0f4 <ferror@plt+0x87b4>
  40a328:	mov	w0, #0x1                   	// #1
  40a32c:	mov	x24, #0xffffffffffffffff    	// #-1
  40a330:	orr	w26, w26, w0
  40a334:	b	40a064 <ferror@plt+0x8724>
  40a338:	mov	x5, #0x1                   	// #1
  40a33c:	mov	x19, #0x400                 	// #1024
  40a340:	b	40a118 <ferror@plt+0x87d8>
  40a344:	mov	x5, #0x1                   	// #1
  40a348:	b	40a150 <ferror@plt+0x8810>
  40a34c:	mov	x5, #0x1                   	// #1
  40a350:	mov	x19, #0x400                 	// #1024
  40a354:	b	40a1a4 <ferror@plt+0x8864>
  40a358:	adrp	x3, 40c000 <ferror@plt+0xa6c0>
  40a35c:	adrp	x1, 40c000 <ferror@plt+0xa6c0>
  40a360:	adrp	x0, 40c000 <ferror@plt+0xa6c0>
  40a364:	add	x3, x3, #0x6f0
  40a368:	add	x1, x1, #0x6b8
  40a36c:	add	x0, x0, #0x6c8
  40a370:	mov	w2, #0x54                  	// #84
  40a374:	bl	401900 <__assert_fail@plt>
  40a378:	stp	x29, x30, [sp, #-112]!
  40a37c:	cmp	w2, #0x24
  40a380:	mov	x29, sp
  40a384:	stp	x19, x20, [sp, #16]
  40a388:	stp	x21, x22, [sp, #32]
  40a38c:	stp	x23, x24, [sp, #48]
  40a390:	stp	x25, x26, [sp, #64]
  40a394:	b.hi	40a80c <ferror@plt+0x8ecc>  // b.pmore
  40a398:	cmp	x1, #0x0
  40a39c:	mov	x19, x0
  40a3a0:	add	x0, sp, #0x68
  40a3a4:	mov	w24, w2
  40a3a8:	mov	x21, x3
  40a3ac:	mov	x20, x4
  40a3b0:	csel	x23, x0, x1, eq  // eq = none
  40a3b4:	bl	401910 <__errno_location@plt>
  40a3b8:	str	wzr, [x0]
  40a3bc:	mov	x22, x0
  40a3c0:	bl	401820 <__ctype_b_loc@plt>
  40a3c4:	ldrb	w5, [x19]
  40a3c8:	ldr	x6, [x0]
  40a3cc:	ubfiz	x0, x5, #1, #8
  40a3d0:	ldrh	w0, [x6, x0]
  40a3d4:	tbz	w0, #13, 40a3f0 <ferror@plt+0x8ab0>
  40a3d8:	mov	x3, x19
  40a3dc:	nop
  40a3e0:	ldrb	w5, [x3, #1]!
  40a3e4:	ubfiz	x4, x5, #1, #8
  40a3e8:	ldrh	w4, [x6, x4]
  40a3ec:	tbnz	w4, #13, 40a3e0 <ferror@plt+0x8aa0>
  40a3f0:	cmp	w5, #0x2d
  40a3f4:	b.eq	40a470 <ferror@plt+0x8b30>  // b.none
  40a3f8:	mov	w2, w24
  40a3fc:	mov	x1, x23
  40a400:	mov	x0, x19
  40a404:	mov	w3, #0x0                   	// #0
  40a408:	bl	401720 <__strtoul_internal@plt>
  40a40c:	mov	x24, x0
  40a410:	ldr	x25, [x23]
  40a414:	cmp	x25, x19
  40a418:	b.eq	40a464 <ferror@plt+0x8b24>  // b.none
  40a41c:	ldr	w0, [x22]
  40a420:	cbz	w0, 40a45c <ferror@plt+0x8b1c>
  40a424:	cmp	w0, #0x22
  40a428:	mov	w26, #0x1                   	// #1
  40a42c:	b.ne	40a470 <ferror@plt+0x8b30>  // b.any
  40a430:	cbz	x20, 40a43c <ferror@plt+0x8afc>
  40a434:	ldrb	w22, [x25]
  40a438:	cbnz	w22, 40a534 <ferror@plt+0x8bf4>
  40a43c:	str	x24, [x21]
  40a440:	mov	w0, w26
  40a444:	ldp	x19, x20, [sp, #16]
  40a448:	ldp	x21, x22, [sp, #32]
  40a44c:	ldp	x23, x24, [sp, #48]
  40a450:	ldp	x25, x26, [sp, #64]
  40a454:	ldp	x29, x30, [sp], #112
  40a458:	ret
  40a45c:	mov	w26, #0x0                   	// #0
  40a460:	b	40a430 <ferror@plt+0x8af0>
  40a464:	cbz	x20, 40a470 <ferror@plt+0x8b30>
  40a468:	ldrb	w22, [x19]
  40a46c:	cbnz	w22, 40a490 <ferror@plt+0x8b50>
  40a470:	mov	w26, #0x4                   	// #4
  40a474:	mov	w0, w26
  40a478:	ldp	x19, x20, [sp, #16]
  40a47c:	ldp	x21, x22, [sp, #32]
  40a480:	ldp	x23, x24, [sp, #48]
  40a484:	ldp	x25, x26, [sp, #64]
  40a488:	ldp	x29, x30, [sp], #112
  40a48c:	ret
  40a490:	mov	w1, w22
  40a494:	mov	x0, x20
  40a498:	mov	w26, #0x0                   	// #0
  40a49c:	mov	x24, #0x1                   	// #1
  40a4a0:	bl	401870 <strchr@plt>
  40a4a4:	cbz	x0, 40a470 <ferror@plt+0x8b30>
  40a4a8:	sub	w2, w22, #0x45
  40a4ac:	and	w2, w2, #0xff
  40a4b0:	cmp	w2, #0x2f
  40a4b4:	b.hi	40a54c <ferror@plt+0x8c0c>  // b.pmore
  40a4b8:	mov	x6, #0x8945                	// #35141
  40a4bc:	mov	x5, #0x1                   	// #1
  40a4c0:	movk	x6, #0x30, lsl #16
  40a4c4:	lsl	x2, x5, x2
  40a4c8:	movk	x6, #0x8144, lsl #32
  40a4cc:	mov	x19, #0x400                 	// #1024
  40a4d0:	tst	x2, x6
  40a4d4:	b.ne	40a690 <ferror@plt+0x8d50>  // b.any
  40a4d8:	cmp	w22, #0x5a
  40a4dc:	b.eq	40a594 <ferror@plt+0x8c54>  // b.none
  40a4e0:	b.hi	40a5b0 <ferror@plt+0x8c70>  // b.pmore
  40a4e4:	cmp	w22, #0x4d
  40a4e8:	b.eq	40a670 <ferror@plt+0x8d30>  // b.none
  40a4ec:	b.hi	40a578 <ferror@plt+0x8c38>  // b.pmore
  40a4f0:	cmp	w22, #0x45
  40a4f4:	b.eq	40a7d4 <ferror@plt+0x8e94>  // b.none
  40a4f8:	b.ls	40a558 <ferror@plt+0x8c18>  // b.plast
  40a4fc:	cmp	w22, #0x47
  40a500:	b.eq	40a5cc <ferror@plt+0x8c8c>  // b.none
  40a504:	cmp	w22, #0x4b
  40a508:	b.ne	40a544 <ferror@plt+0x8c04>  // b.any
  40a50c:	umulh	x0, x24, x19
  40a510:	cbnz	x0, 40a684 <ferror@plt+0x8d44>
  40a514:	mul	x24, x24, x19
  40a518:	add	x0, x25, x5
  40a51c:	str	x0, [x23]
  40a520:	orr	w0, w26, #0x2
  40a524:	ldrb	w1, [x25, x5]
  40a528:	cmp	w1, #0x0
  40a52c:	csel	w26, w0, w26, ne  // ne = any
  40a530:	b	40a43c <ferror@plt+0x8afc>
  40a534:	mov	w1, w22
  40a538:	mov	x0, x20
  40a53c:	bl	401870 <strchr@plt>
  40a540:	cbnz	x0, 40a4a8 <ferror@plt+0x8b68>
  40a544:	orr	w26, w26, #0x2
  40a548:	b	40a43c <ferror@plt+0x8afc>
  40a54c:	mov	x19, #0x400                 	// #1024
  40a550:	mov	x5, #0x1                   	// #1
  40a554:	b	40a4d8 <ferror@plt+0x8b98>
  40a558:	cmp	w22, #0x42
  40a55c:	b.ne	40a544 <ferror@plt+0x8c04>  // b.any
  40a560:	lsr	x0, x24, #54
  40a564:	lsl	x24, x24, #10
  40a568:	cmp	x0, #0x0
  40a56c:	csinc	w26, w26, wzr, eq  // eq = none
  40a570:	csinv	x24, x24, xzr, eq  // eq = none
  40a574:	b	40a518 <ferror@plt+0x8bd8>
  40a578:	cmp	w22, #0x54
  40a57c:	b.eq	40a658 <ferror@plt+0x8d18>  // b.none
  40a580:	cmp	w22, #0x59
  40a584:	b.ne	40a644 <ferror@plt+0x8d04>  // b.any
  40a588:	umulh	x0, x24, x19
  40a58c:	cbnz	x0, 40a7dc <ferror@plt+0x8e9c>
  40a590:	mul	x24, x19, x24
  40a594:	umulh	x0, x24, x19
  40a598:	cbnz	x0, 40a7dc <ferror@plt+0x8e9c>
  40a59c:	mul	x24, x19, x24
  40a5a0:	umulh	x0, x24, x19
  40a5a4:	cbnz	x0, 40a7dc <ferror@plt+0x8e9c>
  40a5a8:	mul	x24, x19, x24
  40a5ac:	b	40a64c <ferror@plt+0x8d0c>
  40a5b0:	cmp	w22, #0x6b
  40a5b4:	b.eq	40a50c <ferror@plt+0x8bcc>  // b.none
  40a5b8:	b.hi	40a61c <ferror@plt+0x8cdc>  // b.pmore
  40a5bc:	cmp	w22, #0x63
  40a5c0:	b.eq	40a518 <ferror@plt+0x8bd8>  // b.none
  40a5c4:	cmp	w22, #0x67
  40a5c8:	b.ne	40a5fc <ferror@plt+0x8cbc>  // b.any
  40a5cc:	umulh	x0, x24, x19
  40a5d0:	cbnz	x0, 40a7dc <ferror@plt+0x8e9c>
  40a5d4:	mul	x24, x24, x19
  40a5d8:	umulh	x0, x24, x19
  40a5dc:	cbnz	x0, 40a7dc <ferror@plt+0x8e9c>
  40a5e0:	mul	x24, x24, x19
  40a5e4:	umulh	x0, x24, x19
  40a5e8:	cbnz	x0, 40a7dc <ferror@plt+0x8e9c>
  40a5ec:	mov	w0, #0x0                   	// #0
  40a5f0:	mul	x24, x24, x19
  40a5f4:	orr	w26, w26, w0
  40a5f8:	b	40a518 <ferror@plt+0x8bd8>
  40a5fc:	cmp	w22, #0x62
  40a600:	b.ne	40a544 <ferror@plt+0x8c04>  // b.any
  40a604:	lsr	x0, x24, #55
  40a608:	lsl	x24, x24, #9
  40a60c:	cmp	x0, #0x0
  40a610:	csinc	w26, w26, wzr, eq  // eq = none
  40a614:	csinv	x24, x24, xzr, eq  // eq = none
  40a618:	b	40a518 <ferror@plt+0x8bd8>
  40a61c:	cmp	w22, #0x74
  40a620:	b.eq	40a658 <ferror@plt+0x8d18>  // b.none
  40a624:	cmp	w22, #0x77
  40a628:	b.ne	40a668 <ferror@plt+0x8d28>  // b.any
  40a62c:	lsr	x0, x24, #63
  40a630:	lsl	x24, x24, #1
  40a634:	cmp	x0, #0x0
  40a638:	csinc	w26, w26, wzr, eq  // eq = none
  40a63c:	csinv	x24, x24, xzr, eq  // eq = none
  40a640:	b	40a518 <ferror@plt+0x8bd8>
  40a644:	cmp	w22, #0x50
  40a648:	b.ne	40a544 <ferror@plt+0x8c04>  // b.any
  40a64c:	umulh	x0, x24, x19
  40a650:	cbnz	x0, 40a7dc <ferror@plt+0x8e9c>
  40a654:	mul	x24, x24, x19
  40a658:	umulh	x0, x24, x19
  40a65c:	cbnz	x0, 40a7dc <ferror@plt+0x8e9c>
  40a660:	mul	x24, x24, x19
  40a664:	b	40a5cc <ferror@plt+0x8c8c>
  40a668:	cmp	w22, #0x6d
  40a66c:	b.ne	40a544 <ferror@plt+0x8c04>  // b.any
  40a670:	umulh	x0, x24, x19
  40a674:	cbnz	x0, 40a684 <ferror@plt+0x8d44>
  40a678:	mul	x24, x19, x24
  40a67c:	umulh	x0, x24, x19
  40a680:	cbz	x0, 40a514 <ferror@plt+0x8bd4>
  40a684:	mov	w26, #0x1                   	// #1
  40a688:	mov	x24, #0xffffffffffffffff    	// #-1
  40a68c:	b	40a518 <ferror@plt+0x8bd8>
  40a690:	mov	x0, x20
  40a694:	mov	w1, #0x30                  	// #48
  40a698:	str	x5, [sp, #88]
  40a69c:	bl	401870 <strchr@plt>
  40a6a0:	ldr	x5, [sp, #88]
  40a6a4:	cbz	x0, 40a4d8 <ferror@plt+0x8b98>
  40a6a8:	ldrb	w0, [x25, #1]
  40a6ac:	cmp	w0, #0x44
  40a6b0:	b.eq	40a718 <ferror@plt+0x8dd8>  // b.none
  40a6b4:	cmp	w0, #0x69
  40a6b8:	b.eq	40a704 <ferror@plt+0x8dc4>  // b.none
  40a6bc:	cmp	w0, #0x42
  40a6c0:	b.eq	40a718 <ferror@plt+0x8dd8>  // b.none
  40a6c4:	cmp	w22, #0x5a
  40a6c8:	b.eq	40a594 <ferror@plt+0x8c54>  // b.none
  40a6cc:	b.hi	40a754 <ferror@plt+0x8e14>  // b.pmore
  40a6d0:	cmp	w22, #0x4d
  40a6d4:	b.eq	40a670 <ferror@plt+0x8d30>  // b.none
  40a6d8:	b.hi	40a738 <ferror@plt+0x8df8>  // b.pmore
  40a6dc:	cmp	w22, #0x45
  40a6e0:	b.eq	40a7cc <ferror@plt+0x8e8c>  // b.none
  40a6e4:	b.ls	40a724 <ferror@plt+0x8de4>  // b.plast
  40a6e8:	cmp	w22, #0x47
  40a6ec:	b.eq	40a7ec <ferror@plt+0x8eac>  // b.none
  40a6f0:	cmp	w22, #0x4b
  40a6f4:	b.ne	40a544 <ferror@plt+0x8c04>  // b.any
  40a6f8:	mov	x5, #0x1                   	// #1
  40a6fc:	mov	x19, #0x400                 	// #1024
  40a700:	b	40a50c <ferror@plt+0x8bcc>
  40a704:	ldrb	w1, [x25, #2]
  40a708:	mov	x0, #0x3                   	// #3
  40a70c:	cmp	w1, #0x42
  40a710:	csel	x5, x5, x0, ne  // ne = any
  40a714:	b	40a4d8 <ferror@plt+0x8b98>
  40a718:	mov	x19, #0x3e8                 	// #1000
  40a71c:	mov	x5, #0x2                   	// #2
  40a720:	b	40a4d8 <ferror@plt+0x8b98>
  40a724:	cmp	w22, #0x42
  40a728:	mov	x5, #0x1                   	// #1
  40a72c:	b.eq	40a560 <ferror@plt+0x8c20>  // b.none
  40a730:	orr	w26, w26, #0x2
  40a734:	b	40a43c <ferror@plt+0x8afc>
  40a738:	cmp	w22, #0x54
  40a73c:	b.eq	40a800 <ferror@plt+0x8ec0>  // b.none
  40a740:	cmp	w22, #0x59
  40a744:	b.ne	40a780 <ferror@plt+0x8e40>  // b.any
  40a748:	mov	x5, #0x1                   	// #1
  40a74c:	mov	x19, #0x400                 	// #1024
  40a750:	b	40a588 <ferror@plt+0x8c48>
  40a754:	cmp	w22, #0x67
  40a758:	b.eq	40a5cc <ferror@plt+0x8c8c>  // b.none
  40a75c:	b.ls	40a7b0 <ferror@plt+0x8e70>  // b.plast
  40a760:	cmp	w22, #0x74
  40a764:	b.eq	40a800 <ferror@plt+0x8ec0>  // b.none
  40a768:	b.ls	40a794 <ferror@plt+0x8e54>  // b.plast
  40a76c:	cmp	w22, #0x77
  40a770:	mov	x5, #0x1                   	// #1
  40a774:	b.eq	40a62c <ferror@plt+0x8cec>  // b.none
  40a778:	orr	w26, w26, #0x2
  40a77c:	b	40a43c <ferror@plt+0x8afc>
  40a780:	cmp	w22, #0x50
  40a784:	b.ne	40a544 <ferror@plt+0x8c04>  // b.any
  40a788:	mov	x5, #0x1                   	// #1
  40a78c:	mov	x19, #0x400                 	// #1024
  40a790:	b	40a64c <ferror@plt+0x8d0c>
  40a794:	cmp	w22, #0x6b
  40a798:	b.eq	40a6f8 <ferror@plt+0x8db8>  // b.none
  40a79c:	cmp	w22, #0x6d
  40a7a0:	b.ne	40a544 <ferror@plt+0x8c04>  // b.any
  40a7a4:	mov	x5, #0x1                   	// #1
  40a7a8:	mov	x19, #0x400                 	// #1024
  40a7ac:	b	40a670 <ferror@plt+0x8d30>
  40a7b0:	cmp	w22, #0x62
  40a7b4:	b.eq	40a7f8 <ferror@plt+0x8eb8>  // b.none
  40a7b8:	cmp	w22, #0x63
  40a7bc:	mov	x5, #0x1                   	// #1
  40a7c0:	b.eq	40a518 <ferror@plt+0x8bd8>  // b.none
  40a7c4:	orr	w26, w26, #0x2
  40a7c8:	b	40a43c <ferror@plt+0x8afc>
  40a7cc:	mov	x5, #0x1                   	// #1
  40a7d0:	mov	x19, #0x400                 	// #1024
  40a7d4:	umulh	x0, x24, x19
  40a7d8:	cbz	x0, 40a5a8 <ferror@plt+0x8c68>
  40a7dc:	mov	w0, #0x1                   	// #1
  40a7e0:	mov	x24, #0xffffffffffffffff    	// #-1
  40a7e4:	orr	w26, w26, w0
  40a7e8:	b	40a518 <ferror@plt+0x8bd8>
  40a7ec:	mov	x5, #0x1                   	// #1
  40a7f0:	mov	x19, #0x400                 	// #1024
  40a7f4:	b	40a5cc <ferror@plt+0x8c8c>
  40a7f8:	mov	x5, #0x1                   	// #1
  40a7fc:	b	40a604 <ferror@plt+0x8cc4>
  40a800:	mov	x5, #0x1                   	// #1
  40a804:	mov	x19, #0x400                 	// #1024
  40a808:	b	40a658 <ferror@plt+0x8d18>
  40a80c:	adrp	x3, 40c000 <ferror@plt+0xa6c0>
  40a810:	adrp	x1, 40c000 <ferror@plt+0xa6c0>
  40a814:	adrp	x0, 40c000 <ferror@plt+0xa6c0>
  40a818:	add	x3, x3, #0x700
  40a81c:	add	x1, x1, #0x6b8
  40a820:	add	x0, x0, #0x6c8
  40a824:	mov	w2, #0x54                  	// #84
  40a828:	bl	401900 <__assert_fail@plt>
  40a82c:	nop
  40a830:	stp	x29, x30, [sp, #-32]!
  40a834:	mov	x29, sp
  40a838:	stp	x19, x20, [sp, #16]
  40a83c:	mov	x19, x0
  40a840:	bl	401660 <fileno@plt>
  40a844:	tbnz	w0, #31, 40a8a0 <ferror@plt+0x8f60>
  40a848:	mov	x0, x19
  40a84c:	bl	4018e0 <__freading@plt>
  40a850:	cbnz	w0, 40a884 <ferror@plt+0x8f44>
  40a854:	mov	x0, x19
  40a858:	bl	40ab18 <ferror@plt+0x91d8>
  40a85c:	cbz	w0, 40a8a0 <ferror@plt+0x8f60>
  40a860:	bl	401910 <__errno_location@plt>
  40a864:	mov	x20, x0
  40a868:	mov	x0, x19
  40a86c:	ldr	w19, [x20]
  40a870:	bl	401680 <fclose@plt>
  40a874:	cbnz	w19, 40a8b0 <ferror@plt+0x8f70>
  40a878:	ldp	x19, x20, [sp, #16]
  40a87c:	ldp	x29, x30, [sp], #32
  40a880:	ret
  40a884:	mov	x0, x19
  40a888:	bl	401660 <fileno@plt>
  40a88c:	mov	w2, #0x1                   	// #1
  40a890:	mov	x1, #0x0                   	// #0
  40a894:	bl	401630 <lseek@plt>
  40a898:	cmn	x0, #0x1
  40a89c:	b.ne	40a854 <ferror@plt+0x8f14>  // b.any
  40a8a0:	mov	x0, x19
  40a8a4:	ldp	x19, x20, [sp, #16]
  40a8a8:	ldp	x29, x30, [sp], #32
  40a8ac:	b	401680 <fclose@plt>
  40a8b0:	mov	w0, #0xffffffff            	// #-1
  40a8b4:	str	w19, [x20]
  40a8b8:	b	40a878 <ferror@plt+0x8f38>
  40a8bc:	nop
  40a8c0:	stp	x29, x30, [sp, #-112]!
  40a8c4:	mov	w6, #0xffffffe0            	// #-32
  40a8c8:	mov	x29, sp
  40a8cc:	add	x7, sp, #0x50
  40a8d0:	stp	x19, x20, [sp, #16]
  40a8d4:	str	x7, [sp, #64]
  40a8d8:	stp	w6, wzr, [sp, #72]
  40a8dc:	stp	x2, x3, [sp, #80]
  40a8e0:	add	x2, sp, #0x70
  40a8e4:	stp	x2, x2, [sp, #48]
  40a8e8:	stp	x4, x5, [sp, #96]
  40a8ec:	cbz	w1, 40a9ac <ferror@plt+0x906c>
  40a8f0:	mov	w20, w0
  40a8f4:	mov	w3, w1
  40a8f8:	cmp	w1, #0x406
  40a8fc:	b.eq	40a9c8 <ferror@plt+0x9088>  // b.none
  40a900:	cmp	w1, #0xb
  40a904:	b.gt	40a950 <ferror@plt+0x9010>
  40a908:	cmp	w1, #0x0
  40a90c:	b.le	40a97c <ferror@plt+0x903c>
  40a910:	mov	x1, #0x1                   	// #1
  40a914:	mov	x2, #0x514                 	// #1300
  40a918:	lsl	x1, x1, x3
  40a91c:	tst	x1, x2
  40a920:	b.ne	40aa44 <ferror@plt+0x9104>  // b.any
  40a924:	mov	x2, #0xa0a                 	// #2570
  40a928:	tst	x1, x2
  40a92c:	b.eq	40a97c <ferror@plt+0x903c>  // b.none
  40a930:	mov	w1, w3
  40a934:	mov	w0, w20
  40a938:	bl	401890 <fcntl@plt>
  40a93c:	mov	w19, w0
  40a940:	mov	w0, w19
  40a944:	ldp	x19, x20, [sp, #16]
  40a948:	ldp	x29, x30, [sp], #112
  40a94c:	ret
  40a950:	sub	w0, w1, #0x400
  40a954:	cmp	w0, #0xa
  40a958:	b.hi	40a97c <ferror@plt+0x903c>  // b.pmore
  40a95c:	mov	x1, #0x1                   	// #1
  40a960:	mov	x2, #0x2c5                 	// #709
  40a964:	lsl	x1, x1, x0
  40a968:	tst	x1, x2
  40a96c:	b.ne	40aa44 <ferror@plt+0x9104>  // b.any
  40a970:	mov	x2, #0x502                 	// #1282
  40a974:	tst	x1, x2
  40a978:	b.ne	40a930 <ferror@plt+0x8ff0>  // b.any
  40a97c:	ldr	w0, [sp, #72]
  40a980:	ldr	x1, [sp, #48]
  40a984:	tbnz	w0, #31, 40aaf0 <ferror@plt+0x91b0>
  40a988:	ldr	x2, [x1]
  40a98c:	mov	w0, w20
  40a990:	mov	w1, w3
  40a994:	bl	401890 <fcntl@plt>
  40a998:	mov	w19, w0
  40a99c:	mov	w0, w19
  40a9a0:	ldp	x19, x20, [sp, #16]
  40a9a4:	ldp	x29, x30, [sp], #112
  40a9a8:	ret
  40a9ac:	ldr	w2, [sp, #80]
  40a9b0:	bl	401890 <fcntl@plt>
  40a9b4:	mov	w19, w0
  40a9b8:	mov	w0, w19
  40a9bc:	ldp	x19, x20, [sp, #16]
  40a9c0:	ldp	x29, x30, [sp], #112
  40a9c4:	ret
  40a9c8:	stp	x21, x22, [sp, #32]
  40a9cc:	adrp	x21, 41f000 <ferror@plt+0x1d6c0>
  40a9d0:	mov	w2, #0xffffffe8            	// #-24
  40a9d4:	str	w2, [sp, #72]
  40a9d8:	ldr	w2, [x21, #1080]
  40a9dc:	ldr	w22, [sp, #80]
  40a9e0:	tbnz	w2, #31, 40aa10 <ferror@plt+0x90d0>
  40a9e4:	mov	w2, w22
  40a9e8:	bl	401890 <fcntl@plt>
  40a9ec:	mov	w19, w0
  40a9f0:	tbnz	w0, #31, 40aa74 <ferror@plt+0x9134>
  40a9f4:	mov	w0, #0x1                   	// #1
  40a9f8:	str	w0, [x21, #1080]
  40a9fc:	mov	w0, w19
  40aa00:	ldp	x19, x20, [sp, #16]
  40aa04:	ldp	x21, x22, [sp, #32]
  40aa08:	ldp	x29, x30, [sp], #112
  40aa0c:	ret
  40aa10:	mov	w2, w22
  40aa14:	mov	w1, #0x0                   	// #0
  40aa18:	bl	401890 <fcntl@plt>
  40aa1c:	mov	w19, w0
  40aa20:	tbnz	w0, #31, 40aa30 <ferror@plt+0x90f0>
  40aa24:	ldr	w0, [x21, #1080]
  40aa28:	cmn	w0, #0x1
  40aa2c:	b.eq	40aaa4 <ferror@plt+0x9164>  // b.none
  40aa30:	mov	w0, w19
  40aa34:	ldp	x19, x20, [sp, #16]
  40aa38:	ldp	x21, x22, [sp, #32]
  40aa3c:	ldp	x29, x30, [sp], #112
  40aa40:	ret
  40aa44:	ldr	w0, [sp, #72]
  40aa48:	ldr	x1, [sp, #48]
  40aa4c:	tbnz	w0, #31, 40ab04 <ferror@plt+0x91c4>
  40aa50:	ldr	w2, [x1]
  40aa54:	mov	w0, w20
  40aa58:	mov	w1, w3
  40aa5c:	bl	401890 <fcntl@plt>
  40aa60:	mov	w19, w0
  40aa64:	mov	w0, w19
  40aa68:	ldp	x19, x20, [sp, #16]
  40aa6c:	ldp	x29, x30, [sp], #112
  40aa70:	ret
  40aa74:	bl	401910 <__errno_location@plt>
  40aa78:	ldr	w0, [x0]
  40aa7c:	cmp	w0, #0x16
  40aa80:	b.ne	40a9f4 <ferror@plt+0x90b4>  // b.any
  40aa84:	mov	w2, w22
  40aa88:	mov	w0, w20
  40aa8c:	mov	w1, #0x0                   	// #0
  40aa90:	bl	401890 <fcntl@plt>
  40aa94:	mov	w19, w0
  40aa98:	tbnz	w0, #31, 40aa30 <ferror@plt+0x90f0>
  40aa9c:	mov	w0, #0xffffffff            	// #-1
  40aaa0:	str	w0, [x21, #1080]
  40aaa4:	mov	w0, w19
  40aaa8:	mov	w1, #0x1                   	// #1
  40aaac:	bl	401890 <fcntl@plt>
  40aab0:	tbnz	w0, #31, 40aacc <ferror@plt+0x918c>
  40aab4:	orr	w2, w0, #0x1
  40aab8:	mov	w1, #0x2                   	// #2
  40aabc:	mov	w0, w19
  40aac0:	bl	401890 <fcntl@plt>
  40aac4:	cmn	w0, #0x1
  40aac8:	b.ne	40aa30 <ferror@plt+0x90f0>  // b.any
  40aacc:	bl	401910 <__errno_location@plt>
  40aad0:	mov	x20, x0
  40aad4:	mov	w0, w19
  40aad8:	mov	w19, #0xffffffff            	// #-1
  40aadc:	ldr	w21, [x20]
  40aae0:	bl	401750 <close@plt>
  40aae4:	str	w21, [x20]
  40aae8:	ldp	x21, x22, [sp, #32]
  40aaec:	b	40a940 <ferror@plt+0x9000>
  40aaf0:	cmn	w0, #0x7
  40aaf4:	b.ge	40a988 <ferror@plt+0x9048>  // b.tcont
  40aaf8:	ldr	x1, [sp, #56]
  40aafc:	add	x1, x1, w0, sxtw
  40ab00:	b	40a988 <ferror@plt+0x9048>
  40ab04:	cmn	w0, #0x7
  40ab08:	b.ge	40aa50 <ferror@plt+0x9110>  // b.tcont
  40ab0c:	ldr	x1, [sp, #56]
  40ab10:	add	x1, x1, w0, sxtw
  40ab14:	b	40aa50 <ferror@plt+0x9110>
  40ab18:	stp	x29, x30, [sp, #-32]!
  40ab1c:	mov	x29, sp
  40ab20:	str	x19, [sp, #16]
  40ab24:	mov	x19, x0
  40ab28:	cbz	x0, 40ab3c <ferror@plt+0x91fc>
  40ab2c:	bl	4018e0 <__freading@plt>
  40ab30:	cbz	w0, 40ab3c <ferror@plt+0x91fc>
  40ab34:	ldr	w0, [x19]
  40ab38:	tbnz	w0, #8, 40ab4c <ferror@plt+0x920c>
  40ab3c:	mov	x0, x19
  40ab40:	ldr	x19, [sp, #16]
  40ab44:	ldp	x29, x30, [sp], #32
  40ab48:	b	4018b0 <fflush@plt>
  40ab4c:	mov	x0, x19
  40ab50:	mov	w2, #0x1                   	// #1
  40ab54:	mov	x1, #0x0                   	// #0
  40ab58:	bl	40ab70 <ferror@plt+0x9230>
  40ab5c:	mov	x0, x19
  40ab60:	ldr	x19, [sp, #16]
  40ab64:	ldp	x29, x30, [sp], #32
  40ab68:	b	4018b0 <fflush@plt>
  40ab6c:	nop
  40ab70:	stp	x29, x30, [sp, #-48]!
  40ab74:	mov	x29, sp
  40ab78:	ldp	x3, x4, [x0, #8]
  40ab7c:	str	x19, [sp, #16]
  40ab80:	mov	x19, x0
  40ab84:	cmp	x4, x3
  40ab88:	b.eq	40ab9c <ferror@plt+0x925c>  // b.none
  40ab8c:	mov	x0, x19
  40ab90:	ldr	x19, [sp, #16]
  40ab94:	ldp	x29, x30, [sp], #48
  40ab98:	b	401830 <fseeko@plt>
  40ab9c:	ldp	x3, x4, [x0, #32]
  40aba0:	cmp	x4, x3
  40aba4:	b.ne	40ab8c <ferror@plt+0x924c>  // b.any
  40aba8:	ldr	x3, [x0, #72]
  40abac:	cbnz	x3, 40ab8c <ferror@plt+0x924c>
  40abb0:	str	x1, [sp, #32]
  40abb4:	str	w2, [sp, #44]
  40abb8:	bl	401660 <fileno@plt>
  40abbc:	ldr	w2, [sp, #44]
  40abc0:	ldr	x1, [sp, #32]
  40abc4:	bl	401630 <lseek@plt>
  40abc8:	mov	x1, x0
  40abcc:	cmn	x0, #0x1
  40abd0:	b.eq	40abe8 <ferror@plt+0x92a8>  // b.none
  40abd4:	ldr	w2, [x19]
  40abd8:	mov	w0, #0x0                   	// #0
  40abdc:	str	x1, [x19, #144]
  40abe0:	and	w1, w2, #0xffffffef
  40abe4:	str	w1, [x19]
  40abe8:	ldr	x19, [sp, #16]
  40abec:	ldp	x29, x30, [sp], #48
  40abf0:	ret
  40abf4:	nop
  40abf8:	stp	x29, x30, [sp, #-64]!
  40abfc:	cmp	x0, #0x0
  40ac00:	add	x4, sp, #0x3c
  40ac04:	mov	x29, sp
  40ac08:	stp	x19, x20, [sp, #16]
  40ac0c:	csel	x19, x4, x0, eq  // eq = none
  40ac10:	mov	x20, x2
  40ac14:	mov	x0, x19
  40ac18:	str	x21, [sp, #32]
  40ac1c:	mov	x21, x1
  40ac20:	bl	401590 <mbrtowc@plt>
  40ac24:	cmp	x20, #0x0
  40ac28:	mov	x20, x0
  40ac2c:	ccmn	x0, #0x3, #0x0, ne  // ne = any
  40ac30:	b.hi	40ac48 <ferror@plt+0x9308>  // b.pmore
  40ac34:	mov	x0, x20
  40ac38:	ldp	x19, x20, [sp, #16]
  40ac3c:	ldr	x21, [sp, #32]
  40ac40:	ldp	x29, x30, [sp], #64
  40ac44:	ret
  40ac48:	mov	w0, #0x0                   	// #0
  40ac4c:	bl	40ace8 <ferror@plt+0x93a8>
  40ac50:	tst	w0, #0xff
  40ac54:	b.ne	40ac34 <ferror@plt+0x92f4>  // b.any
  40ac58:	ldrb	w0, [x21]
  40ac5c:	mov	x20, #0x1                   	// #1
  40ac60:	str	w0, [x19]
  40ac64:	mov	x0, x20
  40ac68:	ldp	x19, x20, [sp, #16]
  40ac6c:	ldr	x21, [sp, #32]
  40ac70:	ldp	x29, x30, [sp], #64
  40ac74:	ret
  40ac78:	stp	x29, x30, [sp, #-32]!
  40ac7c:	mov	x29, sp
  40ac80:	stp	x19, x20, [sp, #16]
  40ac84:	mov	x19, x0
  40ac88:	bl	401640 <__fpending@plt>
  40ac8c:	mov	x20, x0
  40ac90:	mov	x0, x19
  40ac94:	ldr	w19, [x19]
  40ac98:	and	w19, w19, #0x20
  40ac9c:	bl	40a830 <ferror@plt+0x8ef0>
  40aca0:	cbnz	w19, 40acc8 <ferror@plt+0x9388>
  40aca4:	cbz	w0, 40acbc <ferror@plt+0x937c>
  40aca8:	cbnz	x20, 40ace0 <ferror@plt+0x93a0>
  40acac:	bl	401910 <__errno_location@plt>
  40acb0:	ldr	w0, [x0]
  40acb4:	cmp	w0, #0x9
  40acb8:	csetm	w0, ne  // ne = any
  40acbc:	ldp	x19, x20, [sp, #16]
  40acc0:	ldp	x29, x30, [sp], #32
  40acc4:	ret
  40acc8:	cbnz	w0, 40ace0 <ferror@plt+0x93a0>
  40accc:	bl	401910 <__errno_location@plt>
  40acd0:	mov	x1, x0
  40acd4:	mov	w0, #0xffffffff            	// #-1
  40acd8:	str	wzr, [x1]
  40acdc:	b	40acbc <ferror@plt+0x937c>
  40ace0:	mov	w0, #0xffffffff            	// #-1
  40ace4:	b	40acbc <ferror@plt+0x937c>
  40ace8:	stp	x29, x30, [sp, #-16]!
  40acec:	mov	x1, #0x0                   	// #0
  40acf0:	mov	x29, sp
  40acf4:	bl	401930 <setlocale@plt>
  40acf8:	mov	w1, #0x1                   	// #1
  40acfc:	cbz	x0, 40ad20 <ferror@plt+0x93e0>
  40ad00:	ldrb	w1, [x0]
  40ad04:	cmp	w1, #0x43
  40ad08:	b.eq	40ad2c <ferror@plt+0x93ec>  // b.none
  40ad0c:	adrp	x1, 40c000 <ferror@plt+0xa6c0>
  40ad10:	add	x1, x1, #0x710
  40ad14:	bl	401810 <strcmp@plt>
  40ad18:	cmp	w0, #0x0
  40ad1c:	cset	w1, ne  // ne = any
  40ad20:	mov	w0, w1
  40ad24:	ldp	x29, x30, [sp], #16
  40ad28:	ret
  40ad2c:	ldrb	w2, [x0, #1]
  40ad30:	mov	w1, #0x0                   	// #0
  40ad34:	cbnz	w2, 40ad0c <ferror@plt+0x93cc>
  40ad38:	mov	w0, w1
  40ad3c:	ldp	x29, x30, [sp], #16
  40ad40:	ret
  40ad44:	nop
  40ad48:	stp	x29, x30, [sp, #-16]!
  40ad4c:	mov	w0, #0xe                   	// #14
  40ad50:	mov	x29, sp
  40ad54:	bl	401690 <nl_langinfo@plt>
  40ad58:	cbz	x0, 40ad78 <ferror@plt+0x9438>
  40ad5c:	ldrb	w2, [x0]
  40ad60:	adrp	x1, 40c000 <ferror@plt+0xa6c0>
  40ad64:	add	x1, x1, #0x718
  40ad68:	cmp	w2, #0x0
  40ad6c:	csel	x0, x1, x0, eq  // eq = none
  40ad70:	ldp	x29, x30, [sp], #16
  40ad74:	ret
  40ad78:	ldp	x29, x30, [sp], #16
  40ad7c:	adrp	x0, 40c000 <ferror@plt+0xa6c0>
  40ad80:	add	x0, x0, #0x718
  40ad84:	ret
  40ad88:	stp	x29, x30, [sp, #-64]!
  40ad8c:	mov	x29, sp
  40ad90:	stp	x19, x20, [sp, #16]
  40ad94:	adrp	x20, 41e000 <ferror@plt+0x1c6c0>
  40ad98:	add	x20, x20, #0xdf0
  40ad9c:	stp	x21, x22, [sp, #32]
  40ada0:	adrp	x21, 41e000 <ferror@plt+0x1c6c0>
  40ada4:	add	x21, x21, #0xde8
  40ada8:	sub	x20, x20, x21
  40adac:	mov	w22, w0
  40adb0:	stp	x23, x24, [sp, #48]
  40adb4:	mov	x23, x1
  40adb8:	mov	x24, x2
  40adbc:	bl	401558 <mbrtowc@plt-0x38>
  40adc0:	cmp	xzr, x20, asr #3
  40adc4:	b.eq	40adf0 <ferror@plt+0x94b0>  // b.none
  40adc8:	asr	x20, x20, #3
  40adcc:	mov	x19, #0x0                   	// #0
  40add0:	ldr	x3, [x21, x19, lsl #3]
  40add4:	mov	x2, x24
  40add8:	add	x19, x19, #0x1
  40addc:	mov	x1, x23
  40ade0:	mov	w0, w22
  40ade4:	blr	x3
  40ade8:	cmp	x20, x19
  40adec:	b.ne	40add0 <ferror@plt+0x9490>  // b.any
  40adf0:	ldp	x19, x20, [sp, #16]
  40adf4:	ldp	x21, x22, [sp, #32]
  40adf8:	ldp	x23, x24, [sp, #48]
  40adfc:	ldp	x29, x30, [sp], #64
  40ae00:	ret
  40ae04:	nop
  40ae08:	ret
  40ae0c:	nop
  40ae10:	adrp	x2, 41f000 <ferror@plt+0x1d6c0>
  40ae14:	mov	x1, #0x0                   	// #0
  40ae18:	ldr	x2, [x2, #488]
  40ae1c:	b	401610 <__cxa_atexit@plt>

Disassembly of section .fini:

000000000040ae20 <.fini>:
  40ae20:	stp	x29, x30, [sp, #-16]!
  40ae24:	mov	x29, sp
  40ae28:	ldp	x29, x30, [sp], #16
  40ae2c:	ret
