{
  "id": "gh_flowchart_00582",
  "source": "github",
  "source_url": "https://github.com/sean-galloway/RTLDesignSherpa/blob/ea4a63af832786f67859f3a6fd4b6a955f49bf96/projects/components/retro_legacy_blocks/docs/rtc_mas/assets/mermaid/rtc_module_hierarchy.mmd",
  "github_repo": "sean-galloway/RTLDesignSherpa",
  "github_file_path": "projects/components/retro_legacy_blocks/docs/rtc_mas/assets/mermaid/rtc_module_hierarchy.mmd",
  "diagram_type": "flowchart",
  "code": "%%{init: {'theme': 'neutral'}}%%\nflowchart TB\n    TOP[apb_rtc<br/>Top Level]\n    TOP --> APB[apb_slave]\n\n    TOP --> CFG[rtc_config_regs<br/>Register Wrapper]\n    CFG --> REGS[\"rtc_regs<br/>(PeakRDL)\"]\n\n    TOP --> CORE[rtc_core]\n    CORE --> TIME[\"Time Counter<br/>(seconds to century)\"]\n    CORE --> ALARM[\"Alarm Comparator\"]\n    CORE --> INT_GEN[\"Interrupt Generator\"]\n    CORE --> BCD[\"BCD Logic\"]\n",
  "content_size": 402,
  "collected_at": "2026-02-06T01:45:29.321802",
  "compilation_status": "failed",
  "license": "mit",
  "license_name": "MIT License",
  "license_url": "https://api.github.com/licenses/mit",
  "repo_stars": 8,
  "repo_forks": 1,
  "repo_owner": "sean-galloway",
  "repo_name": "RTLDesignSherpa",
  "repo_description": "This site is hopefully a springboard for others to learn about coding in System Verilog and experimenting with FPGAs.",
  "repo_language": "C++",
  "repo_topics": [
    "amba-apb",
    "amba-axi",
    "cocotb",
    "crossbar",
    "dma"
  ],
  "repo_created_at": "2023-06-15T21:56:48Z",
  "repo_updated_at": "2026-02-06T00:19:01Z",
  "compilation_error": "[WinError 2] 系统找不到指定的文件。"
}