Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Feb 18 22:49:16 2026
| Host         : DESKTOP-SFB4JCN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_sr04_fnd_timing_summary_routed.rpt -pb top_sr04_fnd_timing_summary_routed.pb -rpx top_sr04_fnd_timing_summary_routed.rpx -warn_on_violation
| Design       : top_sr04_fnd
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (11)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (22)
5. checking no_input_delay (3)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (11)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: U_BTN_DEBOUNCE/clk_100khz_reg_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U_FND_CTRL/U_CLK_DIV/o_1khz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (22)
-------------------------------------------------
 There are 22 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.758        0.000                      0                  108        0.177        0.000                      0                  108        4.500        0.000                       0                    81  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.758        0.000                      0                  108        0.177        0.000                      0                  108        4.500        0.000                       0                    81  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.758ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.758ns  (required time - arrival time)
  Source:                 U_FND_CTRL/U_CLK_DIV/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND_CTRL/U_CLK_DIV/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.202ns  (logic 0.952ns (22.657%)  route 3.250ns (77.343%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.618     5.139    U_FND_CTRL/U_CLK_DIV/o_1khz_reg_0
    SLICE_X65Y24         FDCE                                         r  U_FND_CTRL/U_CLK_DIV/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDCE (Prop_fdce_C_Q)         0.456     5.595 f  U_FND_CTRL/U_CLK_DIV/counter_reg[10]/Q
                         net (fo=2, routed)           0.998     6.593    U_FND_CTRL/U_CLK_DIV/counter[10]
    SLICE_X65Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.717 r  U_FND_CTRL/U_CLK_DIV/counter[17]_i_5/O
                         net (fo=1, routed)           0.543     7.260    U_FND_CTRL/U_CLK_DIV/counter[17]_i_5_n_0
    SLICE_X65Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.384 r  U_FND_CTRL/U_CLK_DIV/counter[17]_i_4/O
                         net (fo=1, routed)           0.645     8.029    U_FND_CTRL/U_CLK_DIV/counter[17]_i_4_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.153 f  U_FND_CTRL/U_CLK_DIV/counter[17]_i_2/O
                         net (fo=18, routed)          1.064     9.217    U_FND_CTRL/U_CLK_DIV/o_1khz
    SLICE_X65Y25         LUT2 (Prop_lut2_I0_O)        0.124     9.341 r  U_FND_CTRL/U_CLK_DIV/counter[15]_i_1/O
                         net (fo=1, routed)           0.000     9.341    U_FND_CTRL/U_CLK_DIV/counter_0[15]
    SLICE_X65Y25         FDCE                                         r  U_FND_CTRL/U_CLK_DIV/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.502    14.843    U_FND_CTRL/U_CLK_DIV/o_1khz_reg_0
    SLICE_X65Y25         FDCE                                         r  U_FND_CTRL/U_CLK_DIV/counter_reg[15]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X65Y25         FDCE (Setup_fdce_C_D)        0.031    15.099    U_FND_CTRL/U_CLK_DIV/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                          -9.341    
  -------------------------------------------------------------------
                         slack                                  5.758    

Slack (MET) :             5.767ns  (required time - arrival time)
  Source:                 U_FND_CTRL/U_CLK_DIV/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND_CTRL/U_CLK_DIV/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.191ns  (logic 0.952ns (22.717%)  route 3.239ns (77.283%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.618     5.139    U_FND_CTRL/U_CLK_DIV/o_1khz_reg_0
    SLICE_X65Y24         FDCE                                         r  U_FND_CTRL/U_CLK_DIV/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDCE (Prop_fdce_C_Q)         0.456     5.595 f  U_FND_CTRL/U_CLK_DIV/counter_reg[10]/Q
                         net (fo=2, routed)           0.998     6.593    U_FND_CTRL/U_CLK_DIV/counter[10]
    SLICE_X65Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.717 r  U_FND_CTRL/U_CLK_DIV/counter[17]_i_5/O
                         net (fo=1, routed)           0.543     7.260    U_FND_CTRL/U_CLK_DIV/counter[17]_i_5_n_0
    SLICE_X65Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.384 r  U_FND_CTRL/U_CLK_DIV/counter[17]_i_4/O
                         net (fo=1, routed)           0.645     8.029    U_FND_CTRL/U_CLK_DIV/counter[17]_i_4_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.153 f  U_FND_CTRL/U_CLK_DIV/counter[17]_i_2/O
                         net (fo=18, routed)          1.053     9.206    U_FND_CTRL/U_CLK_DIV/o_1khz
    SLICE_X65Y25         LUT2 (Prop_lut2_I0_O)        0.124     9.330 r  U_FND_CTRL/U_CLK_DIV/counter[14]_i_1/O
                         net (fo=1, routed)           0.000     9.330    U_FND_CTRL/U_CLK_DIV/counter_0[14]
    SLICE_X65Y25         FDCE                                         r  U_FND_CTRL/U_CLK_DIV/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.502    14.843    U_FND_CTRL/U_CLK_DIV/o_1khz_reg_0
    SLICE_X65Y25         FDCE                                         r  U_FND_CTRL/U_CLK_DIV/counter_reg[14]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X65Y25         FDCE (Setup_fdce_C_D)        0.029    15.097    U_FND_CTRL/U_CLK_DIV/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                          -9.330    
  -------------------------------------------------------------------
                         slack                                  5.767    

Slack (MET) :             5.774ns  (required time - arrival time)
  Source:                 U_FND_CTRL/U_CLK_DIV/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND_CTRL/U_CLK_DIV/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.230ns  (logic 0.980ns (23.169%)  route 3.250ns (76.831%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.618     5.139    U_FND_CTRL/U_CLK_DIV/o_1khz_reg_0
    SLICE_X65Y24         FDCE                                         r  U_FND_CTRL/U_CLK_DIV/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDCE (Prop_fdce_C_Q)         0.456     5.595 f  U_FND_CTRL/U_CLK_DIV/counter_reg[10]/Q
                         net (fo=2, routed)           0.998     6.593    U_FND_CTRL/U_CLK_DIV/counter[10]
    SLICE_X65Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.717 r  U_FND_CTRL/U_CLK_DIV/counter[17]_i_5/O
                         net (fo=1, routed)           0.543     7.260    U_FND_CTRL/U_CLK_DIV/counter[17]_i_5_n_0
    SLICE_X65Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.384 r  U_FND_CTRL/U_CLK_DIV/counter[17]_i_4/O
                         net (fo=1, routed)           0.645     8.029    U_FND_CTRL/U_CLK_DIV/counter[17]_i_4_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.153 f  U_FND_CTRL/U_CLK_DIV/counter[17]_i_2/O
                         net (fo=18, routed)          1.064     9.217    U_FND_CTRL/U_CLK_DIV/o_1khz
    SLICE_X65Y25         LUT2 (Prop_lut2_I0_O)        0.152     9.369 r  U_FND_CTRL/U_CLK_DIV/counter[16]_i_1/O
                         net (fo=1, routed)           0.000     9.369    U_FND_CTRL/U_CLK_DIV/counter_0[16]
    SLICE_X65Y25         FDCE                                         r  U_FND_CTRL/U_CLK_DIV/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.502    14.843    U_FND_CTRL/U_CLK_DIV/o_1khz_reg_0
    SLICE_X65Y25         FDCE                                         r  U_FND_CTRL/U_CLK_DIV/counter_reg[16]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X65Y25         FDCE (Setup_fdce_C_D)        0.075    15.143    U_FND_CTRL/U_CLK_DIV/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                          -9.369    
  -------------------------------------------------------------------
                         slack                                  5.774    

Slack (MET) :             5.785ns  (required time - arrival time)
  Source:                 U_FND_CTRL/U_CLK_DIV/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND_CTRL/U_CLK_DIV/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.219ns  (logic 0.980ns (23.230%)  route 3.239ns (76.770%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.618     5.139    U_FND_CTRL/U_CLK_DIV/o_1khz_reg_0
    SLICE_X65Y24         FDCE                                         r  U_FND_CTRL/U_CLK_DIV/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDCE (Prop_fdce_C_Q)         0.456     5.595 f  U_FND_CTRL/U_CLK_DIV/counter_reg[10]/Q
                         net (fo=2, routed)           0.998     6.593    U_FND_CTRL/U_CLK_DIV/counter[10]
    SLICE_X65Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.717 r  U_FND_CTRL/U_CLK_DIV/counter[17]_i_5/O
                         net (fo=1, routed)           0.543     7.260    U_FND_CTRL/U_CLK_DIV/counter[17]_i_5_n_0
    SLICE_X65Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.384 r  U_FND_CTRL/U_CLK_DIV/counter[17]_i_4/O
                         net (fo=1, routed)           0.645     8.029    U_FND_CTRL/U_CLK_DIV/counter[17]_i_4_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.153 f  U_FND_CTRL/U_CLK_DIV/counter[17]_i_2/O
                         net (fo=18, routed)          1.053     9.206    U_FND_CTRL/U_CLK_DIV/o_1khz
    SLICE_X65Y25         LUT2 (Prop_lut2_I0_O)        0.152     9.358 r  U_FND_CTRL/U_CLK_DIV/counter[17]_i_1/O
                         net (fo=1, routed)           0.000     9.358    U_FND_CTRL/U_CLK_DIV/counter_0[17]
    SLICE_X65Y25         FDCE                                         r  U_FND_CTRL/U_CLK_DIV/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.502    14.843    U_FND_CTRL/U_CLK_DIV/o_1khz_reg_0
    SLICE_X65Y25         FDCE                                         r  U_FND_CTRL/U_CLK_DIV/counter_reg[17]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X65Y25         FDCE (Setup_fdce_C_D)        0.075    15.143    U_FND_CTRL/U_CLK_DIV/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                          -9.358    
  -------------------------------------------------------------------
                         slack                                  5.785    

Slack (MET) :             5.853ns  (required time - arrival time)
  Source:                 U_SR04/distance_cnt_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SR04/distance_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.907ns  (logic 1.058ns (27.078%)  route 2.849ns (72.922%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.623     5.144    U_SR04/CLK
    SLICE_X61Y28         FDCE                                         r  U_SR04/distance_cnt_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDCE (Prop_fdce_C_Q)         0.456     5.600 r  U_SR04/distance_cnt_reg_reg[2]/Q
                         net (fo=6, routed)           1.132     6.732    U_SR04/distance_cnt_reg[2]
    SLICE_X62Y28         LUT4 (Prop_lut4_I3_O)        0.152     6.884 r  U_SR04/distance_cnt_reg[7]_i_2/O
                         net (fo=4, routed)           0.340     7.224    U_SR04/distance_cnt_reg[7]_i_2_n_0
    SLICE_X60Y28         LUT6 (Prop_lut6_I5_O)        0.326     7.550 f  U_SR04/distance_cnt_reg[8]_i_4/O
                         net (fo=2, routed)           0.592     8.142    U_SR04/distance_cnt_reg[8]_i_4_n_0
    SLICE_X59Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.266 r  U_SR04/distance_reg[8]_i_1/O
                         net (fo=11, routed)          0.785     9.051    U_SR04/distance_next
    SLICE_X64Y30         FDCE                                         r  U_SR04/distance_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.508    14.849    U_SR04/CLK
    SLICE_X64Y30         FDCE                                         r  U_SR04/distance_reg_reg[0]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X64Y30         FDCE (Setup_fdce_C_CE)      -0.169    14.905    U_SR04/distance_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.905    
                         arrival time                          -9.051    
  -------------------------------------------------------------------
                         slack                                  5.853    

Slack (MET) :             5.961ns  (required time - arrival time)
  Source:                 U_FND_CTRL/U_CLK_DIV/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND_CTRL/U_CLK_DIV/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.034ns  (logic 0.952ns (23.598%)  route 3.082ns (76.402%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.618     5.139    U_FND_CTRL/U_CLK_DIV/o_1khz_reg_0
    SLICE_X65Y24         FDCE                                         r  U_FND_CTRL/U_CLK_DIV/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDCE (Prop_fdce_C_Q)         0.456     5.595 f  U_FND_CTRL/U_CLK_DIV/counter_reg[10]/Q
                         net (fo=2, routed)           0.998     6.593    U_FND_CTRL/U_CLK_DIV/counter[10]
    SLICE_X65Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.717 r  U_FND_CTRL/U_CLK_DIV/counter[17]_i_5/O
                         net (fo=1, routed)           0.543     7.260    U_FND_CTRL/U_CLK_DIV/counter[17]_i_5_n_0
    SLICE_X65Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.384 r  U_FND_CTRL/U_CLK_DIV/counter[17]_i_4/O
                         net (fo=1, routed)           0.645     8.029    U_FND_CTRL/U_CLK_DIV/counter[17]_i_4_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.153 f  U_FND_CTRL/U_CLK_DIV/counter[17]_i_2/O
                         net (fo=18, routed)          0.896     9.050    U_FND_CTRL/U_CLK_DIV/o_1khz
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.124     9.174 r  U_FND_CTRL/U_CLK_DIV/counter[11]_i_1/O
                         net (fo=1, routed)           0.000     9.174    U_FND_CTRL/U_CLK_DIV/counter_0[11]
    SLICE_X65Y24         FDCE                                         r  U_FND_CTRL/U_CLK_DIV/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.502    14.843    U_FND_CTRL/U_CLK_DIV/o_1khz_reg_0
    SLICE_X65Y24         FDCE                                         r  U_FND_CTRL/U_CLK_DIV/counter_reg[11]/C
                         clock pessimism              0.296    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X65Y24         FDCE (Setup_fdce_C_D)        0.031    15.135    U_FND_CTRL/U_CLK_DIV/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                          -9.174    
  -------------------------------------------------------------------
                         slack                                  5.961    

Slack (MET) :             5.961ns  (required time - arrival time)
  Source:                 U_FND_CTRL/U_CLK_DIV/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND_CTRL/U_CLK_DIV/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.032ns  (logic 0.952ns (23.609%)  route 3.080ns (76.391%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.618     5.139    U_FND_CTRL/U_CLK_DIV/o_1khz_reg_0
    SLICE_X65Y24         FDCE                                         r  U_FND_CTRL/U_CLK_DIV/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDCE (Prop_fdce_C_Q)         0.456     5.595 f  U_FND_CTRL/U_CLK_DIV/counter_reg[10]/Q
                         net (fo=2, routed)           0.998     6.593    U_FND_CTRL/U_CLK_DIV/counter[10]
    SLICE_X65Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.717 r  U_FND_CTRL/U_CLK_DIV/counter[17]_i_5/O
                         net (fo=1, routed)           0.543     7.260    U_FND_CTRL/U_CLK_DIV/counter[17]_i_5_n_0
    SLICE_X65Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.384 r  U_FND_CTRL/U_CLK_DIV/counter[17]_i_4/O
                         net (fo=1, routed)           0.645     8.029    U_FND_CTRL/U_CLK_DIV/counter[17]_i_4_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.153 f  U_FND_CTRL/U_CLK_DIV/counter[17]_i_2/O
                         net (fo=18, routed)          0.894     9.048    U_FND_CTRL/U_CLK_DIV/o_1khz
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.124     9.172 r  U_FND_CTRL/U_CLK_DIV/counter[10]_i_1/O
                         net (fo=1, routed)           0.000     9.172    U_FND_CTRL/U_CLK_DIV/counter_0[10]
    SLICE_X65Y24         FDCE                                         r  U_FND_CTRL/U_CLK_DIV/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.502    14.843    U_FND_CTRL/U_CLK_DIV/o_1khz_reg_0
    SLICE_X65Y24         FDCE                                         r  U_FND_CTRL/U_CLK_DIV/counter_reg[10]/C
                         clock pessimism              0.296    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X65Y24         FDCE (Setup_fdce_C_D)        0.029    15.133    U_FND_CTRL/U_CLK_DIV/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                          -9.172    
  -------------------------------------------------------------------
                         slack                                  5.961    

Slack (MET) :             5.964ns  (required time - arrival time)
  Source:                 U_FND_CTRL/U_CLK_DIV/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND_CTRL/U_CLK_DIV/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.012ns  (logic 0.952ns (23.730%)  route 3.060ns (76.270%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.618     5.139    U_FND_CTRL/U_CLK_DIV/o_1khz_reg_0
    SLICE_X65Y24         FDCE                                         r  U_FND_CTRL/U_CLK_DIV/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDCE (Prop_fdce_C_Q)         0.456     5.595 f  U_FND_CTRL/U_CLK_DIV/counter_reg[10]/Q
                         net (fo=2, routed)           0.998     6.593    U_FND_CTRL/U_CLK_DIV/counter[10]
    SLICE_X65Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.717 r  U_FND_CTRL/U_CLK_DIV/counter[17]_i_5/O
                         net (fo=1, routed)           0.543     7.260    U_FND_CTRL/U_CLK_DIV/counter[17]_i_5_n_0
    SLICE_X65Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.384 r  U_FND_CTRL/U_CLK_DIV/counter[17]_i_4/O
                         net (fo=1, routed)           0.645     8.029    U_FND_CTRL/U_CLK_DIV/counter[17]_i_4_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.153 f  U_FND_CTRL/U_CLK_DIV/counter[17]_i_2/O
                         net (fo=18, routed)          0.874     9.027    U_FND_CTRL/U_CLK_DIV/o_1khz
    SLICE_X65Y23         LUT2 (Prop_lut2_I0_O)        0.124     9.151 r  U_FND_CTRL/U_CLK_DIV/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     9.151    U_FND_CTRL/U_CLK_DIV/counter_0[7]
    SLICE_X65Y23         FDCE                                         r  U_FND_CTRL/U_CLK_DIV/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.504    14.845    U_FND_CTRL/U_CLK_DIV/o_1khz_reg_0
    SLICE_X65Y23         FDCE                                         r  U_FND_CTRL/U_CLK_DIV/counter_reg[7]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X65Y23         FDCE (Setup_fdce_C_D)        0.031    15.115    U_FND_CTRL/U_CLK_DIV/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                          -9.151    
  -------------------------------------------------------------------
                         slack                                  5.964    

Slack (MET) :             5.964ns  (required time - arrival time)
  Source:                 U_FND_CTRL/U_CLK_DIV/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND_CTRL/U_CLK_DIV/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.010ns  (logic 0.952ns (23.742%)  route 3.058ns (76.258%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.618     5.139    U_FND_CTRL/U_CLK_DIV/o_1khz_reg_0
    SLICE_X65Y24         FDCE                                         r  U_FND_CTRL/U_CLK_DIV/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDCE (Prop_fdce_C_Q)         0.456     5.595 f  U_FND_CTRL/U_CLK_DIV/counter_reg[10]/Q
                         net (fo=2, routed)           0.998     6.593    U_FND_CTRL/U_CLK_DIV/counter[10]
    SLICE_X65Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.717 r  U_FND_CTRL/U_CLK_DIV/counter[17]_i_5/O
                         net (fo=1, routed)           0.543     7.260    U_FND_CTRL/U_CLK_DIV/counter[17]_i_5_n_0
    SLICE_X65Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.384 r  U_FND_CTRL/U_CLK_DIV/counter[17]_i_4/O
                         net (fo=1, routed)           0.645     8.029    U_FND_CTRL/U_CLK_DIV/counter[17]_i_4_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.153 f  U_FND_CTRL/U_CLK_DIV/counter[17]_i_2/O
                         net (fo=18, routed)          0.872     9.025    U_FND_CTRL/U_CLK_DIV/o_1khz
    SLICE_X65Y23         LUT2 (Prop_lut2_I0_O)        0.124     9.149 r  U_FND_CTRL/U_CLK_DIV/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     9.149    U_FND_CTRL/U_CLK_DIV/counter_0[6]
    SLICE_X65Y23         FDCE                                         r  U_FND_CTRL/U_CLK_DIV/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.504    14.845    U_FND_CTRL/U_CLK_DIV/o_1khz_reg_0
    SLICE_X65Y23         FDCE                                         r  U_FND_CTRL/U_CLK_DIV/counter_reg[6]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X65Y23         FDCE (Setup_fdce_C_D)        0.029    15.113    U_FND_CTRL/U_CLK_DIV/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                          -9.149    
  -------------------------------------------------------------------
                         slack                                  5.964    

Slack (MET) :             5.964ns  (required time - arrival time)
  Source:                 U_SR04/distance_cnt_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SR04/distance_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.759ns  (logic 1.056ns (28.094%)  route 2.703ns (71.906%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.624     5.145    U_SR04/CLK
    SLICE_X62Y28         FDCE                                         r  U_SR04/distance_cnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDCE (Prop_fdce_C_Q)         0.456     5.601 r  U_SR04/distance_cnt_reg_reg[1]/Q
                         net (fo=7, routed)           1.135     6.736    U_SR04/distance_cnt_reg[1]
    SLICE_X62Y28         LUT4 (Prop_lut4_I1_O)        0.150     6.886 r  U_SR04/distance_cnt_reg[7]_i_2/O
                         net (fo=4, routed)           0.340     7.226    U_SR04/distance_cnt_reg[7]_i_2_n_0
    SLICE_X60Y28         LUT6 (Prop_lut6_I5_O)        0.326     7.552 f  U_SR04/distance_cnt_reg[8]_i_4/O
                         net (fo=2, routed)           0.592     8.144    U_SR04/distance_cnt_reg[8]_i_4_n_0
    SLICE_X59Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.268 r  U_SR04/distance_reg[8]_i_1/O
                         net (fo=11, routed)          0.636     8.904    U_SR04/distance_next
    SLICE_X61Y30         FDCE                                         r  U_SR04/distance_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.507    14.848    U_SR04/CLK
    SLICE_X61Y30         FDCE                                         r  U_SR04/distance_reg_reg[5]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X61Y30         FDCE (Setup_fdce_C_CE)      -0.205    14.868    U_SR04/distance_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                          -8.904    
  -------------------------------------------------------------------
                         slack                                  5.964    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 U_SR04/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SR04/wait_cnt_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.918%)  route 0.096ns (34.082%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.585     1.468    U_SR04/CLK
    SLICE_X58Y29         FDCE                                         r  U_SR04/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  U_SR04/FSM_sequential_current_state_reg[0]/Q
                         net (fo=13, routed)          0.096     1.705    U_SR04/current_state[0]
    SLICE_X59Y29         LUT4 (Prop_lut4_I0_O)        0.045     1.750 r  U_SR04/wait_cnt_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.750    U_SR04/wait_cnt_reg[2]_i_1_n_0
    SLICE_X59Y29         FDCE                                         r  U_SR04/wait_cnt_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.853     1.980    U_SR04/CLK
    SLICE_X59Y29         FDCE                                         r  U_SR04/wait_cnt_reg_reg[2]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X59Y29         FDCE (Hold_fdce_C_D)         0.092     1.573    U_SR04/wait_cnt_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 U_SR04/distance_cnt_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SR04/distance_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.815%)  route 0.132ns (41.185%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.584     1.467    U_SR04/CLK
    SLICE_X61Y28         FDCE                                         r  U_SR04/distance_cnt_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  U_SR04/distance_cnt_reg_reg[2]/Q
                         net (fo=6, routed)           0.132     1.740    U_SR04/distance_cnt_reg[2]
    SLICE_X60Y28         LUT2 (Prop_lut2_I0_O)        0.048     1.788 r  U_SR04/distance_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.788    U_SR04/p_0_in[2]
    SLICE_X60Y28         FDCE                                         r  U_SR04/distance_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.852     1.979    U_SR04/CLK
    SLICE_X60Y28         FDCE                                         r  U_SR04/distance_reg_reg[2]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X60Y28         FDCE (Hold_fdce_C_D)         0.131     1.611    U_SR04/distance_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 U_TICK_GEN_1U/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TICK_GEN_1U/counter_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.639%)  route 0.097ns (34.361%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.588     1.471    U_TICK_GEN_1U/CLK
    SLICE_X58Y32         FDCE                                         r  U_TICK_GEN_1U/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y32         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  U_TICK_GEN_1U/counter_reg_reg[3]/Q
                         net (fo=6, routed)           0.097     1.709    U_TICK_GEN_1U/counter_reg_reg_n_0_[3]
    SLICE_X59Y32         LUT6 (Prop_lut6_I1_O)        0.045     1.754 r  U_TICK_GEN_1U/counter_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.754    U_TICK_GEN_1U/counter_reg[2]
    SLICE_X59Y32         FDCE                                         r  U_TICK_GEN_1U/counter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.856     1.983    U_TICK_GEN_1U/CLK
    SLICE_X59Y32         FDCE                                         r  U_TICK_GEN_1U/counter_reg_reg[2]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X59Y32         FDCE (Hold_fdce_C_D)         0.092     1.576    U_TICK_GEN_1U/counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 U_TICK_GEN_1U/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TICK_GEN_1U/b_tick_1u_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.408%)  route 0.098ns (34.592%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.588     1.471    U_TICK_GEN_1U/CLK
    SLICE_X58Y32         FDCE                                         r  U_TICK_GEN_1U/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y32         FDCE (Prop_fdce_C_Q)         0.141     1.612 f  U_TICK_GEN_1U/counter_reg_reg[3]/Q
                         net (fo=6, routed)           0.098     1.710    U_TICK_GEN_1U/counter_reg_reg_n_0_[3]
    SLICE_X59Y32         LUT6 (Prop_lut6_I4_O)        0.045     1.755 r  U_TICK_GEN_1U/b_tick_1u_i_1/O
                         net (fo=1, routed)           0.000     1.755    U_TICK_GEN_1U/b_tick_1u
    SLICE_X59Y32         FDCE                                         r  U_TICK_GEN_1U/b_tick_1u_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.856     1.983    U_TICK_GEN_1U/CLK
    SLICE_X59Y32         FDCE                                         r  U_TICK_GEN_1U/b_tick_1u_reg/C
                         clock pessimism             -0.499     1.484    
    SLICE_X59Y32         FDCE (Hold_fdce_C_D)         0.091     1.575    U_TICK_GEN_1U/b_tick_1u_reg
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 U_SR04/echo_cnt_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SR04/echo_cnt_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.587     1.470    U_SR04/CLK
    SLICE_X61Y31         FDCE                                         r  U_SR04/echo_cnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  U_SR04/echo_cnt_reg_reg[1]/Q
                         net (fo=6, routed)           0.132     1.743    U_SR04/echo_cnt_reg[1]
    SLICE_X60Y31         LUT6 (Prop_lut6_I3_O)        0.045     1.788 r  U_SR04/echo_cnt_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.788    U_SR04/echo_cnt_reg[4]_i_1_n_0
    SLICE_X60Y31         FDCE                                         r  U_SR04/echo_cnt_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.855     1.982    U_SR04/CLK
    SLICE_X60Y31         FDCE                                         r  U_SR04/echo_cnt_reg_reg[4]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X60Y31         FDCE (Hold_fdce_C_D)         0.120     1.603    U_SR04/echo_cnt_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 U_SR04/distance_cnt_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SR04/distance_cnt_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.912%)  route 0.087ns (26.088%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.585     1.468    U_SR04/CLK
    SLICE_X60Y29         FDCE                                         r  U_SR04/distance_cnt_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDCE (Prop_fdce_C_Q)         0.148     1.616 r  U_SR04/distance_cnt_reg_reg[6]/Q
                         net (fo=5, routed)           0.087     1.703    U_SR04/distance_cnt_reg[6]
    SLICE_X60Y29         LUT6 (Prop_lut6_I1_O)        0.098     1.801 r  U_SR04/distance_cnt_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.801    U_SR04/distance_cnt_next[7]
    SLICE_X60Y29         FDCE                                         r  U_SR04/distance_cnt_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.853     1.980    U_SR04/CLK
    SLICE_X60Y29         FDCE                                         r  U_SR04/distance_cnt_reg_reg[7]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X60Y29         FDCE (Hold_fdce_C_D)         0.121     1.589    U_SR04/distance_cnt_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 U_SR04/echo_cnt_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SR04/echo_cnt_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.227ns (73.472%)  route 0.082ns (26.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.587     1.470    U_SR04/CLK
    SLICE_X61Y31         FDCE                                         r  U_SR04/echo_cnt_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDCE (Prop_fdce_C_Q)         0.128     1.598 r  U_SR04/echo_cnt_reg_reg[2]/Q
                         net (fo=5, routed)           0.082     1.680    U_SR04/echo_cnt_reg[2]
    SLICE_X61Y31         LUT6 (Prop_lut6_I4_O)        0.099     1.779 r  U_SR04/echo_cnt_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.779    U_SR04/echo_cnt_reg[3]_i_1_n_0
    SLICE_X61Y31         FDCE                                         r  U_SR04/echo_cnt_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.855     1.982    U_SR04/CLK
    SLICE_X61Y31         FDCE                                         r  U_SR04/echo_cnt_reg_reg[3]/C
                         clock pessimism             -0.512     1.470    
    SLICE_X61Y31         FDCE (Hold_fdce_C_D)         0.092     1.562    U_SR04/echo_cnt_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 U_SR04/distance_cnt_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SR04/distance_cnt_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.189ns (48.160%)  route 0.203ns (51.840%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.584     1.467    U_SR04/CLK
    SLICE_X61Y28         FDCE                                         r  U_SR04/distance_cnt_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  U_SR04/distance_cnt_reg_reg[4]/Q
                         net (fo=7, routed)           0.203     1.812    U_SR04/distance_cnt_reg[4]
    SLICE_X60Y29         LUT5 (Prop_lut5_I2_O)        0.048     1.860 r  U_SR04/distance_cnt_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.860    U_SR04/distance_cnt_next[6]
    SLICE_X60Y29         FDCE                                         r  U_SR04/distance_cnt_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.853     1.980    U_SR04/CLK
    SLICE_X60Y29         FDCE                                         r  U_SR04/distance_cnt_reg_reg[6]/C
                         clock pessimism             -0.498     1.482    
    SLICE_X60Y29         FDCE (Hold_fdce_C_D)         0.131     1.613    U_SR04/distance_cnt_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 U_SR04/distance_cnt_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SR04/distance_cnt_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.573%)  route 0.155ns (45.427%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.584     1.467    U_SR04/CLK
    SLICE_X61Y28         FDCE                                         r  U_SR04/distance_cnt_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  U_SR04/distance_cnt_reg_reg[2]/Q
                         net (fo=6, routed)           0.155     1.763    U_SR04/distance_cnt_reg[2]
    SLICE_X61Y28         LUT6 (Prop_lut6_I3_O)        0.045     1.808 r  U_SR04/distance_cnt_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.808    U_SR04/distance_cnt_reg[4]_i_1_n_0
    SLICE_X61Y28         FDCE                                         r  U_SR04/distance_cnt_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.852     1.979    U_SR04/CLK
    SLICE_X61Y28         FDCE                                         r  U_SR04/distance_cnt_reg_reg[4]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X61Y28         FDCE (Hold_fdce_C_D)         0.092     1.559    U_SR04/distance_cnt_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 U_SR04/distance_cnt_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SR04/distance_cnt_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.761%)  route 0.203ns (52.239%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.584     1.467    U_SR04/CLK
    SLICE_X61Y28         FDCE                                         r  U_SR04/distance_cnt_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  U_SR04/distance_cnt_reg_reg[4]/Q
                         net (fo=7, routed)           0.203     1.812    U_SR04/distance_cnt_reg[4]
    SLICE_X60Y29         LUT4 (Prop_lut4_I1_O)        0.045     1.857 r  U_SR04/distance_cnt_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.857    U_SR04/distance_cnt_next[5]
    SLICE_X60Y29         FDCE                                         r  U_SR04/distance_cnt_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.853     1.980    U_SR04/CLK
    SLICE_X60Y29         FDCE                                         r  U_SR04/distance_cnt_reg_reg[5]/C
                         clock pessimism             -0.498     1.482    
    SLICE_X60Y29         FDCE (Hold_fdce_C_D)         0.120     1.602    U_SR04/distance_cnt_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y26   U_BTN_DEBOUNCE/clk_100khz_reg_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y24   U_BTN_DEBOUNCE/counter_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y26   U_BTN_DEBOUNCE/counter_reg_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y26   U_BTN_DEBOUNCE/counter_reg_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y27   U_BTN_DEBOUNCE/counter_reg_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y27   U_BTN_DEBOUNCE/counter_reg_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y27   U_BTN_DEBOUNCE/counter_reg_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y27   U_BTN_DEBOUNCE/counter_reg_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y24   U_BTN_DEBOUNCE/counter_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y29   U_SR04/FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y29   U_SR04/FSM_sequential_current_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   U_SR04/distance_cnt_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   U_SR04/distance_cnt_reg_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   U_SR04/distance_cnt_reg_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y30   U_SR04/distance_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y30   U_SR04/distance_reg_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y29   U_SR04/distance_reg_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y29   U_SR04/distance_reg_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y29   U_SR04/wait_cnt_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y26   U_BTN_DEBOUNCE/clk_100khz_reg_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y24   U_BTN_DEBOUNCE/counter_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y24   U_BTN_DEBOUNCE/counter_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y26   U_BTN_DEBOUNCE/counter_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y26   U_BTN_DEBOUNCE/counter_reg_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y27   U_BTN_DEBOUNCE/counter_reg_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y27   U_BTN_DEBOUNCE/counter_reg_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y27   U_BTN_DEBOUNCE/counter_reg_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y27   U_BTN_DEBOUNCE/counter_reg_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y24   U_BTN_DEBOUNCE/counter_reg_reg[1]/C



