 <html> 
  <head>
    <script type="text/javascript" src="file:///C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\report\reportlog_tree.js"></script>
    <link rel="stylesheet" type="text/css" href="file:///C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\report\reportlog_tree.css" />  
  </head> 

  <body style="background-color:#e0e0ff;">
   <script type="text/javascript"> reportLogObj.loadImage("closed.png", "open.png")</script>
    <ul id="identify_debug-menu" class="treeview" style="padding-left:12;">
        <li style="font-size:12; font-style:normal"> <b style="background-color:#a2bff0; font-weight:bold">Top_syn (identify_debug)</b> 
         <ul rel="open" style="font-size:small;">

<li style="font-size:12; font-style:normal"><b style="background-color:#a2bff0; font-weight:bold">Synthesis -  </b> 
<ul rel="open">
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\syntmp\Top_srr.htm#compilerReport1" target="srrFrame" title="">Compiler Report</a>  </li>
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\syntmp\Top_srr.htm#compilerReport7" target="srrFrame" title="">Compiler Constraint Applicator</a>  </li>
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\syntmp\Top_srr.htm#mapperReport9" target="srrFrame" title="">Pre-mapping Report</a>  
<ul rel="open" >
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\syntmp\Top_srr.htm#mapperReport10" target="srrFrame" title="">Clock Summary</a>  </li></ul></li>
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\syntmp\Top_srr.htm#mapperReport11" target="srrFrame" title="">Mapper Report</a>  
<ul rel="open" >
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\syntmp\Top_srr.htm#mapperReport12" target="srrFrame" title="">Compile Point Summary</a>  </li>
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\syntmp\Top_srr.htm#clockReport13" target="srrFrame" title="">Clock Conversion</a>  </li>
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\syntmp\Top_srr.htm#timingReport14" target="srrFrame" title="">Timing Report</a>  
<ul rel="open" >
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\syntmp\Top_srr.htm#performanceSummary15" target="srrFrame" title="">Performance Summary</a>  </li>
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\syntmp\Top_srr.htm#clockRelationships16" target="srrFrame" title="">Clock Relationships</a>  </li>
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\syntmp\Top_srr.htm#interfaceInfo17" target="srrFrame" title="">Interface Information</a>  </li>
<li><a href="file:///#" target="srrFrame" title="">Detailed Report for Clocks</a>  
<ul  >
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\syntmp\Top_srr.htm#clockReport18" target="srrFrame" title="">Clock: FTDI_CLK</a>  
<ul  >
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\syntmp\Top_srr.htm#startingSlack19" target="srrFrame" title="">Starting Points with Worst Slack</a>  </li>
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\syntmp\Top_srr.htm#endingSlack20" target="srrFrame" title="">Ending Points with Worst Slack</a>  </li>
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\syntmp\Top_srr.htm#worstPaths21" target="srrFrame" title="">Worst Path Information</a>  </li></ul></li>
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\syntmp\Top_srr.htm#clockReport22" target="srrFrame" title="">Clock: PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock</a>  
<ul  >
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\syntmp\Top_srr.htm#startingSlack23" target="srrFrame" title="">Starting Points with Worst Slack</a>  </li>
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\syntmp\Top_srr.htm#endingSlack24" target="srrFrame" title="">Ending Points with Worst Slack</a>  </li>
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\syntmp\Top_srr.htm#worstPaths25" target="srrFrame" title="">Worst Path Information</a>  </li></ul></li>
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\syntmp\Top_srr.htm#clockReport26" target="srrFrame" title="">Clock: PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock</a>  
<ul  >
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\syntmp\Top_srr.htm#startingSlack27" target="srrFrame" title="">Starting Points with Worst Slack</a>  </li>
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\syntmp\Top_srr.htm#endingSlack28" target="srrFrame" title="">Ending Points with Worst Slack</a>  </li>
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\syntmp\Top_srr.htm#worstPaths29" target="srrFrame" title="">Worst Path Information</a>  </li></ul></li>
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\syntmp\Top_srr.htm#clockReport30" target="srrFrame" title="">Clock: ident_coreinst.comm_block_INST.dr2_tck</a>  
<ul  >
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\syntmp\Top_srr.htm#startingSlack31" target="srrFrame" title="">Starting Points with Worst Slack</a>  </li>
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\syntmp\Top_srr.htm#endingSlack32" target="srrFrame" title="">Ending Points with Worst Slack</a>  </li>
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\syntmp\Top_srr.htm#worstPaths33" target="srrFrame" title="">Worst Path Information</a>  </li></ul></li>
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\syntmp\Top_srr.htm#clockReport34" target="srrFrame" title="">Clock: jtag_interface_x|b9_nv_oQwfYF</a>  
<ul  >
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\syntmp\Top_srr.htm#startingSlack35" target="srrFrame" title="">Starting Points with Worst Slack</a>  </li>
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\syntmp\Top_srr.htm#endingSlack36" target="srrFrame" title="">Ending Points with Worst Slack</a>  </li>
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\syntmp\Top_srr.htm#worstPaths37" target="srrFrame" title="">Worst Path Information</a>  </li></ul></li>
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\syntmp\Top_srr.htm#clockReport38" target="srrFrame" title="">Clock: jtag_interface_x|b10_8Kz_rKlrtX</a>  
<ul  >
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\syntmp\Top_srr.htm#startingSlack39" target="srrFrame" title="">Starting Points with Worst Slack</a>  </li>
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\syntmp\Top_srr.htm#endingSlack40" target="srrFrame" title="">Ending Points with Worst Slack</a>  </li>
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\syntmp\Top_srr.htm#worstPaths41" target="srrFrame" title="">Worst Path Information</a>  </li></ul></li>
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\syntmp\Top_srr.htm#clockReport42" target="srrFrame" title="">Clock: jtag_interface_x|identify_clk_int_inferred_clock</a>  
<ul  >
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\syntmp\Top_srr.htm#startingSlack43" target="srrFrame" title="">Starting Points with Worst Slack</a>  </li>
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\syntmp\Top_srr.htm#endingSlack44" target="srrFrame" title="">Ending Points with Worst Slack</a>  </li>
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\syntmp\Top_srr.htm#worstPaths45" target="srrFrame" title="">Worst Path Information</a>  </li></ul></li>
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\syntmp\Top_srr.htm#clockReport46" target="srrFrame" title="">Clock: System</a>  
<ul  >
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\syntmp\Top_srr.htm#startingSlack47" target="srrFrame" title="">Starting Points with Worst Slack</a>  </li>
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\syntmp\Top_srr.htm#endingSlack48" target="srrFrame" title="">Ending Points with Worst Slack</a>  </li>
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\syntmp\Top_srr.htm#worstPaths49" target="srrFrame" title="">Worst Path Information</a>  </li></ul></li></ul></li></ul></li>
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\Top_dsp_rpt.txt" target="srrFrame" title="">DSP Report (13:16 01-Sep)</a>  </li>
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\Top_ram_rpt.txt" target="srrFrame" title="">RAM Report (13:16 01-Sep)</a>  </li>
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\Top_fanout_rpt.txt" target="srrFrame" title="">Fanout Report (13:17 01-Sep)</a>  </li>
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\syntmp\Top_srr.htm#resourceUsage50" target="srrFrame" title="">Resource Utilization</a>  </li></ul></li>
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\Top_cck.rpt" target="srrFrame" title="">Constraint Checker Report (13:16 01-Sep)</a>  </li>
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\rpt_Top.areasrr" target="srrFrame" title="">Hierarchical Area Report(Top) (13:17 01-Sep)</a>  </li></ul></li>
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\stdout.log" target="srrFrame" title="">Session Log (16:34 23-Aug)</a>  
<ul  ></ul></li>         </ul>
        </li>
   </ul>

   <script type="text/javascript"> reportLogObj.generateLog("identify_debug-menu")</script>

  </body>
 </html>