
f767-GitHub-v6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010680  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001110  08010880  08010880  00020880  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011990  08011990  00031394  2**0
                  CONTENTS
  4 .ARM          00000008  08011990  08011990  00021990  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011998  08011998  00031394  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08011998  08011998  00021998  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801199c  0801199c  0002199c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00001394  20000000  080119a0  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000e780  20001394  08012d34  00031394  2**2
                  ALLOC
 10 ._user_heap_stack 00001004  2000fb14  08012d34  0003fb14  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00031394  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b6be  00000000  00000000  000313c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003dbe  00000000  00000000  0004ca80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001438  00000000  00000000  00050840  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000012a8  00000000  00000000  00051c78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002cba3  00000000  00000000  00052f20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001c0fe  00000000  00000000  0007fac3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010eb65  00000000  00000000  0009bbc1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000cb  00000000  00000000  001aa726  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006304  00000000  00000000  001aa7f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20001394 	.word	0x20001394
 800021c:	00000000 	.word	0x00000000
 8000220:	08010868 	.word	0x08010868

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20001398 	.word	0x20001398
 800023c:	08010868 	.word	0x08010868

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b9a8 	b.w	8000658 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f83a 	bl	8000388 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__aeabi_f2lz>:
 8000320:	ee07 0a90 	vmov	s15, r0
 8000324:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000328:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800032c:	d401      	bmi.n	8000332 <__aeabi_f2lz+0x12>
 800032e:	f000 b80b 	b.w	8000348 <__aeabi_f2ulz>
 8000332:	eef1 7a67 	vneg.f32	s15, s15
 8000336:	b508      	push	{r3, lr}
 8000338:	ee17 0a90 	vmov	r0, s15
 800033c:	f000 f804 	bl	8000348 <__aeabi_f2ulz>
 8000340:	4240      	negs	r0, r0
 8000342:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000346:	bd08      	pop	{r3, pc}

08000348 <__aeabi_f2ulz>:
 8000348:	ed9f 6b0b 	vldr	d6, [pc, #44]	; 8000378 <__aeabi_f2ulz+0x30>
 800034c:	ee07 0a90 	vmov	s15, r0
 8000350:	ed9f 5b0b 	vldr	d5, [pc, #44]	; 8000380 <__aeabi_f2ulz+0x38>
 8000354:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000358:	ee27 6b06 	vmul.f64	d6, d7, d6
 800035c:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 8000360:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 8000364:	eea4 7b45 	vfms.f64	d7, d4, d5
 8000368:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800036c:	ee16 1a10 	vmov	r1, s12
 8000370:	ee17 0a90 	vmov	r0, s15
 8000374:	4770      	bx	lr
 8000376:	bf00      	nop
 8000378:	00000000 	.word	0x00000000
 800037c:	3df00000 	.word	0x3df00000
 8000380:	00000000 	.word	0x00000000
 8000384:	41f00000 	.word	0x41f00000

08000388 <__udivmoddi4>:
 8000388:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800038c:	9d08      	ldr	r5, [sp, #32]
 800038e:	4604      	mov	r4, r0
 8000390:	468e      	mov	lr, r1
 8000392:	2b00      	cmp	r3, #0
 8000394:	d14d      	bne.n	8000432 <__udivmoddi4+0xaa>
 8000396:	428a      	cmp	r2, r1
 8000398:	4694      	mov	ip, r2
 800039a:	d969      	bls.n	8000470 <__udivmoddi4+0xe8>
 800039c:	fab2 f282 	clz	r2, r2
 80003a0:	b152      	cbz	r2, 80003b8 <__udivmoddi4+0x30>
 80003a2:	fa01 f302 	lsl.w	r3, r1, r2
 80003a6:	f1c2 0120 	rsb	r1, r2, #32
 80003aa:	fa20 f101 	lsr.w	r1, r0, r1
 80003ae:	fa0c fc02 	lsl.w	ip, ip, r2
 80003b2:	ea41 0e03 	orr.w	lr, r1, r3
 80003b6:	4094      	lsls	r4, r2
 80003b8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003bc:	0c21      	lsrs	r1, r4, #16
 80003be:	fbbe f6f8 	udiv	r6, lr, r8
 80003c2:	fa1f f78c 	uxth.w	r7, ip
 80003c6:	fb08 e316 	mls	r3, r8, r6, lr
 80003ca:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80003ce:	fb06 f107 	mul.w	r1, r6, r7
 80003d2:	4299      	cmp	r1, r3
 80003d4:	d90a      	bls.n	80003ec <__udivmoddi4+0x64>
 80003d6:	eb1c 0303 	adds.w	r3, ip, r3
 80003da:	f106 30ff 	add.w	r0, r6, #4294967295
 80003de:	f080 811f 	bcs.w	8000620 <__udivmoddi4+0x298>
 80003e2:	4299      	cmp	r1, r3
 80003e4:	f240 811c 	bls.w	8000620 <__udivmoddi4+0x298>
 80003e8:	3e02      	subs	r6, #2
 80003ea:	4463      	add	r3, ip
 80003ec:	1a5b      	subs	r3, r3, r1
 80003ee:	b2a4      	uxth	r4, r4
 80003f0:	fbb3 f0f8 	udiv	r0, r3, r8
 80003f4:	fb08 3310 	mls	r3, r8, r0, r3
 80003f8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80003fc:	fb00 f707 	mul.w	r7, r0, r7
 8000400:	42a7      	cmp	r7, r4
 8000402:	d90a      	bls.n	800041a <__udivmoddi4+0x92>
 8000404:	eb1c 0404 	adds.w	r4, ip, r4
 8000408:	f100 33ff 	add.w	r3, r0, #4294967295
 800040c:	f080 810a 	bcs.w	8000624 <__udivmoddi4+0x29c>
 8000410:	42a7      	cmp	r7, r4
 8000412:	f240 8107 	bls.w	8000624 <__udivmoddi4+0x29c>
 8000416:	4464      	add	r4, ip
 8000418:	3802      	subs	r0, #2
 800041a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800041e:	1be4      	subs	r4, r4, r7
 8000420:	2600      	movs	r6, #0
 8000422:	b11d      	cbz	r5, 800042c <__udivmoddi4+0xa4>
 8000424:	40d4      	lsrs	r4, r2
 8000426:	2300      	movs	r3, #0
 8000428:	e9c5 4300 	strd	r4, r3, [r5]
 800042c:	4631      	mov	r1, r6
 800042e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000432:	428b      	cmp	r3, r1
 8000434:	d909      	bls.n	800044a <__udivmoddi4+0xc2>
 8000436:	2d00      	cmp	r5, #0
 8000438:	f000 80ef 	beq.w	800061a <__udivmoddi4+0x292>
 800043c:	2600      	movs	r6, #0
 800043e:	e9c5 0100 	strd	r0, r1, [r5]
 8000442:	4630      	mov	r0, r6
 8000444:	4631      	mov	r1, r6
 8000446:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800044a:	fab3 f683 	clz	r6, r3
 800044e:	2e00      	cmp	r6, #0
 8000450:	d14a      	bne.n	80004e8 <__udivmoddi4+0x160>
 8000452:	428b      	cmp	r3, r1
 8000454:	d302      	bcc.n	800045c <__udivmoddi4+0xd4>
 8000456:	4282      	cmp	r2, r0
 8000458:	f200 80f9 	bhi.w	800064e <__udivmoddi4+0x2c6>
 800045c:	1a84      	subs	r4, r0, r2
 800045e:	eb61 0303 	sbc.w	r3, r1, r3
 8000462:	2001      	movs	r0, #1
 8000464:	469e      	mov	lr, r3
 8000466:	2d00      	cmp	r5, #0
 8000468:	d0e0      	beq.n	800042c <__udivmoddi4+0xa4>
 800046a:	e9c5 4e00 	strd	r4, lr, [r5]
 800046e:	e7dd      	b.n	800042c <__udivmoddi4+0xa4>
 8000470:	b902      	cbnz	r2, 8000474 <__udivmoddi4+0xec>
 8000472:	deff      	udf	#255	; 0xff
 8000474:	fab2 f282 	clz	r2, r2
 8000478:	2a00      	cmp	r2, #0
 800047a:	f040 8092 	bne.w	80005a2 <__udivmoddi4+0x21a>
 800047e:	eba1 010c 	sub.w	r1, r1, ip
 8000482:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000486:	fa1f fe8c 	uxth.w	lr, ip
 800048a:	2601      	movs	r6, #1
 800048c:	0c20      	lsrs	r0, r4, #16
 800048e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000492:	fb07 1113 	mls	r1, r7, r3, r1
 8000496:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800049a:	fb0e f003 	mul.w	r0, lr, r3
 800049e:	4288      	cmp	r0, r1
 80004a0:	d908      	bls.n	80004b4 <__udivmoddi4+0x12c>
 80004a2:	eb1c 0101 	adds.w	r1, ip, r1
 80004a6:	f103 38ff 	add.w	r8, r3, #4294967295
 80004aa:	d202      	bcs.n	80004b2 <__udivmoddi4+0x12a>
 80004ac:	4288      	cmp	r0, r1
 80004ae:	f200 80cb 	bhi.w	8000648 <__udivmoddi4+0x2c0>
 80004b2:	4643      	mov	r3, r8
 80004b4:	1a09      	subs	r1, r1, r0
 80004b6:	b2a4      	uxth	r4, r4
 80004b8:	fbb1 f0f7 	udiv	r0, r1, r7
 80004bc:	fb07 1110 	mls	r1, r7, r0, r1
 80004c0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80004c4:	fb0e fe00 	mul.w	lr, lr, r0
 80004c8:	45a6      	cmp	lr, r4
 80004ca:	d908      	bls.n	80004de <__udivmoddi4+0x156>
 80004cc:	eb1c 0404 	adds.w	r4, ip, r4
 80004d0:	f100 31ff 	add.w	r1, r0, #4294967295
 80004d4:	d202      	bcs.n	80004dc <__udivmoddi4+0x154>
 80004d6:	45a6      	cmp	lr, r4
 80004d8:	f200 80bb 	bhi.w	8000652 <__udivmoddi4+0x2ca>
 80004dc:	4608      	mov	r0, r1
 80004de:	eba4 040e 	sub.w	r4, r4, lr
 80004e2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80004e6:	e79c      	b.n	8000422 <__udivmoddi4+0x9a>
 80004e8:	f1c6 0720 	rsb	r7, r6, #32
 80004ec:	40b3      	lsls	r3, r6
 80004ee:	fa22 fc07 	lsr.w	ip, r2, r7
 80004f2:	ea4c 0c03 	orr.w	ip, ip, r3
 80004f6:	fa20 f407 	lsr.w	r4, r0, r7
 80004fa:	fa01 f306 	lsl.w	r3, r1, r6
 80004fe:	431c      	orrs	r4, r3
 8000500:	40f9      	lsrs	r1, r7
 8000502:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000506:	fa00 f306 	lsl.w	r3, r0, r6
 800050a:	fbb1 f8f9 	udiv	r8, r1, r9
 800050e:	0c20      	lsrs	r0, r4, #16
 8000510:	fa1f fe8c 	uxth.w	lr, ip
 8000514:	fb09 1118 	mls	r1, r9, r8, r1
 8000518:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800051c:	fb08 f00e 	mul.w	r0, r8, lr
 8000520:	4288      	cmp	r0, r1
 8000522:	fa02 f206 	lsl.w	r2, r2, r6
 8000526:	d90b      	bls.n	8000540 <__udivmoddi4+0x1b8>
 8000528:	eb1c 0101 	adds.w	r1, ip, r1
 800052c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000530:	f080 8088 	bcs.w	8000644 <__udivmoddi4+0x2bc>
 8000534:	4288      	cmp	r0, r1
 8000536:	f240 8085 	bls.w	8000644 <__udivmoddi4+0x2bc>
 800053a:	f1a8 0802 	sub.w	r8, r8, #2
 800053e:	4461      	add	r1, ip
 8000540:	1a09      	subs	r1, r1, r0
 8000542:	b2a4      	uxth	r4, r4
 8000544:	fbb1 f0f9 	udiv	r0, r1, r9
 8000548:	fb09 1110 	mls	r1, r9, r0, r1
 800054c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000550:	fb00 fe0e 	mul.w	lr, r0, lr
 8000554:	458e      	cmp	lr, r1
 8000556:	d908      	bls.n	800056a <__udivmoddi4+0x1e2>
 8000558:	eb1c 0101 	adds.w	r1, ip, r1
 800055c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000560:	d26c      	bcs.n	800063c <__udivmoddi4+0x2b4>
 8000562:	458e      	cmp	lr, r1
 8000564:	d96a      	bls.n	800063c <__udivmoddi4+0x2b4>
 8000566:	3802      	subs	r0, #2
 8000568:	4461      	add	r1, ip
 800056a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800056e:	fba0 9402 	umull	r9, r4, r0, r2
 8000572:	eba1 010e 	sub.w	r1, r1, lr
 8000576:	42a1      	cmp	r1, r4
 8000578:	46c8      	mov	r8, r9
 800057a:	46a6      	mov	lr, r4
 800057c:	d356      	bcc.n	800062c <__udivmoddi4+0x2a4>
 800057e:	d053      	beq.n	8000628 <__udivmoddi4+0x2a0>
 8000580:	b15d      	cbz	r5, 800059a <__udivmoddi4+0x212>
 8000582:	ebb3 0208 	subs.w	r2, r3, r8
 8000586:	eb61 010e 	sbc.w	r1, r1, lr
 800058a:	fa01 f707 	lsl.w	r7, r1, r7
 800058e:	fa22 f306 	lsr.w	r3, r2, r6
 8000592:	40f1      	lsrs	r1, r6
 8000594:	431f      	orrs	r7, r3
 8000596:	e9c5 7100 	strd	r7, r1, [r5]
 800059a:	2600      	movs	r6, #0
 800059c:	4631      	mov	r1, r6
 800059e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005a2:	f1c2 0320 	rsb	r3, r2, #32
 80005a6:	40d8      	lsrs	r0, r3
 80005a8:	fa0c fc02 	lsl.w	ip, ip, r2
 80005ac:	fa21 f303 	lsr.w	r3, r1, r3
 80005b0:	4091      	lsls	r1, r2
 80005b2:	4301      	orrs	r1, r0
 80005b4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80005b8:	fa1f fe8c 	uxth.w	lr, ip
 80005bc:	fbb3 f0f7 	udiv	r0, r3, r7
 80005c0:	fb07 3610 	mls	r6, r7, r0, r3
 80005c4:	0c0b      	lsrs	r3, r1, #16
 80005c6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80005ca:	fb00 f60e 	mul.w	r6, r0, lr
 80005ce:	429e      	cmp	r6, r3
 80005d0:	fa04 f402 	lsl.w	r4, r4, r2
 80005d4:	d908      	bls.n	80005e8 <__udivmoddi4+0x260>
 80005d6:	eb1c 0303 	adds.w	r3, ip, r3
 80005da:	f100 38ff 	add.w	r8, r0, #4294967295
 80005de:	d22f      	bcs.n	8000640 <__udivmoddi4+0x2b8>
 80005e0:	429e      	cmp	r6, r3
 80005e2:	d92d      	bls.n	8000640 <__udivmoddi4+0x2b8>
 80005e4:	3802      	subs	r0, #2
 80005e6:	4463      	add	r3, ip
 80005e8:	1b9b      	subs	r3, r3, r6
 80005ea:	b289      	uxth	r1, r1
 80005ec:	fbb3 f6f7 	udiv	r6, r3, r7
 80005f0:	fb07 3316 	mls	r3, r7, r6, r3
 80005f4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80005f8:	fb06 f30e 	mul.w	r3, r6, lr
 80005fc:	428b      	cmp	r3, r1
 80005fe:	d908      	bls.n	8000612 <__udivmoddi4+0x28a>
 8000600:	eb1c 0101 	adds.w	r1, ip, r1
 8000604:	f106 38ff 	add.w	r8, r6, #4294967295
 8000608:	d216      	bcs.n	8000638 <__udivmoddi4+0x2b0>
 800060a:	428b      	cmp	r3, r1
 800060c:	d914      	bls.n	8000638 <__udivmoddi4+0x2b0>
 800060e:	3e02      	subs	r6, #2
 8000610:	4461      	add	r1, ip
 8000612:	1ac9      	subs	r1, r1, r3
 8000614:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000618:	e738      	b.n	800048c <__udivmoddi4+0x104>
 800061a:	462e      	mov	r6, r5
 800061c:	4628      	mov	r0, r5
 800061e:	e705      	b.n	800042c <__udivmoddi4+0xa4>
 8000620:	4606      	mov	r6, r0
 8000622:	e6e3      	b.n	80003ec <__udivmoddi4+0x64>
 8000624:	4618      	mov	r0, r3
 8000626:	e6f8      	b.n	800041a <__udivmoddi4+0x92>
 8000628:	454b      	cmp	r3, r9
 800062a:	d2a9      	bcs.n	8000580 <__udivmoddi4+0x1f8>
 800062c:	ebb9 0802 	subs.w	r8, r9, r2
 8000630:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000634:	3801      	subs	r0, #1
 8000636:	e7a3      	b.n	8000580 <__udivmoddi4+0x1f8>
 8000638:	4646      	mov	r6, r8
 800063a:	e7ea      	b.n	8000612 <__udivmoddi4+0x28a>
 800063c:	4620      	mov	r0, r4
 800063e:	e794      	b.n	800056a <__udivmoddi4+0x1e2>
 8000640:	4640      	mov	r0, r8
 8000642:	e7d1      	b.n	80005e8 <__udivmoddi4+0x260>
 8000644:	46d0      	mov	r8, sl
 8000646:	e77b      	b.n	8000540 <__udivmoddi4+0x1b8>
 8000648:	3b02      	subs	r3, #2
 800064a:	4461      	add	r1, ip
 800064c:	e732      	b.n	80004b4 <__udivmoddi4+0x12c>
 800064e:	4630      	mov	r0, r6
 8000650:	e709      	b.n	8000466 <__udivmoddi4+0xde>
 8000652:	4464      	add	r4, ip
 8000654:	3802      	subs	r0, #2
 8000656:	e742      	b.n	80004de <__udivmoddi4+0x156>

08000658 <__aeabi_idiv0>:
 8000658:	4770      	bx	lr
 800065a:	bf00      	nop

0800065c <W25qxx_Spi>:
#else
#define	W25qxx_Delay(delay)		HAL_Delay(delay)
#endif
//###################################################################################################################
uint8_t	W25qxx_Spi(uint8_t	Data)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	b086      	sub	sp, #24
 8000660:	af02      	add	r7, sp, #8
 8000662:	4603      	mov	r3, r0
 8000664:	71fb      	strb	r3, [r7, #7]
	uint8_t	ret;
	HAL_SPI_TransmitReceive(&_W25QXX_SPI,&Data,&ret,1,100);
 8000666:	f107 020f 	add.w	r2, r7, #15
 800066a:	1df9      	adds	r1, r7, #7
 800066c:	2364      	movs	r3, #100	; 0x64
 800066e:	9300      	str	r3, [sp, #0]
 8000670:	2301      	movs	r3, #1
 8000672:	4804      	ldr	r0, [pc, #16]	; (8000684 <W25qxx_Spi+0x28>)
 8000674:	f004 fff7 	bl	8005666 <HAL_SPI_TransmitReceive>
	return ret;	
 8000678:	7bfb      	ldrb	r3, [r7, #15]
}
 800067a:	4618      	mov	r0, r3
 800067c:	3710      	adds	r7, #16
 800067e:	46bd      	mov	sp, r7
 8000680:	bd80      	pop	{r7, pc}
 8000682:	bf00      	nop
 8000684:	2000f780 	.word	0x2000f780

08000688 <W25qxx_ReadID>:
//###################################################################################################################
uint32_t W25qxx_ReadID(void)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	b084      	sub	sp, #16
 800068c:	af00      	add	r7, sp, #0
  uint32_t Temp = 0, Temp0 = 0, Temp1 = 0, Temp2 = 0;
 800068e:	2300      	movs	r3, #0
 8000690:	60fb      	str	r3, [r7, #12]
 8000692:	2300      	movs	r3, #0
 8000694:	60bb      	str	r3, [r7, #8]
 8000696:	2300      	movs	r3, #0
 8000698:	607b      	str	r3, [r7, #4]
 800069a:	2300      	movs	r3, #0
 800069c:	603b      	str	r3, [r7, #0]
  HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_RESET);
 800069e:	2200      	movs	r2, #0
 80006a0:	2110      	movs	r1, #16
 80006a2:	4813      	ldr	r0, [pc, #76]	; (80006f0 <W25qxx_ReadID+0x68>)
 80006a4:	f003 fa6e 	bl	8003b84 <HAL_GPIO_WritePin>
  W25qxx_Spi(0x9F);
 80006a8:	209f      	movs	r0, #159	; 0x9f
 80006aa:	f7ff ffd7 	bl	800065c <W25qxx_Spi>
  Temp0 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80006ae:	20a5      	movs	r0, #165	; 0xa5
 80006b0:	f7ff ffd4 	bl	800065c <W25qxx_Spi>
 80006b4:	4603      	mov	r3, r0
 80006b6:	60bb      	str	r3, [r7, #8]
  Temp1 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80006b8:	20a5      	movs	r0, #165	; 0xa5
 80006ba:	f7ff ffcf 	bl	800065c <W25qxx_Spi>
 80006be:	4603      	mov	r3, r0
 80006c0:	607b      	str	r3, [r7, #4]
  Temp2 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80006c2:	20a5      	movs	r0, #165	; 0xa5
 80006c4:	f7ff ffca 	bl	800065c <W25qxx_Spi>
 80006c8:	4603      	mov	r3, r0
 80006ca:	603b      	str	r3, [r7, #0]
  HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_SET);
 80006cc:	2201      	movs	r2, #1
 80006ce:	2110      	movs	r1, #16
 80006d0:	4807      	ldr	r0, [pc, #28]	; (80006f0 <W25qxx_ReadID+0x68>)
 80006d2:	f003 fa57 	bl	8003b84 <HAL_GPIO_WritePin>
  Temp = (Temp0 << 16) | (Temp1 << 8) | Temp2;
 80006d6:	68bb      	ldr	r3, [r7, #8]
 80006d8:	041a      	lsls	r2, r3, #16
 80006da:	687b      	ldr	r3, [r7, #4]
 80006dc:	021b      	lsls	r3, r3, #8
 80006de:	4313      	orrs	r3, r2
 80006e0:	683a      	ldr	r2, [r7, #0]
 80006e2:	4313      	orrs	r3, r2
 80006e4:	60fb      	str	r3, [r7, #12]
  return Temp;
 80006e6:	68fb      	ldr	r3, [r7, #12]
}
 80006e8:	4618      	mov	r0, r3
 80006ea:	3710      	adds	r7, #16
 80006ec:	46bd      	mov	sp, r7
 80006ee:	bd80      	pop	{r7, pc}
 80006f0:	40021000 	.word	0x40021000

080006f4 <W25qxx_ReadUniqID>:
//###################################################################################################################
void W25qxx_ReadUniqID(void)
{
 80006f4:	b590      	push	{r4, r7, lr}
 80006f6:	b083      	sub	sp, #12
 80006f8:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_RESET);
 80006fa:	2200      	movs	r2, #0
 80006fc:	2110      	movs	r1, #16
 80006fe:	4816      	ldr	r0, [pc, #88]	; (8000758 <W25qxx_ReadUniqID+0x64>)
 8000700:	f003 fa40 	bl	8003b84 <HAL_GPIO_WritePin>
  W25qxx_Spi(0x4B);
 8000704:	204b      	movs	r0, #75	; 0x4b
 8000706:	f7ff ffa9 	bl	800065c <W25qxx_Spi>
	for(uint8_t	i=0;i<4;i++)
 800070a:	2300      	movs	r3, #0
 800070c:	71fb      	strb	r3, [r7, #7]
 800070e:	e005      	b.n	800071c <W25qxx_ReadUniqID+0x28>
		W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8000710:	20a5      	movs	r0, #165	; 0xa5
 8000712:	f7ff ffa3 	bl	800065c <W25qxx_Spi>
	for(uint8_t	i=0;i<4;i++)
 8000716:	79fb      	ldrb	r3, [r7, #7]
 8000718:	3301      	adds	r3, #1
 800071a:	71fb      	strb	r3, [r7, #7]
 800071c:	79fb      	ldrb	r3, [r7, #7]
 800071e:	2b03      	cmp	r3, #3
 8000720:	d9f6      	bls.n	8000710 <W25qxx_ReadUniqID+0x1c>
	for(uint8_t	i=0;i<8;i++)
 8000722:	2300      	movs	r3, #0
 8000724:	71bb      	strb	r3, [r7, #6]
 8000726:	e00b      	b.n	8000740 <W25qxx_ReadUniqID+0x4c>
		w25qxx.UniqID[i] = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8000728:	79bc      	ldrb	r4, [r7, #6]
 800072a:	20a5      	movs	r0, #165	; 0xa5
 800072c:	f7ff ff96 	bl	800065c <W25qxx_Spi>
 8000730:	4603      	mov	r3, r0
 8000732:	461a      	mov	r2, r3
 8000734:	4b09      	ldr	r3, [pc, #36]	; (800075c <W25qxx_ReadUniqID+0x68>)
 8000736:	4423      	add	r3, r4
 8000738:	705a      	strb	r2, [r3, #1]
	for(uint8_t	i=0;i<8;i++)
 800073a:	79bb      	ldrb	r3, [r7, #6]
 800073c:	3301      	adds	r3, #1
 800073e:	71bb      	strb	r3, [r7, #6]
 8000740:	79bb      	ldrb	r3, [r7, #6]
 8000742:	2b07      	cmp	r3, #7
 8000744:	d9f0      	bls.n	8000728 <W25qxx_ReadUniqID+0x34>
  HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_SET);
 8000746:	2201      	movs	r2, #1
 8000748:	2110      	movs	r1, #16
 800074a:	4803      	ldr	r0, [pc, #12]	; (8000758 <W25qxx_ReadUniqID+0x64>)
 800074c:	f003 fa1a 	bl	8003b84 <HAL_GPIO_WritePin>
}
 8000750:	bf00      	nop
 8000752:	370c      	adds	r7, #12
 8000754:	46bd      	mov	sp, r7
 8000756:	bd90      	pop	{r4, r7, pc}
 8000758:	40021000 	.word	0x40021000
 800075c:	200013b0 	.word	0x200013b0

08000760 <W25qxx_WriteEnable>:
//###################################################################################################################
void W25qxx_WriteEnable(void)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_RESET);
 8000764:	2200      	movs	r2, #0
 8000766:	2110      	movs	r1, #16
 8000768:	4807      	ldr	r0, [pc, #28]	; (8000788 <W25qxx_WriteEnable+0x28>)
 800076a:	f003 fa0b 	bl	8003b84 <HAL_GPIO_WritePin>
  W25qxx_Spi(0x06);
 800076e:	2006      	movs	r0, #6
 8000770:	f7ff ff74 	bl	800065c <W25qxx_Spi>
  HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_SET);
 8000774:	2201      	movs	r2, #1
 8000776:	2110      	movs	r1, #16
 8000778:	4803      	ldr	r0, [pc, #12]	; (8000788 <W25qxx_WriteEnable+0x28>)
 800077a:	f003 fa03 	bl	8003b84 <HAL_GPIO_WritePin>
	W25qxx_Delay(1);
 800077e:	2001      	movs	r0, #1
 8000780:	f002 fab8 	bl	8002cf4 <HAL_Delay>
}
 8000784:	bf00      	nop
 8000786:	bd80      	pop	{r7, pc}
 8000788:	40021000 	.word	0x40021000

0800078c <W25qxx_ReadStatusRegister>:
  HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_SET);
	W25qxx_Delay(1);
}
//###################################################################################################################
uint8_t W25qxx_ReadStatusRegister(uint8_t	SelectStatusRegister_1_2_3)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	b084      	sub	sp, #16
 8000790:	af00      	add	r7, sp, #0
 8000792:	4603      	mov	r3, r0
 8000794:	71fb      	strb	r3, [r7, #7]
	uint8_t	status=0;
 8000796:	2300      	movs	r3, #0
 8000798:	73fb      	strb	r3, [r7, #15]
  HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_RESET);
 800079a:	2200      	movs	r2, #0
 800079c:	2110      	movs	r1, #16
 800079e:	481c      	ldr	r0, [pc, #112]	; (8000810 <W25qxx_ReadStatusRegister+0x84>)
 80007a0:	f003 f9f0 	bl	8003b84 <HAL_GPIO_WritePin>
	if(SelectStatusRegister_1_2_3==1)
 80007a4:	79fb      	ldrb	r3, [r7, #7]
 80007a6:	2b01      	cmp	r3, #1
 80007a8:	d10c      	bne.n	80007c4 <W25qxx_ReadStatusRegister+0x38>
	{
		W25qxx_Spi(0x05);
 80007aa:	2005      	movs	r0, #5
 80007ac:	f7ff ff56 	bl	800065c <W25qxx_Spi>
		status=W25qxx_Spi(W25QXX_DUMMY_BYTE);	
 80007b0:	20a5      	movs	r0, #165	; 0xa5
 80007b2:	f7ff ff53 	bl	800065c <W25qxx_Spi>
 80007b6:	4603      	mov	r3, r0
 80007b8:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister1 = status;
 80007ba:	4a16      	ldr	r2, [pc, #88]	; (8000814 <W25qxx_ReadStatusRegister+0x88>)
 80007bc:	7bfb      	ldrb	r3, [r7, #15]
 80007be:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
 80007c2:	e01b      	b.n	80007fc <W25qxx_ReadStatusRegister+0x70>
	}
	else if(SelectStatusRegister_1_2_3==2)
 80007c4:	79fb      	ldrb	r3, [r7, #7]
 80007c6:	2b02      	cmp	r3, #2
 80007c8:	d10c      	bne.n	80007e4 <W25qxx_ReadStatusRegister+0x58>
	{
		W25qxx_Spi(0x35);
 80007ca:	2035      	movs	r0, #53	; 0x35
 80007cc:	f7ff ff46 	bl	800065c <W25qxx_Spi>
		status=W25qxx_Spi(W25QXX_DUMMY_BYTE);	
 80007d0:	20a5      	movs	r0, #165	; 0xa5
 80007d2:	f7ff ff43 	bl	800065c <W25qxx_Spi>
 80007d6:	4603      	mov	r3, r0
 80007d8:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister2 = status;
 80007da:	4a0e      	ldr	r2, [pc, #56]	; (8000814 <W25qxx_ReadStatusRegister+0x88>)
 80007dc:	7bfb      	ldrb	r3, [r7, #15]
 80007de:	f882 3025 	strb.w	r3, [r2, #37]	; 0x25
 80007e2:	e00b      	b.n	80007fc <W25qxx_ReadStatusRegister+0x70>
	}
	else
	{
		W25qxx_Spi(0x15);
 80007e4:	2015      	movs	r0, #21
 80007e6:	f7ff ff39 	bl	800065c <W25qxx_Spi>
		status=W25qxx_Spi(W25QXX_DUMMY_BYTE);	
 80007ea:	20a5      	movs	r0, #165	; 0xa5
 80007ec:	f7ff ff36 	bl	800065c <W25qxx_Spi>
 80007f0:	4603      	mov	r3, r0
 80007f2:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister3 = status;
 80007f4:	4a07      	ldr	r2, [pc, #28]	; (8000814 <W25qxx_ReadStatusRegister+0x88>)
 80007f6:	7bfb      	ldrb	r3, [r7, #15]
 80007f8:	f882 3026 	strb.w	r3, [r2, #38]	; 0x26
	}	
  HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_SET);
 80007fc:	2201      	movs	r2, #1
 80007fe:	2110      	movs	r1, #16
 8000800:	4803      	ldr	r0, [pc, #12]	; (8000810 <W25qxx_ReadStatusRegister+0x84>)
 8000802:	f003 f9bf 	bl	8003b84 <HAL_GPIO_WritePin>
	return status;
 8000806:	7bfb      	ldrb	r3, [r7, #15]
}
 8000808:	4618      	mov	r0, r3
 800080a:	3710      	adds	r7, #16
 800080c:	46bd      	mov	sp, r7
 800080e:	bd80      	pop	{r7, pc}
 8000810:	40021000 	.word	0x40021000
 8000814:	200013b0 	.word	0x200013b0

08000818 <W25qxx_WaitForWriteEnd>:
	W25qxx_Spi(Data);
  HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_SET);
}
//###################################################################################################################
void W25qxx_WaitForWriteEnd(void)
{
 8000818:	b580      	push	{r7, lr}
 800081a:	af00      	add	r7, sp, #0
	W25qxx_Delay(1);
 800081c:	2001      	movs	r0, #1
 800081e:	f002 fa69 	bl	8002cf4 <HAL_Delay>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_RESET);
 8000822:	2200      	movs	r2, #0
 8000824:	2110      	movs	r1, #16
 8000826:	480f      	ldr	r0, [pc, #60]	; (8000864 <W25qxx_WaitForWriteEnd+0x4c>)
 8000828:	f003 f9ac 	bl	8003b84 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x05);
 800082c:	2005      	movs	r0, #5
 800082e:	f7ff ff15 	bl	800065c <W25qxx_Spi>
  do
  {
    w25qxx.StatusRegister1 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8000832:	20a5      	movs	r0, #165	; 0xa5
 8000834:	f7ff ff12 	bl	800065c <W25qxx_Spi>
 8000838:	4603      	mov	r3, r0
 800083a:	461a      	mov	r2, r3
 800083c:	4b0a      	ldr	r3, [pc, #40]	; (8000868 <W25qxx_WaitForWriteEnd+0x50>)
 800083e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		W25qxx_Delay(1);
 8000842:	2001      	movs	r0, #1
 8000844:	f002 fa56 	bl	8002cf4 <HAL_Delay>
  }
  while ((w25qxx.StatusRegister1 & 0x01) == 0x01);
 8000848:	4b07      	ldr	r3, [pc, #28]	; (8000868 <W25qxx_WaitForWriteEnd+0x50>)
 800084a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800084e:	f003 0301 	and.w	r3, r3, #1
 8000852:	2b00      	cmp	r3, #0
 8000854:	d1ed      	bne.n	8000832 <W25qxx_WaitForWriteEnd+0x1a>
 HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_SET);
 8000856:	2201      	movs	r2, #1
 8000858:	2110      	movs	r1, #16
 800085a:	4802      	ldr	r0, [pc, #8]	; (8000864 <W25qxx_WaitForWriteEnd+0x4c>)
 800085c:	f003 f992 	bl	8003b84 <HAL_GPIO_WritePin>
}
 8000860:	bf00      	nop
 8000862:	bd80      	pop	{r7, pc}
 8000864:	40021000 	.word	0x40021000
 8000868:	200013b0 	.word	0x200013b0

0800086c <W25qxx_Init>:
//###################################################################################################################
bool	W25qxx_Init(void)
{
 800086c:	b580      	push	{r7, lr}
 800086e:	b082      	sub	sp, #8
 8000870:	af00      	add	r7, sp, #0
	w25qxx.Lock=1;	
 8000872:	4b6a      	ldr	r3, [pc, #424]	; (8000a1c <W25qxx_Init+0x1b0>)
 8000874:	2201      	movs	r2, #1
 8000876:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	while(HAL_GetTick()<100)
 800087a:	e002      	b.n	8000882 <W25qxx_Init+0x16>
		W25qxx_Delay(100);
 800087c:	2064      	movs	r0, #100	; 0x64
 800087e:	f002 fa39 	bl	8002cf4 <HAL_Delay>
	while(HAL_GetTick()<100)
 8000882:	f002 fa2b 	bl	8002cdc <HAL_GetTick>
 8000886:	4603      	mov	r3, r0
 8000888:	2b63      	cmp	r3, #99	; 0x63
 800088a:	d9f7      	bls.n	800087c <W25qxx_Init+0x10>
  HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_SET);
 800088c:	2201      	movs	r2, #1
 800088e:	2110      	movs	r1, #16
 8000890:	4863      	ldr	r0, [pc, #396]	; (8000a20 <W25qxx_Init+0x1b4>)
 8000892:	f003 f977 	bl	8003b84 <HAL_GPIO_WritePin>
  W25qxx_Delay(100);
 8000896:	2064      	movs	r0, #100	; 0x64
 8000898:	f002 fa2c 	bl	8002cf4 <HAL_Delay>
	uint32_t	id;
	#if (_W25QXX_DEBUG==1)
	printf("w25qxx Init Begin...\r\n");
	#endif
	id=W25qxx_ReadID();
 800089c:	f7ff fef4 	bl	8000688 <W25qxx_ReadID>
 80008a0:	6078      	str	r0, [r7, #4]
	
	#if (_W25QXX_DEBUG==1)
	printf("w25qxx ID:0x%X\r\n",id);
	#endif
	switch(id&0x0000FFFF)
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	b29b      	uxth	r3, r3
 80008a6:	f244 021a 	movw	r2, #16410	; 0x401a
 80008aa:	4293      	cmp	r3, r2
 80008ac:	d81e      	bhi.n	80008ec <W25qxx_Init+0x80>
 80008ae:	f244 0211 	movw	r2, #16401	; 0x4011
 80008b2:	4293      	cmp	r3, r2
 80008b4:	d370      	bcc.n	8000998 <W25qxx_Init+0x12c>
 80008b6:	4a5b      	ldr	r2, [pc, #364]	; (8000a24 <W25qxx_Init+0x1b8>)
 80008b8:	441a      	add	r2, r3
 80008ba:	2a09      	cmp	r2, #9
 80008bc:	d86c      	bhi.n	8000998 <W25qxx_Init+0x12c>
 80008be:	a301      	add	r3, pc, #4	; (adr r3, 80008c4 <W25qxx_Init+0x58>)
 80008c0:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 80008c4:	0800097b 	.word	0x0800097b
 80008c8:	0800096d 	.word	0x0800096d
 80008cc:	0800095f 	.word	0x0800095f
 80008d0:	08000951 	.word	0x08000951
 80008d4:	08000943 	.word	0x08000943
 80008d8:	08000935 	.word	0x08000935
 80008dc:	08000927 	.word	0x08000927
 80008e0:	08000917 	.word	0x08000917
 80008e4:	08000907 	.word	0x08000907
 80008e8:	080008f7 	.word	0x080008f7
 80008ec:	f64b 2221 	movw	r2, #47649	; 0xba21
 80008f0:	4293      	cmp	r3, r2
 80008f2:	d049      	beq.n	8000988 <W25qxx_Init+0x11c>
 80008f4:	e050      	b.n	8000998 <W25qxx_Init+0x12c>
	{
		case 0x401A:	// 	w25q512
			w25qxx.ID=W25Q512;
 80008f6:	4b49      	ldr	r3, [pc, #292]	; (8000a1c <W25qxx_Init+0x1b0>)
 80008f8:	220a      	movs	r2, #10
 80008fa:	701a      	strb	r2, [r3, #0]
			w25qxx.BlockCount=1024;
 80008fc:	4b47      	ldr	r3, [pc, #284]	; (8000a1c <W25qxx_Init+0x1b0>)
 80008fe:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000902:	61da      	str	r2, [r3, #28]
			#if (_W25QXX_DEBUG==1)
			printf("w25qxx Chip: w25q512\r\n");
			#endif
		break;
 8000904:	e04e      	b.n	80009a4 <W25qxx_Init+0x138>
		case 0x4019:	// 	w25q256
			w25qxx.ID=W25Q256;
 8000906:	4b45      	ldr	r3, [pc, #276]	; (8000a1c <W25qxx_Init+0x1b0>)
 8000908:	2209      	movs	r2, #9
 800090a:	701a      	strb	r2, [r3, #0]
			w25qxx.BlockCount=512;
 800090c:	4b43      	ldr	r3, [pc, #268]	; (8000a1c <W25qxx_Init+0x1b0>)
 800090e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000912:	61da      	str	r2, [r3, #28]
			#if (_W25QXX_DEBUG==1)
			printf("w25qxx Chip: w25q256\r\n");
			#endif
		break;
 8000914:	e046      	b.n	80009a4 <W25qxx_Init+0x138>
		case 0x4018:	// 	w25q128
			w25qxx.ID=W25Q128;
 8000916:	4b41      	ldr	r3, [pc, #260]	; (8000a1c <W25qxx_Init+0x1b0>)
 8000918:	2208      	movs	r2, #8
 800091a:	701a      	strb	r2, [r3, #0]
			w25qxx.BlockCount=256;
 800091c:	4b3f      	ldr	r3, [pc, #252]	; (8000a1c <W25qxx_Init+0x1b0>)
 800091e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000922:	61da      	str	r2, [r3, #28]
			#if (_W25QXX_DEBUG==1)
			printf("w25qxx Chip: w25q128\r\n");
			#endif
		break;
 8000924:	e03e      	b.n	80009a4 <W25qxx_Init+0x138>
		case 0x4017:	//	w25q64
			w25qxx.ID=W25Q64;
 8000926:	4b3d      	ldr	r3, [pc, #244]	; (8000a1c <W25qxx_Init+0x1b0>)
 8000928:	2207      	movs	r2, #7
 800092a:	701a      	strb	r2, [r3, #0]
			w25qxx.BlockCount=128;
 800092c:	4b3b      	ldr	r3, [pc, #236]	; (8000a1c <W25qxx_Init+0x1b0>)
 800092e:	2280      	movs	r2, #128	; 0x80
 8000930:	61da      	str	r2, [r3, #28]
			#if (_W25QXX_DEBUG==1)
			printf("w25qxx Chip: w25q64\r\n");
			#endif
		break;
 8000932:	e037      	b.n	80009a4 <W25qxx_Init+0x138>
		case 0x4016:	//	w25q32
			w25qxx.ID=W25Q32;
 8000934:	4b39      	ldr	r3, [pc, #228]	; (8000a1c <W25qxx_Init+0x1b0>)
 8000936:	2206      	movs	r2, #6
 8000938:	701a      	strb	r2, [r3, #0]
			w25qxx.BlockCount=64;
 800093a:	4b38      	ldr	r3, [pc, #224]	; (8000a1c <W25qxx_Init+0x1b0>)
 800093c:	2240      	movs	r2, #64	; 0x40
 800093e:	61da      	str	r2, [r3, #28]
			#if (_W25QXX_DEBUG==1)
			printf("w25qxx Chip: w25q32\r\n");
			#endif
		break;
 8000940:	e030      	b.n	80009a4 <W25qxx_Init+0x138>
		case 0x4015:	//	w25q16
			w25qxx.ID=W25Q16;
 8000942:	4b36      	ldr	r3, [pc, #216]	; (8000a1c <W25qxx_Init+0x1b0>)
 8000944:	2205      	movs	r2, #5
 8000946:	701a      	strb	r2, [r3, #0]
			w25qxx.BlockCount=32;
 8000948:	4b34      	ldr	r3, [pc, #208]	; (8000a1c <W25qxx_Init+0x1b0>)
 800094a:	2220      	movs	r2, #32
 800094c:	61da      	str	r2, [r3, #28]
			#if (_W25QXX_DEBUG==1)
			printf("w25qxx Chip: w25q16\r\n");
			#endif
		break;
 800094e:	e029      	b.n	80009a4 <W25qxx_Init+0x138>
		case 0x4014:	//	w25q80
			w25qxx.ID=W25Q80;
 8000950:	4b32      	ldr	r3, [pc, #200]	; (8000a1c <W25qxx_Init+0x1b0>)
 8000952:	2204      	movs	r2, #4
 8000954:	701a      	strb	r2, [r3, #0]
			w25qxx.BlockCount=16;
 8000956:	4b31      	ldr	r3, [pc, #196]	; (8000a1c <W25qxx_Init+0x1b0>)
 8000958:	2210      	movs	r2, #16
 800095a:	61da      	str	r2, [r3, #28]
			#if (_W25QXX_DEBUG==1)
			printf("w25qxx Chip: w25q80\r\n");
			#endif
		break;
 800095c:	e022      	b.n	80009a4 <W25qxx_Init+0x138>
		case 0x4013:	//	w25q40
			w25qxx.ID=W25Q40;
 800095e:	4b2f      	ldr	r3, [pc, #188]	; (8000a1c <W25qxx_Init+0x1b0>)
 8000960:	2203      	movs	r2, #3
 8000962:	701a      	strb	r2, [r3, #0]
			w25qxx.BlockCount=8;
 8000964:	4b2d      	ldr	r3, [pc, #180]	; (8000a1c <W25qxx_Init+0x1b0>)
 8000966:	2208      	movs	r2, #8
 8000968:	61da      	str	r2, [r3, #28]
			#if (_W25QXX_DEBUG==1)
			printf("w25qxx Chip: w25q40\r\n");
			#endif
		break;
 800096a:	e01b      	b.n	80009a4 <W25qxx_Init+0x138>
		case 0x4012:	//	w25q20
			w25qxx.ID=W25Q20;
 800096c:	4b2b      	ldr	r3, [pc, #172]	; (8000a1c <W25qxx_Init+0x1b0>)
 800096e:	2202      	movs	r2, #2
 8000970:	701a      	strb	r2, [r3, #0]
			w25qxx.BlockCount=4;
 8000972:	4b2a      	ldr	r3, [pc, #168]	; (8000a1c <W25qxx_Init+0x1b0>)
 8000974:	2204      	movs	r2, #4
 8000976:	61da      	str	r2, [r3, #28]
			#if (_W25QXX_DEBUG==1)
			printf("w25qxx Chip: w25q20\r\n");
			#endif
		break;
 8000978:	e014      	b.n	80009a4 <W25qxx_Init+0x138>
		case 0x4011:	//	w25q10
			w25qxx.ID=W25Q10;
 800097a:	4b28      	ldr	r3, [pc, #160]	; (8000a1c <W25qxx_Init+0x1b0>)
 800097c:	2201      	movs	r2, #1
 800097e:	701a      	strb	r2, [r3, #0]
			w25qxx.BlockCount=2;
 8000980:	4b26      	ldr	r3, [pc, #152]	; (8000a1c <W25qxx_Init+0x1b0>)
 8000982:	2202      	movs	r2, #2
 8000984:	61da      	str	r2, [r3, #28]
			#if (_W25QXX_DEBUG==1)
			printf("w25qxx Chip: w25q10\r\n");
			#endif
		break;
 8000986:	e00d      	b.n	80009a4 <W25qxx_Init+0x138>
		case 0xBA21:	//	N25Q128A
//			w25qxx.ID=N25Q128A;
			w25qxx.ID=W25Q128;
 8000988:	4b24      	ldr	r3, [pc, #144]	; (8000a1c <W25qxx_Init+0x1b0>)
 800098a:	2208      	movs	r2, #8
 800098c:	701a      	strb	r2, [r3, #0]
			w25qxx.BlockCount=256;
 800098e:	4b23      	ldr	r3, [pc, #140]	; (8000a1c <W25qxx_Init+0x1b0>)
 8000990:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000994:	61da      	str	r2, [r3, #28]
			#if (_W25QXX_DEBUG==1)
			printf("w25qxx Chip: N25Q128A\r\n");
			#endif
		break;
 8000996:	e005      	b.n	80009a4 <W25qxx_Init+0x138>
		default:
				#if (_W25QXX_DEBUG==1)
				printf("w25qxx Unknown ID\r\n");
				#endif
			w25qxx.Lock=0;	
 8000998:	4b20      	ldr	r3, [pc, #128]	; (8000a1c <W25qxx_Init+0x1b0>)
 800099a:	2200      	movs	r2, #0
 800099c:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
			return false;
 80009a0:	2300      	movs	r3, #0
 80009a2:	e036      	b.n	8000a12 <W25qxx_Init+0x1a6>
				
	}		
	w25qxx.PageSize=256;
 80009a4:	4b1d      	ldr	r3, [pc, #116]	; (8000a1c <W25qxx_Init+0x1b0>)
 80009a6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80009aa:	815a      	strh	r2, [r3, #10]
	w25qxx.SectorSize=0x1000;
 80009ac:	4b1b      	ldr	r3, [pc, #108]	; (8000a1c <W25qxx_Init+0x1b0>)
 80009ae:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80009b2:	611a      	str	r2, [r3, #16]
	w25qxx.SectorCount=w25qxx.BlockCount*16;
 80009b4:	4b19      	ldr	r3, [pc, #100]	; (8000a1c <W25qxx_Init+0x1b0>)
 80009b6:	69db      	ldr	r3, [r3, #28]
 80009b8:	011b      	lsls	r3, r3, #4
 80009ba:	4a18      	ldr	r2, [pc, #96]	; (8000a1c <W25qxx_Init+0x1b0>)
 80009bc:	6153      	str	r3, [r2, #20]
	w25qxx.PageCount=(w25qxx.SectorCount*w25qxx.SectorSize)/w25qxx.PageSize;
 80009be:	4b17      	ldr	r3, [pc, #92]	; (8000a1c <W25qxx_Init+0x1b0>)
 80009c0:	695b      	ldr	r3, [r3, #20]
 80009c2:	4a16      	ldr	r2, [pc, #88]	; (8000a1c <W25qxx_Init+0x1b0>)
 80009c4:	6912      	ldr	r2, [r2, #16]
 80009c6:	fb02 f303 	mul.w	r3, r2, r3
 80009ca:	4a14      	ldr	r2, [pc, #80]	; (8000a1c <W25qxx_Init+0x1b0>)
 80009cc:	8952      	ldrh	r2, [r2, #10]
 80009ce:	fbb3 f3f2 	udiv	r3, r3, r2
 80009d2:	4a12      	ldr	r2, [pc, #72]	; (8000a1c <W25qxx_Init+0x1b0>)
 80009d4:	60d3      	str	r3, [r2, #12]
	w25qxx.BlockSize=w25qxx.SectorSize*16;
 80009d6:	4b11      	ldr	r3, [pc, #68]	; (8000a1c <W25qxx_Init+0x1b0>)
 80009d8:	691b      	ldr	r3, [r3, #16]
 80009da:	011b      	lsls	r3, r3, #4
 80009dc:	4a0f      	ldr	r2, [pc, #60]	; (8000a1c <W25qxx_Init+0x1b0>)
 80009de:	6193      	str	r3, [r2, #24]
	w25qxx.CapacityInKiloByte=(w25qxx.SectorCount*w25qxx.SectorSize)/1024;
 80009e0:	4b0e      	ldr	r3, [pc, #56]	; (8000a1c <W25qxx_Init+0x1b0>)
 80009e2:	695b      	ldr	r3, [r3, #20]
 80009e4:	4a0d      	ldr	r2, [pc, #52]	; (8000a1c <W25qxx_Init+0x1b0>)
 80009e6:	6912      	ldr	r2, [r2, #16]
 80009e8:	fb02 f303 	mul.w	r3, r2, r3
 80009ec:	0a9b      	lsrs	r3, r3, #10
 80009ee:	4a0b      	ldr	r2, [pc, #44]	; (8000a1c <W25qxx_Init+0x1b0>)
 80009f0:	6213      	str	r3, [r2, #32]
	W25qxx_ReadUniqID();
 80009f2:	f7ff fe7f 	bl	80006f4 <W25qxx_ReadUniqID>
	W25qxx_ReadStatusRegister(1);
 80009f6:	2001      	movs	r0, #1
 80009f8:	f7ff fec8 	bl	800078c <W25qxx_ReadStatusRegister>
	W25qxx_ReadStatusRegister(2);
 80009fc:	2002      	movs	r0, #2
 80009fe:	f7ff fec5 	bl	800078c <W25qxx_ReadStatusRegister>
	W25qxx_ReadStatusRegister(3);
 8000a02:	2003      	movs	r0, #3
 8000a04:	f7ff fec2 	bl	800078c <W25qxx_ReadStatusRegister>
	printf("w25qxx Block Size: %d Bytes\r\n",w25qxx.BlockSize);
	printf("w25qxx Block Count: %d\r\n",w25qxx.BlockCount);
	printf("w25qxx Capacity: %d KiloBytes\r\n",w25qxx.CapacityInKiloByte);
	printf("w25qxx Init Done\r\n");
	#endif
	w25qxx.Lock=0;	
 8000a08:	4b04      	ldr	r3, [pc, #16]	; (8000a1c <W25qxx_Init+0x1b0>)
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	return true;
 8000a10:	2301      	movs	r3, #1
}	
 8000a12:	4618      	mov	r0, r3
 8000a14:	3708      	adds	r7, #8
 8000a16:	46bd      	mov	sp, r7
 8000a18:	bd80      	pop	{r7, pc}
 8000a1a:	bf00      	nop
 8000a1c:	200013b0 	.word	0x200013b0
 8000a20:	40021000 	.word	0x40021000
 8000a24:	ffffbfef 	.word	0xffffbfef

08000a28 <W25qxx_EraseBlock>:
	W25qxx_Delay(1);
	w25qxx.Lock=0;
}
//###################################################################################################################
void W25qxx_EraseBlock(uint32_t BlockAddr)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b082      	sub	sp, #8
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	6078      	str	r0, [r7, #4]
	while(w25qxx.Lock==1)
 8000a30:	e002      	b.n	8000a38 <W25qxx_EraseBlock+0x10>
		W25qxx_Delay(1);
 8000a32:	2001      	movs	r0, #1
 8000a34:	f002 f95e 	bl	8002cf4 <HAL_Delay>
	while(w25qxx.Lock==1)
 8000a38:	4b24      	ldr	r3, [pc, #144]	; (8000acc <W25qxx_EraseBlock+0xa4>)
 8000a3a:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8000a3e:	2b01      	cmp	r3, #1
 8000a40:	d0f7      	beq.n	8000a32 <W25qxx_EraseBlock+0xa>
	w25qxx.Lock=1;	
 8000a42:	4b22      	ldr	r3, [pc, #136]	; (8000acc <W25qxx_EraseBlock+0xa4>)
 8000a44:	2201      	movs	r2, #1
 8000a46:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	#if (_W25QXX_DEBUG==1)
	printf("w25qxx EraseBlock %d Begin...\r\n",BlockAddr);
	W25qxx_Delay(100);
	uint32_t	StartTime=HAL_GetTick();	
	#endif
	W25qxx_WaitForWriteEnd();
 8000a4a:	f7ff fee5 	bl	8000818 <W25qxx_WaitForWriteEnd>
	BlockAddr = BlockAddr * w25qxx.SectorSize*16;
 8000a4e:	4b1f      	ldr	r3, [pc, #124]	; (8000acc <W25qxx_EraseBlock+0xa4>)
 8000a50:	691b      	ldr	r3, [r3, #16]
 8000a52:	687a      	ldr	r2, [r7, #4]
 8000a54:	fb02 f303 	mul.w	r3, r2, r3
 8000a58:	011b      	lsls	r3, r3, #4
 8000a5a:	607b      	str	r3, [r7, #4]
  W25qxx_WriteEnable();
 8000a5c:	f7ff fe80 	bl	8000760 <W25qxx_WriteEnable>
  HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_RESET);
 8000a60:	2200      	movs	r2, #0
 8000a62:	2110      	movs	r1, #16
 8000a64:	481a      	ldr	r0, [pc, #104]	; (8000ad0 <W25qxx_EraseBlock+0xa8>)
 8000a66:	f003 f88d 	bl	8003b84 <HAL_GPIO_WritePin>
  W25qxx_Spi(0xD8);
 8000a6a:	20d8      	movs	r0, #216	; 0xd8
 8000a6c:	f7ff fdf6 	bl	800065c <W25qxx_Spi>
	if(w25qxx.ID>=W25Q256)
 8000a70:	4b16      	ldr	r3, [pc, #88]	; (8000acc <W25qxx_EraseBlock+0xa4>)
 8000a72:	781b      	ldrb	r3, [r3, #0]
 8000a74:	2b08      	cmp	r3, #8
 8000a76:	d905      	bls.n	8000a84 <W25qxx_EraseBlock+0x5c>
		W25qxx_Spi((BlockAddr & 0xFF000000) >> 24);
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	0e1b      	lsrs	r3, r3, #24
 8000a7c:	b2db      	uxtb	r3, r3
 8000a7e:	4618      	mov	r0, r3
 8000a80:	f7ff fdec 	bl	800065c <W25qxx_Spi>
  W25qxx_Spi((BlockAddr & 0xFF0000) >> 16);
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	0c1b      	lsrs	r3, r3, #16
 8000a88:	b2db      	uxtb	r3, r3
 8000a8a:	4618      	mov	r0, r3
 8000a8c:	f7ff fde6 	bl	800065c <W25qxx_Spi>
  W25qxx_Spi((BlockAddr & 0xFF00) >> 8);
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	0a1b      	lsrs	r3, r3, #8
 8000a94:	b2db      	uxtb	r3, r3
 8000a96:	4618      	mov	r0, r3
 8000a98:	f7ff fde0 	bl	800065c <W25qxx_Spi>
  W25qxx_Spi(BlockAddr & 0xFF);
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	b2db      	uxtb	r3, r3
 8000aa0:	4618      	mov	r0, r3
 8000aa2:	f7ff fddb 	bl	800065c <W25qxx_Spi>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_SET);
 8000aa6:	2201      	movs	r2, #1
 8000aa8:	2110      	movs	r1, #16
 8000aaa:	4809      	ldr	r0, [pc, #36]	; (8000ad0 <W25qxx_EraseBlock+0xa8>)
 8000aac:	f003 f86a 	bl	8003b84 <HAL_GPIO_WritePin>
  W25qxx_WaitForWriteEnd();
 8000ab0:	f7ff feb2 	bl	8000818 <W25qxx_WaitForWriteEnd>
	#if (_W25QXX_DEBUG==1)
	printf("w25qxx EraseBlock done after %d ms\r\n",HAL_GetTick()-StartTime);
	W25qxx_Delay(100);
	#endif
	W25qxx_Delay(1);
 8000ab4:	2001      	movs	r0, #1
 8000ab6:	f002 f91d 	bl	8002cf4 <HAL_Delay>
	w25qxx.Lock=0;
 8000aba:	4b04      	ldr	r3, [pc, #16]	; (8000acc <W25qxx_EraseBlock+0xa4>)
 8000abc:	2200      	movs	r2, #0
 8000abe:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 8000ac2:	bf00      	nop
 8000ac4:	3708      	adds	r7, #8
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	bd80      	pop	{r7, pc}
 8000aca:	bf00      	nop
 8000acc:	200013b0 	.word	0x200013b0
 8000ad0:	40021000 	.word	0x40021000

08000ad4 <W25qxx_BlockToPage>:
{
	return (SectorAddress*w25qxx.SectorSize)/w25qxx.PageSize;
}
//###################################################################################################################
uint32_t	W25qxx_BlockToPage(uint32_t	BlockAddress)
{
 8000ad4:	b480      	push	{r7}
 8000ad6:	b083      	sub	sp, #12
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	6078      	str	r0, [r7, #4]
	return (BlockAddress*w25qxx.BlockSize)/w25qxx.PageSize;
 8000adc:	4b07      	ldr	r3, [pc, #28]	; (8000afc <W25qxx_BlockToPage+0x28>)
 8000ade:	699b      	ldr	r3, [r3, #24]
 8000ae0:	687a      	ldr	r2, [r7, #4]
 8000ae2:	fb02 f303 	mul.w	r3, r2, r3
 8000ae6:	4a05      	ldr	r2, [pc, #20]	; (8000afc <W25qxx_BlockToPage+0x28>)
 8000ae8:	8952      	ldrh	r2, [r2, #10]
 8000aea:	fbb3 f3f2 	udiv	r3, r3, r2
}
 8000aee:	4618      	mov	r0, r3
 8000af0:	370c      	adds	r7, #12
 8000af2:	46bd      	mov	sp, r7
 8000af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af8:	4770      	bx	lr
 8000afa:	bf00      	nop
 8000afc:	200013b0 	.word	0x200013b0

08000b00 <W25qxx_WritePage>:
	#endif
	w25qxx.Lock=0;
}
//###################################################################################################################
void 	W25qxx_WritePage(uint8_t *pBuffer	,uint32_t Page_Address,uint32_t OffsetInByte,uint32_t NumByteToWrite_up_to_PageSize)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	b084      	sub	sp, #16
 8000b04:	af00      	add	r7, sp, #0
 8000b06:	60f8      	str	r0, [r7, #12]
 8000b08:	60b9      	str	r1, [r7, #8]
 8000b0a:	607a      	str	r2, [r7, #4]
 8000b0c:	603b      	str	r3, [r7, #0]
	while(w25qxx.Lock==1)
 8000b0e:	e002      	b.n	8000b16 <W25qxx_WritePage+0x16>
		W25qxx_Delay(1);
 8000b10:	2001      	movs	r0, #1
 8000b12:	f002 f8ef 	bl	8002cf4 <HAL_Delay>
	while(w25qxx.Lock==1)
 8000b16:	4b37      	ldr	r3, [pc, #220]	; (8000bf4 <W25qxx_WritePage+0xf4>)
 8000b18:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8000b1c:	2b01      	cmp	r3, #1
 8000b1e:	d0f7      	beq.n	8000b10 <W25qxx_WritePage+0x10>
	w25qxx.Lock=1;
 8000b20:	4b34      	ldr	r3, [pc, #208]	; (8000bf4 <W25qxx_WritePage+0xf4>)
 8000b22:	2201      	movs	r2, #1
 8000b24:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	if(((NumByteToWrite_up_to_PageSize+OffsetInByte)>w25qxx.PageSize)||(NumByteToWrite_up_to_PageSize==0))
 8000b28:	683a      	ldr	r2, [r7, #0]
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	4413      	add	r3, r2
 8000b2e:	4a31      	ldr	r2, [pc, #196]	; (8000bf4 <W25qxx_WritePage+0xf4>)
 8000b30:	8952      	ldrh	r2, [r2, #10]
 8000b32:	4293      	cmp	r3, r2
 8000b34:	d802      	bhi.n	8000b3c <W25qxx_WritePage+0x3c>
 8000b36:	683b      	ldr	r3, [r7, #0]
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d105      	bne.n	8000b48 <W25qxx_WritePage+0x48>
		NumByteToWrite_up_to_PageSize=w25qxx.PageSize-OffsetInByte;
 8000b3c:	4b2d      	ldr	r3, [pc, #180]	; (8000bf4 <W25qxx_WritePage+0xf4>)
 8000b3e:	895b      	ldrh	r3, [r3, #10]
 8000b40:	461a      	mov	r2, r3
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	1ad3      	subs	r3, r2, r3
 8000b46:	603b      	str	r3, [r7, #0]
	if((OffsetInByte+NumByteToWrite_up_to_PageSize) > w25qxx.PageSize)
 8000b48:	687a      	ldr	r2, [r7, #4]
 8000b4a:	683b      	ldr	r3, [r7, #0]
 8000b4c:	4413      	add	r3, r2
 8000b4e:	4a29      	ldr	r2, [pc, #164]	; (8000bf4 <W25qxx_WritePage+0xf4>)
 8000b50:	8952      	ldrh	r2, [r2, #10]
 8000b52:	4293      	cmp	r3, r2
 8000b54:	d905      	bls.n	8000b62 <W25qxx_WritePage+0x62>
		NumByteToWrite_up_to_PageSize = w25qxx.PageSize-OffsetInByte;
 8000b56:	4b27      	ldr	r3, [pc, #156]	; (8000bf4 <W25qxx_WritePage+0xf4>)
 8000b58:	895b      	ldrh	r3, [r3, #10]
 8000b5a:	461a      	mov	r2, r3
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	1ad3      	subs	r3, r2, r3
 8000b60:	603b      	str	r3, [r7, #0]
	#if (_W25QXX_DEBUG==1)
	printf("w25qxx WritePage:%d, Offset:%d ,Writes %d Bytes, begin...\r\n",Page_Address,OffsetInByte,NumByteToWrite_up_to_PageSize);
	W25qxx_Delay(100);
	uint32_t	StartTime=HAL_GetTick();
	#endif	
	W25qxx_WaitForWriteEnd();
 8000b62:	f7ff fe59 	bl	8000818 <W25qxx_WaitForWriteEnd>
  W25qxx_WriteEnable();
 8000b66:	f7ff fdfb 	bl	8000760 <W25qxx_WriteEnable>
  HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_RESET);
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	2110      	movs	r1, #16
 8000b6e:	4822      	ldr	r0, [pc, #136]	; (8000bf8 <W25qxx_WritePage+0xf8>)
 8000b70:	f003 f808 	bl	8003b84 <HAL_GPIO_WritePin>
  W25qxx_Spi(0x02);
 8000b74:	2002      	movs	r0, #2
 8000b76:	f7ff fd71 	bl	800065c <W25qxx_Spi>
	Page_Address = (Page_Address*w25qxx.PageSize)+OffsetInByte;	
 8000b7a:	4b1e      	ldr	r3, [pc, #120]	; (8000bf4 <W25qxx_WritePage+0xf4>)
 8000b7c:	895b      	ldrh	r3, [r3, #10]
 8000b7e:	461a      	mov	r2, r3
 8000b80:	68bb      	ldr	r3, [r7, #8]
 8000b82:	fb02 f303 	mul.w	r3, r2, r3
 8000b86:	687a      	ldr	r2, [r7, #4]
 8000b88:	4413      	add	r3, r2
 8000b8a:	60bb      	str	r3, [r7, #8]
	if(w25qxx.ID>=W25Q256)
 8000b8c:	4b19      	ldr	r3, [pc, #100]	; (8000bf4 <W25qxx_WritePage+0xf4>)
 8000b8e:	781b      	ldrb	r3, [r3, #0]
 8000b90:	2b08      	cmp	r3, #8
 8000b92:	d905      	bls.n	8000ba0 <W25qxx_WritePage+0xa0>
		W25qxx_Spi((Page_Address & 0xFF000000) >> 24);
 8000b94:	68bb      	ldr	r3, [r7, #8]
 8000b96:	0e1b      	lsrs	r3, r3, #24
 8000b98:	b2db      	uxtb	r3, r3
 8000b9a:	4618      	mov	r0, r3
 8000b9c:	f7ff fd5e 	bl	800065c <W25qxx_Spi>
  W25qxx_Spi((Page_Address & 0xFF0000) >> 16);
 8000ba0:	68bb      	ldr	r3, [r7, #8]
 8000ba2:	0c1b      	lsrs	r3, r3, #16
 8000ba4:	b2db      	uxtb	r3, r3
 8000ba6:	4618      	mov	r0, r3
 8000ba8:	f7ff fd58 	bl	800065c <W25qxx_Spi>
  W25qxx_Spi((Page_Address & 0xFF00) >> 8);
 8000bac:	68bb      	ldr	r3, [r7, #8]
 8000bae:	0a1b      	lsrs	r3, r3, #8
 8000bb0:	b2db      	uxtb	r3, r3
 8000bb2:	4618      	mov	r0, r3
 8000bb4:	f7ff fd52 	bl	800065c <W25qxx_Spi>
  W25qxx_Spi(Page_Address&0xFF);
 8000bb8:	68bb      	ldr	r3, [r7, #8]
 8000bba:	b2db      	uxtb	r3, r3
 8000bbc:	4618      	mov	r0, r3
 8000bbe:	f7ff fd4d 	bl	800065c <W25qxx_Spi>
	HAL_SPI_Transmit(&_W25QXX_SPI,pBuffer,NumByteToWrite_up_to_PageSize,100);	
 8000bc2:	683b      	ldr	r3, [r7, #0]
 8000bc4:	b29a      	uxth	r2, r3
 8000bc6:	2364      	movs	r3, #100	; 0x64
 8000bc8:	68f9      	ldr	r1, [r7, #12]
 8000bca:	480c      	ldr	r0, [pc, #48]	; (8000bfc <W25qxx_WritePage+0xfc>)
 8000bcc:	f004 faad 	bl	800512a <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_SET);
 8000bd0:	2201      	movs	r2, #1
 8000bd2:	2110      	movs	r1, #16
 8000bd4:	4808      	ldr	r0, [pc, #32]	; (8000bf8 <W25qxx_WritePage+0xf8>)
 8000bd6:	f002 ffd5 	bl	8003b84 <HAL_GPIO_WritePin>
  W25qxx_WaitForWriteEnd();
 8000bda:	f7ff fe1d 	bl	8000818 <W25qxx_WaitForWriteEnd>
	}	
	printf("\r\n");
	printf("w25qxx WritePage done after %d ms\r\n",StartTime);
	W25qxx_Delay(100);
	#endif	
	W25qxx_Delay(1);
 8000bde:	2001      	movs	r0, #1
 8000be0:	f002 f888 	bl	8002cf4 <HAL_Delay>
	w25qxx.Lock=0;
 8000be4:	4b03      	ldr	r3, [pc, #12]	; (8000bf4 <W25qxx_WritePage+0xf4>)
 8000be6:	2200      	movs	r2, #0
 8000be8:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 8000bec:	bf00      	nop
 8000bee:	3710      	adds	r7, #16
 8000bf0:	46bd      	mov	sp, r7
 8000bf2:	bd80      	pop	{r7, pc}
 8000bf4:	200013b0 	.word	0x200013b0
 8000bf8:	40021000 	.word	0x40021000
 8000bfc:	2000f780 	.word	0x2000f780

08000c00 <W25qxx_WriteBlock>:
	W25qxx_Delay(100);
	#endif	
}
//###################################################################################################################
void 	W25qxx_WriteBlock	(uint8_t* pBuffer ,uint32_t Block_Address	,uint32_t OffsetInByte	,uint32_t	NumByteToWrite_up_to_BlockSize)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b088      	sub	sp, #32
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	60f8      	str	r0, [r7, #12]
 8000c08:	60b9      	str	r1, [r7, #8]
 8000c0a:	607a      	str	r2, [r7, #4]
 8000c0c:	603b      	str	r3, [r7, #0]
	if((NumByteToWrite_up_to_BlockSize>w25qxx.BlockSize)||(NumByteToWrite_up_to_BlockSize==0))
 8000c0e:	4b2c      	ldr	r3, [pc, #176]	; (8000cc0 <W25qxx_WriteBlock+0xc0>)
 8000c10:	699b      	ldr	r3, [r3, #24]
 8000c12:	683a      	ldr	r2, [r7, #0]
 8000c14:	429a      	cmp	r2, r3
 8000c16:	d802      	bhi.n	8000c1e <W25qxx_WriteBlock+0x1e>
 8000c18:	683b      	ldr	r3, [r7, #0]
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d102      	bne.n	8000c24 <W25qxx_WriteBlock+0x24>
		NumByteToWrite_up_to_BlockSize=w25qxx.BlockSize;
 8000c1e:	4b28      	ldr	r3, [pc, #160]	; (8000cc0 <W25qxx_WriteBlock+0xc0>)
 8000c20:	699b      	ldr	r3, [r3, #24]
 8000c22:	603b      	str	r3, [r7, #0]
	#if (_W25QXX_DEBUG==1)
	printf("+++w25qxx WriteBlock:%d, Offset:%d ,Write %d Bytes, begin...\r\n",Block_Address,OffsetInByte,NumByteToWrite_up_to_BlockSize);
	W25qxx_Delay(100);
	#endif	
	if(OffsetInByte>=w25qxx.BlockSize)
 8000c24:	4b26      	ldr	r3, [pc, #152]	; (8000cc0 <W25qxx_WriteBlock+0xc0>)
 8000c26:	699b      	ldr	r3, [r3, #24]
 8000c28:	687a      	ldr	r2, [r7, #4]
 8000c2a:	429a      	cmp	r2, r3
 8000c2c:	d243      	bcs.n	8000cb6 <W25qxx_WriteBlock+0xb6>
		return;
	}	
	uint32_t	StartPage;
	int32_t		BytesToWrite;
	uint32_t	LocalOffset;	
	if((OffsetInByte+NumByteToWrite_up_to_BlockSize) > w25qxx.BlockSize)
 8000c2e:	687a      	ldr	r2, [r7, #4]
 8000c30:	683b      	ldr	r3, [r7, #0]
 8000c32:	441a      	add	r2, r3
 8000c34:	4b22      	ldr	r3, [pc, #136]	; (8000cc0 <W25qxx_WriteBlock+0xc0>)
 8000c36:	699b      	ldr	r3, [r3, #24]
 8000c38:	429a      	cmp	r2, r3
 8000c3a:	d905      	bls.n	8000c48 <W25qxx_WriteBlock+0x48>
		BytesToWrite = w25qxx.BlockSize-OffsetInByte;
 8000c3c:	4b20      	ldr	r3, [pc, #128]	; (8000cc0 <W25qxx_WriteBlock+0xc0>)
 8000c3e:	699a      	ldr	r2, [r3, #24]
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	1ad3      	subs	r3, r2, r3
 8000c44:	61bb      	str	r3, [r7, #24]
 8000c46:	e001      	b.n	8000c4c <W25qxx_WriteBlock+0x4c>
	else
		BytesToWrite = NumByteToWrite_up_to_BlockSize;	
 8000c48:	683b      	ldr	r3, [r7, #0]
 8000c4a:	61bb      	str	r3, [r7, #24]
	StartPage = W25qxx_BlockToPage(Block_Address)+(OffsetInByte/w25qxx.PageSize);
 8000c4c:	68b8      	ldr	r0, [r7, #8]
 8000c4e:	f7ff ff41 	bl	8000ad4 <W25qxx_BlockToPage>
 8000c52:	4602      	mov	r2, r0
 8000c54:	4b1a      	ldr	r3, [pc, #104]	; (8000cc0 <W25qxx_WriteBlock+0xc0>)
 8000c56:	895b      	ldrh	r3, [r3, #10]
 8000c58:	4619      	mov	r1, r3
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	fbb3 f3f1 	udiv	r3, r3, r1
 8000c60:	4413      	add	r3, r2
 8000c62:	61fb      	str	r3, [r7, #28]
	LocalOffset = OffsetInByte%w25qxx.PageSize;	
 8000c64:	4b16      	ldr	r3, [pc, #88]	; (8000cc0 <W25qxx_WriteBlock+0xc0>)
 8000c66:	895b      	ldrh	r3, [r3, #10]
 8000c68:	461a      	mov	r2, r3
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	fbb3 f1f2 	udiv	r1, r3, r2
 8000c70:	fb01 f202 	mul.w	r2, r1, r2
 8000c74:	1a9b      	subs	r3, r3, r2
 8000c76:	617b      	str	r3, [r7, #20]
	do
	{		
		W25qxx_WritePage(pBuffer,StartPage,LocalOffset,BytesToWrite);
 8000c78:	69bb      	ldr	r3, [r7, #24]
 8000c7a:	697a      	ldr	r2, [r7, #20]
 8000c7c:	69f9      	ldr	r1, [r7, #28]
 8000c7e:	68f8      	ldr	r0, [r7, #12]
 8000c80:	f7ff ff3e 	bl	8000b00 <W25qxx_WritePage>
		StartPage++;
 8000c84:	69fb      	ldr	r3, [r7, #28]
 8000c86:	3301      	adds	r3, #1
 8000c88:	61fb      	str	r3, [r7, #28]
		BytesToWrite-=w25qxx.PageSize-LocalOffset;
 8000c8a:	4b0d      	ldr	r3, [pc, #52]	; (8000cc0 <W25qxx_WriteBlock+0xc0>)
 8000c8c:	895b      	ldrh	r3, [r3, #10]
 8000c8e:	461a      	mov	r2, r3
 8000c90:	697b      	ldr	r3, [r7, #20]
 8000c92:	1a9a      	subs	r2, r3, r2
 8000c94:	69bb      	ldr	r3, [r7, #24]
 8000c96:	4413      	add	r3, r2
 8000c98:	61bb      	str	r3, [r7, #24]
		pBuffer += w25qxx.PageSize - LocalOffset;
 8000c9a:	4b09      	ldr	r3, [pc, #36]	; (8000cc0 <W25qxx_WriteBlock+0xc0>)
 8000c9c:	895b      	ldrh	r3, [r3, #10]
 8000c9e:	461a      	mov	r2, r3
 8000ca0:	697b      	ldr	r3, [r7, #20]
 8000ca2:	1ad3      	subs	r3, r2, r3
 8000ca4:	68fa      	ldr	r2, [r7, #12]
 8000ca6:	4413      	add	r3, r2
 8000ca8:	60fb      	str	r3, [r7, #12]
		LocalOffset=0;
 8000caa:	2300      	movs	r3, #0
 8000cac:	617b      	str	r3, [r7, #20]
	}while(BytesToWrite>0);		
 8000cae:	69bb      	ldr	r3, [r7, #24]
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	dce1      	bgt.n	8000c78 <W25qxx_WriteBlock+0x78>
 8000cb4:	e000      	b.n	8000cb8 <W25qxx_WriteBlock+0xb8>
		return;
 8000cb6:	bf00      	nop
	#if (_W25QXX_DEBUG==1)
	printf("---w25qxx WriteBlock Done\r\n");
	W25qxx_Delay(100);
	#endif	
}
 8000cb8:	3720      	adds	r7, #32
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	bd80      	pop	{r7, pc}
 8000cbe:	bf00      	nop
 8000cc0:	200013b0 	.word	0x200013b0

08000cc4 <W25qxx_ReadBytes>:
	#endif
	w25qxx.Lock=0;
}
//###################################################################################################################
void W25qxx_ReadBytes(uint8_t* pBuffer, uint32_t ReadAddr, uint32_t NumByteToRead)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b084      	sub	sp, #16
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	60f8      	str	r0, [r7, #12]
 8000ccc:	60b9      	str	r1, [r7, #8]
 8000cce:	607a      	str	r2, [r7, #4]
	while(w25qxx.Lock==1)
 8000cd0:	e002      	b.n	8000cd8 <W25qxx_ReadBytes+0x14>
		W25qxx_Delay(1);
 8000cd2:	2001      	movs	r0, #1
 8000cd4:	f002 f80e 	bl	8002cf4 <HAL_Delay>
	while(w25qxx.Lock==1)
 8000cd8:	4b23      	ldr	r3, [pc, #140]	; (8000d68 <W25qxx_ReadBytes+0xa4>)
 8000cda:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8000cde:	2b01      	cmp	r3, #1
 8000ce0:	d0f7      	beq.n	8000cd2 <W25qxx_ReadBytes+0xe>
	w25qxx.Lock=1;
 8000ce2:	4b21      	ldr	r3, [pc, #132]	; (8000d68 <W25qxx_ReadBytes+0xa4>)
 8000ce4:	2201      	movs	r2, #1
 8000ce6:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	#if (_W25QXX_DEBUG==1)
	uint32_t	StartTime=HAL_GetTick();
	printf("w25qxx ReadBytes at Address:%d, %d Bytes  begin...\r\n",ReadAddr,NumByteToRead);
	#endif	
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_RESET);
 8000cea:	2200      	movs	r2, #0
 8000cec:	2110      	movs	r1, #16
 8000cee:	481f      	ldr	r0, [pc, #124]	; (8000d6c <W25qxx_ReadBytes+0xa8>)
 8000cf0:	f002 ff48 	bl	8003b84 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x0B);
 8000cf4:	200b      	movs	r0, #11
 8000cf6:	f7ff fcb1 	bl	800065c <W25qxx_Spi>
	if(w25qxx.ID>=W25Q256)
 8000cfa:	4b1b      	ldr	r3, [pc, #108]	; (8000d68 <W25qxx_ReadBytes+0xa4>)
 8000cfc:	781b      	ldrb	r3, [r3, #0]
 8000cfe:	2b08      	cmp	r3, #8
 8000d00:	d905      	bls.n	8000d0e <W25qxx_ReadBytes+0x4a>
		W25qxx_Spi((ReadAddr & 0xFF000000) >> 24);
 8000d02:	68bb      	ldr	r3, [r7, #8]
 8000d04:	0e1b      	lsrs	r3, r3, #24
 8000d06:	b2db      	uxtb	r3, r3
 8000d08:	4618      	mov	r0, r3
 8000d0a:	f7ff fca7 	bl	800065c <W25qxx_Spi>
  W25qxx_Spi((ReadAddr & 0xFF0000) >> 16);
 8000d0e:	68bb      	ldr	r3, [r7, #8]
 8000d10:	0c1b      	lsrs	r3, r3, #16
 8000d12:	b2db      	uxtb	r3, r3
 8000d14:	4618      	mov	r0, r3
 8000d16:	f7ff fca1 	bl	800065c <W25qxx_Spi>
  W25qxx_Spi((ReadAddr& 0xFF00) >> 8);
 8000d1a:	68bb      	ldr	r3, [r7, #8]
 8000d1c:	0a1b      	lsrs	r3, r3, #8
 8000d1e:	b2db      	uxtb	r3, r3
 8000d20:	4618      	mov	r0, r3
 8000d22:	f7ff fc9b 	bl	800065c <W25qxx_Spi>
  W25qxx_Spi(ReadAddr & 0xFF);
 8000d26:	68bb      	ldr	r3, [r7, #8]
 8000d28:	b2db      	uxtb	r3, r3
 8000d2a:	4618      	mov	r0, r3
 8000d2c:	f7ff fc96 	bl	800065c <W25qxx_Spi>
	W25qxx_Spi(0);
 8000d30:	2000      	movs	r0, #0
 8000d32:	f7ff fc93 	bl	800065c <W25qxx_Spi>
	HAL_SPI_Receive(&_W25QXX_SPI,pBuffer,NumByteToRead,2000);	
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	b29a      	uxth	r2, r3
 8000d3a:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8000d3e:	68f9      	ldr	r1, [r7, #12]
 8000d40:	480b      	ldr	r0, [pc, #44]	; (8000d70 <W25qxx_ReadBytes+0xac>)
 8000d42:	f004 fb60 	bl	8005406 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_SET);
 8000d46:	2201      	movs	r2, #1
 8000d48:	2110      	movs	r1, #16
 8000d4a:	4808      	ldr	r0, [pc, #32]	; (8000d6c <W25qxx_ReadBytes+0xa8>)
 8000d4c:	f002 ff1a 	bl	8003b84 <HAL_GPIO_WritePin>
	}
	printf("\r\n");
	printf("w25qxx ReadBytes done after %d ms\r\n",StartTime);
	W25qxx_Delay(100);
	#endif	
	W25qxx_Delay(1);
 8000d50:	2001      	movs	r0, #1
 8000d52:	f001 ffcf 	bl	8002cf4 <HAL_Delay>
	w25qxx.Lock=0;
 8000d56:	4b04      	ldr	r3, [pc, #16]	; (8000d68 <W25qxx_ReadBytes+0xa4>)
 8000d58:	2200      	movs	r2, #0
 8000d5a:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 8000d5e:	bf00      	nop
 8000d60:	3710      	adds	r7, #16
 8000d62:	46bd      	mov	sp, r7
 8000d64:	bd80      	pop	{r7, pc}
 8000d66:	bf00      	nop
 8000d68:	200013b0 	.word	0x200013b0
 8000d6c:	40021000 	.word	0x40021000
 8000d70:	2000f780 	.word	0x2000f780

08000d74 <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000d78:	4b0d      	ldr	r3, [pc, #52]	; (8000db0 <MX_CRC_Init+0x3c>)
 8000d7a:	4a0e      	ldr	r2, [pc, #56]	; (8000db4 <MX_CRC_Init+0x40>)
 8000d7c:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8000d7e:	4b0c      	ldr	r3, [pc, #48]	; (8000db0 <MX_CRC_Init+0x3c>)
 8000d80:	2200      	movs	r2, #0
 8000d82:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8000d84:	4b0a      	ldr	r3, [pc, #40]	; (8000db0 <MX_CRC_Init+0x3c>)
 8000d86:	2200      	movs	r2, #0
 8000d88:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 8000d8a:	4b09      	ldr	r3, [pc, #36]	; (8000db0 <MX_CRC_Init+0x3c>)
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8000d90:	4b07      	ldr	r3, [pc, #28]	; (8000db0 <MX_CRC_Init+0x3c>)
 8000d92:	2200      	movs	r2, #0
 8000d94:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8000d96:	4b06      	ldr	r3, [pc, #24]	; (8000db0 <MX_CRC_Init+0x3c>)
 8000d98:	2201      	movs	r2, #1
 8000d9a:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000d9c:	4804      	ldr	r0, [pc, #16]	; (8000db0 <MX_CRC_Init+0x3c>)
 8000d9e:	f002 f8df 	bl	8002f60 <HAL_CRC_Init>
 8000da2:	4603      	mov	r3, r0
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d001      	beq.n	8000dac <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8000da8:	f000 fde8 	bl	800197c <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000dac:	bf00      	nop
 8000dae:	bd80      	pop	{r7, pc}
 8000db0:	200013d8 	.word	0x200013d8
 8000db4:	40023000 	.word	0x40023000

08000db8 <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 8000db8:	b480      	push	{r7}
 8000dba:	b085      	sub	sp, #20
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	4a0a      	ldr	r2, [pc, #40]	; (8000df0 <HAL_CRC_MspInit+0x38>)
 8000dc6:	4293      	cmp	r3, r2
 8000dc8:	d10b      	bne.n	8000de2 <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8000dca:	4b0a      	ldr	r3, [pc, #40]	; (8000df4 <HAL_CRC_MspInit+0x3c>)
 8000dcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dce:	4a09      	ldr	r2, [pc, #36]	; (8000df4 <HAL_CRC_MspInit+0x3c>)
 8000dd0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000dd4:	6313      	str	r3, [r2, #48]	; 0x30
 8000dd6:	4b07      	ldr	r3, [pc, #28]	; (8000df4 <HAL_CRC_MspInit+0x3c>)
 8000dd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dda:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000dde:	60fb      	str	r3, [r7, #12]
 8000de0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 8000de2:	bf00      	nop
 8000de4:	3714      	adds	r7, #20
 8000de6:	46bd      	mov	sp, r7
 8000de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dec:	4770      	bx	lr
 8000dee:	bf00      	nop
 8000df0:	40023000 	.word	0x40023000
 8000df4:	40023800 	.word	0x40023800

08000df8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b082      	sub	sp, #8
 8000dfc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000dfe:	4b0c      	ldr	r3, [pc, #48]	; (8000e30 <MX_DMA_Init+0x38>)
 8000e00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e02:	4a0b      	ldr	r2, [pc, #44]	; (8000e30 <MX_DMA_Init+0x38>)
 8000e04:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000e08:	6313      	str	r3, [r2, #48]	; 0x30
 8000e0a:	4b09      	ldr	r3, [pc, #36]	; (8000e30 <MX_DMA_Init+0x38>)
 8000e0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e0e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000e12:	607b      	str	r3, [r7, #4]
 8000e14:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream5_IRQn, 0, 0);
 8000e16:	2200      	movs	r2, #0
 8000e18:	2100      	movs	r1, #0
 8000e1a:	2044      	movs	r0, #68	; 0x44
 8000e1c:	f002 f869 	bl	8002ef2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream5_IRQn);
 8000e20:	2044      	movs	r0, #68	; 0x44
 8000e22:	f002 f882 	bl	8002f2a <HAL_NVIC_EnableIRQ>

}
 8000e26:	bf00      	nop
 8000e28:	3708      	adds	r7, #8
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	bd80      	pop	{r7, pc}
 8000e2e:	bf00      	nop
 8000e30:	40023800 	.word	0x40023800

08000e34 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b08c      	sub	sp, #48	; 0x30
 8000e38:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e3a:	f107 031c 	add.w	r3, r7, #28
 8000e3e:	2200      	movs	r2, #0
 8000e40:	601a      	str	r2, [r3, #0]
 8000e42:	605a      	str	r2, [r3, #4]
 8000e44:	609a      	str	r2, [r3, #8]
 8000e46:	60da      	str	r2, [r3, #12]
 8000e48:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000e4a:	4b44      	ldr	r3, [pc, #272]	; (8000f5c <MX_GPIO_Init+0x128>)
 8000e4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e4e:	4a43      	ldr	r2, [pc, #268]	; (8000f5c <MX_GPIO_Init+0x128>)
 8000e50:	f043 0310 	orr.w	r3, r3, #16
 8000e54:	6313      	str	r3, [r2, #48]	; 0x30
 8000e56:	4b41      	ldr	r3, [pc, #260]	; (8000f5c <MX_GPIO_Init+0x128>)
 8000e58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e5a:	f003 0310 	and.w	r3, r3, #16
 8000e5e:	61bb      	str	r3, [r7, #24]
 8000e60:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000e62:	4b3e      	ldr	r3, [pc, #248]	; (8000f5c <MX_GPIO_Init+0x128>)
 8000e64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e66:	4a3d      	ldr	r2, [pc, #244]	; (8000f5c <MX_GPIO_Init+0x128>)
 8000e68:	f043 0320 	orr.w	r3, r3, #32
 8000e6c:	6313      	str	r3, [r2, #48]	; 0x30
 8000e6e:	4b3b      	ldr	r3, [pc, #236]	; (8000f5c <MX_GPIO_Init+0x128>)
 8000e70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e72:	f003 0320 	and.w	r3, r3, #32
 8000e76:	617b      	str	r3, [r7, #20]
 8000e78:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000e7a:	4b38      	ldr	r3, [pc, #224]	; (8000f5c <MX_GPIO_Init+0x128>)
 8000e7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e7e:	4a37      	ldr	r2, [pc, #220]	; (8000f5c <MX_GPIO_Init+0x128>)
 8000e80:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000e84:	6313      	str	r3, [r2, #48]	; 0x30
 8000e86:	4b35      	ldr	r3, [pc, #212]	; (8000f5c <MX_GPIO_Init+0x128>)
 8000e88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e8a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000e8e:	613b      	str	r3, [r7, #16]
 8000e90:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e92:	4b32      	ldr	r3, [pc, #200]	; (8000f5c <MX_GPIO_Init+0x128>)
 8000e94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e96:	4a31      	ldr	r2, [pc, #196]	; (8000f5c <MX_GPIO_Init+0x128>)
 8000e98:	f043 0301 	orr.w	r3, r3, #1
 8000e9c:	6313      	str	r3, [r2, #48]	; 0x30
 8000e9e:	4b2f      	ldr	r3, [pc, #188]	; (8000f5c <MX_GPIO_Init+0x128>)
 8000ea0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ea2:	f003 0301 	and.w	r3, r3, #1
 8000ea6:	60fb      	str	r3, [r7, #12]
 8000ea8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000eaa:	4b2c      	ldr	r3, [pc, #176]	; (8000f5c <MX_GPIO_Init+0x128>)
 8000eac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eae:	4a2b      	ldr	r2, [pc, #172]	; (8000f5c <MX_GPIO_Init+0x128>)
 8000eb0:	f043 0302 	orr.w	r3, r3, #2
 8000eb4:	6313      	str	r3, [r2, #48]	; 0x30
 8000eb6:	4b29      	ldr	r3, [pc, #164]	; (8000f5c <MX_GPIO_Init+0x128>)
 8000eb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eba:	f003 0302 	and.w	r3, r3, #2
 8000ebe:	60bb      	str	r3, [r7, #8]
 8000ec0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ec2:	4b26      	ldr	r3, [pc, #152]	; (8000f5c <MX_GPIO_Init+0x128>)
 8000ec4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ec6:	4a25      	ldr	r2, [pc, #148]	; (8000f5c <MX_GPIO_Init+0x128>)
 8000ec8:	f043 0304 	orr.w	r3, r3, #4
 8000ecc:	6313      	str	r3, [r2, #48]	; 0x30
 8000ece:	4b23      	ldr	r3, [pc, #140]	; (8000f5c <MX_GPIO_Init+0x128>)
 8000ed0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ed2:	f003 0304 	and.w	r3, r3, #4
 8000ed6:	607b      	str	r3, [r7, #4]
 8000ed8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_4|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 8000eda:	2200      	movs	r2, #0
 8000edc:	f647 0110 	movw	r1, #30736	; 0x7810
 8000ee0:	481f      	ldr	r0, [pc, #124]	; (8000f60 <MX_GPIO_Init+0x12c>)
 8000ee2:	f002 fe4f 	bl	8003b84 <HAL_GPIO_WritePin>
                          |GPIO_PIN_14, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	2110      	movs	r1, #16
 8000eea:	481e      	ldr	r0, [pc, #120]	; (8000f64 <MX_GPIO_Init+0x130>)
 8000eec:	f002 fe4a 	bl	8003b84 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	f44f 4174 	mov.w	r1, #62464	; 0xf400
 8000ef6:	481c      	ldr	r0, [pc, #112]	; (8000f68 <MX_GPIO_Init+0x134>)
 8000ef8:	f002 fe44 	bl	8003b84 <HAL_GPIO_WritePin>
                          |GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pins : PE4 PE11 PE12 PE13
                           PE14 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 8000efc:	f647 0310 	movw	r3, #30736	; 0x7810
 8000f00:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_14;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f02:	2301      	movs	r3, #1
 8000f04:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f06:	2300      	movs	r3, #0
 8000f08:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000f0e:	f107 031c 	add.w	r3, r7, #28
 8000f12:	4619      	mov	r1, r3
 8000f14:	4812      	ldr	r0, [pc, #72]	; (8000f60 <MX_GPIO_Init+0x12c>)
 8000f16:	f002 fc89 	bl	800382c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000f1a:	2310      	movs	r3, #16
 8000f1c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f1e:	2301      	movs	r3, #1
 8000f20:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f22:	2300      	movs	r3, #0
 8000f24:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f26:	2300      	movs	r3, #0
 8000f28:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f2a:	f107 031c 	add.w	r3, r7, #28
 8000f2e:	4619      	mov	r1, r3
 8000f30:	480c      	ldr	r0, [pc, #48]	; (8000f64 <MX_GPIO_Init+0x130>)
 8000f32:	f002 fc7b 	bl	800382c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB12 PB13 PB14
                           PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
 8000f36:	f44f 4374 	mov.w	r3, #62464	; 0xf400
 8000f3a:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f3c:	2301      	movs	r3, #1
 8000f3e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f40:	2300      	movs	r3, #0
 8000f42:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f44:	2300      	movs	r3, #0
 8000f46:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f48:	f107 031c 	add.w	r3, r7, #28
 8000f4c:	4619      	mov	r1, r3
 8000f4e:	4806      	ldr	r0, [pc, #24]	; (8000f68 <MX_GPIO_Init+0x134>)
 8000f50:	f002 fc6c 	bl	800382c <HAL_GPIO_Init>

}
 8000f54:	bf00      	nop
 8000f56:	3730      	adds	r7, #48	; 0x30
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	bd80      	pop	{r7, pc}
 8000f5c:	40023800 	.word	0x40023800
 8000f60:	40021000 	.word	0x40021000
 8000f64:	40020000 	.word	0x40020000
 8000f68:	40020400 	.word	0x40020400

08000f6c <SCB_EnableICache>:
/**
  \brief   Enable I-Cache
  \details Turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache (void)
{
 8000f6c:	b480      	push	{r7}
 8000f6e:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000f70:	f3bf 8f4f 	dsb	sy
}
 8000f74:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000f76:	f3bf 8f6f 	isb	sy
}
 8000f7a:	bf00      	nop
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000f7c:	4b0d      	ldr	r3, [pc, #52]	; (8000fb4 <SCB_EnableICache+0x48>)
 8000f7e:	2200      	movs	r2, #0
 8000f80:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000f84:	f3bf 8f4f 	dsb	sy
}
 8000f88:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000f8a:	f3bf 8f6f 	isb	sy
}
 8000f8e:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8000f90:	4b08      	ldr	r3, [pc, #32]	; (8000fb4 <SCB_EnableICache+0x48>)
 8000f92:	695b      	ldr	r3, [r3, #20]
 8000f94:	4a07      	ldr	r2, [pc, #28]	; (8000fb4 <SCB_EnableICache+0x48>)
 8000f96:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f9a:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000f9c:	f3bf 8f4f 	dsb	sy
}
 8000fa0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000fa2:	f3bf 8f6f 	isb	sy
}
 8000fa6:	bf00      	nop
    __DSB();
    __ISB();
  #endif
}
 8000fa8:	bf00      	nop
 8000faa:	46bd      	mov	sp, r7
 8000fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb0:	4770      	bx	lr
 8000fb2:	bf00      	nop
 8000fb4:	e000ed00 	.word	0xe000ed00

08000fb8 <SCB_EnableDCache>:
/**
  \brief   Enable D-Cache
  \details Turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache (void)
{
 8000fb8:	b480      	push	{r7}
 8000fba:	b085      	sub	sp, #20
 8000fbc:	af00      	add	r7, sp, #0
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 8000fbe:	4b1f      	ldr	r3, [pc, #124]	; (800103c <SCB_EnableDCache+0x84>)
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8000fc6:	f3bf 8f4f 	dsb	sy
}
 8000fca:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 8000fcc:	4b1b      	ldr	r3, [pc, #108]	; (800103c <SCB_EnableDCache+0x84>)
 8000fce:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000fd2:	607b      	str	r3, [r7, #4]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	0b5b      	lsrs	r3, r3, #13
 8000fd8:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8000fdc:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	08db      	lsrs	r3, r3, #3
 8000fe2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000fe6:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000fe8:	68fb      	ldr	r3, [r7, #12]
 8000fea:	015a      	lsls	r2, r3, #5
 8000fec:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 8000ff0:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8000ff2:	68ba      	ldr	r2, [r7, #8]
 8000ff4:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000ff6:	4911      	ldr	r1, [pc, #68]	; (800103c <SCB_EnableDCache+0x84>)
 8000ff8:	4313      	orrs	r3, r2
 8000ffa:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8000ffe:	68bb      	ldr	r3, [r7, #8]
 8001000:	1e5a      	subs	r2, r3, #1
 8001002:	60ba      	str	r2, [r7, #8]
 8001004:	2b00      	cmp	r3, #0
 8001006:	d1ef      	bne.n	8000fe8 <SCB_EnableDCache+0x30>
    } while(sets-- != 0U);
 8001008:	68fb      	ldr	r3, [r7, #12]
 800100a:	1e5a      	subs	r2, r3, #1
 800100c:	60fa      	str	r2, [r7, #12]
 800100e:	2b00      	cmp	r3, #0
 8001010:	d1e5      	bne.n	8000fde <SCB_EnableDCache+0x26>
  __ASM volatile ("dsb 0xF":::"memory");
 8001012:	f3bf 8f4f 	dsb	sy
}
 8001016:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8001018:	4b08      	ldr	r3, [pc, #32]	; (800103c <SCB_EnableDCache+0x84>)
 800101a:	695b      	ldr	r3, [r3, #20]
 800101c:	4a07      	ldr	r2, [pc, #28]	; (800103c <SCB_EnableDCache+0x84>)
 800101e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001022:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8001024:	f3bf 8f4f 	dsb	sy
}
 8001028:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800102a:	f3bf 8f6f 	isb	sy
}
 800102e:	bf00      	nop

    __DSB();
    __ISB();
  #endif
}
 8001030:	bf00      	nop
 8001032:	3714      	adds	r7, #20
 8001034:	46bd      	mov	sp, r7
 8001036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103a:	4770      	bx	lr
 800103c:	e000ed00 	.word	0xe000ed00

08001040 <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#define GETCHAR_PROTOTYPE int fgetc(FILE *f)
#endif
PUTCHAR_PROTOTYPE
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b082      	sub	sp, #8
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8001048:	1d39      	adds	r1, r7, #4
 800104a:	f04f 33ff 	mov.w	r3, #4294967295
 800104e:	2201      	movs	r2, #1
 8001050:	4803      	ldr	r0, [pc, #12]	; (8001060 <__io_putchar+0x20>)
 8001052:	f005 f865 	bl	8006120 <HAL_UART_Transmit>
return ch;
 8001056:	687b      	ldr	r3, [r7, #4]
}
 8001058:	4618      	mov	r0, r3
 800105a:	3708      	adds	r7, #8
 800105c:	46bd      	mov	sp, r7
 800105e:	bd80      	pop	{r7, pc}
 8001060:	2000f880 	.word	0x2000f880

08001064 <__io_getchar>:
GETCHAR_PROTOTYPE
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b082      	sub	sp, #8
 8001068:	af00      	add	r7, sp, #0
uint8_t ch = 0;
 800106a:	2300      	movs	r3, #0
 800106c:	71fb      	strb	r3, [r7, #7]

/* Clear the Overrun flag just before receiving the first character */
__HAL_UART_CLEAR_OREFLAG(&huart1);
 800106e:	4b0b      	ldr	r3, [pc, #44]	; (800109c <__io_getchar+0x38>)
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	2208      	movs	r2, #8
 8001074:	621a      	str	r2, [r3, #32]
/* Wait for reception of a character on the USART RX line and echo this

character on console */
HAL_UART_Receive (&debugPort, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8001076:	1df9      	adds	r1, r7, #7
 8001078:	f04f 33ff 	mov.w	r3, #4294967295
 800107c:	2201      	movs	r2, #1
 800107e:	4807      	ldr	r0, [pc, #28]	; (800109c <__io_getchar+0x38>)
 8001080:	f005 f8d1 	bl	8006226 <HAL_UART_Receive>
HAL_UART_Transmit(&debugPort, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8001084:	1df9      	adds	r1, r7, #7
 8001086:	f04f 33ff 	mov.w	r3, #4294967295
 800108a:	2201      	movs	r2, #1
 800108c:	4803      	ldr	r0, [pc, #12]	; (800109c <__io_getchar+0x38>)
 800108e:	f005 f847 	bl	8006120 <HAL_UART_Transmit>
return ch;
 8001092:	79fb      	ldrb	r3, [r7, #7]
}
 8001094:	4618      	mov	r0, r3
 8001096:	3708      	adds	r7, #8
 8001098:	46bd      	mov	sp, r7
 800109a:	bd80      	pop	{r7, pc}
 800109c:	2000f880 	.word	0x2000f880

080010a0 <in_func>:
    uint8_t *fbuf;     																								/* Pointer to the frame buffer for output function */
    uint16_t wfbuf;    																								/* Width of the frame buffer [pix] */
} IODEV;

uint16_t in_func (JDEC* jd, uint8_t* buff, uint16_t nbyte)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b086      	sub	sp, #24
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	60f8      	str	r0, [r7, #12]
 80010a8:	60b9      	str	r1, [r7, #8]
 80010aa:	4613      	mov	r3, r2
 80010ac:	80fb      	strh	r3, [r7, #6]
    IODEV *dev = (IODEV*)jd->device;   																				/* Device identifier for the session (5th argument of jd_prepare function) */
 80010ae:	68fb      	ldr	r3, [r7, #12]
 80010b0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80010b2:	617b      	str	r3, [r7, #20]
    int i;

    if (buff) {
 80010b4:	68bb      	ldr	r3, [r7, #8]
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d027      	beq.n	800110a <in_func+0x6a>
    	W25qxx_ReadBytes( buff, dev->fp, nbyte );
 80010ba:	697b      	ldr	r3, [r7, #20]
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	88fa      	ldrh	r2, [r7, #6]
 80010c0:	4619      	mov	r1, r3
 80010c2:	68b8      	ldr	r0, [r7, #8]
 80010c4:	f7ff fdfe 	bl	8000cc4 <W25qxx_ReadBytes>

    	dev->fp += nbyte;
 80010c8:	697b      	ldr	r3, [r7, #20]
 80010ca:	681a      	ldr	r2, [r3, #0]
 80010cc:	88fb      	ldrh	r3, [r7, #6]
 80010ce:	441a      	add	r2, r3
 80010d0:	697b      	ldr	r3, [r7, #20]
 80010d2:	601a      	str	r2, [r3, #0]

    	StringLength=sprintf(txString,"Value from FM %02X and Address %04u \r\n",*(buff+nbyte-1),dev->fp-1);
 80010d4:	88fb      	ldrh	r3, [r7, #6]
 80010d6:	3b01      	subs	r3, #1
 80010d8:	68ba      	ldr	r2, [r7, #8]
 80010da:	4413      	add	r3, r2
 80010dc:	781b      	ldrb	r3, [r3, #0]
 80010de:	461a      	mov	r2, r3
 80010e0:	697b      	ldr	r3, [r7, #20]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	3b01      	subs	r3, #1
 80010e6:	490e      	ldr	r1, [pc, #56]	; (8001120 <in_func+0x80>)
 80010e8:	480e      	ldr	r0, [pc, #56]	; (8001124 <in_func+0x84>)
 80010ea:	f00d f899 	bl	800e220 <siprintf>
 80010ee:	4603      	mov	r3, r0
 80010f0:	b2da      	uxtb	r2, r3
 80010f2:	4b0d      	ldr	r3, [pc, #52]	; (8001128 <in_func+0x88>)
 80010f4:	701a      	strb	r2, [r3, #0]
    	HAL_UART_Transmit(&debugPort, (uint8_t *) &txString, StringLength, 100);
 80010f6:	4b0c      	ldr	r3, [pc, #48]	; (8001128 <in_func+0x88>)
 80010f8:	781b      	ldrb	r3, [r3, #0]
 80010fa:	b29a      	uxth	r2, r3
 80010fc:	2364      	movs	r3, #100	; 0x64
 80010fe:	4909      	ldr	r1, [pc, #36]	; (8001124 <in_func+0x84>)
 8001100:	480a      	ldr	r0, [pc, #40]	; (800112c <in_func+0x8c>)
 8001102:	f005 f80d 	bl	8006120 <HAL_UART_Transmit>

        return nbyte;
 8001106:	88fb      	ldrh	r3, [r7, #6]
 8001108:	e006      	b.n	8001118 <in_func+0x78>
    } else {
    	/* Remove bytes from input stream */
    	dev->fp += nbyte;
 800110a:	697b      	ldr	r3, [r7, #20]
 800110c:	681a      	ldr	r2, [r3, #0]
 800110e:	88fb      	ldrh	r3, [r7, #6]
 8001110:	441a      	add	r2, r3
 8001112:	697b      	ldr	r3, [r7, #20]
 8001114:	601a      	str	r2, [r3, #0]
        return nbyte;
 8001116:	88fb      	ldrh	r3, [r7, #6]
    }
}
 8001118:	4618      	mov	r0, r3
 800111a:	3718      	adds	r7, #24
 800111c:	46bd      	mov	sp, r7
 800111e:	bd80      	pop	{r7, pc}
 8001120:	08010880 	.word	0x08010880
 8001124:	20001400 	.word	0x20001400
 8001128:	200013fc 	.word	0x200013fc
 800112c:	2000f880 	.word	0x2000f880

08001130 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	f5ad 5da3 	sub.w	sp, sp, #5216	; 0x1460
 8001136:	b084      	sub	sp, #16
 8001138:	af02      	add	r7, sp, #8
	  void *work;       																								/* Pointer to the decompressor work area */
	  JDEC jdec;        																								/* Decompression object */
	  JRESULT res;      																								/* Result code of TJpgDec API */
	  IODEV devid;      																								/* User defined device identifier */
	  int i;
	  int image_size = 0;
 800113a:	2300      	movs	r3, #0
 800113c:	f507 52a3 	add.w	r2, r7, #5216	; 0x1460
 8001140:	6013      	str	r3, [r2, #0]

	  double predict;
	  uint8_t SR = 0x24;
 8001142:	2324      	movs	r3, #36	; 0x24
 8001144:	f241 425f 	movw	r2, #5215	; 0x145f
 8001148:	443a      	add	r2, r7
 800114a:	7013      	strb	r3, [r2, #0]

	  size_t sz_work = 3100;
 800114c:	f640 431c 	movw	r3, #3100	; 0xc1c
 8001150:	f241 4258 	movw	r2, #5208	; 0x1458
 8001154:	443a      	add	r2, r7
 8001156:	6013      	str	r3, [r2, #0]

	  char buf[50];
	  int buf_len = 0;
 8001158:	2300      	movs	r3, #0
 800115a:	f241 4254 	movw	r2, #5204	; 0x1454
 800115e:	443a      	add	r2, r7
 8001160:	6013      	str	r3, [r2, #0]
//	  ai_i32 nbatch_ICU;

	  uint32_t timestamp;
	  uint32_t timestamp_ICU;

	  uint8_t prediction = 0xFF;
 8001162:	23ff      	movs	r3, #255	; 0xff
 8001164:	f241 4253 	movw	r2, #5203	; 0x1453
 8001168:	443a      	add	r2, r7
 800116a:	7013      	strb	r3, [r2, #0]
	  float y_val;

  /* USER CODE END 1 */

  /* Enable I-Cache---------------------------------------------------------*/
  SCB_EnableICache();
 800116c:	f7ff fefe 	bl	8000f6c <SCB_EnableICache>

  /* Enable D-Cache---------------------------------------------------------*/
  SCB_EnableDCache();
 8001170:	f7ff ff22 	bl	8000fb8 <SCB_EnableDCache>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001174:	f001 fd60 	bl	8002c38 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001178:	f000 f9f2 	bl	8001560 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800117c:	f7ff fe5a 	bl	8000e34 <MX_GPIO_Init>
  MX_DMA_Init();
 8001180:	f7ff fe3a 	bl	8000df8 <MX_DMA_Init>
  MX_SPI4_Init();
 8001184:	f000 fd24 	bl	8001bd0 <MX_SPI4_Init>
  MX_USART1_UART_Init();
 8001188:	f000 ffdc 	bl	8002144 <MX_USART1_UART_Init>
  MX_SPI1_Init();
 800118c:	f000 fcaa 	bl	8001ae4 <MX_SPI1_Init>
  MX_SPI3_Init();
 8001190:	f000 fce6 	bl	8001b60 <MX_SPI3_Init>
  MX_QUADSPI_Init();
 8001194:	f000 fbf8 	bl	8001988 <MX_QUADSPI_Init>
  MX_USART2_UART_Init();
 8001198:	f001 f804 	bl	80021a4 <MX_USART2_UART_Init>
  MX_TIM14_Init();
 800119c:	f000 ff7a 	bl	8002094 <MX_TIM14_Init>
  MX_CRC_Init();
 80011a0:	f7ff fde8 	bl	8000d74 <MX_CRC_Init>
  MX_TIM13_Init();
 80011a4:	f000 ff52 	bl	800204c <MX_TIM13_Init>
  /* USER CODE BEGIN 2 */
  W25qxx_Init();
 80011a8:	f7ff fb60 	bl	800086c <W25qxx_Init>

  printf("GRSS Satellite .. ICU code \r\n--------------------------\r\n");
 80011ac:	483d      	ldr	r0, [pc, #244]	; (80012a4 <main+0x174>)
 80011ae:	f00d f81f 	bl	800e1f0 <puts>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET); // Control the sharedFM, SET=STM32 RESET=ATMEGA
 80011b2:	2200      	movs	r2, #0
 80011b4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80011b8:	483b      	ldr	r0, [pc, #236]	; (80012a8 <main+0x178>)
 80011ba:	f002 fce3 	bl	8003b84 <HAL_GPIO_WritePin>
  buf_len = sprintf(buf, "\r\n\r\nSTM32 X-Cube-AI\r\n");
 80011be:	f241 3388 	movw	r3, #5000	; 0x1388
 80011c2:	443b      	add	r3, r7
 80011c4:	4939      	ldr	r1, [pc, #228]	; (80012ac <main+0x17c>)
 80011c6:	4618      	mov	r0, r3
 80011c8:	f00d f82a 	bl	800e220 <siprintf>
 80011cc:	f241 4354 	movw	r3, #5204	; 0x1454
 80011d0:	443b      	add	r3, r7
 80011d2:	6018      	str	r0, [r3, #0]
  HAL_UART_Transmit(&debugPort, (uint8_t *) &buf, buf_len, 100);
 80011d4:	f241 4354 	movw	r3, #5204	; 0x1454
 80011d8:	443b      	add	r3, r7
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	b29a      	uxth	r2, r3
 80011de:	f241 3188 	movw	r1, #5000	; 0x1388
 80011e2:	4439      	add	r1, r7
 80011e4:	2364      	movs	r3, #100	; 0x64
 80011e6:	4832      	ldr	r0, [pc, #200]	; (80012b0 <main+0x180>)
 80011e8:	f004 ff9a 	bl	8006120 <HAL_UART_Transmit>

//  __HAL_RCC_CRC_CLK_ENABLE();
  ai_init_sine_model();
 80011ec:	f000 fac0 	bl	8001770 <ai_init_sine_model>
  ai_init_ICU();
 80011f0:	f000 fa24 	bl	800163c <ai_init_ICU>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  	char readBytes[5000]="ABC";
 80011f4:	f507 638d 	add.w	r3, r7, #1128	; 0x468
 80011f8:	f5a3 638d 	sub.w	r3, r3, #1128	; 0x468
 80011fc:	4a2d      	ldr	r2, [pc, #180]	; (80012b4 <main+0x184>)
 80011fe:	601a      	str	r2, [r3, #0]
 8001200:	3304      	adds	r3, #4
 8001202:	f241 3284 	movw	r2, #4996	; 0x1384
 8001206:	2100      	movs	r1, #0
 8001208:	4618      	mov	r0, r3
 800120a:	f00c fa59 	bl	800d6c0 <memset>
  	W25qxx_EraseBlock(0*0x10000); HAL_Delay(1000);
 800120e:	2000      	movs	r0, #0
 8001210:	f7ff fc0a 	bl	8000a28 <W25qxx_EraseBlock>
 8001214:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001218:	f001 fd6c 	bl	8002cf4 <HAL_Delay>
  	W25qxx_ReadBytes( readBytes, 0, sizeof(Target)%sizeof(readBytes) );	HAL_Delay(10);
 800121c:	4b26      	ldr	r3, [pc, #152]	; (80012b8 <main+0x188>)
 800121e:	f503 53a3 	add.w	r3, r3, #5216	; 0x1460
 8001222:	f103 0308 	add.w	r3, r3, #8
 8001226:	443b      	add	r3, r7
 8001228:	f240 42bd 	movw	r2, #1213	; 0x4bd
 800122c:	2100      	movs	r1, #0
 800122e:	4618      	mov	r0, r3
 8001230:	f7ff fd48 	bl	8000cc4 <W25qxx_ReadBytes>
 8001234:	200a      	movs	r0, #10
 8001236:	f001 fd5d 	bl	8002cf4 <HAL_Delay>
  	W25qxx_WriteBlock(Target, 0*0x10000, 0, sizeof(Target)); HAL_Delay(1000);
 800123a:	f240 43bd 	movw	r3, #1213	; 0x4bd
 800123e:	2200      	movs	r2, #0
 8001240:	2100      	movs	r1, #0
 8001242:	481e      	ldr	r0, [pc, #120]	; (80012bc <main+0x18c>)
 8001244:	f7ff fcdc 	bl	8000c00 <W25qxx_WriteBlock>
 8001248:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800124c:	f001 fd52 	bl	8002cf4 <HAL_Delay>

  while (1)
  {
		printf("Loop \r\n");
 8001250:	481b      	ldr	r0, [pc, #108]	; (80012c0 <main+0x190>)
 8001252:	f00c ffcd 	bl	800e1f0 <puts>

		work = (void*)malloc(sz_work);
 8001256:	f241 4358 	movw	r3, #5208	; 0x1458
 800125a:	443b      	add	r3, r7
 800125c:	6818      	ldr	r0, [r3, #0]
 800125e:	f00c fa11 	bl	800d684 <malloc>
 8001262:	4603      	mov	r3, r0
 8001264:	f241 424c 	movw	r2, #5196	; 0x144c
 8001268:	443a      	add	r2, r7
 800126a:	6013      	str	r3, [r2, #0]
	  	count++;
 800126c:	4b15      	ldr	r3, [pc, #84]	; (80012c4 <main+0x194>)
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	3301      	adds	r3, #1
 8001272:	4a14      	ldr	r2, [pc, #80]	; (80012c4 <main+0x194>)
 8001274:	6013      	str	r3, [r2, #0]

	  	if (count == 1) {
 8001276:	4b13      	ldr	r3, [pc, #76]	; (80012c4 <main+0x194>)
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	2b01      	cmp	r3, #1
 800127c:	d10b      	bne.n	8001296 <main+0x166>
	  		W25qxx_ReadBytes( readBytes, 0*0x10000, sizeof(Target) );
 800127e:	4b0e      	ldr	r3, [pc, #56]	; (80012b8 <main+0x188>)
 8001280:	f503 53a3 	add.w	r3, r3, #5216	; 0x1460
 8001284:	f103 0308 	add.w	r3, r3, #8
 8001288:	443b      	add	r3, r7
 800128a:	f240 42bd 	movw	r2, #1213	; 0x4bd
 800128e:	2100      	movs	r1, #0
 8001290:	4618      	mov	r0, r3
 8001292:	f7ff fd17 	bl	8000cc4 <W25qxx_ReadBytes>
//	  		W25qxx_ReadBytes( readBytes, 1*0x10000, sizeof(Space) );
//	  		W25qxx_ReadBytes( readBytes, 2*0x10000, sizeof(Earth) );
	  	}

		  // Fill input buffer (use test value)
			for (uint32_t i = 0; i < AI_SINE_MODEL_IN_1_SIZE; i++)
 8001296:	2300      	movs	r3, #0
 8001298:	f241 4264 	movw	r2, #5220	; 0x1464
 800129c:	443a      	add	r2, r7
 800129e:	6013      	str	r3, [r2, #0]
 80012a0:	e025      	b.n	80012ee <main+0x1be>
 80012a2:	bf00      	nop
 80012a4:	080108a8 	.word	0x080108a8
 80012a8:	40020400 	.word	0x40020400
 80012ac:	080108e4 	.word	0x080108e4
 80012b0:	2000f880 	.word	0x2000f880
 80012b4:	00434241 	.word	0x00434241
 80012b8:	ffffeb98 	.word	0xffffeb98
 80012bc:	20000000 	.word	0x20000000
 80012c0:	080108fc 	.word	0x080108fc
 80012c4:	2000143c 	.word	0x2000143c
			{
			  ((ai_float *)in_data)[i] = (ai_float)1.0f;
 80012c8:	f241 4364 	movw	r3, #5220	; 0x1464
 80012cc:	443b      	add	r3, r7
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	009b      	lsls	r3, r3, #2
 80012d2:	4a93      	ldr	r2, [pc, #588]	; (8001520 <main+0x3f0>)
 80012d4:	4413      	add	r3, r2
 80012d6:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80012da:	601a      	str	r2, [r3, #0]
			for (uint32_t i = 0; i < AI_SINE_MODEL_IN_1_SIZE; i++)
 80012dc:	f241 4364 	movw	r3, #5220	; 0x1464
 80012e0:	443b      	add	r3, r7
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	3301      	adds	r3, #1
 80012e6:	f241 4264 	movw	r2, #5220	; 0x1464
 80012ea:	443a      	add	r2, r7
 80012ec:	6013      	str	r3, [r2, #0]
 80012ee:	f241 4364 	movw	r3, #5220	; 0x1464
 80012f2:	443b      	add	r3, r7
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d0e6      	beq.n	80012c8 <main+0x198>
			}

			// Get current timestamp
			timestamp = htim13.Instance->CNT;
 80012fa:	4b8a      	ldr	r3, [pc, #552]	; (8001524 <main+0x3f4>)
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001300:	f241 4248 	movw	r2, #5192	; 0x1448
 8001304:	443a      	add	r2, r7
 8001306:	6013      	str	r3, [r2, #0]

			// Perform inference
			ai_run_sine_model(in_data, out_data);
 8001308:	4987      	ldr	r1, [pc, #540]	; (8001528 <main+0x3f8>)
 800130a:	4885      	ldr	r0, [pc, #532]	; (8001520 <main+0x3f0>)
 800130c:	f000 faca 	bl	80018a4 <ai_run_sine_model>

			// Read output (predicted y) of neural network
			y_val = ((float *)out_data)[0];
 8001310:	4b85      	ldr	r3, [pc, #532]	; (8001528 <main+0x3f8>)
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	f241 4244 	movw	r2, #5188	; 0x1444
 8001318:	443a      	add	r2, r7
 800131a:	6013      	str	r3, [r2, #0]

			// Print output of neural network along with inference time (microseconds)
			buf_len = sprintf(buf,
 800131c:	f241 4344 	movw	r3, #5188	; 0x1444
 8001320:	443b      	add	r3, r7
 8001322:	edd3 7a00 	vldr	s15, [r3]
 8001326:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
							  "Output: %f | Duration: %lu\r\n",
							  y_val,
							  htim13.Instance->CNT - timestamp);
 800132a:	4b7e      	ldr	r3, [pc, #504]	; (8001524 <main+0x3f4>)
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
			buf_len = sprintf(buf,
 8001330:	f241 4348 	movw	r3, #5192	; 0x1448
 8001334:	443b      	add	r3, r7
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	1ad3      	subs	r3, r2, r3
 800133a:	f241 3088 	movw	r0, #5000	; 0x1388
 800133e:	4438      	add	r0, r7
 8001340:	9300      	str	r3, [sp, #0]
 8001342:	ec53 2b17 	vmov	r2, r3, d7
 8001346:	4979      	ldr	r1, [pc, #484]	; (800152c <main+0x3fc>)
 8001348:	f00c ff6a 	bl	800e220 <siprintf>
 800134c:	f241 4354 	movw	r3, #5204	; 0x1454
 8001350:	443b      	add	r3, r7
 8001352:	6018      	str	r0, [r3, #0]
			HAL_UART_Transmit(&debugPort, (uint8_t *)buf, buf_len, 100);
 8001354:	f241 4354 	movw	r3, #5204	; 0x1454
 8001358:	443b      	add	r3, r7
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	b29a      	uxth	r2, r3
 800135e:	f241 3188 	movw	r1, #5000	; 0x1388
 8001362:	4439      	add	r1, r7
 8001364:	2364      	movs	r3, #100	; 0x64
 8001366:	4872      	ldr	r0, [pc, #456]	; (8001530 <main+0x400>)
 8001368:	f004 feda 	bl	8006120 <HAL_UART_Transmit>

			// Wait before doing it again
			HAL_Delay(500);
 800136c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001370:	f001 fcc0 	bl	8002cf4 <HAL_Delay>

//
	  	handshakeCAM = 0;
 8001374:	4b6f      	ldr	r3, [pc, #444]	; (8001534 <main+0x404>)
 8001376:	2200      	movs	r2, #0
 8001378:	701a      	strb	r2, [r3, #0]

			StringLength=sprintf(txString,"\r\n\nImage Processing Starts Now\r\n");
 800137a:	496f      	ldr	r1, [pc, #444]	; (8001538 <main+0x408>)
 800137c:	486f      	ldr	r0, [pc, #444]	; (800153c <main+0x40c>)
 800137e:	f00c ff4f 	bl	800e220 <siprintf>
 8001382:	4603      	mov	r3, r0
 8001384:	b2da      	uxtb	r2, r3
 8001386:	4b6e      	ldr	r3, [pc, #440]	; (8001540 <main+0x410>)
 8001388:	701a      	strb	r2, [r3, #0]
			HAL_UART_Transmit(&debugPort, (uint8_t *) &txString, StringLength, 100);
 800138a:	4b6d      	ldr	r3, [pc, #436]	; (8001540 <main+0x410>)
 800138c:	781b      	ldrb	r3, [r3, #0]
 800138e:	b29a      	uxth	r2, r3
 8001390:	2364      	movs	r3, #100	; 0x64
 8001392:	496a      	ldr	r1, [pc, #424]	; (800153c <main+0x40c>)
 8001394:	4866      	ldr	r0, [pc, #408]	; (8001530 <main+0x400>)
 8001396:	f004 fec3 	bl	8006120 <HAL_UART_Transmit>

			HAL_Delay(1000);
 800139a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800139e:	f001 fca9 	bl	8002cf4 <HAL_Delay>
			devid.fp=0;
 80013a2:	2300      	movs	r3, #0
 80013a4:	f241 32bc 	movw	r2, #5052	; 0x13bc
 80013a8:	443a      	add	r2, r7
 80013aa:	6013      	str	r3, [r2, #0]
//			devid.fp= Space;
//			devid.fp= count%3 * 0x10000;
//
			StringLength=sprintf(txString,"\r\n");
 80013ac:	4965      	ldr	r1, [pc, #404]	; (8001544 <main+0x414>)
 80013ae:	4863      	ldr	r0, [pc, #396]	; (800153c <main+0x40c>)
 80013b0:	f00c ff36 	bl	800e220 <siprintf>
 80013b4:	4603      	mov	r3, r0
 80013b6:	b2da      	uxtb	r2, r3
 80013b8:	4b61      	ldr	r3, [pc, #388]	; (8001540 <main+0x410>)
 80013ba:	701a      	strb	r2, [r3, #0]
			HAL_UART_Transmit(&debugPort, (uint8_t *) &txString, StringLength, 100);
 80013bc:	4b60      	ldr	r3, [pc, #384]	; (8001540 <main+0x410>)
 80013be:	781b      	ldrb	r3, [r3, #0]
 80013c0:	b29a      	uxth	r2, r3
 80013c2:	2364      	movs	r3, #100	; 0x64
 80013c4:	495d      	ldr	r1, [pc, #372]	; (800153c <main+0x40c>)
 80013c6:	485a      	ldr	r0, [pc, #360]	; (8001530 <main+0x400>)
 80013c8:	f004 feaa 	bl	8006120 <HAL_UART_Transmit>

			res = jd_prepare(&jdec, in_func, work, sz_work, &devid);													/* Prepare to decompress */
 80013cc:	f241 4358 	movw	r3, #5208	; 0x1458
 80013d0:	443b      	add	r3, r7
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	b29a      	uxth	r2, r3
 80013d6:	f241 30c8 	movw	r0, #5064	; 0x13c8
 80013da:	4438      	add	r0, r7
 80013dc:	f241 33bc 	movw	r3, #5052	; 0x13bc
 80013e0:	443b      	add	r3, r7
 80013e2:	9300      	str	r3, [sp, #0]
 80013e4:	4613      	mov	r3, r2
 80013e6:	f241 424c 	movw	r2, #5196	; 0x144c
 80013ea:	443a      	add	r2, r7
 80013ec:	6812      	ldr	r2, [r2, #0]
 80013ee:	4956      	ldr	r1, [pc, #344]	; (8001548 <main+0x418>)
 80013f0:	f001 f96c 	bl	80026cc <jd_prepare>
 80013f4:	4603      	mov	r3, r0
 80013f6:	f241 4243 	movw	r2, #5187	; 0x1443
 80013fa:	443a      	add	r2, r7
 80013fc:	7013      	strb	r3, [r2, #0]
			if (res == JDR_OK)
 80013fe:	f241 4343 	movw	r3, #5187	; 0x1443
 8001402:	443b      	add	r3, r7
 8001404:	781b      	ldrb	r3, [r3, #0]
 8001406:	2b00      	cmp	r3, #0
 8001408:	d164      	bne.n	80014d4 <main+0x3a4>
			{																					/* Ready to decompress. Image info is available here. */
				StringLength=sprintf(txString,"\r\n\nOriginal image size is %u x %u X 3.\r\n%u Bytes of work area is used.\r\n\n", jdec.width, jdec.height, sz_work - jdec.sz_pool);
 800140a:	f241 33e4 	movw	r3, #5092	; 0x13e4
 800140e:	443b      	add	r3, r7
 8001410:	881b      	ldrh	r3, [r3, #0]
 8001412:	4619      	mov	r1, r3
 8001414:	f241 33e6 	movw	r3, #5094	; 0x13e6
 8001418:	443b      	add	r3, r7
 800141a:	881b      	ldrh	r3, [r3, #0]
 800141c:	4618      	mov	r0, r3
 800141e:	f241 4334 	movw	r3, #5172	; 0x1434
 8001422:	443b      	add	r3, r7
 8001424:	881b      	ldrh	r3, [r3, #0]
 8001426:	461a      	mov	r2, r3
 8001428:	f241 4358 	movw	r3, #5208	; 0x1458
 800142c:	443b      	add	r3, r7
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	1a9b      	subs	r3, r3, r2
 8001432:	9300      	str	r3, [sp, #0]
 8001434:	4603      	mov	r3, r0
 8001436:	460a      	mov	r2, r1
 8001438:	4944      	ldr	r1, [pc, #272]	; (800154c <main+0x41c>)
 800143a:	4840      	ldr	r0, [pc, #256]	; (800153c <main+0x40c>)
 800143c:	f00c fef0 	bl	800e220 <siprintf>
 8001440:	4603      	mov	r3, r0
 8001442:	b2da      	uxtb	r2, r3
 8001444:	4b3e      	ldr	r3, [pc, #248]	; (8001540 <main+0x410>)
 8001446:	701a      	strb	r2, [r3, #0]
				HAL_UART_Transmit(&debugPort, (uint8_t *) &txString, StringLength, 100);
 8001448:	4b3d      	ldr	r3, [pc, #244]	; (8001540 <main+0x410>)
 800144a:	781b      	ldrb	r3, [r3, #0]
 800144c:	b29a      	uxth	r2, r3
 800144e:	2364      	movs	r3, #100	; 0x64
 8001450:	493a      	ldr	r1, [pc, #232]	; (800153c <main+0x40c>)
 8001452:	4837      	ldr	r0, [pc, #220]	; (8001530 <main+0x400>)
 8001454:	f004 fe64 	bl	8006120 <HAL_UART_Transmit>

				image_size = N_BPP  * jdec.width * jdec.height;
 8001458:	f241 33e4 	movw	r3, #5092	; 0x13e4
 800145c:	443b      	add	r3, r7
 800145e:	881b      	ldrh	r3, [r3, #0]
 8001460:	f241 32e6 	movw	r2, #5094	; 0x13e6
 8001464:	443a      	add	r2, r7
 8001466:	8812      	ldrh	r2, [r2, #0]
 8001468:	fb02 f303 	mul.w	r3, r2, r3
 800146c:	f507 52a3 	add.w	r2, r7, #5216	; 0x1460
 8001470:	6013      	str	r3, [r2, #0]
				devid.fbuf = (uint8_t*)malloc(image_size); /* Create frame buffer for output image */
 8001472:	f507 53a3 	add.w	r3, r7, #5216	; 0x1460
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	4618      	mov	r0, r3
 800147a:	f00c f903 	bl	800d684 <malloc>
 800147e:	4603      	mov	r3, r0
 8001480:	f507 529e 	add.w	r2, r7, #5056	; 0x13c0
 8001484:	6013      	str	r3, [r2, #0]
		        devid.wfbuf = jdec.width;
 8001486:	f241 33e4 	movw	r3, #5092	; 0x13e4
 800148a:	443b      	add	r3, r7
 800148c:	881b      	ldrh	r3, [r3, #0]
 800148e:	f241 32c4 	movw	r2, #5060	; 0x13c4
 8001492:	443a      	add	r2, r7
 8001494:	8013      	strh	r3, [r2, #0]

				Width = jdec.width;
 8001496:	f241 33e4 	movw	r3, #5092	; 0x13e4
 800149a:	443b      	add	r3, r7
 800149c:	881b      	ldrh	r3, [r3, #0]
 800149e:	461a      	mov	r2, r3
 80014a0:	4b2b      	ldr	r3, [pc, #172]	; (8001550 <main+0x420>)
 80014a2:	601a      	str	r2, [r3, #0]
				Height = jdec.height;
 80014a4:	f241 33e6 	movw	r3, #5094	; 0x13e6
 80014a8:	443b      	add	r3, r7
 80014aa:	881b      	ldrh	r3, [r3, #0]
 80014ac:	461a      	mov	r2, r3
 80014ae:	4b29      	ldr	r3, [pc, #164]	; (8001554 <main+0x424>)
 80014b0:	601a      	str	r2, [r3, #0]

				StringLength=sprintf(txString,"\r\n\nPreparation for Decompression - Success\r\n");
 80014b2:	4929      	ldr	r1, [pc, #164]	; (8001558 <main+0x428>)
 80014b4:	4821      	ldr	r0, [pc, #132]	; (800153c <main+0x40c>)
 80014b6:	f00c feb3 	bl	800e220 <siprintf>
 80014ba:	4603      	mov	r3, r0
 80014bc:	b2da      	uxtb	r2, r3
 80014be:	4b20      	ldr	r3, [pc, #128]	; (8001540 <main+0x410>)
 80014c0:	701a      	strb	r2, [r3, #0]
				HAL_UART_Transmit(&debugPort, (uint8_t *) &txString, StringLength, 100);
 80014c2:	4b1f      	ldr	r3, [pc, #124]	; (8001540 <main+0x410>)
 80014c4:	781b      	ldrb	r3, [r3, #0]
 80014c6:	b29a      	uxth	r2, r3
 80014c8:	2364      	movs	r3, #100	; 0x64
 80014ca:	491c      	ldr	r1, [pc, #112]	; (800153c <main+0x40c>)
 80014cc:	4818      	ldr	r0, [pc, #96]	; (8001530 <main+0x400>)
 80014ce:	f004 fe27 	bl	8006120 <HAL_UART_Transmit>
 80014d2:	e014      	b.n	80014fe <main+0x3ce>
//					HAL_UART_Transmit(&debugPort, (uint8_t *) &txString, StringLength, 100);
//				}
			}
			else
			{
			  StringLength=sprintf(txString,"\r\n\n %d - Preparation for Decompression - Failed\r\n",res);
 80014d4:	f241 4343 	movw	r3, #5187	; 0x1443
 80014d8:	443b      	add	r3, r7
 80014da:	781b      	ldrb	r3, [r3, #0]
 80014dc:	461a      	mov	r2, r3
 80014de:	491f      	ldr	r1, [pc, #124]	; (800155c <main+0x42c>)
 80014e0:	4816      	ldr	r0, [pc, #88]	; (800153c <main+0x40c>)
 80014e2:	f00c fe9d 	bl	800e220 <siprintf>
 80014e6:	4603      	mov	r3, r0
 80014e8:	b2da      	uxtb	r2, r3
 80014ea:	4b15      	ldr	r3, [pc, #84]	; (8001540 <main+0x410>)
 80014ec:	701a      	strb	r2, [r3, #0]
			  HAL_UART_Transmit(&debugPort, (uint8_t *) &txString, StringLength, 100);
 80014ee:	4b14      	ldr	r3, [pc, #80]	; (8001540 <main+0x410>)
 80014f0:	781b      	ldrb	r3, [r3, #0]
 80014f2:	b29a      	uxth	r2, r3
 80014f4:	2364      	movs	r3, #100	; 0x64
 80014f6:	4911      	ldr	r1, [pc, #68]	; (800153c <main+0x40c>)
 80014f8:	480d      	ldr	r0, [pc, #52]	; (8001530 <main+0x400>)
 80014fa:	f004 fe11 	bl	8006120 <HAL_UART_Transmit>
			}
			HAL_Delay(1000);
 80014fe:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001502:	f001 fbf7 	bl	8002cf4 <HAL_Delay>


    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
			free(work);
 8001506:	f241 434c 	movw	r3, #5196	; 0x144c
 800150a:	443b      	add	r3, r7
 800150c:	6818      	ldr	r0, [r3, #0]
 800150e:	f00c f8c1 	bl	800d694 <free>
			free(devid.fbuf);
 8001512:	f507 539e 	add.w	r3, r7, #5056	; 0x13c0
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	4618      	mov	r0, r3
 800151a:	f00c f8bb 	bl	800d694 <free>
  {
 800151e:	e697      	b.n	8001250 <main+0x120>
 8001520:	200014c4 	.word	0x200014c4
 8001524:	2000f7e8 	.word	0x2000f7e8
 8001528:	200014c8 	.word	0x200014c8
 800152c:	08010904 	.word	0x08010904
 8001530:	2000f880 	.word	0x2000f880
 8001534:	20001432 	.word	0x20001432
 8001538:	08010924 	.word	0x08010924
 800153c:	20001400 	.word	0x20001400
 8001540:	200013fc 	.word	0x200013fc
 8001544:	08010948 	.word	0x08010948
 8001548:	080010a1 	.word	0x080010a1
 800154c:	0801094c 	.word	0x0801094c
 8001550:	20001434 	.word	0x20001434
 8001554:	20001438 	.word	0x20001438
 8001558:	08010998 	.word	0x08010998
 800155c:	080109c8 	.word	0x080109c8

08001560 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b094      	sub	sp, #80	; 0x50
 8001564:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001566:	f107 031c 	add.w	r3, r7, #28
 800156a:	2234      	movs	r2, #52	; 0x34
 800156c:	2100      	movs	r1, #0
 800156e:	4618      	mov	r0, r3
 8001570:	f00c f8a6 	bl	800d6c0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001574:	f107 0308 	add.w	r3, r7, #8
 8001578:	2200      	movs	r2, #0
 800157a:	601a      	str	r2, [r3, #0]
 800157c:	605a      	str	r2, [r3, #4]
 800157e:	609a      	str	r2, [r3, #8]
 8001580:	60da      	str	r2, [r3, #12]
 8001582:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001584:	4b2b      	ldr	r3, [pc, #172]	; (8001634 <SystemClock_Config+0xd4>)
 8001586:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001588:	4a2a      	ldr	r2, [pc, #168]	; (8001634 <SystemClock_Config+0xd4>)
 800158a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800158e:	6413      	str	r3, [r2, #64]	; 0x40
 8001590:	4b28      	ldr	r3, [pc, #160]	; (8001634 <SystemClock_Config+0xd4>)
 8001592:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001594:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001598:	607b      	str	r3, [r7, #4]
 800159a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800159c:	4b26      	ldr	r3, [pc, #152]	; (8001638 <SystemClock_Config+0xd8>)
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	4a25      	ldr	r2, [pc, #148]	; (8001638 <SystemClock_Config+0xd8>)
 80015a2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80015a6:	6013      	str	r3, [r2, #0]
 80015a8:	4b23      	ldr	r3, [pc, #140]	; (8001638 <SystemClock_Config+0xd8>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80015b0:	603b      	str	r3, [r7, #0]
 80015b2:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80015b4:	2302      	movs	r3, #2
 80015b6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80015b8:	2301      	movs	r3, #1
 80015ba:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80015bc:	2310      	movs	r3, #16
 80015be:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80015c0:	2302      	movs	r3, #2
 80015c2:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80015c4:	2300      	movs	r3, #0
 80015c6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 80015c8:	2308      	movs	r3, #8
 80015ca:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 216;
 80015cc:	23d8      	movs	r3, #216	; 0xd8
 80015ce:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80015d0:	2302      	movs	r3, #2
 80015d2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80015d4:	2302      	movs	r3, #2
 80015d6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80015d8:	2302      	movs	r3, #2
 80015da:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015dc:	f107 031c 	add.w	r3, r7, #28
 80015e0:	4618      	mov	r0, r3
 80015e2:	f002 fbfb 	bl	8003ddc <HAL_RCC_OscConfig>
 80015e6:	4603      	mov	r3, r0
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d001      	beq.n	80015f0 <SystemClock_Config+0x90>
  {
    Error_Handler();
 80015ec:	f000 f9c6 	bl	800197c <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80015f0:	f002 fae2 	bl	8003bb8 <HAL_PWREx_EnableOverDrive>
 80015f4:	4603      	mov	r3, r0
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d001      	beq.n	80015fe <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80015fa:	f000 f9bf 	bl	800197c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015fe:	230f      	movs	r3, #15
 8001600:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001602:	2302      	movs	r3, #2
 8001604:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001606:	2300      	movs	r3, #0
 8001608:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800160a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800160e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001610:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001614:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8001616:	f107 0308 	add.w	r3, r7, #8
 800161a:	2107      	movs	r1, #7
 800161c:	4618      	mov	r0, r3
 800161e:	f002 fe8b 	bl	8004338 <HAL_RCC_ClockConfig>
 8001622:	4603      	mov	r3, r0
 8001624:	2b00      	cmp	r3, #0
 8001626:	d001      	beq.n	800162c <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8001628:	f000 f9a8 	bl	800197c <Error_Handler>
  }
}
 800162c:	bf00      	nop
 800162e:	3750      	adds	r7, #80	; 0x50
 8001630:	46bd      	mov	sp, r7
 8001632:	bd80      	pop	{r7, pc}
 8001634:	40023800 	.word	0x40023800
 8001638:	40007000 	.word	0x40007000

0800163c <ai_init_ICU>:

/* USER CODE BEGIN 4 */

void ai_init_ICU(void)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b09c      	sub	sp, #112	; 0x70
 8001640:	af00      	add	r7, sp, #0
	char buf[50];
	int buf_len = 0;
 8001642:	2300      	movs	r3, #0
 8001644:	66fb      	str	r3, [r7, #108]	; 0x6c
	ai_error ai_err_ICU;


	// Create instance of neural network
	ai_err_ICU = ai_network_create(&icu_tflite, AI_NETWORK_DATA_CONFIG);
 8001646:	2100      	movs	r1, #0
 8001648:	4840      	ldr	r0, [pc, #256]	; (800174c <ai_init_ICU+0x110>)
 800164a:	f005 ff57 	bl	80074fc <ai_network_create>
 800164e:	4603      	mov	r3, r0
 8001650:	637b      	str	r3, [r7, #52]	; 0x34
	if (ai_err_ICU.type != AI_ERROR_NONE)
 8001652:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8001656:	2b00      	cmp	r3, #0
 8001658:	d014      	beq.n	8001684 <ai_init_ICU+0x48>
	{
	  buf_len = sprintf(buf, "E: AI ai_network_create error - type=%d code=%d\r\n", ai_err_ICU.type, ai_err_ICU.code);
 800165a:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800165e:	461a      	mov	r2, r3
 8001660:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001662:	f3c3 2317 	ubfx	r3, r3, #8, #24
 8001666:	f107 0038 	add.w	r0, r7, #56	; 0x38
 800166a:	4939      	ldr	r1, [pc, #228]	; (8001750 <ai_init_ICU+0x114>)
 800166c:	f00c fdd8 	bl	800e220 <siprintf>
 8001670:	66f8      	str	r0, [r7, #108]	; 0x6c
	  HAL_UART_Transmit(&debugPort, (uint8_t *) &buf, buf_len, 100);
 8001672:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001674:	b29a      	uxth	r2, r3
 8001676:	f107 0138 	add.w	r1, r7, #56	; 0x38
 800167a:	2364      	movs	r3, #100	; 0x64
 800167c:	4835      	ldr	r0, [pc, #212]	; (8001754 <ai_init_ICU+0x118>)
 800167e:	f004 fd4f 	bl	8006120 <HAL_UART_Transmit>
	  while(1);
 8001682:	e7fe      	b.n	8001682 <ai_init_ICU+0x46>
	}
	else
	{
		    buf_len = sprintf(buf, "NN instance created! \r\n");
 8001684:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001688:	4933      	ldr	r1, [pc, #204]	; (8001758 <ai_init_ICU+0x11c>)
 800168a:	4618      	mov	r0, r3
 800168c:	f00c fdc8 	bl	800e220 <siprintf>
 8001690:	66f8      	str	r0, [r7, #108]	; 0x6c
		    HAL_UART_Transmit(&debugPort, (uint8_t *) &buf, buf_len, 100);
 8001692:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001694:	b29a      	uxth	r2, r3
 8001696:	f107 0138 	add.w	r1, r7, #56	; 0x38
 800169a:	2364      	movs	r3, #100	; 0x64
 800169c:	482d      	ldr	r0, [pc, #180]	; (8001754 <ai_init_ICU+0x118>)
 800169e:	f004 fd3f 	bl	8006120 <HAL_UART_Transmit>
	}

	// Set working memory and get weights/biases from model
	//	  ai_network_params ai_params_ICU = AI_NETWORK_PARAMS_INIT(AI_NETWORK_DATA_WEIGHTS(ai_network_data_weights_get()), AI_NETWORK_DATA_ACTIVATIONS(activations_ICU));
	ai_network_params ai_params_ICU = {
 80016a2:	4b2e      	ldr	r3, [pc, #184]	; (800175c <ai_init_ICU+0x120>)
 80016a4:	607b      	str	r3, [r7, #4]
 80016a6:	2301      	movs	r3, #1
 80016a8:	813b      	strh	r3, [r7, #8]
 80016aa:	2301      	movs	r3, #1
 80016ac:	817b      	strh	r3, [r7, #10]
 80016ae:	2301      	movs	r3, #1
 80016b0:	81bb      	strh	r3, [r7, #12]
 80016b2:	2380      	movs	r3, #128	; 0x80
 80016b4:	613b      	str	r3, [r7, #16]
			  AI_NETWORK_DATA_WEIGHTS(ai_network_data_weights_get()),
 80016b6:	f005 ff77 	bl	80075a8 <ai_network_data_weights_get>
 80016ba:	4603      	mov	r3, r0
	ai_network_params ai_params_ICU = {
 80016bc:	617b      	str	r3, [r7, #20]
 80016be:	2300      	movs	r3, #0
 80016c0:	61bb      	str	r3, [r7, #24]
 80016c2:	4b27      	ldr	r3, [pc, #156]	; (8001760 <ai_init_ICU+0x124>)
 80016c4:	61fb      	str	r3, [r7, #28]
 80016c6:	2301      	movs	r3, #1
 80016c8:	843b      	strh	r3, [r7, #32]
 80016ca:	2301      	movs	r3, #1
 80016cc:	847b      	strh	r3, [r7, #34]	; 0x22
 80016ce:	2301      	movs	r3, #1
 80016d0:	84bb      	strh	r3, [r7, #36]	; 0x24
 80016d2:	f24e 139c 	movw	r3, #57756	; 0xe19c
 80016d6:	62bb      	str	r3, [r7, #40]	; 0x28
 80016d8:	4b22      	ldr	r3, [pc, #136]	; (8001764 <ai_init_ICU+0x128>)
 80016da:	62fb      	str	r3, [r7, #44]	; 0x2c
 80016dc:	2300      	movs	r3, #0
 80016de:	633b      	str	r3, [r7, #48]	; 0x30
			  AI_NETWORK_DATA_ACTIVATIONS(activations_ICU)
	};


	// Initialize neural network
	if (!ai_network_init(icu_tflite, &ai_params_ICU))
 80016e0:	4b1a      	ldr	r3, [pc, #104]	; (800174c <ai_init_ICU+0x110>)
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	1d3a      	adds	r2, r7, #4
 80016e6:	4611      	mov	r1, r2
 80016e8:	4618      	mov	r0, r3
 80016ea:	f005 ff1d 	bl	8007528 <ai_network_init>
 80016ee:	4603      	mov	r3, r0
 80016f0:	f083 0301 	eor.w	r3, r3, #1
 80016f4:	b2db      	uxtb	r3, r3
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d014      	beq.n	8001724 <ai_init_ICU+0xe8>
	{
	  buf_len = sprintf(buf, "E: AI ai_network_init error - type=%d code=%d\r\n", ai_err_ICU.type, ai_err_ICU.code);
 80016fa:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80016fe:	461a      	mov	r2, r3
 8001700:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001702:	f3c3 2317 	ubfx	r3, r3, #8, #24
 8001706:	f107 0038 	add.w	r0, r7, #56	; 0x38
 800170a:	4917      	ldr	r1, [pc, #92]	; (8001768 <ai_init_ICU+0x12c>)
 800170c:	f00c fd88 	bl	800e220 <siprintf>
 8001710:	66f8      	str	r0, [r7, #108]	; 0x6c
	  HAL_UART_Transmit(&debugPort, (uint8_t *) &buf, buf_len, 100);
 8001712:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001714:	b29a      	uxth	r2, r3
 8001716:	f107 0138 	add.w	r1, r7, #56	; 0x38
 800171a:	2364      	movs	r3, #100	; 0x64
 800171c:	480d      	ldr	r0, [pc, #52]	; (8001754 <ai_init_ICU+0x118>)
 800171e:	f004 fcff 	bl	8006120 <HAL_UART_Transmit>
	  while(1);
 8001722:	e7fe      	b.n	8001722 <ai_init_ICU+0xe6>
	}
	else
	{
		    buf_len = sprintf(buf, "NN initialized\r\n");
 8001724:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001728:	4910      	ldr	r1, [pc, #64]	; (800176c <ai_init_ICU+0x130>)
 800172a:	4618      	mov	r0, r3
 800172c:	f00c fd78 	bl	800e220 <siprintf>
 8001730:	66f8      	str	r0, [r7, #108]	; 0x6c
		    HAL_UART_Transmit(&debugPort, (uint8_t *) &buf, buf_len, 100);
 8001732:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001734:	b29a      	uxth	r2, r3
 8001736:	f107 0138 	add.w	r1, r7, #56	; 0x38
 800173a:	2364      	movs	r3, #100	; 0x64
 800173c:	4805      	ldr	r0, [pc, #20]	; (8001754 <ai_init_ICU+0x118>)
 800173e:	f004 fcef 	bl	8006120 <HAL_UART_Transmit>
	}

}
 8001742:	bf00      	nop
 8001744:	3770      	adds	r7, #112	; 0x70
 8001746:	46bd      	mov	sp, r7
 8001748:	bd80      	pop	{r7, pc}
 800174a:	bf00      	nop
 800174c:	200014cc 	.word	0x200014cc
 8001750:	080109fc 	.word	0x080109fc
 8001754:	2000f880 	.word	0x2000f880
 8001758:	08010a30 	.word	0x08010a30
 800175c:	40040440 	.word	0x40040440
 8001760:	00040440 	.word	0x00040440
 8001764:	200014d0 	.word	0x200014d0
 8001768:	08010a48 	.word	0x08010a48
 800176c:	08010a78 	.word	0x08010a78

08001770 <ai_init_sine_model>:

void ai_init_sine_model(void)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	b09c      	sub	sp, #112	; 0x70
 8001774:	af00      	add	r7, sp, #0
	char buf[50];
	int buf_len = 0;
 8001776:	2300      	movs	r3, #0
 8001778:	66fb      	str	r3, [r7, #108]	; 0x6c
	ai_error ai_err;

	// Create instance of neural network
	ai_err = ai_sine_model_create(&sine_model, AI_SINE_MODEL_DATA_CONFIG);
 800177a:	2100      	movs	r1, #0
 800177c:	4840      	ldr	r0, [pc, #256]	; (8001880 <ai_init_sine_model+0x110>)
 800177e:	f005 ffd5 	bl	800772c <ai_sine_model_create>
 8001782:	4603      	mov	r3, r0
 8001784:	637b      	str	r3, [r7, #52]	; 0x34
	if (ai_err.type != AI_ERROR_NONE)
 8001786:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800178a:	2b00      	cmp	r3, #0
 800178c:	d014      	beq.n	80017b8 <ai_init_sine_model+0x48>
	{
	  buf_len = sprintf(buf, "E: AI ai_network_create error - type=%d code=%d\r\n", ai_err.type, ai_err.code);
 800178e:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8001792:	461a      	mov	r2, r3
 8001794:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001796:	f3c3 2317 	ubfx	r3, r3, #8, #24
 800179a:	f107 0038 	add.w	r0, r7, #56	; 0x38
 800179e:	4939      	ldr	r1, [pc, #228]	; (8001884 <ai_init_sine_model+0x114>)
 80017a0:	f00c fd3e 	bl	800e220 <siprintf>
 80017a4:	66f8      	str	r0, [r7, #108]	; 0x6c
	  HAL_UART_Transmit(&debugPort, (uint8_t *)buf, buf_len, 100);
 80017a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80017a8:	b29a      	uxth	r2, r3
 80017aa:	f107 0138 	add.w	r1, r7, #56	; 0x38
 80017ae:	2364      	movs	r3, #100	; 0x64
 80017b0:	4835      	ldr	r0, [pc, #212]	; (8001888 <ai_init_sine_model+0x118>)
 80017b2:	f004 fcb5 	bl	8006120 <HAL_UART_Transmit>
	  while(1);
 80017b6:	e7fe      	b.n	80017b6 <ai_init_sine_model+0x46>
	}
	else
	{
		    buf_len = sprintf(buf, "NN instance created! \r\n");
 80017b8:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80017bc:	4933      	ldr	r1, [pc, #204]	; (800188c <ai_init_sine_model+0x11c>)
 80017be:	4618      	mov	r0, r3
 80017c0:	f00c fd2e 	bl	800e220 <siprintf>
 80017c4:	66f8      	str	r0, [r7, #108]	; 0x6c
		    HAL_UART_Transmit(&debugPort, (uint8_t *) &buf, buf_len, 100);
 80017c6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80017c8:	b29a      	uxth	r2, r3
 80017ca:	f107 0138 	add.w	r1, r7, #56	; 0x38
 80017ce:	2364      	movs	r3, #100	; 0x64
 80017d0:	482d      	ldr	r0, [pc, #180]	; (8001888 <ai_init_sine_model+0x118>)
 80017d2:	f004 fca5 	bl	8006120 <HAL_UART_Transmit>
	}

	// Set working memory and get weights/biases from model
	ai_network_params ai_params = {
 80017d6:	4b2e      	ldr	r3, [pc, #184]	; (8001890 <ai_init_sine_model+0x120>)
 80017d8:	607b      	str	r3, [r7, #4]
 80017da:	2301      	movs	r3, #1
 80017dc:	813b      	strh	r3, [r7, #8]
 80017de:	2301      	movs	r3, #1
 80017e0:	817b      	strh	r3, [r7, #10]
 80017e2:	2301      	movs	r3, #1
 80017e4:	81bb      	strh	r3, [r7, #12]
 80017e6:	f240 5304 	movw	r3, #1284	; 0x504
 80017ea:	613b      	str	r3, [r7, #16]
	  AI_SINE_MODEL_DATA_WEIGHTS(ai_sine_model_data_weights_get()),
 80017ec:	f006 f804 	bl	80077f8 <ai_sine_model_data_weights_get>
 80017f0:	4603      	mov	r3, r0
	ai_network_params ai_params = {
 80017f2:	617b      	str	r3, [r7, #20]
 80017f4:	2300      	movs	r3, #0
 80017f6:	61bb      	str	r3, [r7, #24]
 80017f8:	4b26      	ldr	r3, [pc, #152]	; (8001894 <ai_init_sine_model+0x124>)
 80017fa:	61fb      	str	r3, [r7, #28]
 80017fc:	2301      	movs	r3, #1
 80017fe:	843b      	strh	r3, [r7, #32]
 8001800:	2301      	movs	r3, #1
 8001802:	847b      	strh	r3, [r7, #34]	; 0x22
 8001804:	2301      	movs	r3, #1
 8001806:	84bb      	strh	r3, [r7, #36]	; 0x24
 8001808:	2380      	movs	r3, #128	; 0x80
 800180a:	62bb      	str	r3, [r7, #40]	; 0x28
 800180c:	4b22      	ldr	r3, [pc, #136]	; (8001898 <ai_init_sine_model+0x128>)
 800180e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001810:	2300      	movs	r3, #0
 8001812:	633b      	str	r3, [r7, #48]	; 0x30
	  AI_SINE_MODEL_DATA_ACTIVATIONS(activations)
	};

	// Initialize neural network
	if (!ai_sine_model_init(sine_model, &ai_params))
 8001814:	4b1a      	ldr	r3, [pc, #104]	; (8001880 <ai_init_sine_model+0x110>)
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	1d3a      	adds	r2, r7, #4
 800181a:	4611      	mov	r1, r2
 800181c:	4618      	mov	r0, r3
 800181e:	f005 ff9b 	bl	8007758 <ai_sine_model_init>
 8001822:	4603      	mov	r3, r0
 8001824:	f083 0301 	eor.w	r3, r3, #1
 8001828:	b2db      	uxtb	r3, r3
 800182a:	2b00      	cmp	r3, #0
 800182c:	d014      	beq.n	8001858 <ai_init_sine_model+0xe8>
	{
	  buf_len = sprintf(buf, "E: AI ai_network_init error - type=%d code=%d\r\n", ai_err.type, ai_err.code);
 800182e:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8001832:	461a      	mov	r2, r3
 8001834:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001836:	f3c3 2317 	ubfx	r3, r3, #8, #24
 800183a:	f107 0038 	add.w	r0, r7, #56	; 0x38
 800183e:	4917      	ldr	r1, [pc, #92]	; (800189c <ai_init_sine_model+0x12c>)
 8001840:	f00c fcee 	bl	800e220 <siprintf>
 8001844:	66f8      	str	r0, [r7, #108]	; 0x6c
	  HAL_UART_Transmit(&debugPort, (uint8_t *)buf, buf_len, 100);
 8001846:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001848:	b29a      	uxth	r2, r3
 800184a:	f107 0138 	add.w	r1, r7, #56	; 0x38
 800184e:	2364      	movs	r3, #100	; 0x64
 8001850:	480d      	ldr	r0, [pc, #52]	; (8001888 <ai_init_sine_model+0x118>)
 8001852:	f004 fc65 	bl	8006120 <HAL_UART_Transmit>
	  while(1);
 8001856:	e7fe      	b.n	8001856 <ai_init_sine_model+0xe6>
	}
	else
	{
		    buf_len = sprintf(buf, "NN initialized\r\n");
 8001858:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800185c:	4910      	ldr	r1, [pc, #64]	; (80018a0 <ai_init_sine_model+0x130>)
 800185e:	4618      	mov	r0, r3
 8001860:	f00c fcde 	bl	800e220 <siprintf>
 8001864:	66f8      	str	r0, [r7, #108]	; 0x6c
		    HAL_UART_Transmit(&debugPort, (uint8_t *) &buf, buf_len, 100);
 8001866:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001868:	b29a      	uxth	r2, r3
 800186a:	f107 0138 	add.w	r1, r7, #56	; 0x38
 800186e:	2364      	movs	r3, #100	; 0x64
 8001870:	4805      	ldr	r0, [pc, #20]	; (8001888 <ai_init_sine_model+0x118>)
 8001872:	f004 fc55 	bl	8006120 <HAL_UART_Transmit>
	}
}
 8001876:	bf00      	nop
 8001878:	3770      	adds	r7, #112	; 0x70
 800187a:	46bd      	mov	sp, r7
 800187c:	bd80      	pop	{r7, pc}
 800187e:	bf00      	nop
 8001880:	20001440 	.word	0x20001440
 8001884:	080109fc 	.word	0x080109fc
 8001888:	2000f880 	.word	0x2000f880
 800188c:	08010a30 	.word	0x08010a30
 8001890:	40040440 	.word	0x40040440
 8001894:	00040440 	.word	0x00040440
 8001898:	20001444 	.word	0x20001444
 800189c:	08010a48 	.word	0x08010a48
 80018a0:	08010a78 	.word	0x08010a78

080018a4 <ai_run_sine_model>:


int ai_run_sine_model(const void *image, void *out_data)
{
 80018a4:	b5b0      	push	{r4, r5, r7, lr}
 80018a6:	b09e      	sub	sp, #120	; 0x78
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]
 80018ac:	6039      	str	r1, [r7, #0]
	char buf[50];
	int buf_len = 0;
 80018ae:	2300      	movs	r3, #0
 80018b0:	677b      	str	r3, [r7, #116]	; 0x74
	ai_i32 n_batch;
	ai_error ai_err;

	// Initialize wrapper structs that hold pointers to data and info about the
	// data (tensor height, width, channels)
	ai_buffer ai_input[AI_SINE_MODEL_IN_NUM] = AI_SINE_MODEL_IN;
 80018b2:	4b2c      	ldr	r3, [pc, #176]	; (8001964 <ai_run_sine_model+0xc0>)
 80018b4:	f107 0420 	add.w	r4, r7, #32
 80018b8:	461d      	mov	r5, r3
 80018ba:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80018bc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80018be:	e895 0003 	ldmia.w	r5, {r0, r1}
 80018c2:	e884 0003 	stmia.w	r4, {r0, r1}
	ai_buffer ai_output[AI_SINE_MODEL_OUT_NUM] = AI_SINE_MODEL_OUT;
 80018c6:	4b27      	ldr	r3, [pc, #156]	; (8001964 <ai_run_sine_model+0xc0>)
 80018c8:	f107 0408 	add.w	r4, r7, #8
 80018cc:	461d      	mov	r5, r3
 80018ce:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80018d0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80018d2:	e895 0003 	ldmia.w	r5, {r0, r1}
 80018d6:	e884 0003 	stmia.w	r4, {r0, r1}

	// Set pointers wrapper structs to our data buffers
	ai_input[0].n_batches = 1;
 80018da:	2301      	movs	r3, #1
 80018dc:	84bb      	strh	r3, [r7, #36]	; 0x24
	ai_input[0].data = AI_HANDLE_PTR(in_data);
 80018de:	4b22      	ldr	r3, [pc, #136]	; (8001968 <ai_run_sine_model+0xc4>)
 80018e0:	633b      	str	r3, [r7, #48]	; 0x30
	ai_output[0].n_batches = 1;
 80018e2:	2301      	movs	r3, #1
 80018e4:	81bb      	strh	r3, [r7, #12]
	ai_output[0].data = AI_HANDLE_PTR(out_data);
 80018e6:	683b      	ldr	r3, [r7, #0]
 80018e8:	61bb      	str	r3, [r7, #24]

	// Perform inference
	n_batch = ai_sine_model_run(sine_model, &ai_input[0], &ai_output[0]);
 80018ea:	4b20      	ldr	r3, [pc, #128]	; (800196c <ai_run_sine_model+0xc8>)
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	f107 0208 	add.w	r2, r7, #8
 80018f2:	f107 0120 	add.w	r1, r7, #32
 80018f6:	4618      	mov	r0, r3
 80018f8:	f005 ff6d 	bl	80077d6 <ai_sine_model_run>
 80018fc:	6738      	str	r0, [r7, #112]	; 0x70


	if (n_batch != 1)
 80018fe:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001900:	2b01      	cmp	r3, #1
 8001902:	d01b      	beq.n	800193c <ai_run_sine_model+0x98>
	{
		ai_err = ai_network_get_error(sine_model);
 8001904:	4b19      	ldr	r3, [pc, #100]	; (800196c <ai_run_sine_model+0xc8>)
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	4618      	mov	r0, r3
 800190a:	f005 fdeb 	bl	80074e4 <ai_network_get_error>
 800190e:	4603      	mov	r3, r0
 8001910:	63bb      	str	r3, [r7, #56]	; 0x38
		buf_len = sprintf(buf, "E: AI ai_network_run error - type=%d code=%d\r\n", ai_err.type, ai_err.code);
 8001912:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8001916:	461a      	mov	r2, r3
 8001918:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800191a:	f3c3 2317 	ubfx	r3, r3, #8, #24
 800191e:	f107 003c 	add.w	r0, r7, #60	; 0x3c
 8001922:	4913      	ldr	r1, [pc, #76]	; (8001970 <ai_run_sine_model+0xcc>)
 8001924:	f00c fc7c 	bl	800e220 <siprintf>
 8001928:	6778      	str	r0, [r7, #116]	; 0x74
		HAL_UART_Transmit(&debugPort, (uint8_t *) &buf, buf_len, 100);
 800192a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800192c:	b29a      	uxth	r2, r3
 800192e:	f107 013c 	add.w	r1, r7, #60	; 0x3c
 8001932:	2364      	movs	r3, #100	; 0x64
 8001934:	480f      	ldr	r0, [pc, #60]	; (8001974 <ai_run_sine_model+0xd0>)
 8001936:	f004 fbf3 	bl	8006120 <HAL_UART_Transmit>
 800193a:	e00e      	b.n	800195a <ai_run_sine_model+0xb6>
	}
	else
	{
		buf_len = sprintf(buf, "\r\nRunning ICU tflite done!\r\n");
 800193c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001940:	490d      	ldr	r1, [pc, #52]	; (8001978 <ai_run_sine_model+0xd4>)
 8001942:	4618      	mov	r0, r3
 8001944:	f00c fc6c 	bl	800e220 <siprintf>
 8001948:	6778      	str	r0, [r7, #116]	; 0x74
		HAL_UART_Transmit(&debugPort, (uint8_t *) &buf, buf_len, 100);
 800194a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800194c:	b29a      	uxth	r2, r3
 800194e:	f107 013c 	add.w	r1, r7, #60	; 0x3c
 8001952:	2364      	movs	r3, #100	; 0x64
 8001954:	4807      	ldr	r0, [pc, #28]	; (8001974 <ai_run_sine_model+0xd0>)
 8001956:	f004 fbe3 	bl	8006120 <HAL_UART_Transmit>
	}
}
 800195a:	bf00      	nop
 800195c:	4618      	mov	r0, r3
 800195e:	3778      	adds	r7, #120	; 0x78
 8001960:	46bd      	mov	sp, r7
 8001962:	bdb0      	pop	{r4, r5, r7, pc}
 8001964:	08010adc 	.word	0x08010adc
 8001968:	200014c4 	.word	0x200014c4
 800196c:	20001440 	.word	0x20001440
 8001970:	08010a8c 	.word	0x08010a8c
 8001974:	2000f880 	.word	0x2000f880
 8001978:	08010abc 	.word	0x08010abc

0800197c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800197c:	b480      	push	{r7}
 800197e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001980:	b672      	cpsid	i
}
 8001982:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001984:	e7fe      	b.n	8001984 <Error_Handler+0x8>
	...

08001988 <MX_QUADSPI_Init>:

QSPI_HandleTypeDef hqspi;

/* QUADSPI init function */
void MX_QUADSPI_Init(void)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	af00      	add	r7, sp, #0
  /* USER CODE END QUADSPI_Init 0 */

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  hqspi.Instance = QUADSPI;
 800198c:	4b12      	ldr	r3, [pc, #72]	; (80019d8 <MX_QUADSPI_Init+0x50>)
 800198e:	4a13      	ldr	r2, [pc, #76]	; (80019dc <MX_QUADSPI_Init+0x54>)
 8001990:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 255;
 8001992:	4b11      	ldr	r3, [pc, #68]	; (80019d8 <MX_QUADSPI_Init+0x50>)
 8001994:	22ff      	movs	r2, #255	; 0xff
 8001996:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 1;
 8001998:	4b0f      	ldr	r3, [pc, #60]	; (80019d8 <MX_QUADSPI_Init+0x50>)
 800199a:	2201      	movs	r2, #1
 800199c:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 800199e:	4b0e      	ldr	r3, [pc, #56]	; (80019d8 <MX_QUADSPI_Init+0x50>)
 80019a0:	2200      	movs	r2, #0
 80019a2:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 1;
 80019a4:	4b0c      	ldr	r3, [pc, #48]	; (80019d8 <MX_QUADSPI_Init+0x50>)
 80019a6:	2201      	movs	r2, #1
 80019a8:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 80019aa:	4b0b      	ldr	r3, [pc, #44]	; (80019d8 <MX_QUADSPI_Init+0x50>)
 80019ac:	2200      	movs	r2, #0
 80019ae:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 80019b0:	4b09      	ldr	r3, [pc, #36]	; (80019d8 <MX_QUADSPI_Init+0x50>)
 80019b2:	2200      	movs	r2, #0
 80019b4:	619a      	str	r2, [r3, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 80019b6:	4b08      	ldr	r3, [pc, #32]	; (80019d8 <MX_QUADSPI_Init+0x50>)
 80019b8:	2200      	movs	r2, #0
 80019ba:	61da      	str	r2, [r3, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 80019bc:	4b06      	ldr	r3, [pc, #24]	; (80019d8 <MX_QUADSPI_Init+0x50>)
 80019be:	2200      	movs	r2, #0
 80019c0:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 80019c2:	4805      	ldr	r0, [pc, #20]	; (80019d8 <MX_QUADSPI_Init+0x50>)
 80019c4:	f002 f948 	bl	8003c58 <HAL_QSPI_Init>
 80019c8:	4603      	mov	r3, r0
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d001      	beq.n	80019d2 <MX_QUADSPI_Init+0x4a>
  {
    Error_Handler();
 80019ce:	f7ff ffd5 	bl	800197c <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 80019d2:	bf00      	nop
 80019d4:	bd80      	pop	{r7, pc}
 80019d6:	bf00      	nop
 80019d8:	2000f66c 	.word	0x2000f66c
 80019dc:	a0001000 	.word	0xa0001000

080019e0 <HAL_QSPI_MspInit>:

void HAL_QSPI_MspInit(QSPI_HandleTypeDef* qspiHandle)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b08a      	sub	sp, #40	; 0x28
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019e8:	f107 0314 	add.w	r3, r7, #20
 80019ec:	2200      	movs	r2, #0
 80019ee:	601a      	str	r2, [r3, #0]
 80019f0:	605a      	str	r2, [r3, #4]
 80019f2:	609a      	str	r2, [r3, #8]
 80019f4:	60da      	str	r2, [r3, #12]
 80019f6:	611a      	str	r2, [r3, #16]
  if(qspiHandle->Instance==QUADSPI)
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	4a35      	ldr	r2, [pc, #212]	; (8001ad4 <HAL_QSPI_MspInit+0xf4>)
 80019fe:	4293      	cmp	r3, r2
 8001a00:	d164      	bne.n	8001acc <HAL_QSPI_MspInit+0xec>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* QUADSPI clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8001a02:	4b35      	ldr	r3, [pc, #212]	; (8001ad8 <HAL_QSPI_MspInit+0xf8>)
 8001a04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a06:	4a34      	ldr	r2, [pc, #208]	; (8001ad8 <HAL_QSPI_MspInit+0xf8>)
 8001a08:	f043 0302 	orr.w	r3, r3, #2
 8001a0c:	6393      	str	r3, [r2, #56]	; 0x38
 8001a0e:	4b32      	ldr	r3, [pc, #200]	; (8001ad8 <HAL_QSPI_MspInit+0xf8>)
 8001a10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a12:	f003 0302 	and.w	r3, r3, #2
 8001a16:	613b      	str	r3, [r7, #16]
 8001a18:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001a1a:	4b2f      	ldr	r3, [pc, #188]	; (8001ad8 <HAL_QSPI_MspInit+0xf8>)
 8001a1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a1e:	4a2e      	ldr	r2, [pc, #184]	; (8001ad8 <HAL_QSPI_MspInit+0xf8>)
 8001a20:	f043 0320 	orr.w	r3, r3, #32
 8001a24:	6313      	str	r3, [r2, #48]	; 0x30
 8001a26:	4b2c      	ldr	r3, [pc, #176]	; (8001ad8 <HAL_QSPI_MspInit+0xf8>)
 8001a28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a2a:	f003 0320 	and.w	r3, r3, #32
 8001a2e:	60fb      	str	r3, [r7, #12]
 8001a30:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a32:	4b29      	ldr	r3, [pc, #164]	; (8001ad8 <HAL_QSPI_MspInit+0xf8>)
 8001a34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a36:	4a28      	ldr	r2, [pc, #160]	; (8001ad8 <HAL_QSPI_MspInit+0xf8>)
 8001a38:	f043 0302 	orr.w	r3, r3, #2
 8001a3c:	6313      	str	r3, [r2, #48]	; 0x30
 8001a3e:	4b26      	ldr	r3, [pc, #152]	; (8001ad8 <HAL_QSPI_MspInit+0xf8>)
 8001a40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a42:	f003 0302 	and.w	r3, r3, #2
 8001a46:	60bb      	str	r3, [r7, #8]
 8001a48:	68bb      	ldr	r3, [r7, #8]
    PF8     ------> QUADSPI_BK1_IO0
    PF9     ------> QUADSPI_BK1_IO1
    PB2     ------> QUADSPI_CLK
    PB6     ------> QUADSPI_BK1_NCS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001a4a:	23c0      	movs	r3, #192	; 0xc0
 8001a4c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a4e:	2302      	movs	r3, #2
 8001a50:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a52:	2300      	movs	r3, #0
 8001a54:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a56:	2303      	movs	r3, #3
 8001a58:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8001a5a:	2309      	movs	r3, #9
 8001a5c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001a5e:	f107 0314 	add.w	r3, r7, #20
 8001a62:	4619      	mov	r1, r3
 8001a64:	481d      	ldr	r0, [pc, #116]	; (8001adc <HAL_QSPI_MspInit+0xfc>)
 8001a66:	f001 fee1 	bl	800382c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001a6a:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001a6e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a70:	2302      	movs	r3, #2
 8001a72:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a74:	2300      	movs	r3, #0
 8001a76:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a78:	2303      	movs	r3, #3
 8001a7a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8001a7c:	230a      	movs	r3, #10
 8001a7e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001a80:	f107 0314 	add.w	r3, r7, #20
 8001a84:	4619      	mov	r1, r3
 8001a86:	4815      	ldr	r0, [pc, #84]	; (8001adc <HAL_QSPI_MspInit+0xfc>)
 8001a88:	f001 fed0 	bl	800382c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001a8c:	2304      	movs	r3, #4
 8001a8e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a90:	2302      	movs	r3, #2
 8001a92:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a94:	2300      	movs	r3, #0
 8001a96:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a98:	2303      	movs	r3, #3
 8001a9a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8001a9c:	2309      	movs	r3, #9
 8001a9e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001aa0:	f107 0314 	add.w	r3, r7, #20
 8001aa4:	4619      	mov	r1, r3
 8001aa6:	480e      	ldr	r0, [pc, #56]	; (8001ae0 <HAL_QSPI_MspInit+0x100>)
 8001aa8:	f001 fec0 	bl	800382c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001aac:	2340      	movs	r3, #64	; 0x40
 8001aae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ab0:	2302      	movs	r3, #2
 8001ab2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ab8:	2303      	movs	r3, #3
 8001aba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8001abc:	230a      	movs	r3, #10
 8001abe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ac0:	f107 0314 	add.w	r3, r7, #20
 8001ac4:	4619      	mov	r1, r3
 8001ac6:	4806      	ldr	r0, [pc, #24]	; (8001ae0 <HAL_QSPI_MspInit+0x100>)
 8001ac8:	f001 feb0 	bl	800382c <HAL_GPIO_Init>

  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }
}
 8001acc:	bf00      	nop
 8001ace:	3728      	adds	r7, #40	; 0x28
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	bd80      	pop	{r7, pc}
 8001ad4:	a0001000 	.word	0xa0001000
 8001ad8:	40023800 	.word	0x40023800
 8001adc:	40021400 	.word	0x40021400
 8001ae0:	40020400 	.word	0x40020400

08001ae4 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi3;
SPI_HandleTypeDef hspi4;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001ae8:	4b1b      	ldr	r3, [pc, #108]	; (8001b58 <MX_SPI1_Init+0x74>)
 8001aea:	4a1c      	ldr	r2, [pc, #112]	; (8001b5c <MX_SPI1_Init+0x78>)
 8001aec:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001aee:	4b1a      	ldr	r3, [pc, #104]	; (8001b58 <MX_SPI1_Init+0x74>)
 8001af0:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001af4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001af6:	4b18      	ldr	r3, [pc, #96]	; (8001b58 <MX_SPI1_Init+0x74>)
 8001af8:	2200      	movs	r2, #0
 8001afa:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001afc:	4b16      	ldr	r3, [pc, #88]	; (8001b58 <MX_SPI1_Init+0x74>)
 8001afe:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001b02:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001b04:	4b14      	ldr	r3, [pc, #80]	; (8001b58 <MX_SPI1_Init+0x74>)
 8001b06:	2200      	movs	r2, #0
 8001b08:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001b0a:	4b13      	ldr	r3, [pc, #76]	; (8001b58 <MX_SPI1_Init+0x74>)
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001b10:	4b11      	ldr	r3, [pc, #68]	; (8001b58 <MX_SPI1_Init+0x74>)
 8001b12:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001b16:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001b18:	4b0f      	ldr	r3, [pc, #60]	; (8001b58 <MX_SPI1_Init+0x74>)
 8001b1a:	2210      	movs	r2, #16
 8001b1c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001b1e:	4b0e      	ldr	r3, [pc, #56]	; (8001b58 <MX_SPI1_Init+0x74>)
 8001b20:	2200      	movs	r2, #0
 8001b22:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001b24:	4b0c      	ldr	r3, [pc, #48]	; (8001b58 <MX_SPI1_Init+0x74>)
 8001b26:	2200      	movs	r2, #0
 8001b28:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001b2a:	4b0b      	ldr	r3, [pc, #44]	; (8001b58 <MX_SPI1_Init+0x74>)
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001b30:	4b09      	ldr	r3, [pc, #36]	; (8001b58 <MX_SPI1_Init+0x74>)
 8001b32:	2207      	movs	r2, #7
 8001b34:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001b36:	4b08      	ldr	r3, [pc, #32]	; (8001b58 <MX_SPI1_Init+0x74>)
 8001b38:	2200      	movs	r2, #0
 8001b3a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001b3c:	4b06      	ldr	r3, [pc, #24]	; (8001b58 <MX_SPI1_Init+0x74>)
 8001b3e:	2208      	movs	r2, #8
 8001b40:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001b42:	4805      	ldr	r0, [pc, #20]	; (8001b58 <MX_SPI1_Init+0x74>)
 8001b44:	f003 fa46 	bl	8004fd4 <HAL_SPI_Init>
 8001b48:	4603      	mov	r3, r0
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d001      	beq.n	8001b52 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001b4e:	f7ff ff15 	bl	800197c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001b52:	bf00      	nop
 8001b54:	bd80      	pop	{r7, pc}
 8001b56:	bf00      	nop
 8001b58:	2000f6b8 	.word	0x2000f6b8
 8001b5c:	40013000 	.word	0x40013000

08001b60 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8001b64:	4b18      	ldr	r3, [pc, #96]	; (8001bc8 <MX_SPI3_Init+0x68>)
 8001b66:	4a19      	ldr	r2, [pc, #100]	; (8001bcc <MX_SPI3_Init+0x6c>)
 8001b68:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_SLAVE;
 8001b6a:	4b17      	ldr	r3, [pc, #92]	; (8001bc8 <MX_SPI3_Init+0x68>)
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001b70:	4b15      	ldr	r3, [pc, #84]	; (8001bc8 <MX_SPI3_Init+0x68>)
 8001b72:	2200      	movs	r2, #0
 8001b74:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 8001b76:	4b14      	ldr	r3, [pc, #80]	; (8001bc8 <MX_SPI3_Init+0x68>)
 8001b78:	f44f 7240 	mov.w	r2, #768	; 0x300
 8001b7c:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001b7e:	4b12      	ldr	r3, [pc, #72]	; (8001bc8 <MX_SPI3_Init+0x68>)
 8001b80:	2200      	movs	r2, #0
 8001b82:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001b84:	4b10      	ldr	r3, [pc, #64]	; (8001bc8 <MX_SPI3_Init+0x68>)
 8001b86:	2200      	movs	r2, #0
 8001b88:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_HARD_INPUT;
 8001b8a:	4b0f      	ldr	r3, [pc, #60]	; (8001bc8 <MX_SPI3_Init+0x68>)
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	619a      	str	r2, [r3, #24]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001b90:	4b0d      	ldr	r3, [pc, #52]	; (8001bc8 <MX_SPI3_Init+0x68>)
 8001b92:	2200      	movs	r2, #0
 8001b94:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001b96:	4b0c      	ldr	r3, [pc, #48]	; (8001bc8 <MX_SPI3_Init+0x68>)
 8001b98:	2200      	movs	r2, #0
 8001b9a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001b9c:	4b0a      	ldr	r3, [pc, #40]	; (8001bc8 <MX_SPI3_Init+0x68>)
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8001ba2:	4b09      	ldr	r3, [pc, #36]	; (8001bc8 <MX_SPI3_Init+0x68>)
 8001ba4:	2207      	movs	r2, #7
 8001ba6:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001ba8:	4b07      	ldr	r3, [pc, #28]	; (8001bc8 <MX_SPI3_Init+0x68>)
 8001baa:	2200      	movs	r2, #0
 8001bac:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001bae:	4b06      	ldr	r3, [pc, #24]	; (8001bc8 <MX_SPI3_Init+0x68>)
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001bb4:	4804      	ldr	r0, [pc, #16]	; (8001bc8 <MX_SPI3_Init+0x68>)
 8001bb6:	f003 fa0d 	bl	8004fd4 <HAL_SPI_Init>
 8001bba:	4603      	mov	r3, r0
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d001      	beq.n	8001bc4 <MX_SPI3_Init+0x64>
  {
    Error_Handler();
 8001bc0:	f7ff fedc 	bl	800197c <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001bc4:	bf00      	nop
 8001bc6:	bd80      	pop	{r7, pc}
 8001bc8:	2000f71c 	.word	0x2000f71c
 8001bcc:	40003c00 	.word	0x40003c00

08001bd0 <MX_SPI4_Init>:
/* SPI4 init function */
void MX_SPI4_Init(void)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI4_Init 0 */

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  hspi4.Instance = SPI4;
 8001bd4:	4b1b      	ldr	r3, [pc, #108]	; (8001c44 <MX_SPI4_Init+0x74>)
 8001bd6:	4a1c      	ldr	r2, [pc, #112]	; (8001c48 <MX_SPI4_Init+0x78>)
 8001bd8:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8001bda:	4b1a      	ldr	r3, [pc, #104]	; (8001c44 <MX_SPI4_Init+0x74>)
 8001bdc:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001be0:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 8001be2:	4b18      	ldr	r3, [pc, #96]	; (8001c44 <MX_SPI4_Init+0x74>)
 8001be4:	2200      	movs	r2, #0
 8001be6:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8001be8:	4b16      	ldr	r3, [pc, #88]	; (8001c44 <MX_SPI4_Init+0x74>)
 8001bea:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001bee:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001bf0:	4b14      	ldr	r3, [pc, #80]	; (8001c44 <MX_SPI4_Init+0x74>)
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001bf6:	4b13      	ldr	r3, [pc, #76]	; (8001c44 <MX_SPI4_Init+0x74>)
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8001bfc:	4b11      	ldr	r3, [pc, #68]	; (8001c44 <MX_SPI4_Init+0x74>)
 8001bfe:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001c02:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8001c04:	4b0f      	ldr	r3, [pc, #60]	; (8001c44 <MX_SPI4_Init+0x74>)
 8001c06:	2228      	movs	r2, #40	; 0x28
 8001c08:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001c0a:	4b0e      	ldr	r3, [pc, #56]	; (8001c44 <MX_SPI4_Init+0x74>)
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8001c10:	4b0c      	ldr	r3, [pc, #48]	; (8001c44 <MX_SPI4_Init+0x74>)
 8001c12:	2200      	movs	r2, #0
 8001c14:	625a      	str	r2, [r3, #36]	; 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001c16:	4b0b      	ldr	r3, [pc, #44]	; (8001c44 <MX_SPI4_Init+0x74>)
 8001c18:	2200      	movs	r2, #0
 8001c1a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi4.Init.CRCPolynomial = 7;
 8001c1c:	4b09      	ldr	r3, [pc, #36]	; (8001c44 <MX_SPI4_Init+0x74>)
 8001c1e:	2207      	movs	r2, #7
 8001c20:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi4.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001c22:	4b08      	ldr	r3, [pc, #32]	; (8001c44 <MX_SPI4_Init+0x74>)
 8001c24:	2200      	movs	r2, #0
 8001c26:	631a      	str	r2, [r3, #48]	; 0x30
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001c28:	4b06      	ldr	r3, [pc, #24]	; (8001c44 <MX_SPI4_Init+0x74>)
 8001c2a:	2208      	movs	r2, #8
 8001c2c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8001c2e:	4805      	ldr	r0, [pc, #20]	; (8001c44 <MX_SPI4_Init+0x74>)
 8001c30:	f003 f9d0 	bl	8004fd4 <HAL_SPI_Init>
 8001c34:	4603      	mov	r3, r0
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d001      	beq.n	8001c3e <MX_SPI4_Init+0x6e>
  {
    Error_Handler();
 8001c3a:	f7ff fe9f 	bl	800197c <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 8001c3e:	bf00      	nop
 8001c40:	bd80      	pop	{r7, pc}
 8001c42:	bf00      	nop
 8001c44:	2000f780 	.word	0x2000f780
 8001c48:	40013400 	.word	0x40013400

08001c4c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b08e      	sub	sp, #56	; 0x38
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c54:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c58:	2200      	movs	r2, #0
 8001c5a:	601a      	str	r2, [r3, #0]
 8001c5c:	605a      	str	r2, [r3, #4]
 8001c5e:	609a      	str	r2, [r3, #8]
 8001c60:	60da      	str	r2, [r3, #12]
 8001c62:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	4a54      	ldr	r2, [pc, #336]	; (8001dbc <HAL_SPI_MspInit+0x170>)
 8001c6a:	4293      	cmp	r3, r2
 8001c6c:	d128      	bne.n	8001cc0 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001c6e:	4b54      	ldr	r3, [pc, #336]	; (8001dc0 <HAL_SPI_MspInit+0x174>)
 8001c70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c72:	4a53      	ldr	r2, [pc, #332]	; (8001dc0 <HAL_SPI_MspInit+0x174>)
 8001c74:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001c78:	6453      	str	r3, [r2, #68]	; 0x44
 8001c7a:	4b51      	ldr	r3, [pc, #324]	; (8001dc0 <HAL_SPI_MspInit+0x174>)
 8001c7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c7e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001c82:	623b      	str	r3, [r7, #32]
 8001c84:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c86:	4b4e      	ldr	r3, [pc, #312]	; (8001dc0 <HAL_SPI_MspInit+0x174>)
 8001c88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c8a:	4a4d      	ldr	r2, [pc, #308]	; (8001dc0 <HAL_SPI_MspInit+0x174>)
 8001c8c:	f043 0301 	orr.w	r3, r3, #1
 8001c90:	6313      	str	r3, [r2, #48]	; 0x30
 8001c92:	4b4b      	ldr	r3, [pc, #300]	; (8001dc0 <HAL_SPI_MspInit+0x174>)
 8001c94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c96:	f003 0301 	and.w	r3, r3, #1
 8001c9a:	61fb      	str	r3, [r7, #28]
 8001c9c:	69fb      	ldr	r3, [r7, #28]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001c9e:	23e0      	movs	r3, #224	; 0xe0
 8001ca0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ca2:	2302      	movs	r3, #2
 8001ca4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001caa:	2303      	movs	r3, #3
 8001cac:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001cae:	2305      	movs	r3, #5
 8001cb0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cb2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001cb6:	4619      	mov	r1, r3
 8001cb8:	4842      	ldr	r0, [pc, #264]	; (8001dc4 <HAL_SPI_MspInit+0x178>)
 8001cba:	f001 fdb7 	bl	800382c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }
}
 8001cbe:	e078      	b.n	8001db2 <HAL_SPI_MspInit+0x166>
  else if(spiHandle->Instance==SPI3)
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	4a40      	ldr	r2, [pc, #256]	; (8001dc8 <HAL_SPI_MspInit+0x17c>)
 8001cc6:	4293      	cmp	r3, r2
 8001cc8:	d146      	bne.n	8001d58 <HAL_SPI_MspInit+0x10c>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001cca:	4b3d      	ldr	r3, [pc, #244]	; (8001dc0 <HAL_SPI_MspInit+0x174>)
 8001ccc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cce:	4a3c      	ldr	r2, [pc, #240]	; (8001dc0 <HAL_SPI_MspInit+0x174>)
 8001cd0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001cd4:	6413      	str	r3, [r2, #64]	; 0x40
 8001cd6:	4b3a      	ldr	r3, [pc, #232]	; (8001dc0 <HAL_SPI_MspInit+0x174>)
 8001cd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cda:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001cde:	61bb      	str	r3, [r7, #24]
 8001ce0:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ce2:	4b37      	ldr	r3, [pc, #220]	; (8001dc0 <HAL_SPI_MspInit+0x174>)
 8001ce4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ce6:	4a36      	ldr	r2, [pc, #216]	; (8001dc0 <HAL_SPI_MspInit+0x174>)
 8001ce8:	f043 0301 	orr.w	r3, r3, #1
 8001cec:	6313      	str	r3, [r2, #48]	; 0x30
 8001cee:	4b34      	ldr	r3, [pc, #208]	; (8001dc0 <HAL_SPI_MspInit+0x174>)
 8001cf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cf2:	f003 0301 	and.w	r3, r3, #1
 8001cf6:	617b      	str	r3, [r7, #20]
 8001cf8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001cfa:	4b31      	ldr	r3, [pc, #196]	; (8001dc0 <HAL_SPI_MspInit+0x174>)
 8001cfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cfe:	4a30      	ldr	r2, [pc, #192]	; (8001dc0 <HAL_SPI_MspInit+0x174>)
 8001d00:	f043 0304 	orr.w	r3, r3, #4
 8001d04:	6313      	str	r3, [r2, #48]	; 0x30
 8001d06:	4b2e      	ldr	r3, [pc, #184]	; (8001dc0 <HAL_SPI_MspInit+0x174>)
 8001d08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d0a:	f003 0304 	and.w	r3, r3, #4
 8001d0e:	613b      	str	r3, [r7, #16]
 8001d10:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001d12:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001d16:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d18:	2302      	movs	r3, #2
 8001d1a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d20:	2303      	movs	r3, #3
 8001d22:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001d24:	2306      	movs	r3, #6
 8001d26:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d28:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d2c:	4619      	mov	r1, r3
 8001d2e:	4825      	ldr	r0, [pc, #148]	; (8001dc4 <HAL_SPI_MspInit+0x178>)
 8001d30:	f001 fd7c 	bl	800382c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8001d34:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001d38:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d3a:	2302      	movs	r3, #2
 8001d3c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d3e:	2300      	movs	r3, #0
 8001d40:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d42:	2303      	movs	r3, #3
 8001d44:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001d46:	2306      	movs	r3, #6
 8001d48:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d4a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d4e:	4619      	mov	r1, r3
 8001d50:	481e      	ldr	r0, [pc, #120]	; (8001dcc <HAL_SPI_MspInit+0x180>)
 8001d52:	f001 fd6b 	bl	800382c <HAL_GPIO_Init>
}
 8001d56:	e02c      	b.n	8001db2 <HAL_SPI_MspInit+0x166>
  else if(spiHandle->Instance==SPI4)
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	4a1c      	ldr	r2, [pc, #112]	; (8001dd0 <HAL_SPI_MspInit+0x184>)
 8001d5e:	4293      	cmp	r3, r2
 8001d60:	d127      	bne.n	8001db2 <HAL_SPI_MspInit+0x166>
    __HAL_RCC_SPI4_CLK_ENABLE();
 8001d62:	4b17      	ldr	r3, [pc, #92]	; (8001dc0 <HAL_SPI_MspInit+0x174>)
 8001d64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d66:	4a16      	ldr	r2, [pc, #88]	; (8001dc0 <HAL_SPI_MspInit+0x174>)
 8001d68:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001d6c:	6453      	str	r3, [r2, #68]	; 0x44
 8001d6e:	4b14      	ldr	r3, [pc, #80]	; (8001dc0 <HAL_SPI_MspInit+0x174>)
 8001d70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d72:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001d76:	60fb      	str	r3, [r7, #12]
 8001d78:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001d7a:	4b11      	ldr	r3, [pc, #68]	; (8001dc0 <HAL_SPI_MspInit+0x174>)
 8001d7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d7e:	4a10      	ldr	r2, [pc, #64]	; (8001dc0 <HAL_SPI_MspInit+0x174>)
 8001d80:	f043 0310 	orr.w	r3, r3, #16
 8001d84:	6313      	str	r3, [r2, #48]	; 0x30
 8001d86:	4b0e      	ldr	r3, [pc, #56]	; (8001dc0 <HAL_SPI_MspInit+0x174>)
 8001d88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d8a:	f003 0310 	and.w	r3, r3, #16
 8001d8e:	60bb      	str	r3, [r7, #8]
 8001d90:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6;
 8001d92:	2364      	movs	r3, #100	; 0x64
 8001d94:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d96:	2302      	movs	r3, #2
 8001d98:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d9e:	2303      	movs	r3, #3
 8001da0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8001da2:	2305      	movs	r3, #5
 8001da4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001da6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001daa:	4619      	mov	r1, r3
 8001dac:	4809      	ldr	r0, [pc, #36]	; (8001dd4 <HAL_SPI_MspInit+0x188>)
 8001dae:	f001 fd3d 	bl	800382c <HAL_GPIO_Init>
}
 8001db2:	bf00      	nop
 8001db4:	3738      	adds	r7, #56	; 0x38
 8001db6:	46bd      	mov	sp, r7
 8001db8:	bd80      	pop	{r7, pc}
 8001dba:	bf00      	nop
 8001dbc:	40013000 	.word	0x40013000
 8001dc0:	40023800 	.word	0x40023800
 8001dc4:	40020000 	.word	0x40020000
 8001dc8:	40003c00 	.word	0x40003c00
 8001dcc:	40020800 	.word	0x40020800
 8001dd0:	40013400 	.word	0x40013400
 8001dd4:	40021000 	.word	0x40021000

08001dd8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	b083      	sub	sp, #12
 8001ddc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001dde:	4b0f      	ldr	r3, [pc, #60]	; (8001e1c <HAL_MspInit+0x44>)
 8001de0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001de2:	4a0e      	ldr	r2, [pc, #56]	; (8001e1c <HAL_MspInit+0x44>)
 8001de4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001de8:	6413      	str	r3, [r2, #64]	; 0x40
 8001dea:	4b0c      	ldr	r3, [pc, #48]	; (8001e1c <HAL_MspInit+0x44>)
 8001dec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001df2:	607b      	str	r3, [r7, #4]
 8001df4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001df6:	4b09      	ldr	r3, [pc, #36]	; (8001e1c <HAL_MspInit+0x44>)
 8001df8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dfa:	4a08      	ldr	r2, [pc, #32]	; (8001e1c <HAL_MspInit+0x44>)
 8001dfc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e00:	6453      	str	r3, [r2, #68]	; 0x44
 8001e02:	4b06      	ldr	r3, [pc, #24]	; (8001e1c <HAL_MspInit+0x44>)
 8001e04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e06:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e0a:	603b      	str	r3, [r7, #0]
 8001e0c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e0e:	bf00      	nop
 8001e10:	370c      	adds	r7, #12
 8001e12:	46bd      	mov	sp, r7
 8001e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e18:	4770      	bx	lr
 8001e1a:	bf00      	nop
 8001e1c:	40023800 	.word	0x40023800

08001e20 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e20:	b480      	push	{r7}
 8001e22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001e24:	e7fe      	b.n	8001e24 <NMI_Handler+0x4>

08001e26 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e26:	b480      	push	{r7}
 8001e28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e2a:	e7fe      	b.n	8001e2a <HardFault_Handler+0x4>

08001e2c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e2c:	b480      	push	{r7}
 8001e2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e30:	e7fe      	b.n	8001e30 <MemManage_Handler+0x4>

08001e32 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e32:	b480      	push	{r7}
 8001e34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e36:	e7fe      	b.n	8001e36 <BusFault_Handler+0x4>

08001e38 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e38:	b480      	push	{r7}
 8001e3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e3c:	e7fe      	b.n	8001e3c <UsageFault_Handler+0x4>

08001e3e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e3e:	b480      	push	{r7}
 8001e40:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e42:	bf00      	nop
 8001e44:	46bd      	mov	sp, r7
 8001e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4a:	4770      	bx	lr

08001e4c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e50:	bf00      	nop
 8001e52:	46bd      	mov	sp, r7
 8001e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e58:	4770      	bx	lr

08001e5a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e5a:	b480      	push	{r7}
 8001e5c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e5e:	bf00      	nop
 8001e60:	46bd      	mov	sp, r7
 8001e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e66:	4770      	bx	lr

08001e68 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e6c:	f000 ff22 	bl	8002cb4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e70:	bf00      	nop
 8001e72:	bd80      	pop	{r7, pc}

08001e74 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001e78:	4802      	ldr	r0, [pc, #8]	; (8001e84 <USART1_IRQHandler+0x10>)
 8001e7a:	f004 fa99 	bl	80063b0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001e7e:	bf00      	nop
 8001e80:	bd80      	pop	{r7, pc}
 8001e82:	bf00      	nop
 8001e84:	2000f880 	.word	0x2000f880

08001e88 <DMA2_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA2 stream5 global interrupt.
  */
void DMA2_Stream5_IRQHandler(void)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream5_IRQn 0 */

  /* USER CODE END DMA2_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001e8c:	4802      	ldr	r0, [pc, #8]	; (8001e98 <DMA2_Stream5_IRQHandler+0x10>)
 8001e8e:	f001 fa91 	bl	80033b4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream5_IRQn 1 */

  /* USER CODE END DMA2_Stream5_IRQn 1 */
}
 8001e92:	bf00      	nop
 8001e94:	bd80      	pop	{r7, pc}
 8001e96:	bf00      	nop
 8001e98:	2000f990 	.word	0x2000f990

08001e9c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	af00      	add	r7, sp, #0
	return 1;
 8001ea0:	2301      	movs	r3, #1
}
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	46bd      	mov	sp, r7
 8001ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eaa:	4770      	bx	lr

08001eac <_kill>:

int _kill(int pid, int sig)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b082      	sub	sp, #8
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
 8001eb4:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001eb6:	f00b fbbb 	bl	800d630 <__errno>
 8001eba:	4603      	mov	r3, r0
 8001ebc:	2216      	movs	r2, #22
 8001ebe:	601a      	str	r2, [r3, #0]
	return -1;
 8001ec0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	3708      	adds	r7, #8
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bd80      	pop	{r7, pc}

08001ecc <_exit>:

void _exit (int status)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b082      	sub	sp, #8
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001ed4:	f04f 31ff 	mov.w	r1, #4294967295
 8001ed8:	6878      	ldr	r0, [r7, #4]
 8001eda:	f7ff ffe7 	bl	8001eac <_kill>
	while (1) {}		/* Make sure we hang here */
 8001ede:	e7fe      	b.n	8001ede <_exit+0x12>

08001ee0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b086      	sub	sp, #24
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	60f8      	str	r0, [r7, #12]
 8001ee8:	60b9      	str	r1, [r7, #8]
 8001eea:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001eec:	2300      	movs	r3, #0
 8001eee:	617b      	str	r3, [r7, #20]
 8001ef0:	e00a      	b.n	8001f08 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001ef2:	f7ff f8b7 	bl	8001064 <__io_getchar>
 8001ef6:	4601      	mov	r1, r0
 8001ef8:	68bb      	ldr	r3, [r7, #8]
 8001efa:	1c5a      	adds	r2, r3, #1
 8001efc:	60ba      	str	r2, [r7, #8]
 8001efe:	b2ca      	uxtb	r2, r1
 8001f00:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f02:	697b      	ldr	r3, [r7, #20]
 8001f04:	3301      	adds	r3, #1
 8001f06:	617b      	str	r3, [r7, #20]
 8001f08:	697a      	ldr	r2, [r7, #20]
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	429a      	cmp	r2, r3
 8001f0e:	dbf0      	blt.n	8001ef2 <_read+0x12>
	}

return len;
 8001f10:	687b      	ldr	r3, [r7, #4]
}
 8001f12:	4618      	mov	r0, r3
 8001f14:	3718      	adds	r7, #24
 8001f16:	46bd      	mov	sp, r7
 8001f18:	bd80      	pop	{r7, pc}

08001f1a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001f1a:	b580      	push	{r7, lr}
 8001f1c:	b086      	sub	sp, #24
 8001f1e:	af00      	add	r7, sp, #0
 8001f20:	60f8      	str	r0, [r7, #12]
 8001f22:	60b9      	str	r1, [r7, #8]
 8001f24:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f26:	2300      	movs	r3, #0
 8001f28:	617b      	str	r3, [r7, #20]
 8001f2a:	e009      	b.n	8001f40 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001f2c:	68bb      	ldr	r3, [r7, #8]
 8001f2e:	1c5a      	adds	r2, r3, #1
 8001f30:	60ba      	str	r2, [r7, #8]
 8001f32:	781b      	ldrb	r3, [r3, #0]
 8001f34:	4618      	mov	r0, r3
 8001f36:	f7ff f883 	bl	8001040 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f3a:	697b      	ldr	r3, [r7, #20]
 8001f3c:	3301      	adds	r3, #1
 8001f3e:	617b      	str	r3, [r7, #20]
 8001f40:	697a      	ldr	r2, [r7, #20]
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	429a      	cmp	r2, r3
 8001f46:	dbf1      	blt.n	8001f2c <_write+0x12>
	}
	return len;
 8001f48:	687b      	ldr	r3, [r7, #4]
}
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	3718      	adds	r7, #24
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	bd80      	pop	{r7, pc}

08001f52 <_close>:

int _close(int file)
{
 8001f52:	b480      	push	{r7}
 8001f54:	b083      	sub	sp, #12
 8001f56:	af00      	add	r7, sp, #0
 8001f58:	6078      	str	r0, [r7, #4]
	return -1;
 8001f5a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f5e:	4618      	mov	r0, r3
 8001f60:	370c      	adds	r7, #12
 8001f62:	46bd      	mov	sp, r7
 8001f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f68:	4770      	bx	lr

08001f6a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001f6a:	b480      	push	{r7}
 8001f6c:	b083      	sub	sp, #12
 8001f6e:	af00      	add	r7, sp, #0
 8001f70:	6078      	str	r0, [r7, #4]
 8001f72:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001f74:	683b      	ldr	r3, [r7, #0]
 8001f76:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001f7a:	605a      	str	r2, [r3, #4]
	return 0;
 8001f7c:	2300      	movs	r3, #0
}
 8001f7e:	4618      	mov	r0, r3
 8001f80:	370c      	adds	r7, #12
 8001f82:	46bd      	mov	sp, r7
 8001f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f88:	4770      	bx	lr

08001f8a <_isatty>:

int _isatty(int file)
{
 8001f8a:	b480      	push	{r7}
 8001f8c:	b083      	sub	sp, #12
 8001f8e:	af00      	add	r7, sp, #0
 8001f90:	6078      	str	r0, [r7, #4]
	return 1;
 8001f92:	2301      	movs	r3, #1
}
 8001f94:	4618      	mov	r0, r3
 8001f96:	370c      	adds	r7, #12
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9e:	4770      	bx	lr

08001fa0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	b085      	sub	sp, #20
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	60f8      	str	r0, [r7, #12]
 8001fa8:	60b9      	str	r1, [r7, #8]
 8001faa:	607a      	str	r2, [r7, #4]
	return 0;
 8001fac:	2300      	movs	r3, #0
}
 8001fae:	4618      	mov	r0, r3
 8001fb0:	3714      	adds	r7, #20
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb8:	4770      	bx	lr
	...

08001fbc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b086      	sub	sp, #24
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001fc4:	4a14      	ldr	r2, [pc, #80]	; (8002018 <_sbrk+0x5c>)
 8001fc6:	4b15      	ldr	r3, [pc, #84]	; (800201c <_sbrk+0x60>)
 8001fc8:	1ad3      	subs	r3, r2, r3
 8001fca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001fcc:	697b      	ldr	r3, [r7, #20]
 8001fce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001fd0:	4b13      	ldr	r3, [pc, #76]	; (8002020 <_sbrk+0x64>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d102      	bne.n	8001fde <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001fd8:	4b11      	ldr	r3, [pc, #68]	; (8002020 <_sbrk+0x64>)
 8001fda:	4a12      	ldr	r2, [pc, #72]	; (8002024 <_sbrk+0x68>)
 8001fdc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001fde:	4b10      	ldr	r3, [pc, #64]	; (8002020 <_sbrk+0x64>)
 8001fe0:	681a      	ldr	r2, [r3, #0]
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	4413      	add	r3, r2
 8001fe6:	693a      	ldr	r2, [r7, #16]
 8001fe8:	429a      	cmp	r2, r3
 8001fea:	d207      	bcs.n	8001ffc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001fec:	f00b fb20 	bl	800d630 <__errno>
 8001ff0:	4603      	mov	r3, r0
 8001ff2:	220c      	movs	r2, #12
 8001ff4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001ff6:	f04f 33ff 	mov.w	r3, #4294967295
 8001ffa:	e009      	b.n	8002010 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ffc:	4b08      	ldr	r3, [pc, #32]	; (8002020 <_sbrk+0x64>)
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002002:	4b07      	ldr	r3, [pc, #28]	; (8002020 <_sbrk+0x64>)
 8002004:	681a      	ldr	r2, [r3, #0]
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	4413      	add	r3, r2
 800200a:	4a05      	ldr	r2, [pc, #20]	; (8002020 <_sbrk+0x64>)
 800200c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800200e:	68fb      	ldr	r3, [r7, #12]
}
 8002010:	4618      	mov	r0, r3
 8002012:	3718      	adds	r7, #24
 8002014:	46bd      	mov	sp, r7
 8002016:	bd80      	pop	{r7, pc}
 8002018:	20080000 	.word	0x20080000
 800201c:	00000800 	.word	0x00000800
 8002020:	2000f7e4 	.word	0x2000f7e4
 8002024:	2000fb18 	.word	0x2000fb18

08002028 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002028:	b480      	push	{r7}
 800202a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800202c:	4b06      	ldr	r3, [pc, #24]	; (8002048 <SystemInit+0x20>)
 800202e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002032:	4a05      	ldr	r2, [pc, #20]	; (8002048 <SystemInit+0x20>)
 8002034:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002038:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800203c:	bf00      	nop
 800203e:	46bd      	mov	sp, r7
 8002040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002044:	4770      	bx	lr
 8002046:	bf00      	nop
 8002048:	e000ed00 	.word	0xe000ed00

0800204c <MX_TIM13_Init>:
TIM_HandleTypeDef htim13;
TIM_HandleTypeDef htim14;

/* TIM13 init function */
void MX_TIM13_Init(void)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM13_Init 0 */

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8002050:	4b0e      	ldr	r3, [pc, #56]	; (800208c <MX_TIM13_Init+0x40>)
 8002052:	4a0f      	ldr	r2, [pc, #60]	; (8002090 <MX_TIM13_Init+0x44>)
 8002054:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 79;
 8002056:	4b0d      	ldr	r3, [pc, #52]	; (800208c <MX_TIM13_Init+0x40>)
 8002058:	224f      	movs	r2, #79	; 0x4f
 800205a:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 800205c:	4b0b      	ldr	r3, [pc, #44]	; (800208c <MX_TIM13_Init+0x40>)
 800205e:	2200      	movs	r2, #0
 8002060:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 65535;
 8002062:	4b0a      	ldr	r3, [pc, #40]	; (800208c <MX_TIM13_Init+0x40>)
 8002064:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002068:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800206a:	4b08      	ldr	r3, [pc, #32]	; (800208c <MX_TIM13_Init+0x40>)
 800206c:	2200      	movs	r2, #0
 800206e:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002070:	4b06      	ldr	r3, [pc, #24]	; (800208c <MX_TIM13_Init+0x40>)
 8002072:	2200      	movs	r2, #0
 8002074:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8002076:	4805      	ldr	r0, [pc, #20]	; (800208c <MX_TIM13_Init+0x40>)
 8002078:	f003 ff0c 	bl	8005e94 <HAL_TIM_Base_Init>
 800207c:	4603      	mov	r3, r0
 800207e:	2b00      	cmp	r3, #0
 8002080:	d001      	beq.n	8002086 <MX_TIM13_Init+0x3a>
  {
    Error_Handler();
 8002082:	f7ff fc7b 	bl	800197c <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */

}
 8002086:	bf00      	nop
 8002088:	bd80      	pop	{r7, pc}
 800208a:	bf00      	nop
 800208c:	2000f7e8 	.word	0x2000f7e8
 8002090:	40001c00 	.word	0x40001c00

08002094 <MX_TIM14_Init>:
/* TIM14 init function */
void MX_TIM14_Init(void)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8002098:	4b0e      	ldr	r3, [pc, #56]	; (80020d4 <MX_TIM14_Init+0x40>)
 800209a:	4a0f      	ldr	r2, [pc, #60]	; (80020d8 <MX_TIM14_Init+0x44>)
 800209c:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 79;
 800209e:	4b0d      	ldr	r3, [pc, #52]	; (80020d4 <MX_TIM14_Init+0x40>)
 80020a0:	224f      	movs	r2, #79	; 0x4f
 80020a2:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020a4:	4b0b      	ldr	r3, [pc, #44]	; (80020d4 <MX_TIM14_Init+0x40>)
 80020a6:	2200      	movs	r2, #0
 80020a8:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 65535;
 80020aa:	4b0a      	ldr	r3, [pc, #40]	; (80020d4 <MX_TIM14_Init+0x40>)
 80020ac:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80020b0:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020b2:	4b08      	ldr	r3, [pc, #32]	; (80020d4 <MX_TIM14_Init+0x40>)
 80020b4:	2200      	movs	r2, #0
 80020b6:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020b8:	4b06      	ldr	r3, [pc, #24]	; (80020d4 <MX_TIM14_Init+0x40>)
 80020ba:	2200      	movs	r2, #0
 80020bc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 80020be:	4805      	ldr	r0, [pc, #20]	; (80020d4 <MX_TIM14_Init+0x40>)
 80020c0:	f003 fee8 	bl	8005e94 <HAL_TIM_Base_Init>
 80020c4:	4603      	mov	r3, r0
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d001      	beq.n	80020ce <MX_TIM14_Init+0x3a>
  {
    Error_Handler();
 80020ca:	f7ff fc57 	bl	800197c <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 80020ce:	bf00      	nop
 80020d0:	bd80      	pop	{r7, pc}
 80020d2:	bf00      	nop
 80020d4:	2000f834 	.word	0x2000f834
 80020d8:	40002000 	.word	0x40002000

080020dc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80020dc:	b480      	push	{r7}
 80020de:	b085      	sub	sp, #20
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM13)
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	4a13      	ldr	r2, [pc, #76]	; (8002138 <HAL_TIM_Base_MspInit+0x5c>)
 80020ea:	4293      	cmp	r3, r2
 80020ec:	d10c      	bne.n	8002108 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM13_MspInit 0 */

  /* USER CODE END TIM13_MspInit 0 */
    /* TIM13 clock enable */
    __HAL_RCC_TIM13_CLK_ENABLE();
 80020ee:	4b13      	ldr	r3, [pc, #76]	; (800213c <HAL_TIM_Base_MspInit+0x60>)
 80020f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020f2:	4a12      	ldr	r2, [pc, #72]	; (800213c <HAL_TIM_Base_MspInit+0x60>)
 80020f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80020f8:	6413      	str	r3, [r2, #64]	; 0x40
 80020fa:	4b10      	ldr	r3, [pc, #64]	; (800213c <HAL_TIM_Base_MspInit+0x60>)
 80020fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002102:	60fb      	str	r3, [r7, #12]
 8002104:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM14_CLK_ENABLE();
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }
}
 8002106:	e010      	b.n	800212a <HAL_TIM_Base_MspInit+0x4e>
  else if(tim_baseHandle->Instance==TIM14)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	4a0c      	ldr	r2, [pc, #48]	; (8002140 <HAL_TIM_Base_MspInit+0x64>)
 800210e:	4293      	cmp	r3, r2
 8002110:	d10b      	bne.n	800212a <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM14_CLK_ENABLE();
 8002112:	4b0a      	ldr	r3, [pc, #40]	; (800213c <HAL_TIM_Base_MspInit+0x60>)
 8002114:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002116:	4a09      	ldr	r2, [pc, #36]	; (800213c <HAL_TIM_Base_MspInit+0x60>)
 8002118:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800211c:	6413      	str	r3, [r2, #64]	; 0x40
 800211e:	4b07      	ldr	r3, [pc, #28]	; (800213c <HAL_TIM_Base_MspInit+0x60>)
 8002120:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002122:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002126:	60bb      	str	r3, [r7, #8]
 8002128:	68bb      	ldr	r3, [r7, #8]
}
 800212a:	bf00      	nop
 800212c:	3714      	adds	r7, #20
 800212e:	46bd      	mov	sp, r7
 8002130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002134:	4770      	bx	lr
 8002136:	bf00      	nop
 8002138:	40001c00 	.word	0x40001c00
 800213c:	40023800 	.word	0x40023800
 8002140:	40002000 	.word	0x40002000

08002144 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002148:	4b14      	ldr	r3, [pc, #80]	; (800219c <MX_USART1_UART_Init+0x58>)
 800214a:	4a15      	ldr	r2, [pc, #84]	; (80021a0 <MX_USART1_UART_Init+0x5c>)
 800214c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800214e:	4b13      	ldr	r3, [pc, #76]	; (800219c <MX_USART1_UART_Init+0x58>)
 8002150:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002154:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002156:	4b11      	ldr	r3, [pc, #68]	; (800219c <MX_USART1_UART_Init+0x58>)
 8002158:	2200      	movs	r2, #0
 800215a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800215c:	4b0f      	ldr	r3, [pc, #60]	; (800219c <MX_USART1_UART_Init+0x58>)
 800215e:	2200      	movs	r2, #0
 8002160:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002162:	4b0e      	ldr	r3, [pc, #56]	; (800219c <MX_USART1_UART_Init+0x58>)
 8002164:	2200      	movs	r2, #0
 8002166:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002168:	4b0c      	ldr	r3, [pc, #48]	; (800219c <MX_USART1_UART_Init+0x58>)
 800216a:	220c      	movs	r2, #12
 800216c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800216e:	4b0b      	ldr	r3, [pc, #44]	; (800219c <MX_USART1_UART_Init+0x58>)
 8002170:	2200      	movs	r2, #0
 8002172:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002174:	4b09      	ldr	r3, [pc, #36]	; (800219c <MX_USART1_UART_Init+0x58>)
 8002176:	2200      	movs	r2, #0
 8002178:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800217a:	4b08      	ldr	r3, [pc, #32]	; (800219c <MX_USART1_UART_Init+0x58>)
 800217c:	2200      	movs	r2, #0
 800217e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002180:	4b06      	ldr	r3, [pc, #24]	; (800219c <MX_USART1_UART_Init+0x58>)
 8002182:	2200      	movs	r2, #0
 8002184:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002186:	4805      	ldr	r0, [pc, #20]	; (800219c <MX_USART1_UART_Init+0x58>)
 8002188:	f003 ff7c 	bl	8006084 <HAL_UART_Init>
 800218c:	4603      	mov	r3, r0
 800218e:	2b00      	cmp	r3, #0
 8002190:	d001      	beq.n	8002196 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8002192:	f7ff fbf3 	bl	800197c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002196:	bf00      	nop
 8002198:	bd80      	pop	{r7, pc}
 800219a:	bf00      	nop
 800219c:	2000f880 	.word	0x2000f880
 80021a0:	40011000 	.word	0x40011000

080021a4 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80021a8:	4b14      	ldr	r3, [pc, #80]	; (80021fc <MX_USART2_UART_Init+0x58>)
 80021aa:	4a15      	ldr	r2, [pc, #84]	; (8002200 <MX_USART2_UART_Init+0x5c>)
 80021ac:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80021ae:	4b13      	ldr	r3, [pc, #76]	; (80021fc <MX_USART2_UART_Init+0x58>)
 80021b0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80021b4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80021b6:	4b11      	ldr	r3, [pc, #68]	; (80021fc <MX_USART2_UART_Init+0x58>)
 80021b8:	2200      	movs	r2, #0
 80021ba:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80021bc:	4b0f      	ldr	r3, [pc, #60]	; (80021fc <MX_USART2_UART_Init+0x58>)
 80021be:	2200      	movs	r2, #0
 80021c0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80021c2:	4b0e      	ldr	r3, [pc, #56]	; (80021fc <MX_USART2_UART_Init+0x58>)
 80021c4:	2200      	movs	r2, #0
 80021c6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80021c8:	4b0c      	ldr	r3, [pc, #48]	; (80021fc <MX_USART2_UART_Init+0x58>)
 80021ca:	220c      	movs	r2, #12
 80021cc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80021ce:	4b0b      	ldr	r3, [pc, #44]	; (80021fc <MX_USART2_UART_Init+0x58>)
 80021d0:	2200      	movs	r2, #0
 80021d2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80021d4:	4b09      	ldr	r3, [pc, #36]	; (80021fc <MX_USART2_UART_Init+0x58>)
 80021d6:	2200      	movs	r2, #0
 80021d8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80021da:	4b08      	ldr	r3, [pc, #32]	; (80021fc <MX_USART2_UART_Init+0x58>)
 80021dc:	2200      	movs	r2, #0
 80021de:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80021e0:	4b06      	ldr	r3, [pc, #24]	; (80021fc <MX_USART2_UART_Init+0x58>)
 80021e2:	2200      	movs	r2, #0
 80021e4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80021e6:	4805      	ldr	r0, [pc, #20]	; (80021fc <MX_USART2_UART_Init+0x58>)
 80021e8:	f003 ff4c 	bl	8006084 <HAL_UART_Init>
 80021ec:	4603      	mov	r3, r0
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d001      	beq.n	80021f6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80021f2:	f7ff fbc3 	bl	800197c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80021f6:	bf00      	nop
 80021f8:	bd80      	pop	{r7, pc}
 80021fa:	bf00      	nop
 80021fc:	2000f908 	.word	0x2000f908
 8002200:	40004400 	.word	0x40004400

08002204 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b0b0      	sub	sp, #192	; 0xc0
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800220c:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8002210:	2200      	movs	r2, #0
 8002212:	601a      	str	r2, [r3, #0]
 8002214:	605a      	str	r2, [r3, #4]
 8002216:	609a      	str	r2, [r3, #8]
 8002218:	60da      	str	r2, [r3, #12]
 800221a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800221c:	f107 031c 	add.w	r3, r7, #28
 8002220:	2290      	movs	r2, #144	; 0x90
 8002222:	2100      	movs	r1, #0
 8002224:	4618      	mov	r0, r3
 8002226:	f00b fa4b 	bl	800d6c0 <memset>
  if(uartHandle->Instance==USART1)
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	4a5d      	ldr	r2, [pc, #372]	; (80023a4 <HAL_UART_MspInit+0x1a0>)
 8002230:	4293      	cmp	r3, r2
 8002232:	d173      	bne.n	800231c <HAL_UART_MspInit+0x118>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002234:	2340      	movs	r3, #64	; 0x40
 8002236:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002238:	2300      	movs	r3, #0
 800223a:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800223c:	f107 031c 	add.w	r3, r7, #28
 8002240:	4618      	mov	r0, r3
 8002242:	f002 fa9f 	bl	8004784 <HAL_RCCEx_PeriphCLKConfig>
 8002246:	4603      	mov	r3, r0
 8002248:	2b00      	cmp	r3, #0
 800224a:	d001      	beq.n	8002250 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800224c:	f7ff fb96 	bl	800197c <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002250:	4b55      	ldr	r3, [pc, #340]	; (80023a8 <HAL_UART_MspInit+0x1a4>)
 8002252:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002254:	4a54      	ldr	r2, [pc, #336]	; (80023a8 <HAL_UART_MspInit+0x1a4>)
 8002256:	f043 0310 	orr.w	r3, r3, #16
 800225a:	6453      	str	r3, [r2, #68]	; 0x44
 800225c:	4b52      	ldr	r3, [pc, #328]	; (80023a8 <HAL_UART_MspInit+0x1a4>)
 800225e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002260:	f003 0310 	and.w	r3, r3, #16
 8002264:	61bb      	str	r3, [r7, #24]
 8002266:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002268:	4b4f      	ldr	r3, [pc, #316]	; (80023a8 <HAL_UART_MspInit+0x1a4>)
 800226a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800226c:	4a4e      	ldr	r2, [pc, #312]	; (80023a8 <HAL_UART_MspInit+0x1a4>)
 800226e:	f043 0301 	orr.w	r3, r3, #1
 8002272:	6313      	str	r3, [r2, #48]	; 0x30
 8002274:	4b4c      	ldr	r3, [pc, #304]	; (80023a8 <HAL_UART_MspInit+0x1a4>)
 8002276:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002278:	f003 0301 	and.w	r3, r3, #1
 800227c:	617b      	str	r3, [r7, #20]
 800227e:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002280:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002284:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002288:	2302      	movs	r3, #2
 800228a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800228e:	2300      	movs	r3, #0
 8002290:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002294:	2303      	movs	r3, #3
 8002296:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800229a:	2307      	movs	r3, #7
 800229c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022a0:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80022a4:	4619      	mov	r1, r3
 80022a6:	4841      	ldr	r0, [pc, #260]	; (80023ac <HAL_UART_MspInit+0x1a8>)
 80022a8:	f001 fac0 	bl	800382c <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream5;
 80022ac:	4b40      	ldr	r3, [pc, #256]	; (80023b0 <HAL_UART_MspInit+0x1ac>)
 80022ae:	4a41      	ldr	r2, [pc, #260]	; (80023b4 <HAL_UART_MspInit+0x1b0>)
 80022b0:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 80022b2:	4b3f      	ldr	r3, [pc, #252]	; (80023b0 <HAL_UART_MspInit+0x1ac>)
 80022b4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80022b8:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80022ba:	4b3d      	ldr	r3, [pc, #244]	; (80023b0 <HAL_UART_MspInit+0x1ac>)
 80022bc:	2200      	movs	r2, #0
 80022be:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80022c0:	4b3b      	ldr	r3, [pc, #236]	; (80023b0 <HAL_UART_MspInit+0x1ac>)
 80022c2:	2200      	movs	r2, #0
 80022c4:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80022c6:	4b3a      	ldr	r3, [pc, #232]	; (80023b0 <HAL_UART_MspInit+0x1ac>)
 80022c8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80022cc:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80022ce:	4b38      	ldr	r3, [pc, #224]	; (80023b0 <HAL_UART_MspInit+0x1ac>)
 80022d0:	2200      	movs	r2, #0
 80022d2:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80022d4:	4b36      	ldr	r3, [pc, #216]	; (80023b0 <HAL_UART_MspInit+0x1ac>)
 80022d6:	2200      	movs	r2, #0
 80022d8:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 80022da:	4b35      	ldr	r3, [pc, #212]	; (80023b0 <HAL_UART_MspInit+0x1ac>)
 80022dc:	f44f 7280 	mov.w	r2, #256	; 0x100
 80022e0:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80022e2:	4b33      	ldr	r3, [pc, #204]	; (80023b0 <HAL_UART_MspInit+0x1ac>)
 80022e4:	2200      	movs	r2, #0
 80022e6:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80022e8:	4b31      	ldr	r3, [pc, #196]	; (80023b0 <HAL_UART_MspInit+0x1ac>)
 80022ea:	2200      	movs	r2, #0
 80022ec:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80022ee:	4830      	ldr	r0, [pc, #192]	; (80023b0 <HAL_UART_MspInit+0x1ac>)
 80022f0:	f000 ff20 	bl	8003134 <HAL_DMA_Init>
 80022f4:	4603      	mov	r3, r0
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d001      	beq.n	80022fe <HAL_UART_MspInit+0xfa>
    {
      Error_Handler();
 80022fa:	f7ff fb3f 	bl	800197c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	4a2b      	ldr	r2, [pc, #172]	; (80023b0 <HAL_UART_MspInit+0x1ac>)
 8002302:	675a      	str	r2, [r3, #116]	; 0x74
 8002304:	4a2a      	ldr	r2, [pc, #168]	; (80023b0 <HAL_UART_MspInit+0x1ac>)
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800230a:	2200      	movs	r2, #0
 800230c:	2100      	movs	r1, #0
 800230e:	2025      	movs	r0, #37	; 0x25
 8002310:	f000 fdef 	bl	8002ef2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002314:	2025      	movs	r0, #37	; 0x25
 8002316:	f000 fe08 	bl	8002f2a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800231a:	e03f      	b.n	800239c <HAL_UART_MspInit+0x198>
  else if(uartHandle->Instance==USART2)
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	4a25      	ldr	r2, [pc, #148]	; (80023b8 <HAL_UART_MspInit+0x1b4>)
 8002322:	4293      	cmp	r3, r2
 8002324:	d13a      	bne.n	800239c <HAL_UART_MspInit+0x198>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002326:	2380      	movs	r3, #128	; 0x80
 8002328:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800232a:	2300      	movs	r3, #0
 800232c:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800232e:	f107 031c 	add.w	r3, r7, #28
 8002332:	4618      	mov	r0, r3
 8002334:	f002 fa26 	bl	8004784 <HAL_RCCEx_PeriphCLKConfig>
 8002338:	4603      	mov	r3, r0
 800233a:	2b00      	cmp	r3, #0
 800233c:	d001      	beq.n	8002342 <HAL_UART_MspInit+0x13e>
      Error_Handler();
 800233e:	f7ff fb1d 	bl	800197c <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002342:	4b19      	ldr	r3, [pc, #100]	; (80023a8 <HAL_UART_MspInit+0x1a4>)
 8002344:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002346:	4a18      	ldr	r2, [pc, #96]	; (80023a8 <HAL_UART_MspInit+0x1a4>)
 8002348:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800234c:	6413      	str	r3, [r2, #64]	; 0x40
 800234e:	4b16      	ldr	r3, [pc, #88]	; (80023a8 <HAL_UART_MspInit+0x1a4>)
 8002350:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002352:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002356:	613b      	str	r3, [r7, #16]
 8002358:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800235a:	4b13      	ldr	r3, [pc, #76]	; (80023a8 <HAL_UART_MspInit+0x1a4>)
 800235c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800235e:	4a12      	ldr	r2, [pc, #72]	; (80023a8 <HAL_UART_MspInit+0x1a4>)
 8002360:	f043 0301 	orr.w	r3, r3, #1
 8002364:	6313      	str	r3, [r2, #48]	; 0x30
 8002366:	4b10      	ldr	r3, [pc, #64]	; (80023a8 <HAL_UART_MspInit+0x1a4>)
 8002368:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800236a:	f003 0301 	and.w	r3, r3, #1
 800236e:	60fb      	str	r3, [r7, #12]
 8002370:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002372:	230c      	movs	r3, #12
 8002374:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002378:	2302      	movs	r3, #2
 800237a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800237e:	2300      	movs	r3, #0
 8002380:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002384:	2303      	movs	r3, #3
 8002386:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800238a:	2307      	movs	r3, #7
 800238c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002390:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8002394:	4619      	mov	r1, r3
 8002396:	4805      	ldr	r0, [pc, #20]	; (80023ac <HAL_UART_MspInit+0x1a8>)
 8002398:	f001 fa48 	bl	800382c <HAL_GPIO_Init>
}
 800239c:	bf00      	nop
 800239e:	37c0      	adds	r7, #192	; 0xc0
 80023a0:	46bd      	mov	sp, r7
 80023a2:	bd80      	pop	{r7, pc}
 80023a4:	40011000 	.word	0x40011000
 80023a8:	40023800 	.word	0x40023800
 80023ac:	40020000 	.word	0x40020000
 80023b0:	2000f990 	.word	0x2000f990
 80023b4:	40026488 	.word	0x40026488
 80023b8:	40004400 	.word	0x40004400

080023bc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80023bc:	f8df d034 	ldr.w	sp, [pc, #52]	; 80023f4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80023c0:	480d      	ldr	r0, [pc, #52]	; (80023f8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80023c2:	490e      	ldr	r1, [pc, #56]	; (80023fc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80023c4:	4a0e      	ldr	r2, [pc, #56]	; (8002400 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80023c6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80023c8:	e002      	b.n	80023d0 <LoopCopyDataInit>

080023ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80023ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80023cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80023ce:	3304      	adds	r3, #4

080023d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80023d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80023d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80023d4:	d3f9      	bcc.n	80023ca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80023d6:	4a0b      	ldr	r2, [pc, #44]	; (8002404 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80023d8:	4c0b      	ldr	r4, [pc, #44]	; (8002408 <LoopFillZerobss+0x26>)
  movs r3, #0
 80023da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80023dc:	e001      	b.n	80023e2 <LoopFillZerobss>

080023de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80023de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80023e0:	3204      	adds	r2, #4

080023e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80023e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80023e4:	d3fb      	bcc.n	80023de <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80023e6:	f7ff fe1f 	bl	8002028 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80023ea:	f00b f927 	bl	800d63c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80023ee:	f7fe fe9f 	bl	8001130 <main>
  bx  lr    
 80023f2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80023f4:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 80023f8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80023fc:	20001394 	.word	0x20001394
  ldr r2, =_sidata
 8002400:	080119a0 	.word	0x080119a0
  ldr r2, =_sbss
 8002404:	20001394 	.word	0x20001394
  ldr r4, =_ebss
 8002408:	2000fb14 	.word	0x2000fb14

0800240c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800240c:	e7fe      	b.n	800240c <ADC_IRQHandler>

0800240e <alloc_pool>:

static void* alloc_pool (	/* Pointer to allocated memory block (NULL:no memory available) */
	JDEC* jd,		/* Pointer to the decompressor object */
	uint16_t nd		/* Number of bytes to allocate */
)
{
 800240e:	b480      	push	{r7}
 8002410:	b085      	sub	sp, #20
 8002412:	af00      	add	r7, sp, #0
 8002414:	6078      	str	r0, [r7, #4]
 8002416:	460b      	mov	r3, r1
 8002418:	807b      	strh	r3, [r7, #2]
	char *rp = 0;
 800241a:	2300      	movs	r3, #0
 800241c:	60fb      	str	r3, [r7, #12]


	nd = (nd + 3) & ~3;			/* Align block size to the word boundary */
 800241e:	887b      	ldrh	r3, [r7, #2]
 8002420:	3303      	adds	r3, #3
 8002422:	b29b      	uxth	r3, r3
 8002424:	f023 0303 	bic.w	r3, r3, #3
 8002428:	807b      	strh	r3, [r7, #2]

	if (jd->sz_pool >= nd) {
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	f8b3 306c 	ldrh.w	r3, [r3, #108]	; 0x6c
 8002430:	887a      	ldrh	r2, [r7, #2]
 8002432:	429a      	cmp	r2, r3
 8002434:	d810      	bhi.n	8002458 <alloc_pool+0x4a>
		jd->sz_pool -= nd;
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	f8b3 206c 	ldrh.w	r2, [r3, #108]	; 0x6c
 800243c:	887b      	ldrh	r3, [r7, #2]
 800243e:	1ad3      	subs	r3, r2, r3
 8002440:	b29a      	uxth	r2, r3
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	f8a3 206c 	strh.w	r2, [r3, #108]	; 0x6c
		rp = (char*)jd->pool;			/* Get start of available memory pool */
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800244c:	60fb      	str	r3, [r7, #12]
		jd->pool = (void*)(rp + nd);	/* Allocate requierd bytes */
 800244e:	887b      	ldrh	r3, [r7, #2]
 8002450:	68fa      	ldr	r2, [r7, #12]
 8002452:	441a      	add	r2, r3
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	669a      	str	r2, [r3, #104]	; 0x68
	}

	return (void*)rp;	/* Return allocated memory block (NULL:no memory to allocate) */
 8002458:	68fb      	ldr	r3, [r7, #12]
}
 800245a:	4618      	mov	r0, r3
 800245c:	3714      	adds	r7, #20
 800245e:	46bd      	mov	sp, r7
 8002460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002464:	4770      	bx	lr
	...

08002468 <create_qt_tbl>:
static int create_qt_tbl (	/* 0:OK, !0:Failed */
	JDEC* jd,				/* Pointer to the decompressor object */
	const uint8_t* data,	/* Pointer to the quantizer tables */
	uint16_t ndata			/* Size of input data */
)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	b088      	sub	sp, #32
 800246c:	af00      	add	r7, sp, #0
 800246e:	60f8      	str	r0, [r7, #12]
 8002470:	60b9      	str	r1, [r7, #8]
 8002472:	4613      	mov	r3, r2
 8002474:	80fb      	strh	r3, [r7, #6]
	uint16_t i;
	uint8_t d, z;
	int32_t *pb;


	while (ndata) {	/* Process all tables in the segment */
 8002476:	e047      	b.n	8002508 <create_qt_tbl+0xa0>
		if (ndata < 65) return JDR_FMT1;	/* Err: table size is unaligned */
 8002478:	88fb      	ldrh	r3, [r7, #6]
 800247a:	2b40      	cmp	r3, #64	; 0x40
 800247c:	d801      	bhi.n	8002482 <create_qt_tbl+0x1a>
 800247e:	2306      	movs	r3, #6
 8002480:	e046      	b.n	8002510 <create_qt_tbl+0xa8>
		ndata -= 65;
 8002482:	88fb      	ldrh	r3, [r7, #6]
 8002484:	3b41      	subs	r3, #65	; 0x41
 8002486:	80fb      	strh	r3, [r7, #6]
		d = *data++;							/* Get table property */
 8002488:	68bb      	ldr	r3, [r7, #8]
 800248a:	1c5a      	adds	r2, r3, #1
 800248c:	60ba      	str	r2, [r7, #8]
 800248e:	781b      	ldrb	r3, [r3, #0]
 8002490:	777b      	strb	r3, [r7, #29]
		if (d & 0xF0) return JDR_FMT1;			/* Err: not 8-bit resolution */
 8002492:	7f7b      	ldrb	r3, [r7, #29]
 8002494:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002498:	2b00      	cmp	r3, #0
 800249a:	d001      	beq.n	80024a0 <create_qt_tbl+0x38>
 800249c:	2306      	movs	r3, #6
 800249e:	e037      	b.n	8002510 <create_qt_tbl+0xa8>
		i = d & 3;								/* Get table ID */
 80024a0:	7f7b      	ldrb	r3, [r7, #29]
 80024a2:	b29b      	uxth	r3, r3
 80024a4:	f003 0303 	and.w	r3, r3, #3
 80024a8:	83fb      	strh	r3, [r7, #30]
		pb = alloc_pool(jd, 64 * sizeof (int32_t));/* Allocate a memory block for the table */
 80024aa:	f44f 7180 	mov.w	r1, #256	; 0x100
 80024ae:	68f8      	ldr	r0, [r7, #12]
 80024b0:	f7ff ffad 	bl	800240e <alloc_pool>
 80024b4:	61b8      	str	r0, [r7, #24]
		if (!pb) return JDR_MEM1;				/* Err: not enough memory */
 80024b6:	69bb      	ldr	r3, [r7, #24]
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d101      	bne.n	80024c0 <create_qt_tbl+0x58>
 80024bc:	2303      	movs	r3, #3
 80024be:	e027      	b.n	8002510 <create_qt_tbl+0xa8>
		jd->qttbl[i] = pb;						/* Register the table */
 80024c0:	8bfa      	ldrh	r2, [r7, #30]
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	3214      	adds	r2, #20
 80024c6:	69b9      	ldr	r1, [r7, #24]
 80024c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		for (i = 0; i < 64; i++) {				/* Load the table */
 80024cc:	2300      	movs	r3, #0
 80024ce:	83fb      	strh	r3, [r7, #30]
 80024d0:	e017      	b.n	8002502 <create_qt_tbl+0x9a>
			z = ZIG(i);							/* Zigzag-order to raster-order conversion */
 80024d2:	8bfb      	ldrh	r3, [r7, #30]
 80024d4:	4a10      	ldr	r2, [pc, #64]	; (8002518 <create_qt_tbl+0xb0>)
 80024d6:	5cd3      	ldrb	r3, [r2, r3]
 80024d8:	75fb      	strb	r3, [r7, #23]
			pb[z] = (int32_t)((uint32_t)*data++ * IPSF(z));	/* Apply scale factor of Arai algorithm to the de-quantizers */
 80024da:	68bb      	ldr	r3, [r7, #8]
 80024dc:	1c5a      	adds	r2, r3, #1
 80024de:	60ba      	str	r2, [r7, #8]
 80024e0:	781b      	ldrb	r3, [r3, #0]
 80024e2:	4619      	mov	r1, r3
 80024e4:	7dfb      	ldrb	r3, [r7, #23]
 80024e6:	4a0d      	ldr	r2, [pc, #52]	; (800251c <create_qt_tbl+0xb4>)
 80024e8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80024ec:	fb03 f101 	mul.w	r1, r3, r1
 80024f0:	7dfb      	ldrb	r3, [r7, #23]
 80024f2:	009b      	lsls	r3, r3, #2
 80024f4:	69ba      	ldr	r2, [r7, #24]
 80024f6:	4413      	add	r3, r2
 80024f8:	460a      	mov	r2, r1
 80024fa:	601a      	str	r2, [r3, #0]
		for (i = 0; i < 64; i++) {				/* Load the table */
 80024fc:	8bfb      	ldrh	r3, [r7, #30]
 80024fe:	3301      	adds	r3, #1
 8002500:	83fb      	strh	r3, [r7, #30]
 8002502:	8bfb      	ldrh	r3, [r7, #30]
 8002504:	2b3f      	cmp	r3, #63	; 0x3f
 8002506:	d9e4      	bls.n	80024d2 <create_qt_tbl+0x6a>
	while (ndata) {	/* Process all tables in the segment */
 8002508:	88fb      	ldrh	r3, [r7, #6]
 800250a:	2b00      	cmp	r3, #0
 800250c:	d1b4      	bne.n	8002478 <create_qt_tbl+0x10>
		}
	}

	return JDR_OK;
 800250e:	2300      	movs	r3, #0
}
 8002510:	4618      	mov	r0, r3
 8002512:	3720      	adds	r7, #32
 8002514:	46bd      	mov	sp, r7
 8002516:	bd80      	pop	{r7, pc}
 8002518:	08010b40 	.word	0x08010b40
 800251c:	08010b80 	.word	0x08010b80

08002520 <create_huffman_tbl>:
static int create_huffman_tbl (	/* 0:OK, !0:Failed */
	JDEC* jd,					/* Pointer to the decompressor object */
	const uint8_t* data,		/* Pointer to the packed huffman tables */
	uint16_t ndata				/* Size of input data */
)
{
 8002520:	b580      	push	{r7, lr}
 8002522:	b08c      	sub	sp, #48	; 0x30
 8002524:	af00      	add	r7, sp, #0
 8002526:	60f8      	str	r0, [r7, #12]
 8002528:	60b9      	str	r1, [r7, #8]
 800252a:	4613      	mov	r3, r2
 800252c:	80fb      	strh	r3, [r7, #6]
	uint16_t i, j, b, np, cls, num;
	uint8_t d, *pb, *pd;
	uint16_t hc, *ph;


	while (ndata) {	/* Process all tables in the segment */
 800252e:	e0c3      	b.n	80026b8 <create_huffman_tbl+0x198>
		if (ndata < 17) return JDR_FMT1;	/* Err: wrong data size */
 8002530:	88fb      	ldrh	r3, [r7, #6]
 8002532:	2b10      	cmp	r3, #16
 8002534:	d801      	bhi.n	800253a <create_huffman_tbl+0x1a>
 8002536:	2306      	movs	r3, #6
 8002538:	e0c3      	b.n	80026c2 <create_huffman_tbl+0x1a2>
		ndata -= 17;
 800253a:	88fb      	ldrh	r3, [r7, #6]
 800253c:	3b11      	subs	r3, #17
 800253e:	80fb      	strh	r3, [r7, #6]
		d = *data++;						/* Get table number and class */
 8002540:	68bb      	ldr	r3, [r7, #8]
 8002542:	1c5a      	adds	r2, r3, #1
 8002544:	60ba      	str	r2, [r7, #8]
 8002546:	781b      	ldrb	r3, [r3, #0]
 8002548:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
		if (d & 0xEE) return JDR_FMT1;		/* Err: invalid class/number */
 800254c:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8002550:	f003 03ee 	and.w	r3, r3, #238	; 0xee
 8002554:	2b00      	cmp	r3, #0
 8002556:	d001      	beq.n	800255c <create_huffman_tbl+0x3c>
 8002558:	2306      	movs	r3, #6
 800255a:	e0b2      	b.n	80026c2 <create_huffman_tbl+0x1a2>
		cls = d >> 4; num = d & 0x0F;		/* class = dc(0)/ac(1), table number = 0/1 */
 800255c:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8002560:	091b      	lsrs	r3, r3, #4
 8002562:	b2db      	uxtb	r3, r3
 8002564:	83fb      	strh	r3, [r7, #30]
 8002566:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 800256a:	b29b      	uxth	r3, r3
 800256c:	f003 030f 	and.w	r3, r3, #15
 8002570:	83bb      	strh	r3, [r7, #28]
		pb = alloc_pool(jd, 16);			/* Allocate a memory block for the bit distribution table */
 8002572:	2110      	movs	r1, #16
 8002574:	68f8      	ldr	r0, [r7, #12]
 8002576:	f7ff ff4a 	bl	800240e <alloc_pool>
 800257a:	61b8      	str	r0, [r7, #24]
		if (!pb) return JDR_MEM1;			/* Err: not enough memory */
 800257c:	69bb      	ldr	r3, [r7, #24]
 800257e:	2b00      	cmp	r3, #0
 8002580:	d101      	bne.n	8002586 <create_huffman_tbl+0x66>
 8002582:	2303      	movs	r3, #3
 8002584:	e09d      	b.n	80026c2 <create_huffman_tbl+0x1a2>
		jd->huffbits[num][cls] = pb;
 8002586:	8bb9      	ldrh	r1, [r7, #28]
 8002588:	8bfa      	ldrh	r2, [r7, #30]
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	0049      	lsls	r1, r1, #1
 800258e:	440a      	add	r2, r1
 8002590:	3208      	adds	r2, #8
 8002592:	69b9      	ldr	r1, [r7, #24]
 8002594:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		for (np = i = 0; i < 16; i++) {		/* Load number of patterns for 1 to 16-bit code */
 8002598:	2300      	movs	r3, #0
 800259a:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800259c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800259e:	853b      	strh	r3, [r7, #40]	; 0x28
 80025a0:	e00f      	b.n	80025c2 <create_huffman_tbl+0xa2>
			np += (pb[i] = *data++);		/* Get sum of code words for each code */
 80025a2:	68ba      	ldr	r2, [r7, #8]
 80025a4:	1c53      	adds	r3, r2, #1
 80025a6:	60bb      	str	r3, [r7, #8]
 80025a8:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80025aa:	69b9      	ldr	r1, [r7, #24]
 80025ac:	440b      	add	r3, r1
 80025ae:	7812      	ldrb	r2, [r2, #0]
 80025b0:	701a      	strb	r2, [r3, #0]
 80025b2:	781b      	ldrb	r3, [r3, #0]
 80025b4:	b29a      	uxth	r2, r3
 80025b6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80025b8:	4413      	add	r3, r2
 80025ba:	853b      	strh	r3, [r7, #40]	; 0x28
		for (np = i = 0; i < 16; i++) {		/* Load number of patterns for 1 to 16-bit code */
 80025bc:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80025be:	3301      	adds	r3, #1
 80025c0:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80025c2:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80025c4:	2b0f      	cmp	r3, #15
 80025c6:	d9ec      	bls.n	80025a2 <create_huffman_tbl+0x82>
		}
		ph = alloc_pool(jd, (uint16_t)(np * sizeof (uint16_t)));/* Allocate a memory block for the code word table */
 80025c8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80025ca:	005b      	lsls	r3, r3, #1
 80025cc:	b29b      	uxth	r3, r3
 80025ce:	4619      	mov	r1, r3
 80025d0:	68f8      	ldr	r0, [r7, #12]
 80025d2:	f7ff ff1c 	bl	800240e <alloc_pool>
 80025d6:	6178      	str	r0, [r7, #20]
		if (!ph) return JDR_MEM1;			/* Err: not enough memory */
 80025d8:	697b      	ldr	r3, [r7, #20]
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d101      	bne.n	80025e2 <create_huffman_tbl+0xc2>
 80025de:	2303      	movs	r3, #3
 80025e0:	e06f      	b.n	80026c2 <create_huffman_tbl+0x1a2>
		jd->huffcode[num][cls] = ph;
 80025e2:	8bb9      	ldrh	r1, [r7, #28]
 80025e4:	8bfa      	ldrh	r2, [r7, #30]
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	0049      	lsls	r1, r1, #1
 80025ea:	440a      	add	r2, r1
 80025ec:	320c      	adds	r2, #12
 80025ee:	6979      	ldr	r1, [r7, #20]
 80025f0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		hc = 0;
 80025f4:	2300      	movs	r3, #0
 80025f6:	847b      	strh	r3, [r7, #34]	; 0x22
		for (j = i = 0; i < 16; i++) {		/* Re-build huffman code word table */
 80025f8:	2300      	movs	r3, #0
 80025fa:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80025fc:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80025fe:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8002600:	e01a      	b.n	8002638 <create_huffman_tbl+0x118>
			b = pb[i];
 8002602:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8002604:	69ba      	ldr	r2, [r7, #24]
 8002606:	4413      	add	r3, r2
 8002608:	781b      	ldrb	r3, [r3, #0]
 800260a:	857b      	strh	r3, [r7, #42]	; 0x2a
			while (b--) ph[j++] = hc++;
 800260c:	e009      	b.n	8002622 <create_huffman_tbl+0x102>
 800260e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8002610:	1c5a      	adds	r2, r3, #1
 8002612:	847a      	strh	r2, [r7, #34]	; 0x22
 8002614:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8002616:	1c51      	adds	r1, r2, #1
 8002618:	85b9      	strh	r1, [r7, #44]	; 0x2c
 800261a:	0052      	lsls	r2, r2, #1
 800261c:	6979      	ldr	r1, [r7, #20]
 800261e:	440a      	add	r2, r1
 8002620:	8013      	strh	r3, [r2, #0]
 8002622:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8002624:	1e5a      	subs	r2, r3, #1
 8002626:	857a      	strh	r2, [r7, #42]	; 0x2a
 8002628:	2b00      	cmp	r3, #0
 800262a:	d1f0      	bne.n	800260e <create_huffman_tbl+0xee>
			hc <<= 1;
 800262c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800262e:	005b      	lsls	r3, r3, #1
 8002630:	847b      	strh	r3, [r7, #34]	; 0x22
		for (j = i = 0; i < 16; i++) {		/* Re-build huffman code word table */
 8002632:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8002634:	3301      	adds	r3, #1
 8002636:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8002638:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800263a:	2b0f      	cmp	r3, #15
 800263c:	d9e1      	bls.n	8002602 <create_huffman_tbl+0xe2>
		}

		if (ndata < np) return JDR_FMT1;	/* Err: wrong data size */
 800263e:	88fa      	ldrh	r2, [r7, #6]
 8002640:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8002642:	429a      	cmp	r2, r3
 8002644:	d201      	bcs.n	800264a <create_huffman_tbl+0x12a>
 8002646:	2306      	movs	r3, #6
 8002648:	e03b      	b.n	80026c2 <create_huffman_tbl+0x1a2>
		ndata -= np;
 800264a:	88fa      	ldrh	r2, [r7, #6]
 800264c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800264e:	1ad3      	subs	r3, r2, r3
 8002650:	80fb      	strh	r3, [r7, #6]
		pd = alloc_pool(jd, np);			/* Allocate a memory block for the decoded data */
 8002652:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8002654:	4619      	mov	r1, r3
 8002656:	68f8      	ldr	r0, [r7, #12]
 8002658:	f7ff fed9 	bl	800240e <alloc_pool>
 800265c:	6278      	str	r0, [r7, #36]	; 0x24
		if (!pd) return JDR_MEM1;			/* Err: not enough memory */
 800265e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002660:	2b00      	cmp	r3, #0
 8002662:	d101      	bne.n	8002668 <create_huffman_tbl+0x148>
 8002664:	2303      	movs	r3, #3
 8002666:	e02c      	b.n	80026c2 <create_huffman_tbl+0x1a2>
		jd->huffdata[num][cls] = pd;
 8002668:	8bb9      	ldrh	r1, [r7, #28]
 800266a:	8bfa      	ldrh	r2, [r7, #30]
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	0049      	lsls	r1, r1, #1
 8002670:	440a      	add	r2, r1
 8002672:	3210      	adds	r2, #16
 8002674:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002676:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		for (i = 0; i < np; i++) {			/* Load decoded data corresponds to each code ward */
 800267a:	2300      	movs	r3, #0
 800267c:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800267e:	e017      	b.n	80026b0 <create_huffman_tbl+0x190>
			d = *data++;
 8002680:	68bb      	ldr	r3, [r7, #8]
 8002682:	1c5a      	adds	r2, r3, #1
 8002684:	60ba      	str	r2, [r7, #8]
 8002686:	781b      	ldrb	r3, [r3, #0]
 8002688:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
			if (!cls && d > 11) return JDR_FMT1;
 800268c:	8bfb      	ldrh	r3, [r7, #30]
 800268e:	2b00      	cmp	r3, #0
 8002690:	d105      	bne.n	800269e <create_huffman_tbl+0x17e>
 8002692:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8002696:	2b0b      	cmp	r3, #11
 8002698:	d901      	bls.n	800269e <create_huffman_tbl+0x17e>
 800269a:	2306      	movs	r3, #6
 800269c:	e011      	b.n	80026c2 <create_huffman_tbl+0x1a2>
			*pd++ = d;
 800269e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026a0:	1c5a      	adds	r2, r3, #1
 80026a2:	627a      	str	r2, [r7, #36]	; 0x24
 80026a4:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 80026a8:	701a      	strb	r2, [r3, #0]
		for (i = 0; i < np; i++) {			/* Load decoded data corresponds to each code ward */
 80026aa:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80026ac:	3301      	adds	r3, #1
 80026ae:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80026b0:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80026b2:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80026b4:	429a      	cmp	r2, r3
 80026b6:	d3e3      	bcc.n	8002680 <create_huffman_tbl+0x160>
	while (ndata) {	/* Process all tables in the segment */
 80026b8:	88fb      	ldrh	r3, [r7, #6]
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	f47f af38 	bne.w	8002530 <create_huffman_tbl+0x10>
		}
	}

	return JDR_OK;
 80026c0:	2300      	movs	r3, #0
}
 80026c2:	4618      	mov	r0, r3
 80026c4:	3730      	adds	r7, #48	; 0x30
 80026c6:	46bd      	mov	sp, r7
 80026c8:	bd80      	pop	{r7, pc}
	...

080026cc <jd_prepare>:
	uint16_t (*infunc)(JDEC*, uint8_t*, uint16_t),	/* JPEG stream input function */
	void* pool,			/* Working buffer for the decompression session */
	uint16_t sz_pool,	/* Size of working buffer */
	void* dev			/* I/O device identifier for the session */
)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	b08a      	sub	sp, #40	; 0x28
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	60f8      	str	r0, [r7, #12]
 80026d4:	60b9      	str	r1, [r7, #8]
 80026d6:	607a      	str	r2, [r7, #4]
 80026d8:	807b      	strh	r3, [r7, #2]
	uint32_t ofs;
	uint16_t n, i, j, len;
	JRESULT rc;


	if (!pool) return JDR_PAR;
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d101      	bne.n	80026e4 <jd_prepare+0x18>
 80026e0:	2305      	movs	r3, #5
 80026e2:	e2a4      	b.n	8002c2e <jd_prepare+0x562>

	jd->pool = pool;		/* Work memroy */
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	687a      	ldr	r2, [r7, #4]
 80026e8:	669a      	str	r2, [r3, #104]	; 0x68
	jd->sz_pool = sz_pool;	/* Size of given work memory */
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	887a      	ldrh	r2, [r7, #2]
 80026ee:	f8a3 206c 	strh.w	r2, [r3, #108]	; 0x6c
	jd->infunc = infunc;	/* Stream input function */
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	68ba      	ldr	r2, [r7, #8]
 80026f6:	671a      	str	r2, [r3, #112]	; 0x70
	jd->device = dev;		/* I/O device identifier */
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80026fc:	675a      	str	r2, [r3, #116]	; 0x74
	jd->nrst = 0;			/* No restart interval (default) */
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	2200      	movs	r2, #0
 8002702:	835a      	strh	r2, [r3, #26]

	for (i = 0; i < 2; i++) {	/* Nulls pointers */
 8002704:	2300      	movs	r3, #0
 8002706:	847b      	strh	r3, [r7, #34]	; 0x22
 8002708:	e026      	b.n	8002758 <jd_prepare+0x8c>
		for (j = 0; j < 2; j++) {
 800270a:	2300      	movs	r3, #0
 800270c:	843b      	strh	r3, [r7, #32]
 800270e:	e01d      	b.n	800274c <jd_prepare+0x80>
			jd->huffbits[i][j] = 0;
 8002710:	8c79      	ldrh	r1, [r7, #34]	; 0x22
 8002712:	8c3a      	ldrh	r2, [r7, #32]
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	0049      	lsls	r1, r1, #1
 8002718:	440a      	add	r2, r1
 800271a:	3208      	adds	r2, #8
 800271c:	2100      	movs	r1, #0
 800271e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			jd->huffcode[i][j] = 0;
 8002722:	8c79      	ldrh	r1, [r7, #34]	; 0x22
 8002724:	8c3a      	ldrh	r2, [r7, #32]
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	0049      	lsls	r1, r1, #1
 800272a:	440a      	add	r2, r1
 800272c:	320c      	adds	r2, #12
 800272e:	2100      	movs	r1, #0
 8002730:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			jd->huffdata[i][j] = 0;
 8002734:	8c79      	ldrh	r1, [r7, #34]	; 0x22
 8002736:	8c3a      	ldrh	r2, [r7, #32]
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	0049      	lsls	r1, r1, #1
 800273c:	440a      	add	r2, r1
 800273e:	3210      	adds	r2, #16
 8002740:	2100      	movs	r1, #0
 8002742:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		for (j = 0; j < 2; j++) {
 8002746:	8c3b      	ldrh	r3, [r7, #32]
 8002748:	3301      	adds	r3, #1
 800274a:	843b      	strh	r3, [r7, #32]
 800274c:	8c3b      	ldrh	r3, [r7, #32]
 800274e:	2b01      	cmp	r3, #1
 8002750:	d9de      	bls.n	8002710 <jd_prepare+0x44>
	for (i = 0; i < 2; i++) {	/* Nulls pointers */
 8002752:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8002754:	3301      	adds	r3, #1
 8002756:	847b      	strh	r3, [r7, #34]	; 0x22
 8002758:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800275a:	2b01      	cmp	r3, #1
 800275c:	d9d5      	bls.n	800270a <jd_prepare+0x3e>
		}
	}
	for (i = 0; i < 4; jd->qttbl[i++] = 0) ;
 800275e:	2300      	movs	r3, #0
 8002760:	847b      	strh	r3, [r7, #34]	; 0x22
 8002762:	e008      	b.n	8002776 <jd_prepare+0xaa>
 8002764:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8002766:	1c5a      	adds	r2, r3, #1
 8002768:	847a      	strh	r2, [r7, #34]	; 0x22
 800276a:	461a      	mov	r2, r3
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	3214      	adds	r2, #20
 8002770:	2100      	movs	r1, #0
 8002772:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8002776:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8002778:	2b03      	cmp	r3, #3
 800277a:	d9f3      	bls.n	8002764 <jd_prepare+0x98>

	jd->inbuf = seg = alloc_pool(jd, JD_SZBUF);		/* Allocate stream input buffer */
 800277c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002780:	68f8      	ldr	r0, [r7, #12]
 8002782:	f7ff fe44 	bl	800240e <alloc_pool>
 8002786:	61b8      	str	r0, [r7, #24]
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	69ba      	ldr	r2, [r7, #24]
 800278c:	609a      	str	r2, [r3, #8]
	if (!seg) return JDR_MEM1;
 800278e:	69bb      	ldr	r3, [r7, #24]
 8002790:	2b00      	cmp	r3, #0
 8002792:	d101      	bne.n	8002798 <jd_prepare+0xcc>
 8002794:	2303      	movs	r3, #3
 8002796:	e24a      	b.n	8002c2e <jd_prepare+0x562>

	if (jd->infunc(jd, seg, 2) != 2) return JDR_INP;/* Check SOI marker */
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800279c:	2202      	movs	r2, #2
 800279e:	69b9      	ldr	r1, [r7, #24]
 80027a0:	68f8      	ldr	r0, [r7, #12]
 80027a2:	4798      	blx	r3
 80027a4:	4603      	mov	r3, r0
 80027a6:	2b02      	cmp	r3, #2
 80027a8:	d001      	beq.n	80027ae <jd_prepare+0xe2>
 80027aa:	2302      	movs	r3, #2
 80027ac:	e23f      	b.n	8002c2e <jd_prepare+0x562>
	if (LDB_WORD(seg) != 0xFFD8) return JDR_FMT1;	/* Err: SOI is not detected */
 80027ae:	69bb      	ldr	r3, [r7, #24]
 80027b0:	781b      	ldrb	r3, [r3, #0]
 80027b2:	021b      	lsls	r3, r3, #8
 80027b4:	b21a      	sxth	r2, r3
 80027b6:	69bb      	ldr	r3, [r7, #24]
 80027b8:	3301      	adds	r3, #1
 80027ba:	781b      	ldrb	r3, [r3, #0]
 80027bc:	b21b      	sxth	r3, r3
 80027be:	4313      	orrs	r3, r2
 80027c0:	b21b      	sxth	r3, r3
 80027c2:	f113 0f28 	cmn.w	r3, #40	; 0x28
 80027c6:	d001      	beq.n	80027cc <jd_prepare+0x100>
 80027c8:	2306      	movs	r3, #6
 80027ca:	e230      	b.n	8002c2e <jd_prepare+0x562>
	ofs = 2;
 80027cc:	2302      	movs	r3, #2
 80027ce:	627b      	str	r3, [r7, #36]	; 0x24

	for (;;) {
		/* Get a JPEG marker */
		if (jd->infunc(jd, seg, 4) != 4) return JDR_INP;
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027d4:	2204      	movs	r2, #4
 80027d6:	69b9      	ldr	r1, [r7, #24]
 80027d8:	68f8      	ldr	r0, [r7, #12]
 80027da:	4798      	blx	r3
 80027dc:	4603      	mov	r3, r0
 80027de:	2b04      	cmp	r3, #4
 80027e0:	d001      	beq.n	80027e6 <jd_prepare+0x11a>
 80027e2:	2302      	movs	r3, #2
 80027e4:	e223      	b.n	8002c2e <jd_prepare+0x562>
		marker = LDB_WORD(seg);		/* Marker */
 80027e6:	69bb      	ldr	r3, [r7, #24]
 80027e8:	781b      	ldrb	r3, [r3, #0]
 80027ea:	021b      	lsls	r3, r3, #8
 80027ec:	b21a      	sxth	r2, r3
 80027ee:	69bb      	ldr	r3, [r7, #24]
 80027f0:	3301      	adds	r3, #1
 80027f2:	781b      	ldrb	r3, [r3, #0]
 80027f4:	b21b      	sxth	r3, r3
 80027f6:	4313      	orrs	r3, r2
 80027f8:	b21b      	sxth	r3, r3
 80027fa:	82fb      	strh	r3, [r7, #22]
		len = LDB_WORD(seg + 2);	/* Length field */
 80027fc:	69bb      	ldr	r3, [r7, #24]
 80027fe:	3302      	adds	r3, #2
 8002800:	781b      	ldrb	r3, [r3, #0]
 8002802:	021b      	lsls	r3, r3, #8
 8002804:	b21a      	sxth	r2, r3
 8002806:	69bb      	ldr	r3, [r7, #24]
 8002808:	3303      	adds	r3, #3
 800280a:	781b      	ldrb	r3, [r3, #0]
 800280c:	b21b      	sxth	r3, r3
 800280e:	4313      	orrs	r3, r2
 8002810:	b21b      	sxth	r3, r3
 8002812:	83fb      	strh	r3, [r7, #30]
		if (len <= 2 || (marker >> 8) != 0xFF) return JDR_FMT1;
 8002814:	8bfb      	ldrh	r3, [r7, #30]
 8002816:	2b02      	cmp	r3, #2
 8002818:	d904      	bls.n	8002824 <jd_prepare+0x158>
 800281a:	8afb      	ldrh	r3, [r7, #22]
 800281c:	0a1b      	lsrs	r3, r3, #8
 800281e:	b29b      	uxth	r3, r3
 8002820:	2bff      	cmp	r3, #255	; 0xff
 8002822:	d001      	beq.n	8002828 <jd_prepare+0x15c>
 8002824:	2306      	movs	r3, #6
 8002826:	e202      	b.n	8002c2e <jd_prepare+0x562>
		len -= 2;		/* Content size excluding length field */
 8002828:	8bfb      	ldrh	r3, [r7, #30]
 800282a:	3b02      	subs	r3, #2
 800282c:	83fb      	strh	r3, [r7, #30]
		ofs += 4 + len;	/* Number of bytes loaded */
 800282e:	8bfa      	ldrh	r2, [r7, #30]
 8002830:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002832:	4413      	add	r3, r2
 8002834:	3304      	adds	r3, #4
 8002836:	627b      	str	r3, [r7, #36]	; 0x24

		switch (marker & 0xFF) {
 8002838:	8afb      	ldrh	r3, [r7, #22]
 800283a:	b2db      	uxtb	r3, r3
 800283c:	3bc0      	subs	r3, #192	; 0xc0
 800283e:	2b1d      	cmp	r3, #29
 8002840:	f200 81e3 	bhi.w	8002c0a <jd_prepare+0x53e>
 8002844:	a201      	add	r2, pc, #4	; (adr r2, 800284c <jd_prepare+0x180>)
 8002846:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800284a:	bf00      	nop
 800284c:	080028c5 	.word	0x080028c5
 8002850:	08002c07 	.word	0x08002c07
 8002854:	08002c07 	.word	0x08002c07
 8002858:	08002c07 	.word	0x08002c07
 800285c:	08002a01 	.word	0x08002a01
 8002860:	08002c07 	.word	0x08002c07
 8002864:	08002c07 	.word	0x08002c07
 8002868:	08002c07 	.word	0x08002c07
 800286c:	08002c0b 	.word	0x08002c0b
 8002870:	08002c07 	.word	0x08002c07
 8002874:	08002c07 	.word	0x08002c07
 8002878:	08002c07 	.word	0x08002c07
 800287c:	08002c0b 	.word	0x08002c0b
 8002880:	08002c07 	.word	0x08002c07
 8002884:	08002c07 	.word	0x08002c07
 8002888:	08002c07 	.word	0x08002c07
 800288c:	08002c0b 	.word	0x08002c0b
 8002890:	08002c0b 	.word	0x08002c0b
 8002894:	08002c0b 	.word	0x08002c0b
 8002898:	08002c0b 	.word	0x08002c0b
 800289c:	08002c0b 	.word	0x08002c0b
 80028a0:	08002c0b 	.word	0x08002c0b
 80028a4:	08002c0b 	.word	0x08002c0b
 80028a8:	08002c0b 	.word	0x08002c0b
 80028ac:	08002c0b 	.word	0x08002c0b
 80028b0:	08002c07 	.word	0x08002c07
 80028b4:	08002a85 	.word	0x08002a85
 80028b8:	08002a43 	.word	0x08002a43
 80028bc:	08002c0b 	.word	0x08002c0b
 80028c0:	080029bf 	.word	0x080029bf
		case 0xC0:	/* SOF0 (baseline JPEG) */
			/* Load segment data */
			if (len > JD_SZBUF) return JDR_MEM2;
 80028c4:	8bfb      	ldrh	r3, [r7, #30]
 80028c6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80028ca:	d901      	bls.n	80028d0 <jd_prepare+0x204>
 80028cc:	2304      	movs	r3, #4
 80028ce:	e1ae      	b.n	8002c2e <jd_prepare+0x562>
			if (jd->infunc(jd, seg, len) != len) return JDR_INP;
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80028d4:	8bfa      	ldrh	r2, [r7, #30]
 80028d6:	69b9      	ldr	r1, [r7, #24]
 80028d8:	68f8      	ldr	r0, [r7, #12]
 80028da:	4798      	blx	r3
 80028dc:	4603      	mov	r3, r0
 80028de:	461a      	mov	r2, r3
 80028e0:	8bfb      	ldrh	r3, [r7, #30]
 80028e2:	4293      	cmp	r3, r2
 80028e4:	d001      	beq.n	80028ea <jd_prepare+0x21e>
 80028e6:	2302      	movs	r3, #2
 80028e8:	e1a1      	b.n	8002c2e <jd_prepare+0x562>

			jd->width = LDB_WORD(seg+3);		/* Image width in unit of pixel */
 80028ea:	69bb      	ldr	r3, [r7, #24]
 80028ec:	3303      	adds	r3, #3
 80028ee:	781b      	ldrb	r3, [r3, #0]
 80028f0:	021b      	lsls	r3, r3, #8
 80028f2:	b21a      	sxth	r2, r3
 80028f4:	69bb      	ldr	r3, [r7, #24]
 80028f6:	3304      	adds	r3, #4
 80028f8:	781b      	ldrb	r3, [r3, #0]
 80028fa:	b21b      	sxth	r3, r3
 80028fc:	4313      	orrs	r3, r2
 80028fe:	b21b      	sxth	r3, r3
 8002900:	b29a      	uxth	r2, r3
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	839a      	strh	r2, [r3, #28]
			jd->height = LDB_WORD(seg+1);		/* Image height in unit of pixel */
 8002906:	69bb      	ldr	r3, [r7, #24]
 8002908:	3301      	adds	r3, #1
 800290a:	781b      	ldrb	r3, [r3, #0]
 800290c:	021b      	lsls	r3, r3, #8
 800290e:	b21a      	sxth	r2, r3
 8002910:	69bb      	ldr	r3, [r7, #24]
 8002912:	3302      	adds	r3, #2
 8002914:	781b      	ldrb	r3, [r3, #0]
 8002916:	b21b      	sxth	r3, r3
 8002918:	4313      	orrs	r3, r2
 800291a:	b21b      	sxth	r3, r3
 800291c:	b29a      	uxth	r2, r3
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	83da      	strh	r2, [r3, #30]
			if (seg[5] != 3) return JDR_FMT3;	/* Err: Supports only Y/Cb/Cr format */
 8002922:	69bb      	ldr	r3, [r7, #24]
 8002924:	3305      	adds	r3, #5
 8002926:	781b      	ldrb	r3, [r3, #0]
 8002928:	2b03      	cmp	r3, #3
 800292a:	d001      	beq.n	8002930 <jd_prepare+0x264>
 800292c:	2308      	movs	r3, #8
 800292e:	e17e      	b.n	8002c2e <jd_prepare+0x562>

			/* Check three image components */
			for (i = 0; i < 3; i++) {
 8002930:	2300      	movs	r3, #0
 8002932:	847b      	strh	r3, [r7, #34]	; 0x22
 8002934:	e03f      	b.n	80029b6 <jd_prepare+0x2ea>
				b = seg[7 + 3 * i];							/* Get sampling factor */
 8002936:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8002938:	4613      	mov	r3, r2
 800293a:	005b      	lsls	r3, r3, #1
 800293c:	4413      	add	r3, r2
 800293e:	3307      	adds	r3, #7
 8002940:	461a      	mov	r2, r3
 8002942:	69bb      	ldr	r3, [r7, #24]
 8002944:	4413      	add	r3, r2
 8002946:	781b      	ldrb	r3, [r3, #0]
 8002948:	747b      	strb	r3, [r7, #17]
				if (!i) {	/* Y component */
 800294a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800294c:	2b00      	cmp	r3, #0
 800294e:	d116      	bne.n	800297e <jd_prepare+0x2b2>
					if (b != 0x11 && b != 0x22 && b != 0x21) {	/* Check sampling factor */
 8002950:	7c7b      	ldrb	r3, [r7, #17]
 8002952:	2b11      	cmp	r3, #17
 8002954:	d007      	beq.n	8002966 <jd_prepare+0x29a>
 8002956:	7c7b      	ldrb	r3, [r7, #17]
 8002958:	2b22      	cmp	r3, #34	; 0x22
 800295a:	d004      	beq.n	8002966 <jd_prepare+0x29a>
 800295c:	7c7b      	ldrb	r3, [r7, #17]
 800295e:	2b21      	cmp	r3, #33	; 0x21
 8002960:	d001      	beq.n	8002966 <jd_prepare+0x29a>
						return JDR_FMT3;					/* Err: Supports only 4:4:4, 4:2:0 or 4:2:2 */
 8002962:	2308      	movs	r3, #8
 8002964:	e163      	b.n	8002c2e <jd_prepare+0x562>
					}
					jd->msx = b >> 4; jd->msy = b & 15;		/* Size of MCU [blocks] */
 8002966:	7c7b      	ldrb	r3, [r7, #17]
 8002968:	091b      	lsrs	r3, r3, #4
 800296a:	b2da      	uxtb	r2, r3
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	739a      	strb	r2, [r3, #14]
 8002970:	7c7b      	ldrb	r3, [r7, #17]
 8002972:	f003 030f 	and.w	r3, r3, #15
 8002976:	b2da      	uxtb	r2, r3
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	73da      	strb	r2, [r3, #15]
 800297c:	e004      	b.n	8002988 <jd_prepare+0x2bc>
				} else {	/* Cb/Cr component */
					if (b != 0x11) return JDR_FMT3;			/* Err: Sampling factor of Cr/Cb must be 1 */
 800297e:	7c7b      	ldrb	r3, [r7, #17]
 8002980:	2b11      	cmp	r3, #17
 8002982:	d001      	beq.n	8002988 <jd_prepare+0x2bc>
 8002984:	2308      	movs	r3, #8
 8002986:	e152      	b.n	8002c2e <jd_prepare+0x562>
				}
				b = seg[8 + 3 * i];							/* Get dequantizer table ID for this component */
 8002988:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800298a:	4613      	mov	r3, r2
 800298c:	005b      	lsls	r3, r3, #1
 800298e:	4413      	add	r3, r2
 8002990:	3308      	adds	r3, #8
 8002992:	461a      	mov	r2, r3
 8002994:	69bb      	ldr	r3, [r7, #24]
 8002996:	4413      	add	r3, r2
 8002998:	781b      	ldrb	r3, [r3, #0]
 800299a:	747b      	strb	r3, [r7, #17]
				if (b > 3) return JDR_FMT3;					/* Err: Invalid ID */
 800299c:	7c7b      	ldrb	r3, [r7, #17]
 800299e:	2b03      	cmp	r3, #3
 80029a0:	d901      	bls.n	80029a6 <jd_prepare+0x2da>
 80029a2:	2308      	movs	r3, #8
 80029a4:	e143      	b.n	8002c2e <jd_prepare+0x562>
				jd->qtid[i] = b;
 80029a6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80029a8:	68fa      	ldr	r2, [r7, #12]
 80029aa:	4413      	add	r3, r2
 80029ac:	7c7a      	ldrb	r2, [r7, #17]
 80029ae:	741a      	strb	r2, [r3, #16]
			for (i = 0; i < 3; i++) {
 80029b0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80029b2:	3301      	adds	r3, #1
 80029b4:	847b      	strh	r3, [r7, #34]	; 0x22
 80029b6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80029b8:	2b02      	cmp	r3, #2
 80029ba:	d9bc      	bls.n	8002936 <jd_prepare+0x26a>
			}
			break;
 80029bc:	e136      	b.n	8002c2c <jd_prepare+0x560>

		case 0xDD:	/* DRI */
			/* Load segment data */
			if (len > JD_SZBUF) return JDR_MEM2;
 80029be:	8bfb      	ldrh	r3, [r7, #30]
 80029c0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80029c4:	d901      	bls.n	80029ca <jd_prepare+0x2fe>
 80029c6:	2304      	movs	r3, #4
 80029c8:	e131      	b.n	8002c2e <jd_prepare+0x562>
			if (jd->infunc(jd, seg, len) != len) return JDR_INP;
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029ce:	8bfa      	ldrh	r2, [r7, #30]
 80029d0:	69b9      	ldr	r1, [r7, #24]
 80029d2:	68f8      	ldr	r0, [r7, #12]
 80029d4:	4798      	blx	r3
 80029d6:	4603      	mov	r3, r0
 80029d8:	461a      	mov	r2, r3
 80029da:	8bfb      	ldrh	r3, [r7, #30]
 80029dc:	4293      	cmp	r3, r2
 80029de:	d001      	beq.n	80029e4 <jd_prepare+0x318>
 80029e0:	2302      	movs	r3, #2
 80029e2:	e124      	b.n	8002c2e <jd_prepare+0x562>

			/* Get restart interval (MCUs) */
			jd->nrst = LDB_WORD(seg);
 80029e4:	69bb      	ldr	r3, [r7, #24]
 80029e6:	781b      	ldrb	r3, [r3, #0]
 80029e8:	021b      	lsls	r3, r3, #8
 80029ea:	b21a      	sxth	r2, r3
 80029ec:	69bb      	ldr	r3, [r7, #24]
 80029ee:	3301      	adds	r3, #1
 80029f0:	781b      	ldrb	r3, [r3, #0]
 80029f2:	b21b      	sxth	r3, r3
 80029f4:	4313      	orrs	r3, r2
 80029f6:	b21b      	sxth	r3, r3
 80029f8:	b29a      	uxth	r2, r3
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	835a      	strh	r2, [r3, #26]
			break;
 80029fe:	e115      	b.n	8002c2c <jd_prepare+0x560>

		case 0xC4:	/* DHT */
			/* Load segment data */
			if (len > JD_SZBUF) return JDR_MEM2;
 8002a00:	8bfb      	ldrh	r3, [r7, #30]
 8002a02:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002a06:	d901      	bls.n	8002a0c <jd_prepare+0x340>
 8002a08:	2304      	movs	r3, #4
 8002a0a:	e110      	b.n	8002c2e <jd_prepare+0x562>
			if (jd->infunc(jd, seg, len) != len) return JDR_INP;
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a10:	8bfa      	ldrh	r2, [r7, #30]
 8002a12:	69b9      	ldr	r1, [r7, #24]
 8002a14:	68f8      	ldr	r0, [r7, #12]
 8002a16:	4798      	blx	r3
 8002a18:	4603      	mov	r3, r0
 8002a1a:	461a      	mov	r2, r3
 8002a1c:	8bfb      	ldrh	r3, [r7, #30]
 8002a1e:	4293      	cmp	r3, r2
 8002a20:	d001      	beq.n	8002a26 <jd_prepare+0x35a>
 8002a22:	2302      	movs	r3, #2
 8002a24:	e103      	b.n	8002c2e <jd_prepare+0x562>

			/* Create huffman tables */
			rc = create_huffman_tbl(jd, seg, len);
 8002a26:	8bfb      	ldrh	r3, [r7, #30]
 8002a28:	461a      	mov	r2, r3
 8002a2a:	69b9      	ldr	r1, [r7, #24]
 8002a2c:	68f8      	ldr	r0, [r7, #12]
 8002a2e:	f7ff fd77 	bl	8002520 <create_huffman_tbl>
 8002a32:	4603      	mov	r3, r0
 8002a34:	757b      	strb	r3, [r7, #21]
			if (rc) return rc;
 8002a36:	7d7b      	ldrb	r3, [r7, #21]
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	f000 80f4 	beq.w	8002c26 <jd_prepare+0x55a>
 8002a3e:	7d7b      	ldrb	r3, [r7, #21]
 8002a40:	e0f5      	b.n	8002c2e <jd_prepare+0x562>
			break;

		case 0xDB:	/* DQT */
			/* Load segment data */
			if (len > JD_SZBUF) return JDR_MEM2;
 8002a42:	8bfb      	ldrh	r3, [r7, #30]
 8002a44:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002a48:	d901      	bls.n	8002a4e <jd_prepare+0x382>
 8002a4a:	2304      	movs	r3, #4
 8002a4c:	e0ef      	b.n	8002c2e <jd_prepare+0x562>
			if (jd->infunc(jd, seg, len) != len) return JDR_INP;
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a52:	8bfa      	ldrh	r2, [r7, #30]
 8002a54:	69b9      	ldr	r1, [r7, #24]
 8002a56:	68f8      	ldr	r0, [r7, #12]
 8002a58:	4798      	blx	r3
 8002a5a:	4603      	mov	r3, r0
 8002a5c:	461a      	mov	r2, r3
 8002a5e:	8bfb      	ldrh	r3, [r7, #30]
 8002a60:	4293      	cmp	r3, r2
 8002a62:	d001      	beq.n	8002a68 <jd_prepare+0x39c>
 8002a64:	2302      	movs	r3, #2
 8002a66:	e0e2      	b.n	8002c2e <jd_prepare+0x562>

			/* Create de-quantizer tables */
			rc = create_qt_tbl(jd, seg, len);
 8002a68:	8bfb      	ldrh	r3, [r7, #30]
 8002a6a:	461a      	mov	r2, r3
 8002a6c:	69b9      	ldr	r1, [r7, #24]
 8002a6e:	68f8      	ldr	r0, [r7, #12]
 8002a70:	f7ff fcfa 	bl	8002468 <create_qt_tbl>
 8002a74:	4603      	mov	r3, r0
 8002a76:	757b      	strb	r3, [r7, #21]
			if (rc) return rc;
 8002a78:	7d7b      	ldrb	r3, [r7, #21]
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	f000 80d5 	beq.w	8002c2a <jd_prepare+0x55e>
 8002a80:	7d7b      	ldrb	r3, [r7, #21]
 8002a82:	e0d4      	b.n	8002c2e <jd_prepare+0x562>
			break;

		case 0xDA:	/* SOS */
			/* Load segment data */
			if (len > JD_SZBUF) return JDR_MEM2;
 8002a84:	8bfb      	ldrh	r3, [r7, #30]
 8002a86:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002a8a:	d901      	bls.n	8002a90 <jd_prepare+0x3c4>
 8002a8c:	2304      	movs	r3, #4
 8002a8e:	e0ce      	b.n	8002c2e <jd_prepare+0x562>
			if (jd->infunc(jd, seg, len) != len) return JDR_INP;
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a94:	8bfa      	ldrh	r2, [r7, #30]
 8002a96:	69b9      	ldr	r1, [r7, #24]
 8002a98:	68f8      	ldr	r0, [r7, #12]
 8002a9a:	4798      	blx	r3
 8002a9c:	4603      	mov	r3, r0
 8002a9e:	461a      	mov	r2, r3
 8002aa0:	8bfb      	ldrh	r3, [r7, #30]
 8002aa2:	4293      	cmp	r3, r2
 8002aa4:	d001      	beq.n	8002aaa <jd_prepare+0x3de>
 8002aa6:	2302      	movs	r3, #2
 8002aa8:	e0c1      	b.n	8002c2e <jd_prepare+0x562>

			if (!jd->width || !jd->height) return JDR_FMT1;	/* Err: Invalid image size */
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	8b9b      	ldrh	r3, [r3, #28]
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d003      	beq.n	8002aba <jd_prepare+0x3ee>
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	8bdb      	ldrh	r3, [r3, #30]
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d101      	bne.n	8002abe <jd_prepare+0x3f2>
 8002aba:	2306      	movs	r3, #6
 8002abc:	e0b7      	b.n	8002c2e <jd_prepare+0x562>

			if (seg[0] != 3) return JDR_FMT3;				/* Err: Supports only three color components format */
 8002abe:	69bb      	ldr	r3, [r7, #24]
 8002ac0:	781b      	ldrb	r3, [r3, #0]
 8002ac2:	2b03      	cmp	r3, #3
 8002ac4:	d001      	beq.n	8002aca <jd_prepare+0x3fe>
 8002ac6:	2308      	movs	r3, #8
 8002ac8:	e0b1      	b.n	8002c2e <jd_prepare+0x562>

			/* Check if all tables corresponding to each components have been loaded */
			for (i = 0; i < 3; i++) {
 8002aca:	2300      	movs	r3, #0
 8002acc:	847b      	strh	r3, [r7, #34]	; 0x22
 8002ace:	e036      	b.n	8002b3e <jd_prepare+0x472>
				b = seg[2 + 2 * i];	/* Get huffman table ID */
 8002ad0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8002ad2:	3301      	adds	r3, #1
 8002ad4:	005b      	lsls	r3, r3, #1
 8002ad6:	461a      	mov	r2, r3
 8002ad8:	69bb      	ldr	r3, [r7, #24]
 8002ada:	4413      	add	r3, r2
 8002adc:	781b      	ldrb	r3, [r3, #0]
 8002ade:	747b      	strb	r3, [r7, #17]
				if (b != 0x00 && b != 0x11)	return JDR_FMT3;	/* Err: Different table number for DC/AC element */
 8002ae0:	7c7b      	ldrb	r3, [r7, #17]
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d004      	beq.n	8002af0 <jd_prepare+0x424>
 8002ae6:	7c7b      	ldrb	r3, [r7, #17]
 8002ae8:	2b11      	cmp	r3, #17
 8002aea:	d001      	beq.n	8002af0 <jd_prepare+0x424>
 8002aec:	2308      	movs	r3, #8
 8002aee:	e09e      	b.n	8002c2e <jd_prepare+0x562>
				b = i ? 1 : 0;
 8002af0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	bf14      	ite	ne
 8002af6:	2301      	movne	r3, #1
 8002af8:	2300      	moveq	r3, #0
 8002afa:	b2db      	uxtb	r3, r3
 8002afc:	747b      	strb	r3, [r7, #17]
				if (!jd->huffbits[b][0] || !jd->huffbits[b][1]) {	/* Check dc/ac huffman table for this component */
 8002afe:	7c7a      	ldrb	r2, [r7, #17]
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	3204      	adds	r2, #4
 8002b04:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d006      	beq.n	8002b1a <jd_prepare+0x44e>
 8002b0c:	7c7b      	ldrb	r3, [r7, #17]
 8002b0e:	68fa      	ldr	r2, [r7, #12]
 8002b10:	00db      	lsls	r3, r3, #3
 8002b12:	4413      	add	r3, r2
 8002b14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d101      	bne.n	8002b1e <jd_prepare+0x452>
					return JDR_FMT1;					/* Err: Nnot loaded */
 8002b1a:	2306      	movs	r3, #6
 8002b1c:	e087      	b.n	8002c2e <jd_prepare+0x562>
				}
				if (!jd->qttbl[jd->qtid[i]]) {			/* Check dequantizer table for this component */
 8002b1e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8002b20:	68fa      	ldr	r2, [r7, #12]
 8002b22:	4413      	add	r3, r2
 8002b24:	7c1b      	ldrb	r3, [r3, #16]
 8002b26:	461a      	mov	r2, r3
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	3214      	adds	r2, #20
 8002b2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d101      	bne.n	8002b38 <jd_prepare+0x46c>
					return JDR_FMT1;					/* Err: Not loaded */
 8002b34:	2306      	movs	r3, #6
 8002b36:	e07a      	b.n	8002c2e <jd_prepare+0x562>
			for (i = 0; i < 3; i++) {
 8002b38:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8002b3a:	3301      	adds	r3, #1
 8002b3c:	847b      	strh	r3, [r7, #34]	; 0x22
 8002b3e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8002b40:	2b02      	cmp	r3, #2
 8002b42:	d9c5      	bls.n	8002ad0 <jd_prepare+0x404>
				}
			}

			/* Allocate working buffer for MCU and RGB */
			n = jd->msy * jd->msx;						/* Number of Y blocks in the MCU */
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	7bdb      	ldrb	r3, [r3, #15]
 8002b48:	b29a      	uxth	r2, r3
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	7b9b      	ldrb	r3, [r3, #14]
 8002b4e:	b29b      	uxth	r3, r3
 8002b50:	fb12 f303 	smulbb	r3, r2, r3
 8002b54:	827b      	strh	r3, [r7, #18]
			if (!n) return JDR_FMT1;					/* Err: SOF0 has not been loaded */
 8002b56:	8a7b      	ldrh	r3, [r7, #18]
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d101      	bne.n	8002b60 <jd_prepare+0x494>
 8002b5c:	2306      	movs	r3, #6
 8002b5e:	e066      	b.n	8002c2e <jd_prepare+0x562>
			len = n * 64 * 2 + 64;						/* Allocate buffer for IDCT and RGB output */
 8002b60:	8a7b      	ldrh	r3, [r7, #18]
 8002b62:	01db      	lsls	r3, r3, #7
 8002b64:	b29b      	uxth	r3, r3
 8002b66:	3340      	adds	r3, #64	; 0x40
 8002b68:	83fb      	strh	r3, [r7, #30]
			if (len < 256) len = 256;					/* but at least 256 byte is required for IDCT */
 8002b6a:	8bfb      	ldrh	r3, [r7, #30]
 8002b6c:	2bff      	cmp	r3, #255	; 0xff
 8002b6e:	d802      	bhi.n	8002b76 <jd_prepare+0x4aa>
 8002b70:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002b74:	83fb      	strh	r3, [r7, #30]
			jd->workbuf = alloc_pool(jd, len);			/* and it may occupy a part of following MCU working buffer for RGB output */
 8002b76:	8bfb      	ldrh	r3, [r7, #30]
 8002b78:	4619      	mov	r1, r3
 8002b7a:	68f8      	ldr	r0, [r7, #12]
 8002b7c:	f7ff fc47 	bl	800240e <alloc_pool>
 8002b80:	4602      	mov	r2, r0
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	661a      	str	r2, [r3, #96]	; 0x60
			if (!jd->workbuf) return JDR_MEM1;			/* Err: not enough memory */
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d101      	bne.n	8002b92 <jd_prepare+0x4c6>
 8002b8e:	2303      	movs	r3, #3
 8002b90:	e04d      	b.n	8002c2e <jd_prepare+0x562>
			jd->mcubuf = (uint8_t*)alloc_pool(jd, (uint16_t)((n + 2) * 64));	/* Allocate MCU working buffer */
 8002b92:	8a7b      	ldrh	r3, [r7, #18]
 8002b94:	3302      	adds	r3, #2
 8002b96:	b29b      	uxth	r3, r3
 8002b98:	019b      	lsls	r3, r3, #6
 8002b9a:	b29b      	uxth	r3, r3
 8002b9c:	4619      	mov	r1, r3
 8002b9e:	68f8      	ldr	r0, [r7, #12]
 8002ba0:	f7ff fc35 	bl	800240e <alloc_pool>
 8002ba4:	4602      	mov	r2, r0
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	665a      	str	r2, [r3, #100]	; 0x64
			if (!jd->mcubuf) return JDR_MEM1;			/* Err: not enough memory */
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d101      	bne.n	8002bb6 <jd_prepare+0x4ea>
 8002bb2:	2303      	movs	r3, #3
 8002bb4:	e03b      	b.n	8002c2e <jd_prepare+0x562>

			/* Pre-load the JPEG data to extract it from the bit stream */
			jd->dptr = seg; jd->dctr = 0; jd->dmsk = 0;	/* Prepare to read bit stream */
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	69ba      	ldr	r2, [r7, #24]
 8002bba:	605a      	str	r2, [r3, #4]
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	801a      	strh	r2, [r3, #0]
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	2200      	movs	r2, #0
 8002bc6:	731a      	strb	r2, [r3, #12]
			if (ofs %= JD_SZBUF) {						/* Align read offset to JD_SZBUF */
 8002bc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002bce:	627b      	str	r3, [r7, #36]	; 0x24
 8002bd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d015      	beq.n	8002c02 <jd_prepare+0x536>
				jd->dctr = jd->infunc(jd, seg + ofs, (uint16_t)(JD_SZBUF - ofs));
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002bda:	69b9      	ldr	r1, [r7, #24]
 8002bdc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002bde:	4411      	add	r1, r2
 8002be0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002be2:	b292      	uxth	r2, r2
 8002be4:	f5c2 7200 	rsb	r2, r2, #512	; 0x200
 8002be8:	b292      	uxth	r2, r2
 8002bea:	68f8      	ldr	r0, [r7, #12]
 8002bec:	4798      	blx	r3
 8002bee:	4603      	mov	r3, r0
 8002bf0:	461a      	mov	r2, r3
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	801a      	strh	r2, [r3, #0]
				jd->dptr = seg + ofs - 1;
 8002bf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bf8:	3b01      	subs	r3, #1
 8002bfa:	69ba      	ldr	r2, [r7, #24]
 8002bfc:	441a      	add	r2, r3
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	605a      	str	r2, [r3, #4]
			}

			return JDR_OK;		/* Initialization succeeded. Ready to decompress the JPEG image. */
 8002c02:	2300      	movs	r3, #0
 8002c04:	e013      	b.n	8002c2e <jd_prepare+0x562>
		case 0xCB:	/* SOF11 */
		case 0xCD:	/* SOF13 */
		case 0xCE:	/* SOF14 */
		case 0xCF:	/* SOF15 */
		case 0xD9:	/* EOI */
			return JDR_FMT3;	/* Unsuppoted JPEG standard (may be progressive JPEG) */
 8002c06:	2308      	movs	r3, #8
 8002c08:	e011      	b.n	8002c2e <jd_prepare+0x562>

		default:	/* Unknown segment (comment, exif or etc..) */
			/* Skip segment data */
			if (jd->infunc(jd, 0, len) != len) {	/* Null pointer specifies to skip bytes of stream */
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c0e:	8bfa      	ldrh	r2, [r7, #30]
 8002c10:	2100      	movs	r1, #0
 8002c12:	68f8      	ldr	r0, [r7, #12]
 8002c14:	4798      	blx	r3
 8002c16:	4603      	mov	r3, r0
 8002c18:	461a      	mov	r2, r3
 8002c1a:	8bfb      	ldrh	r3, [r7, #30]
 8002c1c:	4293      	cmp	r3, r2
 8002c1e:	f43f add7 	beq.w	80027d0 <jd_prepare+0x104>
				return JDR_INP;
 8002c22:	2302      	movs	r3, #2
 8002c24:	e003      	b.n	8002c2e <jd_prepare+0x562>
			break;
 8002c26:	bf00      	nop
 8002c28:	e5d2      	b.n	80027d0 <jd_prepare+0x104>
			break;
 8002c2a:	bf00      	nop
		if (jd->infunc(jd, seg, 4) != 4) return JDR_INP;
 8002c2c:	e5d0      	b.n	80027d0 <jd_prepare+0x104>
			}
		}
	}
}
 8002c2e:	4618      	mov	r0, r3
 8002c30:	3728      	adds	r7, #40	; 0x28
 8002c32:	46bd      	mov	sp, r7
 8002c34:	bd80      	pop	{r7, pc}
 8002c36:	bf00      	nop

08002c38 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002c3c:	2003      	movs	r0, #3
 8002c3e:	f000 f94d 	bl	8002edc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002c42:	2000      	movs	r0, #0
 8002c44:	f000 f806 	bl	8002c54 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002c48:	f7ff f8c6 	bl	8001dd8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002c4c:	2300      	movs	r3, #0
}
 8002c4e:	4618      	mov	r0, r3
 8002c50:	bd80      	pop	{r7, pc}
	...

08002c54 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002c54:	b580      	push	{r7, lr}
 8002c56:	b082      	sub	sp, #8
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002c5c:	4b12      	ldr	r3, [pc, #72]	; (8002ca8 <HAL_InitTick+0x54>)
 8002c5e:	681a      	ldr	r2, [r3, #0]
 8002c60:	4b12      	ldr	r3, [pc, #72]	; (8002cac <HAL_InitTick+0x58>)
 8002c62:	781b      	ldrb	r3, [r3, #0]
 8002c64:	4619      	mov	r1, r3
 8002c66:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002c6a:	fbb3 f3f1 	udiv	r3, r3, r1
 8002c6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c72:	4618      	mov	r0, r3
 8002c74:	f000 f967 	bl	8002f46 <HAL_SYSTICK_Config>
 8002c78:	4603      	mov	r3, r0
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d001      	beq.n	8002c82 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002c7e:	2301      	movs	r3, #1
 8002c80:	e00e      	b.n	8002ca0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	2b0f      	cmp	r3, #15
 8002c86:	d80a      	bhi.n	8002c9e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002c88:	2200      	movs	r2, #0
 8002c8a:	6879      	ldr	r1, [r7, #4]
 8002c8c:	f04f 30ff 	mov.w	r0, #4294967295
 8002c90:	f000 f92f 	bl	8002ef2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002c94:	4a06      	ldr	r2, [pc, #24]	; (8002cb0 <HAL_InitTick+0x5c>)
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	e000      	b.n	8002ca0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002c9e:	2301      	movs	r3, #1
}
 8002ca0:	4618      	mov	r0, r3
 8002ca2:	3708      	adds	r7, #8
 8002ca4:	46bd      	mov	sp, r7
 8002ca6:	bd80      	pop	{r7, pc}
 8002ca8:	200004c0 	.word	0x200004c0
 8002cac:	200004c8 	.word	0x200004c8
 8002cb0:	200004c4 	.word	0x200004c4

08002cb4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002cb4:	b480      	push	{r7}
 8002cb6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002cb8:	4b06      	ldr	r3, [pc, #24]	; (8002cd4 <HAL_IncTick+0x20>)
 8002cba:	781b      	ldrb	r3, [r3, #0]
 8002cbc:	461a      	mov	r2, r3
 8002cbe:	4b06      	ldr	r3, [pc, #24]	; (8002cd8 <HAL_IncTick+0x24>)
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	4413      	add	r3, r2
 8002cc4:	4a04      	ldr	r2, [pc, #16]	; (8002cd8 <HAL_IncTick+0x24>)
 8002cc6:	6013      	str	r3, [r2, #0]
}
 8002cc8:	bf00      	nop
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd0:	4770      	bx	lr
 8002cd2:	bf00      	nop
 8002cd4:	200004c8 	.word	0x200004c8
 8002cd8:	2000f9f0 	.word	0x2000f9f0

08002cdc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002cdc:	b480      	push	{r7}
 8002cde:	af00      	add	r7, sp, #0
  return uwTick;
 8002ce0:	4b03      	ldr	r3, [pc, #12]	; (8002cf0 <HAL_GetTick+0x14>)
 8002ce2:	681b      	ldr	r3, [r3, #0]
}
 8002ce4:	4618      	mov	r0, r3
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cec:	4770      	bx	lr
 8002cee:	bf00      	nop
 8002cf0:	2000f9f0 	.word	0x2000f9f0

08002cf4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	b084      	sub	sp, #16
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002cfc:	f7ff ffee 	bl	8002cdc <HAL_GetTick>
 8002d00:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d0c:	d005      	beq.n	8002d1a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002d0e:	4b0a      	ldr	r3, [pc, #40]	; (8002d38 <HAL_Delay+0x44>)
 8002d10:	781b      	ldrb	r3, [r3, #0]
 8002d12:	461a      	mov	r2, r3
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	4413      	add	r3, r2
 8002d18:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002d1a:	bf00      	nop
 8002d1c:	f7ff ffde 	bl	8002cdc <HAL_GetTick>
 8002d20:	4602      	mov	r2, r0
 8002d22:	68bb      	ldr	r3, [r7, #8]
 8002d24:	1ad3      	subs	r3, r2, r3
 8002d26:	68fa      	ldr	r2, [r7, #12]
 8002d28:	429a      	cmp	r2, r3
 8002d2a:	d8f7      	bhi.n	8002d1c <HAL_Delay+0x28>
  {
  }
}
 8002d2c:	bf00      	nop
 8002d2e:	bf00      	nop
 8002d30:	3710      	adds	r7, #16
 8002d32:	46bd      	mov	sp, r7
 8002d34:	bd80      	pop	{r7, pc}
 8002d36:	bf00      	nop
 8002d38:	200004c8 	.word	0x200004c8

08002d3c <__NVIC_SetPriorityGrouping>:
{
 8002d3c:	b480      	push	{r7}
 8002d3e:	b085      	sub	sp, #20
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	f003 0307 	and.w	r3, r3, #7
 8002d4a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002d4c:	4b0b      	ldr	r3, [pc, #44]	; (8002d7c <__NVIC_SetPriorityGrouping+0x40>)
 8002d4e:	68db      	ldr	r3, [r3, #12]
 8002d50:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002d52:	68ba      	ldr	r2, [r7, #8]
 8002d54:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002d58:	4013      	ands	r3, r2
 8002d5a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002d60:	68bb      	ldr	r3, [r7, #8]
 8002d62:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002d64:	4b06      	ldr	r3, [pc, #24]	; (8002d80 <__NVIC_SetPriorityGrouping+0x44>)
 8002d66:	4313      	orrs	r3, r2
 8002d68:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002d6a:	4a04      	ldr	r2, [pc, #16]	; (8002d7c <__NVIC_SetPriorityGrouping+0x40>)
 8002d6c:	68bb      	ldr	r3, [r7, #8]
 8002d6e:	60d3      	str	r3, [r2, #12]
}
 8002d70:	bf00      	nop
 8002d72:	3714      	adds	r7, #20
 8002d74:	46bd      	mov	sp, r7
 8002d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d7a:	4770      	bx	lr
 8002d7c:	e000ed00 	.word	0xe000ed00
 8002d80:	05fa0000 	.word	0x05fa0000

08002d84 <__NVIC_GetPriorityGrouping>:
{
 8002d84:	b480      	push	{r7}
 8002d86:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002d88:	4b04      	ldr	r3, [pc, #16]	; (8002d9c <__NVIC_GetPriorityGrouping+0x18>)
 8002d8a:	68db      	ldr	r3, [r3, #12]
 8002d8c:	0a1b      	lsrs	r3, r3, #8
 8002d8e:	f003 0307 	and.w	r3, r3, #7
}
 8002d92:	4618      	mov	r0, r3
 8002d94:	46bd      	mov	sp, r7
 8002d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d9a:	4770      	bx	lr
 8002d9c:	e000ed00 	.word	0xe000ed00

08002da0 <__NVIC_EnableIRQ>:
{
 8002da0:	b480      	push	{r7}
 8002da2:	b083      	sub	sp, #12
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	4603      	mov	r3, r0
 8002da8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002daa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	db0b      	blt.n	8002dca <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002db2:	79fb      	ldrb	r3, [r7, #7]
 8002db4:	f003 021f 	and.w	r2, r3, #31
 8002db8:	4907      	ldr	r1, [pc, #28]	; (8002dd8 <__NVIC_EnableIRQ+0x38>)
 8002dba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dbe:	095b      	lsrs	r3, r3, #5
 8002dc0:	2001      	movs	r0, #1
 8002dc2:	fa00 f202 	lsl.w	r2, r0, r2
 8002dc6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002dca:	bf00      	nop
 8002dcc:	370c      	adds	r7, #12
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd4:	4770      	bx	lr
 8002dd6:	bf00      	nop
 8002dd8:	e000e100 	.word	0xe000e100

08002ddc <__NVIC_SetPriority>:
{
 8002ddc:	b480      	push	{r7}
 8002dde:	b083      	sub	sp, #12
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	4603      	mov	r3, r0
 8002de4:	6039      	str	r1, [r7, #0]
 8002de6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002de8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	db0a      	blt.n	8002e06 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002df0:	683b      	ldr	r3, [r7, #0]
 8002df2:	b2da      	uxtb	r2, r3
 8002df4:	490c      	ldr	r1, [pc, #48]	; (8002e28 <__NVIC_SetPriority+0x4c>)
 8002df6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dfa:	0112      	lsls	r2, r2, #4
 8002dfc:	b2d2      	uxtb	r2, r2
 8002dfe:	440b      	add	r3, r1
 8002e00:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002e04:	e00a      	b.n	8002e1c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e06:	683b      	ldr	r3, [r7, #0]
 8002e08:	b2da      	uxtb	r2, r3
 8002e0a:	4908      	ldr	r1, [pc, #32]	; (8002e2c <__NVIC_SetPriority+0x50>)
 8002e0c:	79fb      	ldrb	r3, [r7, #7]
 8002e0e:	f003 030f 	and.w	r3, r3, #15
 8002e12:	3b04      	subs	r3, #4
 8002e14:	0112      	lsls	r2, r2, #4
 8002e16:	b2d2      	uxtb	r2, r2
 8002e18:	440b      	add	r3, r1
 8002e1a:	761a      	strb	r2, [r3, #24]
}
 8002e1c:	bf00      	nop
 8002e1e:	370c      	adds	r7, #12
 8002e20:	46bd      	mov	sp, r7
 8002e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e26:	4770      	bx	lr
 8002e28:	e000e100 	.word	0xe000e100
 8002e2c:	e000ed00 	.word	0xe000ed00

08002e30 <NVIC_EncodePriority>:
{
 8002e30:	b480      	push	{r7}
 8002e32:	b089      	sub	sp, #36	; 0x24
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	60f8      	str	r0, [r7, #12]
 8002e38:	60b9      	str	r1, [r7, #8]
 8002e3a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	f003 0307 	and.w	r3, r3, #7
 8002e42:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002e44:	69fb      	ldr	r3, [r7, #28]
 8002e46:	f1c3 0307 	rsb	r3, r3, #7
 8002e4a:	2b04      	cmp	r3, #4
 8002e4c:	bf28      	it	cs
 8002e4e:	2304      	movcs	r3, #4
 8002e50:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002e52:	69fb      	ldr	r3, [r7, #28]
 8002e54:	3304      	adds	r3, #4
 8002e56:	2b06      	cmp	r3, #6
 8002e58:	d902      	bls.n	8002e60 <NVIC_EncodePriority+0x30>
 8002e5a:	69fb      	ldr	r3, [r7, #28]
 8002e5c:	3b03      	subs	r3, #3
 8002e5e:	e000      	b.n	8002e62 <NVIC_EncodePriority+0x32>
 8002e60:	2300      	movs	r3, #0
 8002e62:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e64:	f04f 32ff 	mov.w	r2, #4294967295
 8002e68:	69bb      	ldr	r3, [r7, #24]
 8002e6a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e6e:	43da      	mvns	r2, r3
 8002e70:	68bb      	ldr	r3, [r7, #8]
 8002e72:	401a      	ands	r2, r3
 8002e74:	697b      	ldr	r3, [r7, #20]
 8002e76:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002e78:	f04f 31ff 	mov.w	r1, #4294967295
 8002e7c:	697b      	ldr	r3, [r7, #20]
 8002e7e:	fa01 f303 	lsl.w	r3, r1, r3
 8002e82:	43d9      	mvns	r1, r3
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e88:	4313      	orrs	r3, r2
}
 8002e8a:	4618      	mov	r0, r3
 8002e8c:	3724      	adds	r7, #36	; 0x24
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e94:	4770      	bx	lr
	...

08002e98 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	b082      	sub	sp, #8
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	3b01      	subs	r3, #1
 8002ea4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002ea8:	d301      	bcc.n	8002eae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002eaa:	2301      	movs	r3, #1
 8002eac:	e00f      	b.n	8002ece <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002eae:	4a0a      	ldr	r2, [pc, #40]	; (8002ed8 <SysTick_Config+0x40>)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	3b01      	subs	r3, #1
 8002eb4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002eb6:	210f      	movs	r1, #15
 8002eb8:	f04f 30ff 	mov.w	r0, #4294967295
 8002ebc:	f7ff ff8e 	bl	8002ddc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002ec0:	4b05      	ldr	r3, [pc, #20]	; (8002ed8 <SysTick_Config+0x40>)
 8002ec2:	2200      	movs	r2, #0
 8002ec4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002ec6:	4b04      	ldr	r3, [pc, #16]	; (8002ed8 <SysTick_Config+0x40>)
 8002ec8:	2207      	movs	r2, #7
 8002eca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002ecc:	2300      	movs	r3, #0
}
 8002ece:	4618      	mov	r0, r3
 8002ed0:	3708      	adds	r7, #8
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	bd80      	pop	{r7, pc}
 8002ed6:	bf00      	nop
 8002ed8:	e000e010 	.word	0xe000e010

08002edc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	b082      	sub	sp, #8
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002ee4:	6878      	ldr	r0, [r7, #4]
 8002ee6:	f7ff ff29 	bl	8002d3c <__NVIC_SetPriorityGrouping>
}
 8002eea:	bf00      	nop
 8002eec:	3708      	adds	r7, #8
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	bd80      	pop	{r7, pc}

08002ef2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002ef2:	b580      	push	{r7, lr}
 8002ef4:	b086      	sub	sp, #24
 8002ef6:	af00      	add	r7, sp, #0
 8002ef8:	4603      	mov	r3, r0
 8002efa:	60b9      	str	r1, [r7, #8]
 8002efc:	607a      	str	r2, [r7, #4]
 8002efe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002f00:	2300      	movs	r3, #0
 8002f02:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002f04:	f7ff ff3e 	bl	8002d84 <__NVIC_GetPriorityGrouping>
 8002f08:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002f0a:	687a      	ldr	r2, [r7, #4]
 8002f0c:	68b9      	ldr	r1, [r7, #8]
 8002f0e:	6978      	ldr	r0, [r7, #20]
 8002f10:	f7ff ff8e 	bl	8002e30 <NVIC_EncodePriority>
 8002f14:	4602      	mov	r2, r0
 8002f16:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f1a:	4611      	mov	r1, r2
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	f7ff ff5d 	bl	8002ddc <__NVIC_SetPriority>
}
 8002f22:	bf00      	nop
 8002f24:	3718      	adds	r7, #24
 8002f26:	46bd      	mov	sp, r7
 8002f28:	bd80      	pop	{r7, pc}

08002f2a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f2a:	b580      	push	{r7, lr}
 8002f2c:	b082      	sub	sp, #8
 8002f2e:	af00      	add	r7, sp, #0
 8002f30:	4603      	mov	r3, r0
 8002f32:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002f34:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f38:	4618      	mov	r0, r3
 8002f3a:	f7ff ff31 	bl	8002da0 <__NVIC_EnableIRQ>
}
 8002f3e:	bf00      	nop
 8002f40:	3708      	adds	r7, #8
 8002f42:	46bd      	mov	sp, r7
 8002f44:	bd80      	pop	{r7, pc}

08002f46 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002f46:	b580      	push	{r7, lr}
 8002f48:	b082      	sub	sp, #8
 8002f4a:	af00      	add	r7, sp, #0
 8002f4c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002f4e:	6878      	ldr	r0, [r7, #4]
 8002f50:	f7ff ffa2 	bl	8002e98 <SysTick_Config>
 8002f54:	4603      	mov	r3, r0
}
 8002f56:	4618      	mov	r0, r3
 8002f58:	3708      	adds	r7, #8
 8002f5a:	46bd      	mov	sp, r7
 8002f5c:	bd80      	pop	{r7, pc}
	...

08002f60 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	b082      	sub	sp, #8
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d101      	bne.n	8002f72 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8002f6e:	2301      	movs	r3, #1
 8002f70:	e054      	b.n	800301c <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	7f5b      	ldrb	r3, [r3, #29]
 8002f76:	b2db      	uxtb	r3, r3
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d105      	bne.n	8002f88 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	2200      	movs	r2, #0
 8002f80:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8002f82:	6878      	ldr	r0, [r7, #4]
 8002f84:	f7fd ff18 	bl	8000db8 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	2202      	movs	r2, #2
 8002f8c:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	791b      	ldrb	r3, [r3, #4]
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d10c      	bne.n	8002fb0 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	4a22      	ldr	r2, [pc, #136]	; (8003024 <HAL_CRC_Init+0xc4>)
 8002f9c:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	689a      	ldr	r2, [r3, #8]
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f022 0218 	bic.w	r2, r2, #24
 8002fac:	609a      	str	r2, [r3, #8]
 8002fae:	e00c      	b.n	8002fca <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	6899      	ldr	r1, [r3, #8]
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	68db      	ldr	r3, [r3, #12]
 8002fb8:	461a      	mov	r2, r3
 8002fba:	6878      	ldr	r0, [r7, #4]
 8002fbc:	f000 f834 	bl	8003028 <HAL_CRCEx_Polynomial_Set>
 8002fc0:	4603      	mov	r3, r0
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d001      	beq.n	8002fca <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 8002fc6:	2301      	movs	r3, #1
 8002fc8:	e028      	b.n	800301c <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	795b      	ldrb	r3, [r3, #5]
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d105      	bne.n	8002fde <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f04f 32ff 	mov.w	r2, #4294967295
 8002fda:	611a      	str	r2, [r3, #16]
 8002fdc:	e004      	b.n	8002fe8 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	687a      	ldr	r2, [r7, #4]
 8002fe4:	6912      	ldr	r2, [r2, #16]
 8002fe6:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	689b      	ldr	r3, [r3, #8]
 8002fee:	f023 0160 	bic.w	r1, r3, #96	; 0x60
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	695a      	ldr	r2, [r3, #20]
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	430a      	orrs	r2, r1
 8002ffc:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	689b      	ldr	r3, [r3, #8]
 8003004:	f023 0180 	bic.w	r1, r3, #128	; 0x80
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	699a      	ldr	r2, [r3, #24]
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	430a      	orrs	r2, r1
 8003012:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	2201      	movs	r2, #1
 8003018:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 800301a:	2300      	movs	r3, #0
}
 800301c:	4618      	mov	r0, r3
 800301e:	3708      	adds	r7, #8
 8003020:	46bd      	mov	sp, r7
 8003022:	bd80      	pop	{r7, pc}
 8003024:	04c11db7 	.word	0x04c11db7

08003028 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8003028:	b480      	push	{r7}
 800302a:	b087      	sub	sp, #28
 800302c:	af00      	add	r7, sp, #0
 800302e:	60f8      	str	r0, [r7, #12]
 8003030:	60b9      	str	r1, [r7, #8]
 8003032:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003034:	2300      	movs	r3, #0
 8003036:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8003038:	231f      	movs	r3, #31
 800303a:	613b      	str	r3, [r7, #16]
   * definition. HAL_ERROR is reported if Pol degree is
   * larger than that indicated by PolyLength.
   * Look for MSB position: msb will contain the degree of
   *  the second to the largest polynomial member. E.g., for
   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
  while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 800303c:	bf00      	nop
 800303e:	693b      	ldr	r3, [r7, #16]
 8003040:	1e5a      	subs	r2, r3, #1
 8003042:	613a      	str	r2, [r7, #16]
 8003044:	2b00      	cmp	r3, #0
 8003046:	d009      	beq.n	800305c <HAL_CRCEx_Polynomial_Set+0x34>
 8003048:	693b      	ldr	r3, [r7, #16]
 800304a:	f003 031f 	and.w	r3, r3, #31
 800304e:	68ba      	ldr	r2, [r7, #8]
 8003050:	fa22 f303 	lsr.w	r3, r2, r3
 8003054:	f003 0301 	and.w	r3, r3, #1
 8003058:	2b00      	cmp	r3, #0
 800305a:	d0f0      	beq.n	800303e <HAL_CRCEx_Polynomial_Set+0x16>
  {
  }

  switch (PolyLength)
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	2b18      	cmp	r3, #24
 8003060:	d846      	bhi.n	80030f0 <HAL_CRCEx_Polynomial_Set+0xc8>
 8003062:	a201      	add	r2, pc, #4	; (adr r2, 8003068 <HAL_CRCEx_Polynomial_Set+0x40>)
 8003064:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003068:	080030f7 	.word	0x080030f7
 800306c:	080030f1 	.word	0x080030f1
 8003070:	080030f1 	.word	0x080030f1
 8003074:	080030f1 	.word	0x080030f1
 8003078:	080030f1 	.word	0x080030f1
 800307c:	080030f1 	.word	0x080030f1
 8003080:	080030f1 	.word	0x080030f1
 8003084:	080030f1 	.word	0x080030f1
 8003088:	080030e5 	.word	0x080030e5
 800308c:	080030f1 	.word	0x080030f1
 8003090:	080030f1 	.word	0x080030f1
 8003094:	080030f1 	.word	0x080030f1
 8003098:	080030f1 	.word	0x080030f1
 800309c:	080030f1 	.word	0x080030f1
 80030a0:	080030f1 	.word	0x080030f1
 80030a4:	080030f1 	.word	0x080030f1
 80030a8:	080030d9 	.word	0x080030d9
 80030ac:	080030f1 	.word	0x080030f1
 80030b0:	080030f1 	.word	0x080030f1
 80030b4:	080030f1 	.word	0x080030f1
 80030b8:	080030f1 	.word	0x080030f1
 80030bc:	080030f1 	.word	0x080030f1
 80030c0:	080030f1 	.word	0x080030f1
 80030c4:	080030f1 	.word	0x080030f1
 80030c8:	080030cd 	.word	0x080030cd
  {
    case CRC_POLYLENGTH_7B:
      if (msb >= HAL_CRC_LENGTH_7B)
 80030cc:	693b      	ldr	r3, [r7, #16]
 80030ce:	2b06      	cmp	r3, #6
 80030d0:	d913      	bls.n	80030fa <HAL_CRCEx_Polynomial_Set+0xd2>
      {
        status =   HAL_ERROR;
 80030d2:	2301      	movs	r3, #1
 80030d4:	75fb      	strb	r3, [r7, #23]
      }
      break;
 80030d6:	e010      	b.n	80030fa <HAL_CRCEx_Polynomial_Set+0xd2>
    case CRC_POLYLENGTH_8B:
      if (msb >= HAL_CRC_LENGTH_8B)
 80030d8:	693b      	ldr	r3, [r7, #16]
 80030da:	2b07      	cmp	r3, #7
 80030dc:	d90f      	bls.n	80030fe <HAL_CRCEx_Polynomial_Set+0xd6>
      {
        status =   HAL_ERROR;
 80030de:	2301      	movs	r3, #1
 80030e0:	75fb      	strb	r3, [r7, #23]
      }
      break;
 80030e2:	e00c      	b.n	80030fe <HAL_CRCEx_Polynomial_Set+0xd6>
    case CRC_POLYLENGTH_16B:
      if (msb >= HAL_CRC_LENGTH_16B)
 80030e4:	693b      	ldr	r3, [r7, #16]
 80030e6:	2b0f      	cmp	r3, #15
 80030e8:	d90b      	bls.n	8003102 <HAL_CRCEx_Polynomial_Set+0xda>
      {
        status =   HAL_ERROR;
 80030ea:	2301      	movs	r3, #1
 80030ec:	75fb      	strb	r3, [r7, #23]
      }
      break;
 80030ee:	e008      	b.n	8003102 <HAL_CRCEx_Polynomial_Set+0xda>

    case CRC_POLYLENGTH_32B:
      /* no polynomial definition vs. polynomial length issue possible */
      break;
    default:
      status =  HAL_ERROR;
 80030f0:	2301      	movs	r3, #1
 80030f2:	75fb      	strb	r3, [r7, #23]
      break;
 80030f4:	e006      	b.n	8003104 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 80030f6:	bf00      	nop
 80030f8:	e004      	b.n	8003104 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 80030fa:	bf00      	nop
 80030fc:	e002      	b.n	8003104 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 80030fe:	bf00      	nop
 8003100:	e000      	b.n	8003104 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8003102:	bf00      	nop
  }
  if (status == HAL_OK)
 8003104:	7dfb      	ldrb	r3, [r7, #23]
 8003106:	2b00      	cmp	r3, #0
 8003108:	d10d      	bne.n	8003126 <HAL_CRCEx_Polynomial_Set+0xfe>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	68ba      	ldr	r2, [r7, #8]
 8003110:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	689b      	ldr	r3, [r3, #8]
 8003118:	f023 0118 	bic.w	r1, r3, #24
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	687a      	ldr	r2, [r7, #4]
 8003122:	430a      	orrs	r2, r1
 8003124:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8003126:	7dfb      	ldrb	r3, [r7, #23]
}
 8003128:	4618      	mov	r0, r3
 800312a:	371c      	adds	r7, #28
 800312c:	46bd      	mov	sp, r7
 800312e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003132:	4770      	bx	lr

08003134 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	b086      	sub	sp, #24
 8003138:	af00      	add	r7, sp, #0
 800313a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800313c:	2300      	movs	r3, #0
 800313e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003140:	f7ff fdcc 	bl	8002cdc <HAL_GetTick>
 8003144:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	2b00      	cmp	r3, #0
 800314a:	d101      	bne.n	8003150 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800314c:	2301      	movs	r3, #1
 800314e:	e099      	b.n	8003284 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	2202      	movs	r2, #2
 8003154:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	2200      	movs	r2, #0
 800315c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	681a      	ldr	r2, [r3, #0]
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f022 0201 	bic.w	r2, r2, #1
 800316e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003170:	e00f      	b.n	8003192 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003172:	f7ff fdb3 	bl	8002cdc <HAL_GetTick>
 8003176:	4602      	mov	r2, r0
 8003178:	693b      	ldr	r3, [r7, #16]
 800317a:	1ad3      	subs	r3, r2, r3
 800317c:	2b05      	cmp	r3, #5
 800317e:	d908      	bls.n	8003192 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	2220      	movs	r2, #32
 8003184:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	2203      	movs	r2, #3
 800318a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800318e:	2303      	movs	r3, #3
 8003190:	e078      	b.n	8003284 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f003 0301 	and.w	r3, r3, #1
 800319c:	2b00      	cmp	r3, #0
 800319e:	d1e8      	bne.n	8003172 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80031a8:	697a      	ldr	r2, [r7, #20]
 80031aa:	4b38      	ldr	r3, [pc, #224]	; (800328c <HAL_DMA_Init+0x158>)
 80031ac:	4013      	ands	r3, r2
 80031ae:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	685a      	ldr	r2, [r3, #4]
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	689b      	ldr	r3, [r3, #8]
 80031b8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80031be:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	691b      	ldr	r3, [r3, #16]
 80031c4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80031ca:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	699b      	ldr	r3, [r3, #24]
 80031d0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80031d6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	6a1b      	ldr	r3, [r3, #32]
 80031dc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80031de:	697a      	ldr	r2, [r7, #20]
 80031e0:	4313      	orrs	r3, r2
 80031e2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031e8:	2b04      	cmp	r3, #4
 80031ea:	d107      	bne.n	80031fc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031f4:	4313      	orrs	r3, r2
 80031f6:	697a      	ldr	r2, [r7, #20]
 80031f8:	4313      	orrs	r3, r2
 80031fa:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	697a      	ldr	r2, [r7, #20]
 8003202:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	695b      	ldr	r3, [r3, #20]
 800320a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800320c:	697b      	ldr	r3, [r7, #20]
 800320e:	f023 0307 	bic.w	r3, r3, #7
 8003212:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003218:	697a      	ldr	r2, [r7, #20]
 800321a:	4313      	orrs	r3, r2
 800321c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003222:	2b04      	cmp	r3, #4
 8003224:	d117      	bne.n	8003256 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800322a:	697a      	ldr	r2, [r7, #20]
 800322c:	4313      	orrs	r3, r2
 800322e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003234:	2b00      	cmp	r3, #0
 8003236:	d00e      	beq.n	8003256 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003238:	6878      	ldr	r0, [r7, #4]
 800323a:	f000 fa7b 	bl	8003734 <DMA_CheckFifoParam>
 800323e:	4603      	mov	r3, r0
 8003240:	2b00      	cmp	r3, #0
 8003242:	d008      	beq.n	8003256 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	2240      	movs	r2, #64	; 0x40
 8003248:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	2201      	movs	r2, #1
 800324e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003252:	2301      	movs	r3, #1
 8003254:	e016      	b.n	8003284 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	697a      	ldr	r2, [r7, #20]
 800325c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800325e:	6878      	ldr	r0, [r7, #4]
 8003260:	f000 fa32 	bl	80036c8 <DMA_CalcBaseAndBitshift>
 8003264:	4603      	mov	r3, r0
 8003266:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800326c:	223f      	movs	r2, #63	; 0x3f
 800326e:	409a      	lsls	r2, r3
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	2200      	movs	r2, #0
 8003278:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	2201      	movs	r2, #1
 800327e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003282:	2300      	movs	r3, #0
}
 8003284:	4618      	mov	r0, r3
 8003286:	3718      	adds	r7, #24
 8003288:	46bd      	mov	sp, r7
 800328a:	bd80      	pop	{r7, pc}
 800328c:	e010803f 	.word	0xe010803f

08003290 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003290:	b580      	push	{r7, lr}
 8003292:	b084      	sub	sp, #16
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800329c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800329e:	f7ff fd1d 	bl	8002cdc <HAL_GetTick>
 80032a2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80032aa:	b2db      	uxtb	r3, r3
 80032ac:	2b02      	cmp	r3, #2
 80032ae:	d008      	beq.n	80032c2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	2280      	movs	r2, #128	; 0x80
 80032b4:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	2200      	movs	r2, #0
 80032ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80032be:	2301      	movs	r3, #1
 80032c0:	e052      	b.n	8003368 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	681a      	ldr	r2, [r3, #0]
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f022 0216 	bic.w	r2, r2, #22
 80032d0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	695a      	ldr	r2, [r3, #20]
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80032e0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d103      	bne.n	80032f2 <HAL_DMA_Abort+0x62>
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d007      	beq.n	8003302 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	681a      	ldr	r2, [r3, #0]
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	f022 0208 	bic.w	r2, r2, #8
 8003300:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	681a      	ldr	r2, [r3, #0]
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f022 0201 	bic.w	r2, r2, #1
 8003310:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003312:	e013      	b.n	800333c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003314:	f7ff fce2 	bl	8002cdc <HAL_GetTick>
 8003318:	4602      	mov	r2, r0
 800331a:	68bb      	ldr	r3, [r7, #8]
 800331c:	1ad3      	subs	r3, r2, r3
 800331e:	2b05      	cmp	r3, #5
 8003320:	d90c      	bls.n	800333c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	2220      	movs	r2, #32
 8003326:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	2203      	movs	r2, #3
 800332c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	2200      	movs	r2, #0
 8003334:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8003338:	2303      	movs	r3, #3
 800333a:	e015      	b.n	8003368 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f003 0301 	and.w	r3, r3, #1
 8003346:	2b00      	cmp	r3, #0
 8003348:	d1e4      	bne.n	8003314 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800334e:	223f      	movs	r2, #63	; 0x3f
 8003350:	409a      	lsls	r2, r3
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	2201      	movs	r2, #1
 800335a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	2200      	movs	r2, #0
 8003362:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 8003366:	2300      	movs	r3, #0
}
 8003368:	4618      	mov	r0, r3
 800336a:	3710      	adds	r7, #16
 800336c:	46bd      	mov	sp, r7
 800336e:	bd80      	pop	{r7, pc}

08003370 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003370:	b480      	push	{r7}
 8003372:	b083      	sub	sp, #12
 8003374:	af00      	add	r7, sp, #0
 8003376:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800337e:	b2db      	uxtb	r3, r3
 8003380:	2b02      	cmp	r3, #2
 8003382:	d004      	beq.n	800338e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	2280      	movs	r2, #128	; 0x80
 8003388:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800338a:	2301      	movs	r3, #1
 800338c:	e00c      	b.n	80033a8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	2205      	movs	r2, #5
 8003392:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	681a      	ldr	r2, [r3, #0]
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	f022 0201 	bic.w	r2, r2, #1
 80033a4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80033a6:	2300      	movs	r3, #0
}
 80033a8:	4618      	mov	r0, r3
 80033aa:	370c      	adds	r7, #12
 80033ac:	46bd      	mov	sp, r7
 80033ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b2:	4770      	bx	lr

080033b4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80033b4:	b580      	push	{r7, lr}
 80033b6:	b086      	sub	sp, #24
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 80033bc:	2300      	movs	r3, #0
 80033be:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 80033c0:	4b8e      	ldr	r3, [pc, #568]	; (80035fc <HAL_DMA_IRQHandler+0x248>)
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	4a8e      	ldr	r2, [pc, #568]	; (8003600 <HAL_DMA_IRQHandler+0x24c>)
 80033c6:	fba2 2303 	umull	r2, r3, r2, r3
 80033ca:	0a9b      	lsrs	r3, r3, #10
 80033cc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033d2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80033d4:	693b      	ldr	r3, [r7, #16]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033de:	2208      	movs	r2, #8
 80033e0:	409a      	lsls	r2, r3
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	4013      	ands	r3, r2
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d01a      	beq.n	8003420 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f003 0304 	and.w	r3, r3, #4
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d013      	beq.n	8003420 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	681a      	ldr	r2, [r3, #0]
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f022 0204 	bic.w	r2, r2, #4
 8003406:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800340c:	2208      	movs	r2, #8
 800340e:	409a      	lsls	r2, r3
 8003410:	693b      	ldr	r3, [r7, #16]
 8003412:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003418:	f043 0201 	orr.w	r2, r3, #1
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003424:	2201      	movs	r2, #1
 8003426:	409a      	lsls	r2, r3
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	4013      	ands	r3, r2
 800342c:	2b00      	cmp	r3, #0
 800342e:	d012      	beq.n	8003456 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	695b      	ldr	r3, [r3, #20]
 8003436:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800343a:	2b00      	cmp	r3, #0
 800343c:	d00b      	beq.n	8003456 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003442:	2201      	movs	r2, #1
 8003444:	409a      	lsls	r2, r3
 8003446:	693b      	ldr	r3, [r7, #16]
 8003448:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800344e:	f043 0202 	orr.w	r2, r3, #2
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800345a:	2204      	movs	r2, #4
 800345c:	409a      	lsls	r2, r3
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	4013      	ands	r3, r2
 8003462:	2b00      	cmp	r3, #0
 8003464:	d012      	beq.n	800348c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f003 0302 	and.w	r3, r3, #2
 8003470:	2b00      	cmp	r3, #0
 8003472:	d00b      	beq.n	800348c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003478:	2204      	movs	r2, #4
 800347a:	409a      	lsls	r2, r3
 800347c:	693b      	ldr	r3, [r7, #16]
 800347e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003484:	f043 0204 	orr.w	r2, r3, #4
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003490:	2210      	movs	r2, #16
 8003492:	409a      	lsls	r2, r3
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	4013      	ands	r3, r2
 8003498:	2b00      	cmp	r3, #0
 800349a:	d043      	beq.n	8003524 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	f003 0308 	and.w	r3, r3, #8
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d03c      	beq.n	8003524 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034ae:	2210      	movs	r2, #16
 80034b0:	409a      	lsls	r2, r3
 80034b2:	693b      	ldr	r3, [r7, #16]
 80034b4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d018      	beq.n	80034f6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d108      	bne.n	80034e4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d024      	beq.n	8003524 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034de:	6878      	ldr	r0, [r7, #4]
 80034e0:	4798      	blx	r3
 80034e2:	e01f      	b.n	8003524 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d01b      	beq.n	8003524 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80034f0:	6878      	ldr	r0, [r7, #4]
 80034f2:	4798      	blx	r3
 80034f4:	e016      	b.n	8003524 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003500:	2b00      	cmp	r3, #0
 8003502:	d107      	bne.n	8003514 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	681a      	ldr	r2, [r3, #0]
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	f022 0208 	bic.w	r2, r2, #8
 8003512:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003518:	2b00      	cmp	r3, #0
 800351a:	d003      	beq.n	8003524 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003520:	6878      	ldr	r0, [r7, #4]
 8003522:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003528:	2220      	movs	r2, #32
 800352a:	409a      	lsls	r2, r3
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	4013      	ands	r3, r2
 8003530:	2b00      	cmp	r3, #0
 8003532:	f000 808f 	beq.w	8003654 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f003 0310 	and.w	r3, r3, #16
 8003540:	2b00      	cmp	r3, #0
 8003542:	f000 8087 	beq.w	8003654 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800354a:	2220      	movs	r2, #32
 800354c:	409a      	lsls	r2, r3
 800354e:	693b      	ldr	r3, [r7, #16]
 8003550:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003558:	b2db      	uxtb	r3, r3
 800355a:	2b05      	cmp	r3, #5
 800355c:	d136      	bne.n	80035cc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	681a      	ldr	r2, [r3, #0]
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	f022 0216 	bic.w	r2, r2, #22
 800356c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	695a      	ldr	r2, [r3, #20]
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800357c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003582:	2b00      	cmp	r3, #0
 8003584:	d103      	bne.n	800358e <HAL_DMA_IRQHandler+0x1da>
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800358a:	2b00      	cmp	r3, #0
 800358c:	d007      	beq.n	800359e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	681a      	ldr	r2, [r3, #0]
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f022 0208 	bic.w	r2, r2, #8
 800359c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035a2:	223f      	movs	r2, #63	; 0x3f
 80035a4:	409a      	lsls	r2, r3
 80035a6:	693b      	ldr	r3, [r7, #16]
 80035a8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	2201      	movs	r2, #1
 80035ae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	2200      	movs	r2, #0
 80035b6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d07e      	beq.n	80036c0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80035c6:	6878      	ldr	r0, [r7, #4]
 80035c8:	4798      	blx	r3
        }
        return;
 80035ca:	e079      	b.n	80036c0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d01d      	beq.n	8003616 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d10d      	bne.n	8003604 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d031      	beq.n	8003654 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035f4:	6878      	ldr	r0, [r7, #4]
 80035f6:	4798      	blx	r3
 80035f8:	e02c      	b.n	8003654 <HAL_DMA_IRQHandler+0x2a0>
 80035fa:	bf00      	nop
 80035fc:	200004c0 	.word	0x200004c0
 8003600:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003608:	2b00      	cmp	r3, #0
 800360a:	d023      	beq.n	8003654 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003610:	6878      	ldr	r0, [r7, #4]
 8003612:	4798      	blx	r3
 8003614:	e01e      	b.n	8003654 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003620:	2b00      	cmp	r3, #0
 8003622:	d10f      	bne.n	8003644 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	681a      	ldr	r2, [r3, #0]
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	f022 0210 	bic.w	r2, r2, #16
 8003632:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	2201      	movs	r2, #1
 8003638:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	2200      	movs	r2, #0
 8003640:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003648:	2b00      	cmp	r3, #0
 800364a:	d003      	beq.n	8003654 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003650:	6878      	ldr	r0, [r7, #4]
 8003652:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003658:	2b00      	cmp	r3, #0
 800365a:	d032      	beq.n	80036c2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003660:	f003 0301 	and.w	r3, r3, #1
 8003664:	2b00      	cmp	r3, #0
 8003666:	d022      	beq.n	80036ae <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	2205      	movs	r2, #5
 800366c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	681a      	ldr	r2, [r3, #0]
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f022 0201 	bic.w	r2, r2, #1
 800367e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003680:	68bb      	ldr	r3, [r7, #8]
 8003682:	3301      	adds	r3, #1
 8003684:	60bb      	str	r3, [r7, #8]
 8003686:	697a      	ldr	r2, [r7, #20]
 8003688:	429a      	cmp	r2, r3
 800368a:	d307      	bcc.n	800369c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f003 0301 	and.w	r3, r3, #1
 8003696:	2b00      	cmp	r3, #0
 8003698:	d1f2      	bne.n	8003680 <HAL_DMA_IRQHandler+0x2cc>
 800369a:	e000      	b.n	800369e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800369c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	2201      	movs	r2, #1
 80036a2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	2200      	movs	r2, #0
 80036aa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d005      	beq.n	80036c2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80036ba:	6878      	ldr	r0, [r7, #4]
 80036bc:	4798      	blx	r3
 80036be:	e000      	b.n	80036c2 <HAL_DMA_IRQHandler+0x30e>
        return;
 80036c0:	bf00      	nop
    }
  }
}
 80036c2:	3718      	adds	r7, #24
 80036c4:	46bd      	mov	sp, r7
 80036c6:	bd80      	pop	{r7, pc}

080036c8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80036c8:	b480      	push	{r7}
 80036ca:	b085      	sub	sp, #20
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	b2db      	uxtb	r3, r3
 80036d6:	3b10      	subs	r3, #16
 80036d8:	4a13      	ldr	r2, [pc, #76]	; (8003728 <DMA_CalcBaseAndBitshift+0x60>)
 80036da:	fba2 2303 	umull	r2, r3, r2, r3
 80036de:	091b      	lsrs	r3, r3, #4
 80036e0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80036e2:	4a12      	ldr	r2, [pc, #72]	; (800372c <DMA_CalcBaseAndBitshift+0x64>)
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	4413      	add	r3, r2
 80036e8:	781b      	ldrb	r3, [r3, #0]
 80036ea:	461a      	mov	r2, r3
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	2b03      	cmp	r3, #3
 80036f4:	d908      	bls.n	8003708 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	461a      	mov	r2, r3
 80036fc:	4b0c      	ldr	r3, [pc, #48]	; (8003730 <DMA_CalcBaseAndBitshift+0x68>)
 80036fe:	4013      	ands	r3, r2
 8003700:	1d1a      	adds	r2, r3, #4
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	659a      	str	r2, [r3, #88]	; 0x58
 8003706:	e006      	b.n	8003716 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	461a      	mov	r2, r3
 800370e:	4b08      	ldr	r3, [pc, #32]	; (8003730 <DMA_CalcBaseAndBitshift+0x68>)
 8003710:	4013      	ands	r3, r2
 8003712:	687a      	ldr	r2, [r7, #4]
 8003714:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800371a:	4618      	mov	r0, r3
 800371c:	3714      	adds	r7, #20
 800371e:	46bd      	mov	sp, r7
 8003720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003724:	4770      	bx	lr
 8003726:	bf00      	nop
 8003728:	aaaaaaab 	.word	0xaaaaaaab
 800372c:	08010c00 	.word	0x08010c00
 8003730:	fffffc00 	.word	0xfffffc00

08003734 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003734:	b480      	push	{r7}
 8003736:	b085      	sub	sp, #20
 8003738:	af00      	add	r7, sp, #0
 800373a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800373c:	2300      	movs	r3, #0
 800373e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003744:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	699b      	ldr	r3, [r3, #24]
 800374a:	2b00      	cmp	r3, #0
 800374c:	d11f      	bne.n	800378e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800374e:	68bb      	ldr	r3, [r7, #8]
 8003750:	2b03      	cmp	r3, #3
 8003752:	d856      	bhi.n	8003802 <DMA_CheckFifoParam+0xce>
 8003754:	a201      	add	r2, pc, #4	; (adr r2, 800375c <DMA_CheckFifoParam+0x28>)
 8003756:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800375a:	bf00      	nop
 800375c:	0800376d 	.word	0x0800376d
 8003760:	0800377f 	.word	0x0800377f
 8003764:	0800376d 	.word	0x0800376d
 8003768:	08003803 	.word	0x08003803
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003770:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003774:	2b00      	cmp	r3, #0
 8003776:	d046      	beq.n	8003806 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003778:	2301      	movs	r3, #1
 800377a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800377c:	e043      	b.n	8003806 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003782:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003786:	d140      	bne.n	800380a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003788:	2301      	movs	r3, #1
 800378a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800378c:	e03d      	b.n	800380a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	699b      	ldr	r3, [r3, #24]
 8003792:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003796:	d121      	bne.n	80037dc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003798:	68bb      	ldr	r3, [r7, #8]
 800379a:	2b03      	cmp	r3, #3
 800379c:	d837      	bhi.n	800380e <DMA_CheckFifoParam+0xda>
 800379e:	a201      	add	r2, pc, #4	; (adr r2, 80037a4 <DMA_CheckFifoParam+0x70>)
 80037a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037a4:	080037b5 	.word	0x080037b5
 80037a8:	080037bb 	.word	0x080037bb
 80037ac:	080037b5 	.word	0x080037b5
 80037b0:	080037cd 	.word	0x080037cd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80037b4:	2301      	movs	r3, #1
 80037b6:	73fb      	strb	r3, [r7, #15]
      break;
 80037b8:	e030      	b.n	800381c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037be:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d025      	beq.n	8003812 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80037c6:	2301      	movs	r3, #1
 80037c8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80037ca:	e022      	b.n	8003812 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037d0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80037d4:	d11f      	bne.n	8003816 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80037d6:	2301      	movs	r3, #1
 80037d8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80037da:	e01c      	b.n	8003816 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80037dc:	68bb      	ldr	r3, [r7, #8]
 80037de:	2b02      	cmp	r3, #2
 80037e0:	d903      	bls.n	80037ea <DMA_CheckFifoParam+0xb6>
 80037e2:	68bb      	ldr	r3, [r7, #8]
 80037e4:	2b03      	cmp	r3, #3
 80037e6:	d003      	beq.n	80037f0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80037e8:	e018      	b.n	800381c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80037ea:	2301      	movs	r3, #1
 80037ec:	73fb      	strb	r3, [r7, #15]
      break;
 80037ee:	e015      	b.n	800381c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037f4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d00e      	beq.n	800381a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80037fc:	2301      	movs	r3, #1
 80037fe:	73fb      	strb	r3, [r7, #15]
      break;
 8003800:	e00b      	b.n	800381a <DMA_CheckFifoParam+0xe6>
      break;
 8003802:	bf00      	nop
 8003804:	e00a      	b.n	800381c <DMA_CheckFifoParam+0xe8>
      break;
 8003806:	bf00      	nop
 8003808:	e008      	b.n	800381c <DMA_CheckFifoParam+0xe8>
      break;
 800380a:	bf00      	nop
 800380c:	e006      	b.n	800381c <DMA_CheckFifoParam+0xe8>
      break;
 800380e:	bf00      	nop
 8003810:	e004      	b.n	800381c <DMA_CheckFifoParam+0xe8>
      break;
 8003812:	bf00      	nop
 8003814:	e002      	b.n	800381c <DMA_CheckFifoParam+0xe8>
      break;   
 8003816:	bf00      	nop
 8003818:	e000      	b.n	800381c <DMA_CheckFifoParam+0xe8>
      break;
 800381a:	bf00      	nop
    }
  } 
  
  return status; 
 800381c:	7bfb      	ldrb	r3, [r7, #15]
}
 800381e:	4618      	mov	r0, r3
 8003820:	3714      	adds	r7, #20
 8003822:	46bd      	mov	sp, r7
 8003824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003828:	4770      	bx	lr
 800382a:	bf00      	nop

0800382c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800382c:	b480      	push	{r7}
 800382e:	b089      	sub	sp, #36	; 0x24
 8003830:	af00      	add	r7, sp, #0
 8003832:	6078      	str	r0, [r7, #4]
 8003834:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8003836:	2300      	movs	r3, #0
 8003838:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800383a:	2300      	movs	r3, #0
 800383c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800383e:	2300      	movs	r3, #0
 8003840:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8003842:	2300      	movs	r3, #0
 8003844:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8003846:	2300      	movs	r3, #0
 8003848:	61fb      	str	r3, [r7, #28]
 800384a:	e175      	b.n	8003b38 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 800384c:	2201      	movs	r2, #1
 800384e:	69fb      	ldr	r3, [r7, #28]
 8003850:	fa02 f303 	lsl.w	r3, r2, r3
 8003854:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003856:	683b      	ldr	r3, [r7, #0]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	697a      	ldr	r2, [r7, #20]
 800385c:	4013      	ands	r3, r2
 800385e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003860:	693a      	ldr	r2, [r7, #16]
 8003862:	697b      	ldr	r3, [r7, #20]
 8003864:	429a      	cmp	r2, r3
 8003866:	f040 8164 	bne.w	8003b32 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800386a:	683b      	ldr	r3, [r7, #0]
 800386c:	685b      	ldr	r3, [r3, #4]
 800386e:	f003 0303 	and.w	r3, r3, #3
 8003872:	2b01      	cmp	r3, #1
 8003874:	d005      	beq.n	8003882 <HAL_GPIO_Init+0x56>
 8003876:	683b      	ldr	r3, [r7, #0]
 8003878:	685b      	ldr	r3, [r3, #4]
 800387a:	f003 0303 	and.w	r3, r3, #3
 800387e:	2b02      	cmp	r3, #2
 8003880:	d130      	bne.n	80038e4 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	689b      	ldr	r3, [r3, #8]
 8003886:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003888:	69fb      	ldr	r3, [r7, #28]
 800388a:	005b      	lsls	r3, r3, #1
 800388c:	2203      	movs	r2, #3
 800388e:	fa02 f303 	lsl.w	r3, r2, r3
 8003892:	43db      	mvns	r3, r3
 8003894:	69ba      	ldr	r2, [r7, #24]
 8003896:	4013      	ands	r3, r2
 8003898:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800389a:	683b      	ldr	r3, [r7, #0]
 800389c:	68da      	ldr	r2, [r3, #12]
 800389e:	69fb      	ldr	r3, [r7, #28]
 80038a0:	005b      	lsls	r3, r3, #1
 80038a2:	fa02 f303 	lsl.w	r3, r2, r3
 80038a6:	69ba      	ldr	r2, [r7, #24]
 80038a8:	4313      	orrs	r3, r2
 80038aa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	69ba      	ldr	r2, [r7, #24]
 80038b0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	685b      	ldr	r3, [r3, #4]
 80038b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80038b8:	2201      	movs	r2, #1
 80038ba:	69fb      	ldr	r3, [r7, #28]
 80038bc:	fa02 f303 	lsl.w	r3, r2, r3
 80038c0:	43db      	mvns	r3, r3
 80038c2:	69ba      	ldr	r2, [r7, #24]
 80038c4:	4013      	ands	r3, r2
 80038c6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80038c8:	683b      	ldr	r3, [r7, #0]
 80038ca:	685b      	ldr	r3, [r3, #4]
 80038cc:	091b      	lsrs	r3, r3, #4
 80038ce:	f003 0201 	and.w	r2, r3, #1
 80038d2:	69fb      	ldr	r3, [r7, #28]
 80038d4:	fa02 f303 	lsl.w	r3, r2, r3
 80038d8:	69ba      	ldr	r2, [r7, #24]
 80038da:	4313      	orrs	r3, r2
 80038dc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	69ba      	ldr	r2, [r7, #24]
 80038e2:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80038e4:	683b      	ldr	r3, [r7, #0]
 80038e6:	685b      	ldr	r3, [r3, #4]
 80038e8:	f003 0303 	and.w	r3, r3, #3
 80038ec:	2b03      	cmp	r3, #3
 80038ee:	d017      	beq.n	8003920 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	68db      	ldr	r3, [r3, #12]
 80038f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80038f6:	69fb      	ldr	r3, [r7, #28]
 80038f8:	005b      	lsls	r3, r3, #1
 80038fa:	2203      	movs	r2, #3
 80038fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003900:	43db      	mvns	r3, r3
 8003902:	69ba      	ldr	r2, [r7, #24]
 8003904:	4013      	ands	r3, r2
 8003906:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8003908:	683b      	ldr	r3, [r7, #0]
 800390a:	689a      	ldr	r2, [r3, #8]
 800390c:	69fb      	ldr	r3, [r7, #28]
 800390e:	005b      	lsls	r3, r3, #1
 8003910:	fa02 f303 	lsl.w	r3, r2, r3
 8003914:	69ba      	ldr	r2, [r7, #24]
 8003916:	4313      	orrs	r3, r2
 8003918:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	69ba      	ldr	r2, [r7, #24]
 800391e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003920:	683b      	ldr	r3, [r7, #0]
 8003922:	685b      	ldr	r3, [r3, #4]
 8003924:	f003 0303 	and.w	r3, r3, #3
 8003928:	2b02      	cmp	r3, #2
 800392a:	d123      	bne.n	8003974 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 800392c:	69fb      	ldr	r3, [r7, #28]
 800392e:	08da      	lsrs	r2, r3, #3
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	3208      	adds	r2, #8
 8003934:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003938:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800393a:	69fb      	ldr	r3, [r7, #28]
 800393c:	f003 0307 	and.w	r3, r3, #7
 8003940:	009b      	lsls	r3, r3, #2
 8003942:	220f      	movs	r2, #15
 8003944:	fa02 f303 	lsl.w	r3, r2, r3
 8003948:	43db      	mvns	r3, r3
 800394a:	69ba      	ldr	r2, [r7, #24]
 800394c:	4013      	ands	r3, r2
 800394e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8003950:	683b      	ldr	r3, [r7, #0]
 8003952:	691a      	ldr	r2, [r3, #16]
 8003954:	69fb      	ldr	r3, [r7, #28]
 8003956:	f003 0307 	and.w	r3, r3, #7
 800395a:	009b      	lsls	r3, r3, #2
 800395c:	fa02 f303 	lsl.w	r3, r2, r3
 8003960:	69ba      	ldr	r2, [r7, #24]
 8003962:	4313      	orrs	r3, r2
 8003964:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8003966:	69fb      	ldr	r3, [r7, #28]
 8003968:	08da      	lsrs	r2, r3, #3
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	3208      	adds	r2, #8
 800396e:	69b9      	ldr	r1, [r7, #24]
 8003970:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800397a:	69fb      	ldr	r3, [r7, #28]
 800397c:	005b      	lsls	r3, r3, #1
 800397e:	2203      	movs	r2, #3
 8003980:	fa02 f303 	lsl.w	r3, r2, r3
 8003984:	43db      	mvns	r3, r3
 8003986:	69ba      	ldr	r2, [r7, #24]
 8003988:	4013      	ands	r3, r2
 800398a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800398c:	683b      	ldr	r3, [r7, #0]
 800398e:	685b      	ldr	r3, [r3, #4]
 8003990:	f003 0203 	and.w	r2, r3, #3
 8003994:	69fb      	ldr	r3, [r7, #28]
 8003996:	005b      	lsls	r3, r3, #1
 8003998:	fa02 f303 	lsl.w	r3, r2, r3
 800399c:	69ba      	ldr	r2, [r7, #24]
 800399e:	4313      	orrs	r3, r2
 80039a0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	69ba      	ldr	r2, [r7, #24]
 80039a6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80039a8:	683b      	ldr	r3, [r7, #0]
 80039aa:	685b      	ldr	r3, [r3, #4]
 80039ac:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	f000 80be 	beq.w	8003b32 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80039b6:	4b66      	ldr	r3, [pc, #408]	; (8003b50 <HAL_GPIO_Init+0x324>)
 80039b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039ba:	4a65      	ldr	r2, [pc, #404]	; (8003b50 <HAL_GPIO_Init+0x324>)
 80039bc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80039c0:	6453      	str	r3, [r2, #68]	; 0x44
 80039c2:	4b63      	ldr	r3, [pc, #396]	; (8003b50 <HAL_GPIO_Init+0x324>)
 80039c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039c6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80039ca:	60fb      	str	r3, [r7, #12]
 80039cc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80039ce:	4a61      	ldr	r2, [pc, #388]	; (8003b54 <HAL_GPIO_Init+0x328>)
 80039d0:	69fb      	ldr	r3, [r7, #28]
 80039d2:	089b      	lsrs	r3, r3, #2
 80039d4:	3302      	adds	r3, #2
 80039d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80039da:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80039dc:	69fb      	ldr	r3, [r7, #28]
 80039de:	f003 0303 	and.w	r3, r3, #3
 80039e2:	009b      	lsls	r3, r3, #2
 80039e4:	220f      	movs	r2, #15
 80039e6:	fa02 f303 	lsl.w	r3, r2, r3
 80039ea:	43db      	mvns	r3, r3
 80039ec:	69ba      	ldr	r2, [r7, #24]
 80039ee:	4013      	ands	r3, r2
 80039f0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	4a58      	ldr	r2, [pc, #352]	; (8003b58 <HAL_GPIO_Init+0x32c>)
 80039f6:	4293      	cmp	r3, r2
 80039f8:	d037      	beq.n	8003a6a <HAL_GPIO_Init+0x23e>
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	4a57      	ldr	r2, [pc, #348]	; (8003b5c <HAL_GPIO_Init+0x330>)
 80039fe:	4293      	cmp	r3, r2
 8003a00:	d031      	beq.n	8003a66 <HAL_GPIO_Init+0x23a>
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	4a56      	ldr	r2, [pc, #344]	; (8003b60 <HAL_GPIO_Init+0x334>)
 8003a06:	4293      	cmp	r3, r2
 8003a08:	d02b      	beq.n	8003a62 <HAL_GPIO_Init+0x236>
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	4a55      	ldr	r2, [pc, #340]	; (8003b64 <HAL_GPIO_Init+0x338>)
 8003a0e:	4293      	cmp	r3, r2
 8003a10:	d025      	beq.n	8003a5e <HAL_GPIO_Init+0x232>
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	4a54      	ldr	r2, [pc, #336]	; (8003b68 <HAL_GPIO_Init+0x33c>)
 8003a16:	4293      	cmp	r3, r2
 8003a18:	d01f      	beq.n	8003a5a <HAL_GPIO_Init+0x22e>
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	4a53      	ldr	r2, [pc, #332]	; (8003b6c <HAL_GPIO_Init+0x340>)
 8003a1e:	4293      	cmp	r3, r2
 8003a20:	d019      	beq.n	8003a56 <HAL_GPIO_Init+0x22a>
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	4a52      	ldr	r2, [pc, #328]	; (8003b70 <HAL_GPIO_Init+0x344>)
 8003a26:	4293      	cmp	r3, r2
 8003a28:	d013      	beq.n	8003a52 <HAL_GPIO_Init+0x226>
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	4a51      	ldr	r2, [pc, #324]	; (8003b74 <HAL_GPIO_Init+0x348>)
 8003a2e:	4293      	cmp	r3, r2
 8003a30:	d00d      	beq.n	8003a4e <HAL_GPIO_Init+0x222>
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	4a50      	ldr	r2, [pc, #320]	; (8003b78 <HAL_GPIO_Init+0x34c>)
 8003a36:	4293      	cmp	r3, r2
 8003a38:	d007      	beq.n	8003a4a <HAL_GPIO_Init+0x21e>
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	4a4f      	ldr	r2, [pc, #316]	; (8003b7c <HAL_GPIO_Init+0x350>)
 8003a3e:	4293      	cmp	r3, r2
 8003a40:	d101      	bne.n	8003a46 <HAL_GPIO_Init+0x21a>
 8003a42:	2309      	movs	r3, #9
 8003a44:	e012      	b.n	8003a6c <HAL_GPIO_Init+0x240>
 8003a46:	230a      	movs	r3, #10
 8003a48:	e010      	b.n	8003a6c <HAL_GPIO_Init+0x240>
 8003a4a:	2308      	movs	r3, #8
 8003a4c:	e00e      	b.n	8003a6c <HAL_GPIO_Init+0x240>
 8003a4e:	2307      	movs	r3, #7
 8003a50:	e00c      	b.n	8003a6c <HAL_GPIO_Init+0x240>
 8003a52:	2306      	movs	r3, #6
 8003a54:	e00a      	b.n	8003a6c <HAL_GPIO_Init+0x240>
 8003a56:	2305      	movs	r3, #5
 8003a58:	e008      	b.n	8003a6c <HAL_GPIO_Init+0x240>
 8003a5a:	2304      	movs	r3, #4
 8003a5c:	e006      	b.n	8003a6c <HAL_GPIO_Init+0x240>
 8003a5e:	2303      	movs	r3, #3
 8003a60:	e004      	b.n	8003a6c <HAL_GPIO_Init+0x240>
 8003a62:	2302      	movs	r3, #2
 8003a64:	e002      	b.n	8003a6c <HAL_GPIO_Init+0x240>
 8003a66:	2301      	movs	r3, #1
 8003a68:	e000      	b.n	8003a6c <HAL_GPIO_Init+0x240>
 8003a6a:	2300      	movs	r3, #0
 8003a6c:	69fa      	ldr	r2, [r7, #28]
 8003a6e:	f002 0203 	and.w	r2, r2, #3
 8003a72:	0092      	lsls	r2, r2, #2
 8003a74:	4093      	lsls	r3, r2
 8003a76:	69ba      	ldr	r2, [r7, #24]
 8003a78:	4313      	orrs	r3, r2
 8003a7a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003a7c:	4935      	ldr	r1, [pc, #212]	; (8003b54 <HAL_GPIO_Init+0x328>)
 8003a7e:	69fb      	ldr	r3, [r7, #28]
 8003a80:	089b      	lsrs	r3, r3, #2
 8003a82:	3302      	adds	r3, #2
 8003a84:	69ba      	ldr	r2, [r7, #24]
 8003a86:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003a8a:	4b3d      	ldr	r3, [pc, #244]	; (8003b80 <HAL_GPIO_Init+0x354>)
 8003a8c:	689b      	ldr	r3, [r3, #8]
 8003a8e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a90:	693b      	ldr	r3, [r7, #16]
 8003a92:	43db      	mvns	r3, r3
 8003a94:	69ba      	ldr	r2, [r7, #24]
 8003a96:	4013      	ands	r3, r2
 8003a98:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003a9a:	683b      	ldr	r3, [r7, #0]
 8003a9c:	685b      	ldr	r3, [r3, #4]
 8003a9e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d003      	beq.n	8003aae <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003aa6:	69ba      	ldr	r2, [r7, #24]
 8003aa8:	693b      	ldr	r3, [r7, #16]
 8003aaa:	4313      	orrs	r3, r2
 8003aac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003aae:	4a34      	ldr	r2, [pc, #208]	; (8003b80 <HAL_GPIO_Init+0x354>)
 8003ab0:	69bb      	ldr	r3, [r7, #24]
 8003ab2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003ab4:	4b32      	ldr	r3, [pc, #200]	; (8003b80 <HAL_GPIO_Init+0x354>)
 8003ab6:	68db      	ldr	r3, [r3, #12]
 8003ab8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003aba:	693b      	ldr	r3, [r7, #16]
 8003abc:	43db      	mvns	r3, r3
 8003abe:	69ba      	ldr	r2, [r7, #24]
 8003ac0:	4013      	ands	r3, r2
 8003ac2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003ac4:	683b      	ldr	r3, [r7, #0]
 8003ac6:	685b      	ldr	r3, [r3, #4]
 8003ac8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d003      	beq.n	8003ad8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003ad0:	69ba      	ldr	r2, [r7, #24]
 8003ad2:	693b      	ldr	r3, [r7, #16]
 8003ad4:	4313      	orrs	r3, r2
 8003ad6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003ad8:	4a29      	ldr	r2, [pc, #164]	; (8003b80 <HAL_GPIO_Init+0x354>)
 8003ada:	69bb      	ldr	r3, [r7, #24]
 8003adc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003ade:	4b28      	ldr	r3, [pc, #160]	; (8003b80 <HAL_GPIO_Init+0x354>)
 8003ae0:	685b      	ldr	r3, [r3, #4]
 8003ae2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ae4:	693b      	ldr	r3, [r7, #16]
 8003ae6:	43db      	mvns	r3, r3
 8003ae8:	69ba      	ldr	r2, [r7, #24]
 8003aea:	4013      	ands	r3, r2
 8003aec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003aee:	683b      	ldr	r3, [r7, #0]
 8003af0:	685b      	ldr	r3, [r3, #4]
 8003af2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d003      	beq.n	8003b02 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003afa:	69ba      	ldr	r2, [r7, #24]
 8003afc:	693b      	ldr	r3, [r7, #16]
 8003afe:	4313      	orrs	r3, r2
 8003b00:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003b02:	4a1f      	ldr	r2, [pc, #124]	; (8003b80 <HAL_GPIO_Init+0x354>)
 8003b04:	69bb      	ldr	r3, [r7, #24]
 8003b06:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003b08:	4b1d      	ldr	r3, [pc, #116]	; (8003b80 <HAL_GPIO_Init+0x354>)
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b0e:	693b      	ldr	r3, [r7, #16]
 8003b10:	43db      	mvns	r3, r3
 8003b12:	69ba      	ldr	r2, [r7, #24]
 8003b14:	4013      	ands	r3, r2
 8003b16:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003b18:	683b      	ldr	r3, [r7, #0]
 8003b1a:	685b      	ldr	r3, [r3, #4]
 8003b1c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d003      	beq.n	8003b2c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003b24:	69ba      	ldr	r2, [r7, #24]
 8003b26:	693b      	ldr	r3, [r7, #16]
 8003b28:	4313      	orrs	r3, r2
 8003b2a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003b2c:	4a14      	ldr	r2, [pc, #80]	; (8003b80 <HAL_GPIO_Init+0x354>)
 8003b2e:	69bb      	ldr	r3, [r7, #24]
 8003b30:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8003b32:	69fb      	ldr	r3, [r7, #28]
 8003b34:	3301      	adds	r3, #1
 8003b36:	61fb      	str	r3, [r7, #28]
 8003b38:	69fb      	ldr	r3, [r7, #28]
 8003b3a:	2b0f      	cmp	r3, #15
 8003b3c:	f67f ae86 	bls.w	800384c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8003b40:	bf00      	nop
 8003b42:	bf00      	nop
 8003b44:	3724      	adds	r7, #36	; 0x24
 8003b46:	46bd      	mov	sp, r7
 8003b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b4c:	4770      	bx	lr
 8003b4e:	bf00      	nop
 8003b50:	40023800 	.word	0x40023800
 8003b54:	40013800 	.word	0x40013800
 8003b58:	40020000 	.word	0x40020000
 8003b5c:	40020400 	.word	0x40020400
 8003b60:	40020800 	.word	0x40020800
 8003b64:	40020c00 	.word	0x40020c00
 8003b68:	40021000 	.word	0x40021000
 8003b6c:	40021400 	.word	0x40021400
 8003b70:	40021800 	.word	0x40021800
 8003b74:	40021c00 	.word	0x40021c00
 8003b78:	40022000 	.word	0x40022000
 8003b7c:	40022400 	.word	0x40022400
 8003b80:	40013c00 	.word	0x40013c00

08003b84 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003b84:	b480      	push	{r7}
 8003b86:	b083      	sub	sp, #12
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	6078      	str	r0, [r7, #4]
 8003b8c:	460b      	mov	r3, r1
 8003b8e:	807b      	strh	r3, [r7, #2]
 8003b90:	4613      	mov	r3, r2
 8003b92:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003b94:	787b      	ldrb	r3, [r7, #1]
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d003      	beq.n	8003ba2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003b9a:	887a      	ldrh	r2, [r7, #2]
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8003ba0:	e003      	b.n	8003baa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8003ba2:	887b      	ldrh	r3, [r7, #2]
 8003ba4:	041a      	lsls	r2, r3, #16
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	619a      	str	r2, [r3, #24]
}
 8003baa:	bf00      	nop
 8003bac:	370c      	adds	r7, #12
 8003bae:	46bd      	mov	sp, r7
 8003bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb4:	4770      	bx	lr
	...

08003bb8 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	b082      	sub	sp, #8
 8003bbc:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8003bbe:	2300      	movs	r3, #0
 8003bc0:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8003bc2:	4b23      	ldr	r3, [pc, #140]	; (8003c50 <HAL_PWREx_EnableOverDrive+0x98>)
 8003bc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bc6:	4a22      	ldr	r2, [pc, #136]	; (8003c50 <HAL_PWREx_EnableOverDrive+0x98>)
 8003bc8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003bcc:	6413      	str	r3, [r2, #64]	; 0x40
 8003bce:	4b20      	ldr	r3, [pc, #128]	; (8003c50 <HAL_PWREx_EnableOverDrive+0x98>)
 8003bd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bd2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003bd6:	603b      	str	r3, [r7, #0]
 8003bd8:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8003bda:	4b1e      	ldr	r3, [pc, #120]	; (8003c54 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	4a1d      	ldr	r2, [pc, #116]	; (8003c54 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003be0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003be4:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003be6:	f7ff f879 	bl	8002cdc <HAL_GetTick>
 8003bea:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003bec:	e009      	b.n	8003c02 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003bee:	f7ff f875 	bl	8002cdc <HAL_GetTick>
 8003bf2:	4602      	mov	r2, r0
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	1ad3      	subs	r3, r2, r3
 8003bf8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003bfc:	d901      	bls.n	8003c02 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8003bfe:	2303      	movs	r3, #3
 8003c00:	e022      	b.n	8003c48 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003c02:	4b14      	ldr	r3, [pc, #80]	; (8003c54 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003c04:	685b      	ldr	r3, [r3, #4]
 8003c06:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003c0a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003c0e:	d1ee      	bne.n	8003bee <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8003c10:	4b10      	ldr	r3, [pc, #64]	; (8003c54 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	4a0f      	ldr	r2, [pc, #60]	; (8003c54 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003c16:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003c1a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003c1c:	f7ff f85e 	bl	8002cdc <HAL_GetTick>
 8003c20:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003c22:	e009      	b.n	8003c38 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003c24:	f7ff f85a 	bl	8002cdc <HAL_GetTick>
 8003c28:	4602      	mov	r2, r0
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	1ad3      	subs	r3, r2, r3
 8003c2e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003c32:	d901      	bls.n	8003c38 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8003c34:	2303      	movs	r3, #3
 8003c36:	e007      	b.n	8003c48 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003c38:	4b06      	ldr	r3, [pc, #24]	; (8003c54 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003c3a:	685b      	ldr	r3, [r3, #4]
 8003c3c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c40:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003c44:	d1ee      	bne.n	8003c24 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8003c46:	2300      	movs	r3, #0
}
 8003c48:	4618      	mov	r0, r3
 8003c4a:	3708      	adds	r7, #8
 8003c4c:	46bd      	mov	sp, r7
 8003c4e:	bd80      	pop	{r7, pc}
 8003c50:	40023800 	.word	0x40023800
 8003c54:	40007000 	.word	0x40007000

08003c58 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8003c58:	b580      	push	{r7, lr}
 8003c5a:	b086      	sub	sp, #24
 8003c5c:	af02      	add	r7, sp, #8
 8003c5e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8003c60:	f7ff f83c 	bl	8002cdc <HAL_GetTick>
 8003c64:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d101      	bne.n	8003c70 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8003c6c:	2301      	movs	r3, #1
 8003c6e:	e067      	b.n	8003d40 <HAL_QSPI_Init+0xe8>
  if (hqspi->Init.DualFlash != QSPI_DUALFLASH_ENABLE )
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003c76:	b2db      	uxtb	r3, r3
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d10b      	bne.n	8003c94 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	2200      	movs	r2, #0
 8003c80:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8003c84:	6878      	ldr	r0, [r7, #4]
 8003c86:	f7fd feab 	bl	80019e0 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8003c8a:	f241 3188 	movw	r1, #5000	; 0x1388
 8003c8e:	6878      	ldr	r0, [r7, #4]
 8003c90:	f000 f85e 	bl	8003d50 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f423 51f8 	bic.w	r1, r3, #7936	; 0x1f00
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	689b      	ldr	r3, [r3, #8]
 8003ca2:	3b01      	subs	r3, #1
 8003ca4:	021a      	lsls	r2, r3, #8
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	430a      	orrs	r2, r1
 8003cac:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003cb2:	9300      	str	r3, [sp, #0]
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	2200      	movs	r2, #0
 8003cb8:	2120      	movs	r1, #32
 8003cba:	6878      	ldr	r0, [r7, #4]
 8003cbc:	f000 f856 	bl	8003d6c <QSPI_WaitFlagStateUntilTimeout>
 8003cc0:	4603      	mov	r3, r0
 8003cc2:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8003cc4:	7afb      	ldrb	r3, [r7, #11]
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d135      	bne.n	8003d36 <HAL_QSPI_Init+0xde>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	681a      	ldr	r2, [r3, #0]
 8003cd0:	4b1d      	ldr	r3, [pc, #116]	; (8003d48 <HAL_QSPI_Init+0xf0>)
 8003cd2:	4013      	ands	r3, r2
 8003cd4:	687a      	ldr	r2, [r7, #4]
 8003cd6:	6852      	ldr	r2, [r2, #4]
 8003cd8:	0611      	lsls	r1, r2, #24
 8003cda:	687a      	ldr	r2, [r7, #4]
 8003cdc:	68d2      	ldr	r2, [r2, #12]
 8003cde:	4311      	orrs	r1, r2
 8003ce0:	687a      	ldr	r2, [r7, #4]
 8003ce2:	69d2      	ldr	r2, [r2, #28]
 8003ce4:	4311      	orrs	r1, r2
 8003ce6:	687a      	ldr	r2, [r7, #4]
 8003ce8:	6a12      	ldr	r2, [r2, #32]
 8003cea:	4311      	orrs	r1, r2
 8003cec:	687a      	ldr	r2, [r7, #4]
 8003cee:	6812      	ldr	r2, [r2, #0]
 8003cf0:	430b      	orrs	r3, r1
 8003cf2:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	685a      	ldr	r2, [r3, #4]
 8003cfa:	4b14      	ldr	r3, [pc, #80]	; (8003d4c <HAL_QSPI_Init+0xf4>)
 8003cfc:	4013      	ands	r3, r2
 8003cfe:	687a      	ldr	r2, [r7, #4]
 8003d00:	6912      	ldr	r2, [r2, #16]
 8003d02:	0411      	lsls	r1, r2, #16
 8003d04:	687a      	ldr	r2, [r7, #4]
 8003d06:	6952      	ldr	r2, [r2, #20]
 8003d08:	4311      	orrs	r1, r2
 8003d0a:	687a      	ldr	r2, [r7, #4]
 8003d0c:	6992      	ldr	r2, [r2, #24]
 8003d0e:	4311      	orrs	r1, r2
 8003d10:	687a      	ldr	r2, [r7, #4]
 8003d12:	6812      	ldr	r2, [r2, #0]
 8003d14:	430b      	orrs	r3, r1
 8003d16:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	681a      	ldr	r2, [r3, #0]
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f042 0201 	orr.w	r2, r2, #1
 8003d26:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	2200      	movs	r2, #0
 8003d2c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	2201      	movs	r2, #1
 8003d32:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	2200      	movs	r2, #0
 8003d3a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Return function status */
  return status;
 8003d3e:	7afb      	ldrb	r3, [r7, #11]
}
 8003d40:	4618      	mov	r0, r3
 8003d42:	3710      	adds	r7, #16
 8003d44:	46bd      	mov	sp, r7
 8003d46:	bd80      	pop	{r7, pc}
 8003d48:	00ffff2f 	.word	0x00ffff2f
 8003d4c:	ffe0f8fe 	.word	0xffe0f8fe

08003d50 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8003d50:	b480      	push	{r7}
 8003d52:	b083      	sub	sp, #12
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	6078      	str	r0, [r7, #4]
 8003d58:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	683a      	ldr	r2, [r7, #0]
 8003d5e:	649a      	str	r2, [r3, #72]	; 0x48
}
 8003d60:	bf00      	nop
 8003d62:	370c      	adds	r7, #12
 8003d64:	46bd      	mov	sp, r7
 8003d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d6a:	4770      	bx	lr

08003d6c <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8003d6c:	b580      	push	{r7, lr}
 8003d6e:	b084      	sub	sp, #16
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	60f8      	str	r0, [r7, #12]
 8003d74:	60b9      	str	r1, [r7, #8]
 8003d76:	603b      	str	r3, [r7, #0]
 8003d78:	4613      	mov	r3, r2
 8003d7a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8003d7c:	e01a      	b.n	8003db4 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d7e:	69bb      	ldr	r3, [r7, #24]
 8003d80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d84:	d016      	beq.n	8003db4 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d86:	f7fe ffa9 	bl	8002cdc <HAL_GetTick>
 8003d8a:	4602      	mov	r2, r0
 8003d8c:	683b      	ldr	r3, [r7, #0]
 8003d8e:	1ad3      	subs	r3, r2, r3
 8003d90:	69ba      	ldr	r2, [r7, #24]
 8003d92:	429a      	cmp	r2, r3
 8003d94:	d302      	bcc.n	8003d9c <QSPI_WaitFlagStateUntilTimeout+0x30>
 8003d96:	69bb      	ldr	r3, [r7, #24]
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d10b      	bne.n	8003db4 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	2204      	movs	r2, #4
 8003da0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003da8:	f043 0201 	orr.w	r2, r3, #1
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	645a      	str	r2, [r3, #68]	; 0x44

        return HAL_ERROR;
 8003db0:	2301      	movs	r3, #1
 8003db2:	e00e      	b.n	8003dd2 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	689a      	ldr	r2, [r3, #8]
 8003dba:	68bb      	ldr	r3, [r7, #8]
 8003dbc:	4013      	ands	r3, r2
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	bf14      	ite	ne
 8003dc2:	2301      	movne	r3, #1
 8003dc4:	2300      	moveq	r3, #0
 8003dc6:	b2db      	uxtb	r3, r3
 8003dc8:	461a      	mov	r2, r3
 8003dca:	79fb      	ldrb	r3, [r7, #7]
 8003dcc:	429a      	cmp	r2, r3
 8003dce:	d1d6      	bne.n	8003d7e <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003dd0:	2300      	movs	r3, #0
}
 8003dd2:	4618      	mov	r0, r3
 8003dd4:	3710      	adds	r7, #16
 8003dd6:	46bd      	mov	sp, r7
 8003dd8:	bd80      	pop	{r7, pc}
	...

08003ddc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003ddc:	b580      	push	{r7, lr}
 8003dde:	b086      	sub	sp, #24
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8003de4:	2300      	movs	r3, #0
 8003de6:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d101      	bne.n	8003df2 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8003dee:	2301      	movs	r3, #1
 8003df0:	e29b      	b.n	800432a <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f003 0301 	and.w	r3, r3, #1
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	f000 8087 	beq.w	8003f0e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003e00:	4b96      	ldr	r3, [pc, #600]	; (800405c <HAL_RCC_OscConfig+0x280>)
 8003e02:	689b      	ldr	r3, [r3, #8]
 8003e04:	f003 030c 	and.w	r3, r3, #12
 8003e08:	2b04      	cmp	r3, #4
 8003e0a:	d00c      	beq.n	8003e26 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003e0c:	4b93      	ldr	r3, [pc, #588]	; (800405c <HAL_RCC_OscConfig+0x280>)
 8003e0e:	689b      	ldr	r3, [r3, #8]
 8003e10:	f003 030c 	and.w	r3, r3, #12
 8003e14:	2b08      	cmp	r3, #8
 8003e16:	d112      	bne.n	8003e3e <HAL_RCC_OscConfig+0x62>
 8003e18:	4b90      	ldr	r3, [pc, #576]	; (800405c <HAL_RCC_OscConfig+0x280>)
 8003e1a:	685b      	ldr	r3, [r3, #4]
 8003e1c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003e20:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003e24:	d10b      	bne.n	8003e3e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e26:	4b8d      	ldr	r3, [pc, #564]	; (800405c <HAL_RCC_OscConfig+0x280>)
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d06c      	beq.n	8003f0c <HAL_RCC_OscConfig+0x130>
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	685b      	ldr	r3, [r3, #4]
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d168      	bne.n	8003f0c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003e3a:	2301      	movs	r3, #1
 8003e3c:	e275      	b.n	800432a <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	685b      	ldr	r3, [r3, #4]
 8003e42:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e46:	d106      	bne.n	8003e56 <HAL_RCC_OscConfig+0x7a>
 8003e48:	4b84      	ldr	r3, [pc, #528]	; (800405c <HAL_RCC_OscConfig+0x280>)
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	4a83      	ldr	r2, [pc, #524]	; (800405c <HAL_RCC_OscConfig+0x280>)
 8003e4e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e52:	6013      	str	r3, [r2, #0]
 8003e54:	e02e      	b.n	8003eb4 <HAL_RCC_OscConfig+0xd8>
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	685b      	ldr	r3, [r3, #4]
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d10c      	bne.n	8003e78 <HAL_RCC_OscConfig+0x9c>
 8003e5e:	4b7f      	ldr	r3, [pc, #508]	; (800405c <HAL_RCC_OscConfig+0x280>)
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	4a7e      	ldr	r2, [pc, #504]	; (800405c <HAL_RCC_OscConfig+0x280>)
 8003e64:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003e68:	6013      	str	r3, [r2, #0]
 8003e6a:	4b7c      	ldr	r3, [pc, #496]	; (800405c <HAL_RCC_OscConfig+0x280>)
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	4a7b      	ldr	r2, [pc, #492]	; (800405c <HAL_RCC_OscConfig+0x280>)
 8003e70:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003e74:	6013      	str	r3, [r2, #0]
 8003e76:	e01d      	b.n	8003eb4 <HAL_RCC_OscConfig+0xd8>
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	685b      	ldr	r3, [r3, #4]
 8003e7c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003e80:	d10c      	bne.n	8003e9c <HAL_RCC_OscConfig+0xc0>
 8003e82:	4b76      	ldr	r3, [pc, #472]	; (800405c <HAL_RCC_OscConfig+0x280>)
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	4a75      	ldr	r2, [pc, #468]	; (800405c <HAL_RCC_OscConfig+0x280>)
 8003e88:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003e8c:	6013      	str	r3, [r2, #0]
 8003e8e:	4b73      	ldr	r3, [pc, #460]	; (800405c <HAL_RCC_OscConfig+0x280>)
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	4a72      	ldr	r2, [pc, #456]	; (800405c <HAL_RCC_OscConfig+0x280>)
 8003e94:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e98:	6013      	str	r3, [r2, #0]
 8003e9a:	e00b      	b.n	8003eb4 <HAL_RCC_OscConfig+0xd8>
 8003e9c:	4b6f      	ldr	r3, [pc, #444]	; (800405c <HAL_RCC_OscConfig+0x280>)
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	4a6e      	ldr	r2, [pc, #440]	; (800405c <HAL_RCC_OscConfig+0x280>)
 8003ea2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003ea6:	6013      	str	r3, [r2, #0]
 8003ea8:	4b6c      	ldr	r3, [pc, #432]	; (800405c <HAL_RCC_OscConfig+0x280>)
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	4a6b      	ldr	r2, [pc, #428]	; (800405c <HAL_RCC_OscConfig+0x280>)
 8003eae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003eb2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	685b      	ldr	r3, [r3, #4]
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d013      	beq.n	8003ee4 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ebc:	f7fe ff0e 	bl	8002cdc <HAL_GetTick>
 8003ec0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ec2:	e008      	b.n	8003ed6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ec4:	f7fe ff0a 	bl	8002cdc <HAL_GetTick>
 8003ec8:	4602      	mov	r2, r0
 8003eca:	693b      	ldr	r3, [r7, #16]
 8003ecc:	1ad3      	subs	r3, r2, r3
 8003ece:	2b64      	cmp	r3, #100	; 0x64
 8003ed0:	d901      	bls.n	8003ed6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003ed2:	2303      	movs	r3, #3
 8003ed4:	e229      	b.n	800432a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ed6:	4b61      	ldr	r3, [pc, #388]	; (800405c <HAL_RCC_OscConfig+0x280>)
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d0f0      	beq.n	8003ec4 <HAL_RCC_OscConfig+0xe8>
 8003ee2:	e014      	b.n	8003f0e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ee4:	f7fe fefa 	bl	8002cdc <HAL_GetTick>
 8003ee8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003eea:	e008      	b.n	8003efe <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003eec:	f7fe fef6 	bl	8002cdc <HAL_GetTick>
 8003ef0:	4602      	mov	r2, r0
 8003ef2:	693b      	ldr	r3, [r7, #16]
 8003ef4:	1ad3      	subs	r3, r2, r3
 8003ef6:	2b64      	cmp	r3, #100	; 0x64
 8003ef8:	d901      	bls.n	8003efe <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003efa:	2303      	movs	r3, #3
 8003efc:	e215      	b.n	800432a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003efe:	4b57      	ldr	r3, [pc, #348]	; (800405c <HAL_RCC_OscConfig+0x280>)
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d1f0      	bne.n	8003eec <HAL_RCC_OscConfig+0x110>
 8003f0a:	e000      	b.n	8003f0e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f0c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	f003 0302 	and.w	r3, r3, #2
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d069      	beq.n	8003fee <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003f1a:	4b50      	ldr	r3, [pc, #320]	; (800405c <HAL_RCC_OscConfig+0x280>)
 8003f1c:	689b      	ldr	r3, [r3, #8]
 8003f1e:	f003 030c 	and.w	r3, r3, #12
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d00b      	beq.n	8003f3e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003f26:	4b4d      	ldr	r3, [pc, #308]	; (800405c <HAL_RCC_OscConfig+0x280>)
 8003f28:	689b      	ldr	r3, [r3, #8]
 8003f2a:	f003 030c 	and.w	r3, r3, #12
 8003f2e:	2b08      	cmp	r3, #8
 8003f30:	d11c      	bne.n	8003f6c <HAL_RCC_OscConfig+0x190>
 8003f32:	4b4a      	ldr	r3, [pc, #296]	; (800405c <HAL_RCC_OscConfig+0x280>)
 8003f34:	685b      	ldr	r3, [r3, #4]
 8003f36:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d116      	bne.n	8003f6c <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003f3e:	4b47      	ldr	r3, [pc, #284]	; (800405c <HAL_RCC_OscConfig+0x280>)
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f003 0302 	and.w	r3, r3, #2
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d005      	beq.n	8003f56 <HAL_RCC_OscConfig+0x17a>
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	68db      	ldr	r3, [r3, #12]
 8003f4e:	2b01      	cmp	r3, #1
 8003f50:	d001      	beq.n	8003f56 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8003f52:	2301      	movs	r3, #1
 8003f54:	e1e9      	b.n	800432a <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f56:	4b41      	ldr	r3, [pc, #260]	; (800405c <HAL_RCC_OscConfig+0x280>)
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	691b      	ldr	r3, [r3, #16]
 8003f62:	00db      	lsls	r3, r3, #3
 8003f64:	493d      	ldr	r1, [pc, #244]	; (800405c <HAL_RCC_OscConfig+0x280>)
 8003f66:	4313      	orrs	r3, r2
 8003f68:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003f6a:	e040      	b.n	8003fee <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	68db      	ldr	r3, [r3, #12]
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d023      	beq.n	8003fbc <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003f74:	4b39      	ldr	r3, [pc, #228]	; (800405c <HAL_RCC_OscConfig+0x280>)
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	4a38      	ldr	r2, [pc, #224]	; (800405c <HAL_RCC_OscConfig+0x280>)
 8003f7a:	f043 0301 	orr.w	r3, r3, #1
 8003f7e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f80:	f7fe feac 	bl	8002cdc <HAL_GetTick>
 8003f84:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f86:	e008      	b.n	8003f9a <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003f88:	f7fe fea8 	bl	8002cdc <HAL_GetTick>
 8003f8c:	4602      	mov	r2, r0
 8003f8e:	693b      	ldr	r3, [r7, #16]
 8003f90:	1ad3      	subs	r3, r2, r3
 8003f92:	2b02      	cmp	r3, #2
 8003f94:	d901      	bls.n	8003f9a <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8003f96:	2303      	movs	r3, #3
 8003f98:	e1c7      	b.n	800432a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f9a:	4b30      	ldr	r3, [pc, #192]	; (800405c <HAL_RCC_OscConfig+0x280>)
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	f003 0302 	and.w	r3, r3, #2
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d0f0      	beq.n	8003f88 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003fa6:	4b2d      	ldr	r3, [pc, #180]	; (800405c <HAL_RCC_OscConfig+0x280>)
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	691b      	ldr	r3, [r3, #16]
 8003fb2:	00db      	lsls	r3, r3, #3
 8003fb4:	4929      	ldr	r1, [pc, #164]	; (800405c <HAL_RCC_OscConfig+0x280>)
 8003fb6:	4313      	orrs	r3, r2
 8003fb8:	600b      	str	r3, [r1, #0]
 8003fba:	e018      	b.n	8003fee <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003fbc:	4b27      	ldr	r3, [pc, #156]	; (800405c <HAL_RCC_OscConfig+0x280>)
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	4a26      	ldr	r2, [pc, #152]	; (800405c <HAL_RCC_OscConfig+0x280>)
 8003fc2:	f023 0301 	bic.w	r3, r3, #1
 8003fc6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fc8:	f7fe fe88 	bl	8002cdc <HAL_GetTick>
 8003fcc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003fce:	e008      	b.n	8003fe2 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003fd0:	f7fe fe84 	bl	8002cdc <HAL_GetTick>
 8003fd4:	4602      	mov	r2, r0
 8003fd6:	693b      	ldr	r3, [r7, #16]
 8003fd8:	1ad3      	subs	r3, r2, r3
 8003fda:	2b02      	cmp	r3, #2
 8003fdc:	d901      	bls.n	8003fe2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003fde:	2303      	movs	r3, #3
 8003fe0:	e1a3      	b.n	800432a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003fe2:	4b1e      	ldr	r3, [pc, #120]	; (800405c <HAL_RCC_OscConfig+0x280>)
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	f003 0302 	and.w	r3, r3, #2
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d1f0      	bne.n	8003fd0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f003 0308 	and.w	r3, r3, #8
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d038      	beq.n	800406c <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	695b      	ldr	r3, [r3, #20]
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d019      	beq.n	8004036 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004002:	4b16      	ldr	r3, [pc, #88]	; (800405c <HAL_RCC_OscConfig+0x280>)
 8004004:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004006:	4a15      	ldr	r2, [pc, #84]	; (800405c <HAL_RCC_OscConfig+0x280>)
 8004008:	f043 0301 	orr.w	r3, r3, #1
 800400c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800400e:	f7fe fe65 	bl	8002cdc <HAL_GetTick>
 8004012:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004014:	e008      	b.n	8004028 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004016:	f7fe fe61 	bl	8002cdc <HAL_GetTick>
 800401a:	4602      	mov	r2, r0
 800401c:	693b      	ldr	r3, [r7, #16]
 800401e:	1ad3      	subs	r3, r2, r3
 8004020:	2b02      	cmp	r3, #2
 8004022:	d901      	bls.n	8004028 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004024:	2303      	movs	r3, #3
 8004026:	e180      	b.n	800432a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004028:	4b0c      	ldr	r3, [pc, #48]	; (800405c <HAL_RCC_OscConfig+0x280>)
 800402a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800402c:	f003 0302 	and.w	r3, r3, #2
 8004030:	2b00      	cmp	r3, #0
 8004032:	d0f0      	beq.n	8004016 <HAL_RCC_OscConfig+0x23a>
 8004034:	e01a      	b.n	800406c <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004036:	4b09      	ldr	r3, [pc, #36]	; (800405c <HAL_RCC_OscConfig+0x280>)
 8004038:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800403a:	4a08      	ldr	r2, [pc, #32]	; (800405c <HAL_RCC_OscConfig+0x280>)
 800403c:	f023 0301 	bic.w	r3, r3, #1
 8004040:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004042:	f7fe fe4b 	bl	8002cdc <HAL_GetTick>
 8004046:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004048:	e00a      	b.n	8004060 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800404a:	f7fe fe47 	bl	8002cdc <HAL_GetTick>
 800404e:	4602      	mov	r2, r0
 8004050:	693b      	ldr	r3, [r7, #16]
 8004052:	1ad3      	subs	r3, r2, r3
 8004054:	2b02      	cmp	r3, #2
 8004056:	d903      	bls.n	8004060 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004058:	2303      	movs	r3, #3
 800405a:	e166      	b.n	800432a <HAL_RCC_OscConfig+0x54e>
 800405c:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004060:	4b92      	ldr	r3, [pc, #584]	; (80042ac <HAL_RCC_OscConfig+0x4d0>)
 8004062:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004064:	f003 0302 	and.w	r3, r3, #2
 8004068:	2b00      	cmp	r3, #0
 800406a:	d1ee      	bne.n	800404a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f003 0304 	and.w	r3, r3, #4
 8004074:	2b00      	cmp	r3, #0
 8004076:	f000 80a4 	beq.w	80041c2 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800407a:	4b8c      	ldr	r3, [pc, #560]	; (80042ac <HAL_RCC_OscConfig+0x4d0>)
 800407c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800407e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004082:	2b00      	cmp	r3, #0
 8004084:	d10d      	bne.n	80040a2 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8004086:	4b89      	ldr	r3, [pc, #548]	; (80042ac <HAL_RCC_OscConfig+0x4d0>)
 8004088:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800408a:	4a88      	ldr	r2, [pc, #544]	; (80042ac <HAL_RCC_OscConfig+0x4d0>)
 800408c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004090:	6413      	str	r3, [r2, #64]	; 0x40
 8004092:	4b86      	ldr	r3, [pc, #536]	; (80042ac <HAL_RCC_OscConfig+0x4d0>)
 8004094:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004096:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800409a:	60bb      	str	r3, [r7, #8]
 800409c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800409e:	2301      	movs	r3, #1
 80040a0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80040a2:	4b83      	ldr	r3, [pc, #524]	; (80042b0 <HAL_RCC_OscConfig+0x4d4>)
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d118      	bne.n	80040e0 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80040ae:	4b80      	ldr	r3, [pc, #512]	; (80042b0 <HAL_RCC_OscConfig+0x4d4>)
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	4a7f      	ldr	r2, [pc, #508]	; (80042b0 <HAL_RCC_OscConfig+0x4d4>)
 80040b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80040b8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80040ba:	f7fe fe0f 	bl	8002cdc <HAL_GetTick>
 80040be:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80040c0:	e008      	b.n	80040d4 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80040c2:	f7fe fe0b 	bl	8002cdc <HAL_GetTick>
 80040c6:	4602      	mov	r2, r0
 80040c8:	693b      	ldr	r3, [r7, #16]
 80040ca:	1ad3      	subs	r3, r2, r3
 80040cc:	2b64      	cmp	r3, #100	; 0x64
 80040ce:	d901      	bls.n	80040d4 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80040d0:	2303      	movs	r3, #3
 80040d2:	e12a      	b.n	800432a <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80040d4:	4b76      	ldr	r3, [pc, #472]	; (80042b0 <HAL_RCC_OscConfig+0x4d4>)
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d0f0      	beq.n	80040c2 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	689b      	ldr	r3, [r3, #8]
 80040e4:	2b01      	cmp	r3, #1
 80040e6:	d106      	bne.n	80040f6 <HAL_RCC_OscConfig+0x31a>
 80040e8:	4b70      	ldr	r3, [pc, #448]	; (80042ac <HAL_RCC_OscConfig+0x4d0>)
 80040ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040ec:	4a6f      	ldr	r2, [pc, #444]	; (80042ac <HAL_RCC_OscConfig+0x4d0>)
 80040ee:	f043 0301 	orr.w	r3, r3, #1
 80040f2:	6713      	str	r3, [r2, #112]	; 0x70
 80040f4:	e02d      	b.n	8004152 <HAL_RCC_OscConfig+0x376>
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	689b      	ldr	r3, [r3, #8]
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d10c      	bne.n	8004118 <HAL_RCC_OscConfig+0x33c>
 80040fe:	4b6b      	ldr	r3, [pc, #428]	; (80042ac <HAL_RCC_OscConfig+0x4d0>)
 8004100:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004102:	4a6a      	ldr	r2, [pc, #424]	; (80042ac <HAL_RCC_OscConfig+0x4d0>)
 8004104:	f023 0301 	bic.w	r3, r3, #1
 8004108:	6713      	str	r3, [r2, #112]	; 0x70
 800410a:	4b68      	ldr	r3, [pc, #416]	; (80042ac <HAL_RCC_OscConfig+0x4d0>)
 800410c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800410e:	4a67      	ldr	r2, [pc, #412]	; (80042ac <HAL_RCC_OscConfig+0x4d0>)
 8004110:	f023 0304 	bic.w	r3, r3, #4
 8004114:	6713      	str	r3, [r2, #112]	; 0x70
 8004116:	e01c      	b.n	8004152 <HAL_RCC_OscConfig+0x376>
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	689b      	ldr	r3, [r3, #8]
 800411c:	2b05      	cmp	r3, #5
 800411e:	d10c      	bne.n	800413a <HAL_RCC_OscConfig+0x35e>
 8004120:	4b62      	ldr	r3, [pc, #392]	; (80042ac <HAL_RCC_OscConfig+0x4d0>)
 8004122:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004124:	4a61      	ldr	r2, [pc, #388]	; (80042ac <HAL_RCC_OscConfig+0x4d0>)
 8004126:	f043 0304 	orr.w	r3, r3, #4
 800412a:	6713      	str	r3, [r2, #112]	; 0x70
 800412c:	4b5f      	ldr	r3, [pc, #380]	; (80042ac <HAL_RCC_OscConfig+0x4d0>)
 800412e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004130:	4a5e      	ldr	r2, [pc, #376]	; (80042ac <HAL_RCC_OscConfig+0x4d0>)
 8004132:	f043 0301 	orr.w	r3, r3, #1
 8004136:	6713      	str	r3, [r2, #112]	; 0x70
 8004138:	e00b      	b.n	8004152 <HAL_RCC_OscConfig+0x376>
 800413a:	4b5c      	ldr	r3, [pc, #368]	; (80042ac <HAL_RCC_OscConfig+0x4d0>)
 800413c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800413e:	4a5b      	ldr	r2, [pc, #364]	; (80042ac <HAL_RCC_OscConfig+0x4d0>)
 8004140:	f023 0301 	bic.w	r3, r3, #1
 8004144:	6713      	str	r3, [r2, #112]	; 0x70
 8004146:	4b59      	ldr	r3, [pc, #356]	; (80042ac <HAL_RCC_OscConfig+0x4d0>)
 8004148:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800414a:	4a58      	ldr	r2, [pc, #352]	; (80042ac <HAL_RCC_OscConfig+0x4d0>)
 800414c:	f023 0304 	bic.w	r3, r3, #4
 8004150:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	689b      	ldr	r3, [r3, #8]
 8004156:	2b00      	cmp	r3, #0
 8004158:	d015      	beq.n	8004186 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800415a:	f7fe fdbf 	bl	8002cdc <HAL_GetTick>
 800415e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004160:	e00a      	b.n	8004178 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004162:	f7fe fdbb 	bl	8002cdc <HAL_GetTick>
 8004166:	4602      	mov	r2, r0
 8004168:	693b      	ldr	r3, [r7, #16]
 800416a:	1ad3      	subs	r3, r2, r3
 800416c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004170:	4293      	cmp	r3, r2
 8004172:	d901      	bls.n	8004178 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8004174:	2303      	movs	r3, #3
 8004176:	e0d8      	b.n	800432a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004178:	4b4c      	ldr	r3, [pc, #304]	; (80042ac <HAL_RCC_OscConfig+0x4d0>)
 800417a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800417c:	f003 0302 	and.w	r3, r3, #2
 8004180:	2b00      	cmp	r3, #0
 8004182:	d0ee      	beq.n	8004162 <HAL_RCC_OscConfig+0x386>
 8004184:	e014      	b.n	80041b0 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004186:	f7fe fda9 	bl	8002cdc <HAL_GetTick>
 800418a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800418c:	e00a      	b.n	80041a4 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800418e:	f7fe fda5 	bl	8002cdc <HAL_GetTick>
 8004192:	4602      	mov	r2, r0
 8004194:	693b      	ldr	r3, [r7, #16]
 8004196:	1ad3      	subs	r3, r2, r3
 8004198:	f241 3288 	movw	r2, #5000	; 0x1388
 800419c:	4293      	cmp	r3, r2
 800419e:	d901      	bls.n	80041a4 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80041a0:	2303      	movs	r3, #3
 80041a2:	e0c2      	b.n	800432a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80041a4:	4b41      	ldr	r3, [pc, #260]	; (80042ac <HAL_RCC_OscConfig+0x4d0>)
 80041a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041a8:	f003 0302 	and.w	r3, r3, #2
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d1ee      	bne.n	800418e <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80041b0:	7dfb      	ldrb	r3, [r7, #23]
 80041b2:	2b01      	cmp	r3, #1
 80041b4:	d105      	bne.n	80041c2 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80041b6:	4b3d      	ldr	r3, [pc, #244]	; (80042ac <HAL_RCC_OscConfig+0x4d0>)
 80041b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041ba:	4a3c      	ldr	r2, [pc, #240]	; (80042ac <HAL_RCC_OscConfig+0x4d0>)
 80041bc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80041c0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	699b      	ldr	r3, [r3, #24]
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	f000 80ae 	beq.w	8004328 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80041cc:	4b37      	ldr	r3, [pc, #220]	; (80042ac <HAL_RCC_OscConfig+0x4d0>)
 80041ce:	689b      	ldr	r3, [r3, #8]
 80041d0:	f003 030c 	and.w	r3, r3, #12
 80041d4:	2b08      	cmp	r3, #8
 80041d6:	d06d      	beq.n	80042b4 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	699b      	ldr	r3, [r3, #24]
 80041dc:	2b02      	cmp	r3, #2
 80041de:	d14b      	bne.n	8004278 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80041e0:	4b32      	ldr	r3, [pc, #200]	; (80042ac <HAL_RCC_OscConfig+0x4d0>)
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	4a31      	ldr	r2, [pc, #196]	; (80042ac <HAL_RCC_OscConfig+0x4d0>)
 80041e6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80041ea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041ec:	f7fe fd76 	bl	8002cdc <HAL_GetTick>
 80041f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80041f2:	e008      	b.n	8004206 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041f4:	f7fe fd72 	bl	8002cdc <HAL_GetTick>
 80041f8:	4602      	mov	r2, r0
 80041fa:	693b      	ldr	r3, [r7, #16]
 80041fc:	1ad3      	subs	r3, r2, r3
 80041fe:	2b02      	cmp	r3, #2
 8004200:	d901      	bls.n	8004206 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8004202:	2303      	movs	r3, #3
 8004204:	e091      	b.n	800432a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004206:	4b29      	ldr	r3, [pc, #164]	; (80042ac <HAL_RCC_OscConfig+0x4d0>)
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800420e:	2b00      	cmp	r3, #0
 8004210:	d1f0      	bne.n	80041f4 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	69da      	ldr	r2, [r3, #28]
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	6a1b      	ldr	r3, [r3, #32]
 800421a:	431a      	orrs	r2, r3
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004220:	019b      	lsls	r3, r3, #6
 8004222:	431a      	orrs	r2, r3
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004228:	085b      	lsrs	r3, r3, #1
 800422a:	3b01      	subs	r3, #1
 800422c:	041b      	lsls	r3, r3, #16
 800422e:	431a      	orrs	r2, r3
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004234:	061b      	lsls	r3, r3, #24
 8004236:	431a      	orrs	r2, r3
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800423c:	071b      	lsls	r3, r3, #28
 800423e:	491b      	ldr	r1, [pc, #108]	; (80042ac <HAL_RCC_OscConfig+0x4d0>)
 8004240:	4313      	orrs	r3, r2
 8004242:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004244:	4b19      	ldr	r3, [pc, #100]	; (80042ac <HAL_RCC_OscConfig+0x4d0>)
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	4a18      	ldr	r2, [pc, #96]	; (80042ac <HAL_RCC_OscConfig+0x4d0>)
 800424a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800424e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004250:	f7fe fd44 	bl	8002cdc <HAL_GetTick>
 8004254:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004256:	e008      	b.n	800426a <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004258:	f7fe fd40 	bl	8002cdc <HAL_GetTick>
 800425c:	4602      	mov	r2, r0
 800425e:	693b      	ldr	r3, [r7, #16]
 8004260:	1ad3      	subs	r3, r2, r3
 8004262:	2b02      	cmp	r3, #2
 8004264:	d901      	bls.n	800426a <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8004266:	2303      	movs	r3, #3
 8004268:	e05f      	b.n	800432a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800426a:	4b10      	ldr	r3, [pc, #64]	; (80042ac <HAL_RCC_OscConfig+0x4d0>)
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004272:	2b00      	cmp	r3, #0
 8004274:	d0f0      	beq.n	8004258 <HAL_RCC_OscConfig+0x47c>
 8004276:	e057      	b.n	8004328 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004278:	4b0c      	ldr	r3, [pc, #48]	; (80042ac <HAL_RCC_OscConfig+0x4d0>)
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	4a0b      	ldr	r2, [pc, #44]	; (80042ac <HAL_RCC_OscConfig+0x4d0>)
 800427e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004282:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004284:	f7fe fd2a 	bl	8002cdc <HAL_GetTick>
 8004288:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800428a:	e008      	b.n	800429e <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800428c:	f7fe fd26 	bl	8002cdc <HAL_GetTick>
 8004290:	4602      	mov	r2, r0
 8004292:	693b      	ldr	r3, [r7, #16]
 8004294:	1ad3      	subs	r3, r2, r3
 8004296:	2b02      	cmp	r3, #2
 8004298:	d901      	bls.n	800429e <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 800429a:	2303      	movs	r3, #3
 800429c:	e045      	b.n	800432a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800429e:	4b03      	ldr	r3, [pc, #12]	; (80042ac <HAL_RCC_OscConfig+0x4d0>)
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d1f0      	bne.n	800428c <HAL_RCC_OscConfig+0x4b0>
 80042aa:	e03d      	b.n	8004328 <HAL_RCC_OscConfig+0x54c>
 80042ac:	40023800 	.word	0x40023800
 80042b0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80042b4:	4b1f      	ldr	r3, [pc, #124]	; (8004334 <HAL_RCC_OscConfig+0x558>)
 80042b6:	685b      	ldr	r3, [r3, #4]
 80042b8:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	699b      	ldr	r3, [r3, #24]
 80042be:	2b01      	cmp	r3, #1
 80042c0:	d030      	beq.n	8004324 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80042cc:	429a      	cmp	r2, r3
 80042ce:	d129      	bne.n	8004324 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80042da:	429a      	cmp	r2, r3
 80042dc:	d122      	bne.n	8004324 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80042de:	68fa      	ldr	r2, [r7, #12]
 80042e0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80042e4:	4013      	ands	r3, r2
 80042e6:	687a      	ldr	r2, [r7, #4]
 80042e8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80042ea:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80042ec:	4293      	cmp	r3, r2
 80042ee:	d119      	bne.n	8004324 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042fa:	085b      	lsrs	r3, r3, #1
 80042fc:	3b01      	subs	r3, #1
 80042fe:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004300:	429a      	cmp	r2, r3
 8004302:	d10f      	bne.n	8004324 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800430e:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004310:	429a      	cmp	r2, r3
 8004312:	d107      	bne.n	8004324 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800431e:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004320:	429a      	cmp	r2, r3
 8004322:	d001      	beq.n	8004328 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8004324:	2301      	movs	r3, #1
 8004326:	e000      	b.n	800432a <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8004328:	2300      	movs	r3, #0
}
 800432a:	4618      	mov	r0, r3
 800432c:	3718      	adds	r7, #24
 800432e:	46bd      	mov	sp, r7
 8004330:	bd80      	pop	{r7, pc}
 8004332:	bf00      	nop
 8004334:	40023800 	.word	0x40023800

08004338 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004338:	b580      	push	{r7, lr}
 800433a:	b084      	sub	sp, #16
 800433c:	af00      	add	r7, sp, #0
 800433e:	6078      	str	r0, [r7, #4]
 8004340:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8004342:	2300      	movs	r3, #0
 8004344:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	2b00      	cmp	r3, #0
 800434a:	d101      	bne.n	8004350 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800434c:	2301      	movs	r3, #1
 800434e:	e0d0      	b.n	80044f2 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004350:	4b6a      	ldr	r3, [pc, #424]	; (80044fc <HAL_RCC_ClockConfig+0x1c4>)
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f003 030f 	and.w	r3, r3, #15
 8004358:	683a      	ldr	r2, [r7, #0]
 800435a:	429a      	cmp	r2, r3
 800435c:	d910      	bls.n	8004380 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800435e:	4b67      	ldr	r3, [pc, #412]	; (80044fc <HAL_RCC_ClockConfig+0x1c4>)
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	f023 020f 	bic.w	r2, r3, #15
 8004366:	4965      	ldr	r1, [pc, #404]	; (80044fc <HAL_RCC_ClockConfig+0x1c4>)
 8004368:	683b      	ldr	r3, [r7, #0]
 800436a:	4313      	orrs	r3, r2
 800436c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800436e:	4b63      	ldr	r3, [pc, #396]	; (80044fc <HAL_RCC_ClockConfig+0x1c4>)
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	f003 030f 	and.w	r3, r3, #15
 8004376:	683a      	ldr	r2, [r7, #0]
 8004378:	429a      	cmp	r2, r3
 800437a:	d001      	beq.n	8004380 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800437c:	2301      	movs	r3, #1
 800437e:	e0b8      	b.n	80044f2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	f003 0302 	and.w	r3, r3, #2
 8004388:	2b00      	cmp	r3, #0
 800438a:	d020      	beq.n	80043ce <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	f003 0304 	and.w	r3, r3, #4
 8004394:	2b00      	cmp	r3, #0
 8004396:	d005      	beq.n	80043a4 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004398:	4b59      	ldr	r3, [pc, #356]	; (8004500 <HAL_RCC_ClockConfig+0x1c8>)
 800439a:	689b      	ldr	r3, [r3, #8]
 800439c:	4a58      	ldr	r2, [pc, #352]	; (8004500 <HAL_RCC_ClockConfig+0x1c8>)
 800439e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80043a2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	f003 0308 	and.w	r3, r3, #8
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d005      	beq.n	80043bc <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80043b0:	4b53      	ldr	r3, [pc, #332]	; (8004500 <HAL_RCC_ClockConfig+0x1c8>)
 80043b2:	689b      	ldr	r3, [r3, #8]
 80043b4:	4a52      	ldr	r2, [pc, #328]	; (8004500 <HAL_RCC_ClockConfig+0x1c8>)
 80043b6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80043ba:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80043bc:	4b50      	ldr	r3, [pc, #320]	; (8004500 <HAL_RCC_ClockConfig+0x1c8>)
 80043be:	689b      	ldr	r3, [r3, #8]
 80043c0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	689b      	ldr	r3, [r3, #8]
 80043c8:	494d      	ldr	r1, [pc, #308]	; (8004500 <HAL_RCC_ClockConfig+0x1c8>)
 80043ca:	4313      	orrs	r3, r2
 80043cc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f003 0301 	and.w	r3, r3, #1
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d040      	beq.n	800445c <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	685b      	ldr	r3, [r3, #4]
 80043de:	2b01      	cmp	r3, #1
 80043e0:	d107      	bne.n	80043f2 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80043e2:	4b47      	ldr	r3, [pc, #284]	; (8004500 <HAL_RCC_ClockConfig+0x1c8>)
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d115      	bne.n	800441a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80043ee:	2301      	movs	r3, #1
 80043f0:	e07f      	b.n	80044f2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	685b      	ldr	r3, [r3, #4]
 80043f6:	2b02      	cmp	r3, #2
 80043f8:	d107      	bne.n	800440a <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80043fa:	4b41      	ldr	r3, [pc, #260]	; (8004500 <HAL_RCC_ClockConfig+0x1c8>)
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004402:	2b00      	cmp	r3, #0
 8004404:	d109      	bne.n	800441a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004406:	2301      	movs	r3, #1
 8004408:	e073      	b.n	80044f2 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800440a:	4b3d      	ldr	r3, [pc, #244]	; (8004500 <HAL_RCC_ClockConfig+0x1c8>)
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f003 0302 	and.w	r3, r3, #2
 8004412:	2b00      	cmp	r3, #0
 8004414:	d101      	bne.n	800441a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004416:	2301      	movs	r3, #1
 8004418:	e06b      	b.n	80044f2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800441a:	4b39      	ldr	r3, [pc, #228]	; (8004500 <HAL_RCC_ClockConfig+0x1c8>)
 800441c:	689b      	ldr	r3, [r3, #8]
 800441e:	f023 0203 	bic.w	r2, r3, #3
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	685b      	ldr	r3, [r3, #4]
 8004426:	4936      	ldr	r1, [pc, #216]	; (8004500 <HAL_RCC_ClockConfig+0x1c8>)
 8004428:	4313      	orrs	r3, r2
 800442a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800442c:	f7fe fc56 	bl	8002cdc <HAL_GetTick>
 8004430:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004432:	e00a      	b.n	800444a <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004434:	f7fe fc52 	bl	8002cdc <HAL_GetTick>
 8004438:	4602      	mov	r2, r0
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	1ad3      	subs	r3, r2, r3
 800443e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004442:	4293      	cmp	r3, r2
 8004444:	d901      	bls.n	800444a <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8004446:	2303      	movs	r3, #3
 8004448:	e053      	b.n	80044f2 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800444a:	4b2d      	ldr	r3, [pc, #180]	; (8004500 <HAL_RCC_ClockConfig+0x1c8>)
 800444c:	689b      	ldr	r3, [r3, #8]
 800444e:	f003 020c 	and.w	r2, r3, #12
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	685b      	ldr	r3, [r3, #4]
 8004456:	009b      	lsls	r3, r3, #2
 8004458:	429a      	cmp	r2, r3
 800445a:	d1eb      	bne.n	8004434 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800445c:	4b27      	ldr	r3, [pc, #156]	; (80044fc <HAL_RCC_ClockConfig+0x1c4>)
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f003 030f 	and.w	r3, r3, #15
 8004464:	683a      	ldr	r2, [r7, #0]
 8004466:	429a      	cmp	r2, r3
 8004468:	d210      	bcs.n	800448c <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800446a:	4b24      	ldr	r3, [pc, #144]	; (80044fc <HAL_RCC_ClockConfig+0x1c4>)
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	f023 020f 	bic.w	r2, r3, #15
 8004472:	4922      	ldr	r1, [pc, #136]	; (80044fc <HAL_RCC_ClockConfig+0x1c4>)
 8004474:	683b      	ldr	r3, [r7, #0]
 8004476:	4313      	orrs	r3, r2
 8004478:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800447a:	4b20      	ldr	r3, [pc, #128]	; (80044fc <HAL_RCC_ClockConfig+0x1c4>)
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f003 030f 	and.w	r3, r3, #15
 8004482:	683a      	ldr	r2, [r7, #0]
 8004484:	429a      	cmp	r2, r3
 8004486:	d001      	beq.n	800448c <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8004488:	2301      	movs	r3, #1
 800448a:	e032      	b.n	80044f2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f003 0304 	and.w	r3, r3, #4
 8004494:	2b00      	cmp	r3, #0
 8004496:	d008      	beq.n	80044aa <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004498:	4b19      	ldr	r3, [pc, #100]	; (8004500 <HAL_RCC_ClockConfig+0x1c8>)
 800449a:	689b      	ldr	r3, [r3, #8]
 800449c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	68db      	ldr	r3, [r3, #12]
 80044a4:	4916      	ldr	r1, [pc, #88]	; (8004500 <HAL_RCC_ClockConfig+0x1c8>)
 80044a6:	4313      	orrs	r3, r2
 80044a8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f003 0308 	and.w	r3, r3, #8
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d009      	beq.n	80044ca <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80044b6:	4b12      	ldr	r3, [pc, #72]	; (8004500 <HAL_RCC_ClockConfig+0x1c8>)
 80044b8:	689b      	ldr	r3, [r3, #8]
 80044ba:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	691b      	ldr	r3, [r3, #16]
 80044c2:	00db      	lsls	r3, r3, #3
 80044c4:	490e      	ldr	r1, [pc, #56]	; (8004500 <HAL_RCC_ClockConfig+0x1c8>)
 80044c6:	4313      	orrs	r3, r2
 80044c8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80044ca:	f000 f821 	bl	8004510 <HAL_RCC_GetSysClockFreq>
 80044ce:	4602      	mov	r2, r0
 80044d0:	4b0b      	ldr	r3, [pc, #44]	; (8004500 <HAL_RCC_ClockConfig+0x1c8>)
 80044d2:	689b      	ldr	r3, [r3, #8]
 80044d4:	091b      	lsrs	r3, r3, #4
 80044d6:	f003 030f 	and.w	r3, r3, #15
 80044da:	490a      	ldr	r1, [pc, #40]	; (8004504 <HAL_RCC_ClockConfig+0x1cc>)
 80044dc:	5ccb      	ldrb	r3, [r1, r3]
 80044de:	fa22 f303 	lsr.w	r3, r2, r3
 80044e2:	4a09      	ldr	r2, [pc, #36]	; (8004508 <HAL_RCC_ClockConfig+0x1d0>)
 80044e4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80044e6:	4b09      	ldr	r3, [pc, #36]	; (800450c <HAL_RCC_ClockConfig+0x1d4>)
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	4618      	mov	r0, r3
 80044ec:	f7fe fbb2 	bl	8002c54 <HAL_InitTick>

  return HAL_OK;
 80044f0:	2300      	movs	r3, #0
}
 80044f2:	4618      	mov	r0, r3
 80044f4:	3710      	adds	r7, #16
 80044f6:	46bd      	mov	sp, r7
 80044f8:	bd80      	pop	{r7, pc}
 80044fa:	bf00      	nop
 80044fc:	40023c00 	.word	0x40023c00
 8004500:	40023800 	.word	0x40023800
 8004504:	08010b28 	.word	0x08010b28
 8004508:	200004c0 	.word	0x200004c0
 800450c:	200004c4 	.word	0x200004c4

08004510 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004510:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004514:	b094      	sub	sp, #80	; 0x50
 8004516:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8004518:	2300      	movs	r3, #0
 800451a:	647b      	str	r3, [r7, #68]	; 0x44
 800451c:	2300      	movs	r3, #0
 800451e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004520:	2300      	movs	r3, #0
 8004522:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0;
 8004524:	2300      	movs	r3, #0
 8004526:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004528:	4b79      	ldr	r3, [pc, #484]	; (8004710 <HAL_RCC_GetSysClockFreq+0x200>)
 800452a:	689b      	ldr	r3, [r3, #8]
 800452c:	f003 030c 	and.w	r3, r3, #12
 8004530:	2b08      	cmp	r3, #8
 8004532:	d00d      	beq.n	8004550 <HAL_RCC_GetSysClockFreq+0x40>
 8004534:	2b08      	cmp	r3, #8
 8004536:	f200 80e1 	bhi.w	80046fc <HAL_RCC_GetSysClockFreq+0x1ec>
 800453a:	2b00      	cmp	r3, #0
 800453c:	d002      	beq.n	8004544 <HAL_RCC_GetSysClockFreq+0x34>
 800453e:	2b04      	cmp	r3, #4
 8004540:	d003      	beq.n	800454a <HAL_RCC_GetSysClockFreq+0x3a>
 8004542:	e0db      	b.n	80046fc <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004544:	4b73      	ldr	r3, [pc, #460]	; (8004714 <HAL_RCC_GetSysClockFreq+0x204>)
 8004546:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004548:	e0db      	b.n	8004702 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800454a:	4b73      	ldr	r3, [pc, #460]	; (8004718 <HAL_RCC_GetSysClockFreq+0x208>)
 800454c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800454e:	e0d8      	b.n	8004702 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004550:	4b6f      	ldr	r3, [pc, #444]	; (8004710 <HAL_RCC_GetSysClockFreq+0x200>)
 8004552:	685b      	ldr	r3, [r3, #4]
 8004554:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004558:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800455a:	4b6d      	ldr	r3, [pc, #436]	; (8004710 <HAL_RCC_GetSysClockFreq+0x200>)
 800455c:	685b      	ldr	r3, [r3, #4]
 800455e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004562:	2b00      	cmp	r3, #0
 8004564:	d063      	beq.n	800462e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004566:	4b6a      	ldr	r3, [pc, #424]	; (8004710 <HAL_RCC_GetSysClockFreq+0x200>)
 8004568:	685b      	ldr	r3, [r3, #4]
 800456a:	099b      	lsrs	r3, r3, #6
 800456c:	2200      	movs	r2, #0
 800456e:	63bb      	str	r3, [r7, #56]	; 0x38
 8004570:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004572:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004574:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004578:	633b      	str	r3, [r7, #48]	; 0x30
 800457a:	2300      	movs	r3, #0
 800457c:	637b      	str	r3, [r7, #52]	; 0x34
 800457e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004582:	4622      	mov	r2, r4
 8004584:	462b      	mov	r3, r5
 8004586:	f04f 0000 	mov.w	r0, #0
 800458a:	f04f 0100 	mov.w	r1, #0
 800458e:	0159      	lsls	r1, r3, #5
 8004590:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004594:	0150      	lsls	r0, r2, #5
 8004596:	4602      	mov	r2, r0
 8004598:	460b      	mov	r3, r1
 800459a:	4621      	mov	r1, r4
 800459c:	1a51      	subs	r1, r2, r1
 800459e:	6139      	str	r1, [r7, #16]
 80045a0:	4629      	mov	r1, r5
 80045a2:	eb63 0301 	sbc.w	r3, r3, r1
 80045a6:	617b      	str	r3, [r7, #20]
 80045a8:	f04f 0200 	mov.w	r2, #0
 80045ac:	f04f 0300 	mov.w	r3, #0
 80045b0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80045b4:	4659      	mov	r1, fp
 80045b6:	018b      	lsls	r3, r1, #6
 80045b8:	4651      	mov	r1, sl
 80045ba:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80045be:	4651      	mov	r1, sl
 80045c0:	018a      	lsls	r2, r1, #6
 80045c2:	4651      	mov	r1, sl
 80045c4:	ebb2 0801 	subs.w	r8, r2, r1
 80045c8:	4659      	mov	r1, fp
 80045ca:	eb63 0901 	sbc.w	r9, r3, r1
 80045ce:	f04f 0200 	mov.w	r2, #0
 80045d2:	f04f 0300 	mov.w	r3, #0
 80045d6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80045da:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80045de:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80045e2:	4690      	mov	r8, r2
 80045e4:	4699      	mov	r9, r3
 80045e6:	4623      	mov	r3, r4
 80045e8:	eb18 0303 	adds.w	r3, r8, r3
 80045ec:	60bb      	str	r3, [r7, #8]
 80045ee:	462b      	mov	r3, r5
 80045f0:	eb49 0303 	adc.w	r3, r9, r3
 80045f4:	60fb      	str	r3, [r7, #12]
 80045f6:	f04f 0200 	mov.w	r2, #0
 80045fa:	f04f 0300 	mov.w	r3, #0
 80045fe:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004602:	4629      	mov	r1, r5
 8004604:	024b      	lsls	r3, r1, #9
 8004606:	4621      	mov	r1, r4
 8004608:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800460c:	4621      	mov	r1, r4
 800460e:	024a      	lsls	r2, r1, #9
 8004610:	4610      	mov	r0, r2
 8004612:	4619      	mov	r1, r3
 8004614:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004616:	2200      	movs	r2, #0
 8004618:	62bb      	str	r3, [r7, #40]	; 0x28
 800461a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800461c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004620:	f7fb fe66 	bl	80002f0 <__aeabi_uldivmod>
 8004624:	4602      	mov	r2, r0
 8004626:	460b      	mov	r3, r1
 8004628:	4613      	mov	r3, r2
 800462a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800462c:	e058      	b.n	80046e0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800462e:	4b38      	ldr	r3, [pc, #224]	; (8004710 <HAL_RCC_GetSysClockFreq+0x200>)
 8004630:	685b      	ldr	r3, [r3, #4]
 8004632:	099b      	lsrs	r3, r3, #6
 8004634:	2200      	movs	r2, #0
 8004636:	4618      	mov	r0, r3
 8004638:	4611      	mov	r1, r2
 800463a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800463e:	623b      	str	r3, [r7, #32]
 8004640:	2300      	movs	r3, #0
 8004642:	627b      	str	r3, [r7, #36]	; 0x24
 8004644:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004648:	4642      	mov	r2, r8
 800464a:	464b      	mov	r3, r9
 800464c:	f04f 0000 	mov.w	r0, #0
 8004650:	f04f 0100 	mov.w	r1, #0
 8004654:	0159      	lsls	r1, r3, #5
 8004656:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800465a:	0150      	lsls	r0, r2, #5
 800465c:	4602      	mov	r2, r0
 800465e:	460b      	mov	r3, r1
 8004660:	4641      	mov	r1, r8
 8004662:	ebb2 0a01 	subs.w	sl, r2, r1
 8004666:	4649      	mov	r1, r9
 8004668:	eb63 0b01 	sbc.w	fp, r3, r1
 800466c:	f04f 0200 	mov.w	r2, #0
 8004670:	f04f 0300 	mov.w	r3, #0
 8004674:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004678:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800467c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004680:	ebb2 040a 	subs.w	r4, r2, sl
 8004684:	eb63 050b 	sbc.w	r5, r3, fp
 8004688:	f04f 0200 	mov.w	r2, #0
 800468c:	f04f 0300 	mov.w	r3, #0
 8004690:	00eb      	lsls	r3, r5, #3
 8004692:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004696:	00e2      	lsls	r2, r4, #3
 8004698:	4614      	mov	r4, r2
 800469a:	461d      	mov	r5, r3
 800469c:	4643      	mov	r3, r8
 800469e:	18e3      	adds	r3, r4, r3
 80046a0:	603b      	str	r3, [r7, #0]
 80046a2:	464b      	mov	r3, r9
 80046a4:	eb45 0303 	adc.w	r3, r5, r3
 80046a8:	607b      	str	r3, [r7, #4]
 80046aa:	f04f 0200 	mov.w	r2, #0
 80046ae:	f04f 0300 	mov.w	r3, #0
 80046b2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80046b6:	4629      	mov	r1, r5
 80046b8:	028b      	lsls	r3, r1, #10
 80046ba:	4621      	mov	r1, r4
 80046bc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80046c0:	4621      	mov	r1, r4
 80046c2:	028a      	lsls	r2, r1, #10
 80046c4:	4610      	mov	r0, r2
 80046c6:	4619      	mov	r1, r3
 80046c8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80046ca:	2200      	movs	r2, #0
 80046cc:	61bb      	str	r3, [r7, #24]
 80046ce:	61fa      	str	r2, [r7, #28]
 80046d0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80046d4:	f7fb fe0c 	bl	80002f0 <__aeabi_uldivmod>
 80046d8:	4602      	mov	r2, r0
 80046da:	460b      	mov	r3, r1
 80046dc:	4613      	mov	r3, r2
 80046de:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80046e0:	4b0b      	ldr	r3, [pc, #44]	; (8004710 <HAL_RCC_GetSysClockFreq+0x200>)
 80046e2:	685b      	ldr	r3, [r3, #4]
 80046e4:	0c1b      	lsrs	r3, r3, #16
 80046e6:	f003 0303 	and.w	r3, r3, #3
 80046ea:	3301      	adds	r3, #1
 80046ec:	005b      	lsls	r3, r3, #1
 80046ee:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 80046f0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80046f2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80046f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80046f8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80046fa:	e002      	b.n	8004702 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80046fc:	4b05      	ldr	r3, [pc, #20]	; (8004714 <HAL_RCC_GetSysClockFreq+0x204>)
 80046fe:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004700:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004702:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004704:	4618      	mov	r0, r3
 8004706:	3750      	adds	r7, #80	; 0x50
 8004708:	46bd      	mov	sp, r7
 800470a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800470e:	bf00      	nop
 8004710:	40023800 	.word	0x40023800
 8004714:	00f42400 	.word	0x00f42400
 8004718:	007a1200 	.word	0x007a1200

0800471c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800471c:	b480      	push	{r7}
 800471e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004720:	4b03      	ldr	r3, [pc, #12]	; (8004730 <HAL_RCC_GetHCLKFreq+0x14>)
 8004722:	681b      	ldr	r3, [r3, #0]
}
 8004724:	4618      	mov	r0, r3
 8004726:	46bd      	mov	sp, r7
 8004728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800472c:	4770      	bx	lr
 800472e:	bf00      	nop
 8004730:	200004c0 	.word	0x200004c0

08004734 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004734:	b580      	push	{r7, lr}
 8004736:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004738:	f7ff fff0 	bl	800471c <HAL_RCC_GetHCLKFreq>
 800473c:	4602      	mov	r2, r0
 800473e:	4b05      	ldr	r3, [pc, #20]	; (8004754 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004740:	689b      	ldr	r3, [r3, #8]
 8004742:	0a9b      	lsrs	r3, r3, #10
 8004744:	f003 0307 	and.w	r3, r3, #7
 8004748:	4903      	ldr	r1, [pc, #12]	; (8004758 <HAL_RCC_GetPCLK1Freq+0x24>)
 800474a:	5ccb      	ldrb	r3, [r1, r3]
 800474c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004750:	4618      	mov	r0, r3
 8004752:	bd80      	pop	{r7, pc}
 8004754:	40023800 	.word	0x40023800
 8004758:	08010b38 	.word	0x08010b38

0800475c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800475c:	b580      	push	{r7, lr}
 800475e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004760:	f7ff ffdc 	bl	800471c <HAL_RCC_GetHCLKFreq>
 8004764:	4602      	mov	r2, r0
 8004766:	4b05      	ldr	r3, [pc, #20]	; (800477c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004768:	689b      	ldr	r3, [r3, #8]
 800476a:	0b5b      	lsrs	r3, r3, #13
 800476c:	f003 0307 	and.w	r3, r3, #7
 8004770:	4903      	ldr	r1, [pc, #12]	; (8004780 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004772:	5ccb      	ldrb	r3, [r1, r3]
 8004774:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004778:	4618      	mov	r0, r3
 800477a:	bd80      	pop	{r7, pc}
 800477c:	40023800 	.word	0x40023800
 8004780:	08010b38 	.word	0x08010b38

08004784 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004784:	b580      	push	{r7, lr}
 8004786:	b088      	sub	sp, #32
 8004788:	af00      	add	r7, sp, #0
 800478a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 800478c:	2300      	movs	r3, #0
 800478e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8004790:	2300      	movs	r3, #0
 8004792:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8004794:	2300      	movs	r3, #0
 8004796:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8004798:	2300      	movs	r3, #0
 800479a:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 800479c:	2300      	movs	r3, #0
 800479e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f003 0301 	and.w	r3, r3, #1
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d012      	beq.n	80047d2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80047ac:	4b69      	ldr	r3, [pc, #420]	; (8004954 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80047ae:	689b      	ldr	r3, [r3, #8]
 80047b0:	4a68      	ldr	r2, [pc, #416]	; (8004954 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80047b2:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80047b6:	6093      	str	r3, [r2, #8]
 80047b8:	4b66      	ldr	r3, [pc, #408]	; (8004954 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80047ba:	689a      	ldr	r2, [r3, #8]
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047c0:	4964      	ldr	r1, [pc, #400]	; (8004954 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80047c2:	4313      	orrs	r3, r2
 80047c4:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d101      	bne.n	80047d2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80047ce:	2301      	movs	r3, #1
 80047d0:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d017      	beq.n	800480e <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80047de:	4b5d      	ldr	r3, [pc, #372]	; (8004954 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80047e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80047e4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047ec:	4959      	ldr	r1, [pc, #356]	; (8004954 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80047ee:	4313      	orrs	r3, r2
 80047f0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047f8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80047fc:	d101      	bne.n	8004802 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80047fe:	2301      	movs	r3, #1
 8004800:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004806:	2b00      	cmp	r3, #0
 8004808:	d101      	bne.n	800480e <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800480a:	2301      	movs	r3, #1
 800480c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004816:	2b00      	cmp	r3, #0
 8004818:	d017      	beq.n	800484a <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800481a:	4b4e      	ldr	r3, [pc, #312]	; (8004954 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800481c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004820:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004828:	494a      	ldr	r1, [pc, #296]	; (8004954 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800482a:	4313      	orrs	r3, r2
 800482c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004834:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004838:	d101      	bne.n	800483e <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800483a:	2301      	movs	r3, #1
 800483c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004842:	2b00      	cmp	r3, #0
 8004844:	d101      	bne.n	800484a <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8004846:	2301      	movs	r3, #1
 8004848:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004852:	2b00      	cmp	r3, #0
 8004854:	d001      	beq.n	800485a <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8004856:	2301      	movs	r3, #1
 8004858:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f003 0320 	and.w	r3, r3, #32
 8004862:	2b00      	cmp	r3, #0
 8004864:	f000 808b 	beq.w	800497e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004868:	4b3a      	ldr	r3, [pc, #232]	; (8004954 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800486a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800486c:	4a39      	ldr	r2, [pc, #228]	; (8004954 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800486e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004872:	6413      	str	r3, [r2, #64]	; 0x40
 8004874:	4b37      	ldr	r3, [pc, #220]	; (8004954 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004876:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004878:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800487c:	60bb      	str	r3, [r7, #8]
 800487e:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004880:	4b35      	ldr	r3, [pc, #212]	; (8004958 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	4a34      	ldr	r2, [pc, #208]	; (8004958 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004886:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800488a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800488c:	f7fe fa26 	bl	8002cdc <HAL_GetTick>
 8004890:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004892:	e008      	b.n	80048a6 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004894:	f7fe fa22 	bl	8002cdc <HAL_GetTick>
 8004898:	4602      	mov	r2, r0
 800489a:	697b      	ldr	r3, [r7, #20]
 800489c:	1ad3      	subs	r3, r2, r3
 800489e:	2b64      	cmp	r3, #100	; 0x64
 80048a0:	d901      	bls.n	80048a6 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80048a2:	2303      	movs	r3, #3
 80048a4:	e38f      	b.n	8004fc6 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80048a6:	4b2c      	ldr	r3, [pc, #176]	; (8004958 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d0f0      	beq.n	8004894 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80048b2:	4b28      	ldr	r3, [pc, #160]	; (8004954 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80048b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80048ba:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80048bc:	693b      	ldr	r3, [r7, #16]
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d035      	beq.n	800492e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048c6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80048ca:	693a      	ldr	r2, [r7, #16]
 80048cc:	429a      	cmp	r2, r3
 80048ce:	d02e      	beq.n	800492e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80048d0:	4b20      	ldr	r3, [pc, #128]	; (8004954 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80048d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80048d8:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80048da:	4b1e      	ldr	r3, [pc, #120]	; (8004954 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80048dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048de:	4a1d      	ldr	r2, [pc, #116]	; (8004954 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80048e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80048e4:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80048e6:	4b1b      	ldr	r3, [pc, #108]	; (8004954 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80048e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048ea:	4a1a      	ldr	r2, [pc, #104]	; (8004954 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80048ec:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80048f0:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80048f2:	4a18      	ldr	r2, [pc, #96]	; (8004954 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80048f4:	693b      	ldr	r3, [r7, #16]
 80048f6:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80048f8:	4b16      	ldr	r3, [pc, #88]	; (8004954 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80048fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048fc:	f003 0301 	and.w	r3, r3, #1
 8004900:	2b01      	cmp	r3, #1
 8004902:	d114      	bne.n	800492e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004904:	f7fe f9ea 	bl	8002cdc <HAL_GetTick>
 8004908:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800490a:	e00a      	b.n	8004922 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800490c:	f7fe f9e6 	bl	8002cdc <HAL_GetTick>
 8004910:	4602      	mov	r2, r0
 8004912:	697b      	ldr	r3, [r7, #20]
 8004914:	1ad3      	subs	r3, r2, r3
 8004916:	f241 3288 	movw	r2, #5000	; 0x1388
 800491a:	4293      	cmp	r3, r2
 800491c:	d901      	bls.n	8004922 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800491e:	2303      	movs	r3, #3
 8004920:	e351      	b.n	8004fc6 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004922:	4b0c      	ldr	r3, [pc, #48]	; (8004954 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004924:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004926:	f003 0302 	and.w	r3, r3, #2
 800492a:	2b00      	cmp	r3, #0
 800492c:	d0ee      	beq.n	800490c <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004932:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004936:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800493a:	d111      	bne.n	8004960 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 800493c:	4b05      	ldr	r3, [pc, #20]	; (8004954 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800493e:	689b      	ldr	r3, [r3, #8]
 8004940:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004948:	4b04      	ldr	r3, [pc, #16]	; (800495c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800494a:	400b      	ands	r3, r1
 800494c:	4901      	ldr	r1, [pc, #4]	; (8004954 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800494e:	4313      	orrs	r3, r2
 8004950:	608b      	str	r3, [r1, #8]
 8004952:	e00b      	b.n	800496c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8004954:	40023800 	.word	0x40023800
 8004958:	40007000 	.word	0x40007000
 800495c:	0ffffcff 	.word	0x0ffffcff
 8004960:	4bac      	ldr	r3, [pc, #688]	; (8004c14 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004962:	689b      	ldr	r3, [r3, #8]
 8004964:	4aab      	ldr	r2, [pc, #684]	; (8004c14 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004966:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800496a:	6093      	str	r3, [r2, #8]
 800496c:	4ba9      	ldr	r3, [pc, #676]	; (8004c14 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800496e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004974:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004978:	49a6      	ldr	r1, [pc, #664]	; (8004c14 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800497a:	4313      	orrs	r3, r2
 800497c:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	f003 0310 	and.w	r3, r3, #16
 8004986:	2b00      	cmp	r3, #0
 8004988:	d010      	beq.n	80049ac <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800498a:	4ba2      	ldr	r3, [pc, #648]	; (8004c14 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800498c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004990:	4aa0      	ldr	r2, [pc, #640]	; (8004c14 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004992:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004996:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800499a:	4b9e      	ldr	r3, [pc, #632]	; (8004c14 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800499c:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049a4:	499b      	ldr	r1, [pc, #620]	; (8004c14 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80049a6:	4313      	orrs	r3, r2
 80049a8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d00a      	beq.n	80049ce <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80049b8:	4b96      	ldr	r3, [pc, #600]	; (8004c14 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80049ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80049be:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80049c6:	4993      	ldr	r1, [pc, #588]	; (8004c14 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80049c8:	4313      	orrs	r3, r2
 80049ca:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d00a      	beq.n	80049f0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80049da:	4b8e      	ldr	r3, [pc, #568]	; (8004c14 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80049dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80049e0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80049e8:	498a      	ldr	r1, [pc, #552]	; (8004c14 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80049ea:	4313      	orrs	r3, r2
 80049ec:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d00a      	beq.n	8004a12 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80049fc:	4b85      	ldr	r3, [pc, #532]	; (8004c14 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80049fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a02:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004a0a:	4982      	ldr	r1, [pc, #520]	; (8004c14 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004a0c:	4313      	orrs	r3, r2
 8004a0e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d00a      	beq.n	8004a34 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004a1e:	4b7d      	ldr	r3, [pc, #500]	; (8004c14 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004a20:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a24:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a2c:	4979      	ldr	r1, [pc, #484]	; (8004c14 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004a2e:	4313      	orrs	r3, r2
 8004a30:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d00a      	beq.n	8004a56 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004a40:	4b74      	ldr	r3, [pc, #464]	; (8004c14 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004a42:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a46:	f023 0203 	bic.w	r2, r3, #3
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a4e:	4971      	ldr	r1, [pc, #452]	; (8004c14 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004a50:	4313      	orrs	r3, r2
 8004a52:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d00a      	beq.n	8004a78 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004a62:	4b6c      	ldr	r3, [pc, #432]	; (8004c14 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004a64:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a68:	f023 020c 	bic.w	r2, r3, #12
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004a70:	4968      	ldr	r1, [pc, #416]	; (8004c14 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004a72:	4313      	orrs	r3, r2
 8004a74:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d00a      	beq.n	8004a9a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004a84:	4b63      	ldr	r3, [pc, #396]	; (8004c14 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004a86:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a8a:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a92:	4960      	ldr	r1, [pc, #384]	; (8004c14 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004a94:	4313      	orrs	r3, r2
 8004a96:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d00a      	beq.n	8004abc <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004aa6:	4b5b      	ldr	r3, [pc, #364]	; (8004c14 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004aa8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004aac:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ab4:	4957      	ldr	r1, [pc, #348]	; (8004c14 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004ab6:	4313      	orrs	r3, r2
 8004ab8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d00a      	beq.n	8004ade <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004ac8:	4b52      	ldr	r3, [pc, #328]	; (8004c14 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004aca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ace:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ad6:	494f      	ldr	r1, [pc, #316]	; (8004c14 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004ad8:	4313      	orrs	r3, r2
 8004ada:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d00a      	beq.n	8004b00 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8004aea:	4b4a      	ldr	r3, [pc, #296]	; (8004c14 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004aec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004af0:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004af8:	4946      	ldr	r1, [pc, #280]	; (8004c14 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004afa:	4313      	orrs	r3, r2
 8004afc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d00a      	beq.n	8004b22 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8004b0c:	4b41      	ldr	r3, [pc, #260]	; (8004c14 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b12:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b1a:	493e      	ldr	r1, [pc, #248]	; (8004c14 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b1c:	4313      	orrs	r3, r2
 8004b1e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d00a      	beq.n	8004b44 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8004b2e:	4b39      	ldr	r3, [pc, #228]	; (8004c14 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b30:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b34:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004b3c:	4935      	ldr	r1, [pc, #212]	; (8004c14 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b3e:	4313      	orrs	r3, r2
 8004b40:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d00a      	beq.n	8004b66 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004b50:	4b30      	ldr	r3, [pc, #192]	; (8004c14 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b52:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b56:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004b5e:	492d      	ldr	r1, [pc, #180]	; (8004c14 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b60:	4313      	orrs	r3, r2
 8004b62:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d011      	beq.n	8004b96 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8004b72:	4b28      	ldr	r3, [pc, #160]	; (8004c14 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b74:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b78:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004b80:	4924      	ldr	r1, [pc, #144]	; (8004c14 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b82:	4313      	orrs	r3, r2
 8004b84:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004b8c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004b90:	d101      	bne.n	8004b96 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8004b92:	2301      	movs	r3, #1
 8004b94:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	f003 0308 	and.w	r3, r3, #8
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d001      	beq.n	8004ba6 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8004ba2:	2301      	movs	r3, #1
 8004ba4:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d00a      	beq.n	8004bc8 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004bb2:	4b18      	ldr	r3, [pc, #96]	; (8004c14 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004bb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004bb8:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004bc0:	4914      	ldr	r1, [pc, #80]	; (8004c14 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004bc2:	4313      	orrs	r3, r2
 8004bc4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d00b      	beq.n	8004bec <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004bd4:	4b0f      	ldr	r3, [pc, #60]	; (8004c14 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004bd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004bda:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004be4:	490b      	ldr	r1, [pc, #44]	; (8004c14 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004be6:	4313      	orrs	r3, r2
 8004be8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d00f      	beq.n	8004c18 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8004bf8:	4b06      	ldr	r3, [pc, #24]	; (8004c14 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004bfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004bfe:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004c08:	4902      	ldr	r1, [pc, #8]	; (8004c14 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c0a:	4313      	orrs	r3, r2
 8004c0c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004c10:	e002      	b.n	8004c18 <HAL_RCCEx_PeriphCLKConfig+0x494>
 8004c12:	bf00      	nop
 8004c14:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d00b      	beq.n	8004c3c <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004c24:	4b8a      	ldr	r3, [pc, #552]	; (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004c26:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004c2a:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c34:	4986      	ldr	r1, [pc, #536]	; (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004c36:	4313      	orrs	r3, r2
 8004c38:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d00b      	beq.n	8004c60 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8004c48:	4b81      	ldr	r3, [pc, #516]	; (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004c4a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004c4e:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004c58:	497d      	ldr	r1, [pc, #500]	; (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004c5a:	4313      	orrs	r3, r2
 8004c5c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004c60:	69fb      	ldr	r3, [r7, #28]
 8004c62:	2b01      	cmp	r3, #1
 8004c64:	d006      	beq.n	8004c74 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	f000 80d6 	beq.w	8004e20 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004c74:	4b76      	ldr	r3, [pc, #472]	; (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	4a75      	ldr	r2, [pc, #468]	; (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004c7a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004c7e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004c80:	f7fe f82c 	bl	8002cdc <HAL_GetTick>
 8004c84:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004c86:	e008      	b.n	8004c9a <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004c88:	f7fe f828 	bl	8002cdc <HAL_GetTick>
 8004c8c:	4602      	mov	r2, r0
 8004c8e:	697b      	ldr	r3, [r7, #20]
 8004c90:	1ad3      	subs	r3, r2, r3
 8004c92:	2b64      	cmp	r3, #100	; 0x64
 8004c94:	d901      	bls.n	8004c9a <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004c96:	2303      	movs	r3, #3
 8004c98:	e195      	b.n	8004fc6 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004c9a:	4b6d      	ldr	r3, [pc, #436]	; (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d1f0      	bne.n	8004c88 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f003 0301 	and.w	r3, r3, #1
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d021      	beq.n	8004cf6 <HAL_RCCEx_PeriphCLKConfig+0x572>
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d11d      	bne.n	8004cf6 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004cba:	4b65      	ldr	r3, [pc, #404]	; (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004cbc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004cc0:	0c1b      	lsrs	r3, r3, #16
 8004cc2:	f003 0303 	and.w	r3, r3, #3
 8004cc6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004cc8:	4b61      	ldr	r3, [pc, #388]	; (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004cca:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004cce:	0e1b      	lsrs	r3, r3, #24
 8004cd0:	f003 030f 	and.w	r3, r3, #15
 8004cd4:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	685b      	ldr	r3, [r3, #4]
 8004cda:	019a      	lsls	r2, r3, #6
 8004cdc:	693b      	ldr	r3, [r7, #16]
 8004cde:	041b      	lsls	r3, r3, #16
 8004ce0:	431a      	orrs	r2, r3
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	061b      	lsls	r3, r3, #24
 8004ce6:	431a      	orrs	r2, r3
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	689b      	ldr	r3, [r3, #8]
 8004cec:	071b      	lsls	r3, r3, #28
 8004cee:	4958      	ldr	r1, [pc, #352]	; (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004cf0:	4313      	orrs	r3, r2
 8004cf2:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d004      	beq.n	8004d0c <HAL_RCCEx_PeriphCLKConfig+0x588>
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d06:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004d0a:	d00a      	beq.n	8004d22 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d02e      	beq.n	8004d76 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d1c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004d20:	d129      	bne.n	8004d76 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004d22:	4b4b      	ldr	r3, [pc, #300]	; (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004d24:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004d28:	0c1b      	lsrs	r3, r3, #16
 8004d2a:	f003 0303 	and.w	r3, r3, #3
 8004d2e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004d30:	4b47      	ldr	r3, [pc, #284]	; (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004d32:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004d36:	0f1b      	lsrs	r3, r3, #28
 8004d38:	f003 0307 	and.w	r3, r3, #7
 8004d3c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	685b      	ldr	r3, [r3, #4]
 8004d42:	019a      	lsls	r2, r3, #6
 8004d44:	693b      	ldr	r3, [r7, #16]
 8004d46:	041b      	lsls	r3, r3, #16
 8004d48:	431a      	orrs	r2, r3
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	68db      	ldr	r3, [r3, #12]
 8004d4e:	061b      	lsls	r3, r3, #24
 8004d50:	431a      	orrs	r2, r3
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	071b      	lsls	r3, r3, #28
 8004d56:	493e      	ldr	r1, [pc, #248]	; (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004d58:	4313      	orrs	r3, r2
 8004d5a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004d5e:	4b3c      	ldr	r3, [pc, #240]	; (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004d60:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004d64:	f023 021f 	bic.w	r2, r3, #31
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d6c:	3b01      	subs	r3, #1
 8004d6e:	4938      	ldr	r1, [pc, #224]	; (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004d70:	4313      	orrs	r3, r2
 8004d72:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d01d      	beq.n	8004dbe <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004d82:	4b33      	ldr	r3, [pc, #204]	; (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004d84:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004d88:	0e1b      	lsrs	r3, r3, #24
 8004d8a:	f003 030f 	and.w	r3, r3, #15
 8004d8e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004d90:	4b2f      	ldr	r3, [pc, #188]	; (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004d92:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004d96:	0f1b      	lsrs	r3, r3, #28
 8004d98:	f003 0307 	and.w	r3, r3, #7
 8004d9c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	685b      	ldr	r3, [r3, #4]
 8004da2:	019a      	lsls	r2, r3, #6
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	691b      	ldr	r3, [r3, #16]
 8004da8:	041b      	lsls	r3, r3, #16
 8004daa:	431a      	orrs	r2, r3
 8004dac:	693b      	ldr	r3, [r7, #16]
 8004dae:	061b      	lsls	r3, r3, #24
 8004db0:	431a      	orrs	r2, r3
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	071b      	lsls	r3, r3, #28
 8004db6:	4926      	ldr	r1, [pc, #152]	; (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004db8:	4313      	orrs	r3, r2
 8004dba:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d011      	beq.n	8004dee <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	685b      	ldr	r3, [r3, #4]
 8004dce:	019a      	lsls	r2, r3, #6
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	691b      	ldr	r3, [r3, #16]
 8004dd4:	041b      	lsls	r3, r3, #16
 8004dd6:	431a      	orrs	r2, r3
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	68db      	ldr	r3, [r3, #12]
 8004ddc:	061b      	lsls	r3, r3, #24
 8004dde:	431a      	orrs	r2, r3
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	689b      	ldr	r3, [r3, #8]
 8004de4:	071b      	lsls	r3, r3, #28
 8004de6:	491a      	ldr	r1, [pc, #104]	; (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004de8:	4313      	orrs	r3, r2
 8004dea:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004dee:	4b18      	ldr	r3, [pc, #96]	; (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	4a17      	ldr	r2, [pc, #92]	; (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004df4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004df8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004dfa:	f7fd ff6f 	bl	8002cdc <HAL_GetTick>
 8004dfe:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004e00:	e008      	b.n	8004e14 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004e02:	f7fd ff6b 	bl	8002cdc <HAL_GetTick>
 8004e06:	4602      	mov	r2, r0
 8004e08:	697b      	ldr	r3, [r7, #20]
 8004e0a:	1ad3      	subs	r3, r2, r3
 8004e0c:	2b64      	cmp	r3, #100	; 0x64
 8004e0e:	d901      	bls.n	8004e14 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004e10:	2303      	movs	r3, #3
 8004e12:	e0d8      	b.n	8004fc6 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004e14:	4b0e      	ldr	r3, [pc, #56]	; (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d0f0      	beq.n	8004e02 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8004e20:	69bb      	ldr	r3, [r7, #24]
 8004e22:	2b01      	cmp	r3, #1
 8004e24:	f040 80ce 	bne.w	8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8004e28:	4b09      	ldr	r3, [pc, #36]	; (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	4a08      	ldr	r2, [pc, #32]	; (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004e2e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004e32:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004e34:	f7fd ff52 	bl	8002cdc <HAL_GetTick>
 8004e38:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004e3a:	e00b      	b.n	8004e54 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004e3c:	f7fd ff4e 	bl	8002cdc <HAL_GetTick>
 8004e40:	4602      	mov	r2, r0
 8004e42:	697b      	ldr	r3, [r7, #20]
 8004e44:	1ad3      	subs	r3, r2, r3
 8004e46:	2b64      	cmp	r3, #100	; 0x64
 8004e48:	d904      	bls.n	8004e54 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004e4a:	2303      	movs	r3, #3
 8004e4c:	e0bb      	b.n	8004fc6 <HAL_RCCEx_PeriphCLKConfig+0x842>
 8004e4e:	bf00      	nop
 8004e50:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004e54:	4b5e      	ldr	r3, [pc, #376]	; (8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004e5c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004e60:	d0ec      	beq.n	8004e3c <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d003      	beq.n	8004e76 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d009      	beq.n	8004e8a <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d02e      	beq.n	8004ee0 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d12a      	bne.n	8004ee0 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004e8a:	4b51      	ldr	r3, [pc, #324]	; (8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004e8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e90:	0c1b      	lsrs	r3, r3, #16
 8004e92:	f003 0303 	and.w	r3, r3, #3
 8004e96:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004e98:	4b4d      	ldr	r3, [pc, #308]	; (8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004e9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e9e:	0f1b      	lsrs	r3, r3, #28
 8004ea0:	f003 0307 	and.w	r3, r3, #7
 8004ea4:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	695b      	ldr	r3, [r3, #20]
 8004eaa:	019a      	lsls	r2, r3, #6
 8004eac:	693b      	ldr	r3, [r7, #16]
 8004eae:	041b      	lsls	r3, r3, #16
 8004eb0:	431a      	orrs	r2, r3
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	699b      	ldr	r3, [r3, #24]
 8004eb6:	061b      	lsls	r3, r3, #24
 8004eb8:	431a      	orrs	r2, r3
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	071b      	lsls	r3, r3, #28
 8004ebe:	4944      	ldr	r1, [pc, #272]	; (8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004ec0:	4313      	orrs	r3, r2
 8004ec2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8004ec6:	4b42      	ldr	r3, [pc, #264]	; (8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004ec8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004ecc:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ed4:	3b01      	subs	r3, #1
 8004ed6:	021b      	lsls	r3, r3, #8
 8004ed8:	493d      	ldr	r1, [pc, #244]	; (8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004eda:	4313      	orrs	r3, r2
 8004edc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d022      	beq.n	8004f32 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004ef0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004ef4:	d11d      	bne.n	8004f32 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004ef6:	4b36      	ldr	r3, [pc, #216]	; (8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004ef8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004efc:	0e1b      	lsrs	r3, r3, #24
 8004efe:	f003 030f 	and.w	r3, r3, #15
 8004f02:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004f04:	4b32      	ldr	r3, [pc, #200]	; (8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004f06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f0a:	0f1b      	lsrs	r3, r3, #28
 8004f0c:	f003 0307 	and.w	r3, r3, #7
 8004f10:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	695b      	ldr	r3, [r3, #20]
 8004f16:	019a      	lsls	r2, r3, #6
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	6a1b      	ldr	r3, [r3, #32]
 8004f1c:	041b      	lsls	r3, r3, #16
 8004f1e:	431a      	orrs	r2, r3
 8004f20:	693b      	ldr	r3, [r7, #16]
 8004f22:	061b      	lsls	r3, r3, #24
 8004f24:	431a      	orrs	r2, r3
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	071b      	lsls	r3, r3, #28
 8004f2a:	4929      	ldr	r1, [pc, #164]	; (8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004f2c:	4313      	orrs	r3, r2
 8004f2e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	f003 0308 	and.w	r3, r3, #8
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d028      	beq.n	8004f90 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004f3e:	4b24      	ldr	r3, [pc, #144]	; (8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004f40:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f44:	0e1b      	lsrs	r3, r3, #24
 8004f46:	f003 030f 	and.w	r3, r3, #15
 8004f4a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004f4c:	4b20      	ldr	r3, [pc, #128]	; (8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004f4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f52:	0c1b      	lsrs	r3, r3, #16
 8004f54:	f003 0303 	and.w	r3, r3, #3
 8004f58:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	695b      	ldr	r3, [r3, #20]
 8004f5e:	019a      	lsls	r2, r3, #6
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	041b      	lsls	r3, r3, #16
 8004f64:	431a      	orrs	r2, r3
 8004f66:	693b      	ldr	r3, [r7, #16]
 8004f68:	061b      	lsls	r3, r3, #24
 8004f6a:	431a      	orrs	r2, r3
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	69db      	ldr	r3, [r3, #28]
 8004f70:	071b      	lsls	r3, r3, #28
 8004f72:	4917      	ldr	r1, [pc, #92]	; (8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004f74:	4313      	orrs	r3, r2
 8004f76:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8004f7a:	4b15      	ldr	r3, [pc, #84]	; (8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004f7c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004f80:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f88:	4911      	ldr	r1, [pc, #68]	; (8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004f8a:	4313      	orrs	r3, r2
 8004f8c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004f90:	4b0f      	ldr	r3, [pc, #60]	; (8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	4a0e      	ldr	r2, [pc, #56]	; (8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004f96:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004f9a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004f9c:	f7fd fe9e 	bl	8002cdc <HAL_GetTick>
 8004fa0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004fa2:	e008      	b.n	8004fb6 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004fa4:	f7fd fe9a 	bl	8002cdc <HAL_GetTick>
 8004fa8:	4602      	mov	r2, r0
 8004faa:	697b      	ldr	r3, [r7, #20]
 8004fac:	1ad3      	subs	r3, r2, r3
 8004fae:	2b64      	cmp	r3, #100	; 0x64
 8004fb0:	d901      	bls.n	8004fb6 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004fb2:	2303      	movs	r3, #3
 8004fb4:	e007      	b.n	8004fc6 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004fb6:	4b06      	ldr	r3, [pc, #24]	; (8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004fbe:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004fc2:	d1ef      	bne.n	8004fa4 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8004fc4:	2300      	movs	r3, #0
}
 8004fc6:	4618      	mov	r0, r3
 8004fc8:	3720      	adds	r7, #32
 8004fca:	46bd      	mov	sp, r7
 8004fcc:	bd80      	pop	{r7, pc}
 8004fce:	bf00      	nop
 8004fd0:	40023800 	.word	0x40023800

08004fd4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004fd4:	b580      	push	{r7, lr}
 8004fd6:	b084      	sub	sp, #16
 8004fd8:	af00      	add	r7, sp, #0
 8004fda:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d101      	bne.n	8004fe6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004fe2:	2301      	movs	r3, #1
 8004fe4:	e09d      	b.n	8005122 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d108      	bne.n	8005000 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	685b      	ldr	r3, [r3, #4]
 8004ff2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004ff6:	d009      	beq.n	800500c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	2200      	movs	r2, #0
 8004ffc:	61da      	str	r2, [r3, #28]
 8004ffe:	e005      	b.n	800500c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	2200      	movs	r2, #0
 8005004:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	2200      	movs	r2, #0
 800500a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	2200      	movs	r2, #0
 8005010:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005018:	b2db      	uxtb	r3, r3
 800501a:	2b00      	cmp	r3, #0
 800501c:	d106      	bne.n	800502c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	2200      	movs	r2, #0
 8005022:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005026:	6878      	ldr	r0, [r7, #4]
 8005028:	f7fc fe10 	bl	8001c4c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	2202      	movs	r2, #2
 8005030:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	681a      	ldr	r2, [r3, #0]
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005042:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	68db      	ldr	r3, [r3, #12]
 8005048:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800504c:	d902      	bls.n	8005054 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800504e:	2300      	movs	r3, #0
 8005050:	60fb      	str	r3, [r7, #12]
 8005052:	e002      	b.n	800505a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005054:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005058:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	68db      	ldr	r3, [r3, #12]
 800505e:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8005062:	d007      	beq.n	8005074 <HAL_SPI_Init+0xa0>
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	68db      	ldr	r3, [r3, #12]
 8005068:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800506c:	d002      	beq.n	8005074 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	2200      	movs	r2, #0
 8005072:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	685b      	ldr	r3, [r3, #4]
 8005078:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	689b      	ldr	r3, [r3, #8]
 8005080:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005084:	431a      	orrs	r2, r3
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	691b      	ldr	r3, [r3, #16]
 800508a:	f003 0302 	and.w	r3, r3, #2
 800508e:	431a      	orrs	r2, r3
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	695b      	ldr	r3, [r3, #20]
 8005094:	f003 0301 	and.w	r3, r3, #1
 8005098:	431a      	orrs	r2, r3
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	699b      	ldr	r3, [r3, #24]
 800509e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80050a2:	431a      	orrs	r2, r3
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	69db      	ldr	r3, [r3, #28]
 80050a8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80050ac:	431a      	orrs	r2, r3
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	6a1b      	ldr	r3, [r3, #32]
 80050b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80050b6:	ea42 0103 	orr.w	r1, r2, r3
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050be:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	430a      	orrs	r2, r1
 80050c8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	699b      	ldr	r3, [r3, #24]
 80050ce:	0c1b      	lsrs	r3, r3, #16
 80050d0:	f003 0204 	and.w	r2, r3, #4
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050d8:	f003 0310 	and.w	r3, r3, #16
 80050dc:	431a      	orrs	r2, r3
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80050e2:	f003 0308 	and.w	r3, r3, #8
 80050e6:	431a      	orrs	r2, r3
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	68db      	ldr	r3, [r3, #12]
 80050ec:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80050f0:	ea42 0103 	orr.w	r1, r2, r3
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	430a      	orrs	r2, r1
 8005100:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	69da      	ldr	r2, [r3, #28]
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005110:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	2200      	movs	r2, #0
 8005116:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	2201      	movs	r2, #1
 800511c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8005120:	2300      	movs	r3, #0
}
 8005122:	4618      	mov	r0, r3
 8005124:	3710      	adds	r7, #16
 8005126:	46bd      	mov	sp, r7
 8005128:	bd80      	pop	{r7, pc}

0800512a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800512a:	b580      	push	{r7, lr}
 800512c:	b088      	sub	sp, #32
 800512e:	af00      	add	r7, sp, #0
 8005130:	60f8      	str	r0, [r7, #12]
 8005132:	60b9      	str	r1, [r7, #8]
 8005134:	603b      	str	r3, [r7, #0]
 8005136:	4613      	mov	r3, r2
 8005138:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800513a:	2300      	movs	r3, #0
 800513c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005144:	2b01      	cmp	r3, #1
 8005146:	d101      	bne.n	800514c <HAL_SPI_Transmit+0x22>
 8005148:	2302      	movs	r3, #2
 800514a:	e158      	b.n	80053fe <HAL_SPI_Transmit+0x2d4>
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	2201      	movs	r2, #1
 8005150:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005154:	f7fd fdc2 	bl	8002cdc <HAL_GetTick>
 8005158:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800515a:	88fb      	ldrh	r3, [r7, #6]
 800515c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005164:	b2db      	uxtb	r3, r3
 8005166:	2b01      	cmp	r3, #1
 8005168:	d002      	beq.n	8005170 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800516a:	2302      	movs	r3, #2
 800516c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800516e:	e13d      	b.n	80053ec <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8005170:	68bb      	ldr	r3, [r7, #8]
 8005172:	2b00      	cmp	r3, #0
 8005174:	d002      	beq.n	800517c <HAL_SPI_Transmit+0x52>
 8005176:	88fb      	ldrh	r3, [r7, #6]
 8005178:	2b00      	cmp	r3, #0
 800517a:	d102      	bne.n	8005182 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800517c:	2301      	movs	r3, #1
 800517e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005180:	e134      	b.n	80053ec <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	2203      	movs	r2, #3
 8005186:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	2200      	movs	r2, #0
 800518e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	68ba      	ldr	r2, [r7, #8]
 8005194:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	88fa      	ldrh	r2, [r7, #6]
 800519a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	88fa      	ldrh	r2, [r7, #6]
 80051a0:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	2200      	movs	r2, #0
 80051a6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	2200      	movs	r2, #0
 80051ac:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	2200      	movs	r2, #0
 80051b4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	2200      	movs	r2, #0
 80051bc:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	2200      	movs	r2, #0
 80051c2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	689b      	ldr	r3, [r3, #8]
 80051c8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80051cc:	d10f      	bne.n	80051ee <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	681a      	ldr	r2, [r3, #0]
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80051dc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	681a      	ldr	r2, [r3, #0]
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80051ec:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051f8:	2b40      	cmp	r3, #64	; 0x40
 80051fa:	d007      	beq.n	800520c <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	681a      	ldr	r2, [r3, #0]
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800520a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	68db      	ldr	r3, [r3, #12]
 8005210:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005214:	d94b      	bls.n	80052ae <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	685b      	ldr	r3, [r3, #4]
 800521a:	2b00      	cmp	r3, #0
 800521c:	d002      	beq.n	8005224 <HAL_SPI_Transmit+0xfa>
 800521e:	8afb      	ldrh	r3, [r7, #22]
 8005220:	2b01      	cmp	r3, #1
 8005222:	d13e      	bne.n	80052a2 <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005228:	881a      	ldrh	r2, [r3, #0]
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005234:	1c9a      	adds	r2, r3, #2
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800523e:	b29b      	uxth	r3, r3
 8005240:	3b01      	subs	r3, #1
 8005242:	b29a      	uxth	r2, r3
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005248:	e02b      	b.n	80052a2 <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	689b      	ldr	r3, [r3, #8]
 8005250:	f003 0302 	and.w	r3, r3, #2
 8005254:	2b02      	cmp	r3, #2
 8005256:	d112      	bne.n	800527e <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800525c:	881a      	ldrh	r2, [r3, #0]
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005268:	1c9a      	adds	r2, r3, #2
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005272:	b29b      	uxth	r3, r3
 8005274:	3b01      	subs	r3, #1
 8005276:	b29a      	uxth	r2, r3
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800527c:	e011      	b.n	80052a2 <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800527e:	f7fd fd2d 	bl	8002cdc <HAL_GetTick>
 8005282:	4602      	mov	r2, r0
 8005284:	69bb      	ldr	r3, [r7, #24]
 8005286:	1ad3      	subs	r3, r2, r3
 8005288:	683a      	ldr	r2, [r7, #0]
 800528a:	429a      	cmp	r2, r3
 800528c:	d803      	bhi.n	8005296 <HAL_SPI_Transmit+0x16c>
 800528e:	683b      	ldr	r3, [r7, #0]
 8005290:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005294:	d102      	bne.n	800529c <HAL_SPI_Transmit+0x172>
 8005296:	683b      	ldr	r3, [r7, #0]
 8005298:	2b00      	cmp	r3, #0
 800529a:	d102      	bne.n	80052a2 <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 800529c:	2303      	movs	r3, #3
 800529e:	77fb      	strb	r3, [r7, #31]
          goto error;
 80052a0:	e0a4      	b.n	80053ec <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80052a6:	b29b      	uxth	r3, r3
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d1ce      	bne.n	800524a <HAL_SPI_Transmit+0x120>
 80052ac:	e07c      	b.n	80053a8 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	685b      	ldr	r3, [r3, #4]
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d002      	beq.n	80052bc <HAL_SPI_Transmit+0x192>
 80052b6:	8afb      	ldrh	r3, [r7, #22]
 80052b8:	2b01      	cmp	r3, #1
 80052ba:	d170      	bne.n	800539e <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80052c0:	b29b      	uxth	r3, r3
 80052c2:	2b01      	cmp	r3, #1
 80052c4:	d912      	bls.n	80052ec <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052ca:	881a      	ldrh	r2, [r3, #0]
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052d6:	1c9a      	adds	r2, r3, #2
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80052e0:	b29b      	uxth	r3, r3
 80052e2:	3b02      	subs	r3, #2
 80052e4:	b29a      	uxth	r2, r3
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	87da      	strh	r2, [r3, #62]	; 0x3e
 80052ea:	e058      	b.n	800539e <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	330c      	adds	r3, #12
 80052f6:	7812      	ldrb	r2, [r2, #0]
 80052f8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052fe:	1c5a      	adds	r2, r3, #1
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005308:	b29b      	uxth	r3, r3
 800530a:	3b01      	subs	r3, #1
 800530c:	b29a      	uxth	r2, r3
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8005312:	e044      	b.n	800539e <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	689b      	ldr	r3, [r3, #8]
 800531a:	f003 0302 	and.w	r3, r3, #2
 800531e:	2b02      	cmp	r3, #2
 8005320:	d12b      	bne.n	800537a <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005326:	b29b      	uxth	r3, r3
 8005328:	2b01      	cmp	r3, #1
 800532a:	d912      	bls.n	8005352 <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005330:	881a      	ldrh	r2, [r3, #0]
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800533c:	1c9a      	adds	r2, r3, #2
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005346:	b29b      	uxth	r3, r3
 8005348:	3b02      	subs	r3, #2
 800534a:	b29a      	uxth	r2, r3
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005350:	e025      	b.n	800539e <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	330c      	adds	r3, #12
 800535c:	7812      	ldrb	r2, [r2, #0]
 800535e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005364:	1c5a      	adds	r2, r3, #1
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800536e:	b29b      	uxth	r3, r3
 8005370:	3b01      	subs	r3, #1
 8005372:	b29a      	uxth	r2, r3
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005378:	e011      	b.n	800539e <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800537a:	f7fd fcaf 	bl	8002cdc <HAL_GetTick>
 800537e:	4602      	mov	r2, r0
 8005380:	69bb      	ldr	r3, [r7, #24]
 8005382:	1ad3      	subs	r3, r2, r3
 8005384:	683a      	ldr	r2, [r7, #0]
 8005386:	429a      	cmp	r2, r3
 8005388:	d803      	bhi.n	8005392 <HAL_SPI_Transmit+0x268>
 800538a:	683b      	ldr	r3, [r7, #0]
 800538c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005390:	d102      	bne.n	8005398 <HAL_SPI_Transmit+0x26e>
 8005392:	683b      	ldr	r3, [r7, #0]
 8005394:	2b00      	cmp	r3, #0
 8005396:	d102      	bne.n	800539e <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8005398:	2303      	movs	r3, #3
 800539a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800539c:	e026      	b.n	80053ec <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80053a2:	b29b      	uxth	r3, r3
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d1b5      	bne.n	8005314 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80053a8:	69ba      	ldr	r2, [r7, #24]
 80053aa:	6839      	ldr	r1, [r7, #0]
 80053ac:	68f8      	ldr	r0, [r7, #12]
 80053ae:	f000 fd07 	bl	8005dc0 <SPI_EndRxTxTransaction>
 80053b2:	4603      	mov	r3, r0
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d002      	beq.n	80053be <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	2220      	movs	r2, #32
 80053bc:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	689b      	ldr	r3, [r3, #8]
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d10a      	bne.n	80053dc <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80053c6:	2300      	movs	r3, #0
 80053c8:	613b      	str	r3, [r7, #16]
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	68db      	ldr	r3, [r3, #12]
 80053d0:	613b      	str	r3, [r7, #16]
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	689b      	ldr	r3, [r3, #8]
 80053d8:	613b      	str	r3, [r7, #16]
 80053da:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d002      	beq.n	80053ea <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 80053e4:	2301      	movs	r3, #1
 80053e6:	77fb      	strb	r3, [r7, #31]
 80053e8:	e000      	b.n	80053ec <HAL_SPI_Transmit+0x2c2>
  }

error:
 80053ea:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	2201      	movs	r2, #1
 80053f0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	2200      	movs	r2, #0
 80053f8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80053fc:	7ffb      	ldrb	r3, [r7, #31]
}
 80053fe:	4618      	mov	r0, r3
 8005400:	3720      	adds	r7, #32
 8005402:	46bd      	mov	sp, r7
 8005404:	bd80      	pop	{r7, pc}

08005406 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005406:	b580      	push	{r7, lr}
 8005408:	b088      	sub	sp, #32
 800540a:	af02      	add	r7, sp, #8
 800540c:	60f8      	str	r0, [r7, #12]
 800540e:	60b9      	str	r1, [r7, #8]
 8005410:	603b      	str	r3, [r7, #0]
 8005412:	4613      	mov	r3, r2
 8005414:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005416:	2300      	movs	r3, #0
 8005418:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	685b      	ldr	r3, [r3, #4]
 800541e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005422:	d112      	bne.n	800544a <HAL_SPI_Receive+0x44>
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	689b      	ldr	r3, [r3, #8]
 8005428:	2b00      	cmp	r3, #0
 800542a:	d10e      	bne.n	800544a <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	2204      	movs	r2, #4
 8005430:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8005434:	88fa      	ldrh	r2, [r7, #6]
 8005436:	683b      	ldr	r3, [r7, #0]
 8005438:	9300      	str	r3, [sp, #0]
 800543a:	4613      	mov	r3, r2
 800543c:	68ba      	ldr	r2, [r7, #8]
 800543e:	68b9      	ldr	r1, [r7, #8]
 8005440:	68f8      	ldr	r0, [r7, #12]
 8005442:	f000 f910 	bl	8005666 <HAL_SPI_TransmitReceive>
 8005446:	4603      	mov	r3, r0
 8005448:	e109      	b.n	800565e <HAL_SPI_Receive+0x258>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005450:	2b01      	cmp	r3, #1
 8005452:	d101      	bne.n	8005458 <HAL_SPI_Receive+0x52>
 8005454:	2302      	movs	r3, #2
 8005456:	e102      	b.n	800565e <HAL_SPI_Receive+0x258>
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	2201      	movs	r2, #1
 800545c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005460:	f7fd fc3c 	bl	8002cdc <HAL_GetTick>
 8005464:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800546c:	b2db      	uxtb	r3, r3
 800546e:	2b01      	cmp	r3, #1
 8005470:	d002      	beq.n	8005478 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8005472:	2302      	movs	r3, #2
 8005474:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005476:	e0e9      	b.n	800564c <HAL_SPI_Receive+0x246>
  }

  if ((pData == NULL) || (Size == 0U))
 8005478:	68bb      	ldr	r3, [r7, #8]
 800547a:	2b00      	cmp	r3, #0
 800547c:	d002      	beq.n	8005484 <HAL_SPI_Receive+0x7e>
 800547e:	88fb      	ldrh	r3, [r7, #6]
 8005480:	2b00      	cmp	r3, #0
 8005482:	d102      	bne.n	800548a <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8005484:	2301      	movs	r3, #1
 8005486:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005488:	e0e0      	b.n	800564c <HAL_SPI_Receive+0x246>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	2204      	movs	r2, #4
 800548e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	2200      	movs	r2, #0
 8005496:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	68ba      	ldr	r2, [r7, #8]
 800549c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	88fa      	ldrh	r2, [r7, #6]
 80054a2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	88fa      	ldrh	r2, [r7, #6]
 80054aa:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	2200      	movs	r2, #0
 80054b2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	2200      	movs	r2, #0
 80054b8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	2200      	movs	r2, #0
 80054be:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	2200      	movs	r2, #0
 80054c4:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	2200      	movs	r2, #0
 80054ca:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	68db      	ldr	r3, [r3, #12]
 80054d0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80054d4:	d908      	bls.n	80054e8 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	685a      	ldr	r2, [r3, #4]
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80054e4:	605a      	str	r2, [r3, #4]
 80054e6:	e007      	b.n	80054f8 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	685a      	ldr	r2, [r3, #4]
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80054f6:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	689b      	ldr	r3, [r3, #8]
 80054fc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005500:	d10f      	bne.n	8005522 <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	681a      	ldr	r2, [r3, #0]
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005510:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	681a      	ldr	r2, [r3, #0]
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005520:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800552c:	2b40      	cmp	r3, #64	; 0x40
 800552e:	d007      	beq.n	8005540 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	681a      	ldr	r2, [r3, #0]
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800553e:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	68db      	ldr	r3, [r3, #12]
 8005544:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005548:	d867      	bhi.n	800561a <HAL_SPI_Receive+0x214>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800554a:	e030      	b.n	80055ae <HAL_SPI_Receive+0x1a8>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	689b      	ldr	r3, [r3, #8]
 8005552:	f003 0301 	and.w	r3, r3, #1
 8005556:	2b01      	cmp	r3, #1
 8005558:	d117      	bne.n	800558a <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	f103 020c 	add.w	r2, r3, #12
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005566:	7812      	ldrb	r2, [r2, #0]
 8005568:	b2d2      	uxtb	r2, r2
 800556a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005570:	1c5a      	adds	r2, r3, #1
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800557c:	b29b      	uxth	r3, r3
 800557e:	3b01      	subs	r3, #1
 8005580:	b29a      	uxth	r2, r3
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8005588:	e011      	b.n	80055ae <HAL_SPI_Receive+0x1a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800558a:	f7fd fba7 	bl	8002cdc <HAL_GetTick>
 800558e:	4602      	mov	r2, r0
 8005590:	693b      	ldr	r3, [r7, #16]
 8005592:	1ad3      	subs	r3, r2, r3
 8005594:	683a      	ldr	r2, [r7, #0]
 8005596:	429a      	cmp	r2, r3
 8005598:	d803      	bhi.n	80055a2 <HAL_SPI_Receive+0x19c>
 800559a:	683b      	ldr	r3, [r7, #0]
 800559c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055a0:	d102      	bne.n	80055a8 <HAL_SPI_Receive+0x1a2>
 80055a2:	683b      	ldr	r3, [r7, #0]
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d102      	bne.n	80055ae <HAL_SPI_Receive+0x1a8>
        {
          errorcode = HAL_TIMEOUT;
 80055a8:	2303      	movs	r3, #3
 80055aa:	75fb      	strb	r3, [r7, #23]
          goto error;
 80055ac:	e04e      	b.n	800564c <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80055b4:	b29b      	uxth	r3, r3
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d1c8      	bne.n	800554c <HAL_SPI_Receive+0x146>
 80055ba:	e034      	b.n	8005626 <HAL_SPI_Receive+0x220>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	689b      	ldr	r3, [r3, #8]
 80055c2:	f003 0301 	and.w	r3, r3, #1
 80055c6:	2b01      	cmp	r3, #1
 80055c8:	d115      	bne.n	80055f6 <HAL_SPI_Receive+0x1f0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	68da      	ldr	r2, [r3, #12]
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055d4:	b292      	uxth	r2, r2
 80055d6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055dc:	1c9a      	adds	r2, r3, #2
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80055e8:	b29b      	uxth	r3, r3
 80055ea:	3b01      	subs	r3, #1
 80055ec:	b29a      	uxth	r2, r3
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 80055f4:	e011      	b.n	800561a <HAL_SPI_Receive+0x214>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80055f6:	f7fd fb71 	bl	8002cdc <HAL_GetTick>
 80055fa:	4602      	mov	r2, r0
 80055fc:	693b      	ldr	r3, [r7, #16]
 80055fe:	1ad3      	subs	r3, r2, r3
 8005600:	683a      	ldr	r2, [r7, #0]
 8005602:	429a      	cmp	r2, r3
 8005604:	d803      	bhi.n	800560e <HAL_SPI_Receive+0x208>
 8005606:	683b      	ldr	r3, [r7, #0]
 8005608:	f1b3 3fff 	cmp.w	r3, #4294967295
 800560c:	d102      	bne.n	8005614 <HAL_SPI_Receive+0x20e>
 800560e:	683b      	ldr	r3, [r7, #0]
 8005610:	2b00      	cmp	r3, #0
 8005612:	d102      	bne.n	800561a <HAL_SPI_Receive+0x214>
        {
          errorcode = HAL_TIMEOUT;
 8005614:	2303      	movs	r3, #3
 8005616:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005618:	e018      	b.n	800564c <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005620:	b29b      	uxth	r3, r3
 8005622:	2b00      	cmp	r3, #0
 8005624:	d1ca      	bne.n	80055bc <HAL_SPI_Receive+0x1b6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005626:	693a      	ldr	r2, [r7, #16]
 8005628:	6839      	ldr	r1, [r7, #0]
 800562a:	68f8      	ldr	r0, [r7, #12]
 800562c:	f000 fb4c 	bl	8005cc8 <SPI_EndRxTransaction>
 8005630:	4603      	mov	r3, r0
 8005632:	2b00      	cmp	r3, #0
 8005634:	d002      	beq.n	800563c <HAL_SPI_Receive+0x236>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	2220      	movs	r2, #32
 800563a:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005640:	2b00      	cmp	r3, #0
 8005642:	d002      	beq.n	800564a <HAL_SPI_Receive+0x244>
  {
    errorcode = HAL_ERROR;
 8005644:	2301      	movs	r3, #1
 8005646:	75fb      	strb	r3, [r7, #23]
 8005648:	e000      	b.n	800564c <HAL_SPI_Receive+0x246>
  }

error :
 800564a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	2201      	movs	r2, #1
 8005650:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	2200      	movs	r2, #0
 8005658:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800565c:	7dfb      	ldrb	r3, [r7, #23]
}
 800565e:	4618      	mov	r0, r3
 8005660:	3718      	adds	r7, #24
 8005662:	46bd      	mov	sp, r7
 8005664:	bd80      	pop	{r7, pc}

08005666 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005666:	b580      	push	{r7, lr}
 8005668:	b08a      	sub	sp, #40	; 0x28
 800566a:	af00      	add	r7, sp, #0
 800566c:	60f8      	str	r0, [r7, #12]
 800566e:	60b9      	str	r1, [r7, #8]
 8005670:	607a      	str	r2, [r7, #4]
 8005672:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005674:	2301      	movs	r3, #1
 8005676:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005678:	2300      	movs	r3, #0
 800567a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005684:	2b01      	cmp	r3, #1
 8005686:	d101      	bne.n	800568c <HAL_SPI_TransmitReceive+0x26>
 8005688:	2302      	movs	r3, #2
 800568a:	e1fb      	b.n	8005a84 <HAL_SPI_TransmitReceive+0x41e>
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	2201      	movs	r2, #1
 8005690:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005694:	f7fd fb22 	bl	8002cdc <HAL_GetTick>
 8005698:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80056a0:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	685b      	ldr	r3, [r3, #4]
 80056a6:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 80056a8:	887b      	ldrh	r3, [r7, #2]
 80056aa:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 80056ac:	887b      	ldrh	r3, [r7, #2]
 80056ae:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80056b0:	7efb      	ldrb	r3, [r7, #27]
 80056b2:	2b01      	cmp	r3, #1
 80056b4:	d00e      	beq.n	80056d4 <HAL_SPI_TransmitReceive+0x6e>
 80056b6:	697b      	ldr	r3, [r7, #20]
 80056b8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80056bc:	d106      	bne.n	80056cc <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	689b      	ldr	r3, [r3, #8]
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d102      	bne.n	80056cc <HAL_SPI_TransmitReceive+0x66>
 80056c6:	7efb      	ldrb	r3, [r7, #27]
 80056c8:	2b04      	cmp	r3, #4
 80056ca:	d003      	beq.n	80056d4 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 80056cc:	2302      	movs	r3, #2
 80056ce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 80056d2:	e1cd      	b.n	8005a70 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80056d4:	68bb      	ldr	r3, [r7, #8]
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d005      	beq.n	80056e6 <HAL_SPI_TransmitReceive+0x80>
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d002      	beq.n	80056e6 <HAL_SPI_TransmitReceive+0x80>
 80056e0:	887b      	ldrh	r3, [r7, #2]
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d103      	bne.n	80056ee <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 80056e6:	2301      	movs	r3, #1
 80056e8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 80056ec:	e1c0      	b.n	8005a70 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80056f4:	b2db      	uxtb	r3, r3
 80056f6:	2b04      	cmp	r3, #4
 80056f8:	d003      	beq.n	8005702 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	2205      	movs	r2, #5
 80056fe:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	2200      	movs	r2, #0
 8005706:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	687a      	ldr	r2, [r7, #4]
 800570c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	887a      	ldrh	r2, [r7, #2]
 8005712:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	887a      	ldrh	r2, [r7, #2]
 800571a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	68ba      	ldr	r2, [r7, #8]
 8005722:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	887a      	ldrh	r2, [r7, #2]
 8005728:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	887a      	ldrh	r2, [r7, #2]
 800572e:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	2200      	movs	r2, #0
 8005734:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	2200      	movs	r2, #0
 800573a:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	68db      	ldr	r3, [r3, #12]
 8005740:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005744:	d802      	bhi.n	800574c <HAL_SPI_TransmitReceive+0xe6>
 8005746:	8a3b      	ldrh	r3, [r7, #16]
 8005748:	2b01      	cmp	r3, #1
 800574a:	d908      	bls.n	800575e <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	685a      	ldr	r2, [r3, #4]
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800575a:	605a      	str	r2, [r3, #4]
 800575c:	e007      	b.n	800576e <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	685a      	ldr	r2, [r3, #4]
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800576c:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005778:	2b40      	cmp	r3, #64	; 0x40
 800577a:	d007      	beq.n	800578c <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	681a      	ldr	r2, [r3, #0]
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800578a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	68db      	ldr	r3, [r3, #12]
 8005790:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005794:	d97c      	bls.n	8005890 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	685b      	ldr	r3, [r3, #4]
 800579a:	2b00      	cmp	r3, #0
 800579c:	d002      	beq.n	80057a4 <HAL_SPI_TransmitReceive+0x13e>
 800579e:	8a7b      	ldrh	r3, [r7, #18]
 80057a0:	2b01      	cmp	r3, #1
 80057a2:	d169      	bne.n	8005878 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057a8:	881a      	ldrh	r2, [r3, #0]
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057b4:	1c9a      	adds	r2, r3, #2
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80057be:	b29b      	uxth	r3, r3
 80057c0:	3b01      	subs	r3, #1
 80057c2:	b29a      	uxth	r2, r3
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80057c8:	e056      	b.n	8005878 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	689b      	ldr	r3, [r3, #8]
 80057d0:	f003 0302 	and.w	r3, r3, #2
 80057d4:	2b02      	cmp	r3, #2
 80057d6:	d11b      	bne.n	8005810 <HAL_SPI_TransmitReceive+0x1aa>
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80057dc:	b29b      	uxth	r3, r3
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d016      	beq.n	8005810 <HAL_SPI_TransmitReceive+0x1aa>
 80057e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057e4:	2b01      	cmp	r3, #1
 80057e6:	d113      	bne.n	8005810 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057ec:	881a      	ldrh	r2, [r3, #0]
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057f8:	1c9a      	adds	r2, r3, #2
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005802:	b29b      	uxth	r3, r3
 8005804:	3b01      	subs	r3, #1
 8005806:	b29a      	uxth	r2, r3
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800580c:	2300      	movs	r3, #0
 800580e:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	689b      	ldr	r3, [r3, #8]
 8005816:	f003 0301 	and.w	r3, r3, #1
 800581a:	2b01      	cmp	r3, #1
 800581c:	d11c      	bne.n	8005858 <HAL_SPI_TransmitReceive+0x1f2>
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005824:	b29b      	uxth	r3, r3
 8005826:	2b00      	cmp	r3, #0
 8005828:	d016      	beq.n	8005858 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	68da      	ldr	r2, [r3, #12]
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005834:	b292      	uxth	r2, r2
 8005836:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800583c:	1c9a      	adds	r2, r3, #2
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005848:	b29b      	uxth	r3, r3
 800584a:	3b01      	subs	r3, #1
 800584c:	b29a      	uxth	r2, r3
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005854:	2301      	movs	r3, #1
 8005856:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005858:	f7fd fa40 	bl	8002cdc <HAL_GetTick>
 800585c:	4602      	mov	r2, r0
 800585e:	69fb      	ldr	r3, [r7, #28]
 8005860:	1ad3      	subs	r3, r2, r3
 8005862:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005864:	429a      	cmp	r2, r3
 8005866:	d807      	bhi.n	8005878 <HAL_SPI_TransmitReceive+0x212>
 8005868:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800586a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800586e:	d003      	beq.n	8005878 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8005870:	2303      	movs	r3, #3
 8005872:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8005876:	e0fb      	b.n	8005a70 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800587c:	b29b      	uxth	r3, r3
 800587e:	2b00      	cmp	r3, #0
 8005880:	d1a3      	bne.n	80057ca <HAL_SPI_TransmitReceive+0x164>
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005888:	b29b      	uxth	r3, r3
 800588a:	2b00      	cmp	r3, #0
 800588c:	d19d      	bne.n	80057ca <HAL_SPI_TransmitReceive+0x164>
 800588e:	e0df      	b.n	8005a50 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	685b      	ldr	r3, [r3, #4]
 8005894:	2b00      	cmp	r3, #0
 8005896:	d003      	beq.n	80058a0 <HAL_SPI_TransmitReceive+0x23a>
 8005898:	8a7b      	ldrh	r3, [r7, #18]
 800589a:	2b01      	cmp	r3, #1
 800589c:	f040 80cb 	bne.w	8005a36 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80058a4:	b29b      	uxth	r3, r3
 80058a6:	2b01      	cmp	r3, #1
 80058a8:	d912      	bls.n	80058d0 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058ae:	881a      	ldrh	r2, [r3, #0]
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058ba:	1c9a      	adds	r2, r3, #2
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80058c4:	b29b      	uxth	r3, r3
 80058c6:	3b02      	subs	r3, #2
 80058c8:	b29a      	uxth	r2, r3
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	87da      	strh	r2, [r3, #62]	; 0x3e
 80058ce:	e0b2      	b.n	8005a36 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	330c      	adds	r3, #12
 80058da:	7812      	ldrb	r2, [r2, #0]
 80058dc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058e2:	1c5a      	adds	r2, r3, #1
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80058ec:	b29b      	uxth	r3, r3
 80058ee:	3b01      	subs	r3, #1
 80058f0:	b29a      	uxth	r2, r3
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80058f6:	e09e      	b.n	8005a36 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	689b      	ldr	r3, [r3, #8]
 80058fe:	f003 0302 	and.w	r3, r3, #2
 8005902:	2b02      	cmp	r3, #2
 8005904:	d134      	bne.n	8005970 <HAL_SPI_TransmitReceive+0x30a>
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800590a:	b29b      	uxth	r3, r3
 800590c:	2b00      	cmp	r3, #0
 800590e:	d02f      	beq.n	8005970 <HAL_SPI_TransmitReceive+0x30a>
 8005910:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005912:	2b01      	cmp	r3, #1
 8005914:	d12c      	bne.n	8005970 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800591a:	b29b      	uxth	r3, r3
 800591c:	2b01      	cmp	r3, #1
 800591e:	d912      	bls.n	8005946 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005924:	881a      	ldrh	r2, [r3, #0]
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005930:	1c9a      	adds	r2, r3, #2
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800593a:	b29b      	uxth	r3, r3
 800593c:	3b02      	subs	r3, #2
 800593e:	b29a      	uxth	r2, r3
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005944:	e012      	b.n	800596c <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	330c      	adds	r3, #12
 8005950:	7812      	ldrb	r2, [r2, #0]
 8005952:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005958:	1c5a      	adds	r2, r3, #1
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005962:	b29b      	uxth	r3, r3
 8005964:	3b01      	subs	r3, #1
 8005966:	b29a      	uxth	r2, r3
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800596c:	2300      	movs	r3, #0
 800596e:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	689b      	ldr	r3, [r3, #8]
 8005976:	f003 0301 	and.w	r3, r3, #1
 800597a:	2b01      	cmp	r3, #1
 800597c:	d148      	bne.n	8005a10 <HAL_SPI_TransmitReceive+0x3aa>
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005984:	b29b      	uxth	r3, r3
 8005986:	2b00      	cmp	r3, #0
 8005988:	d042      	beq.n	8005a10 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005990:	b29b      	uxth	r3, r3
 8005992:	2b01      	cmp	r3, #1
 8005994:	d923      	bls.n	80059de <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	68da      	ldr	r2, [r3, #12]
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059a0:	b292      	uxth	r2, r2
 80059a2:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059a8:	1c9a      	adds	r2, r3, #2
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80059b4:	b29b      	uxth	r3, r3
 80059b6:	3b02      	subs	r3, #2
 80059b8:	b29a      	uxth	r2, r3
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80059c6:	b29b      	uxth	r3, r3
 80059c8:	2b01      	cmp	r3, #1
 80059ca:	d81f      	bhi.n	8005a0c <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	685a      	ldr	r2, [r3, #4]
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80059da:	605a      	str	r2, [r3, #4]
 80059dc:	e016      	b.n	8005a0c <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	f103 020c 	add.w	r2, r3, #12
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059ea:	7812      	ldrb	r2, [r2, #0]
 80059ec:	b2d2      	uxtb	r2, r2
 80059ee:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059f4:	1c5a      	adds	r2, r3, #1
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005a00:	b29b      	uxth	r3, r3
 8005a02:	3b01      	subs	r3, #1
 8005a04:	b29a      	uxth	r2, r3
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005a0c:	2301      	movs	r3, #1
 8005a0e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005a10:	f7fd f964 	bl	8002cdc <HAL_GetTick>
 8005a14:	4602      	mov	r2, r0
 8005a16:	69fb      	ldr	r3, [r7, #28]
 8005a18:	1ad3      	subs	r3, r2, r3
 8005a1a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005a1c:	429a      	cmp	r2, r3
 8005a1e:	d803      	bhi.n	8005a28 <HAL_SPI_TransmitReceive+0x3c2>
 8005a20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a26:	d102      	bne.n	8005a2e <HAL_SPI_TransmitReceive+0x3c8>
 8005a28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d103      	bne.n	8005a36 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 8005a2e:	2303      	movs	r3, #3
 8005a30:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8005a34:	e01c      	b.n	8005a70 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a3a:	b29b      	uxth	r3, r3
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	f47f af5b 	bne.w	80058f8 <HAL_SPI_TransmitReceive+0x292>
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005a48:	b29b      	uxth	r3, r3
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	f47f af54 	bne.w	80058f8 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005a50:	69fa      	ldr	r2, [r7, #28]
 8005a52:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005a54:	68f8      	ldr	r0, [r7, #12]
 8005a56:	f000 f9b3 	bl	8005dc0 <SPI_EndRxTxTransaction>
 8005a5a:	4603      	mov	r3, r0
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d006      	beq.n	8005a6e <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8005a60:	2301      	movs	r3, #1
 8005a62:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	2220      	movs	r2, #32
 8005a6a:	661a      	str	r2, [r3, #96]	; 0x60
 8005a6c:	e000      	b.n	8005a70 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8005a6e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	2201      	movs	r2, #1
 8005a74:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	2200      	movs	r2, #0
 8005a7c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8005a80:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8005a84:	4618      	mov	r0, r3
 8005a86:	3728      	adds	r7, #40	; 0x28
 8005a88:	46bd      	mov	sp, r7
 8005a8a:	bd80      	pop	{r7, pc}

08005a8c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005a8c:	b580      	push	{r7, lr}
 8005a8e:	b088      	sub	sp, #32
 8005a90:	af00      	add	r7, sp, #0
 8005a92:	60f8      	str	r0, [r7, #12]
 8005a94:	60b9      	str	r1, [r7, #8]
 8005a96:	603b      	str	r3, [r7, #0]
 8005a98:	4613      	mov	r3, r2
 8005a9a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005a9c:	f7fd f91e 	bl	8002cdc <HAL_GetTick>
 8005aa0:	4602      	mov	r2, r0
 8005aa2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005aa4:	1a9b      	subs	r3, r3, r2
 8005aa6:	683a      	ldr	r2, [r7, #0]
 8005aa8:	4413      	add	r3, r2
 8005aaa:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005aac:	f7fd f916 	bl	8002cdc <HAL_GetTick>
 8005ab0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005ab2:	4b39      	ldr	r3, [pc, #228]	; (8005b98 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	015b      	lsls	r3, r3, #5
 8005ab8:	0d1b      	lsrs	r3, r3, #20
 8005aba:	69fa      	ldr	r2, [r7, #28]
 8005abc:	fb02 f303 	mul.w	r3, r2, r3
 8005ac0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005ac2:	e054      	b.n	8005b6e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005ac4:	683b      	ldr	r3, [r7, #0]
 8005ac6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005aca:	d050      	beq.n	8005b6e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005acc:	f7fd f906 	bl	8002cdc <HAL_GetTick>
 8005ad0:	4602      	mov	r2, r0
 8005ad2:	69bb      	ldr	r3, [r7, #24]
 8005ad4:	1ad3      	subs	r3, r2, r3
 8005ad6:	69fa      	ldr	r2, [r7, #28]
 8005ad8:	429a      	cmp	r2, r3
 8005ada:	d902      	bls.n	8005ae2 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005adc:	69fb      	ldr	r3, [r7, #28]
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d13d      	bne.n	8005b5e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	685a      	ldr	r2, [r3, #4]
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005af0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	685b      	ldr	r3, [r3, #4]
 8005af6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005afa:	d111      	bne.n	8005b20 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	689b      	ldr	r3, [r3, #8]
 8005b00:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005b04:	d004      	beq.n	8005b10 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	689b      	ldr	r3, [r3, #8]
 8005b0a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005b0e:	d107      	bne.n	8005b20 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	681a      	ldr	r2, [r3, #0]
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005b1e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b24:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005b28:	d10f      	bne.n	8005b4a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	681a      	ldr	r2, [r3, #0]
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005b38:	601a      	str	r2, [r3, #0]
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	681a      	ldr	r2, [r3, #0]
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005b48:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	2201      	movs	r2, #1
 8005b4e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	2200      	movs	r2, #0
 8005b56:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8005b5a:	2303      	movs	r3, #3
 8005b5c:	e017      	b.n	8005b8e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005b5e:	697b      	ldr	r3, [r7, #20]
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d101      	bne.n	8005b68 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005b64:	2300      	movs	r3, #0
 8005b66:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005b68:	697b      	ldr	r3, [r7, #20]
 8005b6a:	3b01      	subs	r3, #1
 8005b6c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	689a      	ldr	r2, [r3, #8]
 8005b74:	68bb      	ldr	r3, [r7, #8]
 8005b76:	4013      	ands	r3, r2
 8005b78:	68ba      	ldr	r2, [r7, #8]
 8005b7a:	429a      	cmp	r2, r3
 8005b7c:	bf0c      	ite	eq
 8005b7e:	2301      	moveq	r3, #1
 8005b80:	2300      	movne	r3, #0
 8005b82:	b2db      	uxtb	r3, r3
 8005b84:	461a      	mov	r2, r3
 8005b86:	79fb      	ldrb	r3, [r7, #7]
 8005b88:	429a      	cmp	r2, r3
 8005b8a:	d19b      	bne.n	8005ac4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005b8c:	2300      	movs	r3, #0
}
 8005b8e:	4618      	mov	r0, r3
 8005b90:	3720      	adds	r7, #32
 8005b92:	46bd      	mov	sp, r7
 8005b94:	bd80      	pop	{r7, pc}
 8005b96:	bf00      	nop
 8005b98:	200004c0 	.word	0x200004c0

08005b9c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005b9c:	b580      	push	{r7, lr}
 8005b9e:	b08a      	sub	sp, #40	; 0x28
 8005ba0:	af00      	add	r7, sp, #0
 8005ba2:	60f8      	str	r0, [r7, #12]
 8005ba4:	60b9      	str	r1, [r7, #8]
 8005ba6:	607a      	str	r2, [r7, #4]
 8005ba8:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8005baa:	2300      	movs	r3, #0
 8005bac:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8005bae:	f7fd f895 	bl	8002cdc <HAL_GetTick>
 8005bb2:	4602      	mov	r2, r0
 8005bb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005bb6:	1a9b      	subs	r3, r3, r2
 8005bb8:	683a      	ldr	r2, [r7, #0]
 8005bba:	4413      	add	r3, r2
 8005bbc:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8005bbe:	f7fd f88d 	bl	8002cdc <HAL_GetTick>
 8005bc2:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	330c      	adds	r3, #12
 8005bca:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005bcc:	4b3d      	ldr	r3, [pc, #244]	; (8005cc4 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8005bce:	681a      	ldr	r2, [r3, #0]
 8005bd0:	4613      	mov	r3, r2
 8005bd2:	009b      	lsls	r3, r3, #2
 8005bd4:	4413      	add	r3, r2
 8005bd6:	00da      	lsls	r2, r3, #3
 8005bd8:	1ad3      	subs	r3, r2, r3
 8005bda:	0d1b      	lsrs	r3, r3, #20
 8005bdc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005bde:	fb02 f303 	mul.w	r3, r2, r3
 8005be2:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8005be4:	e060      	b.n	8005ca8 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8005be6:	68bb      	ldr	r3, [r7, #8]
 8005be8:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8005bec:	d107      	bne.n	8005bfe <SPI_WaitFifoStateUntilTimeout+0x62>
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d104      	bne.n	8005bfe <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8005bf4:	69fb      	ldr	r3, [r7, #28]
 8005bf6:	781b      	ldrb	r3, [r3, #0]
 8005bf8:	b2db      	uxtb	r3, r3
 8005bfa:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8005bfc:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8005bfe:	683b      	ldr	r3, [r7, #0]
 8005c00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c04:	d050      	beq.n	8005ca8 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005c06:	f7fd f869 	bl	8002cdc <HAL_GetTick>
 8005c0a:	4602      	mov	r2, r0
 8005c0c:	6a3b      	ldr	r3, [r7, #32]
 8005c0e:	1ad3      	subs	r3, r2, r3
 8005c10:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005c12:	429a      	cmp	r2, r3
 8005c14:	d902      	bls.n	8005c1c <SPI_WaitFifoStateUntilTimeout+0x80>
 8005c16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d13d      	bne.n	8005c98 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	685a      	ldr	r2, [r3, #4]
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005c2a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	685b      	ldr	r3, [r3, #4]
 8005c30:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005c34:	d111      	bne.n	8005c5a <SPI_WaitFifoStateUntilTimeout+0xbe>
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	689b      	ldr	r3, [r3, #8]
 8005c3a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005c3e:	d004      	beq.n	8005c4a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	689b      	ldr	r3, [r3, #8]
 8005c44:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005c48:	d107      	bne.n	8005c5a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	681a      	ldr	r2, [r3, #0]
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005c58:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c5e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005c62:	d10f      	bne.n	8005c84 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	681a      	ldr	r2, [r3, #0]
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005c72:	601a      	str	r2, [r3, #0]
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	681a      	ldr	r2, [r3, #0]
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005c82:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	2201      	movs	r2, #1
 8005c88:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	2200      	movs	r2, #0
 8005c90:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8005c94:	2303      	movs	r3, #3
 8005c96:	e010      	b.n	8005cba <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005c98:	69bb      	ldr	r3, [r7, #24]
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d101      	bne.n	8005ca2 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8005c9e:	2300      	movs	r3, #0
 8005ca0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8005ca2:	69bb      	ldr	r3, [r7, #24]
 8005ca4:	3b01      	subs	r3, #1
 8005ca6:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	689a      	ldr	r2, [r3, #8]
 8005cae:	68bb      	ldr	r3, [r7, #8]
 8005cb0:	4013      	ands	r3, r2
 8005cb2:	687a      	ldr	r2, [r7, #4]
 8005cb4:	429a      	cmp	r2, r3
 8005cb6:	d196      	bne.n	8005be6 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8005cb8:	2300      	movs	r3, #0
}
 8005cba:	4618      	mov	r0, r3
 8005cbc:	3728      	adds	r7, #40	; 0x28
 8005cbe:	46bd      	mov	sp, r7
 8005cc0:	bd80      	pop	{r7, pc}
 8005cc2:	bf00      	nop
 8005cc4:	200004c0 	.word	0x200004c0

08005cc8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005cc8:	b580      	push	{r7, lr}
 8005cca:	b088      	sub	sp, #32
 8005ccc:	af02      	add	r7, sp, #8
 8005cce:	60f8      	str	r0, [r7, #12]
 8005cd0:	60b9      	str	r1, [r7, #8]
 8005cd2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	685b      	ldr	r3, [r3, #4]
 8005cd8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005cdc:	d111      	bne.n	8005d02 <SPI_EndRxTransaction+0x3a>
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	689b      	ldr	r3, [r3, #8]
 8005ce2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005ce6:	d004      	beq.n	8005cf2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	689b      	ldr	r3, [r3, #8]
 8005cec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005cf0:	d107      	bne.n	8005d02 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	681a      	ldr	r2, [r3, #0]
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005d00:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	685b      	ldr	r3, [r3, #4]
 8005d06:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005d0a:	d112      	bne.n	8005d32 <SPI_EndRxTransaction+0x6a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	9300      	str	r3, [sp, #0]
 8005d10:	68bb      	ldr	r3, [r7, #8]
 8005d12:	2200      	movs	r2, #0
 8005d14:	2180      	movs	r1, #128	; 0x80
 8005d16:	68f8      	ldr	r0, [r7, #12]
 8005d18:	f7ff feb8 	bl	8005a8c <SPI_WaitFlagStateUntilTimeout>
 8005d1c:	4603      	mov	r3, r0
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d021      	beq.n	8005d66 <SPI_EndRxTransaction+0x9e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005d26:	f043 0220 	orr.w	r2, r3, #32
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8005d2e:	2303      	movs	r3, #3
 8005d30:	e03d      	b.n	8005dae <SPI_EndRxTransaction+0xe6>
    }
  }
  else /* SPI_MODE_SLAVE */
  {
    /* Timeout in s */
    __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005d32:	4b21      	ldr	r3, [pc, #132]	; (8005db8 <SPI_EndRxTransaction+0xf0>)
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	4a21      	ldr	r2, [pc, #132]	; (8005dbc <SPI_EndRxTransaction+0xf4>)
 8005d38:	fba2 2303 	umull	r2, r3, r2, r3
 8005d3c:	0d5b      	lsrs	r3, r3, #21
 8005d3e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005d42:	fb02 f303 	mul.w	r3, r2, r3
 8005d46:	617b      	str	r3, [r7, #20]
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005d48:	697b      	ldr	r3, [r7, #20]
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d00a      	beq.n	8005d64 <SPI_EndRxTransaction+0x9c>
      {
        break;
      }
      count--;
 8005d4e:	697b      	ldr	r3, [r7, #20]
 8005d50:	3b01      	subs	r3, #1
 8005d52:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	689b      	ldr	r3, [r3, #8]
 8005d5a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d5e:	2b80      	cmp	r3, #128	; 0x80
 8005d60:	d0f2      	beq.n	8005d48 <SPI_EndRxTransaction+0x80>
 8005d62:	e000      	b.n	8005d66 <SPI_EndRxTransaction+0x9e>
        break;
 8005d64:	bf00      	nop
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	685b      	ldr	r3, [r3, #4]
 8005d6a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005d6e:	d11d      	bne.n	8005dac <SPI_EndRxTransaction+0xe4>
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	689b      	ldr	r3, [r3, #8]
 8005d74:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005d78:	d004      	beq.n	8005d84 <SPI_EndRxTransaction+0xbc>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	689b      	ldr	r3, [r3, #8]
 8005d7e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005d82:	d113      	bne.n	8005dac <SPI_EndRxTransaction+0xe4>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	9300      	str	r3, [sp, #0]
 8005d88:	68bb      	ldr	r3, [r7, #8]
 8005d8a:	2200      	movs	r2, #0
 8005d8c:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8005d90:	68f8      	ldr	r0, [r7, #12]
 8005d92:	f7ff ff03 	bl	8005b9c <SPI_WaitFifoStateUntilTimeout>
 8005d96:	4603      	mov	r3, r0
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d007      	beq.n	8005dac <SPI_EndRxTransaction+0xe4>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005da0:	f043 0220 	orr.w	r2, r3, #32
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8005da8:	2303      	movs	r3, #3
 8005daa:	e000      	b.n	8005dae <SPI_EndRxTransaction+0xe6>
    }
  }
  return HAL_OK;
 8005dac:	2300      	movs	r3, #0
}
 8005dae:	4618      	mov	r0, r3
 8005db0:	3718      	adds	r7, #24
 8005db2:	46bd      	mov	sp, r7
 8005db4:	bd80      	pop	{r7, pc}
 8005db6:	bf00      	nop
 8005db8:	200004c0 	.word	0x200004c0
 8005dbc:	165e9f81 	.word	0x165e9f81

08005dc0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005dc0:	b580      	push	{r7, lr}
 8005dc2:	b088      	sub	sp, #32
 8005dc4:	af02      	add	r7, sp, #8
 8005dc6:	60f8      	str	r0, [r7, #12]
 8005dc8:	60b9      	str	r1, [r7, #8]
 8005dca:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	9300      	str	r3, [sp, #0]
 8005dd0:	68bb      	ldr	r3, [r7, #8]
 8005dd2:	2200      	movs	r2, #0
 8005dd4:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8005dd8:	68f8      	ldr	r0, [r7, #12]
 8005dda:	f7ff fedf 	bl	8005b9c <SPI_WaitFifoStateUntilTimeout>
 8005dde:	4603      	mov	r3, r0
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d007      	beq.n	8005df4 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005de8:	f043 0220 	orr.w	r2, r3, #32
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005df0:	2303      	movs	r3, #3
 8005df2:	e046      	b.n	8005e82 <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005df4:	4b25      	ldr	r3, [pc, #148]	; (8005e8c <SPI_EndRxTxTransaction+0xcc>)
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	4a25      	ldr	r2, [pc, #148]	; (8005e90 <SPI_EndRxTxTransaction+0xd0>)
 8005dfa:	fba2 2303 	umull	r2, r3, r2, r3
 8005dfe:	0d5b      	lsrs	r3, r3, #21
 8005e00:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005e04:	fb02 f303 	mul.w	r3, r2, r3
 8005e08:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	685b      	ldr	r3, [r3, #4]
 8005e0e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005e12:	d112      	bne.n	8005e3a <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	9300      	str	r3, [sp, #0]
 8005e18:	68bb      	ldr	r3, [r7, #8]
 8005e1a:	2200      	movs	r2, #0
 8005e1c:	2180      	movs	r1, #128	; 0x80
 8005e1e:	68f8      	ldr	r0, [r7, #12]
 8005e20:	f7ff fe34 	bl	8005a8c <SPI_WaitFlagStateUntilTimeout>
 8005e24:	4603      	mov	r3, r0
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d016      	beq.n	8005e58 <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005e2e:	f043 0220 	orr.w	r2, r3, #32
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8005e36:	2303      	movs	r3, #3
 8005e38:	e023      	b.n	8005e82 <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005e3a:	697b      	ldr	r3, [r7, #20]
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d00a      	beq.n	8005e56 <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 8005e40:	697b      	ldr	r3, [r7, #20]
 8005e42:	3b01      	subs	r3, #1
 8005e44:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	689b      	ldr	r3, [r3, #8]
 8005e4c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e50:	2b80      	cmp	r3, #128	; 0x80
 8005e52:	d0f2      	beq.n	8005e3a <SPI_EndRxTxTransaction+0x7a>
 8005e54:	e000      	b.n	8005e58 <SPI_EndRxTxTransaction+0x98>
        break;
 8005e56:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	9300      	str	r3, [sp, #0]
 8005e5c:	68bb      	ldr	r3, [r7, #8]
 8005e5e:	2200      	movs	r2, #0
 8005e60:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8005e64:	68f8      	ldr	r0, [r7, #12]
 8005e66:	f7ff fe99 	bl	8005b9c <SPI_WaitFifoStateUntilTimeout>
 8005e6a:	4603      	mov	r3, r0
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d007      	beq.n	8005e80 <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005e74:	f043 0220 	orr.w	r2, r3, #32
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005e7c:	2303      	movs	r3, #3
 8005e7e:	e000      	b.n	8005e82 <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 8005e80:	2300      	movs	r3, #0
}
 8005e82:	4618      	mov	r0, r3
 8005e84:	3718      	adds	r7, #24
 8005e86:	46bd      	mov	sp, r7
 8005e88:	bd80      	pop	{r7, pc}
 8005e8a:	bf00      	nop
 8005e8c:	200004c0 	.word	0x200004c0
 8005e90:	165e9f81 	.word	0x165e9f81

08005e94 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005e94:	b580      	push	{r7, lr}
 8005e96:	b082      	sub	sp, #8
 8005e98:	af00      	add	r7, sp, #0
 8005e9a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d101      	bne.n	8005ea6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005ea2:	2301      	movs	r3, #1
 8005ea4:	e049      	b.n	8005f3a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005eac:	b2db      	uxtb	r3, r3
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d106      	bne.n	8005ec0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	2200      	movs	r2, #0
 8005eb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005eba:	6878      	ldr	r0, [r7, #4]
 8005ebc:	f7fc f90e 	bl	80020dc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	2202      	movs	r2, #2
 8005ec4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681a      	ldr	r2, [r3, #0]
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	3304      	adds	r3, #4
 8005ed0:	4619      	mov	r1, r3
 8005ed2:	4610      	mov	r0, r2
 8005ed4:	f000 f836 	bl	8005f44 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	2201      	movs	r2, #1
 8005edc:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	2201      	movs	r2, #1
 8005ee4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	2201      	movs	r2, #1
 8005eec:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	2201      	movs	r2, #1
 8005ef4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	2201      	movs	r2, #1
 8005efc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	2201      	movs	r2, #1
 8005f04:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	2201      	movs	r2, #1
 8005f0c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	2201      	movs	r2, #1
 8005f14:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	2201      	movs	r2, #1
 8005f1c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	2201      	movs	r2, #1
 8005f24:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	2201      	movs	r2, #1
 8005f2c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	2201      	movs	r2, #1
 8005f34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005f38:	2300      	movs	r3, #0
}
 8005f3a:	4618      	mov	r0, r3
 8005f3c:	3708      	adds	r7, #8
 8005f3e:	46bd      	mov	sp, r7
 8005f40:	bd80      	pop	{r7, pc}
	...

08005f44 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005f44:	b480      	push	{r7}
 8005f46:	b085      	sub	sp, #20
 8005f48:	af00      	add	r7, sp, #0
 8005f4a:	6078      	str	r0, [r7, #4]
 8005f4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	4a40      	ldr	r2, [pc, #256]	; (8006058 <TIM_Base_SetConfig+0x114>)
 8005f58:	4293      	cmp	r3, r2
 8005f5a:	d013      	beq.n	8005f84 <TIM_Base_SetConfig+0x40>
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f62:	d00f      	beq.n	8005f84 <TIM_Base_SetConfig+0x40>
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	4a3d      	ldr	r2, [pc, #244]	; (800605c <TIM_Base_SetConfig+0x118>)
 8005f68:	4293      	cmp	r3, r2
 8005f6a:	d00b      	beq.n	8005f84 <TIM_Base_SetConfig+0x40>
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	4a3c      	ldr	r2, [pc, #240]	; (8006060 <TIM_Base_SetConfig+0x11c>)
 8005f70:	4293      	cmp	r3, r2
 8005f72:	d007      	beq.n	8005f84 <TIM_Base_SetConfig+0x40>
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	4a3b      	ldr	r2, [pc, #236]	; (8006064 <TIM_Base_SetConfig+0x120>)
 8005f78:	4293      	cmp	r3, r2
 8005f7a:	d003      	beq.n	8005f84 <TIM_Base_SetConfig+0x40>
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	4a3a      	ldr	r2, [pc, #232]	; (8006068 <TIM_Base_SetConfig+0x124>)
 8005f80:	4293      	cmp	r3, r2
 8005f82:	d108      	bne.n	8005f96 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005f8a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005f8c:	683b      	ldr	r3, [r7, #0]
 8005f8e:	685b      	ldr	r3, [r3, #4]
 8005f90:	68fa      	ldr	r2, [r7, #12]
 8005f92:	4313      	orrs	r3, r2
 8005f94:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	4a2f      	ldr	r2, [pc, #188]	; (8006058 <TIM_Base_SetConfig+0x114>)
 8005f9a:	4293      	cmp	r3, r2
 8005f9c:	d02b      	beq.n	8005ff6 <TIM_Base_SetConfig+0xb2>
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005fa4:	d027      	beq.n	8005ff6 <TIM_Base_SetConfig+0xb2>
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	4a2c      	ldr	r2, [pc, #176]	; (800605c <TIM_Base_SetConfig+0x118>)
 8005faa:	4293      	cmp	r3, r2
 8005fac:	d023      	beq.n	8005ff6 <TIM_Base_SetConfig+0xb2>
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	4a2b      	ldr	r2, [pc, #172]	; (8006060 <TIM_Base_SetConfig+0x11c>)
 8005fb2:	4293      	cmp	r3, r2
 8005fb4:	d01f      	beq.n	8005ff6 <TIM_Base_SetConfig+0xb2>
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	4a2a      	ldr	r2, [pc, #168]	; (8006064 <TIM_Base_SetConfig+0x120>)
 8005fba:	4293      	cmp	r3, r2
 8005fbc:	d01b      	beq.n	8005ff6 <TIM_Base_SetConfig+0xb2>
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	4a29      	ldr	r2, [pc, #164]	; (8006068 <TIM_Base_SetConfig+0x124>)
 8005fc2:	4293      	cmp	r3, r2
 8005fc4:	d017      	beq.n	8005ff6 <TIM_Base_SetConfig+0xb2>
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	4a28      	ldr	r2, [pc, #160]	; (800606c <TIM_Base_SetConfig+0x128>)
 8005fca:	4293      	cmp	r3, r2
 8005fcc:	d013      	beq.n	8005ff6 <TIM_Base_SetConfig+0xb2>
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	4a27      	ldr	r2, [pc, #156]	; (8006070 <TIM_Base_SetConfig+0x12c>)
 8005fd2:	4293      	cmp	r3, r2
 8005fd4:	d00f      	beq.n	8005ff6 <TIM_Base_SetConfig+0xb2>
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	4a26      	ldr	r2, [pc, #152]	; (8006074 <TIM_Base_SetConfig+0x130>)
 8005fda:	4293      	cmp	r3, r2
 8005fdc:	d00b      	beq.n	8005ff6 <TIM_Base_SetConfig+0xb2>
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	4a25      	ldr	r2, [pc, #148]	; (8006078 <TIM_Base_SetConfig+0x134>)
 8005fe2:	4293      	cmp	r3, r2
 8005fe4:	d007      	beq.n	8005ff6 <TIM_Base_SetConfig+0xb2>
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	4a24      	ldr	r2, [pc, #144]	; (800607c <TIM_Base_SetConfig+0x138>)
 8005fea:	4293      	cmp	r3, r2
 8005fec:	d003      	beq.n	8005ff6 <TIM_Base_SetConfig+0xb2>
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	4a23      	ldr	r2, [pc, #140]	; (8006080 <TIM_Base_SetConfig+0x13c>)
 8005ff2:	4293      	cmp	r3, r2
 8005ff4:	d108      	bne.n	8006008 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005ffc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005ffe:	683b      	ldr	r3, [r7, #0]
 8006000:	68db      	ldr	r3, [r3, #12]
 8006002:	68fa      	ldr	r2, [r7, #12]
 8006004:	4313      	orrs	r3, r2
 8006006:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800600e:	683b      	ldr	r3, [r7, #0]
 8006010:	695b      	ldr	r3, [r3, #20]
 8006012:	4313      	orrs	r3, r2
 8006014:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	68fa      	ldr	r2, [r7, #12]
 800601a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800601c:	683b      	ldr	r3, [r7, #0]
 800601e:	689a      	ldr	r2, [r3, #8]
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006024:	683b      	ldr	r3, [r7, #0]
 8006026:	681a      	ldr	r2, [r3, #0]
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	4a0a      	ldr	r2, [pc, #40]	; (8006058 <TIM_Base_SetConfig+0x114>)
 8006030:	4293      	cmp	r3, r2
 8006032:	d003      	beq.n	800603c <TIM_Base_SetConfig+0xf8>
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	4a0c      	ldr	r2, [pc, #48]	; (8006068 <TIM_Base_SetConfig+0x124>)
 8006038:	4293      	cmp	r3, r2
 800603a:	d103      	bne.n	8006044 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800603c:	683b      	ldr	r3, [r7, #0]
 800603e:	691a      	ldr	r2, [r3, #16]
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	2201      	movs	r2, #1
 8006048:	615a      	str	r2, [r3, #20]
}
 800604a:	bf00      	nop
 800604c:	3714      	adds	r7, #20
 800604e:	46bd      	mov	sp, r7
 8006050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006054:	4770      	bx	lr
 8006056:	bf00      	nop
 8006058:	40010000 	.word	0x40010000
 800605c:	40000400 	.word	0x40000400
 8006060:	40000800 	.word	0x40000800
 8006064:	40000c00 	.word	0x40000c00
 8006068:	40010400 	.word	0x40010400
 800606c:	40014000 	.word	0x40014000
 8006070:	40014400 	.word	0x40014400
 8006074:	40014800 	.word	0x40014800
 8006078:	40001800 	.word	0x40001800
 800607c:	40001c00 	.word	0x40001c00
 8006080:	40002000 	.word	0x40002000

08006084 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006084:	b580      	push	{r7, lr}
 8006086:	b082      	sub	sp, #8
 8006088:	af00      	add	r7, sp, #0
 800608a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	2b00      	cmp	r3, #0
 8006090:	d101      	bne.n	8006096 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006092:	2301      	movs	r3, #1
 8006094:	e040      	b.n	8006118 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800609a:	2b00      	cmp	r3, #0
 800609c:	d106      	bne.n	80060ac <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	2200      	movs	r2, #0
 80060a2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80060a6:	6878      	ldr	r0, [r7, #4]
 80060a8:	f7fc f8ac 	bl	8002204 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	2224      	movs	r2, #36	; 0x24
 80060b0:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	681a      	ldr	r2, [r3, #0]
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	f022 0201 	bic.w	r2, r2, #1
 80060c0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80060c2:	6878      	ldr	r0, [r7, #4]
 80060c4:	f000 fc86 	bl	80069d4 <UART_SetConfig>
 80060c8:	4603      	mov	r3, r0
 80060ca:	2b01      	cmp	r3, #1
 80060cc:	d101      	bne.n	80060d2 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80060ce:	2301      	movs	r3, #1
 80060d0:	e022      	b.n	8006118 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d002      	beq.n	80060e0 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80060da:	6878      	ldr	r0, [r7, #4]
 80060dc:	f000 fede 	bl	8006e9c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	685a      	ldr	r2, [r3, #4]
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80060ee:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	689a      	ldr	r2, [r3, #8]
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80060fe:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	681a      	ldr	r2, [r3, #0]
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	f042 0201 	orr.w	r2, r2, #1
 800610e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006110:	6878      	ldr	r0, [r7, #4]
 8006112:	f000 ff65 	bl	8006fe0 <UART_CheckIdleState>
 8006116:	4603      	mov	r3, r0
}
 8006118:	4618      	mov	r0, r3
 800611a:	3708      	adds	r7, #8
 800611c:	46bd      	mov	sp, r7
 800611e:	bd80      	pop	{r7, pc}

08006120 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006120:	b580      	push	{r7, lr}
 8006122:	b08a      	sub	sp, #40	; 0x28
 8006124:	af02      	add	r7, sp, #8
 8006126:	60f8      	str	r0, [r7, #12]
 8006128:	60b9      	str	r1, [r7, #8]
 800612a:	603b      	str	r3, [r7, #0]
 800612c:	4613      	mov	r3, r2
 800612e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006134:	2b20      	cmp	r3, #32
 8006136:	d171      	bne.n	800621c <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8006138:	68bb      	ldr	r3, [r7, #8]
 800613a:	2b00      	cmp	r3, #0
 800613c:	d002      	beq.n	8006144 <HAL_UART_Transmit+0x24>
 800613e:	88fb      	ldrh	r3, [r7, #6]
 8006140:	2b00      	cmp	r3, #0
 8006142:	d101      	bne.n	8006148 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8006144:	2301      	movs	r3, #1
 8006146:	e06a      	b.n	800621e <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	2200      	movs	r2, #0
 800614c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	2221      	movs	r2, #33	; 0x21
 8006154:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006156:	f7fc fdc1 	bl	8002cdc <HAL_GetTick>
 800615a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	88fa      	ldrh	r2, [r7, #6]
 8006160:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	88fa      	ldrh	r2, [r7, #6]
 8006168:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	689b      	ldr	r3, [r3, #8]
 8006170:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006174:	d108      	bne.n	8006188 <HAL_UART_Transmit+0x68>
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	691b      	ldr	r3, [r3, #16]
 800617a:	2b00      	cmp	r3, #0
 800617c:	d104      	bne.n	8006188 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800617e:	2300      	movs	r3, #0
 8006180:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006182:	68bb      	ldr	r3, [r7, #8]
 8006184:	61bb      	str	r3, [r7, #24]
 8006186:	e003      	b.n	8006190 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8006188:	68bb      	ldr	r3, [r7, #8]
 800618a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800618c:	2300      	movs	r3, #0
 800618e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006190:	e02c      	b.n	80061ec <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006192:	683b      	ldr	r3, [r7, #0]
 8006194:	9300      	str	r3, [sp, #0]
 8006196:	697b      	ldr	r3, [r7, #20]
 8006198:	2200      	movs	r2, #0
 800619a:	2180      	movs	r1, #128	; 0x80
 800619c:	68f8      	ldr	r0, [r7, #12]
 800619e:	f000 ff6c 	bl	800707a <UART_WaitOnFlagUntilTimeout>
 80061a2:	4603      	mov	r3, r0
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d001      	beq.n	80061ac <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 80061a8:	2303      	movs	r3, #3
 80061aa:	e038      	b.n	800621e <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 80061ac:	69fb      	ldr	r3, [r7, #28]
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d10b      	bne.n	80061ca <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80061b2:	69bb      	ldr	r3, [r7, #24]
 80061b4:	881b      	ldrh	r3, [r3, #0]
 80061b6:	461a      	mov	r2, r3
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80061c0:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80061c2:	69bb      	ldr	r3, [r7, #24]
 80061c4:	3302      	adds	r3, #2
 80061c6:	61bb      	str	r3, [r7, #24]
 80061c8:	e007      	b.n	80061da <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80061ca:	69fb      	ldr	r3, [r7, #28]
 80061cc:	781a      	ldrb	r2, [r3, #0]
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80061d4:	69fb      	ldr	r3, [r7, #28]
 80061d6:	3301      	adds	r3, #1
 80061d8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80061e0:	b29b      	uxth	r3, r3
 80061e2:	3b01      	subs	r3, #1
 80061e4:	b29a      	uxth	r2, r3
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80061f2:	b29b      	uxth	r3, r3
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d1cc      	bne.n	8006192 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80061f8:	683b      	ldr	r3, [r7, #0]
 80061fa:	9300      	str	r3, [sp, #0]
 80061fc:	697b      	ldr	r3, [r7, #20]
 80061fe:	2200      	movs	r2, #0
 8006200:	2140      	movs	r1, #64	; 0x40
 8006202:	68f8      	ldr	r0, [r7, #12]
 8006204:	f000 ff39 	bl	800707a <UART_WaitOnFlagUntilTimeout>
 8006208:	4603      	mov	r3, r0
 800620a:	2b00      	cmp	r3, #0
 800620c:	d001      	beq.n	8006212 <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 800620e:	2303      	movs	r3, #3
 8006210:	e005      	b.n	800621e <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	2220      	movs	r2, #32
 8006216:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8006218:	2300      	movs	r3, #0
 800621a:	e000      	b.n	800621e <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 800621c:	2302      	movs	r3, #2
  }
}
 800621e:	4618      	mov	r0, r3
 8006220:	3720      	adds	r7, #32
 8006222:	46bd      	mov	sp, r7
 8006224:	bd80      	pop	{r7, pc}

08006226 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006226:	b580      	push	{r7, lr}
 8006228:	b08a      	sub	sp, #40	; 0x28
 800622a:	af02      	add	r7, sp, #8
 800622c:	60f8      	str	r0, [r7, #12]
 800622e:	60b9      	str	r1, [r7, #8]
 8006230:	603b      	str	r3, [r7, #0]
 8006232:	4613      	mov	r3, r2
 8006234:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800623c:	2b20      	cmp	r3, #32
 800623e:	f040 80b1 	bne.w	80063a4 <HAL_UART_Receive+0x17e>
  {
    if ((pData == NULL) || (Size == 0U))
 8006242:	68bb      	ldr	r3, [r7, #8]
 8006244:	2b00      	cmp	r3, #0
 8006246:	d002      	beq.n	800624e <HAL_UART_Receive+0x28>
 8006248:	88fb      	ldrh	r3, [r7, #6]
 800624a:	2b00      	cmp	r3, #0
 800624c:	d101      	bne.n	8006252 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 800624e:	2301      	movs	r3, #1
 8006250:	e0a9      	b.n	80063a6 <HAL_UART_Receive+0x180>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	2200      	movs	r2, #0
 8006256:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	2222      	movs	r2, #34	; 0x22
 800625e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	2200      	movs	r2, #0
 8006266:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006268:	f7fc fd38 	bl	8002cdc <HAL_GetTick>
 800626c:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	88fa      	ldrh	r2, [r7, #6]
 8006272:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	88fa      	ldrh	r2, [r7, #6]
 800627a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	689b      	ldr	r3, [r3, #8]
 8006282:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006286:	d10e      	bne.n	80062a6 <HAL_UART_Receive+0x80>
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	691b      	ldr	r3, [r3, #16]
 800628c:	2b00      	cmp	r3, #0
 800628e:	d105      	bne.n	800629c <HAL_UART_Receive+0x76>
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	f240 12ff 	movw	r2, #511	; 0x1ff
 8006296:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800629a:	e02d      	b.n	80062f8 <HAL_UART_Receive+0xd2>
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	22ff      	movs	r2, #255	; 0xff
 80062a0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80062a4:	e028      	b.n	80062f8 <HAL_UART_Receive+0xd2>
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	689b      	ldr	r3, [r3, #8]
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d10d      	bne.n	80062ca <HAL_UART_Receive+0xa4>
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	691b      	ldr	r3, [r3, #16]
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d104      	bne.n	80062c0 <HAL_UART_Receive+0x9a>
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	22ff      	movs	r2, #255	; 0xff
 80062ba:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80062be:	e01b      	b.n	80062f8 <HAL_UART_Receive+0xd2>
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	227f      	movs	r2, #127	; 0x7f
 80062c4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80062c8:	e016      	b.n	80062f8 <HAL_UART_Receive+0xd2>
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	689b      	ldr	r3, [r3, #8]
 80062ce:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80062d2:	d10d      	bne.n	80062f0 <HAL_UART_Receive+0xca>
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	691b      	ldr	r3, [r3, #16]
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d104      	bne.n	80062e6 <HAL_UART_Receive+0xc0>
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	227f      	movs	r2, #127	; 0x7f
 80062e0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80062e4:	e008      	b.n	80062f8 <HAL_UART_Receive+0xd2>
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	223f      	movs	r2, #63	; 0x3f
 80062ea:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80062ee:	e003      	b.n	80062f8 <HAL_UART_Receive+0xd2>
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	2200      	movs	r2, #0
 80062f4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80062fe:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	689b      	ldr	r3, [r3, #8]
 8006304:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006308:	d108      	bne.n	800631c <HAL_UART_Receive+0xf6>
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	691b      	ldr	r3, [r3, #16]
 800630e:	2b00      	cmp	r3, #0
 8006310:	d104      	bne.n	800631c <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8006312:	2300      	movs	r3, #0
 8006314:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006316:	68bb      	ldr	r3, [r7, #8]
 8006318:	61bb      	str	r3, [r7, #24]
 800631a:	e003      	b.n	8006324 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 800631c:	68bb      	ldr	r3, [r7, #8]
 800631e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006320:	2300      	movs	r3, #0
 8006322:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8006324:	e032      	b.n	800638c <HAL_UART_Receive+0x166>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8006326:	683b      	ldr	r3, [r7, #0]
 8006328:	9300      	str	r3, [sp, #0]
 800632a:	697b      	ldr	r3, [r7, #20]
 800632c:	2200      	movs	r2, #0
 800632e:	2120      	movs	r1, #32
 8006330:	68f8      	ldr	r0, [r7, #12]
 8006332:	f000 fea2 	bl	800707a <UART_WaitOnFlagUntilTimeout>
 8006336:	4603      	mov	r3, r0
 8006338:	2b00      	cmp	r3, #0
 800633a:	d001      	beq.n	8006340 <HAL_UART_Receive+0x11a>
      {
        return HAL_TIMEOUT;
 800633c:	2303      	movs	r3, #3
 800633e:	e032      	b.n	80063a6 <HAL_UART_Receive+0x180>
      }
      if (pdata8bits == NULL)
 8006340:	69fb      	ldr	r3, [r7, #28]
 8006342:	2b00      	cmp	r3, #0
 8006344:	d10c      	bne.n	8006360 <HAL_UART_Receive+0x13a>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800634c:	b29a      	uxth	r2, r3
 800634e:	8a7b      	ldrh	r3, [r7, #18]
 8006350:	4013      	ands	r3, r2
 8006352:	b29a      	uxth	r2, r3
 8006354:	69bb      	ldr	r3, [r7, #24]
 8006356:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8006358:	69bb      	ldr	r3, [r7, #24]
 800635a:	3302      	adds	r3, #2
 800635c:	61bb      	str	r3, [r7, #24]
 800635e:	e00c      	b.n	800637a <HAL_UART_Receive+0x154>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006366:	b2da      	uxtb	r2, r3
 8006368:	8a7b      	ldrh	r3, [r7, #18]
 800636a:	b2db      	uxtb	r3, r3
 800636c:	4013      	ands	r3, r2
 800636e:	b2da      	uxtb	r2, r3
 8006370:	69fb      	ldr	r3, [r7, #28]
 8006372:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8006374:	69fb      	ldr	r3, [r7, #28]
 8006376:	3301      	adds	r3, #1
 8006378:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006380:	b29b      	uxth	r3, r3
 8006382:	3b01      	subs	r3, #1
 8006384:	b29a      	uxth	r2, r3
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006392:	b29b      	uxth	r3, r3
 8006394:	2b00      	cmp	r3, #0
 8006396:	d1c6      	bne.n	8006326 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	2220      	movs	r2, #32
 800639c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    return HAL_OK;
 80063a0:	2300      	movs	r3, #0
 80063a2:	e000      	b.n	80063a6 <HAL_UART_Receive+0x180>
  }
  else
  {
    return HAL_BUSY;
 80063a4:	2302      	movs	r3, #2
  }
}
 80063a6:	4618      	mov	r0, r3
 80063a8:	3720      	adds	r7, #32
 80063aa:	46bd      	mov	sp, r7
 80063ac:	bd80      	pop	{r7, pc}
	...

080063b0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80063b0:	b580      	push	{r7, lr}
 80063b2:	b0ba      	sub	sp, #232	; 0xe8
 80063b4:	af00      	add	r7, sp, #0
 80063b6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	69db      	ldr	r3, [r3, #28]
 80063be:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	689b      	ldr	r3, [r3, #8]
 80063d2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80063d6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80063da:	f640 030f 	movw	r3, #2063	; 0x80f
 80063de:	4013      	ands	r3, r2
 80063e0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 80063e4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d115      	bne.n	8006418 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80063ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80063f0:	f003 0320 	and.w	r3, r3, #32
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d00f      	beq.n	8006418 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80063f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80063fc:	f003 0320 	and.w	r3, r3, #32
 8006400:	2b00      	cmp	r3, #0
 8006402:	d009      	beq.n	8006418 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006408:	2b00      	cmp	r3, #0
 800640a:	f000 82ac 	beq.w	8006966 <HAL_UART_IRQHandler+0x5b6>
      {
        huart->RxISR(huart);
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006412:	6878      	ldr	r0, [r7, #4]
 8006414:	4798      	blx	r3
      }
      return;
 8006416:	e2a6      	b.n	8006966 <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8006418:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800641c:	2b00      	cmp	r3, #0
 800641e:	f000 8117 	beq.w	8006650 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8006422:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006426:	f003 0301 	and.w	r3, r3, #1
 800642a:	2b00      	cmp	r3, #0
 800642c:	d106      	bne.n	800643c <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800642e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8006432:	4b85      	ldr	r3, [pc, #532]	; (8006648 <HAL_UART_IRQHandler+0x298>)
 8006434:	4013      	ands	r3, r2
 8006436:	2b00      	cmp	r3, #0
 8006438:	f000 810a 	beq.w	8006650 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800643c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006440:	f003 0301 	and.w	r3, r3, #1
 8006444:	2b00      	cmp	r3, #0
 8006446:	d011      	beq.n	800646c <HAL_UART_IRQHandler+0xbc>
 8006448:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800644c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006450:	2b00      	cmp	r3, #0
 8006452:	d00b      	beq.n	800646c <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	2201      	movs	r2, #1
 800645a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006462:	f043 0201 	orr.w	r2, r3, #1
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800646c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006470:	f003 0302 	and.w	r3, r3, #2
 8006474:	2b00      	cmp	r3, #0
 8006476:	d011      	beq.n	800649c <HAL_UART_IRQHandler+0xec>
 8006478:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800647c:	f003 0301 	and.w	r3, r3, #1
 8006480:	2b00      	cmp	r3, #0
 8006482:	d00b      	beq.n	800649c <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	2202      	movs	r2, #2
 800648a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006492:	f043 0204 	orr.w	r2, r3, #4
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800649c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80064a0:	f003 0304 	and.w	r3, r3, #4
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d011      	beq.n	80064cc <HAL_UART_IRQHandler+0x11c>
 80064a8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80064ac:	f003 0301 	and.w	r3, r3, #1
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d00b      	beq.n	80064cc <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	2204      	movs	r2, #4
 80064ba:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80064c2:	f043 0202 	orr.w	r2, r3, #2
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80064cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80064d0:	f003 0308 	and.w	r3, r3, #8
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d017      	beq.n	8006508 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80064d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80064dc:	f003 0320 	and.w	r3, r3, #32
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d105      	bne.n	80064f0 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80064e4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80064e8:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d00b      	beq.n	8006508 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	2208      	movs	r2, #8
 80064f6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80064fe:	f043 0208 	orr.w	r2, r3, #8
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006508:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800650c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006510:	2b00      	cmp	r3, #0
 8006512:	d012      	beq.n	800653a <HAL_UART_IRQHandler+0x18a>
 8006514:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006518:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800651c:	2b00      	cmp	r3, #0
 800651e:	d00c      	beq.n	800653a <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006528:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006530:	f043 0220 	orr.w	r2, r3, #32
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006540:	2b00      	cmp	r3, #0
 8006542:	f000 8212 	beq.w	800696a <HAL_UART_IRQHandler+0x5ba>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8006546:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800654a:	f003 0320 	and.w	r3, r3, #32
 800654e:	2b00      	cmp	r3, #0
 8006550:	d00d      	beq.n	800656e <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006552:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006556:	f003 0320 	and.w	r3, r3, #32
 800655a:	2b00      	cmp	r3, #0
 800655c:	d007      	beq.n	800656e <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006562:	2b00      	cmp	r3, #0
 8006564:	d003      	beq.n	800656e <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800656a:	6878      	ldr	r0, [r7, #4]
 800656c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006574:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	689b      	ldr	r3, [r3, #8]
 800657e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006582:	2b40      	cmp	r3, #64	; 0x40
 8006584:	d005      	beq.n	8006592 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006586:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800658a:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800658e:	2b00      	cmp	r3, #0
 8006590:	d04f      	beq.n	8006632 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006592:	6878      	ldr	r0, [r7, #4]
 8006594:	f000 fe37 	bl	8007206 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	689b      	ldr	r3, [r3, #8]
 800659e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80065a2:	2b40      	cmp	r3, #64	; 0x40
 80065a4:	d141      	bne.n	800662a <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	3308      	adds	r3, #8
 80065ac:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065b0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80065b4:	e853 3f00 	ldrex	r3, [r3]
 80065b8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80065bc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80065c0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80065c4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	3308      	adds	r3, #8
 80065ce:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80065d2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80065d6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065da:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80065de:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80065e2:	e841 2300 	strex	r3, r2, [r1]
 80065e6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80065ea:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d1d9      	bne.n	80065a6 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d013      	beq.n	8006622 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80065fe:	4a13      	ldr	r2, [pc, #76]	; (800664c <HAL_UART_IRQHandler+0x29c>)
 8006600:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006606:	4618      	mov	r0, r3
 8006608:	f7fc feb2 	bl	8003370 <HAL_DMA_Abort_IT>
 800660c:	4603      	mov	r3, r0
 800660e:	2b00      	cmp	r3, #0
 8006610:	d017      	beq.n	8006642 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006616:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006618:	687a      	ldr	r2, [r7, #4]
 800661a:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800661c:	4610      	mov	r0, r2
 800661e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006620:	e00f      	b.n	8006642 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006622:	6878      	ldr	r0, [r7, #4]
 8006624:	f000 f9b6 	bl	8006994 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006628:	e00b      	b.n	8006642 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800662a:	6878      	ldr	r0, [r7, #4]
 800662c:	f000 f9b2 	bl	8006994 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006630:	e007      	b.n	8006642 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006632:	6878      	ldr	r0, [r7, #4]
 8006634:	f000 f9ae 	bl	8006994 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	2200      	movs	r2, #0
 800663c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 8006640:	e193      	b.n	800696a <HAL_UART_IRQHandler+0x5ba>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006642:	bf00      	nop
    return;
 8006644:	e191      	b.n	800696a <HAL_UART_IRQHandler+0x5ba>
 8006646:	bf00      	nop
 8006648:	04000120 	.word	0x04000120
 800664c:	080072cf 	.word	0x080072cf

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006654:	2b01      	cmp	r3, #1
 8006656:	f040 814c 	bne.w	80068f2 <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800665a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800665e:	f003 0310 	and.w	r3, r3, #16
 8006662:	2b00      	cmp	r3, #0
 8006664:	f000 8145 	beq.w	80068f2 <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006668:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800666c:	f003 0310 	and.w	r3, r3, #16
 8006670:	2b00      	cmp	r3, #0
 8006672:	f000 813e 	beq.w	80068f2 <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	2210      	movs	r2, #16
 800667c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	689b      	ldr	r3, [r3, #8]
 8006684:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006688:	2b40      	cmp	r3, #64	; 0x40
 800668a:	f040 80b6 	bne.w	80067fa <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	685b      	ldr	r3, [r3, #4]
 8006696:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800669a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800669e:	2b00      	cmp	r3, #0
 80066a0:	f000 8165 	beq.w	800696e <HAL_UART_IRQHandler+0x5be>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80066aa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80066ae:	429a      	cmp	r2, r3
 80066b0:	f080 815d 	bcs.w	800696e <HAL_UART_IRQHandler+0x5be>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80066ba:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80066c2:	69db      	ldr	r3, [r3, #28]
 80066c4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80066c8:	f000 8086 	beq.w	80067d8 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066d4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80066d8:	e853 3f00 	ldrex	r3, [r3]
 80066dc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80066e0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80066e4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80066e8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	461a      	mov	r2, r3
 80066f2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80066f6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80066fa:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066fe:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8006702:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006706:	e841 2300 	strex	r3, r2, [r1]
 800670a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800670e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006712:	2b00      	cmp	r3, #0
 8006714:	d1da      	bne.n	80066cc <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	3308      	adds	r3, #8
 800671c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800671e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006720:	e853 3f00 	ldrex	r3, [r3]
 8006724:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8006726:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006728:	f023 0301 	bic.w	r3, r3, #1
 800672c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	3308      	adds	r3, #8
 8006736:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800673a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800673e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006740:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8006742:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8006746:	e841 2300 	strex	r3, r2, [r1]
 800674a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800674c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800674e:	2b00      	cmp	r3, #0
 8006750:	d1e1      	bne.n	8006716 <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	3308      	adds	r3, #8
 8006758:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800675a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800675c:	e853 3f00 	ldrex	r3, [r3]
 8006760:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8006762:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006764:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006768:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	3308      	adds	r3, #8
 8006772:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8006776:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006778:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800677a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800677c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800677e:	e841 2300 	strex	r3, r2, [r1]
 8006782:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8006784:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006786:	2b00      	cmp	r3, #0
 8006788:	d1e3      	bne.n	8006752 <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	2220      	movs	r2, #32
 800678e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	2200      	movs	r2, #0
 8006796:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800679e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80067a0:	e853 3f00 	ldrex	r3, [r3]
 80067a4:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80067a6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80067a8:	f023 0310 	bic.w	r3, r3, #16
 80067ac:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	461a      	mov	r2, r3
 80067b6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80067ba:	65bb      	str	r3, [r7, #88]	; 0x58
 80067bc:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067be:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80067c0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80067c2:	e841 2300 	strex	r3, r2, [r1]
 80067c6:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80067c8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d1e4      	bne.n	8006798 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80067d2:	4618      	mov	r0, r3
 80067d4:	f7fc fd5c 	bl	8003290 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	2202      	movs	r2, #2
 80067dc:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80067ea:	b29b      	uxth	r3, r3
 80067ec:	1ad3      	subs	r3, r2, r3
 80067ee:	b29b      	uxth	r3, r3
 80067f0:	4619      	mov	r1, r3
 80067f2:	6878      	ldr	r0, [r7, #4]
 80067f4:	f000 f8d8 	bl	80069a8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80067f8:	e0b9      	b.n	800696e <HAL_UART_IRQHandler+0x5be>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006806:	b29b      	uxth	r3, r3
 8006808:	1ad3      	subs	r3, r2, r3
 800680a:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006814:	b29b      	uxth	r3, r3
 8006816:	2b00      	cmp	r3, #0
 8006818:	f000 80ab 	beq.w	8006972 <HAL_UART_IRQHandler+0x5c2>
          && (nb_rx_data > 0U))
 800681c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006820:	2b00      	cmp	r3, #0
 8006822:	f000 80a6 	beq.w	8006972 <HAL_UART_IRQHandler+0x5c2>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800682c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800682e:	e853 3f00 	ldrex	r3, [r3]
 8006832:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006834:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006836:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800683a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	461a      	mov	r2, r3
 8006844:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8006848:	647b      	str	r3, [r7, #68]	; 0x44
 800684a:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800684c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800684e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006850:	e841 2300 	strex	r3, r2, [r1]
 8006854:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006856:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006858:	2b00      	cmp	r3, #0
 800685a:	d1e4      	bne.n	8006826 <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	3308      	adds	r3, #8
 8006862:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006864:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006866:	e853 3f00 	ldrex	r3, [r3]
 800686a:	623b      	str	r3, [r7, #32]
   return(result);
 800686c:	6a3b      	ldr	r3, [r7, #32]
 800686e:	f023 0301 	bic.w	r3, r3, #1
 8006872:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	3308      	adds	r3, #8
 800687c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8006880:	633a      	str	r2, [r7, #48]	; 0x30
 8006882:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006884:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006886:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006888:	e841 2300 	strex	r3, r2, [r1]
 800688c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800688e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006890:	2b00      	cmp	r3, #0
 8006892:	d1e3      	bne.n	800685c <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	2220      	movs	r2, #32
 8006898:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	2200      	movs	r2, #0
 80068a0:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	2200      	movs	r2, #0
 80068a6:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068ae:	693b      	ldr	r3, [r7, #16]
 80068b0:	e853 3f00 	ldrex	r3, [r3]
 80068b4:	60fb      	str	r3, [r7, #12]
   return(result);
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	f023 0310 	bic.w	r3, r3, #16
 80068bc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	461a      	mov	r2, r3
 80068c6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80068ca:	61fb      	str	r3, [r7, #28]
 80068cc:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068ce:	69b9      	ldr	r1, [r7, #24]
 80068d0:	69fa      	ldr	r2, [r7, #28]
 80068d2:	e841 2300 	strex	r3, r2, [r1]
 80068d6:	617b      	str	r3, [r7, #20]
   return(result);
 80068d8:	697b      	ldr	r3, [r7, #20]
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d1e4      	bne.n	80068a8 <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	2202      	movs	r2, #2
 80068e2:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80068e4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80068e8:	4619      	mov	r1, r3
 80068ea:	6878      	ldr	r0, [r7, #4]
 80068ec:	f000 f85c 	bl	80069a8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80068f0:	e03f      	b.n	8006972 <HAL_UART_IRQHandler+0x5c2>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80068f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80068f6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d00e      	beq.n	800691c <HAL_UART_IRQHandler+0x56c>
 80068fe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006902:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006906:	2b00      	cmp	r3, #0
 8006908:	d008      	beq.n	800691c <HAL_UART_IRQHandler+0x56c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8006912:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006914:	6878      	ldr	r0, [r7, #4]
 8006916:	f000 f853 	bl	80069c0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800691a:	e02d      	b.n	8006978 <HAL_UART_IRQHandler+0x5c8>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800691c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006920:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006924:	2b00      	cmp	r3, #0
 8006926:	d00e      	beq.n	8006946 <HAL_UART_IRQHandler+0x596>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8006928:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800692c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006930:	2b00      	cmp	r3, #0
 8006932:	d008      	beq.n	8006946 <HAL_UART_IRQHandler+0x596>
  {
    if (huart->TxISR != NULL)
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006938:	2b00      	cmp	r3, #0
 800693a:	d01c      	beq.n	8006976 <HAL_UART_IRQHandler+0x5c6>
    {
      huart->TxISR(huart);
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006940:	6878      	ldr	r0, [r7, #4]
 8006942:	4798      	blx	r3
    }
    return;
 8006944:	e017      	b.n	8006976 <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006946:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800694a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800694e:	2b00      	cmp	r3, #0
 8006950:	d012      	beq.n	8006978 <HAL_UART_IRQHandler+0x5c8>
 8006952:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006956:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800695a:	2b00      	cmp	r3, #0
 800695c:	d00c      	beq.n	8006978 <HAL_UART_IRQHandler+0x5c8>
  {
    UART_EndTransmit_IT(huart);
 800695e:	6878      	ldr	r0, [r7, #4]
 8006960:	f000 fccb 	bl	80072fa <UART_EndTransmit_IT>
    return;
 8006964:	e008      	b.n	8006978 <HAL_UART_IRQHandler+0x5c8>
      return;
 8006966:	bf00      	nop
 8006968:	e006      	b.n	8006978 <HAL_UART_IRQHandler+0x5c8>
    return;
 800696a:	bf00      	nop
 800696c:	e004      	b.n	8006978 <HAL_UART_IRQHandler+0x5c8>
      return;
 800696e:	bf00      	nop
 8006970:	e002      	b.n	8006978 <HAL_UART_IRQHandler+0x5c8>
      return;
 8006972:	bf00      	nop
 8006974:	e000      	b.n	8006978 <HAL_UART_IRQHandler+0x5c8>
    return;
 8006976:	bf00      	nop
  }

}
 8006978:	37e8      	adds	r7, #232	; 0xe8
 800697a:	46bd      	mov	sp, r7
 800697c:	bd80      	pop	{r7, pc}
 800697e:	bf00      	nop

08006980 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006980:	b480      	push	{r7}
 8006982:	b083      	sub	sp, #12
 8006984:	af00      	add	r7, sp, #0
 8006986:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006988:	bf00      	nop
 800698a:	370c      	adds	r7, #12
 800698c:	46bd      	mov	sp, r7
 800698e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006992:	4770      	bx	lr

08006994 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006994:	b480      	push	{r7}
 8006996:	b083      	sub	sp, #12
 8006998:	af00      	add	r7, sp, #0
 800699a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800699c:	bf00      	nop
 800699e:	370c      	adds	r7, #12
 80069a0:	46bd      	mov	sp, r7
 80069a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a6:	4770      	bx	lr

080069a8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80069a8:	b480      	push	{r7}
 80069aa:	b083      	sub	sp, #12
 80069ac:	af00      	add	r7, sp, #0
 80069ae:	6078      	str	r0, [r7, #4]
 80069b0:	460b      	mov	r3, r1
 80069b2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80069b4:	bf00      	nop
 80069b6:	370c      	adds	r7, #12
 80069b8:	46bd      	mov	sp, r7
 80069ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069be:	4770      	bx	lr

080069c0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80069c0:	b480      	push	{r7}
 80069c2:	b083      	sub	sp, #12
 80069c4:	af00      	add	r7, sp, #0
 80069c6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80069c8:	bf00      	nop
 80069ca:	370c      	adds	r7, #12
 80069cc:	46bd      	mov	sp, r7
 80069ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069d2:	4770      	bx	lr

080069d4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80069d4:	b580      	push	{r7, lr}
 80069d6:	b088      	sub	sp, #32
 80069d8:	af00      	add	r7, sp, #0
 80069da:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80069dc:	2300      	movs	r3, #0
 80069de:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	689a      	ldr	r2, [r3, #8]
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	691b      	ldr	r3, [r3, #16]
 80069e8:	431a      	orrs	r2, r3
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	695b      	ldr	r3, [r3, #20]
 80069ee:	431a      	orrs	r2, r3
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	69db      	ldr	r3, [r3, #28]
 80069f4:	4313      	orrs	r3, r2
 80069f6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	681a      	ldr	r2, [r3, #0]
 80069fe:	4ba6      	ldr	r3, [pc, #664]	; (8006c98 <UART_SetConfig+0x2c4>)
 8006a00:	4013      	ands	r3, r2
 8006a02:	687a      	ldr	r2, [r7, #4]
 8006a04:	6812      	ldr	r2, [r2, #0]
 8006a06:	6979      	ldr	r1, [r7, #20]
 8006a08:	430b      	orrs	r3, r1
 8006a0a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	685b      	ldr	r3, [r3, #4]
 8006a12:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	68da      	ldr	r2, [r3, #12]
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	430a      	orrs	r2, r1
 8006a20:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	699b      	ldr	r3, [r3, #24]
 8006a26:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	6a1b      	ldr	r3, [r3, #32]
 8006a2c:	697a      	ldr	r2, [r7, #20]
 8006a2e:	4313      	orrs	r3, r2
 8006a30:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	689b      	ldr	r3, [r3, #8]
 8006a38:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	697a      	ldr	r2, [r7, #20]
 8006a42:	430a      	orrs	r2, r1
 8006a44:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	4a94      	ldr	r2, [pc, #592]	; (8006c9c <UART_SetConfig+0x2c8>)
 8006a4c:	4293      	cmp	r3, r2
 8006a4e:	d120      	bne.n	8006a92 <UART_SetConfig+0xbe>
 8006a50:	4b93      	ldr	r3, [pc, #588]	; (8006ca0 <UART_SetConfig+0x2cc>)
 8006a52:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006a56:	f003 0303 	and.w	r3, r3, #3
 8006a5a:	2b03      	cmp	r3, #3
 8006a5c:	d816      	bhi.n	8006a8c <UART_SetConfig+0xb8>
 8006a5e:	a201      	add	r2, pc, #4	; (adr r2, 8006a64 <UART_SetConfig+0x90>)
 8006a60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a64:	08006a75 	.word	0x08006a75
 8006a68:	08006a81 	.word	0x08006a81
 8006a6c:	08006a7b 	.word	0x08006a7b
 8006a70:	08006a87 	.word	0x08006a87
 8006a74:	2301      	movs	r3, #1
 8006a76:	77fb      	strb	r3, [r7, #31]
 8006a78:	e150      	b.n	8006d1c <UART_SetConfig+0x348>
 8006a7a:	2302      	movs	r3, #2
 8006a7c:	77fb      	strb	r3, [r7, #31]
 8006a7e:	e14d      	b.n	8006d1c <UART_SetConfig+0x348>
 8006a80:	2304      	movs	r3, #4
 8006a82:	77fb      	strb	r3, [r7, #31]
 8006a84:	e14a      	b.n	8006d1c <UART_SetConfig+0x348>
 8006a86:	2308      	movs	r3, #8
 8006a88:	77fb      	strb	r3, [r7, #31]
 8006a8a:	e147      	b.n	8006d1c <UART_SetConfig+0x348>
 8006a8c:	2310      	movs	r3, #16
 8006a8e:	77fb      	strb	r3, [r7, #31]
 8006a90:	e144      	b.n	8006d1c <UART_SetConfig+0x348>
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	4a83      	ldr	r2, [pc, #524]	; (8006ca4 <UART_SetConfig+0x2d0>)
 8006a98:	4293      	cmp	r3, r2
 8006a9a:	d132      	bne.n	8006b02 <UART_SetConfig+0x12e>
 8006a9c:	4b80      	ldr	r3, [pc, #512]	; (8006ca0 <UART_SetConfig+0x2cc>)
 8006a9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006aa2:	f003 030c 	and.w	r3, r3, #12
 8006aa6:	2b0c      	cmp	r3, #12
 8006aa8:	d828      	bhi.n	8006afc <UART_SetConfig+0x128>
 8006aaa:	a201      	add	r2, pc, #4	; (adr r2, 8006ab0 <UART_SetConfig+0xdc>)
 8006aac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ab0:	08006ae5 	.word	0x08006ae5
 8006ab4:	08006afd 	.word	0x08006afd
 8006ab8:	08006afd 	.word	0x08006afd
 8006abc:	08006afd 	.word	0x08006afd
 8006ac0:	08006af1 	.word	0x08006af1
 8006ac4:	08006afd 	.word	0x08006afd
 8006ac8:	08006afd 	.word	0x08006afd
 8006acc:	08006afd 	.word	0x08006afd
 8006ad0:	08006aeb 	.word	0x08006aeb
 8006ad4:	08006afd 	.word	0x08006afd
 8006ad8:	08006afd 	.word	0x08006afd
 8006adc:	08006afd 	.word	0x08006afd
 8006ae0:	08006af7 	.word	0x08006af7
 8006ae4:	2300      	movs	r3, #0
 8006ae6:	77fb      	strb	r3, [r7, #31]
 8006ae8:	e118      	b.n	8006d1c <UART_SetConfig+0x348>
 8006aea:	2302      	movs	r3, #2
 8006aec:	77fb      	strb	r3, [r7, #31]
 8006aee:	e115      	b.n	8006d1c <UART_SetConfig+0x348>
 8006af0:	2304      	movs	r3, #4
 8006af2:	77fb      	strb	r3, [r7, #31]
 8006af4:	e112      	b.n	8006d1c <UART_SetConfig+0x348>
 8006af6:	2308      	movs	r3, #8
 8006af8:	77fb      	strb	r3, [r7, #31]
 8006afa:	e10f      	b.n	8006d1c <UART_SetConfig+0x348>
 8006afc:	2310      	movs	r3, #16
 8006afe:	77fb      	strb	r3, [r7, #31]
 8006b00:	e10c      	b.n	8006d1c <UART_SetConfig+0x348>
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	4a68      	ldr	r2, [pc, #416]	; (8006ca8 <UART_SetConfig+0x2d4>)
 8006b08:	4293      	cmp	r3, r2
 8006b0a:	d120      	bne.n	8006b4e <UART_SetConfig+0x17a>
 8006b0c:	4b64      	ldr	r3, [pc, #400]	; (8006ca0 <UART_SetConfig+0x2cc>)
 8006b0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006b12:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8006b16:	2b30      	cmp	r3, #48	; 0x30
 8006b18:	d013      	beq.n	8006b42 <UART_SetConfig+0x16e>
 8006b1a:	2b30      	cmp	r3, #48	; 0x30
 8006b1c:	d814      	bhi.n	8006b48 <UART_SetConfig+0x174>
 8006b1e:	2b20      	cmp	r3, #32
 8006b20:	d009      	beq.n	8006b36 <UART_SetConfig+0x162>
 8006b22:	2b20      	cmp	r3, #32
 8006b24:	d810      	bhi.n	8006b48 <UART_SetConfig+0x174>
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d002      	beq.n	8006b30 <UART_SetConfig+0x15c>
 8006b2a:	2b10      	cmp	r3, #16
 8006b2c:	d006      	beq.n	8006b3c <UART_SetConfig+0x168>
 8006b2e:	e00b      	b.n	8006b48 <UART_SetConfig+0x174>
 8006b30:	2300      	movs	r3, #0
 8006b32:	77fb      	strb	r3, [r7, #31]
 8006b34:	e0f2      	b.n	8006d1c <UART_SetConfig+0x348>
 8006b36:	2302      	movs	r3, #2
 8006b38:	77fb      	strb	r3, [r7, #31]
 8006b3a:	e0ef      	b.n	8006d1c <UART_SetConfig+0x348>
 8006b3c:	2304      	movs	r3, #4
 8006b3e:	77fb      	strb	r3, [r7, #31]
 8006b40:	e0ec      	b.n	8006d1c <UART_SetConfig+0x348>
 8006b42:	2308      	movs	r3, #8
 8006b44:	77fb      	strb	r3, [r7, #31]
 8006b46:	e0e9      	b.n	8006d1c <UART_SetConfig+0x348>
 8006b48:	2310      	movs	r3, #16
 8006b4a:	77fb      	strb	r3, [r7, #31]
 8006b4c:	e0e6      	b.n	8006d1c <UART_SetConfig+0x348>
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	4a56      	ldr	r2, [pc, #344]	; (8006cac <UART_SetConfig+0x2d8>)
 8006b54:	4293      	cmp	r3, r2
 8006b56:	d120      	bne.n	8006b9a <UART_SetConfig+0x1c6>
 8006b58:	4b51      	ldr	r3, [pc, #324]	; (8006ca0 <UART_SetConfig+0x2cc>)
 8006b5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006b5e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8006b62:	2bc0      	cmp	r3, #192	; 0xc0
 8006b64:	d013      	beq.n	8006b8e <UART_SetConfig+0x1ba>
 8006b66:	2bc0      	cmp	r3, #192	; 0xc0
 8006b68:	d814      	bhi.n	8006b94 <UART_SetConfig+0x1c0>
 8006b6a:	2b80      	cmp	r3, #128	; 0x80
 8006b6c:	d009      	beq.n	8006b82 <UART_SetConfig+0x1ae>
 8006b6e:	2b80      	cmp	r3, #128	; 0x80
 8006b70:	d810      	bhi.n	8006b94 <UART_SetConfig+0x1c0>
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d002      	beq.n	8006b7c <UART_SetConfig+0x1a8>
 8006b76:	2b40      	cmp	r3, #64	; 0x40
 8006b78:	d006      	beq.n	8006b88 <UART_SetConfig+0x1b4>
 8006b7a:	e00b      	b.n	8006b94 <UART_SetConfig+0x1c0>
 8006b7c:	2300      	movs	r3, #0
 8006b7e:	77fb      	strb	r3, [r7, #31]
 8006b80:	e0cc      	b.n	8006d1c <UART_SetConfig+0x348>
 8006b82:	2302      	movs	r3, #2
 8006b84:	77fb      	strb	r3, [r7, #31]
 8006b86:	e0c9      	b.n	8006d1c <UART_SetConfig+0x348>
 8006b88:	2304      	movs	r3, #4
 8006b8a:	77fb      	strb	r3, [r7, #31]
 8006b8c:	e0c6      	b.n	8006d1c <UART_SetConfig+0x348>
 8006b8e:	2308      	movs	r3, #8
 8006b90:	77fb      	strb	r3, [r7, #31]
 8006b92:	e0c3      	b.n	8006d1c <UART_SetConfig+0x348>
 8006b94:	2310      	movs	r3, #16
 8006b96:	77fb      	strb	r3, [r7, #31]
 8006b98:	e0c0      	b.n	8006d1c <UART_SetConfig+0x348>
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	4a44      	ldr	r2, [pc, #272]	; (8006cb0 <UART_SetConfig+0x2dc>)
 8006ba0:	4293      	cmp	r3, r2
 8006ba2:	d125      	bne.n	8006bf0 <UART_SetConfig+0x21c>
 8006ba4:	4b3e      	ldr	r3, [pc, #248]	; (8006ca0 <UART_SetConfig+0x2cc>)
 8006ba6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006baa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006bae:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006bb2:	d017      	beq.n	8006be4 <UART_SetConfig+0x210>
 8006bb4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006bb8:	d817      	bhi.n	8006bea <UART_SetConfig+0x216>
 8006bba:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006bbe:	d00b      	beq.n	8006bd8 <UART_SetConfig+0x204>
 8006bc0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006bc4:	d811      	bhi.n	8006bea <UART_SetConfig+0x216>
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d003      	beq.n	8006bd2 <UART_SetConfig+0x1fe>
 8006bca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006bce:	d006      	beq.n	8006bde <UART_SetConfig+0x20a>
 8006bd0:	e00b      	b.n	8006bea <UART_SetConfig+0x216>
 8006bd2:	2300      	movs	r3, #0
 8006bd4:	77fb      	strb	r3, [r7, #31]
 8006bd6:	e0a1      	b.n	8006d1c <UART_SetConfig+0x348>
 8006bd8:	2302      	movs	r3, #2
 8006bda:	77fb      	strb	r3, [r7, #31]
 8006bdc:	e09e      	b.n	8006d1c <UART_SetConfig+0x348>
 8006bde:	2304      	movs	r3, #4
 8006be0:	77fb      	strb	r3, [r7, #31]
 8006be2:	e09b      	b.n	8006d1c <UART_SetConfig+0x348>
 8006be4:	2308      	movs	r3, #8
 8006be6:	77fb      	strb	r3, [r7, #31]
 8006be8:	e098      	b.n	8006d1c <UART_SetConfig+0x348>
 8006bea:	2310      	movs	r3, #16
 8006bec:	77fb      	strb	r3, [r7, #31]
 8006bee:	e095      	b.n	8006d1c <UART_SetConfig+0x348>
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	4a2f      	ldr	r2, [pc, #188]	; (8006cb4 <UART_SetConfig+0x2e0>)
 8006bf6:	4293      	cmp	r3, r2
 8006bf8:	d125      	bne.n	8006c46 <UART_SetConfig+0x272>
 8006bfa:	4b29      	ldr	r3, [pc, #164]	; (8006ca0 <UART_SetConfig+0x2cc>)
 8006bfc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006c00:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006c04:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006c08:	d017      	beq.n	8006c3a <UART_SetConfig+0x266>
 8006c0a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006c0e:	d817      	bhi.n	8006c40 <UART_SetConfig+0x26c>
 8006c10:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006c14:	d00b      	beq.n	8006c2e <UART_SetConfig+0x25a>
 8006c16:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006c1a:	d811      	bhi.n	8006c40 <UART_SetConfig+0x26c>
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d003      	beq.n	8006c28 <UART_SetConfig+0x254>
 8006c20:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006c24:	d006      	beq.n	8006c34 <UART_SetConfig+0x260>
 8006c26:	e00b      	b.n	8006c40 <UART_SetConfig+0x26c>
 8006c28:	2301      	movs	r3, #1
 8006c2a:	77fb      	strb	r3, [r7, #31]
 8006c2c:	e076      	b.n	8006d1c <UART_SetConfig+0x348>
 8006c2e:	2302      	movs	r3, #2
 8006c30:	77fb      	strb	r3, [r7, #31]
 8006c32:	e073      	b.n	8006d1c <UART_SetConfig+0x348>
 8006c34:	2304      	movs	r3, #4
 8006c36:	77fb      	strb	r3, [r7, #31]
 8006c38:	e070      	b.n	8006d1c <UART_SetConfig+0x348>
 8006c3a:	2308      	movs	r3, #8
 8006c3c:	77fb      	strb	r3, [r7, #31]
 8006c3e:	e06d      	b.n	8006d1c <UART_SetConfig+0x348>
 8006c40:	2310      	movs	r3, #16
 8006c42:	77fb      	strb	r3, [r7, #31]
 8006c44:	e06a      	b.n	8006d1c <UART_SetConfig+0x348>
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	4a1b      	ldr	r2, [pc, #108]	; (8006cb8 <UART_SetConfig+0x2e4>)
 8006c4c:	4293      	cmp	r3, r2
 8006c4e:	d138      	bne.n	8006cc2 <UART_SetConfig+0x2ee>
 8006c50:	4b13      	ldr	r3, [pc, #76]	; (8006ca0 <UART_SetConfig+0x2cc>)
 8006c52:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006c56:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8006c5a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006c5e:	d017      	beq.n	8006c90 <UART_SetConfig+0x2bc>
 8006c60:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006c64:	d82a      	bhi.n	8006cbc <UART_SetConfig+0x2e8>
 8006c66:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006c6a:	d00b      	beq.n	8006c84 <UART_SetConfig+0x2b0>
 8006c6c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006c70:	d824      	bhi.n	8006cbc <UART_SetConfig+0x2e8>
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d003      	beq.n	8006c7e <UART_SetConfig+0x2aa>
 8006c76:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006c7a:	d006      	beq.n	8006c8a <UART_SetConfig+0x2b6>
 8006c7c:	e01e      	b.n	8006cbc <UART_SetConfig+0x2e8>
 8006c7e:	2300      	movs	r3, #0
 8006c80:	77fb      	strb	r3, [r7, #31]
 8006c82:	e04b      	b.n	8006d1c <UART_SetConfig+0x348>
 8006c84:	2302      	movs	r3, #2
 8006c86:	77fb      	strb	r3, [r7, #31]
 8006c88:	e048      	b.n	8006d1c <UART_SetConfig+0x348>
 8006c8a:	2304      	movs	r3, #4
 8006c8c:	77fb      	strb	r3, [r7, #31]
 8006c8e:	e045      	b.n	8006d1c <UART_SetConfig+0x348>
 8006c90:	2308      	movs	r3, #8
 8006c92:	77fb      	strb	r3, [r7, #31]
 8006c94:	e042      	b.n	8006d1c <UART_SetConfig+0x348>
 8006c96:	bf00      	nop
 8006c98:	efff69f3 	.word	0xefff69f3
 8006c9c:	40011000 	.word	0x40011000
 8006ca0:	40023800 	.word	0x40023800
 8006ca4:	40004400 	.word	0x40004400
 8006ca8:	40004800 	.word	0x40004800
 8006cac:	40004c00 	.word	0x40004c00
 8006cb0:	40005000 	.word	0x40005000
 8006cb4:	40011400 	.word	0x40011400
 8006cb8:	40007800 	.word	0x40007800
 8006cbc:	2310      	movs	r3, #16
 8006cbe:	77fb      	strb	r3, [r7, #31]
 8006cc0:	e02c      	b.n	8006d1c <UART_SetConfig+0x348>
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	4a72      	ldr	r2, [pc, #456]	; (8006e90 <UART_SetConfig+0x4bc>)
 8006cc8:	4293      	cmp	r3, r2
 8006cca:	d125      	bne.n	8006d18 <UART_SetConfig+0x344>
 8006ccc:	4b71      	ldr	r3, [pc, #452]	; (8006e94 <UART_SetConfig+0x4c0>)
 8006cce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006cd2:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8006cd6:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8006cda:	d017      	beq.n	8006d0c <UART_SetConfig+0x338>
 8006cdc:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8006ce0:	d817      	bhi.n	8006d12 <UART_SetConfig+0x33e>
 8006ce2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006ce6:	d00b      	beq.n	8006d00 <UART_SetConfig+0x32c>
 8006ce8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006cec:	d811      	bhi.n	8006d12 <UART_SetConfig+0x33e>
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d003      	beq.n	8006cfa <UART_SetConfig+0x326>
 8006cf2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006cf6:	d006      	beq.n	8006d06 <UART_SetConfig+0x332>
 8006cf8:	e00b      	b.n	8006d12 <UART_SetConfig+0x33e>
 8006cfa:	2300      	movs	r3, #0
 8006cfc:	77fb      	strb	r3, [r7, #31]
 8006cfe:	e00d      	b.n	8006d1c <UART_SetConfig+0x348>
 8006d00:	2302      	movs	r3, #2
 8006d02:	77fb      	strb	r3, [r7, #31]
 8006d04:	e00a      	b.n	8006d1c <UART_SetConfig+0x348>
 8006d06:	2304      	movs	r3, #4
 8006d08:	77fb      	strb	r3, [r7, #31]
 8006d0a:	e007      	b.n	8006d1c <UART_SetConfig+0x348>
 8006d0c:	2308      	movs	r3, #8
 8006d0e:	77fb      	strb	r3, [r7, #31]
 8006d10:	e004      	b.n	8006d1c <UART_SetConfig+0x348>
 8006d12:	2310      	movs	r3, #16
 8006d14:	77fb      	strb	r3, [r7, #31]
 8006d16:	e001      	b.n	8006d1c <UART_SetConfig+0x348>
 8006d18:	2310      	movs	r3, #16
 8006d1a:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	69db      	ldr	r3, [r3, #28]
 8006d20:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006d24:	d15b      	bne.n	8006dde <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8006d26:	7ffb      	ldrb	r3, [r7, #31]
 8006d28:	2b08      	cmp	r3, #8
 8006d2a:	d828      	bhi.n	8006d7e <UART_SetConfig+0x3aa>
 8006d2c:	a201      	add	r2, pc, #4	; (adr r2, 8006d34 <UART_SetConfig+0x360>)
 8006d2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d32:	bf00      	nop
 8006d34:	08006d59 	.word	0x08006d59
 8006d38:	08006d61 	.word	0x08006d61
 8006d3c:	08006d69 	.word	0x08006d69
 8006d40:	08006d7f 	.word	0x08006d7f
 8006d44:	08006d6f 	.word	0x08006d6f
 8006d48:	08006d7f 	.word	0x08006d7f
 8006d4c:	08006d7f 	.word	0x08006d7f
 8006d50:	08006d7f 	.word	0x08006d7f
 8006d54:	08006d77 	.word	0x08006d77
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006d58:	f7fd fcec 	bl	8004734 <HAL_RCC_GetPCLK1Freq>
 8006d5c:	61b8      	str	r0, [r7, #24]
        break;
 8006d5e:	e013      	b.n	8006d88 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006d60:	f7fd fcfc 	bl	800475c <HAL_RCC_GetPCLK2Freq>
 8006d64:	61b8      	str	r0, [r7, #24]
        break;
 8006d66:	e00f      	b.n	8006d88 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006d68:	4b4b      	ldr	r3, [pc, #300]	; (8006e98 <UART_SetConfig+0x4c4>)
 8006d6a:	61bb      	str	r3, [r7, #24]
        break;
 8006d6c:	e00c      	b.n	8006d88 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006d6e:	f7fd fbcf 	bl	8004510 <HAL_RCC_GetSysClockFreq>
 8006d72:	61b8      	str	r0, [r7, #24]
        break;
 8006d74:	e008      	b.n	8006d88 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006d76:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006d7a:	61bb      	str	r3, [r7, #24]
        break;
 8006d7c:	e004      	b.n	8006d88 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8006d7e:	2300      	movs	r3, #0
 8006d80:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006d82:	2301      	movs	r3, #1
 8006d84:	77bb      	strb	r3, [r7, #30]
        break;
 8006d86:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006d88:	69bb      	ldr	r3, [r7, #24]
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d074      	beq.n	8006e78 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006d8e:	69bb      	ldr	r3, [r7, #24]
 8006d90:	005a      	lsls	r2, r3, #1
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	685b      	ldr	r3, [r3, #4]
 8006d96:	085b      	lsrs	r3, r3, #1
 8006d98:	441a      	add	r2, r3
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	685b      	ldr	r3, [r3, #4]
 8006d9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006da2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006da4:	693b      	ldr	r3, [r7, #16]
 8006da6:	2b0f      	cmp	r3, #15
 8006da8:	d916      	bls.n	8006dd8 <UART_SetConfig+0x404>
 8006daa:	693b      	ldr	r3, [r7, #16]
 8006dac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006db0:	d212      	bcs.n	8006dd8 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006db2:	693b      	ldr	r3, [r7, #16]
 8006db4:	b29b      	uxth	r3, r3
 8006db6:	f023 030f 	bic.w	r3, r3, #15
 8006dba:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006dbc:	693b      	ldr	r3, [r7, #16]
 8006dbe:	085b      	lsrs	r3, r3, #1
 8006dc0:	b29b      	uxth	r3, r3
 8006dc2:	f003 0307 	and.w	r3, r3, #7
 8006dc6:	b29a      	uxth	r2, r3
 8006dc8:	89fb      	ldrh	r3, [r7, #14]
 8006dca:	4313      	orrs	r3, r2
 8006dcc:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	89fa      	ldrh	r2, [r7, #14]
 8006dd4:	60da      	str	r2, [r3, #12]
 8006dd6:	e04f      	b.n	8006e78 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8006dd8:	2301      	movs	r3, #1
 8006dda:	77bb      	strb	r3, [r7, #30]
 8006ddc:	e04c      	b.n	8006e78 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006dde:	7ffb      	ldrb	r3, [r7, #31]
 8006de0:	2b08      	cmp	r3, #8
 8006de2:	d828      	bhi.n	8006e36 <UART_SetConfig+0x462>
 8006de4:	a201      	add	r2, pc, #4	; (adr r2, 8006dec <UART_SetConfig+0x418>)
 8006de6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006dea:	bf00      	nop
 8006dec:	08006e11 	.word	0x08006e11
 8006df0:	08006e19 	.word	0x08006e19
 8006df4:	08006e21 	.word	0x08006e21
 8006df8:	08006e37 	.word	0x08006e37
 8006dfc:	08006e27 	.word	0x08006e27
 8006e00:	08006e37 	.word	0x08006e37
 8006e04:	08006e37 	.word	0x08006e37
 8006e08:	08006e37 	.word	0x08006e37
 8006e0c:	08006e2f 	.word	0x08006e2f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006e10:	f7fd fc90 	bl	8004734 <HAL_RCC_GetPCLK1Freq>
 8006e14:	61b8      	str	r0, [r7, #24]
        break;
 8006e16:	e013      	b.n	8006e40 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006e18:	f7fd fca0 	bl	800475c <HAL_RCC_GetPCLK2Freq>
 8006e1c:	61b8      	str	r0, [r7, #24]
        break;
 8006e1e:	e00f      	b.n	8006e40 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006e20:	4b1d      	ldr	r3, [pc, #116]	; (8006e98 <UART_SetConfig+0x4c4>)
 8006e22:	61bb      	str	r3, [r7, #24]
        break;
 8006e24:	e00c      	b.n	8006e40 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006e26:	f7fd fb73 	bl	8004510 <HAL_RCC_GetSysClockFreq>
 8006e2a:	61b8      	str	r0, [r7, #24]
        break;
 8006e2c:	e008      	b.n	8006e40 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006e2e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006e32:	61bb      	str	r3, [r7, #24]
        break;
 8006e34:	e004      	b.n	8006e40 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8006e36:	2300      	movs	r3, #0
 8006e38:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006e3a:	2301      	movs	r3, #1
 8006e3c:	77bb      	strb	r3, [r7, #30]
        break;
 8006e3e:	bf00      	nop
    }

    if (pclk != 0U)
 8006e40:	69bb      	ldr	r3, [r7, #24]
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d018      	beq.n	8006e78 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	685b      	ldr	r3, [r3, #4]
 8006e4a:	085a      	lsrs	r2, r3, #1
 8006e4c:	69bb      	ldr	r3, [r7, #24]
 8006e4e:	441a      	add	r2, r3
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	685b      	ldr	r3, [r3, #4]
 8006e54:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e58:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006e5a:	693b      	ldr	r3, [r7, #16]
 8006e5c:	2b0f      	cmp	r3, #15
 8006e5e:	d909      	bls.n	8006e74 <UART_SetConfig+0x4a0>
 8006e60:	693b      	ldr	r3, [r7, #16]
 8006e62:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006e66:	d205      	bcs.n	8006e74 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006e68:	693b      	ldr	r3, [r7, #16]
 8006e6a:	b29a      	uxth	r2, r3
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	60da      	str	r2, [r3, #12]
 8006e72:	e001      	b.n	8006e78 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8006e74:	2301      	movs	r3, #1
 8006e76:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	2200      	movs	r2, #0
 8006e7c:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	2200      	movs	r2, #0
 8006e82:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8006e84:	7fbb      	ldrb	r3, [r7, #30]
}
 8006e86:	4618      	mov	r0, r3
 8006e88:	3720      	adds	r7, #32
 8006e8a:	46bd      	mov	sp, r7
 8006e8c:	bd80      	pop	{r7, pc}
 8006e8e:	bf00      	nop
 8006e90:	40007c00 	.word	0x40007c00
 8006e94:	40023800 	.word	0x40023800
 8006e98:	00f42400 	.word	0x00f42400

08006e9c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006e9c:	b480      	push	{r7}
 8006e9e:	b083      	sub	sp, #12
 8006ea0:	af00      	add	r7, sp, #0
 8006ea2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ea8:	f003 0301 	and.w	r3, r3, #1
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d00a      	beq.n	8006ec6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	685b      	ldr	r3, [r3, #4]
 8006eb6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	430a      	orrs	r2, r1
 8006ec4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006eca:	f003 0302 	and.w	r3, r3, #2
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d00a      	beq.n	8006ee8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	685b      	ldr	r3, [r3, #4]
 8006ed8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	430a      	orrs	r2, r1
 8006ee6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006eec:	f003 0304 	and.w	r3, r3, #4
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d00a      	beq.n	8006f0a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	685b      	ldr	r3, [r3, #4]
 8006efa:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	430a      	orrs	r2, r1
 8006f08:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f0e:	f003 0308 	and.w	r3, r3, #8
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d00a      	beq.n	8006f2c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	685b      	ldr	r3, [r3, #4]
 8006f1c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	430a      	orrs	r2, r1
 8006f2a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f30:	f003 0310 	and.w	r3, r3, #16
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d00a      	beq.n	8006f4e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	689b      	ldr	r3, [r3, #8]
 8006f3e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	430a      	orrs	r2, r1
 8006f4c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f52:	f003 0320 	and.w	r3, r3, #32
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d00a      	beq.n	8006f70 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	689b      	ldr	r3, [r3, #8]
 8006f60:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	430a      	orrs	r2, r1
 8006f6e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	d01a      	beq.n	8006fb2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	685b      	ldr	r3, [r3, #4]
 8006f82:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	430a      	orrs	r2, r1
 8006f90:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f96:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006f9a:	d10a      	bne.n	8006fb2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	685b      	ldr	r3, [r3, #4]
 8006fa2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	430a      	orrs	r2, r1
 8006fb0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fb6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d00a      	beq.n	8006fd4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	685b      	ldr	r3, [r3, #4]
 8006fc4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	430a      	orrs	r2, r1
 8006fd2:	605a      	str	r2, [r3, #4]
  }
}
 8006fd4:	bf00      	nop
 8006fd6:	370c      	adds	r7, #12
 8006fd8:	46bd      	mov	sp, r7
 8006fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fde:	4770      	bx	lr

08006fe0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006fe0:	b580      	push	{r7, lr}
 8006fe2:	b086      	sub	sp, #24
 8006fe4:	af02      	add	r7, sp, #8
 8006fe6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	2200      	movs	r2, #0
 8006fec:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006ff0:	f7fb fe74 	bl	8002cdc <HAL_GetTick>
 8006ff4:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	f003 0308 	and.w	r3, r3, #8
 8007000:	2b08      	cmp	r3, #8
 8007002:	d10e      	bne.n	8007022 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007004:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007008:	9300      	str	r3, [sp, #0]
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	2200      	movs	r2, #0
 800700e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007012:	6878      	ldr	r0, [r7, #4]
 8007014:	f000 f831 	bl	800707a <UART_WaitOnFlagUntilTimeout>
 8007018:	4603      	mov	r3, r0
 800701a:	2b00      	cmp	r3, #0
 800701c:	d001      	beq.n	8007022 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800701e:	2303      	movs	r3, #3
 8007020:	e027      	b.n	8007072 <UART_CheckIdleState+0x92>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	f003 0304 	and.w	r3, r3, #4
 800702c:	2b04      	cmp	r3, #4
 800702e:	d10e      	bne.n	800704e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007030:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007034:	9300      	str	r3, [sp, #0]
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	2200      	movs	r2, #0
 800703a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800703e:	6878      	ldr	r0, [r7, #4]
 8007040:	f000 f81b 	bl	800707a <UART_WaitOnFlagUntilTimeout>
 8007044:	4603      	mov	r3, r0
 8007046:	2b00      	cmp	r3, #0
 8007048:	d001      	beq.n	800704e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800704a:	2303      	movs	r3, #3
 800704c:	e011      	b.n	8007072 <UART_CheckIdleState+0x92>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	2220      	movs	r2, #32
 8007052:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	2220      	movs	r2, #32
 8007058:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	2200      	movs	r2, #0
 8007060:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	2200      	movs	r2, #0
 8007066:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	2200      	movs	r2, #0
 800706c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8007070:	2300      	movs	r3, #0
}
 8007072:	4618      	mov	r0, r3
 8007074:	3710      	adds	r7, #16
 8007076:	46bd      	mov	sp, r7
 8007078:	bd80      	pop	{r7, pc}

0800707a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800707a:	b580      	push	{r7, lr}
 800707c:	b09c      	sub	sp, #112	; 0x70
 800707e:	af00      	add	r7, sp, #0
 8007080:	60f8      	str	r0, [r7, #12]
 8007082:	60b9      	str	r1, [r7, #8]
 8007084:	603b      	str	r3, [r7, #0]
 8007086:	4613      	mov	r3, r2
 8007088:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800708a:	e0a7      	b.n	80071dc <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800708c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800708e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007092:	f000 80a3 	beq.w	80071dc <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007096:	f7fb fe21 	bl	8002cdc <HAL_GetTick>
 800709a:	4602      	mov	r2, r0
 800709c:	683b      	ldr	r3, [r7, #0]
 800709e:	1ad3      	subs	r3, r2, r3
 80070a0:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80070a2:	429a      	cmp	r2, r3
 80070a4:	d302      	bcc.n	80070ac <UART_WaitOnFlagUntilTimeout+0x32>
 80070a6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d13f      	bne.n	800712c <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070b2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80070b4:	e853 3f00 	ldrex	r3, [r3]
 80070b8:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80070ba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80070bc:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80070c0:	667b      	str	r3, [r7, #100]	; 0x64
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	461a      	mov	r2, r3
 80070c8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80070ca:	65fb      	str	r3, [r7, #92]	; 0x5c
 80070cc:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070ce:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80070d0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80070d2:	e841 2300 	strex	r3, r2, [r1]
 80070d6:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80070d8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d1e6      	bne.n	80070ac <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	3308      	adds	r3, #8
 80070e4:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070e6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80070e8:	e853 3f00 	ldrex	r3, [r3]
 80070ec:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80070ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070f0:	f023 0301 	bic.w	r3, r3, #1
 80070f4:	663b      	str	r3, [r7, #96]	; 0x60
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	3308      	adds	r3, #8
 80070fc:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80070fe:	64ba      	str	r2, [r7, #72]	; 0x48
 8007100:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007102:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007104:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007106:	e841 2300 	strex	r3, r2, [r1]
 800710a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800710c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800710e:	2b00      	cmp	r3, #0
 8007110:	d1e5      	bne.n	80070de <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	2220      	movs	r2, #32
 8007116:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	2220      	movs	r2, #32
 800711c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	2200      	movs	r2, #0
 8007124:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 8007128:	2303      	movs	r3, #3
 800712a:	e068      	b.n	80071fe <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	f003 0304 	and.w	r3, r3, #4
 8007136:	2b00      	cmp	r3, #0
 8007138:	d050      	beq.n	80071dc <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	69db      	ldr	r3, [r3, #28]
 8007140:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007144:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007148:	d148      	bne.n	80071dc <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007152:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800715a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800715c:	e853 3f00 	ldrex	r3, [r3]
 8007160:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007162:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007164:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007168:	66fb      	str	r3, [r7, #108]	; 0x6c
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	461a      	mov	r2, r3
 8007170:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007172:	637b      	str	r3, [r7, #52]	; 0x34
 8007174:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007176:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007178:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800717a:	e841 2300 	strex	r3, r2, [r1]
 800717e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007180:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007182:	2b00      	cmp	r3, #0
 8007184:	d1e6      	bne.n	8007154 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	3308      	adds	r3, #8
 800718c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800718e:	697b      	ldr	r3, [r7, #20]
 8007190:	e853 3f00 	ldrex	r3, [r3]
 8007194:	613b      	str	r3, [r7, #16]
   return(result);
 8007196:	693b      	ldr	r3, [r7, #16]
 8007198:	f023 0301 	bic.w	r3, r3, #1
 800719c:	66bb      	str	r3, [r7, #104]	; 0x68
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	3308      	adds	r3, #8
 80071a4:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80071a6:	623a      	str	r2, [r7, #32]
 80071a8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071aa:	69f9      	ldr	r1, [r7, #28]
 80071ac:	6a3a      	ldr	r2, [r7, #32]
 80071ae:	e841 2300 	strex	r3, r2, [r1]
 80071b2:	61bb      	str	r3, [r7, #24]
   return(result);
 80071b4:	69bb      	ldr	r3, [r7, #24]
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d1e5      	bne.n	8007186 <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	2220      	movs	r2, #32
 80071be:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	2220      	movs	r2, #32
 80071c4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	2220      	movs	r2, #32
 80071cc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	2200      	movs	r2, #0
 80071d4:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 80071d8:	2303      	movs	r3, #3
 80071da:	e010      	b.n	80071fe <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	69da      	ldr	r2, [r3, #28]
 80071e2:	68bb      	ldr	r3, [r7, #8]
 80071e4:	4013      	ands	r3, r2
 80071e6:	68ba      	ldr	r2, [r7, #8]
 80071e8:	429a      	cmp	r2, r3
 80071ea:	bf0c      	ite	eq
 80071ec:	2301      	moveq	r3, #1
 80071ee:	2300      	movne	r3, #0
 80071f0:	b2db      	uxtb	r3, r3
 80071f2:	461a      	mov	r2, r3
 80071f4:	79fb      	ldrb	r3, [r7, #7]
 80071f6:	429a      	cmp	r2, r3
 80071f8:	f43f af48 	beq.w	800708c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80071fc:	2300      	movs	r3, #0
}
 80071fe:	4618      	mov	r0, r3
 8007200:	3770      	adds	r7, #112	; 0x70
 8007202:	46bd      	mov	sp, r7
 8007204:	bd80      	pop	{r7, pc}

08007206 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007206:	b480      	push	{r7}
 8007208:	b095      	sub	sp, #84	; 0x54
 800720a:	af00      	add	r7, sp, #0
 800720c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007214:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007216:	e853 3f00 	ldrex	r3, [r3]
 800721a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800721c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800721e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007222:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	461a      	mov	r2, r3
 800722a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800722c:	643b      	str	r3, [r7, #64]	; 0x40
 800722e:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007230:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007232:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007234:	e841 2300 	strex	r3, r2, [r1]
 8007238:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800723a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800723c:	2b00      	cmp	r3, #0
 800723e:	d1e6      	bne.n	800720e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	3308      	adds	r3, #8
 8007246:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007248:	6a3b      	ldr	r3, [r7, #32]
 800724a:	e853 3f00 	ldrex	r3, [r3]
 800724e:	61fb      	str	r3, [r7, #28]
   return(result);
 8007250:	69fb      	ldr	r3, [r7, #28]
 8007252:	f023 0301 	bic.w	r3, r3, #1
 8007256:	64bb      	str	r3, [r7, #72]	; 0x48
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	3308      	adds	r3, #8
 800725e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007260:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007262:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007264:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007266:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007268:	e841 2300 	strex	r3, r2, [r1]
 800726c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800726e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007270:	2b00      	cmp	r3, #0
 8007272:	d1e5      	bne.n	8007240 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007278:	2b01      	cmp	r3, #1
 800727a:	d118      	bne.n	80072ae <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	e853 3f00 	ldrex	r3, [r3]
 8007288:	60bb      	str	r3, [r7, #8]
   return(result);
 800728a:	68bb      	ldr	r3, [r7, #8]
 800728c:	f023 0310 	bic.w	r3, r3, #16
 8007290:	647b      	str	r3, [r7, #68]	; 0x44
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	461a      	mov	r2, r3
 8007298:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800729a:	61bb      	str	r3, [r7, #24]
 800729c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800729e:	6979      	ldr	r1, [r7, #20]
 80072a0:	69ba      	ldr	r2, [r7, #24]
 80072a2:	e841 2300 	strex	r3, r2, [r1]
 80072a6:	613b      	str	r3, [r7, #16]
   return(result);
 80072a8:	693b      	ldr	r3, [r7, #16]
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d1e6      	bne.n	800727c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	2220      	movs	r2, #32
 80072b2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	2200      	movs	r2, #0
 80072ba:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	2200      	movs	r2, #0
 80072c0:	669a      	str	r2, [r3, #104]	; 0x68
}
 80072c2:	bf00      	nop
 80072c4:	3754      	adds	r7, #84	; 0x54
 80072c6:	46bd      	mov	sp, r7
 80072c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072cc:	4770      	bx	lr

080072ce <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80072ce:	b580      	push	{r7, lr}
 80072d0:	b084      	sub	sp, #16
 80072d2:	af00      	add	r7, sp, #0
 80072d4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072da:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	2200      	movs	r2, #0
 80072e0:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	2200      	movs	r2, #0
 80072e8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80072ec:	68f8      	ldr	r0, [r7, #12]
 80072ee:	f7ff fb51 	bl	8006994 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80072f2:	bf00      	nop
 80072f4:	3710      	adds	r7, #16
 80072f6:	46bd      	mov	sp, r7
 80072f8:	bd80      	pop	{r7, pc}

080072fa <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80072fa:	b580      	push	{r7, lr}
 80072fc:	b088      	sub	sp, #32
 80072fe:	af00      	add	r7, sp, #0
 8007300:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	e853 3f00 	ldrex	r3, [r3]
 800730e:	60bb      	str	r3, [r7, #8]
   return(result);
 8007310:	68bb      	ldr	r3, [r7, #8]
 8007312:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007316:	61fb      	str	r3, [r7, #28]
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	461a      	mov	r2, r3
 800731e:	69fb      	ldr	r3, [r7, #28]
 8007320:	61bb      	str	r3, [r7, #24]
 8007322:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007324:	6979      	ldr	r1, [r7, #20]
 8007326:	69ba      	ldr	r2, [r7, #24]
 8007328:	e841 2300 	strex	r3, r2, [r1]
 800732c:	613b      	str	r3, [r7, #16]
   return(result);
 800732e:	693b      	ldr	r3, [r7, #16]
 8007330:	2b00      	cmp	r3, #0
 8007332:	d1e6      	bne.n	8007302 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	2220      	movs	r2, #32
 8007338:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	2200      	movs	r2, #0
 800733e:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007340:	6878      	ldr	r0, [r7, #4]
 8007342:	f7ff fb1d 	bl	8006980 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007346:	bf00      	nop
 8007348:	3720      	adds	r7, #32
 800734a:	46bd      	mov	sp, r7
 800734c:	bd80      	pop	{r7, pc}
	...

08007350 <network_configure_activations>:


AI_DECLARE_STATIC
ai_bool network_configure_activations(
  ai_network* net_ctx, const ai_buffer* activation_buffer)
{
 8007350:	b480      	push	{r7}
 8007352:	b085      	sub	sp, #20
 8007354:	af00      	add	r7, sp, #0
 8007356:	6078      	str	r0, [r7, #4]
 8007358:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx &&  activation_buffer && activation_buffer->data)

  ai_ptr activations = AI_PTR(AI_PTR_ALIGN(activation_buffer->data, 4));
 800735a:	683b      	ldr	r3, [r7, #0]
 800735c:	691b      	ldr	r3, [r3, #16]
 800735e:	3303      	adds	r3, #3
 8007360:	f023 0303 	bic.w	r3, r3, #3
 8007364:	60fb      	str	r3, [r7, #12]
  AI_ASSERT(activations)
  AI_UNUSED(net_ctx)

  {
    /* Updating activations (byte) offsets */
    conv2d_1_scratch2_array.data = AI_PTR(activations + 19348);
 8007366:	68fa      	ldr	r2, [r7, #12]
 8007368:	f644 3394 	movw	r3, #19348	; 0x4b94
 800736c:	4413      	add	r3, r2
 800736e:	4a2c      	ldr	r2, [pc, #176]	; (8007420 <network_configure_activations+0xd0>)
 8007370:	6093      	str	r3, [r2, #8]
    conv2d_1_scratch2_array.data_start = AI_PTR(activations + 19348);
 8007372:	68fa      	ldr	r2, [r7, #12]
 8007374:	f644 3394 	movw	r3, #19348	; 0x4b94
 8007378:	4413      	add	r3, r2
 800737a:	4a29      	ldr	r2, [pc, #164]	; (8007420 <network_configure_activations+0xd0>)
 800737c:	60d3      	str	r3, [r2, #12]
    conv2d_1_scratch1_array.data = AI_PTR(activations + 19348);
 800737e:	68fa      	ldr	r2, [r7, #12]
 8007380:	f644 3394 	movw	r3, #19348	; 0x4b94
 8007384:	4413      	add	r3, r2
 8007386:	4a27      	ldr	r2, [pc, #156]	; (8007424 <network_configure_activations+0xd4>)
 8007388:	6093      	str	r3, [r2, #8]
    conv2d_1_scratch1_array.data_start = AI_PTR(activations + 19348);
 800738a:	68fa      	ldr	r2, [r7, #12]
 800738c:	f644 3394 	movw	r3, #19348	; 0x4b94
 8007390:	4413      	add	r3, r2
 8007392:	4a24      	ldr	r2, [pc, #144]	; (8007424 <network_configure_activations+0xd4>)
 8007394:	60d3      	str	r3, [r2, #12]
    conv2d_1_scratch0_array.data = AI_PTR(activations + 19200);
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	f503 4396 	add.w	r3, r3, #19200	; 0x4b00
 800739c:	4a22      	ldr	r2, [pc, #136]	; (8007428 <network_configure_activations+0xd8>)
 800739e:	6093      	str	r3, [r2, #8]
    conv2d_1_scratch0_array.data_start = AI_PTR(activations + 19200);
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	f503 4396 	add.w	r3, r3, #19200	; 0x4b00
 80073a6:	4a20      	ldr	r2, [pc, #128]	; (8007428 <network_configure_activations+0xd8>)
 80073a8:	60d3      	str	r3, [r2, #12]
    serving_default_input_20_output_array.data = AI_PTR(NULL);
 80073aa:	4b20      	ldr	r3, [pc, #128]	; (800742c <network_configure_activations+0xdc>)
 80073ac:	2200      	movs	r2, #0
 80073ae:	609a      	str	r2, [r3, #8]
    serving_default_input_20_output_array.data_start = AI_PTR(NULL);
 80073b0:	4b1e      	ldr	r3, [pc, #120]	; (800742c <network_configure_activations+0xdc>)
 80073b2:	2200      	movs	r2, #0
 80073b4:	60da      	str	r2, [r3, #12]
    conversion_0_output_array.data = AI_PTR(activations + 0);
 80073b6:	4a1e      	ldr	r2, [pc, #120]	; (8007430 <network_configure_activations+0xe0>)
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	6093      	str	r3, [r2, #8]
    conversion_0_output_array.data_start = AI_PTR(activations + 0);
 80073bc:	4a1c      	ldr	r2, [pc, #112]	; (8007430 <network_configure_activations+0xe0>)
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	60d3      	str	r3, [r2, #12]
    conv2d_1_output_array.data = AI_PTR(activations + 57748);
 80073c2:	68fa      	ldr	r2, [r7, #12]
 80073c4:	f24e 1394 	movw	r3, #57748	; 0xe194
 80073c8:	4413      	add	r3, r2
 80073ca:	4a1a      	ldr	r2, [pc, #104]	; (8007434 <network_configure_activations+0xe4>)
 80073cc:	6093      	str	r3, [r2, #8]
    conv2d_1_output_array.data_start = AI_PTR(activations + 57748);
 80073ce:	68fa      	ldr	r2, [r7, #12]
 80073d0:	f24e 1394 	movw	r3, #57748	; 0xe194
 80073d4:	4413      	add	r3, r2
 80073d6:	4a17      	ldr	r2, [pc, #92]	; (8007434 <network_configure_activations+0xe4>)
 80073d8:	60d3      	str	r3, [r2, #12]
    dense_3_output_array.data = AI_PTR(activations + 0);
 80073da:	4a17      	ldr	r2, [pc, #92]	; (8007438 <network_configure_activations+0xe8>)
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	6093      	str	r3, [r2, #8]
    dense_3_output_array.data_start = AI_PTR(activations + 0);
 80073e0:	4a15      	ldr	r2, [pc, #84]	; (8007438 <network_configure_activations+0xe8>)
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	60d3      	str	r3, [r2, #12]
    dense_3_fmt_output_array.data = AI_PTR(activations + 4);
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	3304      	adds	r3, #4
 80073ea:	4a14      	ldr	r2, [pc, #80]	; (800743c <network_configure_activations+0xec>)
 80073ec:	6093      	str	r3, [r2, #8]
    dense_3_fmt_output_array.data_start = AI_PTR(activations + 4);
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	3304      	adds	r3, #4
 80073f2:	4a12      	ldr	r2, [pc, #72]	; (800743c <network_configure_activations+0xec>)
 80073f4:	60d3      	str	r3, [r2, #12]
    nl_4_output_array.data = AI_PTR(activations + 12);
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	330c      	adds	r3, #12
 80073fa:	4a11      	ldr	r2, [pc, #68]	; (8007440 <network_configure_activations+0xf0>)
 80073fc:	6093      	str	r3, [r2, #8]
    nl_4_output_array.data_start = AI_PTR(activations + 12);
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	330c      	adds	r3, #12
 8007402:	4a0f      	ldr	r2, [pc, #60]	; (8007440 <network_configure_activations+0xf0>)
 8007404:	60d3      	str	r3, [r2, #12]
    nl_4_fmt_output_array.data = AI_PTR(NULL);
 8007406:	4b0f      	ldr	r3, [pc, #60]	; (8007444 <network_configure_activations+0xf4>)
 8007408:	2200      	movs	r2, #0
 800740a:	609a      	str	r2, [r3, #8]
    nl_4_fmt_output_array.data_start = AI_PTR(NULL);
 800740c:	4b0d      	ldr	r3, [pc, #52]	; (8007444 <network_configure_activations+0xf4>)
 800740e:	2200      	movs	r2, #0
 8007410:	60da      	str	r2, [r3, #12]
    
  }
  return true;
 8007412:	2301      	movs	r3, #1
}
 8007414:	4618      	mov	r0, r3
 8007416:	3714      	adds	r7, #20
 8007418:	46bd      	mov	sp, r7
 800741a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800741e:	4770      	bx	lr
 8007420:	2000052c 	.word	0x2000052c
 8007424:	2000053c 	.word	0x2000053c
 8007428:	2000054c 	.word	0x2000054c
 800742c:	2000059c 	.word	0x2000059c
 8007430:	200005ac 	.word	0x200005ac
 8007434:	200005bc 	.word	0x200005bc
 8007438:	200005cc 	.word	0x200005cc
 800743c:	200005dc 	.word	0x200005dc
 8007440:	200005ec 	.word	0x200005ec
 8007444:	200005fc 	.word	0x200005fc

08007448 <network_configure_weights>:


AI_DECLARE_STATIC
ai_bool network_configure_weights(
  ai_network* net_ctx, const ai_buffer* weights_buffer)
{
 8007448:	b480      	push	{r7}
 800744a:	b085      	sub	sp, #20
 800744c:	af00      	add	r7, sp, #0
 800744e:	6078      	str	r0, [r7, #4]
 8007450:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx &&  weights_buffer && weights_buffer->data)

  ai_ptr weights = AI_PTR(weights_buffer->data);
 8007452:	683b      	ldr	r3, [r7, #0]
 8007454:	691b      	ldr	r3, [r3, #16]
 8007456:	60fb      	str	r3, [r7, #12]
  AI_UNUSED(net_ctx)

  {
    /* Updating weights (byte) offsets */
    
    dense_3_bias_array.format |= AI_FMT_FLAG_CONST;
 8007458:	4b1e      	ldr	r3, [pc, #120]	; (80074d4 <network_configure_weights+0x8c>)
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007460:	4a1c      	ldr	r2, [pc, #112]	; (80074d4 <network_configure_weights+0x8c>)
 8007462:	6013      	str	r3, [r2, #0]
    dense_3_bias_array.data = AI_PTR(weights + 120);
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	3378      	adds	r3, #120	; 0x78
 8007468:	4a1a      	ldr	r2, [pc, #104]	; (80074d4 <network_configure_weights+0x8c>)
 800746a:	6093      	str	r3, [r2, #8]
    dense_3_bias_array.data_start = AI_PTR(weights + 120);
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	3378      	adds	r3, #120	; 0x78
 8007470:	4a18      	ldr	r2, [pc, #96]	; (80074d4 <network_configure_weights+0x8c>)
 8007472:	60d3      	str	r3, [r2, #12]
    dense_3_weights_array.format |= AI_FMT_FLAG_CONST;
 8007474:	4b18      	ldr	r3, [pc, #96]	; (80074d8 <network_configure_weights+0x90>)
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800747c:	4a16      	ldr	r2, [pc, #88]	; (80074d8 <network_configure_weights+0x90>)
 800747e:	6013      	str	r3, [r2, #0]
    dense_3_weights_array.data = AI_PTR(weights + 104);
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	3368      	adds	r3, #104	; 0x68
 8007484:	4a14      	ldr	r2, [pc, #80]	; (80074d8 <network_configure_weights+0x90>)
 8007486:	6093      	str	r3, [r2, #8]
    dense_3_weights_array.data_start = AI_PTR(weights + 104);
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	3368      	adds	r3, #104	; 0x68
 800748c:	4a12      	ldr	r2, [pc, #72]	; (80074d8 <network_configure_weights+0x90>)
 800748e:	60d3      	str	r3, [r2, #12]
    conv2d_1_bias_array.format |= AI_FMT_FLAG_CONST;
 8007490:	4b12      	ldr	r3, [pc, #72]	; (80074dc <network_configure_weights+0x94>)
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007498:	4a10      	ldr	r2, [pc, #64]	; (80074dc <network_configure_weights+0x94>)
 800749a:	6013      	str	r3, [r2, #0]
    conv2d_1_bias_array.data = AI_PTR(weights + 72);
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	3348      	adds	r3, #72	; 0x48
 80074a0:	4a0e      	ldr	r2, [pc, #56]	; (80074dc <network_configure_weights+0x94>)
 80074a2:	6093      	str	r3, [r2, #8]
    conv2d_1_bias_array.data_start = AI_PTR(weights + 72);
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	3348      	adds	r3, #72	; 0x48
 80074a8:	4a0c      	ldr	r2, [pc, #48]	; (80074dc <network_configure_weights+0x94>)
 80074aa:	60d3      	str	r3, [r2, #12]
    conv2d_1_weights_array.format |= AI_FMT_FLAG_CONST;
 80074ac:	4b0c      	ldr	r3, [pc, #48]	; (80074e0 <network_configure_weights+0x98>)
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80074b4:	4a0a      	ldr	r2, [pc, #40]	; (80074e0 <network_configure_weights+0x98>)
 80074b6:	6013      	str	r3, [r2, #0]
    conv2d_1_weights_array.data = AI_PTR(weights + 0);
 80074b8:	4a09      	ldr	r2, [pc, #36]	; (80074e0 <network_configure_weights+0x98>)
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	6093      	str	r3, [r2, #8]
    conv2d_1_weights_array.data_start = AI_PTR(weights + 0);
 80074be:	4a08      	ldr	r2, [pc, #32]	; (80074e0 <network_configure_weights+0x98>)
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	60d3      	str	r3, [r2, #12]
  }

  return true;
 80074c4:	2301      	movs	r3, #1
}
 80074c6:	4618      	mov	r0, r3
 80074c8:	3714      	adds	r7, #20
 80074ca:	46bd      	mov	sp, r7
 80074cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074d0:	4770      	bx	lr
 80074d2:	bf00      	nop
 80074d4:	2000055c 	.word	0x2000055c
 80074d8:	2000056c 	.word	0x2000056c
 80074dc:	2000057c 	.word	0x2000057c
 80074e0:	2000058c 	.word	0x2000058c

080074e4 <ai_network_get_error>:
  return false;
}

AI_API_ENTRY
ai_error ai_network_get_error(ai_handle network)
{
 80074e4:	b580      	push	{r7, lr}
 80074e6:	b082      	sub	sp, #8
 80074e8:	af00      	add	r7, sp, #0
 80074ea:	6078      	str	r0, [r7, #4]
  return ai_platform_network_get_error(network);
 80074ec:	6878      	ldr	r0, [r7, #4]
 80074ee:	f000 f98d 	bl	800780c <ai_platform_network_get_error>
 80074f2:	4603      	mov	r3, r0
}
 80074f4:	4618      	mov	r0, r3
 80074f6:	3708      	adds	r7, #8
 80074f8:	46bd      	mov	sp, r7
 80074fa:	bd80      	pop	{r7, pc}

080074fc <ai_network_create>:

AI_API_ENTRY
ai_error ai_network_create(
  ai_handle* network, const ai_buffer* network_config)
{
 80074fc:	b580      	push	{r7, lr}
 80074fe:	b084      	sub	sp, #16
 8007500:	af02      	add	r7, sp, #8
 8007502:	6078      	str	r0, [r7, #4]
 8007504:	6039      	str	r1, [r7, #0]
  return ai_platform_network_create(
 8007506:	2300      	movs	r3, #0
 8007508:	9301      	str	r3, [sp, #4]
 800750a:	2303      	movs	r3, #3
 800750c:	9300      	str	r3, [sp, #0]
 800750e:	2301      	movs	r3, #1
 8007510:	4a04      	ldr	r2, [pc, #16]	; (8007524 <ai_network_create+0x28>)
 8007512:	6839      	ldr	r1, [r7, #0]
 8007514:	6878      	ldr	r0, [r7, #4]
 8007516:	f000 fa07 	bl	8007928 <ai_platform_network_create>
 800751a:	4603      	mov	r3, r0
    network, network_config, 
    &AI_NET_OBJ_INSTANCE,
    AI_TOOLS_API_VERSION_MAJOR, AI_TOOLS_API_VERSION_MINOR, AI_TOOLS_API_VERSION_MICRO);
}
 800751c:	4618      	mov	r0, r3
 800751e:	3708      	adds	r7, #8
 8007520:	46bd      	mov	sp, r7
 8007522:	bd80      	pop	{r7, pc}
 8007524:	200004cc 	.word	0x200004cc

08007528 <ai_network_init>:
}

AI_API_ENTRY
ai_bool ai_network_init(
  ai_handle network, const ai_network_params* params)
{
 8007528:	b580      	push	{r7, lr}
 800752a:	b084      	sub	sp, #16
 800752c:	af00      	add	r7, sp, #0
 800752e:	6078      	str	r0, [r7, #4]
 8007530:	6039      	str	r1, [r7, #0]
  ai_network* net_ctx = ai_platform_network_init(network, params);
 8007532:	6839      	ldr	r1, [r7, #0]
 8007534:	6878      	ldr	r0, [r7, #4]
 8007536:	f000 fa7b 	bl	8007a30 <ai_platform_network_init>
 800753a:	60f8      	str	r0, [r7, #12]
  if ( !net_ctx ) return false;
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	2b00      	cmp	r3, #0
 8007540:	d101      	bne.n	8007546 <ai_network_init+0x1e>
 8007542:	2300      	movs	r3, #0
 8007544:	e02b      	b.n	800759e <ai_network_init+0x76>

  ai_bool ok = true;
 8007546:	2301      	movs	r3, #1
 8007548:	72fb      	strb	r3, [r7, #11]
  ok &= network_configure_weights(net_ctx, &params->params);
 800754a:	683b      	ldr	r3, [r7, #0]
 800754c:	4619      	mov	r1, r3
 800754e:	68f8      	ldr	r0, [r7, #12]
 8007550:	f7ff ff7a 	bl	8007448 <network_configure_weights>
 8007554:	4603      	mov	r3, r0
 8007556:	461a      	mov	r2, r3
 8007558:	7afb      	ldrb	r3, [r7, #11]
 800755a:	4013      	ands	r3, r2
 800755c:	2b00      	cmp	r3, #0
 800755e:	bf14      	ite	ne
 8007560:	2301      	movne	r3, #1
 8007562:	2300      	moveq	r3, #0
 8007564:	72fb      	strb	r3, [r7, #11]
  ok &= network_configure_activations(net_ctx, &params->activations);
 8007566:	683b      	ldr	r3, [r7, #0]
 8007568:	3318      	adds	r3, #24
 800756a:	4619      	mov	r1, r3
 800756c:	68f8      	ldr	r0, [r7, #12]
 800756e:	f7ff feef 	bl	8007350 <network_configure_activations>
 8007572:	4603      	mov	r3, r0
 8007574:	461a      	mov	r2, r3
 8007576:	7afb      	ldrb	r3, [r7, #11]
 8007578:	4013      	ands	r3, r2
 800757a:	2b00      	cmp	r3, #0
 800757c:	bf14      	ite	ne
 800757e:	2301      	movne	r3, #1
 8007580:	2300      	moveq	r3, #0
 8007582:	72fb      	strb	r3, [r7, #11]

  ok &= ai_platform_network_post_init(network);
 8007584:	6878      	ldr	r0, [r7, #4]
 8007586:	f000 fb3b 	bl	8007c00 <ai_platform_network_post_init>
 800758a:	4603      	mov	r3, r0
 800758c:	461a      	mov	r2, r3
 800758e:	7afb      	ldrb	r3, [r7, #11]
 8007590:	4013      	ands	r3, r2
 8007592:	2b00      	cmp	r3, #0
 8007594:	bf14      	ite	ne
 8007596:	2301      	movne	r3, #1
 8007598:	2300      	moveq	r3, #0
 800759a:	72fb      	strb	r3, [r7, #11]

  return ok;
 800759c:	7afb      	ldrb	r3, [r7, #11]
}
 800759e:	4618      	mov	r0, r3
 80075a0:	3710      	adds	r7, #16
 80075a2:	46bd      	mov	sp, r7
 80075a4:	bd80      	pop	{r7, pc}
	...

080075a8 <ai_network_data_weights_get>:
#include "network_data.h"

ai_handle ai_network_data_weights_get(void)
{
 80075a8:	b480      	push	{r7}
 80075aa:	af00      	add	r7, sp, #0
    0x88, 0x7c, 0x00, 0x00, 0x2c, 0x1c, 0x94, 0x81, 0x5f, 0x1a,
    0x9a, 0x8d, 0xc3, 0x1a, 0x49, 0x6e, 0xea, 0x8b, 0x51,
    0x63, 0x7a, 0xf8, 0xff, 0xff, 0x86, 0x07, 0x00, 0x00
  };

  return AI_HANDLE_PTR(s_network_weights);
 80075ac:	4b02      	ldr	r3, [pc, #8]	; (80075b8 <ai_network_data_weights_get+0x10>)

}
 80075ae:	4618      	mov	r0, r3
 80075b0:	46bd      	mov	sp, r7
 80075b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075b6:	4770      	bx	lr
 80075b8:	08010d94 	.word	0x08010d94

080075bc <sine_model_configure_activations>:


AI_DECLARE_STATIC
ai_bool sine_model_configure_activations(
  ai_network* net_ctx, const ai_buffer* activation_buffer)
{
 80075bc:	b480      	push	{r7}
 80075be:	b085      	sub	sp, #20
 80075c0:	af00      	add	r7, sp, #0
 80075c2:	6078      	str	r0, [r7, #4]
 80075c4:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx &&  activation_buffer && activation_buffer->data)

  ai_ptr activations = AI_PTR(AI_PTR_ALIGN(activation_buffer->data, 4));
 80075c6:	683b      	ldr	r3, [r7, #0]
 80075c8:	691b      	ldr	r3, [r3, #16]
 80075ca:	3303      	adds	r3, #3
 80075cc:	f023 0303 	bic.w	r3, r3, #3
 80075d0:	60fb      	str	r3, [r7, #12]
  AI_ASSERT(activations)
  AI_UNUSED(net_ctx)

  {
    /* Updating activations (byte) offsets */
    dense_input_output_array.data = AI_PTR(NULL);
 80075d2:	4b16      	ldr	r3, [pc, #88]	; (800762c <sine_model_configure_activations+0x70>)
 80075d4:	2200      	movs	r2, #0
 80075d6:	609a      	str	r2, [r3, #8]
    dense_input_output_array.data_start = AI_PTR(NULL);
 80075d8:	4b14      	ldr	r3, [pc, #80]	; (800762c <sine_model_configure_activations+0x70>)
 80075da:	2200      	movs	r2, #0
 80075dc:	60da      	str	r2, [r3, #12]
    dense_0_output_array.data = AI_PTR(activations + 0);
 80075de:	4a14      	ldr	r2, [pc, #80]	; (8007630 <sine_model_configure_activations+0x74>)
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	6093      	str	r3, [r2, #8]
    dense_0_output_array.data_start = AI_PTR(activations + 0);
 80075e4:	4a12      	ldr	r2, [pc, #72]	; (8007630 <sine_model_configure_activations+0x74>)
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	60d3      	str	r3, [r2, #12]
    nl_0_output_array.data = AI_PTR(activations + 0);
 80075ea:	4a12      	ldr	r2, [pc, #72]	; (8007634 <sine_model_configure_activations+0x78>)
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	6093      	str	r3, [r2, #8]
    nl_0_output_array.data_start = AI_PTR(activations + 0);
 80075f0:	4a10      	ldr	r2, [pc, #64]	; (8007634 <sine_model_configure_activations+0x78>)
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	60d3      	str	r3, [r2, #12]
    dense_1_output_array.data = AI_PTR(activations + 64);
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	3340      	adds	r3, #64	; 0x40
 80075fa:	4a0f      	ldr	r2, [pc, #60]	; (8007638 <sine_model_configure_activations+0x7c>)
 80075fc:	6093      	str	r3, [r2, #8]
    dense_1_output_array.data_start = AI_PTR(activations + 64);
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	3340      	adds	r3, #64	; 0x40
 8007602:	4a0d      	ldr	r2, [pc, #52]	; (8007638 <sine_model_configure_activations+0x7c>)
 8007604:	60d3      	str	r3, [r2, #12]
    nl_1_output_array.data = AI_PTR(activations + 0);
 8007606:	4a0d      	ldr	r2, [pc, #52]	; (800763c <sine_model_configure_activations+0x80>)
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	6093      	str	r3, [r2, #8]
    nl_1_output_array.data_start = AI_PTR(activations + 0);
 800760c:	4a0b      	ldr	r2, [pc, #44]	; (800763c <sine_model_configure_activations+0x80>)
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	60d3      	str	r3, [r2, #12]
    dense_2_output_array.data = AI_PTR(NULL);
 8007612:	4b0b      	ldr	r3, [pc, #44]	; (8007640 <sine_model_configure_activations+0x84>)
 8007614:	2200      	movs	r2, #0
 8007616:	609a      	str	r2, [r3, #8]
    dense_2_output_array.data_start = AI_PTR(NULL);
 8007618:	4b09      	ldr	r3, [pc, #36]	; (8007640 <sine_model_configure_activations+0x84>)
 800761a:	2200      	movs	r2, #0
 800761c:	60da      	str	r2, [r3, #12]
    
  }
  return true;
 800761e:	2301      	movs	r3, #1
}
 8007620:	4618      	mov	r0, r3
 8007622:	3714      	adds	r7, #20
 8007624:	46bd      	mov	sp, r7
 8007626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800762a:	4770      	bx	lr
 800762c:	20000cac 	.word	0x20000cac
 8007630:	20000cbc 	.word	0x20000cbc
 8007634:	20000ccc 	.word	0x20000ccc
 8007638:	20000cdc 	.word	0x20000cdc
 800763c:	20000cec 	.word	0x20000cec
 8007640:	20000cfc 	.word	0x20000cfc

08007644 <sine_model_configure_weights>:


AI_DECLARE_STATIC
ai_bool sine_model_configure_weights(
  ai_network* net_ctx, const ai_buffer* weights_buffer)
{
 8007644:	b480      	push	{r7}
 8007646:	b085      	sub	sp, #20
 8007648:	af00      	add	r7, sp, #0
 800764a:	6078      	str	r0, [r7, #4]
 800764c:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx &&  weights_buffer && weights_buffer->data)

  ai_ptr weights = AI_PTR(weights_buffer->data);
 800764e:	683b      	ldr	r3, [r7, #0]
 8007650:	691b      	ldr	r3, [r3, #16]
 8007652:	60fb      	str	r3, [r7, #12]
  AI_UNUSED(net_ctx)

  {
    /* Updating weights (byte) offsets */
    
    dense_2_bias_array.format |= AI_FMT_FLAG_CONST;
 8007654:	4b2f      	ldr	r3, [pc, #188]	; (8007714 <sine_model_configure_weights+0xd0>)
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800765c:	4a2d      	ldr	r2, [pc, #180]	; (8007714 <sine_model_configure_weights+0xd0>)
 800765e:	6013      	str	r3, [r2, #0]
    dense_2_bias_array.data = AI_PTR(weights + 1280);
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007666:	4a2b      	ldr	r2, [pc, #172]	; (8007714 <sine_model_configure_weights+0xd0>)
 8007668:	6093      	str	r3, [r2, #8]
    dense_2_bias_array.data_start = AI_PTR(weights + 1280);
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007670:	4a28      	ldr	r2, [pc, #160]	; (8007714 <sine_model_configure_weights+0xd0>)
 8007672:	60d3      	str	r3, [r2, #12]
    dense_2_weights_array.format |= AI_FMT_FLAG_CONST;
 8007674:	4b28      	ldr	r3, [pc, #160]	; (8007718 <sine_model_configure_weights+0xd4>)
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800767c:	4a26      	ldr	r2, [pc, #152]	; (8007718 <sine_model_configure_weights+0xd4>)
 800767e:	6013      	str	r3, [r2, #0]
    dense_2_weights_array.data = AI_PTR(weights + 1216);
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	f503 6398 	add.w	r3, r3, #1216	; 0x4c0
 8007686:	4a24      	ldr	r2, [pc, #144]	; (8007718 <sine_model_configure_weights+0xd4>)
 8007688:	6093      	str	r3, [r2, #8]
    dense_2_weights_array.data_start = AI_PTR(weights + 1216);
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	f503 6398 	add.w	r3, r3, #1216	; 0x4c0
 8007690:	4a21      	ldr	r2, [pc, #132]	; (8007718 <sine_model_configure_weights+0xd4>)
 8007692:	60d3      	str	r3, [r2, #12]
    dense_1_bias_array.format |= AI_FMT_FLAG_CONST;
 8007694:	4b21      	ldr	r3, [pc, #132]	; (800771c <sine_model_configure_weights+0xd8>)
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800769c:	4a1f      	ldr	r2, [pc, #124]	; (800771c <sine_model_configure_weights+0xd8>)
 800769e:	6013      	str	r3, [r2, #0]
    dense_1_bias_array.data = AI_PTR(weights + 1152);
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	f503 6390 	add.w	r3, r3, #1152	; 0x480
 80076a6:	4a1d      	ldr	r2, [pc, #116]	; (800771c <sine_model_configure_weights+0xd8>)
 80076a8:	6093      	str	r3, [r2, #8]
    dense_1_bias_array.data_start = AI_PTR(weights + 1152);
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	f503 6390 	add.w	r3, r3, #1152	; 0x480
 80076b0:	4a1a      	ldr	r2, [pc, #104]	; (800771c <sine_model_configure_weights+0xd8>)
 80076b2:	60d3      	str	r3, [r2, #12]
    dense_1_weights_array.format |= AI_FMT_FLAG_CONST;
 80076b4:	4b1a      	ldr	r3, [pc, #104]	; (8007720 <sine_model_configure_weights+0xdc>)
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80076bc:	4a18      	ldr	r2, [pc, #96]	; (8007720 <sine_model_configure_weights+0xdc>)
 80076be:	6013      	str	r3, [r2, #0]
    dense_1_weights_array.data = AI_PTR(weights + 128);
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	3380      	adds	r3, #128	; 0x80
 80076c4:	4a16      	ldr	r2, [pc, #88]	; (8007720 <sine_model_configure_weights+0xdc>)
 80076c6:	6093      	str	r3, [r2, #8]
    dense_1_weights_array.data_start = AI_PTR(weights + 128);
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	3380      	adds	r3, #128	; 0x80
 80076cc:	4a14      	ldr	r2, [pc, #80]	; (8007720 <sine_model_configure_weights+0xdc>)
 80076ce:	60d3      	str	r3, [r2, #12]
    dense_0_bias_array.format |= AI_FMT_FLAG_CONST;
 80076d0:	4b14      	ldr	r3, [pc, #80]	; (8007724 <sine_model_configure_weights+0xe0>)
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80076d8:	4a12      	ldr	r2, [pc, #72]	; (8007724 <sine_model_configure_weights+0xe0>)
 80076da:	6013      	str	r3, [r2, #0]
    dense_0_bias_array.data = AI_PTR(weights + 64);
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	3340      	adds	r3, #64	; 0x40
 80076e0:	4a10      	ldr	r2, [pc, #64]	; (8007724 <sine_model_configure_weights+0xe0>)
 80076e2:	6093      	str	r3, [r2, #8]
    dense_0_bias_array.data_start = AI_PTR(weights + 64);
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	3340      	adds	r3, #64	; 0x40
 80076e8:	4a0e      	ldr	r2, [pc, #56]	; (8007724 <sine_model_configure_weights+0xe0>)
 80076ea:	60d3      	str	r3, [r2, #12]
    dense_0_weights_array.format |= AI_FMT_FLAG_CONST;
 80076ec:	4b0e      	ldr	r3, [pc, #56]	; (8007728 <sine_model_configure_weights+0xe4>)
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80076f4:	4a0c      	ldr	r2, [pc, #48]	; (8007728 <sine_model_configure_weights+0xe4>)
 80076f6:	6013      	str	r3, [r2, #0]
    dense_0_weights_array.data = AI_PTR(weights + 0);
 80076f8:	4a0b      	ldr	r2, [pc, #44]	; (8007728 <sine_model_configure_weights+0xe4>)
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	6093      	str	r3, [r2, #8]
    dense_0_weights_array.data_start = AI_PTR(weights + 0);
 80076fe:	4a0a      	ldr	r2, [pc, #40]	; (8007728 <sine_model_configure_weights+0xe4>)
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	60d3      	str	r3, [r2, #12]
  }

  return true;
 8007704:	2301      	movs	r3, #1
}
 8007706:	4618      	mov	r0, r3
 8007708:	3714      	adds	r7, #20
 800770a:	46bd      	mov	sp, r7
 800770c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007710:	4770      	bx	lr
 8007712:	bf00      	nop
 8007714:	20000c4c 	.word	0x20000c4c
 8007718:	20000c5c 	.word	0x20000c5c
 800771c:	20000c6c 	.word	0x20000c6c
 8007720:	20000c7c 	.word	0x20000c7c
 8007724:	20000c8c 	.word	0x20000c8c
 8007728:	20000c9c 	.word	0x20000c9c

0800772c <ai_sine_model_create>:
}

AI_API_ENTRY
ai_error ai_sine_model_create(
  ai_handle* network, const ai_buffer* network_config)
{
 800772c:	b580      	push	{r7, lr}
 800772e:	b084      	sub	sp, #16
 8007730:	af02      	add	r7, sp, #8
 8007732:	6078      	str	r0, [r7, #4]
 8007734:	6039      	str	r1, [r7, #0]
  return ai_platform_network_create(
 8007736:	2300      	movs	r3, #0
 8007738:	9301      	str	r3, [sp, #4]
 800773a:	2303      	movs	r3, #3
 800773c:	9300      	str	r3, [sp, #0]
 800773e:	2301      	movs	r3, #1
 8007740:	4a04      	ldr	r2, [pc, #16]	; (8007754 <ai_sine_model_create+0x28>)
 8007742:	6839      	ldr	r1, [r7, #0]
 8007744:	6878      	ldr	r0, [r7, #4]
 8007746:	f000 f8ef 	bl	8007928 <ai_platform_network_create>
 800774a:	4603      	mov	r3, r0
    network, network_config, 
    &AI_NET_OBJ_INSTANCE,
    AI_TOOLS_API_VERSION_MAJOR, AI_TOOLS_API_VERSION_MINOR, AI_TOOLS_API_VERSION_MICRO);
}
 800774c:	4618      	mov	r0, r3
 800774e:	3708      	adds	r7, #8
 8007750:	46bd      	mov	sp, r7
 8007752:	bd80      	pop	{r7, pc}
 8007754:	20000bec 	.word	0x20000bec

08007758 <ai_sine_model_init>:
}

AI_API_ENTRY
ai_bool ai_sine_model_init(
  ai_handle network, const ai_network_params* params)
{
 8007758:	b580      	push	{r7, lr}
 800775a:	b084      	sub	sp, #16
 800775c:	af00      	add	r7, sp, #0
 800775e:	6078      	str	r0, [r7, #4]
 8007760:	6039      	str	r1, [r7, #0]
  ai_network* net_ctx = ai_platform_network_init(network, params);
 8007762:	6839      	ldr	r1, [r7, #0]
 8007764:	6878      	ldr	r0, [r7, #4]
 8007766:	f000 f963 	bl	8007a30 <ai_platform_network_init>
 800776a:	60f8      	str	r0, [r7, #12]
  if ( !net_ctx ) return false;
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	2b00      	cmp	r3, #0
 8007770:	d101      	bne.n	8007776 <ai_sine_model_init+0x1e>
 8007772:	2300      	movs	r3, #0
 8007774:	e02b      	b.n	80077ce <ai_sine_model_init+0x76>

  ai_bool ok = true;
 8007776:	2301      	movs	r3, #1
 8007778:	72fb      	strb	r3, [r7, #11]
  ok &= sine_model_configure_weights(net_ctx, &params->params);
 800777a:	683b      	ldr	r3, [r7, #0]
 800777c:	4619      	mov	r1, r3
 800777e:	68f8      	ldr	r0, [r7, #12]
 8007780:	f7ff ff60 	bl	8007644 <sine_model_configure_weights>
 8007784:	4603      	mov	r3, r0
 8007786:	461a      	mov	r2, r3
 8007788:	7afb      	ldrb	r3, [r7, #11]
 800778a:	4013      	ands	r3, r2
 800778c:	2b00      	cmp	r3, #0
 800778e:	bf14      	ite	ne
 8007790:	2301      	movne	r3, #1
 8007792:	2300      	moveq	r3, #0
 8007794:	72fb      	strb	r3, [r7, #11]
  ok &= sine_model_configure_activations(net_ctx, &params->activations);
 8007796:	683b      	ldr	r3, [r7, #0]
 8007798:	3318      	adds	r3, #24
 800779a:	4619      	mov	r1, r3
 800779c:	68f8      	ldr	r0, [r7, #12]
 800779e:	f7ff ff0d 	bl	80075bc <sine_model_configure_activations>
 80077a2:	4603      	mov	r3, r0
 80077a4:	461a      	mov	r2, r3
 80077a6:	7afb      	ldrb	r3, [r7, #11]
 80077a8:	4013      	ands	r3, r2
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	bf14      	ite	ne
 80077ae:	2301      	movne	r3, #1
 80077b0:	2300      	moveq	r3, #0
 80077b2:	72fb      	strb	r3, [r7, #11]

  ok &= ai_platform_network_post_init(network);
 80077b4:	6878      	ldr	r0, [r7, #4]
 80077b6:	f000 fa23 	bl	8007c00 <ai_platform_network_post_init>
 80077ba:	4603      	mov	r3, r0
 80077bc:	461a      	mov	r2, r3
 80077be:	7afb      	ldrb	r3, [r7, #11]
 80077c0:	4013      	ands	r3, r2
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	bf14      	ite	ne
 80077c6:	2301      	movne	r3, #1
 80077c8:	2300      	moveq	r3, #0
 80077ca:	72fb      	strb	r3, [r7, #11]

  return ok;
 80077cc:	7afb      	ldrb	r3, [r7, #11]
}
 80077ce:	4618      	mov	r0, r3
 80077d0:	3710      	adds	r7, #16
 80077d2:	46bd      	mov	sp, r7
 80077d4:	bd80      	pop	{r7, pc}

080077d6 <ai_sine_model_run>:


AI_API_ENTRY
ai_i32 ai_sine_model_run(
  ai_handle network, const ai_buffer* input, ai_buffer* output)
{
 80077d6:	b580      	push	{r7, lr}
 80077d8:	b084      	sub	sp, #16
 80077da:	af00      	add	r7, sp, #0
 80077dc:	60f8      	str	r0, [r7, #12]
 80077de:	60b9      	str	r1, [r7, #8]
 80077e0:	607a      	str	r2, [r7, #4]
  return ai_platform_network_process(network, input, output);
 80077e2:	687a      	ldr	r2, [r7, #4]
 80077e4:	68b9      	ldr	r1, [r7, #8]
 80077e6:	68f8      	ldr	r0, [r7, #12]
 80077e8:	f000 fab6 	bl	8007d58 <ai_platform_network_process>
 80077ec:	4603      	mov	r3, r0
}
 80077ee:	4618      	mov	r0, r3
 80077f0:	3710      	adds	r7, #16
 80077f2:	46bd      	mov	sp, r7
 80077f4:	bd80      	pop	{r7, pc}
	...

080077f8 <ai_sine_model_data_weights_get>:
#include "sine_model_data.h"

ai_handle ai_sine_model_data_weights_get(void)
{
 80077f8:	b480      	push	{r7}
 80077fa:	af00      	add	r7, sp, #0
    0x26, 0x17, 0xbf, 0x41, 0xc1, 0x76, 0xbf, 0x07, 0x51,
    0x3c, 0xbf, 0x71, 0xca, 0x3c, 0xbf, 0x45, 0x8f, 0xf4,
    0x3e, 0xa4, 0xc5, 0xd3, 0x3e, 0x18, 0x93, 0x0c, 0xbe
  };

  return AI_HANDLE_PTR(s_sine_model_weights);
 80077fc:	4b02      	ldr	r3, [pc, #8]	; (8007808 <ai_sine_model_data_weights_get+0x10>)

}
 80077fe:	4618      	mov	r0, r3
 8007800:	46bd      	mov	sp, r7
 8007802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007806:	4770      	bx	lr
 8007808:	08010e3c 	.word	0x08010e3c

0800780c <ai_platform_network_get_error>:
 800780c:	b118      	cbz	r0, 8007816 <ai_platform_network_get_error+0xa>
 800780e:	4b3c      	ldr	r3, [pc, #240]	; (8007900 <ai_platform_network_get_error+0xf4>)
 8007810:	6802      	ldr	r2, [r0, #0]
 8007812:	429a      	cmp	r2, r3
 8007814:	d02a      	beq.n	800786c <ai_platform_network_get_error+0x60>
 8007816:	4a3b      	ldr	r2, [pc, #236]	; (8007904 <ai_platform_network_get_error+0xf8>)
 8007818:	493b      	ldr	r1, [pc, #236]	; (8007908 <ai_platform_network_get_error+0xfc>)
 800781a:	6813      	ldr	r3, [r2, #0]
 800781c:	f023 0301 	bic.w	r3, r3, #1
 8007820:	6013      	str	r3, [r2, #0]
 8007822:	680b      	ldr	r3, [r1, #0]
 8007824:	f46f 618a 	mvn.w	r1, #1104	; 0x450
 8007828:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800782c:	185a      	adds	r2, r3, r1
 800782e:	2a01      	cmp	r2, #1
 8007830:	d90d      	bls.n	800784e <ai_platform_network_get_error+0x42>
 8007832:	f240 4249 	movw	r2, #1097	; 0x449
 8007836:	4293      	cmp	r3, r2
 8007838:	d009      	beq.n	800784e <ai_platform_network_get_error+0x42>
 800783a:	4b34      	ldr	r3, [pc, #208]	; (800790c <ai_platform_network_get_error+0x100>)
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007842:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 8007846:	d02d      	beq.n	80078a4 <ai_platform_network_get_error+0x98>
 8007848:	f241 0010 	movw	r0, #4112	; 0x1010
 800784c:	4770      	bx	lr
 800784e:	4b30      	ldr	r3, [pc, #192]	; (8007910 <ai_platform_network_get_error+0x104>)
 8007850:	2201      	movs	r2, #1
 8007852:	4619      	mov	r1, r3
 8007854:	601a      	str	r2, [r3, #0]
 8007856:	680b      	ldr	r3, [r1, #0]
 8007858:	2b00      	cmp	r3, #0
 800785a:	d1fc      	bne.n	8007856 <ai_platform_network_get_error+0x4a>
 800785c:	4b2d      	ldr	r3, [pc, #180]	; (8007914 <ai_platform_network_get_error+0x108>)
 800785e:	492e      	ldr	r1, [pc, #184]	; (8007918 <ai_platform_network_get_error+0x10c>)
 8007860:	4a2e      	ldr	r2, [pc, #184]	; (800791c <ai_platform_network_get_error+0x110>)
 8007862:	6019      	str	r1, [r3, #0]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	4293      	cmp	r3, r2
 8007868:	d0ee      	beq.n	8007848 <ai_platform_network_get_error+0x3c>
 800786a:	e7fe      	b.n	800786a <ai_platform_network_get_error+0x5e>
 800786c:	4a25      	ldr	r2, [pc, #148]	; (8007904 <ai_platform_network_get_error+0xf8>)
 800786e:	4926      	ldr	r1, [pc, #152]	; (8007908 <ai_platform_network_get_error+0xfc>)
 8007870:	6813      	ldr	r3, [r2, #0]
 8007872:	f023 0301 	bic.w	r3, r3, #1
 8007876:	6013      	str	r3, [r2, #0]
 8007878:	f46f 628a 	mvn.w	r2, #1104	; 0x450
 800787c:	680b      	ldr	r3, [r1, #0]
 800787e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007882:	189a      	adds	r2, r3, r2
 8007884:	2a01      	cmp	r2, #1
 8007886:	d92b      	bls.n	80078e0 <ai_platform_network_get_error+0xd4>
 8007888:	f240 4249 	movw	r2, #1097	; 0x449
 800788c:	4293      	cmp	r3, r2
 800788e:	d027      	beq.n	80078e0 <ai_platform_network_get_error+0xd4>
 8007890:	4b1e      	ldr	r3, [pc, #120]	; (800790c <ai_platform_network_get_error+0x100>)
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007898:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 800789c:	d011      	beq.n	80078c2 <ai_platform_network_get_error+0xb6>
 800789e:	3010      	adds	r0, #16
 80078a0:	f001 b86e 	b.w	8008980 <core_get_error>
 80078a4:	4b1e      	ldr	r3, [pc, #120]	; (8007920 <ai_platform_network_get_error+0x114>)
 80078a6:	2201      	movs	r2, #1
 80078a8:	4619      	mov	r1, r3
 80078aa:	601a      	str	r2, [r3, #0]
 80078ac:	680b      	ldr	r3, [r1, #0]
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d1fc      	bne.n	80078ac <ai_platform_network_get_error+0xa0>
 80078b2:	4b1c      	ldr	r3, [pc, #112]	; (8007924 <ai_platform_network_get_error+0x118>)
 80078b4:	4918      	ldr	r1, [pc, #96]	; (8007918 <ai_platform_network_get_error+0x10c>)
 80078b6:	4a19      	ldr	r2, [pc, #100]	; (800791c <ai_platform_network_get_error+0x110>)
 80078b8:	6019      	str	r1, [r3, #0]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	4293      	cmp	r3, r2
 80078be:	d0c3      	beq.n	8007848 <ai_platform_network_get_error+0x3c>
 80078c0:	e7fe      	b.n	80078c0 <ai_platform_network_get_error+0xb4>
 80078c2:	4b17      	ldr	r3, [pc, #92]	; (8007920 <ai_platform_network_get_error+0x114>)
 80078c4:	2201      	movs	r2, #1
 80078c6:	4619      	mov	r1, r3
 80078c8:	601a      	str	r2, [r3, #0]
 80078ca:	680b      	ldr	r3, [r1, #0]
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	d1fc      	bne.n	80078ca <ai_platform_network_get_error+0xbe>
 80078d0:	4b14      	ldr	r3, [pc, #80]	; (8007924 <ai_platform_network_get_error+0x118>)
 80078d2:	4911      	ldr	r1, [pc, #68]	; (8007918 <ai_platform_network_get_error+0x10c>)
 80078d4:	4a11      	ldr	r2, [pc, #68]	; (800791c <ai_platform_network_get_error+0x110>)
 80078d6:	6019      	str	r1, [r3, #0]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	4293      	cmp	r3, r2
 80078dc:	d0df      	beq.n	800789e <ai_platform_network_get_error+0x92>
 80078de:	e7fe      	b.n	80078de <ai_platform_network_get_error+0xd2>
 80078e0:	4b0b      	ldr	r3, [pc, #44]	; (8007910 <ai_platform_network_get_error+0x104>)
 80078e2:	2201      	movs	r2, #1
 80078e4:	4619      	mov	r1, r3
 80078e6:	601a      	str	r2, [r3, #0]
 80078e8:	680b      	ldr	r3, [r1, #0]
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d1fc      	bne.n	80078e8 <ai_platform_network_get_error+0xdc>
 80078ee:	4b09      	ldr	r3, [pc, #36]	; (8007914 <ai_platform_network_get_error+0x108>)
 80078f0:	4909      	ldr	r1, [pc, #36]	; (8007918 <ai_platform_network_get_error+0x10c>)
 80078f2:	4a0a      	ldr	r2, [pc, #40]	; (800791c <ai_platform_network_get_error+0x110>)
 80078f4:	6019      	str	r1, [r3, #0]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	4293      	cmp	r3, r2
 80078fa:	d0d0      	beq.n	800789e <ai_platform_network_get_error+0x92>
 80078fc:	e7fe      	b.n	80078fc <ai_platform_network_get_error+0xf0>
 80078fe:	bf00      	nop
 8007900:	a1c00100 	.word	0xa1c00100
 8007904:	e0002000 	.word	0xe0002000
 8007908:	e0042000 	.word	0xe0042000
 800790c:	5c001000 	.word	0x5c001000
 8007910:	40023008 	.word	0x40023008
 8007914:	40023000 	.word	0x40023000
 8007918:	f407a5c2 	.word	0xf407a5c2
 800791c:	b5e8b5cd 	.word	0xb5e8b5cd
 8007920:	58024c08 	.word	0x58024c08
 8007924:	58024c00 	.word	0x58024c00

08007928 <ai_platform_network_create>:
 8007928:	b5f0      	push	{r4, r5, r6, r7, lr}
 800792a:	4d36      	ldr	r5, [pc, #216]	; (8007a04 <ai_platform_network_create+0xdc>)
 800792c:	b083      	sub	sp, #12
 800792e:	4e36      	ldr	r6, [pc, #216]	; (8007a08 <ai_platform_network_create+0xe0>)
 8007930:	6829      	ldr	r1, [r5, #0]
 8007932:	f89d 7020 	ldrb.w	r7, [sp, #32]
 8007936:	f021 0101 	bic.w	r1, r1, #1
 800793a:	f89d 4024 	ldrb.w	r4, [sp, #36]	; 0x24
 800793e:	6029      	str	r1, [r5, #0]
 8007940:	f46f 658a 	mvn.w	r5, #1104	; 0x450
 8007944:	6831      	ldr	r1, [r6, #0]
 8007946:	f3c1 010a 	ubfx	r1, r1, #0, #11
 800794a:	194d      	adds	r5, r1, r5
 800794c:	2d01      	cmp	r5, #1
 800794e:	d92f      	bls.n	80079b0 <ai_platform_network_create+0x88>
 8007950:	f240 4549 	movw	r5, #1097	; 0x449
 8007954:	42a9      	cmp	r1, r5
 8007956:	d02b      	beq.n	80079b0 <ai_platform_network_create+0x88>
 8007958:	492c      	ldr	r1, [pc, #176]	; (8007a0c <ai_platform_network_create+0xe4>)
 800795a:	6809      	ldr	r1, [r1, #0]
 800795c:	f3c1 010a 	ubfx	r1, r1, #0, #11
 8007960:	f5b1 6f8a 	cmp.w	r1, #1104	; 0x450
 8007964:	d015      	beq.n	8007992 <ai_platform_network_create+0x6a>
 8007966:	2800      	cmp	r0, #0
 8007968:	d031      	beq.n	80079ce <ai_platform_network_create+0xa6>
 800796a:	461e      	mov	r6, r3
 800796c:	4613      	mov	r3, r2
 800796e:	4a28      	ldr	r2, [pc, #160]	; (8007a10 <ai_platform_network_create+0xe8>)
 8007970:	4605      	mov	r5, r0
 8007972:	601a      	str	r2, [r3, #0]
 8007974:	6003      	str	r3, [r0, #0]
 8007976:	f001 f801 	bl	800897c <core_init>
 800797a:	2800      	cmp	r0, #0
 800797c:	d02b      	beq.n	80079d6 <ai_platform_network_create+0xae>
 800797e:	0223      	lsls	r3, r4, #8
 8007980:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007984:	ea43 6306 	orr.w	r3, r3, r6, lsl #24
 8007988:	f1b3 7f82 	cmp.w	r3, #17039360	; 0x1040000
 800798c:	d92e      	bls.n	80079ec <ai_platform_network_create+0xc4>
 800798e:	2301      	movs	r3, #1
 8007990:	e022      	b.n	80079d8 <ai_platform_network_create+0xb0>
 8007992:	4920      	ldr	r1, [pc, #128]	; (8007a14 <ai_platform_network_create+0xec>)
 8007994:	2501      	movs	r5, #1
 8007996:	460e      	mov	r6, r1
 8007998:	600d      	str	r5, [r1, #0]
 800799a:	6831      	ldr	r1, [r6, #0]
 800799c:	2900      	cmp	r1, #0
 800799e:	d1fc      	bne.n	800799a <ai_platform_network_create+0x72>
 80079a0:	491d      	ldr	r1, [pc, #116]	; (8007a18 <ai_platform_network_create+0xf0>)
 80079a2:	4e1e      	ldr	r6, [pc, #120]	; (8007a1c <ai_platform_network_create+0xf4>)
 80079a4:	4d1e      	ldr	r5, [pc, #120]	; (8007a20 <ai_platform_network_create+0xf8>)
 80079a6:	600e      	str	r6, [r1, #0]
 80079a8:	6809      	ldr	r1, [r1, #0]
 80079aa:	42a9      	cmp	r1, r5
 80079ac:	d0db      	beq.n	8007966 <ai_platform_network_create+0x3e>
 80079ae:	e7fe      	b.n	80079ae <ai_platform_network_create+0x86>
 80079b0:	491c      	ldr	r1, [pc, #112]	; (8007a24 <ai_platform_network_create+0xfc>)
 80079b2:	2501      	movs	r5, #1
 80079b4:	460e      	mov	r6, r1
 80079b6:	600d      	str	r5, [r1, #0]
 80079b8:	6831      	ldr	r1, [r6, #0]
 80079ba:	2900      	cmp	r1, #0
 80079bc:	d1fc      	bne.n	80079b8 <ai_platform_network_create+0x90>
 80079be:	491a      	ldr	r1, [pc, #104]	; (8007a28 <ai_platform_network_create+0x100>)
 80079c0:	4e16      	ldr	r6, [pc, #88]	; (8007a1c <ai_platform_network_create+0xf4>)
 80079c2:	4d17      	ldr	r5, [pc, #92]	; (8007a20 <ai_platform_network_create+0xf8>)
 80079c4:	600e      	str	r6, [r1, #0]
 80079c6:	6809      	ldr	r1, [r1, #0]
 80079c8:	42a9      	cmp	r1, r5
 80079ca:	d0cc      	beq.n	8007966 <ai_platform_network_create+0x3e>
 80079cc:	e7fe      	b.n	80079cc <ai_platform_network_create+0xa4>
 80079ce:	f241 0010 	movw	r0, #4112	; 0x1010
 80079d2:	b003      	add	sp, #12
 80079d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80079d6:	2330      	movs	r3, #48	; 0x30
 80079d8:	2100      	movs	r1, #0
 80079da:	2210      	movs	r2, #16
 80079dc:	6029      	str	r1, [r5, #0]
 80079de:	2000      	movs	r0, #0
 80079e0:	f363 0007 	bfi	r0, r3, #0, #8
 80079e4:	f362 201f 	bfi	r0, r2, #8, #24
 80079e8:	b003      	add	sp, #12
 80079ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80079ec:	4b0f      	ldr	r3, [pc, #60]	; (8007a2c <ai_platform_network_create+0x104>)
 80079ee:	a802      	add	r0, sp, #8
 80079f0:	f840 3d04 	str.w	r3, [r0, #-4]!
 80079f4:	f002 fb00 	bl	8009ff8 <ai_check_custom_types>
 80079f8:	b110      	cbz	r0, 8007a00 <ai_platform_network_create+0xd8>
 80079fa:	2200      	movs	r2, #0
 80079fc:	4613      	mov	r3, r2
 80079fe:	e7ee      	b.n	80079de <ai_platform_network_create+0xb6>
 8007a00:	2302      	movs	r3, #2
 8007a02:	e7e9      	b.n	80079d8 <ai_platform_network_create+0xb0>
 8007a04:	e0002000 	.word	0xe0002000
 8007a08:	e0042000 	.word	0xe0042000
 8007a0c:	5c001000 	.word	0x5c001000
 8007a10:	a1c00100 	.word	0xa1c00100
 8007a14:	58024c08 	.word	0x58024c08
 8007a18:	58024c00 	.word	0x58024c00
 8007a1c:	f407a5c2 	.word	0xf407a5c2
 8007a20:	b5e8b5cd 	.word	0xb5e8b5cd
 8007a24:	40023008 	.word	0x40023008
 8007a28:	40023000 	.word	0x40023000
 8007a2c:	84048403 	.word	0x84048403

08007a30 <ai_platform_network_init>:
 8007a30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a32:	2800      	cmp	r0, #0
 8007a34:	d05e      	beq.n	8007af4 <ai_platform_network_init+0xc4>
 8007a36:	4b68      	ldr	r3, [pc, #416]	; (8007bd8 <ai_platform_network_init+0x1a8>)
 8007a38:	6802      	ldr	r2, [r0, #0]
 8007a3a:	429a      	cmp	r2, r3
 8007a3c:	d15a      	bne.n	8007af4 <ai_platform_network_init+0xc4>
 8007a3e:	4a67      	ldr	r2, [pc, #412]	; (8007bdc <ai_platform_network_init+0x1ac>)
 8007a40:	4c67      	ldr	r4, [pc, #412]	; (8007be0 <ai_platform_network_init+0x1b0>)
 8007a42:	6813      	ldr	r3, [r2, #0]
 8007a44:	f023 0301 	bic.w	r3, r3, #1
 8007a48:	6013      	str	r3, [r2, #0]
 8007a4a:	f46f 628a 	mvn.w	r2, #1104	; 0x450
 8007a4e:	6823      	ldr	r3, [r4, #0]
 8007a50:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007a54:	189a      	adds	r2, r3, r2
 8007a56:	2a01      	cmp	r2, #1
 8007a58:	d93d      	bls.n	8007ad6 <ai_platform_network_init+0xa6>
 8007a5a:	f240 4249 	movw	r2, #1097	; 0x449
 8007a5e:	4293      	cmp	r3, r2
 8007a60:	d039      	beq.n	8007ad6 <ai_platform_network_init+0xa6>
 8007a62:	4b60      	ldr	r3, [pc, #384]	; (8007be4 <ai_platform_network_init+0x1b4>)
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007a6a:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 8007a6e:	d06b      	beq.n	8007b48 <ai_platform_network_init+0x118>
 8007a70:	4605      	mov	r5, r0
 8007a72:	460c      	mov	r4, r1
 8007a74:	2900      	cmp	r1, #0
 8007a76:	f000 80a8 	beq.w	8007bca <ai_platform_network_init+0x19a>
 8007a7a:	6a8f      	ldr	r7, [r1, #40]	; 0x28
 8007a7c:	690e      	ldr	r6, [r1, #16]
 8007a7e:	2f00      	cmp	r7, #0
 8007a80:	f000 8092 	beq.w	8007ba8 <ai_platform_network_init+0x178>
 8007a84:	2e00      	cmp	r6, #0
 8007a86:	d07d      	beq.n	8007b84 <ai_platform_network_init+0x154>
 8007a88:	f104 0718 	add.w	r7, r4, #24
 8007a8c:	f105 0c18 	add.w	ip, r5, #24
 8007a90:	f105 0630 	add.w	r6, r5, #48	; 0x30
 8007a94:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007a96:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8007a9a:	e894 0003 	ldmia.w	r4, {r0, r1}
 8007a9e:	2403      	movs	r4, #3
 8007aa0:	e88c 0003 	stmia.w	ip, {r0, r1}
 8007aa4:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8007aa6:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8007aa8:	e897 0003 	ldmia.w	r7, {r0, r1}
 8007aac:	e886 0003 	stmia.w	r6, {r0, r1}
 8007ab0:	6d2a      	ldr	r2, [r5, #80]	; 0x50
 8007ab2:	60ec      	str	r4, [r5, #12]
 8007ab4:	b16a      	cbz	r2, 8007ad2 <ai_platform_network_init+0xa2>
 8007ab6:	68d3      	ldr	r3, [r2, #12]
 8007ab8:	6095      	str	r5, [r2, #8]
 8007aba:	b153      	cbz	r3, 8007ad2 <ai_platform_network_init+0xa2>
 8007abc:	429a      	cmp	r2, r3
 8007abe:	d104      	bne.n	8007aca <ai_platform_network_init+0x9a>
 8007ac0:	e007      	b.n	8007ad2 <ai_platform_network_init+0xa2>
 8007ac2:	429a      	cmp	r2, r3
 8007ac4:	4613      	mov	r3, r2
 8007ac6:	d004      	beq.n	8007ad2 <ai_platform_network_init+0xa2>
 8007ac8:	b11a      	cbz	r2, 8007ad2 <ai_platform_network_init+0xa2>
 8007aca:	68da      	ldr	r2, [r3, #12]
 8007acc:	609d      	str	r5, [r3, #8]
 8007ace:	2a00      	cmp	r2, #0
 8007ad0:	d1f7      	bne.n	8007ac2 <ai_platform_network_init+0x92>
 8007ad2:	4628      	mov	r0, r5
 8007ad4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007ad6:	4b44      	ldr	r3, [pc, #272]	; (8007be8 <ai_platform_network_init+0x1b8>)
 8007ad8:	2201      	movs	r2, #1
 8007ada:	461c      	mov	r4, r3
 8007adc:	601a      	str	r2, [r3, #0]
 8007ade:	6823      	ldr	r3, [r4, #0]
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d1fc      	bne.n	8007ade <ai_platform_network_init+0xae>
 8007ae4:	4b41      	ldr	r3, [pc, #260]	; (8007bec <ai_platform_network_init+0x1bc>)
 8007ae6:	4c42      	ldr	r4, [pc, #264]	; (8007bf0 <ai_platform_network_init+0x1c0>)
 8007ae8:	4a42      	ldr	r2, [pc, #264]	; (8007bf4 <ai_platform_network_init+0x1c4>)
 8007aea:	601c      	str	r4, [r3, #0]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	4293      	cmp	r3, r2
 8007af0:	d0be      	beq.n	8007a70 <ai_platform_network_init+0x40>
 8007af2:	e7fe      	b.n	8007af2 <ai_platform_network_init+0xc2>
 8007af4:	4a39      	ldr	r2, [pc, #228]	; (8007bdc <ai_platform_network_init+0x1ac>)
 8007af6:	493a      	ldr	r1, [pc, #232]	; (8007be0 <ai_platform_network_init+0x1b0>)
 8007af8:	6813      	ldr	r3, [r2, #0]
 8007afa:	f023 0301 	bic.w	r3, r3, #1
 8007afe:	6013      	str	r3, [r2, #0]
 8007b00:	680b      	ldr	r3, [r1, #0]
 8007b02:	f46f 618a 	mvn.w	r1, #1104	; 0x450
 8007b06:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007b0a:	185a      	adds	r2, r3, r1
 8007b0c:	2a01      	cmp	r2, #1
 8007b0e:	d90c      	bls.n	8007b2a <ai_platform_network_init+0xfa>
 8007b10:	f240 4249 	movw	r2, #1097	; 0x449
 8007b14:	4293      	cmp	r3, r2
 8007b16:	d008      	beq.n	8007b2a <ai_platform_network_init+0xfa>
 8007b18:	4b32      	ldr	r3, [pc, #200]	; (8007be4 <ai_platform_network_init+0x1b4>)
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007b20:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 8007b24:	d01f      	beq.n	8007b66 <ai_platform_network_init+0x136>
 8007b26:	2000      	movs	r0, #0
 8007b28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007b2a:	4b2f      	ldr	r3, [pc, #188]	; (8007be8 <ai_platform_network_init+0x1b8>)
 8007b2c:	2201      	movs	r2, #1
 8007b2e:	4619      	mov	r1, r3
 8007b30:	601a      	str	r2, [r3, #0]
 8007b32:	680b      	ldr	r3, [r1, #0]
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d1fc      	bne.n	8007b32 <ai_platform_network_init+0x102>
 8007b38:	4b2c      	ldr	r3, [pc, #176]	; (8007bec <ai_platform_network_init+0x1bc>)
 8007b3a:	492d      	ldr	r1, [pc, #180]	; (8007bf0 <ai_platform_network_init+0x1c0>)
 8007b3c:	4a2d      	ldr	r2, [pc, #180]	; (8007bf4 <ai_platform_network_init+0x1c4>)
 8007b3e:	6019      	str	r1, [r3, #0]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	4293      	cmp	r3, r2
 8007b44:	d0ef      	beq.n	8007b26 <ai_platform_network_init+0xf6>
 8007b46:	e7fe      	b.n	8007b46 <ai_platform_network_init+0x116>
 8007b48:	4b2b      	ldr	r3, [pc, #172]	; (8007bf8 <ai_platform_network_init+0x1c8>)
 8007b4a:	2201      	movs	r2, #1
 8007b4c:	461c      	mov	r4, r3
 8007b4e:	601a      	str	r2, [r3, #0]
 8007b50:	6823      	ldr	r3, [r4, #0]
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d1fc      	bne.n	8007b50 <ai_platform_network_init+0x120>
 8007b56:	4b29      	ldr	r3, [pc, #164]	; (8007bfc <ai_platform_network_init+0x1cc>)
 8007b58:	4c25      	ldr	r4, [pc, #148]	; (8007bf0 <ai_platform_network_init+0x1c0>)
 8007b5a:	4a26      	ldr	r2, [pc, #152]	; (8007bf4 <ai_platform_network_init+0x1c4>)
 8007b5c:	601c      	str	r4, [r3, #0]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	4293      	cmp	r3, r2
 8007b62:	d085      	beq.n	8007a70 <ai_platform_network_init+0x40>
 8007b64:	e7fe      	b.n	8007b64 <ai_platform_network_init+0x134>
 8007b66:	4b24      	ldr	r3, [pc, #144]	; (8007bf8 <ai_platform_network_init+0x1c8>)
 8007b68:	2201      	movs	r2, #1
 8007b6a:	4619      	mov	r1, r3
 8007b6c:	601a      	str	r2, [r3, #0]
 8007b6e:	680b      	ldr	r3, [r1, #0]
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	d1fc      	bne.n	8007b6e <ai_platform_network_init+0x13e>
 8007b74:	4b21      	ldr	r3, [pc, #132]	; (8007bfc <ai_platform_network_init+0x1cc>)
 8007b76:	491e      	ldr	r1, [pc, #120]	; (8007bf0 <ai_platform_network_init+0x1c0>)
 8007b78:	4a1e      	ldr	r2, [pc, #120]	; (8007bf4 <ai_platform_network_init+0x1c4>)
 8007b7a:	6019      	str	r1, [r3, #0]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	4293      	cmp	r3, r2
 8007b80:	d0d1      	beq.n	8007b26 <ai_platform_network_init+0xf6>
 8007b82:	e7fe      	b.n	8007b82 <ai_platform_network_init+0x152>
 8007b84:	8921      	ldrh	r1, [r4, #8]
 8007b86:	88e2      	ldrh	r2, [r4, #6]
 8007b88:	68e3      	ldr	r3, [r4, #12]
 8007b8a:	fb02 f201 	mul.w	r2, r2, r1
 8007b8e:	fb03 f302 	mul.w	r3, r3, r2
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	f43f af78 	beq.w	8007a88 <ai_platform_network_init+0x58>
 8007b98:	f105 0010 	add.w	r0, r5, #16
 8007b9c:	2212      	movs	r2, #18
 8007b9e:	2110      	movs	r1, #16
 8007ba0:	f000 fef4 	bl	800898c <core_set_error>
 8007ba4:	4630      	mov	r0, r6
 8007ba6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007ba8:	8c09      	ldrh	r1, [r1, #32]
 8007baa:	8be2      	ldrh	r2, [r4, #30]
 8007bac:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007bae:	fb02 f201 	mul.w	r2, r2, r1
 8007bb2:	fb03 f302 	mul.w	r3, r3, r2
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	f43f af64 	beq.w	8007a84 <ai_platform_network_init+0x54>
 8007bbc:	2213      	movs	r2, #19
 8007bbe:	2110      	movs	r1, #16
 8007bc0:	3010      	adds	r0, #16
 8007bc2:	f000 fee3 	bl	800898c <core_set_error>
 8007bc6:	4638      	mov	r0, r7
 8007bc8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007bca:	2211      	movs	r2, #17
 8007bcc:	2110      	movs	r1, #16
 8007bce:	3010      	adds	r0, #16
 8007bd0:	f000 fedc 	bl	800898c <core_set_error>
 8007bd4:	4620      	mov	r0, r4
 8007bd6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007bd8:	a1c00100 	.word	0xa1c00100
 8007bdc:	e0002000 	.word	0xe0002000
 8007be0:	e0042000 	.word	0xe0042000
 8007be4:	5c001000 	.word	0x5c001000
 8007be8:	40023008 	.word	0x40023008
 8007bec:	40023000 	.word	0x40023000
 8007bf0:	f407a5c2 	.word	0xf407a5c2
 8007bf4:	b5e8b5cd 	.word	0xb5e8b5cd
 8007bf8:	58024c08 	.word	0x58024c08
 8007bfc:	58024c00 	.word	0x58024c00

08007c00 <ai_platform_network_post_init>:
 8007c00:	b538      	push	{r3, r4, r5, lr}
 8007c02:	b118      	cbz	r0, 8007c0c <ai_platform_network_post_init+0xc>
 8007c04:	4b4a      	ldr	r3, [pc, #296]	; (8007d30 <ai_platform_network_post_init+0x130>)
 8007c06:	6802      	ldr	r2, [r0, #0]
 8007c08:	429a      	cmp	r2, r3
 8007c0a:	d029      	beq.n	8007c60 <ai_platform_network_post_init+0x60>
 8007c0c:	4a49      	ldr	r2, [pc, #292]	; (8007d34 <ai_platform_network_post_init+0x134>)
 8007c0e:	494a      	ldr	r1, [pc, #296]	; (8007d38 <ai_platform_network_post_init+0x138>)
 8007c10:	6813      	ldr	r3, [r2, #0]
 8007c12:	f023 0301 	bic.w	r3, r3, #1
 8007c16:	6013      	str	r3, [r2, #0]
 8007c18:	680b      	ldr	r3, [r1, #0]
 8007c1a:	f46f 618a 	mvn.w	r1, #1104	; 0x450
 8007c1e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007c22:	185a      	adds	r2, r3, r1
 8007c24:	2a01      	cmp	r2, #1
 8007c26:	d90c      	bls.n	8007c42 <ai_platform_network_post_init+0x42>
 8007c28:	f240 4249 	movw	r2, #1097	; 0x449
 8007c2c:	4293      	cmp	r3, r2
 8007c2e:	d008      	beq.n	8007c42 <ai_platform_network_post_init+0x42>
 8007c30:	4b42      	ldr	r3, [pc, #264]	; (8007d3c <ai_platform_network_post_init+0x13c>)
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007c38:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 8007c3c:	d044      	beq.n	8007cc8 <ai_platform_network_post_init+0xc8>
 8007c3e:	2000      	movs	r0, #0
 8007c40:	bd38      	pop	{r3, r4, r5, pc}
 8007c42:	4b3f      	ldr	r3, [pc, #252]	; (8007d40 <ai_platform_network_post_init+0x140>)
 8007c44:	2201      	movs	r2, #1
 8007c46:	4619      	mov	r1, r3
 8007c48:	601a      	str	r2, [r3, #0]
 8007c4a:	680b      	ldr	r3, [r1, #0]
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d1fc      	bne.n	8007c4a <ai_platform_network_post_init+0x4a>
 8007c50:	4b3c      	ldr	r3, [pc, #240]	; (8007d44 <ai_platform_network_post_init+0x144>)
 8007c52:	493d      	ldr	r1, [pc, #244]	; (8007d48 <ai_platform_network_post_init+0x148>)
 8007c54:	4a3d      	ldr	r2, [pc, #244]	; (8007d4c <ai_platform_network_post_init+0x14c>)
 8007c56:	6019      	str	r1, [r3, #0]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	4293      	cmp	r3, r2
 8007c5c:	d0ef      	beq.n	8007c3e <ai_platform_network_post_init+0x3e>
 8007c5e:	e7fe      	b.n	8007c5e <ai_platform_network_post_init+0x5e>
 8007c60:	4a34      	ldr	r2, [pc, #208]	; (8007d34 <ai_platform_network_post_init+0x134>)
 8007c62:	4935      	ldr	r1, [pc, #212]	; (8007d38 <ai_platform_network_post_init+0x138>)
 8007c64:	6813      	ldr	r3, [r2, #0]
 8007c66:	f023 0301 	bic.w	r3, r3, #1
 8007c6a:	6013      	str	r3, [r2, #0]
 8007c6c:	f46f 628a 	mvn.w	r2, #1104	; 0x450
 8007c70:	680b      	ldr	r3, [r1, #0]
 8007c72:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007c76:	189a      	adds	r2, r3, r2
 8007c78:	2a01      	cmp	r2, #1
 8007c7a:	d94a      	bls.n	8007d12 <ai_platform_network_post_init+0x112>
 8007c7c:	f240 4249 	movw	r2, #1097	; 0x449
 8007c80:	4293      	cmp	r3, r2
 8007c82:	d046      	beq.n	8007d12 <ai_platform_network_post_init+0x112>
 8007c84:	4b2d      	ldr	r3, [pc, #180]	; (8007d3c <ai_platform_network_post_init+0x13c>)
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007c8c:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 8007c90:	d030      	beq.n	8007cf4 <ai_platform_network_post_init+0xf4>
 8007c92:	68c3      	ldr	r3, [r0, #12]
 8007c94:	4604      	mov	r4, r0
 8007c96:	f013 0502 	ands.w	r5, r3, #2
 8007c9a:	d024      	beq.n	8007ce6 <ai_platform_network_post_init+0xe6>
 8007c9c:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8007c9e:	b18b      	cbz	r3, 8007cc4 <ai_platform_network_post_init+0xc4>
 8007ca0:	6d05      	ldr	r5, [r0, #80]	; 0x50
 8007ca2:	b90d      	cbnz	r5, 8007ca8 <ai_platform_network_post_init+0xa8>
 8007ca4:	e00e      	b.n	8007cc4 <ai_platform_network_post_init+0xc4>
 8007ca6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007ca8:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8007caa:	4629      	mov	r1, r5
 8007cac:	2000      	movs	r0, #0
 8007cae:	4798      	blx	r3
 8007cb0:	68ea      	ldr	r2, [r5, #12]
 8007cb2:	1b53      	subs	r3, r2, r5
 8007cb4:	4615      	mov	r5, r2
 8007cb6:	bf18      	it	ne
 8007cb8:	2301      	movne	r3, #1
 8007cba:	2a00      	cmp	r2, #0
 8007cbc:	bf08      	it	eq
 8007cbe:	2300      	moveq	r3, #0
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d1f0      	bne.n	8007ca6 <ai_platform_network_post_init+0xa6>
 8007cc4:	2001      	movs	r0, #1
 8007cc6:	bd38      	pop	{r3, r4, r5, pc}
 8007cc8:	4b21      	ldr	r3, [pc, #132]	; (8007d50 <ai_platform_network_post_init+0x150>)
 8007cca:	2201      	movs	r2, #1
 8007ccc:	4619      	mov	r1, r3
 8007cce:	601a      	str	r2, [r3, #0]
 8007cd0:	680b      	ldr	r3, [r1, #0]
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d1fc      	bne.n	8007cd0 <ai_platform_network_post_init+0xd0>
 8007cd6:	4b1f      	ldr	r3, [pc, #124]	; (8007d54 <ai_platform_network_post_init+0x154>)
 8007cd8:	491b      	ldr	r1, [pc, #108]	; (8007d48 <ai_platform_network_post_init+0x148>)
 8007cda:	4a1c      	ldr	r2, [pc, #112]	; (8007d4c <ai_platform_network_post_init+0x14c>)
 8007cdc:	6019      	str	r1, [r3, #0]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	4293      	cmp	r3, r2
 8007ce2:	d0ac      	beq.n	8007c3e <ai_platform_network_post_init+0x3e>
 8007ce4:	e7fe      	b.n	8007ce4 <ai_platform_network_post_init+0xe4>
 8007ce6:	2210      	movs	r2, #16
 8007ce8:	2111      	movs	r1, #17
 8007cea:	3010      	adds	r0, #16
 8007cec:	f000 fe4e 	bl	800898c <core_set_error>
 8007cf0:	4628      	mov	r0, r5
 8007cf2:	bd38      	pop	{r3, r4, r5, pc}
 8007cf4:	4b16      	ldr	r3, [pc, #88]	; (8007d50 <ai_platform_network_post_init+0x150>)
 8007cf6:	2201      	movs	r2, #1
 8007cf8:	4619      	mov	r1, r3
 8007cfa:	601a      	str	r2, [r3, #0]
 8007cfc:	680b      	ldr	r3, [r1, #0]
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	d1fc      	bne.n	8007cfc <ai_platform_network_post_init+0xfc>
 8007d02:	4b14      	ldr	r3, [pc, #80]	; (8007d54 <ai_platform_network_post_init+0x154>)
 8007d04:	4910      	ldr	r1, [pc, #64]	; (8007d48 <ai_platform_network_post_init+0x148>)
 8007d06:	4a11      	ldr	r2, [pc, #68]	; (8007d4c <ai_platform_network_post_init+0x14c>)
 8007d08:	6019      	str	r1, [r3, #0]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	4293      	cmp	r3, r2
 8007d0e:	d0c0      	beq.n	8007c92 <ai_platform_network_post_init+0x92>
 8007d10:	e7fe      	b.n	8007d10 <ai_platform_network_post_init+0x110>
 8007d12:	4b0b      	ldr	r3, [pc, #44]	; (8007d40 <ai_platform_network_post_init+0x140>)
 8007d14:	2201      	movs	r2, #1
 8007d16:	4619      	mov	r1, r3
 8007d18:	601a      	str	r2, [r3, #0]
 8007d1a:	680b      	ldr	r3, [r1, #0]
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d1fc      	bne.n	8007d1a <ai_platform_network_post_init+0x11a>
 8007d20:	4b08      	ldr	r3, [pc, #32]	; (8007d44 <ai_platform_network_post_init+0x144>)
 8007d22:	4909      	ldr	r1, [pc, #36]	; (8007d48 <ai_platform_network_post_init+0x148>)
 8007d24:	4a09      	ldr	r2, [pc, #36]	; (8007d4c <ai_platform_network_post_init+0x14c>)
 8007d26:	6019      	str	r1, [r3, #0]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	4293      	cmp	r3, r2
 8007d2c:	d0b1      	beq.n	8007c92 <ai_platform_network_post_init+0x92>
 8007d2e:	e7fe      	b.n	8007d2e <ai_platform_network_post_init+0x12e>
 8007d30:	a1c00100 	.word	0xa1c00100
 8007d34:	e0002000 	.word	0xe0002000
 8007d38:	e0042000 	.word	0xe0042000
 8007d3c:	5c001000 	.word	0x5c001000
 8007d40:	40023008 	.word	0x40023008
 8007d44:	40023000 	.word	0x40023000
 8007d48:	f407a5c2 	.word	0xf407a5c2
 8007d4c:	b5e8b5cd 	.word	0xb5e8b5cd
 8007d50:	58024c08 	.word	0x58024c08
 8007d54:	58024c00 	.word	0x58024c00

08007d58 <ai_platform_network_process>:
 8007d58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d5c:	4692      	mov	sl, r2
 8007d5e:	b083      	sub	sp, #12
 8007d60:	4604      	mov	r4, r0
 8007d62:	b120      	cbz	r0, 8007d6e <ai_platform_network_process+0x16>
 8007d64:	4b86      	ldr	r3, [pc, #536]	; (8007f80 <ai_platform_network_process+0x228>)
 8007d66:	6802      	ldr	r2, [r0, #0]
 8007d68:	429a      	cmp	r2, r3
 8007d6a:	bf18      	it	ne
 8007d6c:	2400      	movne	r4, #0
 8007d6e:	4a85      	ldr	r2, [pc, #532]	; (8007f84 <ai_platform_network_process+0x22c>)
 8007d70:	4885      	ldr	r0, [pc, #532]	; (8007f88 <ai_platform_network_process+0x230>)
 8007d72:	6813      	ldr	r3, [r2, #0]
 8007d74:	f023 0301 	bic.w	r3, r3, #1
 8007d78:	6013      	str	r3, [r2, #0]
 8007d7a:	6803      	ldr	r3, [r0, #0]
 8007d7c:	f46f 608a 	mvn.w	r0, #1104	; 0x450
 8007d80:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007d84:	181a      	adds	r2, r3, r0
 8007d86:	2a01      	cmp	r2, #1
 8007d88:	f240 80c6 	bls.w	8007f18 <ai_platform_network_process+0x1c0>
 8007d8c:	f240 4249 	movw	r2, #1097	; 0x449
 8007d90:	4293      	cmp	r3, r2
 8007d92:	f000 80c1 	beq.w	8007f18 <ai_platform_network_process+0x1c0>
 8007d96:	4b7d      	ldr	r3, [pc, #500]	; (8007f8c <ai_platform_network_process+0x234>)
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007d9e:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 8007da2:	f000 80a9 	beq.w	8007ef8 <ai_platform_network_process+0x1a0>
 8007da6:	2c00      	cmp	r4, #0
 8007da8:	f000 80db 	beq.w	8007f62 <ai_platform_network_process+0x20a>
 8007dac:	f8b4 3048 	ldrh.w	r3, [r4, #72]	; 0x48
 8007db0:	68e0      	ldr	r0, [r4, #12]
 8007db2:	461a      	mov	r2, r3
 8007db4:	f000 0003 	and.w	r0, r0, #3
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	f000 80bd 	beq.w	8007f38 <ai_platform_network_process+0x1e0>
 8007dbe:	2600      	movs	r6, #0
 8007dc0:	2803      	cmp	r0, #3
 8007dc2:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
 8007dc4:	6166      	str	r6, [r4, #20]
 8007dc6:	f040 80c6 	bne.w	8007f56 <ai_platform_network_process+0x1fe>
 8007dca:	2900      	cmp	r1, #0
 8007dcc:	f000 80b7 	beq.w	8007f3e <ai_platform_network_process+0x1e6>
 8007dd0:	fab5 f085 	clz	r0, r5
 8007dd4:	0940      	lsrs	r0, r0, #5
 8007dd6:	2800      	cmp	r0, #0
 8007dd8:	f040 80b1 	bne.w	8007f3e <ai_platform_network_process+0x1e6>
 8007ddc:	882e      	ldrh	r6, [r5, #0]
 8007dde:	2e00      	cmp	r6, #0
 8007de0:	f000 80ad 	beq.w	8007f3e <ai_platform_network_process+0x1e6>
 8007de4:	888f      	ldrh	r7, [r1, #4]
 8007de6:	686e      	ldr	r6, [r5, #4]
 8007de8:	9701      	str	r7, [sp, #4]
 8007dea:	2e00      	cmp	r6, #0
 8007dec:	f000 825f 	beq.w	80082ae <ai_platform_network_process+0x556>
 8007df0:	6836      	ldr	r6, [r6, #0]
 8007df2:	2e00      	cmp	r6, #0
 8007df4:	f000 825b 	beq.w	80082ae <ai_platform_network_process+0x556>
 8007df8:	68ab      	ldr	r3, [r5, #8]
 8007dfa:	f8d3 9000 	ldr.w	r9, [r3]
 8007dfe:	f1b9 0f00 	cmp.w	r9, #0
 8007e02:	f000 809c 	beq.w	8007f3e <ai_platform_network_process+0x1e6>
 8007e06:	460f      	mov	r7, r1
 8007e08:	4680      	mov	r8, r0
 8007e0a:	e05e      	b.n	8007eca <ai_platform_network_process+0x172>
 8007e0c:	68f3      	ldr	r3, [r6, #12]
 8007e0e:	68da      	ldr	r2, [r3, #12]
 8007e10:	455a      	cmp	r2, fp
 8007e12:	d168      	bne.n	8007ee6 <ai_platform_network_process+0x18e>
 8007e14:	689a      	ldr	r2, [r3, #8]
 8007e16:	4572      	cmp	r2, lr
 8007e18:	d165      	bne.n	8007ee6 <ai_platform_network_process+0x18e>
 8007e1a:	685b      	ldr	r3, [r3, #4]
 8007e1c:	459c      	cmp	ip, r3
 8007e1e:	d162      	bne.n	8007ee6 <ai_platform_network_process+0x18e>
 8007e20:	6800      	ldr	r0, [r0, #0]
 8007e22:	f005 fb65 	bl	800d4f0 <ai_array_get_byte_size>
 8007e26:	68f2      	ldr	r2, [r6, #12]
 8007e28:	6973      	ldr	r3, [r6, #20]
 8007e2a:	68d2      	ldr	r2, [r2, #12]
 8007e2c:	68db      	ldr	r3, [r3, #12]
 8007e2e:	fb03 f302 	mul.w	r3, r3, r2
 8007e32:	4298      	cmp	r0, r3
 8007e34:	d357      	bcc.n	8007ee6 <ai_platform_network_process+0x18e>
 8007e36:	69b3      	ldr	r3, [r6, #24]
 8007e38:	6818      	ldr	r0, [r3, #0]
 8007e3a:	f005 fb0d 	bl	800d458 <ai_array_to_buffer_fmt>
 8007e3e:	683b      	ldr	r3, [r7, #0]
 8007e40:	4043      	eors	r3, r0
 8007e42:	f033 437e 	bics.w	r3, r3, #4261412864	; 0xfe000000
 8007e46:	f040 8229 	bne.w	800829c <ai_platform_network_process+0x544>
 8007e4a:	693b      	ldr	r3, [r7, #16]
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	f000 821d 	beq.w	800828c <ai_platform_network_process+0x534>
 8007e52:	88bb      	ldrh	r3, [r7, #4]
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	f000 808a 	beq.w	8007f6e <ai_platform_network_process+0x216>
 8007e5a:	9a01      	ldr	r2, [sp, #4]
 8007e5c:	68f1      	ldr	r1, [r6, #12]
 8007e5e:	429a      	cmp	r2, r3
 8007e60:	68c9      	ldr	r1, [r1, #12]
 8007e62:	bf38      	it	cc
 8007e64:	461a      	movcc	r2, r3
 8007e66:	9201      	str	r2, [sp, #4]
 8007e68:	6972      	ldr	r2, [r6, #20]
 8007e6a:	68d3      	ldr	r3, [r2, #12]
 8007e6c:	fb03 f301 	mul.w	r3, r3, r1
 8007e70:	f8c9 3008 	str.w	r3, [r9, #8]
 8007e74:	88ba      	ldrh	r2, [r7, #4]
 8007e76:	fb03 f302 	mul.w	r3, r3, r2
 8007e7a:	f8c9 300c 	str.w	r3, [r9, #12]
 8007e7e:	6939      	ldr	r1, [r7, #16]
 8007e80:	f8c9 1004 	str.w	r1, [r9, #4]
 8007e84:	693a      	ldr	r2, [r7, #16]
 8007e86:	4413      	add	r3, r2
 8007e88:	f8c9 3000 	str.w	r3, [r9]
 8007e8c:	69b0      	ldr	r0, [r6, #24]
 8007e8e:	6803      	ldr	r3, [r0, #0]
 8007e90:	009a      	lsls	r2, r3, #2
 8007e92:	d408      	bmi.n	8007ea6 <ai_platform_network_process+0x14e>
 8007e94:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 8007e98:	1a9b      	subs	r3, r3, r2
 8007e9a:	4419      	add	r1, r3
 8007e9c:	6081      	str	r1, [r0, #8]
 8007e9e:	69b3      	ldr	r3, [r6, #24]
 8007ea0:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8007ea4:	60da      	str	r2, [r3, #12]
 8007ea6:	f108 0801 	add.w	r8, r8, #1
 8007eaa:	882b      	ldrh	r3, [r5, #0]
 8007eac:	4598      	cmp	r8, r3
 8007eae:	d27b      	bcs.n	8007fa8 <ai_platform_network_process+0x250>
 8007eb0:	686b      	ldr	r3, [r5, #4]
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	d078      	beq.n	8007fa8 <ai_platform_network_process+0x250>
 8007eb6:	f853 6028 	ldr.w	r6, [r3, r8, lsl #2]
 8007eba:	2e00      	cmp	r6, #0
 8007ebc:	d074      	beq.n	8007fa8 <ai_platform_network_process+0x250>
 8007ebe:	68ab      	ldr	r3, [r5, #8]
 8007ec0:	3718      	adds	r7, #24
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	eb13 1908 	adds.w	r9, r3, r8, lsl #4
 8007ec8:	d039      	beq.n	8007f3e <ai_platform_network_process+0x1e6>
 8007eca:	f8b7 e008 	ldrh.w	lr, [r7, #8]
 8007ece:	f8b7 b006 	ldrh.w	fp, [r7, #6]
 8007ed2:	f8d7 c00c 	ldr.w	ip, [r7, #12]
 8007ed6:	fb0b f30e 	mul.w	r3, fp, lr
 8007eda:	69b0      	ldr	r0, [r6, #24]
 8007edc:	fb0c f303 	mul.w	r3, ip, r3
 8007ee0:	6841      	ldr	r1, [r0, #4]
 8007ee2:	4299      	cmp	r1, r3
 8007ee4:	d292      	bcs.n	8007e0c <ai_platform_network_process+0xb4>
 8007ee6:	f104 0010 	add.w	r0, r4, #16
 8007eea:	2218      	movs	r2, #24
 8007eec:	2112      	movs	r1, #18
 8007eee:	f04f 0b00 	mov.w	fp, #0
 8007ef2:	f000 fd4b 	bl	800898c <core_set_error>
 8007ef6:	e02a      	b.n	8007f4e <ai_platform_network_process+0x1f6>
 8007ef8:	4b25      	ldr	r3, [pc, #148]	; (8007f90 <ai_platform_network_process+0x238>)
 8007efa:	2201      	movs	r2, #1
 8007efc:	4618      	mov	r0, r3
 8007efe:	601a      	str	r2, [r3, #0]
 8007f00:	6803      	ldr	r3, [r0, #0]
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	d1fc      	bne.n	8007f00 <ai_platform_network_process+0x1a8>
 8007f06:	4b23      	ldr	r3, [pc, #140]	; (8007f94 <ai_platform_network_process+0x23c>)
 8007f08:	4823      	ldr	r0, [pc, #140]	; (8007f98 <ai_platform_network_process+0x240>)
 8007f0a:	4a24      	ldr	r2, [pc, #144]	; (8007f9c <ai_platform_network_process+0x244>)
 8007f0c:	6018      	str	r0, [r3, #0]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	4293      	cmp	r3, r2
 8007f12:	f43f af48 	beq.w	8007da6 <ai_platform_network_process+0x4e>
 8007f16:	e7fe      	b.n	8007f16 <ai_platform_network_process+0x1be>
 8007f18:	4b21      	ldr	r3, [pc, #132]	; (8007fa0 <ai_platform_network_process+0x248>)
 8007f1a:	2201      	movs	r2, #1
 8007f1c:	4618      	mov	r0, r3
 8007f1e:	601a      	str	r2, [r3, #0]
 8007f20:	6803      	ldr	r3, [r0, #0]
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	d1fc      	bne.n	8007f20 <ai_platform_network_process+0x1c8>
 8007f26:	4b1f      	ldr	r3, [pc, #124]	; (8007fa4 <ai_platform_network_process+0x24c>)
 8007f28:	481b      	ldr	r0, [pc, #108]	; (8007f98 <ai_platform_network_process+0x240>)
 8007f2a:	4a1c      	ldr	r2, [pc, #112]	; (8007f9c <ai_platform_network_process+0x244>)
 8007f2c:	6018      	str	r0, [r3, #0]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	4293      	cmp	r3, r2
 8007f32:	f43f af38 	beq.w	8007da6 <ai_platform_network_process+0x4e>
 8007f36:	e7fe      	b.n	8007f36 <ai_platform_network_process+0x1de>
 8007f38:	2803      	cmp	r0, #3
 8007f3a:	6163      	str	r3, [r4, #20]
 8007f3c:	d10b      	bne.n	8007f56 <ai_platform_network_process+0x1fe>
 8007f3e:	f04f 0b00 	mov.w	fp, #0
 8007f42:	f104 0010 	add.w	r0, r4, #16
 8007f46:	2217      	movs	r2, #23
 8007f48:	2112      	movs	r1, #18
 8007f4a:	f000 fd1f 	bl	800898c <core_set_error>
 8007f4e:	4658      	mov	r0, fp
 8007f50:	b003      	add	sp, #12
 8007f52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f56:	f104 0010 	add.w	r0, r4, #16
 8007f5a:	2230      	movs	r2, #48	; 0x30
 8007f5c:	2111      	movs	r1, #17
 8007f5e:	f000 fd15 	bl	800898c <core_set_error>
 8007f62:	f04f 0b00 	mov.w	fp, #0
 8007f66:	4658      	mov	r0, fp
 8007f68:	b003      	add	sp, #12
 8007f6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f6e:	f104 0010 	add.w	r0, r4, #16
 8007f72:	2221      	movs	r2, #33	; 0x21
 8007f74:	2112      	movs	r1, #18
 8007f76:	469b      	mov	fp, r3
 8007f78:	f000 fd08 	bl	800898c <core_set_error>
 8007f7c:	e7e7      	b.n	8007f4e <ai_platform_network_process+0x1f6>
 8007f7e:	bf00      	nop
 8007f80:	a1c00100 	.word	0xa1c00100
 8007f84:	e0002000 	.word	0xe0002000
 8007f88:	e0042000 	.word	0xe0042000
 8007f8c:	5c001000 	.word	0x5c001000
 8007f90:	58024c08 	.word	0x58024c08
 8007f94:	58024c00 	.word	0x58024c00
 8007f98:	f407a5c2 	.word	0xf407a5c2
 8007f9c:	b5e8b5cd 	.word	0xb5e8b5cd
 8007fa0:	40023008 	.word	0x40023008
 8007fa4:	40023000 	.word	0x40023000
 8007fa8:	f1ba 0f00 	cmp.w	sl, #0
 8007fac:	f000 808c 	beq.w	80080c8 <ai_platform_network_process+0x370>
 8007fb0:	f8b4 3048 	ldrh.w	r3, [r4, #72]	; 0x48
 8007fb4:	2b01      	cmp	r3, #1
 8007fb6:	f240 813b 	bls.w	8008230 <ai_platform_network_process+0x4d8>
 8007fba:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
 8007fbc:	f115 0f0c 	cmn.w	r5, #12
 8007fc0:	f000 8136 	beq.w	8008230 <ai_platform_network_process+0x4d8>
 8007fc4:	89ab      	ldrh	r3, [r5, #12]
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	f000 8132 	beq.w	8008230 <ai_platform_network_process+0x4d8>
 8007fcc:	4656      	mov	r6, sl
 8007fce:	f04f 0900 	mov.w	r9, #0
 8007fd2:	9400      	str	r4, [sp, #0]
 8007fd4:	4599      	cmp	r9, r3
 8007fd6:	d274      	bcs.n	80080c2 <ai_platform_network_process+0x36a>
 8007fd8:	692b      	ldr	r3, [r5, #16]
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d071      	beq.n	80080c2 <ai_platform_network_process+0x36a>
 8007fde:	f853 7029 	ldr.w	r7, [r3, r9, lsl #2]
 8007fe2:	2f00      	cmp	r7, #0
 8007fe4:	d06d      	beq.n	80080c2 <ai_platform_network_process+0x36a>
 8007fe6:	696b      	ldr	r3, [r5, #20]
 8007fe8:	ea4f 1409 	mov.w	r4, r9, lsl #4
 8007fec:	f8d3 8000 	ldr.w	r8, [r3]
 8007ff0:	eb18 0a04 	adds.w	sl, r8, r4
 8007ff4:	f000 8125 	beq.w	8008242 <ai_platform_network_process+0x4ea>
 8007ff8:	f8b6 e008 	ldrh.w	lr, [r6, #8]
 8007ffc:	f8b6 b006 	ldrh.w	fp, [r6, #6]
 8008000:	f8d6 c00c 	ldr.w	ip, [r6, #12]
 8008004:	fb0b f30e 	mul.w	r3, fp, lr
 8008008:	69b8      	ldr	r0, [r7, #24]
 800800a:	fb0c f303 	mul.w	r3, ip, r3
 800800e:	6841      	ldr	r1, [r0, #4]
 8008010:	4299      	cmp	r1, r3
 8008012:	f0c0 810c 	bcc.w	800822e <ai_platform_network_process+0x4d6>
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	68da      	ldr	r2, [r3, #12]
 800801a:	455a      	cmp	r2, fp
 800801c:	f040 8107 	bne.w	800822e <ai_platform_network_process+0x4d6>
 8008020:	689a      	ldr	r2, [r3, #8]
 8008022:	4572      	cmp	r2, lr
 8008024:	f040 8103 	bne.w	800822e <ai_platform_network_process+0x4d6>
 8008028:	685b      	ldr	r3, [r3, #4]
 800802a:	459c      	cmp	ip, r3
 800802c:	f040 80ff 	bne.w	800822e <ai_platform_network_process+0x4d6>
 8008030:	6800      	ldr	r0, [r0, #0]
 8008032:	f005 fa5d 	bl	800d4f0 <ai_array_get_byte_size>
 8008036:	68fa      	ldr	r2, [r7, #12]
 8008038:	697b      	ldr	r3, [r7, #20]
 800803a:	68d2      	ldr	r2, [r2, #12]
 800803c:	68db      	ldr	r3, [r3, #12]
 800803e:	fb03 f302 	mul.w	r3, r3, r2
 8008042:	4298      	cmp	r0, r3
 8008044:	f0c0 80f3 	bcc.w	800822e <ai_platform_network_process+0x4d6>
 8008048:	69bb      	ldr	r3, [r7, #24]
 800804a:	6818      	ldr	r0, [r3, #0]
 800804c:	f005 fa04 	bl	800d458 <ai_array_to_buffer_fmt>
 8008050:	6833      	ldr	r3, [r6, #0]
 8008052:	4043      	eors	r3, r0
 8008054:	f033 437e 	bics.w	r3, r3, #4261412864	; 0xfe000000
 8008058:	f040 810e 	bne.w	8008278 <ai_platform_network_process+0x520>
 800805c:	6933      	ldr	r3, [r6, #16]
 800805e:	2b00      	cmp	r3, #0
 8008060:	f000 8101 	beq.w	8008266 <ai_platform_network_process+0x50e>
 8008064:	88b3      	ldrh	r3, [r6, #4]
 8008066:	2b00      	cmp	r3, #0
 8008068:	f000 80f4 	beq.w	8008254 <ai_platform_network_process+0x4fc>
 800806c:	9a01      	ldr	r2, [sp, #4]
 800806e:	68f9      	ldr	r1, [r7, #12]
 8008070:	429a      	cmp	r2, r3
 8008072:	68c9      	ldr	r1, [r1, #12]
 8008074:	bf38      	it	cc
 8008076:	461a      	movcc	r2, r3
 8008078:	9201      	str	r2, [sp, #4]
 800807a:	697a      	ldr	r2, [r7, #20]
 800807c:	68d3      	ldr	r3, [r2, #12]
 800807e:	fb03 f301 	mul.w	r3, r3, r1
 8008082:	f8ca 3008 	str.w	r3, [sl, #8]
 8008086:	88b2      	ldrh	r2, [r6, #4]
 8008088:	fb03 f302 	mul.w	r3, r3, r2
 800808c:	f8ca 300c 	str.w	r3, [sl, #12]
 8008090:	6931      	ldr	r1, [r6, #16]
 8008092:	f8ca 1004 	str.w	r1, [sl, #4]
 8008096:	6932      	ldr	r2, [r6, #16]
 8008098:	4413      	add	r3, r2
 800809a:	f848 3004 	str.w	r3, [r8, r4]
 800809e:	69b8      	ldr	r0, [r7, #24]
 80080a0:	6803      	ldr	r3, [r0, #0]
 80080a2:	009b      	lsls	r3, r3, #2
 80080a4:	d408      	bmi.n	80080b8 <ai_platform_network_process+0x360>
 80080a6:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 80080aa:	1a9b      	subs	r3, r3, r2
 80080ac:	4419      	add	r1, r3
 80080ae:	6081      	str	r1, [r0, #8]
 80080b0:	69bb      	ldr	r3, [r7, #24]
 80080b2:	f8da 2004 	ldr.w	r2, [sl, #4]
 80080b6:	60da      	str	r2, [r3, #12]
 80080b8:	f109 0901 	add.w	r9, r9, #1
 80080bc:	3618      	adds	r6, #24
 80080be:	89ab      	ldrh	r3, [r5, #12]
 80080c0:	e788      	b.n	8007fd4 <ai_platform_network_process+0x27c>
 80080c2:	e9dd 4300 	ldrd	r4, r3, [sp]
 80080c6:	82a3      	strh	r3, [r4, #20]
 80080c8:	f8b4 2048 	ldrh.w	r2, [r4, #72]	; 0x48
 80080cc:	2a00      	cmp	r2, #0
 80080ce:	f000 80a9 	beq.w	8008224 <ai_platform_network_process+0x4cc>
 80080d2:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
 80080d4:	2a01      	cmp	r2, #1
 80080d6:	f240 80a8 	bls.w	800822a <ai_platform_network_process+0x4d2>
 80080da:	f105 060c 	add.w	r6, r5, #12
 80080de:	f8b4 b016 	ldrh.w	fp, [r4, #22]
 80080e2:	8aa3      	ldrh	r3, [r4, #20]
 80080e4:	455b      	cmp	r3, fp
 80080e6:	f67f af32 	bls.w	8007f4e <ai_platform_network_process+0x1f6>
 80080ea:	9400      	str	r4, [sp, #0]
 80080ec:	2d00      	cmp	r5, #0
 80080ee:	d037      	beq.n	8008160 <ai_platform_network_process+0x408>
 80080f0:	882b      	ldrh	r3, [r5, #0]
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d034      	beq.n	8008160 <ai_platform_network_process+0x408>
 80080f6:	686b      	ldr	r3, [r5, #4]
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	d031      	beq.n	8008160 <ai_platform_network_process+0x408>
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d02e      	beq.n	8008160 <ai_platform_network_process+0x408>
 8008102:	f04f 0800 	mov.w	r8, #0
 8008106:	e01a      	b.n	800813e <ai_platform_network_process+0x3e6>
 8008108:	68d4      	ldr	r4, [r2, #12]
 800810a:	1b00      	subs	r0, r0, r4
 800810c:	4401      	add	r1, r0
 800810e:	6091      	str	r1, [r2, #8]
 8008110:	687a      	ldr	r2, [r7, #4]
 8008112:	699b      	ldr	r3, [r3, #24]
 8008114:	60da      	str	r2, [r3, #12]
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	f108 0801 	add.w	r8, r8, #1
 800811c:	68b9      	ldr	r1, [r7, #8]
 800811e:	f85a 2009 	ldr.w	r2, [sl, r9]
 8008122:	440b      	add	r3, r1
 8008124:	4293      	cmp	r3, r2
 8008126:	d301      	bcc.n	800812c <ai_platform_network_process+0x3d4>
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	1ad3      	subs	r3, r2, r3
 800812c:	607b      	str	r3, [r7, #4]
 800812e:	882b      	ldrh	r3, [r5, #0]
 8008130:	4598      	cmp	r8, r3
 8008132:	d215      	bcs.n	8008160 <ai_platform_network_process+0x408>
 8008134:	686b      	ldr	r3, [r5, #4]
 8008136:	b19b      	cbz	r3, 8008160 <ai_platform_network_process+0x408>
 8008138:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 800813c:	b183      	cbz	r3, 8008160 <ai_platform_network_process+0x408>
 800813e:	68a9      	ldr	r1, [r5, #8]
 8008140:	ea4f 1908 	mov.w	r9, r8, lsl #4
 8008144:	699a      	ldr	r2, [r3, #24]
 8008146:	f8d1 a000 	ldr.w	sl, [r1]
 800814a:	6814      	ldr	r4, [r2, #0]
 800814c:	eb0a 0709 	add.w	r7, sl, r9
 8008150:	6890      	ldr	r0, [r2, #8]
 8008152:	00a4      	lsls	r4, r4, #2
 8008154:	6879      	ldr	r1, [r7, #4]
 8008156:	d5d7      	bpl.n	8008108 <ai_platform_network_process+0x3b0>
 8008158:	68ba      	ldr	r2, [r7, #8]
 800815a:	f005 faa3 	bl	800d6a4 <memcpy>
 800815e:	e7da      	b.n	8008116 <ai_platform_network_process+0x3be>
 8008160:	9800      	ldr	r0, [sp, #0]
 8008162:	f001 ff73 	bl	800a04c <ai_layers_forward_all>
 8008166:	2e00      	cmp	r6, #0
 8008168:	d04a      	beq.n	8008200 <ai_platform_network_process+0x4a8>
 800816a:	8833      	ldrh	r3, [r6, #0]
 800816c:	2b00      	cmp	r3, #0
 800816e:	d047      	beq.n	8008200 <ai_platform_network_process+0x4a8>
 8008170:	6873      	ldr	r3, [r6, #4]
 8008172:	2b00      	cmp	r3, #0
 8008174:	d044      	beq.n	8008200 <ai_platform_network_process+0x4a8>
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	2b00      	cmp	r3, #0
 800817a:	d041      	beq.n	8008200 <ai_platform_network_process+0x4a8>
 800817c:	f04f 0800 	mov.w	r8, #0
 8008180:	e019      	b.n	80081b6 <ai_platform_network_process+0x45e>
 8008182:	f85a 2009 	ldr.w	r2, [sl, r9]
 8008186:	4291      	cmp	r1, r2
 8008188:	d301      	bcc.n	800818e <ai_platform_network_process+0x436>
 800818a:	68f9      	ldr	r1, [r7, #12]
 800818c:	1a51      	subs	r1, r2, r1
 800818e:	6079      	str	r1, [r7, #4]
 8008190:	f108 0801 	add.w	r8, r8, #1
 8008194:	6998      	ldr	r0, [r3, #24]
 8008196:	e9d0 2402 	ldrd	r2, r4, [r0, #8]
 800819a:	1b12      	subs	r2, r2, r4
 800819c:	440a      	add	r2, r1
 800819e:	6082      	str	r2, [r0, #8]
 80081a0:	687a      	ldr	r2, [r7, #4]
 80081a2:	699b      	ldr	r3, [r3, #24]
 80081a4:	60da      	str	r2, [r3, #12]
 80081a6:	8833      	ldrh	r3, [r6, #0]
 80081a8:	4598      	cmp	r8, r3
 80081aa:	d229      	bcs.n	8008200 <ai_platform_network_process+0x4a8>
 80081ac:	6873      	ldr	r3, [r6, #4]
 80081ae:	b33b      	cbz	r3, 8008200 <ai_platform_network_process+0x4a8>
 80081b0:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 80081b4:	b323      	cbz	r3, 8008200 <ai_platform_network_process+0x4a8>
 80081b6:	68b2      	ldr	r2, [r6, #8]
 80081b8:	ea4f 1908 	mov.w	r9, r8, lsl #4
 80081bc:	f8d3 e018 	ldr.w	lr, [r3, #24]
 80081c0:	f8d2 a000 	ldr.w	sl, [r2]
 80081c4:	f8de 1000 	ldr.w	r1, [lr]
 80081c8:	eb0a 0709 	add.w	r7, sl, r9
 80081cc:	f011 5f00 	tst.w	r1, #536870912	; 0x20000000
 80081d0:	e9d7 0201 	ldrd	r0, r2, [r7, #4]
 80081d4:	eb00 0102 	add.w	r1, r0, r2
 80081d8:	d0d3      	beq.n	8008182 <ai_platform_network_process+0x42a>
 80081da:	f8de 1008 	ldr.w	r1, [lr, #8]
 80081de:	f005 fa61 	bl	800d6a4 <memcpy>
 80081e2:	f85a 2009 	ldr.w	r2, [sl, r9]
 80081e6:	e9d7 3101 	ldrd	r3, r1, [r7, #4]
 80081ea:	440b      	add	r3, r1
 80081ec:	4293      	cmp	r3, r2
 80081ee:	d301      	bcc.n	80081f4 <ai_platform_network_process+0x49c>
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	1ad3      	subs	r3, r2, r3
 80081f4:	607b      	str	r3, [r7, #4]
 80081f6:	f108 0801 	add.w	r8, r8, #1
 80081fa:	8833      	ldrh	r3, [r6, #0]
 80081fc:	4598      	cmp	r8, r3
 80081fe:	d3d5      	bcc.n	80081ac <ai_platform_network_process+0x454>
 8008200:	9b00      	ldr	r3, [sp, #0]
 8008202:	f8b3 b016 	ldrh.w	fp, [r3, #22]
 8008206:	461a      	mov	r2, r3
 8008208:	8a9b      	ldrh	r3, [r3, #20]
 800820a:	f10b 0b01 	add.w	fp, fp, #1
 800820e:	fa1f fb8b 	uxth.w	fp, fp
 8008212:	455b      	cmp	r3, fp
 8008214:	f8a2 b016 	strh.w	fp, [r2, #22]
 8008218:	f63f af68 	bhi.w	80080ec <ai_platform_network_process+0x394>
 800821c:	4658      	mov	r0, fp
 800821e:	b003      	add	sp, #12
 8008220:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008224:	4615      	mov	r5, r2
 8008226:	4616      	mov	r6, r2
 8008228:	e759      	b.n	80080de <ai_platform_network_process+0x386>
 800822a:	2600      	movs	r6, #0
 800822c:	e757      	b.n	80080de <ai_platform_network_process+0x386>
 800822e:	9c00      	ldr	r4, [sp, #0]
 8008230:	f104 0010 	add.w	r0, r4, #16
 8008234:	2218      	movs	r2, #24
 8008236:	2113      	movs	r1, #19
 8008238:	f04f 0b00 	mov.w	fp, #0
 800823c:	f000 fba6 	bl	800898c <core_set_error>
 8008240:	e685      	b.n	8007f4e <ai_platform_network_process+0x1f6>
 8008242:	9c00      	ldr	r4, [sp, #0]
 8008244:	2217      	movs	r2, #23
 8008246:	2113      	movs	r1, #19
 8008248:	46d3      	mov	fp, sl
 800824a:	f104 0010 	add.w	r0, r4, #16
 800824e:	f000 fb9d 	bl	800898c <core_set_error>
 8008252:	e67c      	b.n	8007f4e <ai_platform_network_process+0x1f6>
 8008254:	9c00      	ldr	r4, [sp, #0]
 8008256:	2221      	movs	r2, #33	; 0x21
 8008258:	2113      	movs	r1, #19
 800825a:	469b      	mov	fp, r3
 800825c:	f104 0010 	add.w	r0, r4, #16
 8008260:	f000 fb94 	bl	800898c <core_set_error>
 8008264:	e673      	b.n	8007f4e <ai_platform_network_process+0x1f6>
 8008266:	9c00      	ldr	r4, [sp, #0]
 8008268:	2217      	movs	r2, #23
 800826a:	2113      	movs	r1, #19
 800826c:	469b      	mov	fp, r3
 800826e:	f104 0010 	add.w	r0, r4, #16
 8008272:	f000 fb8b 	bl	800898c <core_set_error>
 8008276:	e66a      	b.n	8007f4e <ai_platform_network_process+0x1f6>
 8008278:	9c00      	ldr	r4, [sp, #0]
 800827a:	2219      	movs	r2, #25
 800827c:	2113      	movs	r1, #19
 800827e:	f04f 0b00 	mov.w	fp, #0
 8008282:	f104 0010 	add.w	r0, r4, #16
 8008286:	f000 fb81 	bl	800898c <core_set_error>
 800828a:	e660      	b.n	8007f4e <ai_platform_network_process+0x1f6>
 800828c:	f104 0010 	add.w	r0, r4, #16
 8008290:	2217      	movs	r2, #23
 8008292:	2112      	movs	r1, #18
 8008294:	469b      	mov	fp, r3
 8008296:	f000 fb79 	bl	800898c <core_set_error>
 800829a:	e658      	b.n	8007f4e <ai_platform_network_process+0x1f6>
 800829c:	f104 0010 	add.w	r0, r4, #16
 80082a0:	2219      	movs	r2, #25
 80082a2:	2112      	movs	r1, #18
 80082a4:	f04f 0b00 	mov.w	fp, #0
 80082a8:	f000 fb70 	bl	800898c <core_set_error>
 80082ac:	e64f      	b.n	8007f4e <ai_platform_network_process+0x1f6>
 80082ae:	f1ba 0f00 	cmp.w	sl, #0
 80082b2:	f47f ae7f 	bne.w	8007fb4 <ai_platform_network_process+0x25c>
 80082b6:	e70d      	b.n	80080d4 <ai_platform_network_process+0x37c>

080082b8 <node_convert>:
 80082b8:	6942      	ldr	r2, [r0, #20]
 80082ba:	8813      	ldrh	r3, [r2, #0]
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d04b      	beq.n	8008358 <node_convert+0xa0>
 80082c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80082c2:	6852      	ldr	r2, [r2, #4]
 80082c4:	b083      	sub	sp, #12
 80082c6:	6855      	ldr	r5, [r2, #4]
 80082c8:	b105      	cbz	r5, 80082cc <node_convert+0x14>
 80082ca:	682d      	ldr	r5, [r5, #0]
 80082cc:	2b01      	cmp	r3, #1
 80082ce:	d940      	bls.n	8008352 <node_convert+0x9a>
 80082d0:	6916      	ldr	r6, [r2, #16]
 80082d2:	b106      	cbz	r6, 80082d6 <node_convert+0x1e>
 80082d4:	6836      	ldr	r6, [r6, #0]
 80082d6:	68ab      	ldr	r3, [r5, #8]
 80082d8:	0a1b      	lsrs	r3, r3, #8
 80082da:	f000 80e1 	beq.w	80084a0 <node_convert+0x1e8>
 80082de:	68e9      	ldr	r1, [r5, #12]
 80082e0:	2401      	movs	r4, #1
 80082e2:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 80082e6:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80082ea:	428b      	cmp	r3, r1
 80082ec:	fb02 f404 	mul.w	r4, r2, r4
 80082f0:	d1f9      	bne.n	80082e6 <node_convert+0x2e>
 80082f2:	69aa      	ldr	r2, [r5, #24]
 80082f4:	69b7      	ldr	r7, [r6, #24]
 80082f6:	6813      	ldr	r3, [r2, #0]
 80082f8:	6890      	ldr	r0, [r2, #8]
 80082fa:	f3c3 4243 	ubfx	r2, r3, #17, #4
 80082fe:	2a01      	cmp	r2, #1
 8008300:	d055      	beq.n	80083ae <node_convert+0xf6>
 8008302:	6829      	ldr	r1, [r5, #0]
 8008304:	15da      	asrs	r2, r3, #23
 8008306:	68bd      	ldr	r5, [r7, #8]
 8008308:	b341      	cbz	r1, 800835c <node_convert+0xa4>
 800830a:	684e      	ldr	r6, [r1, #4]
 800830c:	f002 0201 	and.w	r2, r2, #1
 8008310:	2e00      	cmp	r6, #0
 8008312:	f000 80c7 	beq.w	80084a4 <node_convert+0x1ec>
 8008316:	884b      	ldrh	r3, [r1, #2]
 8008318:	2b00      	cmp	r3, #0
 800831a:	f000 8085 	beq.w	8008428 <node_convert+0x170>
 800831e:	6833      	ldr	r3, [r6, #0]
 8008320:	ed93 7a00 	vldr	s14, [r3]
 8008324:	6873      	ldr	r3, [r6, #4]
 8008326:	2a00      	cmp	r2, #0
 8008328:	f000 80d3 	beq.w	80084d2 <node_convert+0x21a>
 800832c:	f993 2000 	ldrsb.w	r2, [r3]
 8008330:	b16c      	cbz	r4, 800834e <node_convert+0x96>
 8008332:	4404      	add	r4, r0
 8008334:	f910 3b01 	ldrsb.w	r3, [r0], #1
 8008338:	1a9b      	subs	r3, r3, r2
 800833a:	42a0      	cmp	r0, r4
 800833c:	ee07 3a90 	vmov	s15, r3
 8008340:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008344:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008348:	ece5 7a01 	vstmia	r5!, {s15}
 800834c:	d1f2      	bne.n	8008334 <node_convert+0x7c>
 800834e:	b003      	add	sp, #12
 8008350:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008352:	2300      	movs	r3, #0
 8008354:	685b      	ldr	r3, [r3, #4]
 8008356:	deff      	udf	#255	; 0xff
 8008358:	685b      	ldr	r3, [r3, #4]
 800835a:	deff      	udf	#255	; 0xff
 800835c:	f3c3 11c6 	ubfx	r1, r3, #7, #7
 8008360:	f003 067f 	and.w	r6, r3, #127	; 0x7f
 8008364:	f002 0201 	and.w	r2, r2, #1
 8008368:	1b8e      	subs	r6, r1, r6
 800836a:	2908      	cmp	r1, #8
 800836c:	4629      	mov	r1, r5
 800836e:	f106 0640 	add.w	r6, r6, #64	; 0x40
 8008372:	eba6 0602 	sub.w	r6, r6, r2
 8008376:	4622      	mov	r2, r4
 8008378:	d05c      	beq.n	8008434 <node_convert+0x17c>
 800837a:	f002 f8d3 	bl	800a524 <arm_q15_to_float>
 800837e:	2e00      	cmp	r6, #0
 8008380:	d0e5      	beq.n	800834e <node_convert+0x96>
 8008382:	ee07 6a90 	vmov	s15, r6
 8008386:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 800838a:	eef8 0ae7 	vcvt.f32.s32	s1, s15
 800838e:	f008 f90b 	bl	80105a8 <powf>
 8008392:	2c00      	cmp	r4, #0
 8008394:	d0db      	beq.n	800834e <node_convert+0x96>
 8008396:	2300      	movs	r3, #0
 8008398:	ecf5 7a01 	vldmia	r5!, {s15}
 800839c:	3301      	adds	r3, #1
 800839e:	ee67 7a80 	vmul.f32	s15, s15, s0
 80083a2:	429c      	cmp	r4, r3
 80083a4:	ed45 7a01 	vstr	s15, [r5, #-4]
 80083a8:	d1f6      	bne.n	8008398 <node_convert+0xe0>
 80083aa:	b003      	add	sp, #12
 80083ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80083ae:	683b      	ldr	r3, [r7, #0]
 80083b0:	6835      	ldr	r5, [r6, #0]
 80083b2:	15da      	asrs	r2, r3, #23
 80083b4:	2d00      	cmp	r5, #0
 80083b6:	f000 808e 	beq.w	80084d6 <node_convert+0x21e>
 80083ba:	6869      	ldr	r1, [r5, #4]
 80083bc:	f002 0301 	and.w	r3, r2, #1
 80083c0:	68ba      	ldr	r2, [r7, #8]
 80083c2:	2900      	cmp	r1, #0
 80083c4:	d039      	beq.n	800843a <node_convert+0x182>
 80083c6:	886d      	ldrh	r5, [r5, #2]
 80083c8:	2d00      	cmp	r5, #0
 80083ca:	d03c      	beq.n	8008446 <node_convert+0x18e>
 80083cc:	680d      	ldr	r5, [r1, #0]
 80083ce:	edd5 7a00 	vldr	s15, [r5]
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	f000 80b1 	beq.w	800853a <node_convert+0x282>
 80083d8:	684b      	ldr	r3, [r1, #4]
 80083da:	f993 3000 	ldrsb.w	r3, [r3]
 80083de:	ee07 3a10 	vmov	s14, r3
 80083e2:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80083e6:	2c00      	cmp	r4, #0
 80083e8:	d0b1      	beq.n	800834e <node_convert+0x96>
 80083ea:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 80083ee:	4414      	add	r4, r2
 80083f0:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 80083f4:	eec5 6aa7 	vdiv.f32	s13, s11, s15
 80083f8:	ecf0 7a01 	vldmia	r0!, {s15}
 80083fc:	eef0 5a47 	vmov.f32	s11, s14
 8008400:	eee7 5aa6 	vfma.f32	s11, s15, s13
 8008404:	eef5 5ac0 	vcmpe.f32	s11, #0.0
 8008408:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800840c:	db3b      	blt.n	8008486 <node_convert+0x1ce>
 800840e:	ee75 7a86 	vadd.f32	s15, s11, s12
 8008412:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8008416:	ee17 3a90 	vmov	r3, s15
 800841a:	f303 0307 	ssat	r3, #8, r3
 800841e:	f802 3b01 	strb.w	r3, [r2], #1
 8008422:	42a2      	cmp	r2, r4
 8008424:	d1e8      	bne.n	80083f8 <node_convert+0x140>
 8008426:	e792      	b.n	800834e <node_convert+0x96>
 8008428:	2a00      	cmp	r2, #0
 800842a:	d03d      	beq.n	80084a8 <node_convert+0x1f0>
 800842c:	461a      	mov	r2, r3
 800842e:	ed9f 7a48 	vldr	s14, [pc, #288]	; 8008550 <node_convert+0x298>
 8008432:	e77d      	b.n	8008330 <node_convert+0x78>
 8008434:	f002 f8de 	bl	800a5f4 <arm_q7_to_float>
 8008438:	e7a1      	b.n	800837e <node_convert+0xc6>
 800843a:	b133      	cbz	r3, 800844a <node_convert+0x192>
 800843c:	ed9f 7a44 	vldr	s14, [pc, #272]	; 8008550 <node_convert+0x298>
 8008440:	eef0 7a47 	vmov.f32	s15, s14
 8008444:	e7cf      	b.n	80083e6 <node_convert+0x12e>
 8008446:	2b00      	cmp	r3, #0
 8008448:	d1f8      	bne.n	800843c <node_convert+0x184>
 800844a:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800844e:	eddf 7a40 	vldr	s15, [pc, #256]	; 8008550 <node_convert+0x298>
 8008452:	2c00      	cmp	r4, #0
 8008454:	f43f af7b 	beq.w	800834e <node_convert+0x96>
 8008458:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800845c:	4414      	add	r4, r2
 800845e:	eec6 6a27 	vdiv.f32	s13, s12, s15
 8008462:	ecf0 7a01 	vldmia	r0!, {s15}
 8008466:	eeb0 6a47 	vmov.f32	s12, s14
 800846a:	eea6 6aa7 	vfma.f32	s12, s13, s15
 800846e:	eefd 7ac6 	vcvt.s32.f32	s15, s12
 8008472:	ee17 3a90 	vmov	r3, s15
 8008476:	f383 0308 	usat	r3, #8, r3
 800847a:	f802 3b01 	strb.w	r3, [r2], #1
 800847e:	42a2      	cmp	r2, r4
 8008480:	d1ef      	bne.n	8008462 <node_convert+0x1aa>
 8008482:	b003      	add	sp, #12
 8008484:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008486:	ee75 7ac6 	vsub.f32	s15, s11, s12
 800848a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800848e:	ee17 3a90 	vmov	r3, s15
 8008492:	f303 0307 	ssat	r3, #8, r3
 8008496:	f802 3b01 	strb.w	r3, [r2], #1
 800849a:	4294      	cmp	r4, r2
 800849c:	d1ac      	bne.n	80083f8 <node_convert+0x140>
 800849e:	e756      	b.n	800834e <node_convert+0x96>
 80084a0:	2401      	movs	r4, #1
 80084a2:	e726      	b.n	80082f2 <node_convert+0x3a>
 80084a4:	2a00      	cmp	r2, #0
 80084a6:	d13f      	bne.n	8008528 <node_convert+0x270>
 80084a8:	ed9f 7a29 	vldr	s14, [pc, #164]	; 8008550 <node_convert+0x298>
 80084ac:	2c00      	cmp	r4, #0
 80084ae:	f43f af4e 	beq.w	800834e <node_convert+0x96>
 80084b2:	4404      	add	r4, r0
 80084b4:	f810 3b01 	ldrb.w	r3, [r0], #1
 80084b8:	1a9b      	subs	r3, r3, r2
 80084ba:	42a0      	cmp	r0, r4
 80084bc:	ee07 3a90 	vmov	s15, r3
 80084c0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80084c4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80084c8:	ece5 7a01 	vstmia	r5!, {s15}
 80084cc:	d1f2      	bne.n	80084b4 <node_convert+0x1fc>
 80084ce:	b003      	add	sp, #12
 80084d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80084d2:	781a      	ldrb	r2, [r3, #0]
 80084d4:	e7ea      	b.n	80084ac <node_convert+0x1f4>
 80084d6:	f3c3 16c6 	ubfx	r6, r3, #7, #7
 80084da:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80084de:	f002 0201 	and.w	r2, r2, #1
 80084e2:	1af3      	subs	r3, r6, r3
 80084e4:	3340      	adds	r3, #64	; 0x40
 80084e6:	1a9b      	subs	r3, r3, r2
 80084e8:	d015      	beq.n	8008516 <node_convert+0x25e>
 80084ea:	425b      	negs	r3, r3
 80084ec:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 80084f0:	9001      	str	r0, [sp, #4]
 80084f2:	ee00 3a90 	vmov	s1, r3
 80084f6:	eef8 0ae0 	vcvt.f32.s32	s1, s1
 80084fa:	f008 f855 	bl	80105a8 <powf>
 80084fe:	9801      	ldr	r0, [sp, #4]
 8008500:	b14c      	cbz	r4, 8008516 <node_convert+0x25e>
 8008502:	4603      	mov	r3, r0
 8008504:	ecf3 7a01 	vldmia	r3!, {s15}
 8008508:	3501      	adds	r5, #1
 800850a:	ee67 7a80 	vmul.f32	s15, s15, s0
 800850e:	42ac      	cmp	r4, r5
 8008510:	ed43 7a01 	vstr	s15, [r3, #-4]
 8008514:	d1f6      	bne.n	8008504 <node_convert+0x24c>
 8008516:	2e08      	cmp	r6, #8
 8008518:	68b9      	ldr	r1, [r7, #8]
 800851a:	4622      	mov	r2, r4
 800851c:	d008      	beq.n	8008530 <node_convert+0x278>
 800851e:	b003      	add	sp, #12
 8008520:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8008524:	f001 be7c 	b.w	800a220 <arm_float_to_q15>
 8008528:	4632      	mov	r2, r6
 800852a:	ed9f 7a09 	vldr	s14, [pc, #36]	; 8008550 <node_convert+0x298>
 800852e:	e6ff      	b.n	8008330 <node_convert+0x78>
 8008530:	b003      	add	sp, #12
 8008532:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8008536:	f001 bf2d 	b.w	800a394 <arm_float_to_q7>
 800853a:	684b      	ldr	r3, [r1, #4]
 800853c:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8008540:	781b      	ldrb	r3, [r3, #0]
 8008542:	ee07 3a10 	vmov	s14, r3
 8008546:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 800854a:	ee37 7a26 	vadd.f32	s14, s14, s13
 800854e:	e780      	b.n	8008452 <node_convert+0x19a>
 8008550:	00000000 	.word	0x00000000

08008554 <node_convert_integer>:
 8008554:	6942      	ldr	r2, [r0, #20]
 8008556:	8813      	ldrh	r3, [r2, #0]
 8008558:	2b00      	cmp	r3, #0
 800855a:	f000 8084 	beq.w	8008666 <node_convert_integer+0x112>
 800855e:	b4f0      	push	{r4, r5, r6, r7}
 8008560:	6852      	ldr	r2, [r2, #4]
 8008562:	6855      	ldr	r5, [r2, #4]
 8008564:	b105      	cbz	r5, 8008568 <node_convert_integer+0x14>
 8008566:	682d      	ldr	r5, [r5, #0]
 8008568:	2b01      	cmp	r3, #1
 800856a:	d979      	bls.n	8008660 <node_convert_integer+0x10c>
 800856c:	6916      	ldr	r6, [r2, #16]
 800856e:	b106      	cbz	r6, 8008572 <node_convert_integer+0x1e>
 8008570:	6836      	ldr	r6, [r6, #0]
 8008572:	68ab      	ldr	r3, [r5, #8]
 8008574:	0a1b      	lsrs	r3, r3, #8
 8008576:	f000 8178 	beq.w	800886a <node_convert_integer+0x316>
 800857a:	68e8      	ldr	r0, [r5, #12]
 800857c:	2201      	movs	r2, #1
 800857e:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8008582:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008586:	4298      	cmp	r0, r3
 8008588:	fb01 f202 	mul.w	r2, r1, r2
 800858c:	d1f9      	bne.n	8008582 <node_convert_integer+0x2e>
 800858e:	0893      	lsrs	r3, r2, #2
 8008590:	682c      	ldr	r4, [r5, #0]
 8008592:	f8d6 c000 	ldr.w	ip, [r6]
 8008596:	b19c      	cbz	r4, 80085c0 <node_convert_integer+0x6c>
 8008598:	6861      	ldr	r1, [r4, #4]
 800859a:	b189      	cbz	r1, 80085c0 <node_convert_integer+0x6c>
 800859c:	8860      	ldrh	r0, [r4, #2]
 800859e:	b178      	cbz	r0, 80085c0 <node_convert_integer+0x6c>
 80085a0:	6809      	ldr	r1, [r1, #0]
 80085a2:	edd1 6a00 	vldr	s13, [r1]
 80085a6:	f1bc 0f00 	cmp.w	ip, #0
 80085aa:	d00e      	beq.n	80085ca <node_convert_integer+0x76>
 80085ac:	f8dc 1004 	ldr.w	r1, [ip, #4]
 80085b0:	b159      	cbz	r1, 80085ca <node_convert_integer+0x76>
 80085b2:	f8bc 0002 	ldrh.w	r0, [ip, #2]
 80085b6:	b140      	cbz	r0, 80085ca <node_convert_integer+0x76>
 80085b8:	6809      	ldr	r1, [r1, #0]
 80085ba:	ed91 7a00 	vldr	s14, [r1]
 80085be:	e006      	b.n	80085ce <node_convert_integer+0x7a>
 80085c0:	eddf 6abf 	vldr	s13, [pc, #764]	; 80088c0 <node_convert_integer+0x36c>
 80085c4:	f1bc 0f00 	cmp.w	ip, #0
 80085c8:	d1f0      	bne.n	80085ac <node_convert_integer+0x58>
 80085ca:	ed9f 7abd 	vldr	s14, [pc, #756]	; 80088c0 <node_convert_integer+0x36c>
 80085ce:	69a8      	ldr	r0, [r5, #24]
 80085d0:	69b7      	ldr	r7, [r6, #24]
 80085d2:	6805      	ldr	r5, [r0, #0]
 80085d4:	6839      	ldr	r1, [r7, #0]
 80085d6:	022d      	lsls	r5, r5, #8
 80085d8:	6880      	ldr	r0, [r0, #8]
 80085da:	f3c1 56c0 	ubfx	r6, r1, #23, #1
 80085de:	68b9      	ldr	r1, [r7, #8]
 80085e0:	d443      	bmi.n	800866a <node_convert_integer+0x116>
 80085e2:	2e00      	cmp	r6, #0
 80085e4:	f040 80d4 	bne.w	8008790 <node_convert_integer+0x23c>
 80085e8:	b13c      	cbz	r4, 80085fa <node_convert_integer+0xa6>
 80085ea:	6863      	ldr	r3, [r4, #4]
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	f000 815b 	beq.w	80088a8 <node_convert_integer+0x354>
 80085f2:	8864      	ldrh	r4, [r4, #2]
 80085f4:	b10c      	cbz	r4, 80085fa <node_convert_integer+0xa6>
 80085f6:	685b      	ldr	r3, [r3, #4]
 80085f8:	781c      	ldrb	r4, [r3, #0]
 80085fa:	f1bc 0f00 	cmp.w	ip, #0
 80085fe:	f000 812c 	beq.w	800885a <node_convert_integer+0x306>
 8008602:	f8dc 3004 	ldr.w	r3, [ip, #4]
 8008606:	2b00      	cmp	r3, #0
 8008608:	f000 8127 	beq.w	800885a <node_convert_integer+0x306>
 800860c:	f8bc 5002 	ldrh.w	r5, [ip, #2]
 8008610:	2d00      	cmp	r5, #0
 8008612:	f000 8122 	beq.w	800885a <node_convert_integer+0x306>
 8008616:	685b      	ldr	r3, [r3, #4]
 8008618:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800861c:	781b      	ldrb	r3, [r3, #0]
 800861e:	ee06 3a10 	vmov	s12, r3
 8008622:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 8008626:	ee36 6a27 	vadd.f32	s12, s12, s15
 800862a:	eec6 5a87 	vdiv.f32	s11, s13, s14
 800862e:	b1aa      	cbz	r2, 800865c <node_convert_integer+0x108>
 8008630:	440a      	add	r2, r1
 8008632:	f810 3b01 	ldrb.w	r3, [r0], #1
 8008636:	1b1b      	subs	r3, r3, r4
 8008638:	eeb0 7a46 	vmov.f32	s14, s12
 800863c:	ee07 3a90 	vmov	s15, r3
 8008640:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008644:	eea7 7aa5 	vfma.f32	s14, s15, s11
 8008648:	eefd 7ac7 	vcvt.s32.f32	s15, s14
 800864c:	ee17 3a90 	vmov	r3, s15
 8008650:	f383 0308 	usat	r3, #8, r3
 8008654:	f801 3b01 	strb.w	r3, [r1], #1
 8008658:	4291      	cmp	r1, r2
 800865a:	d1ea      	bne.n	8008632 <node_convert_integer+0xde>
 800865c:	bcf0      	pop	{r4, r5, r6, r7}
 800865e:	4770      	bx	lr
 8008660:	2300      	movs	r3, #0
 8008662:	685b      	ldr	r3, [r3, #4]
 8008664:	deff      	udf	#255	; 0xff
 8008666:	685b      	ldr	r3, [r3, #4]
 8008668:	deff      	udf	#255	; 0xff
 800866a:	2e00      	cmp	r6, #0
 800866c:	d047      	beq.n	80086fe <node_convert_integer+0x1aa>
 800866e:	b144      	cbz	r4, 8008682 <node_convert_integer+0x12e>
 8008670:	6863      	ldr	r3, [r4, #4]
 8008672:	2b00      	cmp	r3, #0
 8008674:	f000 8110 	beq.w	8008898 <node_convert_integer+0x344>
 8008678:	8864      	ldrh	r4, [r4, #2]
 800867a:	b114      	cbz	r4, 8008682 <node_convert_integer+0x12e>
 800867c:	685b      	ldr	r3, [r3, #4]
 800867e:	f993 4000 	ldrsb.w	r4, [r3]
 8008682:	f1bc 0f00 	cmp.w	ip, #0
 8008686:	f000 80eb 	beq.w	8008860 <node_convert_integer+0x30c>
 800868a:	f8dc 5004 	ldr.w	r5, [ip, #4]
 800868e:	2d00      	cmp	r5, #0
 8008690:	f000 80f9 	beq.w	8008886 <node_convert_integer+0x332>
 8008694:	f8bc 3002 	ldrh.w	r3, [ip, #2]
 8008698:	2b00      	cmp	r3, #0
 800869a:	f000 80ef 	beq.w	800887c <node_convert_integer+0x328>
 800869e:	686b      	ldr	r3, [r5, #4]
 80086a0:	f993 3000 	ldrsb.w	r3, [r3]
 80086a4:	ee07 3a90 	vmov	s15, r3
 80086a8:	ee86 6a87 	vdiv.f32	s12, s13, s14
 80086ac:	2a00      	cmp	r2, #0
 80086ae:	d0d5      	beq.n	800865c <node_convert_integer+0x108>
 80086b0:	440a      	add	r2, r1
 80086b2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80086b6:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 80086ba:	f910 3b01 	ldrsb.w	r3, [r0], #1
 80086be:	eef0 5a47 	vmov.f32	s11, s14
 80086c2:	1b1b      	subs	r3, r3, r4
 80086c4:	ee07 3a90 	vmov	s15, r3
 80086c8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80086cc:	eee7 5a86 	vfma.f32	s11, s15, s12
 80086d0:	eef5 5ac0 	vcmpe.f32	s11, #0.0
 80086d4:	eef0 7a65 	vmov.f32	s15, s11
 80086d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80086dc:	bfd4      	ite	le
 80086de:	ee75 7ae6 	vsuble.f32	s15, s11, s13
 80086e2:	ee77 7aa6 	vaddgt.f32	s15, s15, s13
 80086e6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80086ea:	ee17 3a90 	vmov	r3, s15
 80086ee:	f303 0307 	ssat	r3, #8, r3
 80086f2:	f801 3b01 	strb.w	r3, [r1], #1
 80086f6:	4291      	cmp	r1, r2
 80086f8:	d1df      	bne.n	80086ba <node_convert_integer+0x166>
 80086fa:	bcf0      	pop	{r4, r5, r6, r7}
 80086fc:	4770      	bx	lr
 80086fe:	b144      	cbz	r4, 8008712 <node_convert_integer+0x1be>
 8008700:	6865      	ldr	r5, [r4, #4]
 8008702:	2d00      	cmp	r5, #0
 8008704:	f000 80c2 	beq.w	800888c <node_convert_integer+0x338>
 8008708:	8864      	ldrh	r4, [r4, #2]
 800870a:	b114      	cbz	r4, 8008712 <node_convert_integer+0x1be>
 800870c:	686c      	ldr	r4, [r5, #4]
 800870e:	f994 4000 	ldrsb.w	r4, [r4]
 8008712:	f1bc 0f00 	cmp.w	ip, #0
 8008716:	d00c      	beq.n	8008732 <node_convert_integer+0x1de>
 8008718:	f8dc 6004 	ldr.w	r6, [ip, #4]
 800871c:	2e00      	cmp	r6, #0
 800871e:	f000 80b0 	beq.w	8008882 <node_convert_integer+0x32e>
 8008722:	f8bc 5002 	ldrh.w	r5, [ip, #2]
 8008726:	2d00      	cmp	r5, #0
 8008728:	f000 80a6 	beq.w	8008878 <node_convert_integer+0x324>
 800872c:	6875      	ldr	r5, [r6, #4]
 800872e:	f895 c000 	ldrb.w	ip, [r5]
 8008732:	eef4 6a47 	vcmp.f32	s13, s14
 8008736:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800873a:	d104      	bne.n	8008746 <node_convert_integer+0x1f2>
 800873c:	f104 0680 	add.w	r6, r4, #128	; 0x80
 8008740:	4566      	cmp	r6, ip
 8008742:	f000 80f8 	beq.w	8008936 <node_convert_integer+0x3e2>
 8008746:	ee07 ca90 	vmov	s15, ip
 800874a:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
 800874e:	ee86 6a87 	vdiv.f32	s12, s13, s14
 8008752:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008756:	ee77 7aa5 	vadd.f32	s15, s15, s11
 800875a:	2a00      	cmp	r2, #0
 800875c:	f43f af7e 	beq.w	800865c <node_convert_integer+0x108>
 8008760:	4402      	add	r2, r0
 8008762:	f910 3b01 	ldrsb.w	r3, [r0], #1
 8008766:	eef0 6a67 	vmov.f32	s13, s15
 800876a:	1b1b      	subs	r3, r3, r4
 800876c:	ee07 3a10 	vmov	s14, r3
 8008770:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8008774:	eee7 6a06 	vfma.f32	s13, s14, s12
 8008778:	eebd 7ae6 	vcvt.s32.f32	s14, s13
 800877c:	ee17 3a10 	vmov	r3, s14
 8008780:	f383 0308 	usat	r3, #8, r3
 8008784:	4290      	cmp	r0, r2
 8008786:	f801 3b01 	strb.w	r3, [r1], #1
 800878a:	d1ea      	bne.n	8008762 <node_convert_integer+0x20e>
 800878c:	bcf0      	pop	{r4, r5, r6, r7}
 800878e:	4770      	bx	lr
 8008790:	2c00      	cmp	r4, #0
 8008792:	d068      	beq.n	8008866 <node_convert_integer+0x312>
 8008794:	6866      	ldr	r6, [r4, #4]
 8008796:	2e00      	cmp	r6, #0
 8008798:	f000 808c 	beq.w	80088b4 <node_convert_integer+0x360>
 800879c:	8865      	ldrh	r5, [r4, #2]
 800879e:	b10d      	cbz	r5, 80087a4 <node_convert_integer+0x250>
 80087a0:	6875      	ldr	r5, [r6, #4]
 80087a2:	782d      	ldrb	r5, [r5, #0]
 80087a4:	f1bc 0f00 	cmp.w	ip, #0
 80087a8:	d061      	beq.n	800886e <node_convert_integer+0x31a>
 80087aa:	f8dc 7004 	ldr.w	r7, [ip, #4]
 80087ae:	2f00      	cmp	r7, #0
 80087b0:	d078      	beq.n	80088a4 <node_convert_integer+0x350>
 80087b2:	f8bc 6002 	ldrh.w	r6, [ip, #2]
 80087b6:	b116      	cbz	r6, 80087be <node_convert_integer+0x26a>
 80087b8:	687e      	ldr	r6, [r7, #4]
 80087ba:	f996 6000 	ldrsb.w	r6, [r6]
 80087be:	eef4 6a47 	vcmp.f32	s13, s14
 80087c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80087c6:	d102      	bne.n	80087ce <node_convert_integer+0x27a>
 80087c8:	3d80      	subs	r5, #128	; 0x80
 80087ca:	42b5      	cmp	r5, r6
 80087cc:	d07a      	beq.n	80088c4 <node_convert_integer+0x370>
 80087ce:	b13c      	cbz	r4, 80087e0 <node_convert_integer+0x28c>
 80087d0:	6863      	ldr	r3, [r4, #4]
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	f000 80ce 	beq.w	8008974 <node_convert_integer+0x420>
 80087d8:	8864      	ldrh	r4, [r4, #2]
 80087da:	b10c      	cbz	r4, 80087e0 <node_convert_integer+0x28c>
 80087dc:	685b      	ldr	r3, [r3, #4]
 80087de:	781c      	ldrb	r4, [r3, #0]
 80087e0:	f1bc 0f00 	cmp.w	ip, #0
 80087e4:	d045      	beq.n	8008872 <node_convert_integer+0x31e>
 80087e6:	f8dc 5004 	ldr.w	r5, [ip, #4]
 80087ea:	2d00      	cmp	r5, #0
 80087ec:	f000 80bf 	beq.w	800896e <node_convert_integer+0x41a>
 80087f0:	f8bc 3002 	ldrh.w	r3, [ip, #2]
 80087f4:	2b00      	cmp	r3, #0
 80087f6:	d05f      	beq.n	80088b8 <node_convert_integer+0x364>
 80087f8:	686b      	ldr	r3, [r5, #4]
 80087fa:	f993 3000 	ldrsb.w	r3, [r3]
 80087fe:	ee07 3a90 	vmov	s15, r3
 8008802:	ee86 6a87 	vdiv.f32	s12, s13, s14
 8008806:	2a00      	cmp	r2, #0
 8008808:	f43f af28 	beq.w	800865c <node_convert_integer+0x108>
 800880c:	440a      	add	r2, r1
 800880e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8008812:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8008816:	f810 3b01 	ldrb.w	r3, [r0], #1
 800881a:	eef0 5a47 	vmov.f32	s11, s14
 800881e:	1b1b      	subs	r3, r3, r4
 8008820:	ee07 3a90 	vmov	s15, r3
 8008824:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008828:	eee7 5a86 	vfma.f32	s11, s15, s12
 800882c:	eef5 5ac0 	vcmpe.f32	s11, #0.0
 8008830:	eef0 7a65 	vmov.f32	s15, s11
 8008834:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008838:	bfd4      	ite	le
 800883a:	ee75 7ae6 	vsuble.f32	s15, s11, s13
 800883e:	ee77 7aa6 	vaddgt.f32	s15, s15, s13
 8008842:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8008846:	ee17 3a90 	vmov	r3, s15
 800884a:	f303 0307 	ssat	r3, #8, r3
 800884e:	f801 3b01 	strb.w	r3, [r1], #1
 8008852:	4291      	cmp	r1, r2
 8008854:	d1df      	bne.n	8008816 <node_convert_integer+0x2c2>
 8008856:	bcf0      	pop	{r4, r5, r6, r7}
 8008858:	4770      	bx	lr
 800885a:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 800885e:	e6e4      	b.n	800862a <node_convert_integer+0xd6>
 8008860:	ee07 ca90 	vmov	s15, ip
 8008864:	e720      	b.n	80086a8 <node_convert_integer+0x154>
 8008866:	4625      	mov	r5, r4
 8008868:	e79c      	b.n	80087a4 <node_convert_integer+0x250>
 800886a:	2201      	movs	r2, #1
 800886c:	e690      	b.n	8008590 <node_convert_integer+0x3c>
 800886e:	4666      	mov	r6, ip
 8008870:	e7a5      	b.n	80087be <node_convert_integer+0x26a>
 8008872:	ee07 ca90 	vmov	s15, ip
 8008876:	e7c4      	b.n	8008802 <node_convert_integer+0x2ae>
 8008878:	46ac      	mov	ip, r5
 800887a:	e75a      	b.n	8008732 <node_convert_integer+0x1de>
 800887c:	ee07 3a90 	vmov	s15, r3
 8008880:	e712      	b.n	80086a8 <node_convert_integer+0x154>
 8008882:	46b4      	mov	ip, r6
 8008884:	e755      	b.n	8008732 <node_convert_integer+0x1de>
 8008886:	ee07 5a90 	vmov	s15, r5
 800888a:	e70d      	b.n	80086a8 <node_convert_integer+0x154>
 800888c:	462c      	mov	r4, r5
 800888e:	f1bc 0f00 	cmp.w	ip, #0
 8008892:	f47f af41 	bne.w	8008718 <node_convert_integer+0x1c4>
 8008896:	e74c      	b.n	8008732 <node_convert_integer+0x1de>
 8008898:	461c      	mov	r4, r3
 800889a:	f1bc 0f00 	cmp.w	ip, #0
 800889e:	f47f aef4 	bne.w	800868a <node_convert_integer+0x136>
 80088a2:	e7dd      	b.n	8008860 <node_convert_integer+0x30c>
 80088a4:	463e      	mov	r6, r7
 80088a6:	e78a      	b.n	80087be <node_convert_integer+0x26a>
 80088a8:	461c      	mov	r4, r3
 80088aa:	f1bc 0f00 	cmp.w	ip, #0
 80088ae:	f47f aea8 	bne.w	8008602 <node_convert_integer+0xae>
 80088b2:	e7d2      	b.n	800885a <node_convert_integer+0x306>
 80088b4:	4635      	mov	r5, r6
 80088b6:	e775      	b.n	80087a4 <node_convert_integer+0x250>
 80088b8:	ee07 3a90 	vmov	s15, r3
 80088bc:	e7a1      	b.n	8008802 <node_convert_integer+0x2ae>
 80088be:	bf00      	nop
 80088c0:	00000000 	.word	0x00000000
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	d057      	beq.n	8008978 <node_convert_integer+0x424>
 80088c8:	009b      	lsls	r3, r3, #2
 80088ca:	460f      	mov	r7, r1
 80088cc:	f04f 1680 	mov.w	r6, #8388736	; 0x800080
 80088d0:	eb00 0c03 	add.w	ip, r0, r3
 80088d4:	f850 4b04 	ldr.w	r4, [r0], #4
 80088d8:	ea4f 2534 	mov.w	r5, r4, ror #8
 80088dc:	fa3f f585 	uxtb16	r5, r5
 80088e0:	fad5 f506 	ssub16	r5, r5, r6
 80088e4:	fa3f f484 	uxtb16	r4, r4
 80088e8:	fad4 f406 	ssub16	r4, r4, r6
 80088ec:	022d      	lsls	r5, r5, #8
 80088ee:	f004 14ff 	and.w	r4, r4, #16711935	; 0xff00ff
 80088f2:	4560      	cmp	r0, ip
 80088f4:	f005 25ff 	and.w	r5, r5, #4278255360	; 0xff00ff00
 80088f8:	ea44 0405 	orr.w	r4, r4, r5
 80088fc:	f847 4b04 	str.w	r4, [r7], #4
 8008900:	d1e8      	bne.n	80088d4 <node_convert_integer+0x380>
 8008902:	4419      	add	r1, r3
 8008904:	f012 0203 	ands.w	r2, r2, #3
 8008908:	f43f aea8 	beq.w	800865c <node_convert_integer+0x108>
 800890c:	f89c 3000 	ldrb.w	r3, [ip]
 8008910:	2a01      	cmp	r2, #1
 8008912:	f1a3 0380 	sub.w	r3, r3, #128	; 0x80
 8008916:	700b      	strb	r3, [r1, #0]
 8008918:	f43f aea0 	beq.w	800865c <node_convert_integer+0x108>
 800891c:	f89c 3001 	ldrb.w	r3, [ip, #1]
 8008920:	2a03      	cmp	r2, #3
 8008922:	f1a3 0380 	sub.w	r3, r3, #128	; 0x80
 8008926:	704b      	strb	r3, [r1, #1]
 8008928:	f47f ae98 	bne.w	800865c <node_convert_integer+0x108>
 800892c:	f89c 3002 	ldrb.w	r3, [ip, #2]
 8008930:	3b80      	subs	r3, #128	; 0x80
 8008932:	708b      	strb	r3, [r1, #2]
 8008934:	e692      	b.n	800865c <node_convert_integer+0x108>
 8008936:	b1fb      	cbz	r3, 8008978 <node_convert_integer+0x424>
 8008938:	009b      	lsls	r3, r3, #2
 800893a:	460f      	mov	r7, r1
 800893c:	f04f 1680 	mov.w	r6, #8388736	; 0x800080
 8008940:	eb00 0c03 	add.w	ip, r0, r3
 8008944:	f850 4b04 	ldr.w	r4, [r0], #4
 8008948:	ea4f 2534 	mov.w	r5, r4, ror #8
 800894c:	fa2f f585 	sxtb16	r5, r5
 8008950:	fa95 f506 	sadd16	r5, r5, r6
 8008954:	fa2f f484 	sxtb16	r4, r4
 8008958:	fa94 f406 	sadd16	r4, r4, r6
 800895c:	f004 14ff 	and.w	r4, r4, #16711935	; 0xff00ff
 8008960:	4560      	cmp	r0, ip
 8008962:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
 8008966:	f847 4b04 	str.w	r4, [r7], #4
 800896a:	d1eb      	bne.n	8008944 <node_convert_integer+0x3f0>
 800896c:	e7c9      	b.n	8008902 <node_convert_integer+0x3ae>
 800896e:	ee07 5a90 	vmov	s15, r5
 8008972:	e746      	b.n	8008802 <node_convert_integer+0x2ae>
 8008974:	461c      	mov	r4, r3
 8008976:	e733      	b.n	80087e0 <node_convert_integer+0x28c>
 8008978:	4684      	mov	ip, r0
 800897a:	e7c3      	b.n	8008904 <node_convert_integer+0x3b0>

0800897c <core_init>:
 800897c:	2001      	movs	r0, #1
 800897e:	4770      	bx	lr

08008980 <core_get_error>:
 8008980:	4603      	mov	r3, r0
 8008982:	2200      	movs	r2, #0
 8008984:	6800      	ldr	r0, [r0, #0]
 8008986:	601a      	str	r2, [r3, #0]
 8008988:	4770      	bx	lr
 800898a:	bf00      	nop

0800898c <core_set_error>:
 800898c:	4603      	mov	r3, r0
 800898e:	7800      	ldrb	r0, [r0, #0]
 8008990:	b930      	cbnz	r0, 80089a0 <core_set_error+0x14>
 8008992:	7019      	strb	r1, [r3, #0]
 8008994:	2001      	movs	r0, #1
 8008996:	6819      	ldr	r1, [r3, #0]
 8008998:	f362 211f 	bfi	r1, r2, #8, #24
 800899c:	6019      	str	r1, [r3, #0]
 800899e:	4770      	bx	lr
 80089a0:	2000      	movs	r0, #0
 80089a2:	4770      	bx	lr

080089a4 <ai_dict8_dot_array_f32>:
 80089a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80089a8:	9d06      	ldr	r5, [sp, #24]
 80089aa:	4c88      	ldr	r4, [pc, #544]	; (8008bcc <ai_dict8_dot_array_f32+0x228>)
 80089ac:	2d07      	cmp	r5, #7
 80089ae:	442c      	add	r4, r5
 80089b0:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80089b4:	f104 0620 	add.w	r6, r4, #32
 80089b8:	d817      	bhi.n	80089ea <ai_dict8_dot_array_f32+0x46>
 80089ba:	42b3      	cmp	r3, r6
 80089bc:	ed9f 7a84 	vldr	s14, [pc, #528]	; 8008bd0 <ai_dict8_dot_array_f32+0x22c>
 80089c0:	d20b      	bcs.n	80089da <ai_dict8_dot_array_f32+0x36>
 80089c2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80089c6:	ecf3 7a01 	vldmia	r3!, {s15}
 80089ca:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 80089ce:	42b3      	cmp	r3, r6
 80089d0:	edd4 6a00 	vldr	s13, [r4]
 80089d4:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80089d8:	d3f3      	bcc.n	80089c2 <ai_dict8_dot_array_f32+0x1e>
 80089da:	edd0 7a00 	vldr	s15, [r0]
 80089de:	ee37 7a87 	vadd.f32	s14, s15, s14
 80089e2:	ed80 7a00 	vstr	s14, [r0]
 80089e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80089ea:	f001 0503 	and.w	r5, r1, #3
 80089ee:	2d02      	cmp	r5, #2
 80089f0:	f000 80f0 	beq.w	8008bd4 <ai_dict8_dot_array_f32+0x230>
 80089f4:	2d03      	cmp	r5, #3
 80089f6:	f000 81ff 	beq.w	8008df8 <ai_dict8_dot_array_f32+0x454>
 80089fa:	2d01      	cmp	r5, #1
 80089fc:	f000 81f0 	beq.w	8008de0 <ai_dict8_dot_array_f32+0x43c>
 8008a00:	42a3      	cmp	r3, r4
 8008a02:	f200 81fc 	bhi.w	8008dfe <ai_dict8_dot_array_f32+0x45a>
 8008a06:	1ae4      	subs	r4, r4, r3
 8008a08:	f101 0810 	add.w	r8, r1, #16
 8008a0c:	f101 0508 	add.w	r5, r1, #8
 8008a10:	f103 0720 	add.w	r7, r3, #32
 8008a14:	0964      	lsrs	r4, r4, #5
 8008a16:	ed9f 7a6e 	vldr	s14, [pc, #440]	; 8008bd0 <ai_dict8_dot_array_f32+0x22c>
 8008a1a:	eb08 08c4 	add.w	r8, r8, r4, lsl #3
 8008a1e:	f815 ec07 	ldrb.w	lr, [r5, #-7]
 8008a22:	3508      	adds	r5, #8
 8008a24:	f815 cc10 	ldrb.w	ip, [r5, #-16]
 8008a28:	3720      	adds	r7, #32
 8008a2a:	eb02 0e8e 	add.w	lr, r2, lr, lsl #2
 8008a2e:	ed57 5a0f 	vldr	s11, [r7, #-60]	; 0xffffffc4
 8008a32:	eb02 0c8c 	add.w	ip, r2, ip, lsl #2
 8008a36:	ed17 6a10 	vldr	s12, [r7, #-64]	; 0xffffffc0
 8008a3a:	edde 7a00 	vldr	s15, [lr]
 8008a3e:	ed57 6a0e 	vldr	s13, [r7, #-56]	; 0xffffffc8
 8008a42:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8008a46:	eddc 5a00 	vldr	s11, [ip]
 8008a4a:	f815 cc0e 	ldrb.w	ip, [r5, #-14]
 8008a4e:	ed17 5a0d 	vldr	s10, [r7, #-52]	; 0xffffffcc
 8008a52:	eee5 7a86 	vfma.f32	s15, s11, s12
 8008a56:	eb02 0c8c 	add.w	ip, r2, ip, lsl #2
 8008a5a:	f815 ec0c 	ldrb.w	lr, [r5, #-12]
 8008a5e:	ed9c 4a00 	vldr	s8, [ip]
 8008a62:	f815 cc0d 	ldrb.w	ip, [r5, #-13]
 8008a66:	eb02 0e8e 	add.w	lr, r2, lr, lsl #2
 8008a6a:	ed17 6a0c 	vldr	s12, [r7, #-48]	; 0xffffffd0
 8008a6e:	eb02 0c8c 	add.w	ip, r2, ip, lsl #2
 8008a72:	ed57 4a0b 	vldr	s9, [r7, #-44]	; 0xffffffd4
 8008a76:	eee4 7a26 	vfma.f32	s15, s8, s13
 8008a7a:	ed57 5a0a 	vldr	s11, [r7, #-40]	; 0xffffffd8
 8008a7e:	ed9c 4a00 	vldr	s8, [ip]
 8008a82:	f815 cc0b 	ldrb.w	ip, [r5, #-11]
 8008a86:	ed57 6a09 	vldr	s13, [r7, #-36]	; 0xffffffdc
 8008a8a:	eb02 0c8c 	add.w	ip, r2, ip, lsl #2
 8008a8e:	eee4 7a05 	vfma.f32	s15, s8, s10
 8008a92:	ed9e 5a00 	vldr	s10, [lr]
 8008a96:	ed9c 4a00 	vldr	s8, [ip]
 8008a9a:	f815 ec0a 	ldrb.w	lr, [r5, #-10]
 8008a9e:	f815 cc09 	ldrb.w	ip, [r5, #-9]
 8008aa2:	4545      	cmp	r5, r8
 8008aa4:	eb02 0e8e 	add.w	lr, r2, lr, lsl #2
 8008aa8:	eb02 0c8c 	add.w	ip, r2, ip, lsl #2
 8008aac:	eee5 7a06 	vfma.f32	s15, s10, s12
 8008ab0:	ed9e 5a00 	vldr	s10, [lr]
 8008ab4:	ed9c 6a00 	vldr	s12, [ip]
 8008ab8:	eee4 7a24 	vfma.f32	s15, s8, s9
 8008abc:	eee5 7a25 	vfma.f32	s15, s10, s11
 8008ac0:	eee6 7a26 	vfma.f32	s15, s12, s13
 8008ac4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008ac8:	d1a9      	bne.n	8008a1e <ai_dict8_dot_array_f32+0x7a>
 8008aca:	3401      	adds	r4, #1
 8008acc:	eb01 01c4 	add.w	r1, r1, r4, lsl #3
 8008ad0:	eb03 1344 	add.w	r3, r3, r4, lsl #5
 8008ad4:	42b3      	cmp	r3, r6
 8008ad6:	d280      	bcs.n	80089da <ai_dict8_dot_array_f32+0x36>
 8008ad8:	461c      	mov	r4, r3
 8008ada:	780d      	ldrb	r5, [r1, #0]
 8008adc:	ecf4 6a01 	vldmia	r4!, {s13}
 8008ae0:	eb02 0585 	add.w	r5, r2, r5, lsl #2
 8008ae4:	42a6      	cmp	r6, r4
 8008ae6:	edd5 7a00 	vldr	s15, [r5]
 8008aea:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8008aee:	f67f af74 	bls.w	80089da <ai_dict8_dot_array_f32+0x36>
 8008af2:	784d      	ldrb	r5, [r1, #1]
 8008af4:	f103 0408 	add.w	r4, r3, #8
 8008af8:	edd3 6a01 	vldr	s13, [r3, #4]
 8008afc:	eb02 0585 	add.w	r5, r2, r5, lsl #2
 8008b00:	42a6      	cmp	r6, r4
 8008b02:	edd5 7a00 	vldr	s15, [r5]
 8008b06:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8008b0a:	f67f af66 	bls.w	80089da <ai_dict8_dot_array_f32+0x36>
 8008b0e:	788d      	ldrb	r5, [r1, #2]
 8008b10:	f103 040c 	add.w	r4, r3, #12
 8008b14:	edd3 6a02 	vldr	s13, [r3, #8]
 8008b18:	eb02 0585 	add.w	r5, r2, r5, lsl #2
 8008b1c:	42a6      	cmp	r6, r4
 8008b1e:	edd5 7a00 	vldr	s15, [r5]
 8008b22:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8008b26:	f67f af58 	bls.w	80089da <ai_dict8_dot_array_f32+0x36>
 8008b2a:	78cd      	ldrb	r5, [r1, #3]
 8008b2c:	f103 0410 	add.w	r4, r3, #16
 8008b30:	edd3 6a03 	vldr	s13, [r3, #12]
 8008b34:	eb02 0585 	add.w	r5, r2, r5, lsl #2
 8008b38:	42a6      	cmp	r6, r4
 8008b3a:	edd5 7a00 	vldr	s15, [r5]
 8008b3e:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8008b42:	f67f af4a 	bls.w	80089da <ai_dict8_dot_array_f32+0x36>
 8008b46:	790d      	ldrb	r5, [r1, #4]
 8008b48:	f103 0414 	add.w	r4, r3, #20
 8008b4c:	edd3 6a04 	vldr	s13, [r3, #16]
 8008b50:	eb02 0585 	add.w	r5, r2, r5, lsl #2
 8008b54:	42a6      	cmp	r6, r4
 8008b56:	edd5 7a00 	vldr	s15, [r5]
 8008b5a:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8008b5e:	f67f af3c 	bls.w	80089da <ai_dict8_dot_array_f32+0x36>
 8008b62:	794d      	ldrb	r5, [r1, #5]
 8008b64:	f103 0418 	add.w	r4, r3, #24
 8008b68:	edd3 6a05 	vldr	s13, [r3, #20]
 8008b6c:	eb02 0585 	add.w	r5, r2, r5, lsl #2
 8008b70:	42a6      	cmp	r6, r4
 8008b72:	edd5 7a00 	vldr	s15, [r5]
 8008b76:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8008b7a:	f67f af2e 	bls.w	80089da <ai_dict8_dot_array_f32+0x36>
 8008b7e:	798d      	ldrb	r5, [r1, #6]
 8008b80:	f103 041c 	add.w	r4, r3, #28
 8008b84:	edd3 6a06 	vldr	s13, [r3, #24]
 8008b88:	eb02 0585 	add.w	r5, r2, r5, lsl #2
 8008b8c:	42a6      	cmp	r6, r4
 8008b8e:	edd5 7a00 	vldr	s15, [r5]
 8008b92:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8008b96:	f67f af20 	bls.w	80089da <ai_dict8_dot_array_f32+0x36>
 8008b9a:	79cd      	ldrb	r5, [r1, #7]
 8008b9c:	f103 0420 	add.w	r4, r3, #32
 8008ba0:	edd3 6a07 	vldr	s13, [r3, #28]
 8008ba4:	eb02 0585 	add.w	r5, r2, r5, lsl #2
 8008ba8:	42a6      	cmp	r6, r4
 8008baa:	edd5 7a00 	vldr	s15, [r5]
 8008bae:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8008bb2:	f67f af12 	bls.w	80089da <ai_dict8_dot_array_f32+0x36>
 8008bb6:	7a09      	ldrb	r1, [r1, #8]
 8008bb8:	edd3 7a08 	vldr	s15, [r3, #32]
 8008bbc:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 8008bc0:	edd2 6a00 	vldr	s13, [r2]
 8008bc4:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8008bc8:	e707      	b.n	80089da <ai_dict8_dot_array_f32+0x36>
 8008bca:	bf00      	nop
 8008bcc:	3ffffff8 	.word	0x3ffffff8
 8008bd0:	00000000 	.word	0x00000000
 8008bd4:	ed1f 7a02 	vldr	s14, [pc, #-8]	; 8008bd0 <ai_dict8_dot_array_f32+0x22c>
 8008bd8:	780d      	ldrb	r5, [r1, #0]
 8008bda:	3304      	adds	r3, #4
 8008bdc:	ed53 7a01 	vldr	s15, [r3, #-4]
 8008be0:	3101      	adds	r1, #1
 8008be2:	eb02 0585 	add.w	r5, r2, r5, lsl #2
 8008be6:	edd5 6a00 	vldr	s13, [r5]
 8008bea:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8008bee:	780d      	ldrb	r5, [r1, #0]
 8008bf0:	1d1f      	adds	r7, r3, #4
 8008bf2:	edd3 7a00 	vldr	s15, [r3]
 8008bf6:	f101 0c01 	add.w	ip, r1, #1
 8008bfa:	eb02 0585 	add.w	r5, r2, r5, lsl #2
 8008bfe:	42bc      	cmp	r4, r7
 8008c00:	edd5 6a00 	vldr	s13, [r5]
 8008c04:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8008c08:	d365      	bcc.n	8008cd6 <ai_dict8_dot_array_f32+0x332>
 8008c0a:	3324      	adds	r3, #36	; 0x24
 8008c0c:	f101 0e11 	add.w	lr, r1, #17
 8008c10:	3109      	adds	r1, #9
 8008c12:	eba6 0803 	sub.w	r8, r6, r3
 8008c16:	ea4f 1858 	mov.w	r8, r8, lsr #5
 8008c1a:	eb0e 0ec8 	add.w	lr, lr, r8, lsl #3
 8008c1e:	f811 5c07 	ldrb.w	r5, [r1, #-7]
 8008c22:	3108      	adds	r1, #8
 8008c24:	f811 4c10 	ldrb.w	r4, [r1, #-16]
 8008c28:	3320      	adds	r3, #32
 8008c2a:	eb02 0585 	add.w	r5, r2, r5, lsl #2
 8008c2e:	ed53 5a0f 	vldr	s11, [r3, #-60]	; 0xffffffc4
 8008c32:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 8008c36:	ed13 6a10 	vldr	s12, [r3, #-64]	; 0xffffffc0
 8008c3a:	edd5 7a00 	vldr	s15, [r5]
 8008c3e:	ed53 6a0e 	vldr	s13, [r3, #-56]	; 0xffffffc8
 8008c42:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8008c46:	edd4 5a00 	vldr	s11, [r4]
 8008c4a:	f811 4c0e 	ldrb.w	r4, [r1, #-14]
 8008c4e:	ed13 5a0d 	vldr	s10, [r3, #-52]	; 0xffffffcc
 8008c52:	eee5 7a86 	vfma.f32	s15, s11, s12
 8008c56:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 8008c5a:	f811 5c0c 	ldrb.w	r5, [r1, #-12]
 8008c5e:	ed94 4a00 	vldr	s8, [r4]
 8008c62:	f811 4c0d 	ldrb.w	r4, [r1, #-13]
 8008c66:	eb02 0585 	add.w	r5, r2, r5, lsl #2
 8008c6a:	ed13 6a0c 	vldr	s12, [r3, #-48]	; 0xffffffd0
 8008c6e:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 8008c72:	ed53 4a0b 	vldr	s9, [r3, #-44]	; 0xffffffd4
 8008c76:	eee4 7a26 	vfma.f32	s15, s8, s13
 8008c7a:	ed53 5a0a 	vldr	s11, [r3, #-40]	; 0xffffffd8
 8008c7e:	ed94 4a00 	vldr	s8, [r4]
 8008c82:	f811 4c0b 	ldrb.w	r4, [r1, #-11]
 8008c86:	ed53 6a09 	vldr	s13, [r3, #-36]	; 0xffffffdc
 8008c8a:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 8008c8e:	eee4 7a05 	vfma.f32	s15, s8, s10
 8008c92:	ed95 5a00 	vldr	s10, [r5]
 8008c96:	ed94 4a00 	vldr	s8, [r4]
 8008c9a:	f811 5c0a 	ldrb.w	r5, [r1, #-10]
 8008c9e:	f811 4c09 	ldrb.w	r4, [r1, #-9]
 8008ca2:	458e      	cmp	lr, r1
 8008ca4:	eb02 0585 	add.w	r5, r2, r5, lsl #2
 8008ca8:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 8008cac:	eee5 7a06 	vfma.f32	s15, s10, s12
 8008cb0:	ed95 5a00 	vldr	s10, [r5]
 8008cb4:	ed94 6a00 	vldr	s12, [r4]
 8008cb8:	eee4 7a24 	vfma.f32	s15, s8, s9
 8008cbc:	eee5 7a25 	vfma.f32	s15, s10, s11
 8008cc0:	eee6 7a26 	vfma.f32	s15, s12, s13
 8008cc4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008cc8:	d1a9      	bne.n	8008c1e <ai_dict8_dot_array_f32+0x27a>
 8008cca:	f108 0801 	add.w	r8, r8, #1
 8008cce:	eb0c 0cc8 	add.w	ip, ip, r8, lsl #3
 8008cd2:	eb07 1748 	add.w	r7, r7, r8, lsl #5
 8008cd6:	42b7      	cmp	r7, r6
 8008cd8:	f4bf ae7f 	bcs.w	80089da <ai_dict8_dot_array_f32+0x36>
 8008cdc:	463b      	mov	r3, r7
 8008cde:	f89c 1000 	ldrb.w	r1, [ip]
 8008ce2:	ecf3 6a01 	vldmia	r3!, {s13}
 8008ce6:	eb02 0181 	add.w	r1, r2, r1, lsl #2
 8008cea:	429e      	cmp	r6, r3
 8008cec:	edd1 7a00 	vldr	s15, [r1]
 8008cf0:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8008cf4:	f67f ae71 	bls.w	80089da <ai_dict8_dot_array_f32+0x36>
 8008cf8:	f89c 1001 	ldrb.w	r1, [ip, #1]
 8008cfc:	f107 0308 	add.w	r3, r7, #8
 8008d00:	edd7 6a01 	vldr	s13, [r7, #4]
 8008d04:	eb02 0181 	add.w	r1, r2, r1, lsl #2
 8008d08:	429e      	cmp	r6, r3
 8008d0a:	edd1 7a00 	vldr	s15, [r1]
 8008d0e:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8008d12:	f67f ae62 	bls.w	80089da <ai_dict8_dot_array_f32+0x36>
 8008d16:	f89c 1002 	ldrb.w	r1, [ip, #2]
 8008d1a:	f107 030c 	add.w	r3, r7, #12
 8008d1e:	edd7 6a02 	vldr	s13, [r7, #8]
 8008d22:	eb02 0181 	add.w	r1, r2, r1, lsl #2
 8008d26:	429e      	cmp	r6, r3
 8008d28:	edd1 7a00 	vldr	s15, [r1]
 8008d2c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8008d30:	f67f ae53 	bls.w	80089da <ai_dict8_dot_array_f32+0x36>
 8008d34:	f89c 1003 	ldrb.w	r1, [ip, #3]
 8008d38:	f107 0310 	add.w	r3, r7, #16
 8008d3c:	edd7 6a03 	vldr	s13, [r7, #12]
 8008d40:	eb02 0181 	add.w	r1, r2, r1, lsl #2
 8008d44:	429e      	cmp	r6, r3
 8008d46:	edd1 7a00 	vldr	s15, [r1]
 8008d4a:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8008d4e:	f67f ae44 	bls.w	80089da <ai_dict8_dot_array_f32+0x36>
 8008d52:	f89c 1004 	ldrb.w	r1, [ip, #4]
 8008d56:	f107 0314 	add.w	r3, r7, #20
 8008d5a:	edd7 6a04 	vldr	s13, [r7, #16]
 8008d5e:	eb02 0181 	add.w	r1, r2, r1, lsl #2
 8008d62:	429e      	cmp	r6, r3
 8008d64:	edd1 7a00 	vldr	s15, [r1]
 8008d68:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8008d6c:	f67f ae35 	bls.w	80089da <ai_dict8_dot_array_f32+0x36>
 8008d70:	f89c 1005 	ldrb.w	r1, [ip, #5]
 8008d74:	f107 0318 	add.w	r3, r7, #24
 8008d78:	edd7 6a05 	vldr	s13, [r7, #20]
 8008d7c:	eb02 0181 	add.w	r1, r2, r1, lsl #2
 8008d80:	429e      	cmp	r6, r3
 8008d82:	edd1 7a00 	vldr	s15, [r1]
 8008d86:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8008d8a:	f67f ae26 	bls.w	80089da <ai_dict8_dot_array_f32+0x36>
 8008d8e:	f89c 1006 	ldrb.w	r1, [ip, #6]
 8008d92:	f107 031c 	add.w	r3, r7, #28
 8008d96:	edd7 6a06 	vldr	s13, [r7, #24]
 8008d9a:	eb02 0181 	add.w	r1, r2, r1, lsl #2
 8008d9e:	429e      	cmp	r6, r3
 8008da0:	edd1 7a00 	vldr	s15, [r1]
 8008da4:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8008da8:	f67f ae17 	bls.w	80089da <ai_dict8_dot_array_f32+0x36>
 8008dac:	f89c 1007 	ldrb.w	r1, [ip, #7]
 8008db0:	f107 0320 	add.w	r3, r7, #32
 8008db4:	edd7 6a07 	vldr	s13, [r7, #28]
 8008db8:	eb02 0181 	add.w	r1, r2, r1, lsl #2
 8008dbc:	429e      	cmp	r6, r3
 8008dbe:	edd1 7a00 	vldr	s15, [r1]
 8008dc2:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8008dc6:	f67f ae08 	bls.w	80089da <ai_dict8_dot_array_f32+0x36>
 8008dca:	f89c 3008 	ldrb.w	r3, [ip, #8]
 8008dce:	edd7 7a08 	vldr	s15, [r7, #32]
 8008dd2:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8008dd6:	edd2 6a00 	vldr	s13, [r2]
 8008dda:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8008dde:	e5fc      	b.n	80089da <ai_dict8_dot_array_f32+0x36>
 8008de0:	780d      	ldrb	r5, [r1, #0]
 8008de2:	3304      	adds	r3, #4
 8008de4:	ed53 7a01 	vldr	s15, [r3, #-4]
 8008de8:	3101      	adds	r1, #1
 8008dea:	eb02 0585 	add.w	r5, r2, r5, lsl #2
 8008dee:	ed95 7a00 	vldr	s14, [r5]
 8008df2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008df6:	e6ef      	b.n	8008bd8 <ai_dict8_dot_array_f32+0x234>
 8008df8:	ed1f 7a8b 	vldr	s14, [pc, #-556]	; 8008bd0 <ai_dict8_dot_array_f32+0x22c>
 8008dfc:	e6f7      	b.n	8008bee <ai_dict8_dot_array_f32+0x24a>
 8008dfe:	ed1f 7a8c 	vldr	s14, [pc, #-560]	; 8008bd0 <ai_dict8_dot_array_f32+0x22c>
 8008e02:	e667      	b.n	8008ad4 <ai_dict8_dot_array_f32+0x130>

08008e04 <ai_dict4_dot_array_f32>:
 8008e04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e08:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8008e0a:	f027 0c01 	bic.w	ip, r7, #1
 8008e0e:	ea5f 08d7 	movs.w	r8, r7, lsr #3
 8008e12:	eb03 0c8c 	add.w	ip, r3, ip, lsl #2
 8008e16:	f000 80ad 	beq.w	8008f74 <ai_dict4_dot_array_f32+0x170>
 8008e1a:	1d0d      	adds	r5, r1, #4
 8008e1c:	ea4f 0988 	mov.w	r9, r8, lsl #2
 8008e20:	f103 0420 	add.w	r4, r3, #32
 8008e24:	ed9f 7a55 	vldr	s14, [pc, #340]	; 8008f7c <ai_dict4_dot_array_f32+0x178>
 8008e28:	eb05 0e09 	add.w	lr, r5, r9
 8008e2c:	f815 6c04 	ldrb.w	r6, [r5, #-4]
 8008e30:	3504      	adds	r5, #4
 8008e32:	ed14 5a07 	vldr	s10, [r4, #-28]	; 0xffffffe4
 8008e36:	3420      	adds	r4, #32
 8008e38:	f006 0a0f 	and.w	sl, r6, #15
 8008e3c:	0936      	lsrs	r6, r6, #4
 8008e3e:	ed54 6a10 	vldr	s13, [r4, #-64]	; 0xffffffc0
 8008e42:	eb02 0a8a 	add.w	sl, r2, sl, lsl #2
 8008e46:	ed14 4a0e 	vldr	s8, [r4, #-56]	; 0xffffffc8
 8008e4a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008e4e:	ed14 6a0d 	vldr	s12, [r4, #-52]	; 0xffffffcc
 8008e52:	edda 7a00 	vldr	s15, [sl]
 8008e56:	edd6 5a00 	vldr	s11, [r6]
 8008e5a:	ee67 7a85 	vmul.f32	s15, s15, s10
 8008e5e:	f815 6c07 	ldrb.w	r6, [r5, #-7]
 8008e62:	ed54 3a0c 	vldr	s7, [r4, #-48]	; 0xffffffd0
 8008e66:	ea4f 1a16 	mov.w	sl, r6, lsr #4
 8008e6a:	f006 060f 	and.w	r6, r6, #15
 8008e6e:	eee5 7aa6 	vfma.f32	s15, s11, s13
 8008e72:	ed54 4a0b 	vldr	s9, [r4, #-44]	; 0xffffffd4
 8008e76:	eb02 0a8a 	add.w	sl, r2, sl, lsl #2
 8008e7a:	ed54 5a0a 	vldr	s11, [r4, #-40]	; 0xffffffd8
 8008e7e:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008e82:	ed54 6a09 	vldr	s13, [r4, #-36]	; 0xffffffdc
 8008e86:	ed9a 3a00 	vldr	s6, [sl]
 8008e8a:	ed96 5a00 	vldr	s10, [r6]
 8008e8e:	f815 ac06 	ldrb.w	sl, [r5, #-6]
 8008e92:	eee3 7a04 	vfma.f32	s15, s6, s8
 8008e96:	f815 6c05 	ldrb.w	r6, [r5, #-5]
 8008e9a:	ea4f 1b1a 	mov.w	fp, sl, lsr #4
 8008e9e:	f00a 0a0f 	and.w	sl, sl, #15
 8008ea2:	45ae      	cmp	lr, r5
 8008ea4:	eb02 0b8b 	add.w	fp, r2, fp, lsl #2
 8008ea8:	eb02 0a8a 	add.w	sl, r2, sl, lsl #2
 8008eac:	ed9b 3a00 	vldr	s6, [fp]
 8008eb0:	ea4f 1b16 	mov.w	fp, r6, lsr #4
 8008eb4:	eee5 7a06 	vfma.f32	s15, s10, s12
 8008eb8:	ed9a 4a00 	vldr	s8, [sl]
 8008ebc:	eb02 0a8b 	add.w	sl, r2, fp, lsl #2
 8008ec0:	f006 060f 	and.w	r6, r6, #15
 8008ec4:	ed9a 5a00 	vldr	s10, [sl]
 8008ec8:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008ecc:	ed96 6a00 	vldr	s12, [r6]
 8008ed0:	eee3 7a23 	vfma.f32	s15, s6, s7
 8008ed4:	eee4 7a24 	vfma.f32	s15, s8, s9
 8008ed8:	eee5 7a25 	vfma.f32	s15, s10, s11
 8008edc:	eee6 7a26 	vfma.f32	s15, s12, s13
 8008ee0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008ee4:	d1a2      	bne.n	8008e2c <ai_dict4_dot_array_f32+0x28>
 8008ee6:	4449      	add	r1, r9
 8008ee8:	eb03 1348 	add.w	r3, r3, r8, lsl #5
 8008eec:	459c      	cmp	ip, r3
 8008eee:	d92d      	bls.n	8008f4c <ai_dict4_dot_array_f32+0x148>
 8008ef0:	f10c 0c07 	add.w	ip, ip, #7
 8008ef4:	f103 0508 	add.w	r5, r3, #8
 8008ef8:	f103 0810 	add.w	r8, r3, #16
 8008efc:	f101 3eff 	add.w	lr, r1, #4294967295
 8008f00:	ebac 0c05 	sub.w	ip, ip, r5
 8008f04:	f02c 0407 	bic.w	r4, ip, #7
 8008f08:	44a0      	add	r8, r4
 8008f0a:	f81e 4f01 	ldrb.w	r4, [lr, #1]!
 8008f0e:	3508      	adds	r5, #8
 8008f10:	ed55 5a03 	vldr	s11, [r5, #-12]
 8008f14:	f004 060f 	and.w	r6, r4, #15
 8008f18:	0924      	lsrs	r4, r4, #4
 8008f1a:	ed55 6a04 	vldr	s13, [r5, #-16]
 8008f1e:	45a8      	cmp	r8, r5
 8008f20:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008f24:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 8008f28:	edd6 7a00 	vldr	s15, [r6]
 8008f2c:	ed94 6a00 	vldr	s12, [r4]
 8008f30:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8008f34:	eee6 7a26 	vfma.f32	s15, s12, s13
 8008f38:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008f3c:	d1e5      	bne.n	8008f0a <ai_dict4_dot_array_f32+0x106>
 8008f3e:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
 8008f42:	f10c 0c01 	add.w	ip, ip, #1
 8008f46:	4461      	add	r1, ip
 8008f48:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
 8008f4c:	07fc      	lsls	r4, r7, #31
 8008f4e:	d509      	bpl.n	8008f64 <ai_dict4_dot_array_f32+0x160>
 8008f50:	7809      	ldrb	r1, [r1, #0]
 8008f52:	edd3 7a00 	vldr	s15, [r3]
 8008f56:	090b      	lsrs	r3, r1, #4
 8008f58:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8008f5c:	edd2 6a00 	vldr	s13, [r2]
 8008f60:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8008f64:	edd0 7a00 	vldr	s15, [r0]
 8008f68:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008f6c:	ed80 7a00 	vstr	s14, [r0]
 8008f70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f74:	ed9f 7a01 	vldr	s14, [pc, #4]	; 8008f7c <ai_dict4_dot_array_f32+0x178>
 8008f78:	e7b8      	b.n	8008eec <ai_dict4_dot_array_f32+0xe8>
 8008f7a:	bf00      	nop
 8008f7c:	00000000 	.word	0x00000000

08008f80 <forward_dense>:
 8008f80:	6942      	ldr	r2, [r0, #20]
 8008f82:	8813      	ldrh	r3, [r2, #0]
 8008f84:	2b00      	cmp	r3, #0
 8008f86:	f000 81c8 	beq.w	800931a <forward_dense+0x39a>
 8008f8a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f8e:	ed2d 8b08 	vpush	{d8-d11}
 8008f92:	6851      	ldr	r1, [r2, #4]
 8008f94:	b091      	sub	sp, #68	; 0x44
 8008f96:	684d      	ldr	r5, [r1, #4]
 8008f98:	b105      	cbz	r5, 8008f9c <forward_dense+0x1c>
 8008f9a:	682d      	ldr	r5, [r5, #0]
 8008f9c:	2b01      	cmp	r3, #1
 8008f9e:	f240 81b9 	bls.w	8009314 <forward_dense+0x394>
 8008fa2:	690a      	ldr	r2, [r1, #16]
 8008fa4:	b102      	cbz	r2, 8008fa8 <forward_dense+0x28>
 8008fa6:	6812      	ldr	r2, [r2, #0]
 8008fa8:	2b02      	cmp	r3, #2
 8008faa:	f000 81b8 	beq.w	800931e <forward_dense+0x39e>
 8008fae:	69cb      	ldr	r3, [r1, #28]
 8008fb0:	2b00      	cmp	r3, #0
 8008fb2:	f000 8209 	beq.w	80093c8 <forward_dense+0x448>
 8008fb6:	6818      	ldr	r0, [r3, #0]
 8008fb8:	9008      	str	r0, [sp, #32]
 8008fba:	f111 0018 	adds.w	r0, r1, #24
 8008fbe:	f000 81dc 	beq.w	800937a <forward_dense+0x3fa>
 8008fc2:	8b09      	ldrh	r1, [r1, #24]
 8008fc4:	2901      	cmp	r1, #1
 8008fc6:	f240 81fc 	bls.w	80093c2 <forward_dense+0x442>
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	f000 81d7 	beq.w	800937e <forward_dense+0x3fe>
 8008fd0:	685b      	ldr	r3, [r3, #4]
 8008fd2:	9306      	str	r3, [sp, #24]
 8008fd4:	9b08      	ldr	r3, [sp, #32]
 8008fd6:	68d6      	ldr	r6, [r2, #12]
 8008fd8:	699b      	ldr	r3, [r3, #24]
 8008fda:	68b0      	ldr	r0, [r6, #8]
 8008fdc:	681f      	ldr	r7, [r3, #0]
 8008fde:	68f4      	ldr	r4, [r6, #12]
 8008fe0:	f3c7 1ec6 	ubfx	lr, r7, #7, #7
 8008fe4:	f3c7 5c41 	ubfx	ip, r7, #21, #2
 8008fe8:	f3c7 4743 	ubfx	r7, r7, #17, #4
 8008fec:	fb04 f000 	mul.w	r0, r4, r0
 8008ff0:	fa4e f10c 	asr.w	r1, lr, ip
 8008ff4:	2f04      	cmp	r7, #4
 8008ff6:	9007      	str	r0, [sp, #28]
 8008ff8:	910b      	str	r1, [sp, #44]	; 0x2c
 8008ffa:	68e9      	ldr	r1, [r5, #12]
 8008ffc:	6870      	ldr	r0, [r6, #4]
 8008ffe:	f8d1 8004 	ldr.w	r8, [r1, #4]
 8009002:	f000 81db 	beq.w	80093bc <forward_dense+0x43c>
 8009006:	2f08      	cmp	r7, #8
 8009008:	f000 81d8 	beq.w	80093bc <forward_dense+0x43c>
 800900c:	f04f 0a00 	mov.w	sl, #0
 8009010:	6992      	ldr	r2, [r2, #24]
 8009012:	0080      	lsls	r0, r0, #2
 8009014:	69a9      	ldr	r1, [r5, #24]
 8009016:	6894      	ldr	r4, [r2, #8]
 8009018:	9a08      	ldr	r2, [sp, #32]
 800901a:	9009      	str	r0, [sp, #36]	; 0x24
 800901c:	1826      	adds	r6, r4, r0
 800901e:	6952      	ldr	r2, [r2, #20]
 8009020:	9404      	str	r4, [sp, #16]
 8009022:	f8d2 9004 	ldr.w	r9, [r2, #4]
 8009026:	9a07      	ldr	r2, [sp, #28]
 8009028:	688f      	ldr	r7, [r1, #8]
 800902a:	2a00      	cmp	r2, #0
 800902c:	f000 81c1 	beq.w	80093b2 <forward_dense+0x432>
 8009030:	f1a8 0210 	sub.w	r2, r8, #16
 8009034:	ea4f 0188 	mov.w	r1, r8, lsl #2
 8009038:	689d      	ldr	r5, [r3, #8]
 800903a:	0912      	lsrs	r2, r2, #4
 800903c:	910a      	str	r1, [sp, #40]	; 0x28
 800903e:	2100      	movs	r1, #0
 8009040:	9b06      	ldr	r3, [sp, #24]
 8009042:	3201      	adds	r2, #1
 8009044:	eddf 2acf 	vldr	s5, [pc, #828]	; 8009384 <forward_dense+0x404>
 8009048:	9105      	str	r1, [sp, #20]
 800904a:	f008 010f 	and.w	r1, r8, #15
 800904e:	0192      	lsls	r2, r2, #6
 8009050:	910d      	str	r1, [sp, #52]	; 0x34
 8009052:	920c      	str	r2, [sp, #48]	; 0x30
 8009054:	2b00      	cmp	r3, #0
 8009056:	d042      	beq.n	80090de <forward_dense+0x15e>
 8009058:	699b      	ldr	r3, [r3, #24]
 800905a:	689c      	ldr	r4, [r3, #8]
 800905c:	9b04      	ldr	r3, [sp, #16]
 800905e:	f1ba 0f00 	cmp.w	sl, #0
 8009062:	d041      	beq.n	80090e8 <forward_dense+0x168>
 8009064:	42b3      	cmp	r3, r6
 8009066:	d229      	bcs.n	80090bc <forward_dense+0x13c>
 8009068:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800906a:	469b      	mov	fp, r3
 800906c:	ab0f      	add	r3, sp, #60	; 0x3c
 800906e:	2a04      	cmp	r2, #4
 8009070:	9303      	str	r3, [sp, #12]
 8009072:	4633      	mov	r3, r6
 8009074:	4646      	mov	r6, r8
 8009076:	4698      	mov	r8, r3
 8009078:	f000 8154 	beq.w	8009324 <forward_dense+0x3a4>
 800907c:	2c00      	cmp	r4, #0
 800907e:	f000 8183 	beq.w	8009388 <forward_dense+0x408>
 8009082:	f8d4 c000 	ldr.w	ip, [r4]
 8009086:	463b      	mov	r3, r7
 8009088:	4629      	mov	r1, r5
 800908a:	9600      	str	r6, [sp, #0]
 800908c:	4652      	mov	r2, sl
 800908e:	9803      	ldr	r0, [sp, #12]
 8009090:	f8cd c03c 	str.w	ip, [sp, #60]	; 0x3c
 8009094:	f7ff fc86 	bl	80089a4 <ai_dict8_dot_array_f32>
 8009098:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800909a:	3404      	adds	r4, #4
 800909c:	444d      	add	r5, r9
 800909e:	f84b 3b04 	str.w	r3, [fp], #4
 80090a2:	45c3      	cmp	fp, r8
 80090a4:	d3ea      	bcc.n	800907c <forward_dense+0xfc>
 80090a6:	4643      	mov	r3, r8
 80090a8:	46b0      	mov	r8, r6
 80090aa:	461e      	mov	r6, r3
 80090ac:	9a04      	ldr	r2, [sp, #16]
 80090ae:	43d3      	mvns	r3, r2
 80090b0:	4433      	add	r3, r6
 80090b2:	f023 0303 	bic.w	r3, r3, #3
 80090b6:	3304      	adds	r3, #4
 80090b8:	18d3      	adds	r3, r2, r3
 80090ba:	9304      	str	r3, [sp, #16]
 80090bc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80090be:	9b05      	ldr	r3, [sp, #20]
 80090c0:	4417      	add	r7, r2
 80090c2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80090c4:	3301      	adds	r3, #1
 80090c6:	4416      	add	r6, r2
 80090c8:	9a07      	ldr	r2, [sp, #28]
 80090ca:	9305      	str	r3, [sp, #20]
 80090cc:	4293      	cmp	r3, r2
 80090ce:	f000 8170 	beq.w	80093b2 <forward_dense+0x432>
 80090d2:	9b08      	ldr	r3, [sp, #32]
 80090d4:	699b      	ldr	r3, [r3, #24]
 80090d6:	689d      	ldr	r5, [r3, #8]
 80090d8:	9b06      	ldr	r3, [sp, #24]
 80090da:	2b00      	cmp	r3, #0
 80090dc:	d1bc      	bne.n	8009058 <forward_dense+0xd8>
 80090de:	461c      	mov	r4, r3
 80090e0:	9b04      	ldr	r3, [sp, #16]
 80090e2:	f1ba 0f00 	cmp.w	sl, #0
 80090e6:	d1bd      	bne.n	8009064 <forward_dense+0xe4>
 80090e8:	42b3      	cmp	r3, r6
 80090ea:	d2e7      	bcs.n	80090bc <forward_dense+0x13c>
 80090ec:	4618      	mov	r0, r3
 80090ee:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80090f0:	f8dd b034 	ldr.w	fp, [sp, #52]	; 0x34
 80090f4:	eb07 0c03 	add.w	ip, r7, r3
 80090f8:	469e      	mov	lr, r3
 80090fa:	2c00      	cmp	r4, #0
 80090fc:	f000 80fe 	beq.w	80092fc <forward_dense+0x37c>
 8009100:	f1b8 0f0f 	cmp.w	r8, #15
 8009104:	ed94 6a00 	vldr	s12, [r4]
 8009108:	f104 0404 	add.w	r4, r4, #4
 800910c:	f240 80fc 	bls.w	8009308 <forward_dense+0x388>
 8009110:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8009114:	f105 0340 	add.w	r3, r5, #64	; 0x40
 8009118:	4641      	mov	r1, r8
 800911a:	eddf 6a9a 	vldr	s13, [pc, #616]	; 8009384 <forward_dense+0x404>
 800911e:	ed12 7a0f 	vldr	s14, [r2, #-60]	; 0xffffffc4
 8009122:	3910      	subs	r1, #16
 8009124:	ed53 7a0f 	vldr	s15, [r3, #-60]	; 0xffffffc4
 8009128:	3240      	adds	r2, #64	; 0x40
 800912a:	ed53 5a10 	vldr	s11, [r3, #-64]	; 0xffffffc0
 800912e:	290f      	cmp	r1, #15
 8009130:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009134:	ed12 7a20 	vldr	s14, [r2, #-128]	; 0xffffff80
 8009138:	ed12 2a1e 	vldr	s4, [r2, #-120]	; 0xffffff88
 800913c:	f103 0340 	add.w	r3, r3, #64	; 0x40
 8009140:	ed13 3a1e 	vldr	s6, [r3, #-120]	; 0xffffff88
 8009144:	eee5 7a87 	vfma.f32	s15, s11, s14
 8009148:	ed52 3a1d 	vldr	s7, [r2, #-116]	; 0xffffff8c
 800914c:	ed13 4a1d 	vldr	s8, [r3, #-116]	; 0xffffff8c
 8009150:	ed52 4a1c 	vldr	s9, [r2, #-112]	; 0xffffff90
 8009154:	ed13 5a1c 	vldr	s10, [r3, #-112]	; 0xffffff90
 8009158:	ed53 5a1b 	vldr	s11, [r3, #-108]	; 0xffffff94
 800915c:	ed12 7a1b 	vldr	s14, [r2, #-108]	; 0xffffff94
 8009160:	eee2 7a03 	vfma.f32	s15, s4, s6
 8009164:	ed52 ba1a 	vldr	s23, [r2, #-104]	; 0xffffff98
 8009168:	ed13 ba1a 	vldr	s22, [r3, #-104]	; 0xffffff98
 800916c:	ed52 aa19 	vldr	s21, [r2, #-100]	; 0xffffff9c
 8009170:	ed13 aa19 	vldr	s20, [r3, #-100]	; 0xffffff9c
 8009174:	ed53 9a18 	vldr	s19, [r3, #-96]	; 0xffffffa0
 8009178:	ed12 9a18 	vldr	s18, [r2, #-96]	; 0xffffffa0
 800917c:	eee3 7a84 	vfma.f32	s15, s7, s8
 8009180:	ed53 8a17 	vldr	s17, [r3, #-92]	; 0xffffffa4
 8009184:	ed12 8a17 	vldr	s16, [r2, #-92]	; 0xffffffa4
 8009188:	ed13 0a16 	vldr	s0, [r3, #-88]	; 0xffffffa8
 800918c:	ed52 0a16 	vldr	s1, [r2, #-88]	; 0xffffffa8
 8009190:	ed12 1a15 	vldr	s2, [r2, #-84]	; 0xffffffac
 8009194:	ed53 1a15 	vldr	s3, [r3, #-84]	; 0xffffffac
 8009198:	eee4 7a85 	vfma.f32	s15, s9, s10
 800919c:	ed13 2a14 	vldr	s4, [r3, #-80]	; 0xffffffb0
 80091a0:	ed12 3a14 	vldr	s6, [r2, #-80]	; 0xffffffb0
 80091a4:	ed52 3a13 	vldr	s7, [r2, #-76]	; 0xffffffb4
 80091a8:	ed13 4a13 	vldr	s8, [r3, #-76]	; 0xffffffb4
 80091ac:	ed52 4a12 	vldr	s9, [r2, #-72]	; 0xffffffb8
 80091b0:	ed13 5a12 	vldr	s10, [r3, #-72]	; 0xffffffb8
 80091b4:	eee5 7a87 	vfma.f32	s15, s11, s14
 80091b8:	ed53 5a11 	vldr	s11, [r3, #-68]	; 0xffffffbc
 80091bc:	ed12 7a11 	vldr	s14, [r2, #-68]	; 0xffffffbc
 80091c0:	eeeb 7a8b 	vfma.f32	s15, s23, s22
 80091c4:	eeea 7a8a 	vfma.f32	s15, s21, s20
 80091c8:	eee9 7a89 	vfma.f32	s15, s19, s18
 80091cc:	eee8 7a88 	vfma.f32	s15, s17, s16
 80091d0:	eee0 7a20 	vfma.f32	s15, s0, s1
 80091d4:	eee1 7a21 	vfma.f32	s15, s2, s3
 80091d8:	eee2 7a03 	vfma.f32	s15, s4, s6
 80091dc:	eee3 7a84 	vfma.f32	s15, s7, s8
 80091e0:	eee4 7a85 	vfma.f32	s15, s9, s10
 80091e4:	eee5 7a87 	vfma.f32	s15, s11, s14
 80091e8:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80091ec:	d897      	bhi.n	800911e <forward_dense+0x19e>
 80091ee:	eb05 010e 	add.w	r1, r5, lr
 80091f2:	465b      	mov	r3, fp
 80091f4:	4662      	mov	r2, ip
 80091f6:	2b00      	cmp	r3, #0
 80091f8:	d075      	beq.n	80092e6 <forward_dense+0x366>
 80091fa:	ed91 7a00 	vldr	s14, [r1]
 80091fe:	2b01      	cmp	r3, #1
 8009200:	edd2 7a00 	vldr	s15, [r2]
 8009204:	eee7 6a27 	vfma.f32	s13, s14, s15
 8009208:	d06d      	beq.n	80092e6 <forward_dense+0x366>
 800920a:	ed91 7a01 	vldr	s14, [r1, #4]
 800920e:	2b02      	cmp	r3, #2
 8009210:	edd2 7a01 	vldr	s15, [r2, #4]
 8009214:	eee7 6a27 	vfma.f32	s13, s14, s15
 8009218:	d065      	beq.n	80092e6 <forward_dense+0x366>
 800921a:	ed91 7a02 	vldr	s14, [r1, #8]
 800921e:	2b03      	cmp	r3, #3
 8009220:	edd2 7a02 	vldr	s15, [r2, #8]
 8009224:	eee7 6a27 	vfma.f32	s13, s14, s15
 8009228:	d05d      	beq.n	80092e6 <forward_dense+0x366>
 800922a:	ed91 7a03 	vldr	s14, [r1, #12]
 800922e:	2b04      	cmp	r3, #4
 8009230:	edd2 7a03 	vldr	s15, [r2, #12]
 8009234:	eee7 6a27 	vfma.f32	s13, s14, s15
 8009238:	d055      	beq.n	80092e6 <forward_dense+0x366>
 800923a:	ed91 7a04 	vldr	s14, [r1, #16]
 800923e:	2b05      	cmp	r3, #5
 8009240:	edd2 7a04 	vldr	s15, [r2, #16]
 8009244:	eee7 6a27 	vfma.f32	s13, s14, s15
 8009248:	d04d      	beq.n	80092e6 <forward_dense+0x366>
 800924a:	ed91 7a05 	vldr	s14, [r1, #20]
 800924e:	2b06      	cmp	r3, #6
 8009250:	edd2 7a05 	vldr	s15, [r2, #20]
 8009254:	eee7 6a27 	vfma.f32	s13, s14, s15
 8009258:	d045      	beq.n	80092e6 <forward_dense+0x366>
 800925a:	ed91 7a06 	vldr	s14, [r1, #24]
 800925e:	2b07      	cmp	r3, #7
 8009260:	edd2 7a06 	vldr	s15, [r2, #24]
 8009264:	eee7 6a27 	vfma.f32	s13, s14, s15
 8009268:	d03d      	beq.n	80092e6 <forward_dense+0x366>
 800926a:	ed91 7a07 	vldr	s14, [r1, #28]
 800926e:	2b08      	cmp	r3, #8
 8009270:	edd2 7a07 	vldr	s15, [r2, #28]
 8009274:	eee7 6a27 	vfma.f32	s13, s14, s15
 8009278:	d035      	beq.n	80092e6 <forward_dense+0x366>
 800927a:	ed91 7a08 	vldr	s14, [r1, #32]
 800927e:	2b09      	cmp	r3, #9
 8009280:	edd2 7a08 	vldr	s15, [r2, #32]
 8009284:	eee7 6a27 	vfma.f32	s13, s14, s15
 8009288:	d02d      	beq.n	80092e6 <forward_dense+0x366>
 800928a:	ed91 7a09 	vldr	s14, [r1, #36]	; 0x24
 800928e:	2b0a      	cmp	r3, #10
 8009290:	edd2 7a09 	vldr	s15, [r2, #36]	; 0x24
 8009294:	eee7 6a27 	vfma.f32	s13, s14, s15
 8009298:	d025      	beq.n	80092e6 <forward_dense+0x366>
 800929a:	ed91 7a0a 	vldr	s14, [r1, #40]	; 0x28
 800929e:	2b0b      	cmp	r3, #11
 80092a0:	edd2 7a0a 	vldr	s15, [r2, #40]	; 0x28
 80092a4:	eee7 6a27 	vfma.f32	s13, s14, s15
 80092a8:	d01d      	beq.n	80092e6 <forward_dense+0x366>
 80092aa:	ed91 7a0b 	vldr	s14, [r1, #44]	; 0x2c
 80092ae:	2b0c      	cmp	r3, #12
 80092b0:	edd2 7a0b 	vldr	s15, [r2, #44]	; 0x2c
 80092b4:	eee7 6a27 	vfma.f32	s13, s14, s15
 80092b8:	d015      	beq.n	80092e6 <forward_dense+0x366>
 80092ba:	ed91 7a0c 	vldr	s14, [r1, #48]	; 0x30
 80092be:	2b0d      	cmp	r3, #13
 80092c0:	edd2 7a0c 	vldr	s15, [r2, #48]	; 0x30
 80092c4:	eee7 6a27 	vfma.f32	s13, s14, s15
 80092c8:	d00d      	beq.n	80092e6 <forward_dense+0x366>
 80092ca:	ed91 7a0d 	vldr	s14, [r1, #52]	; 0x34
 80092ce:	2b0e      	cmp	r3, #14
 80092d0:	edd2 7a0d 	vldr	s15, [r2, #52]	; 0x34
 80092d4:	eee7 6a27 	vfma.f32	s13, s14, s15
 80092d8:	d005      	beq.n	80092e6 <forward_dense+0x366>
 80092da:	ed91 7a0e 	vldr	s14, [r1, #56]	; 0x38
 80092de:	edd2 7a0e 	vldr	s15, [r2, #56]	; 0x38
 80092e2:	eee7 6a27 	vfma.f32	s13, s14, s15
 80092e6:	ee76 6a26 	vadd.f32	s13, s12, s13
 80092ea:	444d      	add	r5, r9
 80092ec:	ece0 6a01 	vstmia	r0!, {s13}
 80092f0:	42b0      	cmp	r0, r6
 80092f2:	f4bf aedb 	bcs.w	80090ac <forward_dense+0x12c>
 80092f6:	2c00      	cmp	r4, #0
 80092f8:	f47f af02 	bne.w	8009100 <forward_dense+0x180>
 80092fc:	f1b8 0f0f 	cmp.w	r8, #15
 8009300:	eeb0 6a62 	vmov.f32	s12, s5
 8009304:	f63f af04 	bhi.w	8009110 <forward_dense+0x190>
 8009308:	4643      	mov	r3, r8
 800930a:	4629      	mov	r1, r5
 800930c:	463a      	mov	r2, r7
 800930e:	eddf 6a1d 	vldr	s13, [pc, #116]	; 8009384 <forward_dense+0x404>
 8009312:	e770      	b.n	80091f6 <forward_dense+0x276>
 8009314:	2300      	movs	r3, #0
 8009316:	685b      	ldr	r3, [r3, #4]
 8009318:	deff      	udf	#255	; 0xff
 800931a:	685b      	ldr	r3, [r3, #4]
 800931c:	deff      	udf	#255	; 0xff
 800931e:	2300      	movs	r3, #0
 8009320:	685b      	ldr	r3, [r3, #4]
 8009322:	deff      	udf	#255	; 0xff
 8009324:	b1a4      	cbz	r4, 8009350 <forward_dense+0x3d0>
 8009326:	f8d4 c000 	ldr.w	ip, [r4]
 800932a:	463b      	mov	r3, r7
 800932c:	4629      	mov	r1, r5
 800932e:	9600      	str	r6, [sp, #0]
 8009330:	4652      	mov	r2, sl
 8009332:	9803      	ldr	r0, [sp, #12]
 8009334:	f8cd c03c 	str.w	ip, [sp, #60]	; 0x3c
 8009338:	f7ff fd64 	bl	8008e04 <ai_dict4_dot_array_f32>
 800933c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800933e:	3404      	adds	r4, #4
 8009340:	444d      	add	r5, r9
 8009342:	f84b 3b04 	str.w	r3, [fp], #4
 8009346:	45c3      	cmp	fp, r8
 8009348:	f4bf aead 	bcs.w	80090a6 <forward_dense+0x126>
 800934c:	2c00      	cmp	r4, #0
 800934e:	d1ea      	bne.n	8009326 <forward_dense+0x3a6>
 8009350:	4634      	mov	r4, r6
 8009352:	4646      	mov	r6, r8
 8009354:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8009358:	463b      	mov	r3, r7
 800935a:	4629      	mov	r1, r5
 800935c:	9400      	str	r4, [sp, #0]
 800935e:	4652      	mov	r2, sl
 8009360:	4640      	mov	r0, r8
 8009362:	edcd 2a0f 	vstr	s5, [sp, #60]	; 0x3c
 8009366:	f7ff fd4d 	bl	8008e04 <ai_dict4_dot_array_f32>
 800936a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800936c:	444d      	add	r5, r9
 800936e:	f84b 3b04 	str.w	r3, [fp], #4
 8009372:	45b3      	cmp	fp, r6
 8009374:	d3f0      	bcc.n	8009358 <forward_dense+0x3d8>
 8009376:	46a0      	mov	r8, r4
 8009378:	e698      	b.n	80090ac <forward_dense+0x12c>
 800937a:	9006      	str	r0, [sp, #24]
 800937c:	e62a      	b.n	8008fd4 <forward_dense+0x54>
 800937e:	9306      	str	r3, [sp, #24]
 8009380:	e628      	b.n	8008fd4 <forward_dense+0x54>
 8009382:	bf00      	nop
 8009384:	00000000 	.word	0x00000000
 8009388:	4634      	mov	r4, r6
 800938a:	4646      	mov	r6, r8
 800938c:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8009390:	463b      	mov	r3, r7
 8009392:	4629      	mov	r1, r5
 8009394:	9400      	str	r4, [sp, #0]
 8009396:	4652      	mov	r2, sl
 8009398:	4640      	mov	r0, r8
 800939a:	edcd 2a0f 	vstr	s5, [sp, #60]	; 0x3c
 800939e:	f7ff fb01 	bl	80089a4 <ai_dict8_dot_array_f32>
 80093a2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80093a4:	444d      	add	r5, r9
 80093a6:	f84b 3b04 	str.w	r3, [fp], #4
 80093aa:	45b3      	cmp	fp, r6
 80093ac:	d3f0      	bcc.n	8009390 <forward_dense+0x410>
 80093ae:	46a0      	mov	r8, r4
 80093b0:	e67c      	b.n	80090ac <forward_dense+0x12c>
 80093b2:	b011      	add	sp, #68	; 0x44
 80093b4:	ecbd 8b08 	vpop	{d8-d11}
 80093b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80093bc:	f8d3 a00c 	ldr.w	sl, [r3, #12]
 80093c0:	e626      	b.n	8009010 <forward_dense+0x90>
 80093c2:	2300      	movs	r3, #0
 80093c4:	9306      	str	r3, [sp, #24]
 80093c6:	e605      	b.n	8008fd4 <forward_dense+0x54>
 80093c8:	9308      	str	r3, [sp, #32]
 80093ca:	e5f6      	b.n	8008fba <forward_dense+0x3a>

080093cc <func_dummy>:
 80093cc:	4770      	bx	lr
 80093ce:	bf00      	nop

080093d0 <forward_conv2d_nl_pool_integer_SSSA_ch>:
 80093d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093d4:	6943      	ldr	r3, [r0, #20]
 80093d6:	b0d1      	sub	sp, #324	; 0x144
 80093d8:	881c      	ldrh	r4, [r3, #0]
 80093da:	b1ec      	cbz	r4, 8009418 <forward_conv2d_nl_pool_integer_SSSA_ch+0x48>
 80093dc:	6859      	ldr	r1, [r3, #4]
 80093de:	684f      	ldr	r7, [r1, #4]
 80093e0:	b107      	cbz	r7, 80093e4 <forward_conv2d_nl_pool_integer_SSSA_ch+0x14>
 80093e2:	683f      	ldr	r7, [r7, #0]
 80093e4:	2c01      	cmp	r4, #1
 80093e6:	d914      	bls.n	8009412 <forward_conv2d_nl_pool_integer_SSSA_ch+0x42>
 80093e8:	690b      	ldr	r3, [r1, #16]
 80093ea:	b1bb      	cbz	r3, 800941c <forward_conv2d_nl_pool_integer_SSSA_ch+0x4c>
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	9318      	str	r3, [sp, #96]	; 0x60
 80093f0:	2c02      	cmp	r4, #2
 80093f2:	d00e      	beq.n	8009412 <forward_conv2d_nl_pool_integer_SSSA_ch+0x42>
 80093f4:	69ca      	ldr	r2, [r1, #28]
 80093f6:	b19a      	cbz	r2, 8009420 <forward_conv2d_nl_pool_integer_SSSA_ch+0x50>
 80093f8:	6813      	ldr	r3, [r2, #0]
 80093fa:	f111 0518 	adds.w	r5, r1, #24
 80093fe:	f000 8317 	beq.w	8009a30 <forward_conv2d_nl_pool_integer_SSSA_ch+0x660>
 8009402:	8b0d      	ldrh	r5, [r1, #24]
 8009404:	2d01      	cmp	r5, #1
 8009406:	f240 8313 	bls.w	8009a30 <forward_conv2d_nl_pool_integer_SSSA_ch+0x660>
 800940a:	b15a      	cbz	r2, 8009424 <forward_conv2d_nl_pool_integer_SSSA_ch+0x54>
 800940c:	f8d2 b004 	ldr.w	fp, [r2, #4]
 8009410:	e009      	b.n	8009426 <forward_conv2d_nl_pool_integer_SSSA_ch+0x56>
 8009412:	2300      	movs	r3, #0
 8009414:	685b      	ldr	r3, [r3, #4]
 8009416:	deff      	udf	#255	; 0xff
 8009418:	6863      	ldr	r3, [r4, #4]
 800941a:	deff      	udf	#255	; 0xff
 800941c:	9318      	str	r3, [sp, #96]	; 0x60
 800941e:	e7e7      	b.n	80093f0 <forward_conv2d_nl_pool_integer_SSSA_ch+0x20>
 8009420:	4613      	mov	r3, r2
 8009422:	e7ea      	b.n	80093fa <forward_conv2d_nl_pool_integer_SSSA_ch+0x2a>
 8009424:	4693      	mov	fp, r2
 8009426:	2c03      	cmp	r4, #3
 8009428:	d0f3      	beq.n	8009412 <forward_conv2d_nl_pool_integer_SSSA_ch+0x42>
 800942a:	6a89      	ldr	r1, [r1, #40]	; 0x28
 800942c:	2900      	cmp	r1, #0
 800942e:	f000 815c 	beq.w	80096ea <forward_conv2d_nl_pool_integer_SSSA_ch+0x31a>
 8009432:	6a02      	ldr	r2, [r0, #32]
 8009434:	680c      	ldr	r4, [r1, #0]
 8009436:	922e      	str	r2, [sp, #184]	; 0xb8
 8009438:	9419      	str	r4, [sp, #100]	; 0x64
 800943a:	f8d1 a004 	ldr.w	sl, [r1, #4]
 800943e:	2a00      	cmp	r2, #0
 8009440:	f000 82f9 	beq.w	8009a36 <forward_conv2d_nl_pool_integer_SSSA_ch+0x666>
 8009444:	688a      	ldr	r2, [r1, #8]
 8009446:	921d      	str	r2, [sp, #116]	; 0x74
 8009448:	f8d7 c00c 	ldr.w	ip, [r7, #12]
 800944c:	6b82      	ldr	r2, [r0, #56]	; 0x38
 800944e:	f8dc 4004 	ldr.w	r4, [ip, #4]
 8009452:	f8da 100c 	ldr.w	r1, [sl, #12]
 8009456:	9414      	str	r4, [sp, #80]	; 0x50
 8009458:	b2a4      	uxth	r4, r4
 800945a:	6849      	ldr	r1, [r1, #4]
 800945c:	941f      	str	r4, [sp, #124]	; 0x7c
 800945e:	9c18      	ldr	r4, [sp, #96]	; 0x60
 8009460:	6816      	ldr	r6, [r2, #0]
 8009462:	f8d4 900c 	ldr.w	r9, [r4, #12]
 8009466:	9116      	str	r1, [sp, #88]	; 0x58
 8009468:	b289      	uxth	r1, r1
 800946a:	6a84      	ldr	r4, [r0, #40]	; 0x28
 800946c:	9115      	str	r1, [sp, #84]	; 0x54
 800946e:	b2b1      	uxth	r1, r6
 8009470:	e9dc 5802 	ldrd	r5, r8, [ip, #8]
 8009474:	9113      	str	r1, [sp, #76]	; 0x4c
 8009476:	b2a1      	uxth	r1, r4
 8009478:	952d      	str	r5, [sp, #180]	; 0xb4
 800947a:	8895      	ldrh	r5, [r2, #4]
 800947c:	9121      	str	r1, [sp, #132]	; 0x84
 800947e:	9522      	str	r5, [sp, #136]	; 0x88
 8009480:	f8d9 500c 	ldr.w	r5, [r9, #12]
 8009484:	69c1      	ldr	r1, [r0, #28]
 8009486:	9530      	str	r5, [sp, #192]	; 0xc0
 8009488:	f8d9 5008 	ldr.w	r5, [r9, #8]
 800948c:	6892      	ldr	r2, [r2, #8]
 800948e:	9537      	str	r5, [sp, #220]	; 0xdc
 8009490:	68dd      	ldr	r5, [r3, #12]
 8009492:	68ad      	ldr	r5, [r5, #8]
 8009494:	9517      	str	r5, [sp, #92]	; 0x5c
 8009496:	68dd      	ldr	r5, [r3, #12]
 8009498:	686d      	ldr	r5, [r5, #4]
 800949a:	9526      	str	r5, [sp, #152]	; 0x98
 800949c:	6d05      	ldr	r5, [r0, #80]	; 0x50
 800949e:	682d      	ldr	r5, [r5, #0]
 80094a0:	9529      	str	r5, [sp, #164]	; 0xa4
 80094a2:	6d05      	ldr	r5, [r0, #80]	; 0x50
 80094a4:	686d      	ldr	r5, [r5, #4]
 80094a6:	953a      	str	r5, [sp, #232]	; 0xe8
 80094a8:	8c85      	ldrh	r5, [r0, #36]	; 0x24
 80094aa:	9520      	str	r5, [sp, #128]	; 0x80
 80094ac:	6985      	ldr	r5, [r0, #24]
 80094ae:	9527      	str	r5, [sp, #156]	; 0x9c
 80094b0:	6bc5      	ldr	r5, [r0, #60]	; 0x3c
 80094b2:	9538      	str	r5, [sp, #224]	; 0xe0
 80094b4:	6c45      	ldr	r5, [r0, #68]	; 0x44
 80094b6:	9539      	str	r5, [sp, #228]	; 0xe4
 80094b8:	6c85      	ldr	r5, [r0, #72]	; 0x48
 80094ba:	9528      	str	r5, [sp, #160]	; 0xa0
 80094bc:	2900      	cmp	r1, #0
 80094be:	f000 8299 	beq.w	80099f4 <forward_conv2d_nl_pool_integer_SSSA_ch+0x624>
 80094c2:	6889      	ldr	r1, [r1, #8]
 80094c4:	9132      	str	r1, [sp, #200]	; 0xc8
 80094c6:	fa1f fe86 	uxth.w	lr, r6
 80094ca:	f50d 7c82 	add.w	ip, sp, #260	; 0x104
 80094ce:	9024      	str	r0, [sp, #144]	; 0x90
 80094d0:	a93d      	add	r1, sp, #244	; 0xf4
 80094d2:	fa1e f082 	uxtah	r0, lr, r2
 80094d6:	9d18      	ldr	r5, [sp, #96]	; 0x60
 80094d8:	f8cd c138 	str.w	ip, [sp, #312]	; 0x138
 80094dc:	f04f 7c80 	mov.w	ip, #16777216	; 0x1000000
 80094e0:	69ad      	ldr	r5, [r5, #24]
 80094e2:	4440      	add	r0, r8
 80094e4:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80094e6:	44c6      	add	lr, r8
 80094e8:	f8cd c128 	str.w	ip, [sp, #296]	; 0x128
 80094ec:	f44f 6c80 	mov.w	ip, #1024	; 0x400
 80094f0:	1a82      	subs	r2, r0, r2
 80094f2:	931a      	str	r3, [sp, #104]	; 0x68
 80094f4:	9531      	str	r5, [sp, #196]	; 0xc4
 80094f6:	b2a3      	uxth	r3, r4
 80094f8:	f8cd c12c 	str.w	ip, [sp, #300]	; 0x12c
 80094fc:	f240 4c01 	movw	ip, #1025	; 0x401
 8009500:	9d24      	ldr	r5, [sp, #144]	; 0x90
 8009502:	f50d 798a 	add.w	r9, sp, #276	; 0x114
 8009506:	9c1d      	ldr	r4, [sp, #116]	; 0x74
 8009508:	a849      	add	r0, sp, #292	; 0x124
 800950a:	6c2d      	ldr	r5, [r5, #64]	; 0x40
 800950c:	f8cd c134 	str.w	ip, [sp, #308]	; 0x134
 8009510:	69a6      	ldr	r6, [r4, #24]
 8009512:	2400      	movs	r4, #0
 8009514:	952a      	str	r5, [sp, #168]	; 0xa8
 8009516:	9d24      	ldr	r5, [sp, #144]	; 0x90
 8009518:	f8da 8018 	ldr.w	r8, [sl, #24]
 800951c:	f8cd e094 	str.w	lr, [sp, #148]	; 0x94
 8009520:	931e      	str	r3, [sp, #120]	; 0x78
 8009522:	9449      	str	r4, [sp, #292]	; 0x124
 8009524:	943d      	str	r4, [sp, #244]	; 0xf4
 8009526:	9441      	str	r4, [sp, #260]	; 0x104
 8009528:	914c      	str	r1, [sp, #304]	; 0x130
 800952a:	9442      	str	r4, [sp, #264]	; 0x108
 800952c:	991d      	ldr	r1, [sp, #116]	; 0x74
 800952e:	9440      	str	r4, [sp, #256]	; 0x100
 8009530:	944f      	str	r4, [sp, #316]	; 0x13c
 8009532:	9443      	str	r4, [sp, #268]	; 0x10c
 8009534:	9444      	str	r4, [sp, #272]	; 0x110
 8009536:	fbb2 fcf3 	udiv	ip, r2, r3
 800953a:	e9cd 443e 	strd	r4, r4, [sp, #248]	; 0xf8
 800953e:	f10c 0301 	add.w	r3, ip, #1
 8009542:	f9bd 40a4 	ldrsh.w	r4, [sp, #164]	; 0xa4
 8009546:	6d6d      	ldr	r5, [r5, #84]	; 0x54
 8009548:	932c      	str	r3, [sp, #176]	; 0xb0
 800954a:	953b      	str	r5, [sp, #236]	; 0xec
 800954c:	f003 fff8 	bl	800d540 <core_tensor_clone>
 8009550:	4648      	mov	r0, r9
 8009552:	4631      	mov	r1, r6
 8009554:	f004 f826 	bl	800d5a4 <core_array_clone>
 8009558:	f8cd 913c 	str.w	r9, [sp, #316]	; 0x13c
 800955c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800955e:	f8da 200c 	ldr.w	r2, [sl, #12]
 8009562:	6999      	ldr	r1, [r3, #24]
 8009564:	6893      	ldr	r3, [r2, #8]
 8009566:	6838      	ldr	r0, [r7, #0]
 8009568:	9319      	str	r3, [sp, #100]	; 0x64
 800956a:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800956c:	f8d1 9008 	ldr.w	r9, [r1, #8]
 8009570:	681a      	ldr	r2, [r3, #0]
 8009572:	f8da 1000 	ldr.w	r1, [sl]
 8009576:	922b      	str	r2, [sp, #172]	; 0xac
 8009578:	2800      	cmp	r0, #0
 800957a:	f000 80b8 	beq.w	80096ee <forward_conv2d_nl_pool_integer_SSSA_ch+0x31e>
 800957e:	f8d0 c004 	ldr.w	ip, [r0, #4]
 8009582:	f1bc 0f00 	cmp.w	ip, #0
 8009586:	f000 80b2 	beq.w	80096ee <forward_conv2d_nl_pool_integer_SSSA_ch+0x31e>
 800958a:	f8b0 e002 	ldrh.w	lr, [r0, #2]
 800958e:	f1be 0f00 	cmp.w	lr, #0
 8009592:	f000 80ac 	beq.w	80096ee <forward_conv2d_nl_pool_integer_SSSA_ch+0x31e>
 8009596:	f8dc c000 	ldr.w	ip, [ip]
 800959a:	ed9c 0a00 	vldr	s0, [ip]
 800959e:	2900      	cmp	r1, #0
 80095a0:	f000 80aa 	beq.w	80096f8 <forward_conv2d_nl_pool_integer_SSSA_ch+0x328>
 80095a4:	f8d1 c004 	ldr.w	ip, [r1, #4]
 80095a8:	f1bc 0f00 	cmp.w	ip, #0
 80095ac:	f000 80a4 	beq.w	80096f8 <forward_conv2d_nl_pool_integer_SSSA_ch+0x328>
 80095b0:	f8b1 e002 	ldrh.w	lr, [r1, #2]
 80095b4:	f1be 0f00 	cmp.w	lr, #0
 80095b8:	f000 809e 	beq.w	80096f8 <forward_conv2d_nl_pool_integer_SSSA_ch+0x328>
 80095bc:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80095be:	f8dc c000 	ldr.w	ip, [ip]
 80095c2:	2a01      	cmp	r2, #1
 80095c4:	eddc 0a00 	vldr	s1, [ip]
 80095c8:	f040 809c 	bne.w	8009704 <forward_conv2d_nl_pool_integer_SSSA_ch+0x334>
 80095cc:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80095ce:	2a01      	cmp	r2, #1
 80095d0:	f040 8098 	bne.w	8009704 <forward_conv2d_nl_pool_integer_SSSA_ch+0x334>
 80095d4:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80095d6:	9d13      	ldr	r5, [sp, #76]	; 0x4c
 80095d8:	432a      	orrs	r2, r5
 80095da:	f040 8093 	bne.w	8009704 <forward_conv2d_nl_pool_integer_SSSA_ch+0x334>
 80095de:	e9dd 2520 	ldrd	r2, r5, [sp, #128]	; 0x80
 80095e2:	2a01      	cmp	r2, #1
 80095e4:	bf08      	it	eq
 80095e6:	2d01      	cmpeq	r5, #1
 80095e8:	bf0c      	ite	eq
 80095ea:	f04f 0c01 	moveq.w	ip, #1
 80095ee:	f04f 0c00 	movne.w	ip, #0
 80095f2:	f8bd 2050 	ldrh.w	r2, [sp, #80]	; 0x50
 80095f6:	699b      	ldr	r3, [r3, #24]
 80095f8:	921c      	str	r2, [sp, #112]	; 0x70
 80095fa:	f8bd 2058 	ldrh.w	r2, [sp, #88]	; 0x58
 80095fe:	689b      	ldr	r3, [r3, #8]
 8009600:	921b      	str	r2, [sp, #108]	; 0x6c
 8009602:	f8db 2018 	ldr.w	r2, [fp, #24]
 8009606:	69bf      	ldr	r7, [r7, #24]
 8009608:	931a      	str	r3, [sp, #104]	; 0x68
 800960a:	6893      	ldr	r3, [r2, #8]
 800960c:	f8d7 b008 	ldr.w	fp, [r7, #8]
 8009610:	9323      	str	r3, [sp, #140]	; 0x8c
 8009612:	2800      	cmp	r0, #0
 8009614:	f000 81d9 	beq.w	80099ca <forward_conv2d_nl_pool_integer_SSSA_ch+0x5fa>
 8009618:	6843      	ldr	r3, [r0, #4]
 800961a:	2b00      	cmp	r3, #0
 800961c:	f000 81f0 	beq.w	8009a00 <forward_conv2d_nl_pool_integer_SSSA_ch+0x630>
 8009620:	8842      	ldrh	r2, [r0, #2]
 8009622:	2a00      	cmp	r2, #0
 8009624:	f000 81ea 	beq.w	80099fc <forward_conv2d_nl_pool_integer_SSSA_ch+0x62c>
 8009628:	685b      	ldr	r3, [r3, #4]
 800962a:	f993 3000 	ldrsb.w	r3, [r3]
 800962e:	9314      	str	r3, [sp, #80]	; 0x50
 8009630:	2900      	cmp	r1, #0
 8009632:	f000 81ce 	beq.w	80099d2 <forward_conv2d_nl_pool_integer_SSSA_ch+0x602>
 8009636:	684b      	ldr	r3, [r1, #4]
 8009638:	2b00      	cmp	r3, #0
 800963a:	f000 8201 	beq.w	8009a40 <forward_conv2d_nl_pool_integer_SSSA_ch+0x670>
 800963e:	884a      	ldrh	r2, [r1, #2]
 8009640:	2a00      	cmp	r2, #0
 8009642:	f000 81d9 	beq.w	80099f8 <forward_conv2d_nl_pool_integer_SSSA_ch+0x628>
 8009646:	685b      	ldr	r3, [r3, #4]
 8009648:	f993 3000 	ldrsb.w	r3, [r3]
 800964c:	9316      	str	r3, [sp, #88]	; 0x58
 800964e:	9b2b      	ldr	r3, [sp, #172]	; 0xac
 8009650:	2b00      	cmp	r3, #0
 8009652:	f000 81c3 	beq.w	80099dc <forward_conv2d_nl_pool_integer_SSSA_ch+0x60c>
 8009656:	6858      	ldr	r0, [r3, #4]
 8009658:	b100      	cbz	r0, 800965c <forward_conv2d_nl_pool_integer_SSSA_ch+0x28c>
 800965a:	6800      	ldr	r0, [r0, #0]
 800965c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800965e:	2b01      	cmp	r3, #1
 8009660:	f000 81c1 	beq.w	80099e6 <forward_conv2d_nl_pool_integer_SSSA_ch+0x616>
 8009664:	461a      	mov	r2, r3
 8009666:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8009668:	4293      	cmp	r3, r2
 800966a:	bf0c      	ite	eq
 800966c:	2317      	moveq	r3, #23
 800966e:	2300      	movne	r3, #0
 8009670:	9333      	str	r3, [sp, #204]	; 0xcc
 8009672:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009674:	464a      	mov	r2, r9
 8009676:	eb09 0183 	add.w	r1, r9, r3, lsl #2
 800967a:	912b      	str	r1, [sp, #172]	; 0xac
 800967c:	460b      	mov	r3, r1
 800967e:	9915      	ldr	r1, [sp, #84]	; 0x54
 8009680:	f001 f85e 	bl	800a740 <align_factor_ch>
 8009684:	9930      	ldr	r1, [sp, #192]	; 0xc0
 8009686:	2900      	cmp	r1, #0
 8009688:	f000 80eb 	beq.w	8009862 <forward_conv2d_nl_pool_integer_SSSA_ch+0x492>
 800968c:	992d      	ldr	r1, [sp, #180]	; 0xb4
 800968e:	2000      	movs	r0, #0
 8009690:	9d1e      	ldr	r5, [sp, #120]	; 0x78
 8009692:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8009694:	fb01 f305 	mul.w	r3, r1, r5
 8009698:	9d19      	ldr	r5, [sp, #100]	; 0x64
 800969a:	9f17      	ldr	r7, [sp, #92]	; 0x5c
 800969c:	fb05 f202 	mul.w	r2, r5, r2
 80096a0:	9017      	str	r0, [sp, #92]	; 0x5c
 80096a2:	922f      	str	r2, [sp, #188]	; 0xbc
 80096a4:	f8bd 2098 	ldrh.w	r2, [sp, #152]	; 0x98
 80096a8:	921b      	str	r2, [sp, #108]	; 0x6c
 80096aa:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80096ac:	fb02 f303 	mul.w	r3, r2, r3
 80096b0:	fb01 f202 	mul.w	r2, r1, r2
 80096b4:	9335      	str	r3, [sp, #212]	; 0xd4
 80096b6:	b2bb      	uxth	r3, r7
 80096b8:	9236      	str	r2, [sp, #216]	; 0xd8
 80096ba:	931c      	str	r3, [sp, #112]	; 0x70
 80096bc:	b28b      	uxth	r3, r1
 80096be:	932d      	str	r3, [sp, #180]	; 0xb4
 80096c0:	f9bd 30a8 	ldrsh.w	r3, [sp, #168]	; 0xa8
 80096c4:	9334      	str	r3, [sp, #208]	; 0xd0
 80096c6:	464b      	mov	r3, r9
 80096c8:	46b9      	mov	r9, r7
 80096ca:	461f      	mov	r7, r3
 80096cc:	e9cd 4026 	strd	r4, r0, [sp, #152]	; 0x98
 80096d0:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	dd5b      	ble.n	800978e <forward_conv2d_nl_pool_integer_SSSA_ch+0x3be>
 80096d6:	9b33      	ldr	r3, [sp, #204]	; 0xcc
 80096d8:	2b17      	cmp	r3, #23
 80096da:	f000 8147 	beq.w	800996c <forward_conv2d_nl_pool_integer_SSSA_ch+0x59c>
 80096de:	2b18      	cmp	r3, #24
 80096e0:	f000 80f5 	beq.w	80098ce <forward_conv2d_nl_pool_integer_SSSA_ch+0x4fe>
 80096e4:	2b16      	cmp	r3, #22
 80096e6:	d010      	beq.n	800970a <forward_conv2d_nl_pool_integer_SSSA_ch+0x33a>
 80096e8:	e7fe      	b.n	80096e8 <forward_conv2d_nl_pool_integer_SSSA_ch+0x318>
 80096ea:	68cb      	ldr	r3, [r1, #12]
 80096ec:	deff      	udf	#255	; 0xff
 80096ee:	ed9f 0a9e 	vldr	s0, [pc, #632]	; 8009968 <forward_conv2d_nl_pool_integer_SSSA_ch+0x598>
 80096f2:	2900      	cmp	r1, #0
 80096f4:	f47f af56 	bne.w	80095a4 <forward_conv2d_nl_pool_integer_SSSA_ch+0x1d4>
 80096f8:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80096fa:	eddf 0a9b 	vldr	s1, [pc, #620]	; 8009968 <forward_conv2d_nl_pool_integer_SSSA_ch+0x598>
 80096fe:	2a01      	cmp	r2, #1
 8009700:	f43f af64 	beq.w	80095cc <forward_conv2d_nl_pool_integer_SSSA_ch+0x1fc>
 8009704:	f04f 0c00 	mov.w	ip, #0
 8009708:	e773      	b.n	80095f2 <forward_conv2d_nl_pool_integer_SSSA_ch+0x222>
 800970a:	f8bd 1064 	ldrh.w	r1, [sp, #100]	; 0x64
 800970e:	2201      	movs	r2, #1
 8009710:	9d16      	ldr	r5, [sp, #88]	; 0x58
 8009712:	920f      	str	r2, [sp, #60]	; 0x3c
 8009714:	fa1f f289 	uxth.w	r2, r9
 8009718:	910e      	str	r1, [sp, #56]	; 0x38
 800971a:	9710      	str	r7, [sp, #64]	; 0x40
 800971c:	f8d8 0008 	ldr.w	r0, [r8, #8]
 8009720:	950c      	str	r5, [sp, #48]	; 0x30
 8009722:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8009724:	900d      	str	r0, [sp, #52]	; 0x34
 8009726:	4658      	mov	r0, fp
 8009728:	950b      	str	r5, [sp, #44]	; 0x2c
 800972a:	9d2b      	ldr	r5, [sp, #172]	; 0xac
 800972c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800972e:	992d      	ldr	r1, [sp, #180]	; 0xb4
 8009730:	e9cd 7509 	strd	r7, r5, [sp, #36]	; 0x24
 8009734:	9d23      	ldr	r5, [sp, #140]	; 0x8c
 8009736:	9508      	str	r5, [sp, #32]
 8009738:	9d21      	ldr	r5, [sp, #132]	; 0x84
 800973a:	9507      	str	r5, [sp, #28]
 800973c:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800973e:	9506      	str	r5, [sp, #24]
 8009740:	9d13      	ldr	r5, [sp, #76]	; 0x4c
 8009742:	9505      	str	r5, [sp, #20]
 8009744:	9d22      	ldr	r5, [sp, #136]	; 0x88
 8009746:	9504      	str	r5, [sp, #16]
 8009748:	9d1c      	ldr	r5, [sp, #112]	; 0x70
 800974a:	9503      	str	r5, [sp, #12]
 800974c:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800974e:	9502      	str	r5, [sp, #8]
 8009750:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8009752:	9501      	str	r5, [sp, #4]
 8009754:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 8009756:	9500      	str	r5, [sp, #0]
 8009758:	f002 f8c2 	bl	800b8e0 <st_sssa8_ch_convolve_1x1>
 800975c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800975e:	9925      	ldr	r1, [sp, #148]	; 0x94
 8009760:	428b      	cmp	r3, r1
 8009762:	f000 80e9 	beq.w	8009938 <forward_conv2d_nl_pool_integer_SSSA_ch+0x568>
 8009766:	1acb      	subs	r3, r1, r3
 8009768:	4599      	cmp	r9, r3
 800976a:	9325      	str	r3, [sp, #148]	; 0x94
 800976c:	bf28      	it	cs
 800976e:	4699      	movcs	r9, r3
 8009770:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009772:	2b00      	cmp	r3, #0
 8009774:	f040 80e8 	bne.w	8009948 <forward_conv2d_nl_pool_integer_SSSA_ch+0x578>
 8009778:	9b35      	ldr	r3, [sp, #212]	; 0xd4
 800977a:	449b      	add	fp, r3
 800977c:	3401      	adds	r4, #1
 800977e:	9b32      	ldr	r3, [sp, #200]	; 0xc8
 8009780:	9a2f      	ldr	r2, [sp, #188]	; 0xbc
 8009782:	4641      	mov	r1, r8
 8009784:	4630      	mov	r0, r6
 8009786:	9d2e      	ldr	r5, [sp, #184]	; 0xb8
 8009788:	47a8      	blx	r5
 800978a:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 800978c:	b224      	sxth	r4, r4
 800978e:	3b01      	subs	r3, #1
 8009790:	932c      	str	r3, [sp, #176]	; 0xb0
 8009792:	d472      	bmi.n	800987a <forward_conv2d_nl_pool_integer_SSSA_ch+0x4aa>
 8009794:	9b34      	ldr	r3, [sp, #208]	; 0xd0
 8009796:	429c      	cmp	r4, r3
 8009798:	db38      	blt.n	800980c <forward_conv2d_nl_pool_integer_SSSA_ch+0x43c>
 800979a:	f8bd c0a8 	ldrh.w	ip, [sp, #168]	; 0xa8
 800979e:	2301      	movs	r3, #1
 80097a0:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80097a2:	9927      	ldr	r1, [sp, #156]	; 0x9c
 80097a4:	f8bd 00a0 	ldrh.w	r0, [sp, #160]	; 0xa0
 80097a8:	9208      	str	r2, [sp, #32]
 80097aa:	ebac 0201 	sub.w	r2, ip, r1
 80097ae:	f8bd 10dc 	ldrh.w	r1, [sp, #220]	; 0xdc
 80097b2:	1a24      	subs	r4, r4, r0
 80097b4:	f8cd c004 	str.w	ip, [sp, #4]
 80097b8:	b292      	uxth	r2, r2
 80097ba:	f8bd c0e4 	ldrh.w	ip, [sp, #228]	; 0xe4
 80097be:	b224      	sxth	r4, r4
 80097c0:	9005      	str	r0, [sp, #20]
 80097c2:	9307      	str	r3, [sp, #28]
 80097c4:	f8bd 0098 	ldrh.w	r0, [sp, #152]	; 0x98
 80097c8:	f8bd 30e8 	ldrh.w	r3, [sp, #232]	; 0xe8
 80097cc:	9106      	str	r1, [sp, #24]
 80097ce:	f8bd 10e0 	ldrh.w	r1, [sp, #224]	; 0xe0
 80097d2:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 80097d4:	9100      	str	r1, [sp, #0]
 80097d6:	f8cd c010 	str.w	ip, [sp, #16]
 80097da:	f8bd 1064 	ldrh.w	r1, [sp, #100]	; 0x64
 80097de:	e9cd 3002 	strd	r3, r0, [sp, #8]
 80097e2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80097e4:	a849      	add	r0, sp, #292	; 0x124
 80097e6:	47a8      	blx	r5
 80097e8:	9d17      	ldr	r5, [sp, #92]	; 0x5c
 80097ea:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80097ec:	3501      	adds	r5, #1
 80097ee:	f9bd 30a0 	ldrsh.w	r3, [sp, #160]	; 0xa0
 80097f2:	6951      	ldr	r1, [r2, #20]
 80097f4:	9517      	str	r5, [sp, #92]	; 0x5c
 80097f6:	9d26      	ldr	r5, [sp, #152]	; 0x98
 80097f8:	9831      	ldr	r0, [sp, #196]	; 0xc4
 80097fa:	1aeb      	subs	r3, r5, r3
 80097fc:	68c9      	ldr	r1, [r1, #12]
 80097fe:	6882      	ldr	r2, [r0, #8]
 8009800:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8009804:	440a      	add	r2, r1
 8009806:	b21b      	sxth	r3, r3
 8009808:	6082      	str	r2, [r0, #8]
 800980a:	9326      	str	r3, [sp, #152]	; 0x98
 800980c:	f8da 3014 	ldr.w	r3, [sl, #20]
 8009810:	f8d8 2008 	ldr.w	r2, [r8, #8]
 8009814:	68db      	ldr	r3, [r3, #12]
 8009816:	4413      	add	r3, r2
 8009818:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800981a:	f8c8 3008 	str.w	r3, [r8, #8]
 800981e:	6a12      	ldr	r2, [r2, #32]
 8009820:	b13a      	cbz	r2, 8009832 <forward_conv2d_nl_pool_integer_SSSA_ch+0x462>
 8009822:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8009824:	695a      	ldr	r2, [r3, #20]
 8009826:	68b3      	ldr	r3, [r6, #8]
 8009828:	68d2      	ldr	r2, [r2, #12]
 800982a:	4413      	add	r3, r2
 800982c:	60b3      	str	r3, [r6, #8]
 800982e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009832:	f8da 1014 	ldr.w	r1, [sl, #20]
 8009836:	f8da 200c 	ldr.w	r2, [sl, #12]
 800983a:	68c8      	ldr	r0, [r1, #12]
 800983c:	68d2      	ldr	r2, [r2, #12]
 800983e:	f8d8 100c 	ldr.w	r1, [r8, #12]
 8009842:	fb00 1202 	mla	r2, r0, r2, r1
 8009846:	4293      	cmp	r3, r2
 8009848:	d306      	bcc.n	8009858 <forward_conv2d_nl_pool_integer_SSSA_ch+0x488>
 800984a:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800984c:	f8c8 1008 	str.w	r1, [r8, #8]
 8009850:	6a1b      	ldr	r3, [r3, #32]
 8009852:	b10b      	cbz	r3, 8009858 <forward_conv2d_nl_pool_integer_SSSA_ch+0x488>
 8009854:	68f3      	ldr	r3, [r6, #12]
 8009856:	60b3      	str	r3, [r6, #8]
 8009858:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800985a:	9a30      	ldr	r2, [sp, #192]	; 0xc0
 800985c:	4293      	cmp	r3, r2
 800985e:	f4ff af37 	bcc.w	80096d0 <forward_conv2d_nl_pool_integer_SSSA_ch+0x300>
 8009862:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009866:	9a31      	ldr	r2, [sp, #196]	; 0xc4
 8009868:	f8c8 3008 	str.w	r3, [r8, #8]
 800986c:	68f3      	ldr	r3, [r6, #12]
 800986e:	60b3      	str	r3, [r6, #8]
 8009870:	68d3      	ldr	r3, [r2, #12]
 8009872:	6093      	str	r3, [r2, #8]
 8009874:	b051      	add	sp, #324	; 0x144
 8009876:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800987a:	e9d6 2102 	ldrd	r2, r1, [r6, #8]
 800987e:	9b2f      	ldr	r3, [sp, #188]	; 0xbc
 8009880:	fb03 2314 	mls	r3, r3, r4, r2
 8009884:	4299      	cmp	r1, r3
 8009886:	d901      	bls.n	800988c <forward_conv2d_nl_pool_integer_SSSA_ch+0x4bc>
 8009888:	6870      	ldr	r0, [r6, #4]
 800988a:	4403      	add	r3, r0
 800988c:	68d0      	ldr	r0, [r2, #12]
 800988e:	4298      	cmp	r0, r3
 8009890:	d212      	bcs.n	80098b8 <forward_conv2d_nl_pool_integer_SSSA_ch+0x4e8>
 8009892:	9834      	ldr	r0, [sp, #208]	; 0xd0
 8009894:	4284      	cmp	r4, r0
 8009896:	d00f      	beq.n	80098b8 <forward_conv2d_nl_pool_integer_SSSA_ch+0x4e8>
 8009898:	6870      	ldr	r0, [r6, #4]
 800989a:	4401      	add	r1, r0
 800989c:	428b      	cmp	r3, r1
 800989e:	d20b      	bcs.n	80098b8 <forward_conv2d_nl_pool_integer_SSSA_ch+0x4e8>
 80098a0:	3a01      	subs	r2, #1
 80098a2:	9d13      	ldr	r5, [sp, #76]	; 0x4c
 80098a4:	f813 1b01 	ldrb.w	r1, [r3], #1
 80098a8:	f802 1f01 	strb.w	r1, [r2, #1]!
 80098ac:	68f1      	ldr	r1, [r6, #12]
 80098ae:	6870      	ldr	r0, [r6, #4]
 80098b0:	4401      	add	r1, r0
 80098b2:	428b      	cmp	r3, r1
 80098b4:	d3f6      	bcc.n	80098a4 <forward_conv2d_nl_pool_integer_SSSA_ch+0x4d4>
 80098b6:	9513      	str	r5, [sp, #76]	; 0x4c
 80098b8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80098ba:	b2a4      	uxth	r4, r4
 80098bc:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 80098be:	4413      	add	r3, r2
 80098c0:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 80098c2:	1b1b      	subs	r3, r3, r4
 80098c4:	4414      	add	r4, r2
 80098c6:	b21b      	sxth	r3, r3
 80098c8:	b224      	sxth	r4, r4
 80098ca:	9327      	str	r3, [sp, #156]	; 0x9c
 80098cc:	e762      	b.n	8009794 <forward_conv2d_nl_pool_integer_SSSA_ch+0x3c4>
 80098ce:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 80098d0:	429c      	cmp	r4, r3
 80098d2:	d103      	bne.n	80098dc <forward_conv2d_nl_pool_integer_SSSA_ch+0x50c>
 80098d4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80098d6:	2b00      	cmp	r3, #0
 80098d8:	f000 8094 	beq.w	8009a04 <forward_conv2d_nl_pool_integer_SSSA_ch+0x634>
 80098dc:	f8bd 1064 	ldrh.w	r1, [sp, #100]	; 0x64
 80098e0:	2201      	movs	r2, #1
 80098e2:	9d16      	ldr	r5, [sp, #88]	; 0x58
 80098e4:	920f      	str	r2, [sp, #60]	; 0x3c
 80098e6:	fa1f f289 	uxth.w	r2, r9
 80098ea:	910e      	str	r1, [sp, #56]	; 0x38
 80098ec:	9710      	str	r7, [sp, #64]	; 0x40
 80098ee:	f8d8 0008 	ldr.w	r0, [r8, #8]
 80098f2:	950c      	str	r5, [sp, #48]	; 0x30
 80098f4:	9d14      	ldr	r5, [sp, #80]	; 0x50
 80098f6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80098f8:	950b      	str	r5, [sp, #44]	; 0x2c
 80098fa:	9d2b      	ldr	r5, [sp, #172]	; 0xac
 80098fc:	992d      	ldr	r1, [sp, #180]	; 0xb4
 80098fe:	900d      	str	r0, [sp, #52]	; 0x34
 8009900:	4658      	mov	r0, fp
 8009902:	e9cd 7509 	strd	r7, r5, [sp, #36]	; 0x24
 8009906:	9d23      	ldr	r5, [sp, #140]	; 0x8c
 8009908:	9508      	str	r5, [sp, #32]
 800990a:	9d21      	ldr	r5, [sp, #132]	; 0x84
 800990c:	9507      	str	r5, [sp, #28]
 800990e:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8009910:	9506      	str	r5, [sp, #24]
 8009912:	9d13      	ldr	r5, [sp, #76]	; 0x4c
 8009914:	9505      	str	r5, [sp, #20]
 8009916:	9d22      	ldr	r5, [sp, #136]	; 0x88
 8009918:	9504      	str	r5, [sp, #16]
 800991a:	9d1c      	ldr	r5, [sp, #112]	; 0x70
 800991c:	9503      	str	r5, [sp, #12]
 800991e:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8009920:	9502      	str	r5, [sp, #8]
 8009922:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8009924:	9501      	str	r5, [sp, #4]
 8009926:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 8009928:	9500      	str	r5, [sp, #0]
 800992a:	f001 fdab 	bl	800b484 <st_sssa8_ch_convolve>
 800992e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8009930:	9925      	ldr	r1, [sp, #148]	; 0x94
 8009932:	428b      	cmp	r3, r1
 8009934:	f47f af17 	bne.w	8009766 <forward_conv2d_nl_pool_integer_SSSA_ch+0x396>
 8009938:	f04f 0900 	mov.w	r9, #0
 800993c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800993e:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
 8009942:	2b00      	cmp	r3, #0
 8009944:	f43f af18 	beq.w	8009778 <forward_conv2d_nl_pool_integer_SSSA_ch+0x3a8>
 8009948:	461a      	mov	r2, r3
 800994a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800994c:	1ad3      	subs	r3, r2, r3
 800994e:	d505      	bpl.n	800995c <forward_conv2d_nl_pool_integer_SSSA_ch+0x58c>
 8009950:	4611      	mov	r1, r2
 8009952:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8009954:	1a55      	subs	r5, r2, r1
 8009956:	9a36      	ldr	r2, [sp, #216]	; 0xd8
 8009958:	fb02 bb05 	mla	fp, r2, r5, fp
 800995c:	ea23 75e3 	bic.w	r5, r3, r3, asr #31
 8009960:	b2ab      	uxth	r3, r5
 8009962:	9313      	str	r3, [sp, #76]	; 0x4c
 8009964:	e70a      	b.n	800977c <forward_conv2d_nl_pool_integer_SSSA_ch+0x3ac>
 8009966:	bf00      	nop
 8009968:	00000000 	.word	0x00000000
 800996c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800996e:	b913      	cbnz	r3, 8009976 <forward_conv2d_nl_pool_integer_SSSA_ch+0x5a6>
 8009970:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8009972:	429c      	cmp	r4, r3
 8009974:	d054      	beq.n	8009a20 <forward_conv2d_nl_pool_integer_SSSA_ch+0x650>
 8009976:	f8bd 1064 	ldrh.w	r1, [sp, #100]	; 0x64
 800997a:	2201      	movs	r2, #1
 800997c:	9d16      	ldr	r5, [sp, #88]	; 0x58
 800997e:	920f      	str	r2, [sp, #60]	; 0x3c
 8009980:	fa1f f289 	uxth.w	r2, r9
 8009984:	910e      	str	r1, [sp, #56]	; 0x38
 8009986:	9710      	str	r7, [sp, #64]	; 0x40
 8009988:	f8d8 0008 	ldr.w	r0, [r8, #8]
 800998c:	950c      	str	r5, [sp, #48]	; 0x30
 800998e:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8009990:	900d      	str	r0, [sp, #52]	; 0x34
 8009992:	4658      	mov	r0, fp
 8009994:	950b      	str	r5, [sp, #44]	; 0x2c
 8009996:	9d2b      	ldr	r5, [sp, #172]	; 0xac
 8009998:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800999a:	992d      	ldr	r1, [sp, #180]	; 0xb4
 800999c:	e9cd 7509 	strd	r7, r5, [sp, #36]	; 0x24
 80099a0:	9d23      	ldr	r5, [sp, #140]	; 0x8c
 80099a2:	9508      	str	r5, [sp, #32]
 80099a4:	9d21      	ldr	r5, [sp, #132]	; 0x84
 80099a6:	9507      	str	r5, [sp, #28]
 80099a8:	9d20      	ldr	r5, [sp, #128]	; 0x80
 80099aa:	9506      	str	r5, [sp, #24]
 80099ac:	9d13      	ldr	r5, [sp, #76]	; 0x4c
 80099ae:	9505      	str	r5, [sp, #20]
 80099b0:	9d22      	ldr	r5, [sp, #136]	; 0x88
 80099b2:	9504      	str	r5, [sp, #16]
 80099b4:	9d1c      	ldr	r5, [sp, #112]	; 0x70
 80099b6:	9503      	str	r5, [sp, #12]
 80099b8:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 80099ba:	9502      	str	r5, [sp, #8]
 80099bc:	9d15      	ldr	r5, [sp, #84]	; 0x54
 80099be:	9501      	str	r5, [sp, #4]
 80099c0:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 80099c2:	9500      	str	r5, [sp, #0]
 80099c4:	f000 ffce 	bl	800a964 <st_sssa8_ch_convolve_dw>
 80099c8:	e6c8      	b.n	800975c <forward_conv2d_nl_pool_integer_SSSA_ch+0x38c>
 80099ca:	9014      	str	r0, [sp, #80]	; 0x50
 80099cc:	2900      	cmp	r1, #0
 80099ce:	f47f ae32 	bne.w	8009636 <forward_conv2d_nl_pool_integer_SSSA_ch+0x266>
 80099d2:	9b2b      	ldr	r3, [sp, #172]	; 0xac
 80099d4:	9116      	str	r1, [sp, #88]	; 0x58
 80099d6:	2b00      	cmp	r3, #0
 80099d8:	f47f ae3d 	bne.w	8009656 <forward_conv2d_nl_pool_integer_SSSA_ch+0x286>
 80099dc:	4618      	mov	r0, r3
 80099de:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80099e0:	2b01      	cmp	r3, #1
 80099e2:	f47f ae3f 	bne.w	8009664 <forward_conv2d_nl_pool_integer_SSSA_ch+0x294>
 80099e6:	f1bc 0f00 	cmp.w	ip, #0
 80099ea:	bf14      	ite	ne
 80099ec:	2316      	movne	r3, #22
 80099ee:	2318      	moveq	r3, #24
 80099f0:	9333      	str	r3, [sp, #204]	; 0xcc
 80099f2:	e63e      	b.n	8009672 <forward_conv2d_nl_pool_integer_SSSA_ch+0x2a2>
 80099f4:	9132      	str	r1, [sp, #200]	; 0xc8
 80099f6:	e566      	b.n	80094c6 <forward_conv2d_nl_pool_integer_SSSA_ch+0xf6>
 80099f8:	9216      	str	r2, [sp, #88]	; 0x58
 80099fa:	e628      	b.n	800964e <forward_conv2d_nl_pool_integer_SSSA_ch+0x27e>
 80099fc:	9214      	str	r2, [sp, #80]	; 0x50
 80099fe:	e617      	b.n	8009630 <forward_conv2d_nl_pool_integer_SSSA_ch+0x260>
 8009a00:	9314      	str	r3, [sp, #80]	; 0x50
 8009a02:	e615      	b.n	8009630 <forward_conv2d_nl_pool_integer_SSSA_ch+0x260>
 8009a04:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009a06:	9923      	ldr	r1, [sp, #140]	; 0x8c
 8009a08:	981c      	ldr	r0, [sp, #112]	; 0x70
 8009a0a:	9202      	str	r2, [sp, #8]
 8009a0c:	9101      	str	r1, [sp, #4]
 8009a0e:	9000      	str	r0, [sp, #0]
 8009a10:	9703      	str	r7, [sp, #12]
 8009a12:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009a14:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8009a16:	991a      	ldr	r1, [sp, #104]	; 0x68
 8009a18:	981f      	ldr	r0, [sp, #124]	; 0x7c
 8009a1a:	f001 fcab 	bl	800b374 <st_sssa8_ch_convolve_rank1upd>
 8009a1e:	e75d      	b.n	80098dc <forward_conv2d_nl_pool_integer_SSSA_ch+0x50c>
 8009a20:	9700      	str	r7, [sp, #0]
 8009a22:	9915      	ldr	r1, [sp, #84]	; 0x54
 8009a24:	981a      	ldr	r0, [sp, #104]	; 0x68
 8009a26:	e9dd 231b 	ldrd	r2, r3, [sp, #108]	; 0x6c
 8009a2a:	f000 fee5 	bl	800a7f8 <st_sssa8_ch_conv_dw_Wadapt>
 8009a2e:	e7a2      	b.n	8009976 <forward_conv2d_nl_pool_integer_SSSA_ch+0x5a6>
 8009a30:	f04f 0b00 	mov.w	fp, #0
 8009a34:	e4f7      	b.n	8009426 <forward_conv2d_nl_pool_integer_SSSA_ch+0x56>
 8009a36:	4a03      	ldr	r2, [pc, #12]	; (8009a44 <forward_conv2d_nl_pool_integer_SSSA_ch+0x674>)
 8009a38:	f8cd a074 	str.w	sl, [sp, #116]	; 0x74
 8009a3c:	922e      	str	r2, [sp, #184]	; 0xb8
 8009a3e:	e503      	b.n	8009448 <forward_conv2d_nl_pool_integer_SSSA_ch+0x78>
 8009a40:	9316      	str	r3, [sp, #88]	; 0x58
 8009a42:	e604      	b.n	800964e <forward_conv2d_nl_pool_integer_SSSA_ch+0x27e>
 8009a44:	080093cd 	.word	0x080093cd

08009a48 <forward_dense_integer_SSSA>:
 8009a48:	6943      	ldr	r3, [r0, #20]
 8009a4a:	8818      	ldrh	r0, [r3, #0]
 8009a4c:	2800      	cmp	r0, #0
 8009a4e:	f000 80b2 	beq.w	8009bb6 <forward_dense_integer_SSSA+0x16e>
 8009a52:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a56:	685c      	ldr	r4, [r3, #4]
 8009a58:	b093      	sub	sp, #76	; 0x4c
 8009a5a:	6863      	ldr	r3, [r4, #4]
 8009a5c:	b103      	cbz	r3, 8009a60 <forward_dense_integer_SSSA+0x18>
 8009a5e:	681b      	ldr	r3, [r3, #0]
 8009a60:	2801      	cmp	r0, #1
 8009a62:	f240 809f 	bls.w	8009ba4 <forward_dense_integer_SSSA+0x15c>
 8009a66:	6922      	ldr	r2, [r4, #16]
 8009a68:	b102      	cbz	r2, 8009a6c <forward_dense_integer_SSSA+0x24>
 8009a6a:	6812      	ldr	r2, [r2, #0]
 8009a6c:	2802      	cmp	r0, #2
 8009a6e:	f000 809f 	beq.w	8009bb0 <forward_dense_integer_SSSA+0x168>
 8009a72:	69e5      	ldr	r5, [r4, #28]
 8009a74:	2d00      	cmp	r5, #0
 8009a76:	f000 80ed 	beq.w	8009c54 <forward_dense_integer_SSSA+0x20c>
 8009a7a:	6829      	ldr	r1, [r5, #0]
 8009a7c:	f114 0618 	adds.w	r6, r4, #24
 8009a80:	d007      	beq.n	8009a92 <forward_dense_integer_SSSA+0x4a>
 8009a82:	8b26      	ldrh	r6, [r4, #24]
 8009a84:	2e01      	cmp	r6, #1
 8009a86:	f240 80d8 	bls.w	8009c3a <forward_dense_integer_SSSA+0x1f2>
 8009a8a:	2d00      	cmp	r5, #0
 8009a8c:	f000 80cc 	beq.w	8009c28 <forward_dense_integer_SSSA+0x1e0>
 8009a90:	686e      	ldr	r6, [r5, #4]
 8009a92:	2803      	cmp	r0, #3
 8009a94:	f000 8089 	beq.w	8009baa <forward_dense_integer_SSSA+0x162>
 8009a98:	68d0      	ldr	r0, [r2, #12]
 8009a9a:	68dd      	ldr	r5, [r3, #12]
 8009a9c:	f8d0 a004 	ldr.w	sl, [r0, #4]
 8009aa0:	9509      	str	r5, [sp, #36]	; 0x24
 8009aa2:	fa1f f58a 	uxth.w	r5, sl
 8009aa6:	69b7      	ldr	r7, [r6, #24]
 8009aa8:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009aaa:	950f      	str	r5, [sp, #60]	; 0x3c
 8009aac:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8009aae:	e9d0 0402 	ldrd	r0, r4, [r0, #8]
 8009ab2:	f8d5 b004 	ldr.w	fp, [r5, #4]
 8009ab6:	fb00 f904 	mul.w	r9, r0, r4
 8009aba:	68bd      	ldr	r5, [r7, #8]
 8009abc:	fa1f f08b 	uxth.w	r0, fp
 8009ac0:	699c      	ldr	r4, [r3, #24]
 8009ac2:	950e      	str	r5, [sp, #56]	; 0x38
 8009ac4:	900d      	str	r0, [sp, #52]	; 0x34
 8009ac6:	6990      	ldr	r0, [r2, #24]
 8009ac8:	2e00      	cmp	r6, #0
 8009aca:	f000 80c5 	beq.w	8009c58 <forward_dense_integer_SSSA+0x210>
 8009ace:	6835      	ldr	r5, [r6, #0]
 8009ad0:	2d00      	cmp	r5, #0
 8009ad2:	f000 809d 	beq.w	8009c10 <forward_dense_integer_SSSA+0x1c8>
 8009ad6:	69ad      	ldr	r5, [r5, #24]
 8009ad8:	68ad      	ldr	r5, [r5, #8]
 8009ada:	9509      	str	r5, [sp, #36]	; 0x24
 8009adc:	681f      	ldr	r7, [r3, #0]
 8009ade:	698b      	ldr	r3, [r1, #24]
 8009ae0:	6812      	ldr	r2, [r2, #0]
 8009ae2:	689b      	ldr	r3, [r3, #8]
 8009ae4:	68a5      	ldr	r5, [r4, #8]
 8009ae6:	6886      	ldr	r6, [r0, #8]
 8009ae8:	930a      	str	r3, [sp, #40]	; 0x28
 8009aea:	6809      	ldr	r1, [r1, #0]
 8009aec:	2f00      	cmp	r7, #0
 8009aee:	d071      	beq.n	8009bd4 <forward_dense_integer_SSSA+0x18c>
 8009af0:	6878      	ldr	r0, [r7, #4]
 8009af2:	4604      	mov	r4, r0
 8009af4:	2800      	cmp	r0, #0
 8009af6:	d060      	beq.n	8009bba <forward_dense_integer_SSSA+0x172>
 8009af8:	f8b7 c002 	ldrh.w	ip, [r7, #2]
 8009afc:	f1bc 0f00 	cmp.w	ip, #0
 8009b00:	f000 8088 	beq.w	8009c14 <forward_dense_integer_SSSA+0x1cc>
 8009b04:	6803      	ldr	r3, [r0, #0]
 8009b06:	edd3 7a00 	vldr	s15, [r3]
 8009b0a:	2a00      	cmp	r2, #0
 8009b0c:	f000 80ac 	beq.w	8009c68 <forward_dense_integer_SSSA+0x220>
 8009b10:	6853      	ldr	r3, [r2, #4]
 8009b12:	2b00      	cmp	r3, #0
 8009b14:	f000 8081 	beq.w	8009c1a <forward_dense_integer_SSSA+0x1d2>
 8009b18:	8850      	ldrh	r0, [r2, #2]
 8009b1a:	2800      	cmp	r0, #0
 8009b1c:	d063      	beq.n	8009be6 <forward_dense_integer_SSSA+0x19e>
 8009b1e:	681c      	ldr	r4, [r3, #0]
 8009b20:	ed94 0a00 	vldr	s0, [r4]
 8009b24:	2f00      	cmp	r7, #0
 8009b26:	f040 808a 	bne.w	8009c3e <forward_dense_integer_SSSA+0x1f6>
 8009b2a:	685b      	ldr	r3, [r3, #4]
 8009b2c:	f993 3000 	ldrsb.w	r3, [r3]
 8009b30:	930b      	str	r3, [sp, #44]	; 0x2c
 8009b32:	2900      	cmp	r1, #0
 8009b34:	d048      	beq.n	8009bc8 <forward_dense_integer_SSSA+0x180>
 8009b36:	684b      	ldr	r3, [r1, #4]
 8009b38:	2b00      	cmp	r3, #0
 8009b3a:	d045      	beq.n	8009bc8 <forward_dense_integer_SSSA+0x180>
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	2400      	movs	r4, #0
 8009b40:	f10d 0842 	add.w	r8, sp, #66	; 0x42
 8009b44:	f8ad 4042 	strh.w	r4, [sp, #66]	; 0x42
 8009b48:	9411      	str	r4, [sp, #68]	; 0x44
 8009b4a:	4640      	mov	r0, r8
 8009b4c:	ed93 7a00 	vldr	s14, [r3]
 8009b50:	ee67 7a87 	vmul.f32	s15, s15, s14
 8009b54:	ee87 0a80 	vdiv.f32	s0, s15, s0
 8009b58:	f000 fdb2 	bl	800a6c0 <align_factor>
 8009b5c:	9011      	str	r0, [sp, #68]	; 0x44
 8009b5e:	f1b9 0f00 	cmp.w	r9, #0
 8009b62:	d01c      	beq.n	8009b9e <forward_dense_integer_SSSA+0x156>
 8009b64:	fa1f fb8b 	uxth.w	fp, fp
 8009b68:	970c      	str	r7, [sp, #48]	; 0x30
 8009b6a:	fa1f fa8a 	uxth.w	sl, sl
 8009b6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009b70:	af11      	add	r7, sp, #68	; 0x44
 8009b72:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009b74:	3401      	adds	r4, #1
 8009b76:	980c      	ldr	r0, [sp, #48]	; 0x30
 8009b78:	9103      	str	r1, [sp, #12]
 8009b7a:	9002      	str	r0, [sp, #8]
 8009b7c:	4628      	mov	r0, r5
 8009b7e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8009b80:	445d      	add	r5, fp
 8009b82:	f8cd 8004 	str.w	r8, [sp, #4]
 8009b86:	9700      	str	r7, [sp, #0]
 8009b88:	e9cd 6305 	strd	r6, r3, [sp, #20]
 8009b8c:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8009b90:	4456      	add	r6, sl
 8009b92:	9204      	str	r2, [sp, #16]
 8009b94:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009b96:	f001 ff15 	bl	800b9c4 <st_sssa8_fully_connected>
 8009b9a:	454c      	cmp	r4, r9
 8009b9c:	d1e7      	bne.n	8009b6e <forward_dense_integer_SSSA+0x126>
 8009b9e:	b013      	add	sp, #76	; 0x4c
 8009ba0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ba4:	2300      	movs	r3, #0
 8009ba6:	685b      	ldr	r3, [r3, #4]
 8009ba8:	deff      	udf	#255	; 0xff
 8009baa:	2300      	movs	r3, #0
 8009bac:	685b      	ldr	r3, [r3, #4]
 8009bae:	deff      	udf	#255	; 0xff
 8009bb0:	2300      	movs	r3, #0
 8009bb2:	685b      	ldr	r3, [r3, #4]
 8009bb4:	deff      	udf	#255	; 0xff
 8009bb6:	6843      	ldr	r3, [r0, #4]
 8009bb8:	deff      	udf	#255	; 0xff
 8009bba:	2a00      	cmp	r2, #0
 8009bbc:	d036      	beq.n	8009c2c <forward_dense_integer_SSSA+0x1e4>
 8009bbe:	6853      	ldr	r3, [r2, #4]
 8009bc0:	b963      	cbnz	r3, 8009bdc <forward_dense_integer_SSSA+0x194>
 8009bc2:	eddf 7a2c 	vldr	s15, [pc, #176]	; 8009c74 <forward_dense_integer_SSSA+0x22c>
 8009bc6:	e011      	b.n	8009bec <forward_dense_integer_SSSA+0x1a4>
 8009bc8:	2300      	movs	r3, #0
 8009bca:	f8ad 3042 	strh.w	r3, [sp, #66]	; 0x42
 8009bce:	9311      	str	r3, [sp, #68]	; 0x44
 8009bd0:	681b      	ldr	r3, [r3, #0]
 8009bd2:	deff      	udf	#255	; 0xff
 8009bd4:	b352      	cbz	r2, 8009c2c <forward_dense_integer_SSSA+0x1e4>
 8009bd6:	6853      	ldr	r3, [r2, #4]
 8009bd8:	2b00      	cmp	r3, #0
 8009bda:	d03f      	beq.n	8009c5c <forward_dense_integer_SSSA+0x214>
 8009bdc:	8850      	ldrh	r0, [r2, #2]
 8009bde:	eddf 7a25 	vldr	s15, [pc, #148]	; 8009c74 <forward_dense_integer_SSSA+0x22c>
 8009be2:	2800      	cmp	r0, #0
 8009be4:	d19b      	bne.n	8009b1e <forward_dense_integer_SSSA+0xd6>
 8009be6:	2f00      	cmp	r7, #0
 8009be8:	d03b      	beq.n	8009c62 <forward_dense_integer_SSSA+0x21a>
 8009bea:	6878      	ldr	r0, [r7, #4]
 8009bec:	4604      	mov	r4, r0
 8009bee:	b358      	cbz	r0, 8009c48 <forward_dense_integer_SSSA+0x200>
 8009bf0:	ed9f 0a20 	vldr	s0, [pc, #128]	; 8009c74 <forward_dense_integer_SSSA+0x22c>
 8009bf4:	887f      	ldrh	r7, [r7, #2]
 8009bf6:	b127      	cbz	r7, 8009c02 <forward_dense_integer_SSSA+0x1ba>
 8009bf8:	6863      	ldr	r3, [r4, #4]
 8009bfa:	f993 7000 	ldrsb.w	r7, [r3]
 8009bfe:	b33a      	cbz	r2, 8009c50 <forward_dense_integer_SSSA+0x208>
 8009c00:	6853      	ldr	r3, [r2, #4]
 8009c02:	b11b      	cbz	r3, 8009c0c <forward_dense_integer_SSSA+0x1c4>
 8009c04:	8850      	ldrh	r0, [r2, #2]
 8009c06:	2800      	cmp	r0, #0
 8009c08:	d18f      	bne.n	8009b2a <forward_dense_integer_SSSA+0xe2>
 8009c0a:	2300      	movs	r3, #0
 8009c0c:	930b      	str	r3, [sp, #44]	; 0x2c
 8009c0e:	e790      	b.n	8009b32 <forward_dense_integer_SSSA+0xea>
 8009c10:	9509      	str	r5, [sp, #36]	; 0x24
 8009c12:	e763      	b.n	8009adc <forward_dense_integer_SSSA+0x94>
 8009c14:	eddf 7a17 	vldr	s15, [pc, #92]	; 8009c74 <forward_dense_integer_SSSA+0x22c>
 8009c18:	e777      	b.n	8009b0a <forward_dense_integer_SSSA+0xc2>
 8009c1a:	2f00      	cmp	r7, #0
 8009c1c:	d1e6      	bne.n	8009bec <forward_dense_integer_SSSA+0x1a4>
 8009c1e:	2700      	movs	r7, #0
 8009c20:	ed9f 0a14 	vldr	s0, [pc, #80]	; 8009c74 <forward_dense_integer_SSSA+0x22c>
 8009c24:	970b      	str	r7, [sp, #44]	; 0x2c
 8009c26:	e784      	b.n	8009b32 <forward_dense_integer_SSSA+0xea>
 8009c28:	462e      	mov	r6, r5
 8009c2a:	e732      	b.n	8009a92 <forward_dense_integer_SSSA+0x4a>
 8009c2c:	eddf 7a11 	vldr	s15, [pc, #68]	; 8009c74 <forward_dense_integer_SSSA+0x22c>
 8009c30:	4617      	mov	r7, r2
 8009c32:	920b      	str	r2, [sp, #44]	; 0x2c
 8009c34:	eeb0 0a67 	vmov.f32	s0, s15
 8009c38:	e77b      	b.n	8009b32 <forward_dense_integer_SSSA+0xea>
 8009c3a:	2600      	movs	r6, #0
 8009c3c:	e729      	b.n	8009a92 <forward_dense_integer_SSSA+0x4a>
 8009c3e:	687c      	ldr	r4, [r7, #4]
 8009c40:	2c00      	cmp	r4, #0
 8009c42:	d1d7      	bne.n	8009bf4 <forward_dense_integer_SSSA+0x1ac>
 8009c44:	4627      	mov	r7, r4
 8009c46:	e7de      	b.n	8009c06 <forward_dense_integer_SSSA+0x1be>
 8009c48:	4607      	mov	r7, r0
 8009c4a:	ed9f 0a0a 	vldr	s0, [pc, #40]	; 8009c74 <forward_dense_integer_SSSA+0x22c>
 8009c4e:	e7d8      	b.n	8009c02 <forward_dense_integer_SSSA+0x1ba>
 8009c50:	920b      	str	r2, [sp, #44]	; 0x2c
 8009c52:	e76e      	b.n	8009b32 <forward_dense_integer_SSSA+0xea>
 8009c54:	4629      	mov	r1, r5
 8009c56:	e711      	b.n	8009a7c <forward_dense_integer_SSSA+0x34>
 8009c58:	9609      	str	r6, [sp, #36]	; 0x24
 8009c5a:	e73f      	b.n	8009adc <forward_dense_integer_SSSA+0x94>
 8009c5c:	eddf 7a05 	vldr	s15, [pc, #20]	; 8009c74 <forward_dense_integer_SSSA+0x22c>
 8009c60:	e7dd      	b.n	8009c1e <forward_dense_integer_SSSA+0x1d6>
 8009c62:	ed9f 0a04 	vldr	s0, [pc, #16]	; 8009c74 <forward_dense_integer_SSSA+0x22c>
 8009c66:	e7d0      	b.n	8009c0a <forward_dense_integer_SSSA+0x1c2>
 8009c68:	f1bc 0f00 	cmp.w	ip, #0
 8009c6c:	d0d7      	beq.n	8009c1e <forward_dense_integer_SSSA+0x1d6>
 8009c6e:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8009c74 <forward_dense_integer_SSSA+0x22c>
 8009c72:	e7c1      	b.n	8009bf8 <forward_dense_integer_SSSA+0x1b0>
 8009c74:	00000000 	.word	0x00000000

08009c78 <nl_func_relu_generic_array_f32>:
 8009c78:	b470      	push	{r4, r5, r6}
 8009c7a:	edd3 6a02 	vldr	s13, [r3, #8]
 8009c7e:	f06f 4440 	mvn.w	r4, #3221225472	; 0xc0000000
 8009c82:	6880      	ldr	r0, [r0, #8]
 8009c84:	eef5 6ac0 	vcmpe.f32	s13, #0.0
 8009c88:	4414      	add	r4, r2
 8009c8a:	688d      	ldr	r5, [r1, #8]
 8009c8c:	00a4      	lsls	r4, r4, #2
 8009c8e:	ed93 7a00 	vldr	s14, [r3]
 8009c92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c96:	ed93 6a01 	vldr	s12, [r3, #4]
 8009c9a:	eb00 0204 	add.w	r2, r0, r4
 8009c9e:	442c      	add	r4, r5
 8009ca0:	d420      	bmi.n	8009ce4 <nl_func_relu_generic_array_f32+0x6c>
 8009ca2:	42ac      	cmp	r4, r5
 8009ca4:	d33b      	bcc.n	8009d1e <nl_func_relu_generic_array_f32+0xa6>
 8009ca6:	1d23      	adds	r3, r4, #4
 8009ca8:	3204      	adds	r2, #4
 8009caa:	e010      	b.n	8009cce <nl_func_relu_generic_array_f32+0x56>
 8009cac:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009cb0:	ee77 5ac7 	vsub.f32	s11, s15, s14
 8009cb4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009cb8:	dd01      	ble.n	8009cbe <nl_func_relu_generic_array_f32+0x46>
 8009cba:	ee65 7a86 	vmul.f32	s15, s11, s12
 8009cbe:	f1a3 0408 	sub.w	r4, r3, #8
 8009cc2:	ed62 7a01 	vstmdb	r2!, {s15}
 8009cc6:	4603      	mov	r3, r0
 8009cc8:	6888      	ldr	r0, [r1, #8]
 8009cca:	4284      	cmp	r4, r0
 8009ccc:	d327      	bcc.n	8009d1e <nl_func_relu_generic_array_f32+0xa6>
 8009cce:	ed53 7a01 	vldr	s15, [r3, #-4]
 8009cd2:	1f18      	subs	r0, r3, #4
 8009cd4:	eef4 6ae7 	vcmpe.f32	s13, s15
 8009cd8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009cdc:	dce6      	bgt.n	8009cac <nl_func_relu_generic_array_f32+0x34>
 8009cde:	eef0 7a66 	vmov.f32	s15, s13
 8009ce2:	e7ec      	b.n	8009cbe <nl_func_relu_generic_array_f32+0x46>
 8009ce4:	eeb5 6a40 	vcmp.f32	s12, #0.0
 8009ce8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009cec:	d019      	beq.n	8009d22 <nl_func_relu_generic_array_f32+0xaa>
 8009cee:	42ac      	cmp	r4, r5
 8009cf0:	d315      	bcc.n	8009d1e <nl_func_relu_generic_array_f32+0xa6>
 8009cf2:	1d23      	adds	r3, r4, #4
 8009cf4:	3204      	adds	r2, #4
 8009cf6:	ed53 7a01 	vldr	s15, [r3, #-4]
 8009cfa:	1f18      	subs	r0, r3, #4
 8009cfc:	f1a3 0508 	sub.w	r5, r3, #8
 8009d00:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009d04:	4603      	mov	r3, r0
 8009d06:	ee77 6ac7 	vsub.f32	s13, s15, s14
 8009d0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009d0e:	ee66 6a86 	vmul.f32	s13, s13, s12
 8009d12:	d51c      	bpl.n	8009d4e <nl_func_relu_generic_array_f32+0xd6>
 8009d14:	ed62 6a01 	vstmdb	r2!, {s13}
 8009d18:	6888      	ldr	r0, [r1, #8]
 8009d1a:	42a8      	cmp	r0, r5
 8009d1c:	d9eb      	bls.n	8009cf6 <nl_func_relu_generic_array_f32+0x7e>
 8009d1e:	bc70      	pop	{r4, r5, r6}
 8009d20:	4770      	bx	lr
 8009d22:	42ac      	cmp	r4, r5
 8009d24:	d3fb      	bcc.n	8009d1e <nl_func_relu_generic_array_f32+0xa6>
 8009d26:	1d23      	adds	r3, r4, #4
 8009d28:	3204      	adds	r2, #4
 8009d2a:	2600      	movs	r6, #0
 8009d2c:	ed53 7a01 	vldr	s15, [r3, #-4]
 8009d30:	1f18      	subs	r0, r3, #4
 8009d32:	f1a3 0508 	sub.w	r5, r3, #8
 8009d36:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009d3a:	4603      	mov	r3, r0
 8009d3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009d40:	d80b      	bhi.n	8009d5a <nl_func_relu_generic_array_f32+0xe2>
 8009d42:	ed62 7a01 	vstmdb	r2!, {s15}
 8009d46:	6888      	ldr	r0, [r1, #8]
 8009d48:	42a8      	cmp	r0, r5
 8009d4a:	d9ef      	bls.n	8009d2c <nl_func_relu_generic_array_f32+0xb4>
 8009d4c:	e7e7      	b.n	8009d1e <nl_func_relu_generic_array_f32+0xa6>
 8009d4e:	ed62 7a01 	vstmdb	r2!, {s15}
 8009d52:	6888      	ldr	r0, [r1, #8]
 8009d54:	42a8      	cmp	r0, r5
 8009d56:	d9ce      	bls.n	8009cf6 <nl_func_relu_generic_array_f32+0x7e>
 8009d58:	e7e1      	b.n	8009d1e <nl_func_relu_generic_array_f32+0xa6>
 8009d5a:	f842 6d04 	str.w	r6, [r2, #-4]!
 8009d5e:	6888      	ldr	r0, [r1, #8]
 8009d60:	42a8      	cmp	r0, r5
 8009d62:	d9e3      	bls.n	8009d2c <nl_func_relu_generic_array_f32+0xb4>
 8009d64:	e7db      	b.n	8009d1e <nl_func_relu_generic_array_f32+0xa6>
 8009d66:	bf00      	nop

08009d68 <forward_relu>:
 8009d68:	6942      	ldr	r2, [r0, #20]
 8009d6a:	8813      	ldrh	r3, [r2, #0]
 8009d6c:	b33b      	cbz	r3, 8009dbe <forward_relu+0x56>
 8009d6e:	b4f0      	push	{r4, r5, r6, r7}
 8009d70:	6852      	ldr	r2, [r2, #4]
 8009d72:	6855      	ldr	r5, [r2, #4]
 8009d74:	b105      	cbz	r5, 8009d78 <forward_relu+0x10>
 8009d76:	682d      	ldr	r5, [r5, #0]
 8009d78:	2b01      	cmp	r3, #1
 8009d7a:	d91d      	bls.n	8009db8 <forward_relu+0x50>
 8009d7c:	6913      	ldr	r3, [r2, #16]
 8009d7e:	b103      	cbz	r3, 8009d82 <forward_relu+0x1a>
 8009d80:	681b      	ldr	r3, [r3, #0]
 8009d82:	6982      	ldr	r2, [r0, #24]
 8009d84:	68ac      	ldr	r4, [r5, #8]
 8009d86:	6998      	ldr	r0, [r3, #24]
 8009d88:	f3c4 2417 	ubfx	r4, r4, #8, #24
 8009d8c:	69a9      	ldr	r1, [r5, #24]
 8009d8e:	2a00      	cmp	r2, #0
 8009d90:	d040      	beq.n	8009e14 <forward_relu+0xac>
 8009d92:	e9d2 6301 	ldrd	r6, r3, [r2, #4]
 8009d96:	2e01      	cmp	r6, #1
 8009d98:	d013      	beq.n	8009dc2 <forward_relu+0x5a>
 8009d9a:	2c00      	cmp	r4, #0
 8009d9c:	d068      	beq.n	8009e70 <forward_relu+0x108>
 8009d9e:	68ee      	ldr	r6, [r5, #12]
 8009da0:	2201      	movs	r2, #1
 8009da2:	eb06 0484 	add.w	r4, r6, r4, lsl #2
 8009da6:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009daa:	42a6      	cmp	r6, r4
 8009dac:	fb05 f202 	mul.w	r2, r5, r2
 8009db0:	d1f9      	bne.n	8009da6 <forward_relu+0x3e>
 8009db2:	bcf0      	pop	{r4, r5, r6, r7}
 8009db4:	f7ff bf60 	b.w	8009c78 <nl_func_relu_generic_array_f32>
 8009db8:	2300      	movs	r3, #0
 8009dba:	685b      	ldr	r3, [r3, #4]
 8009dbc:	deff      	udf	#255	; 0xff
 8009dbe:	685b      	ldr	r3, [r3, #4]
 8009dc0:	deff      	udf	#255	; 0xff
 8009dc2:	6887      	ldr	r7, [r0, #8]
 8009dc4:	688a      	ldr	r2, [r1, #8]
 8009dc6:	ed93 7a00 	vldr	s14, [r3]
 8009dca:	b184      	cbz	r4, 8009dee <forward_relu+0x86>
 8009dcc:	68ed      	ldr	r5, [r5, #12]
 8009dce:	4630      	mov	r0, r6
 8009dd0:	eb05 0484 	add.w	r4, r5, r4, lsl #2
 8009dd4:	f854 3d04 	ldr.w	r3, [r4, #-4]!
 8009dd8:	42a5      	cmp	r5, r4
 8009dda:	fb03 f000 	mul.w	r0, r3, r0
 8009dde:	d1f9      	bne.n	8009dd4 <forward_relu+0x6c>
 8009de0:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 8009de4:	4403      	add	r3, r0
 8009de6:	009b      	lsls	r3, r3, #2
 8009de8:	18d2      	adds	r2, r2, r3
 8009dea:	441f      	add	r7, r3
 8009dec:	d236      	bcs.n	8009e5c <forward_relu+0xf4>
 8009dee:	1d13      	adds	r3, r2, #4
 8009df0:	2500      	movs	r5, #0
 8009df2:	1d3a      	adds	r2, r7, #4
 8009df4:	ed53 7a01 	vldr	s15, [r3, #-4]
 8009df8:	1f18      	subs	r0, r3, #4
 8009dfa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009dfe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009e02:	d82d      	bhi.n	8009e60 <forward_relu+0xf8>
 8009e04:	ed62 7a01 	vstmdb	r2!, {s15}
 8009e08:	3b08      	subs	r3, #8
 8009e0a:	688c      	ldr	r4, [r1, #8]
 8009e0c:	429c      	cmp	r4, r3
 8009e0e:	d825      	bhi.n	8009e5c <forward_relu+0xf4>
 8009e10:	4603      	mov	r3, r0
 8009e12:	e7ef      	b.n	8009df4 <forward_relu+0x8c>
 8009e14:	6880      	ldr	r0, [r0, #8]
 8009e16:	688b      	ldr	r3, [r1, #8]
 8009e18:	b184      	cbz	r4, 8009e3c <forward_relu+0xd4>
 8009e1a:	68ee      	ldr	r6, [r5, #12]
 8009e1c:	2201      	movs	r2, #1
 8009e1e:	eb06 0484 	add.w	r4, r6, r4, lsl #2
 8009e22:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009e26:	42a6      	cmp	r6, r4
 8009e28:	fb05 f202 	mul.w	r2, r5, r2
 8009e2c:	d1f9      	bne.n	8009e22 <forward_relu+0xba>
 8009e2e:	f06f 4440 	mvn.w	r4, #3221225472	; 0xc0000000
 8009e32:	4414      	add	r4, r2
 8009e34:	00a2      	lsls	r2, r4, #2
 8009e36:	189b      	adds	r3, r3, r2
 8009e38:	4410      	add	r0, r2
 8009e3a:	d20f      	bcs.n	8009e5c <forward_relu+0xf4>
 8009e3c:	3304      	adds	r3, #4
 8009e3e:	3004      	adds	r0, #4
 8009e40:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8009e74 <forward_relu+0x10c>
 8009e44:	ed53 7a01 	vldr	s15, [r3, #-4]
 8009e48:	f1a3 0208 	sub.w	r2, r3, #8
 8009e4c:	3b04      	subs	r3, #4
 8009e4e:	fec7 7a87 	vmaxnm.f32	s15, s15, s14
 8009e52:	ed60 7a01 	vstmdb	r0!, {s15}
 8009e56:	688c      	ldr	r4, [r1, #8]
 8009e58:	4294      	cmp	r4, r2
 8009e5a:	d9f3      	bls.n	8009e44 <forward_relu+0xdc>
 8009e5c:	bcf0      	pop	{r4, r5, r6, r7}
 8009e5e:	4770      	bx	lr
 8009e60:	f842 5d04 	str.w	r5, [r2, #-4]!
 8009e64:	3b08      	subs	r3, #8
 8009e66:	688c      	ldr	r4, [r1, #8]
 8009e68:	429c      	cmp	r4, r3
 8009e6a:	d8f7      	bhi.n	8009e5c <forward_relu+0xf4>
 8009e6c:	4603      	mov	r3, r0
 8009e6e:	e7c1      	b.n	8009df4 <forward_relu+0x8c>
 8009e70:	2201      	movs	r2, #1
 8009e72:	e79e      	b.n	8009db2 <forward_relu+0x4a>
 8009e74:	00000000 	.word	0x00000000

08009e78 <forward_sm>:
 8009e78:	6942      	ldr	r2, [r0, #20]
 8009e7a:	8813      	ldrh	r3, [r2, #0]
 8009e7c:	2b00      	cmp	r3, #0
 8009e7e:	f000 8085 	beq.w	8009f8c <forward_sm+0x114>
 8009e82:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e86:	ed2d 8b04 	vpush	{d8-d9}
 8009e8a:	6852      	ldr	r2, [r2, #4]
 8009e8c:	b085      	sub	sp, #20
 8009e8e:	6855      	ldr	r5, [r2, #4]
 8009e90:	b105      	cbz	r5, 8009e94 <forward_sm+0x1c>
 8009e92:	682d      	ldr	r5, [r5, #0]
 8009e94:	2b01      	cmp	r3, #1
 8009e96:	d971      	bls.n	8009f7c <forward_sm+0x104>
 8009e98:	6913      	ldr	r3, [r2, #16]
 8009e9a:	2b00      	cmp	r3, #0
 8009e9c:	d06c      	beq.n	8009f78 <forward_sm+0x100>
 8009e9e:	681f      	ldr	r7, [r3, #0]
 8009ea0:	68e9      	ldr	r1, [r5, #12]
 8009ea2:	68fa      	ldr	r2, [r7, #12]
 8009ea4:	68ab      	ldr	r3, [r5, #8]
 8009ea6:	6850      	ldr	r0, [r2, #4]
 8009ea8:	0a1b      	lsrs	r3, r3, #8
 8009eaa:	684a      	ldr	r2, [r1, #4]
 8009eac:	9201      	str	r2, [sp, #4]
 8009eae:	d06f      	beq.n	8009f90 <forward_sm+0x118>
 8009eb0:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8009eb4:	2401      	movs	r4, #1
 8009eb6:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8009eba:	4299      	cmp	r1, r3
 8009ebc:	fb02 f404 	mul.w	r4, r2, r4
 8009ec0:	d1f9      	bne.n	8009eb6 <forward_sm+0x3e>
 8009ec2:	9901      	ldr	r1, [sp, #4]
 8009ec4:	69ae      	ldr	r6, [r5, #24]
 8009ec6:	1a63      	subs	r3, r4, r1
 8009ec8:	f8d7 9018 	ldr.w	r9, [r7, #24]
 8009ecc:	1a24      	subs	r4, r4, r0
 8009ece:	68b5      	ldr	r5, [r6, #8]
 8009ed0:	f8d9 2008 	ldr.w	r2, [r9, #8]
 8009ed4:	eb05 0583 	add.w	r5, r5, r3, lsl #2
 8009ed8:	68f3      	ldr	r3, [r6, #12]
 8009eda:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 8009ede:	429d      	cmp	r5, r3
 8009ee0:	d340      	bcc.n	8009f64 <forward_sm+0xec>
 8009ee2:	008b      	lsls	r3, r1, #2
 8009ee4:	eeb7 9a00 	vmov.f32	s18, #112	; 0x3f800000  1.0
 8009ee8:	ea4f 0880 	mov.w	r8, r0, lsl #2
 8009eec:	9300      	str	r3, [sp, #0]
 8009eee:	425b      	negs	r3, r3
 8009ef0:	f1c8 0200 	rsb	r2, r8, #0
 8009ef4:	9302      	str	r3, [sp, #8]
 8009ef6:	9203      	str	r2, [sp, #12]
 8009ef8:	9b01      	ldr	r3, [sp, #4]
 8009efa:	60b5      	str	r5, [r6, #8]
 8009efc:	2b01      	cmp	r3, #1
 8009efe:	f8c9 4008 	str.w	r4, [r9, #8]
 8009f02:	68b2      	ldr	r2, [r6, #8]
 8009f04:	ed92 8a00 	vldr	s16, [r2]
 8009f08:	d93b      	bls.n	8009f82 <forward_sm+0x10a>
 8009f0a:	9900      	ldr	r1, [sp, #0]
 8009f0c:	1d13      	adds	r3, r2, #4
 8009f0e:	1857      	adds	r7, r2, r1
 8009f10:	ecf3 7a01 	vldmia	r3!, {s15}
 8009f14:	429f      	cmp	r7, r3
 8009f16:	fe88 8a27 	vmaxnm.f32	s16, s16, s15
 8009f1a:	d1f9      	bne.n	8009f10 <forward_sm+0x98>
 8009f1c:	4692      	mov	sl, r2
 8009f1e:	46a3      	mov	fp, r4
 8009f20:	46a0      	mov	r8, r4
 8009f22:	eddf 8a1d 	vldr	s17, [pc, #116]	; 8009f98 <forward_sm+0x120>
 8009f26:	ecba 0a01 	vldmia	sl!, {s0}
 8009f2a:	ee30 0a48 	vsub.f32	s0, s0, s16
 8009f2e:	f006 faaf 	bl	8010490 <expf>
 8009f32:	4557      	cmp	r7, sl
 8009f34:	eca8 0a01 	vstmia	r8!, {s0}
 8009f38:	ee78 8a80 	vadd.f32	s17, s17, s0
 8009f3c:	d1f3      	bne.n	8009f26 <forward_sm+0xae>
 8009f3e:	ee89 7a28 	vdiv.f32	s14, s18, s17
 8009f42:	9b00      	ldr	r3, [sp, #0]
 8009f44:	18e2      	adds	r2, r4, r3
 8009f46:	eddb 7a00 	vldr	s15, [fp]
 8009f4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009f4e:	eceb 7a01 	vstmia	fp!, {s15}
 8009f52:	455a      	cmp	r2, fp
 8009f54:	d1f7      	bne.n	8009f46 <forward_sm+0xce>
 8009f56:	9b02      	ldr	r3, [sp, #8]
 8009f58:	9a03      	ldr	r2, [sp, #12]
 8009f5a:	441d      	add	r5, r3
 8009f5c:	68f3      	ldr	r3, [r6, #12]
 8009f5e:	4414      	add	r4, r2
 8009f60:	429d      	cmp	r5, r3
 8009f62:	d2c9      	bcs.n	8009ef8 <forward_sm+0x80>
 8009f64:	60b3      	str	r3, [r6, #8]
 8009f66:	f8d9 300c 	ldr.w	r3, [r9, #12]
 8009f6a:	f8c9 3008 	str.w	r3, [r9, #8]
 8009f6e:	b005      	add	sp, #20
 8009f70:	ecbd 8b04 	vpop	{d8-d9}
 8009f74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f78:	68db      	ldr	r3, [r3, #12]
 8009f7a:	deff      	udf	#255	; 0xff
 8009f7c:	2300      	movs	r3, #0
 8009f7e:	685b      	ldr	r3, [r3, #4]
 8009f80:	deff      	udf	#255	; 0xff
 8009f82:	2b00      	cmp	r3, #0
 8009f84:	d0e7      	beq.n	8009f56 <forward_sm+0xde>
 8009f86:	9b00      	ldr	r3, [sp, #0]
 8009f88:	18d7      	adds	r7, r2, r3
 8009f8a:	e7c7      	b.n	8009f1c <forward_sm+0xa4>
 8009f8c:	685b      	ldr	r3, [r3, #4]
 8009f8e:	deff      	udf	#255	; 0xff
 8009f90:	2401      	movs	r4, #1
 8009f92:	4611      	mov	r1, r2
 8009f94:	e796      	b.n	8009ec4 <forward_sm+0x4c>
 8009f96:	bf00      	nop
 8009f98:	00000000 	.word	0x00000000

08009f9c <nl_func_clip_array_integer>:
 8009f9c:	b470      	push	{r4, r5, r6}
 8009f9e:	680e      	ldr	r6, [r1, #0]
 8009fa0:	781d      	ldrb	r5, [r3, #0]
 8009fa2:	785c      	ldrb	r4, [r3, #1]
 8009fa4:	0233      	lsls	r3, r6, #8
 8009fa6:	6880      	ldr	r0, [r0, #8]
 8009fa8:	6889      	ldr	r1, [r1, #8]
 8009faa:	d512      	bpl.n	8009fd2 <nl_func_clip_array_integer+0x36>
 8009fac:	b26d      	sxtb	r5, r5
 8009fae:	b264      	sxtb	r4, r4
 8009fb0:	b16a      	cbz	r2, 8009fce <nl_func_clip_array_integer+0x32>
 8009fb2:	3901      	subs	r1, #1
 8009fb4:	4402      	add	r2, r0
 8009fb6:	f911 3f01 	ldrsb.w	r3, [r1, #1]!
 8009fba:	42ab      	cmp	r3, r5
 8009fbc:	bfb8      	it	lt
 8009fbe:	462b      	movlt	r3, r5
 8009fc0:	42a3      	cmp	r3, r4
 8009fc2:	bfa8      	it	ge
 8009fc4:	4623      	movge	r3, r4
 8009fc6:	f800 3b01 	strb.w	r3, [r0], #1
 8009fca:	4290      	cmp	r0, r2
 8009fcc:	d1f3      	bne.n	8009fb6 <nl_func_clip_array_integer+0x1a>
 8009fce:	bc70      	pop	{r4, r5, r6}
 8009fd0:	4770      	bx	lr
 8009fd2:	2a00      	cmp	r2, #0
 8009fd4:	d0fb      	beq.n	8009fce <nl_func_clip_array_integer+0x32>
 8009fd6:	3901      	subs	r1, #1
 8009fd8:	4402      	add	r2, r0
 8009fda:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8009fde:	42ab      	cmp	r3, r5
 8009fe0:	bf38      	it	cc
 8009fe2:	462b      	movcc	r3, r5
 8009fe4:	42a3      	cmp	r3, r4
 8009fe6:	bfa8      	it	ge
 8009fe8:	4623      	movge	r3, r4
 8009fea:	f800 3b01 	strb.w	r3, [r0], #1
 8009fee:	4290      	cmp	r0, r2
 8009ff0:	d1f3      	bne.n	8009fda <nl_func_clip_array_integer+0x3e>
 8009ff2:	bc70      	pop	{r4, r5, r6}
 8009ff4:	4770      	bx	lr
 8009ff6:	bf00      	nop

08009ff8 <ai_check_custom_types>:
 8009ff8:	4b13      	ldr	r3, [pc, #76]	; (800a048 <ai_check_custom_types+0x50>)
 8009ffa:	b082      	sub	sp, #8
 8009ffc:	681b      	ldr	r3, [r3, #0]
 8009ffe:	9301      	str	r3, [sp, #4]
 800a000:	b118      	cbz	r0, 800a00a <ai_check_custom_types+0x12>
 800a002:	7803      	ldrb	r3, [r0, #0]
 800a004:	2b03      	cmp	r3, #3
 800a006:	d002      	beq.n	800a00e <ai_check_custom_types+0x16>
 800a008:	2000      	movs	r0, #0
 800a00a:	b002      	add	sp, #8
 800a00c:	4770      	bx	lr
 800a00e:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800a012:	4293      	cmp	r3, r2
 800a014:	d004      	beq.n	800a020 <ai_check_custom_types+0x28>
 800a016:	2001      	movs	r0, #1
 800a018:	f080 0001 	eor.w	r0, r0, #1
 800a01c:	b002      	add	sp, #8
 800a01e:	4770      	bx	lr
 800a020:	7842      	ldrb	r2, [r0, #1]
 800a022:	3001      	adds	r0, #1
 800a024:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800a028:	429a      	cmp	r2, r3
 800a02a:	d1f4      	bne.n	800a016 <ai_check_custom_types+0x1e>
 800a02c:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 800a030:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800a034:	429a      	cmp	r2, r3
 800a036:	d1ee      	bne.n	800a016 <ai_check_custom_types+0x1e>
 800a038:	7842      	ldrb	r2, [r0, #1]
 800a03a:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800a03e:	429a      	cmp	r2, r3
 800a040:	d1e9      	bne.n	800a016 <ai_check_custom_types+0x1e>
 800a042:	2000      	movs	r0, #0
 800a044:	e7e8      	b.n	800a018 <ai_check_custom_types+0x20>
 800a046:	bf00      	nop
 800a048:	08010b24 	.word	0x08010b24

0800a04c <ai_layers_forward_all>:
 800a04c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a04e:	6d86      	ldr	r6, [r0, #88]	; 0x58
 800a050:	4604      	mov	r4, r0
 800a052:	6d05      	ldr	r5, [r0, #80]	; 0x50
 800a054:	b316      	cbz	r6, 800a09c <ai_layers_forward_all+0x50>
 800a056:	b1c5      	cbz	r5, 800a08a <ai_layers_forward_all+0x3e>
 800a058:	6545      	str	r5, [r0, #84]	; 0x54
 800a05a:	4629      	mov	r1, r5
 800a05c:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 800a05e:	2001      	movs	r0, #1
 800a060:	47b0      	blx	r6
 800a062:	2700      	movs	r7, #0
 800a064:	6d61      	ldr	r1, [r4, #84]	; 0x54
 800a066:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 800a068:	2002      	movs	r0, #2
 800a06a:	47b0      	blx	r6
 800a06c:	6d65      	ldr	r5, [r4, #84]	; 0x54
 800a06e:	692b      	ldr	r3, [r5, #16]
 800a070:	4628      	mov	r0, r5
 800a072:	4798      	blx	r3
 800a074:	68eb      	ldr	r3, [r5, #12]
 800a076:	2003      	movs	r0, #3
 800a078:	429d      	cmp	r5, r3
 800a07a:	4619      	mov	r1, r3
 800a07c:	d006      	beq.n	800a08c <ai_layers_forward_all+0x40>
 800a07e:	6563      	str	r3, [r4, #84]	; 0x54
 800a080:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 800a082:	47b0      	blx	r6
 800a084:	6d61      	ldr	r1, [r4, #84]	; 0x54
 800a086:	2900      	cmp	r1, #0
 800a088:	d1ed      	bne.n	800a066 <ai_layers_forward_all+0x1a>
 800a08a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a08c:	2100      	movs	r1, #0
 800a08e:	6567      	str	r7, [r4, #84]	; 0x54
 800a090:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 800a092:	47b0      	blx	r6
 800a094:	6d61      	ldr	r1, [r4, #84]	; 0x54
 800a096:	2900      	cmp	r1, #0
 800a098:	d1e5      	bne.n	800a066 <ai_layers_forward_all+0x1a>
 800a09a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a09c:	2d00      	cmp	r5, #0
 800a09e:	d0f4      	beq.n	800a08a <ai_layers_forward_all+0x3e>
 800a0a0:	6545      	str	r5, [r0, #84]	; 0x54
 800a0a2:	692b      	ldr	r3, [r5, #16]
 800a0a4:	4628      	mov	r0, r5
 800a0a6:	4798      	blx	r3
 800a0a8:	68eb      	ldr	r3, [r5, #12]
 800a0aa:	42ab      	cmp	r3, r5
 800a0ac:	461d      	mov	r5, r3
 800a0ae:	d003      	beq.n	800a0b8 <ai_layers_forward_all+0x6c>
 800a0b0:	6563      	str	r3, [r4, #84]	; 0x54
 800a0b2:	2b00      	cmp	r3, #0
 800a0b4:	d1f5      	bne.n	800a0a2 <ai_layers_forward_all+0x56>
 800a0b6:	e7e8      	b.n	800a08a <ai_layers_forward_all+0x3e>
 800a0b8:	2300      	movs	r3, #0
 800a0ba:	6563      	str	r3, [r4, #84]	; 0x54
 800a0bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a0be:	bf00      	nop

0800a0c0 <pool_func_ap_array_integer_INT8>:
 800a0c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0c4:	b093      	sub	sp, #76	; 0x4c
 800a0c6:	6985      	ldr	r5, [r0, #24]
 800a0c8:	460f      	mov	r7, r1
 800a0ca:	469c      	mov	ip, r3
 800a0cc:	9c24      	ldr	r4, [sp, #144]	; 0x90
 800a0ce:	6803      	ldr	r3, [r0, #0]
 800a0d0:	69a1      	ldr	r1, [r4, #24]
 800a0d2:	68a8      	ldr	r0, [r5, #8]
 800a0d4:	6825      	ldr	r5, [r4, #0]
 800a0d6:	f8bd 4074 	ldrh.w	r4, [sp, #116]	; 0x74
 800a0da:	6889      	ldr	r1, [r1, #8]
 800a0dc:	940d      	str	r4, [sp, #52]	; 0x34
 800a0de:	f8bd 4078 	ldrh.w	r4, [sp, #120]	; 0x78
 800a0e2:	f8bd a070 	ldrh.w	sl, [sp, #112]	; 0x70
 800a0e6:	940e      	str	r4, [sp, #56]	; 0x38
 800a0e8:	f8bd 407c 	ldrh.w	r4, [sp, #124]	; 0x7c
 800a0ec:	f8bd e084 	ldrh.w	lr, [sp, #132]	; 0x84
 800a0f0:	940f      	str	r4, [sp, #60]	; 0x3c
 800a0f2:	f8bd 4080 	ldrh.w	r4, [sp, #128]	; 0x80
 800a0f6:	f8bd 8088 	ldrh.w	r8, [sp, #136]	; 0x88
 800a0fa:	9410      	str	r4, [sp, #64]	; 0x40
 800a0fc:	f8bd 908c 	ldrh.w	r9, [sp, #140]	; 0x8c
 800a100:	2b00      	cmp	r3, #0
 800a102:	d03c      	beq.n	800a17e <pool_func_ap_array_integer_INT8+0xbe>
 800a104:	685e      	ldr	r6, [r3, #4]
 800a106:	46b3      	mov	fp, r6
 800a108:	2e00      	cmp	r6, #0
 800a10a:	d031      	beq.n	800a170 <pool_func_ap_array_integer_INT8+0xb0>
 800a10c:	885c      	ldrh	r4, [r3, #2]
 800a10e:	9411      	str	r4, [sp, #68]	; 0x44
 800a110:	2c00      	cmp	r4, #0
 800a112:	d051      	beq.n	800a1b8 <pool_func_ap_array_integer_INT8+0xf8>
 800a114:	6834      	ldr	r4, [r6, #0]
 800a116:	ed94 0a00 	vldr	s0, [r4]
 800a11a:	2d00      	cmp	r5, #0
 800a11c:	d069      	beq.n	800a1f2 <pool_func_ap_array_integer_INT8+0x132>
 800a11e:	686c      	ldr	r4, [r5, #4]
 800a120:	2c00      	cmp	r4, #0
 800a122:	d054      	beq.n	800a1ce <pool_func_ap_array_integer_INT8+0x10e>
 800a124:	886e      	ldrh	r6, [r5, #2]
 800a126:	9611      	str	r6, [sp, #68]	; 0x44
 800a128:	2e00      	cmp	r6, #0
 800a12a:	d033      	beq.n	800a194 <pool_func_ap_array_integer_INT8+0xd4>
 800a12c:	6826      	ldr	r6, [r4, #0]
 800a12e:	edd6 0a00 	vldr	s1, [r6]
 800a132:	2b00      	cmp	r3, #0
 800a134:	d155      	bne.n	800a1e2 <pool_func_ap_array_integer_INT8+0x122>
 800a136:	6864      	ldr	r4, [r4, #4]
 800a138:	f994 4000 	ldrsb.w	r4, [r4]
 800a13c:	f8cd 9020 	str.w	r9, [sp, #32]
 800a140:	f8cd 801c 	str.w	r8, [sp, #28]
 800a144:	f8cd e018 	str.w	lr, [sp, #24]
 800a148:	f8cd c000 	str.w	ip, [sp]
 800a14c:	e9cd 3409 	strd	r3, r4, [sp, #36]	; 0x24
 800a150:	9c10      	ldr	r4, [sp, #64]	; 0x40
 800a152:	4613      	mov	r3, r2
 800a154:	463a      	mov	r2, r7
 800a156:	9405      	str	r4, [sp, #20]
 800a158:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
 800a15a:	9404      	str	r4, [sp, #16]
 800a15c:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 800a15e:	9403      	str	r4, [sp, #12]
 800a160:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 800a162:	e9cd a401 	strd	sl, r4, [sp, #4]
 800a166:	f003 f851 	bl	800d20c <st_int8_avepool>
 800a16a:	b013      	add	sp, #76	; 0x4c
 800a16c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a170:	2d00      	cmp	r5, #0
 800a172:	d02f      	beq.n	800a1d4 <pool_func_ap_array_integer_INT8+0x114>
 800a174:	686c      	ldr	r4, [r5, #4]
 800a176:	b93c      	cbnz	r4, 800a188 <pool_func_ap_array_integer_INT8+0xc8>
 800a178:	ed9f 0a28 	vldr	s0, [pc, #160]	; 800a21c <pool_func_ap_array_integer_INT8+0x15c>
 800a17c:	e00d      	b.n	800a19a <pool_func_ap_array_integer_INT8+0xda>
 800a17e:	2d00      	cmp	r5, #0
 800a180:	d028      	beq.n	800a1d4 <pool_func_ap_array_integer_INT8+0x114>
 800a182:	686c      	ldr	r4, [r5, #4]
 800a184:	2c00      	cmp	r4, #0
 800a186:	d03f      	beq.n	800a208 <pool_func_ap_array_integer_INT8+0x148>
 800a188:	886e      	ldrh	r6, [r5, #2]
 800a18a:	ed9f 0a24 	vldr	s0, [pc, #144]	; 800a21c <pool_func_ap_array_integer_INT8+0x15c>
 800a18e:	9611      	str	r6, [sp, #68]	; 0x44
 800a190:	2e00      	cmp	r6, #0
 800a192:	d1cb      	bne.n	800a12c <pool_func_ap_array_integer_INT8+0x6c>
 800a194:	2b00      	cmp	r3, #0
 800a196:	d03e      	beq.n	800a216 <pool_func_ap_array_integer_INT8+0x156>
 800a198:	685e      	ldr	r6, [r3, #4]
 800a19a:	46b3      	mov	fp, r6
 800a19c:	2e00      	cmp	r6, #0
 800a19e:	d02f      	beq.n	800a200 <pool_func_ap_array_integer_INT8+0x140>
 800a1a0:	eddf 0a1e 	vldr	s1, [pc, #120]	; 800a21c <pool_func_ap_array_integer_INT8+0x15c>
 800a1a4:	885b      	ldrh	r3, [r3, #2]
 800a1a6:	b953      	cbnz	r3, 800a1be <pool_func_ap_array_integer_INT8+0xfe>
 800a1a8:	2c00      	cmp	r4, #0
 800a1aa:	d0c7      	beq.n	800a13c <pool_func_ap_array_integer_INT8+0x7c>
 800a1ac:	886d      	ldrh	r5, [r5, #2]
 800a1ae:	9511      	str	r5, [sp, #68]	; 0x44
 800a1b0:	2d00      	cmp	r5, #0
 800a1b2:	d1c0      	bne.n	800a136 <pool_func_ap_array_integer_INT8+0x76>
 800a1b4:	2400      	movs	r4, #0
 800a1b6:	e7c1      	b.n	800a13c <pool_func_ap_array_integer_INT8+0x7c>
 800a1b8:	ed9f 0a18 	vldr	s0, [pc, #96]	; 800a21c <pool_func_ap_array_integer_INT8+0x15c>
 800a1bc:	e7ad      	b.n	800a11a <pool_func_ap_array_integer_INT8+0x5a>
 800a1be:	f8db 3004 	ldr.w	r3, [fp, #4]
 800a1c2:	f993 3000 	ldrsb.w	r3, [r3]
 800a1c6:	2d00      	cmp	r5, #0
 800a1c8:	d0f4      	beq.n	800a1b4 <pool_func_ap_array_integer_INT8+0xf4>
 800a1ca:	686c      	ldr	r4, [r5, #4]
 800a1cc:	e7ec      	b.n	800a1a8 <pool_func_ap_array_integer_INT8+0xe8>
 800a1ce:	2b00      	cmp	r3, #0
 800a1d0:	d1e3      	bne.n	800a19a <pool_func_ap_array_integer_INT8+0xda>
 800a1d2:	e01b      	b.n	800a20c <pool_func_ap_array_integer_INT8+0x14c>
 800a1d4:	ed9f 0a11 	vldr	s0, [pc, #68]	; 800a21c <pool_func_ap_array_integer_INT8+0x15c>
 800a1d8:	462b      	mov	r3, r5
 800a1da:	462c      	mov	r4, r5
 800a1dc:	eef0 0a40 	vmov.f32	s1, s0
 800a1e0:	e7ac      	b.n	800a13c <pool_func_ap_array_integer_INT8+0x7c>
 800a1e2:	f8d3 b004 	ldr.w	fp, [r3, #4]
 800a1e6:	f1bb 0f00 	cmp.w	fp, #0
 800a1ea:	d1db      	bne.n	800a1a4 <pool_func_ap_array_integer_INT8+0xe4>
 800a1ec:	465b      	mov	r3, fp
 800a1ee:	9d11      	ldr	r5, [sp, #68]	; 0x44
 800a1f0:	e7de      	b.n	800a1b0 <pool_func_ap_array_integer_INT8+0xf0>
 800a1f2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a1f4:	eddf 0a09 	vldr	s1, [pc, #36]	; 800a21c <pool_func_ap_array_integer_INT8+0x15c>
 800a1f8:	2b00      	cmp	r3, #0
 800a1fa:	d1e0      	bne.n	800a1be <pool_func_ap_array_integer_INT8+0xfe>
 800a1fc:	461c      	mov	r4, r3
 800a1fe:	e79d      	b.n	800a13c <pool_func_ap_array_integer_INT8+0x7c>
 800a200:	4633      	mov	r3, r6
 800a202:	eddf 0a06 	vldr	s1, [pc, #24]	; 800a21c <pool_func_ap_array_integer_INT8+0x15c>
 800a206:	e7cf      	b.n	800a1a8 <pool_func_ap_array_integer_INT8+0xe8>
 800a208:	ed9f 0a04 	vldr	s0, [pc, #16]	; 800a21c <pool_func_ap_array_integer_INT8+0x15c>
 800a20c:	2300      	movs	r3, #0
 800a20e:	eddf 0a03 	vldr	s1, [pc, #12]	; 800a21c <pool_func_ap_array_integer_INT8+0x15c>
 800a212:	461c      	mov	r4, r3
 800a214:	e792      	b.n	800a13c <pool_func_ap_array_integer_INT8+0x7c>
 800a216:	eddf 0a01 	vldr	s1, [pc, #4]	; 800a21c <pool_func_ap_array_integer_INT8+0x15c>
 800a21a:	e7cb      	b.n	800a1b4 <pool_func_ap_array_integer_INT8+0xf4>
 800a21c:	00000000 	.word	0x00000000

0800a220 <arm_float_to_q15>:
 800a220:	b4f0      	push	{r4, r5, r6, r7}
 800a222:	0897      	lsrs	r7, r2, #2
 800a224:	d06b      	beq.n	800a2fe <arm_float_to_q15+0xde>
 800a226:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 800a22a:	f100 0510 	add.w	r5, r0, #16
 800a22e:	eefe 5a00 	vmov.f32	s11, #224	; 0xbf000000 -0.5
 800a232:	f101 0408 	add.w	r4, r1, #8
 800a236:	463e      	mov	r6, r7
 800a238:	ed9f 6a55 	vldr	s12, [pc, #340]	; 800a390 <arm_float_to_q15+0x170>
 800a23c:	e00b      	b.n	800a256 <arm_float_to_q15+0x36>
 800a23e:	ee17 3a10 	vmov	r3, s14
 800a242:	f303 030f 	ssat	r3, #16, r3
 800a246:	3e01      	subs	r6, #1
 800a248:	f824 3c02 	strh.w	r3, [r4, #-2]
 800a24c:	f105 0510 	add.w	r5, r5, #16
 800a250:	f104 0408 	add.w	r4, r4, #8
 800a254:	d04f      	beq.n	800a2f6 <arm_float_to_q15+0xd6>
 800a256:	ed55 7a04 	vldr	s15, [r5, #-16]
 800a25a:	ee27 7a86 	vmul.f32	s14, s15, s12
 800a25e:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 800a262:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a266:	fe76 7aa5 	vselgt.f32	s15, s13, s11
 800a26a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a26e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800a272:	ee17 3a90 	vmov	r3, s15
 800a276:	f303 030f 	ssat	r3, #16, r3
 800a27a:	f824 3c08 	strh.w	r3, [r4, #-8]
 800a27e:	ed55 7a03 	vldr	s15, [r5, #-12]
 800a282:	ee27 7a86 	vmul.f32	s14, s15, s12
 800a286:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 800a28a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a28e:	fe76 7aa5 	vselgt.f32	s15, s13, s11
 800a292:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a296:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800a29a:	ee17 3a90 	vmov	r3, s15
 800a29e:	f303 030f 	ssat	r3, #16, r3
 800a2a2:	f824 3c06 	strh.w	r3, [r4, #-6]
 800a2a6:	ed55 7a02 	vldr	s15, [r5, #-8]
 800a2aa:	ee27 7a86 	vmul.f32	s14, s15, s12
 800a2ae:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 800a2b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a2b6:	fe76 7aa5 	vselgt.f32	s15, s13, s11
 800a2ba:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a2be:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800a2c2:	ee17 3a90 	vmov	r3, s15
 800a2c6:	f303 030f 	ssat	r3, #16, r3
 800a2ca:	f824 3c04 	strh.w	r3, [r4, #-4]
 800a2ce:	ed55 7a01 	vldr	s15, [r5, #-4]
 800a2d2:	ee67 7a86 	vmul.f32	s15, s15, s12
 800a2d6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800a2da:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800a2de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a2e2:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 800a2e6:	dcaa      	bgt.n	800a23e <arm_float_to_q15+0x1e>
 800a2e8:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800a2ec:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800a2f0:	ee17 3a90 	vmov	r3, s15
 800a2f4:	e7a5      	b.n	800a242 <arm_float_to_q15+0x22>
 800a2f6:	eb01 01c7 	add.w	r1, r1, r7, lsl #3
 800a2fa:	eb00 1007 	add.w	r0, r0, r7, lsl #4
 800a2fe:	f012 0203 	ands.w	r2, r2, #3
 800a302:	d042      	beq.n	800a38a <arm_float_to_q15+0x16a>
 800a304:	edd0 7a00 	vldr	s15, [r0]
 800a308:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800a30c:	eddf 5a20 	vldr	s11, [pc, #128]	; 800a390 <arm_float_to_q15+0x170>
 800a310:	eebe 6a00 	vmov.f32	s12, #224	; 0xbf000000 -0.5
 800a314:	ee67 6aa5 	vmul.f32	s13, s15, s11
 800a318:	eef5 6ac0 	vcmpe.f32	s13, #0.0
 800a31c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a320:	fe77 7a06 	vselgt.f32	s15, s14, s12
 800a324:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a328:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800a32c:	ee17 3a90 	vmov	r3, s15
 800a330:	f303 030f 	ssat	r3, #16, r3
 800a334:	2a01      	cmp	r2, #1
 800a336:	800b      	strh	r3, [r1, #0]
 800a338:	d027      	beq.n	800a38a <arm_float_to_q15+0x16a>
 800a33a:	edd0 7a01 	vldr	s15, [r0, #4]
 800a33e:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800a342:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800a346:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a34a:	fe77 6a06 	vselgt.f32	s13, s14, s12
 800a34e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a352:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800a356:	ee17 3a90 	vmov	r3, s15
 800a35a:	f303 030f 	ssat	r3, #16, r3
 800a35e:	2a02      	cmp	r2, #2
 800a360:	804b      	strh	r3, [r1, #2]
 800a362:	d012      	beq.n	800a38a <arm_float_to_q15+0x16a>
 800a364:	edd0 7a02 	vldr	s15, [r0, #8]
 800a368:	ee67 5aa5 	vmul.f32	s11, s15, s11
 800a36c:	eef5 5ac0 	vcmpe.f32	s11, #0.0
 800a370:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a374:	fe37 7a06 	vselgt.f32	s14, s14, s12
 800a378:	ee37 7a25 	vadd.f32	s14, s14, s11
 800a37c:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 800a380:	ee17 3a10 	vmov	r3, s14
 800a384:	f303 030f 	ssat	r3, #16, r3
 800a388:	808b      	strh	r3, [r1, #4]
 800a38a:	bcf0      	pop	{r4, r5, r6, r7}
 800a38c:	4770      	bx	lr
 800a38e:	bf00      	nop
 800a390:	47000000 	.word	0x47000000

0800a394 <arm_float_to_q7>:
 800a394:	b4f0      	push	{r4, r5, r6, r7}
 800a396:	0897      	lsrs	r7, r2, #2
 800a398:	d066      	beq.n	800a468 <arm_float_to_q7+0xd4>
 800a39a:	1d0c      	adds	r4, r1, #4
 800a39c:	ea4f 0c87 	mov.w	ip, r7, lsl #2
 800a3a0:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 800a3a4:	f100 0510 	add.w	r5, r0, #16
 800a3a8:	eefe 5a00 	vmov.f32	s11, #224	; 0xbf000000 -0.5
 800a3ac:	eb04 060c 	add.w	r6, r4, ip
 800a3b0:	ed9f 6a5b 	vldr	s12, [pc, #364]	; 800a520 <arm_float_to_q7+0x18c>
 800a3b4:	ed55 7a04 	vldr	s15, [r5, #-16]
 800a3b8:	ee27 7a86 	vmul.f32	s14, s15, s12
 800a3bc:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 800a3c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a3c4:	fe76 7aa5 	vselgt.f32	s15, s13, s11
 800a3c8:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a3cc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800a3d0:	ee17 3a90 	vmov	r3, s15
 800a3d4:	b21b      	sxth	r3, r3
 800a3d6:	f303 0307 	ssat	r3, #8, r3
 800a3da:	f804 3c04 	strb.w	r3, [r4, #-4]
 800a3de:	ed55 7a03 	vldr	s15, [r5, #-12]
 800a3e2:	ee27 7a86 	vmul.f32	s14, s15, s12
 800a3e6:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 800a3ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a3ee:	fe76 7aa5 	vselgt.f32	s15, s13, s11
 800a3f2:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a3f6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800a3fa:	ee17 3a90 	vmov	r3, s15
 800a3fe:	b21b      	sxth	r3, r3
 800a400:	f303 0307 	ssat	r3, #8, r3
 800a404:	f804 3c03 	strb.w	r3, [r4, #-3]
 800a408:	ed55 7a02 	vldr	s15, [r5, #-8]
 800a40c:	ee27 7a86 	vmul.f32	s14, s15, s12
 800a410:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 800a414:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a418:	fe76 7aa5 	vselgt.f32	s15, s13, s11
 800a41c:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a420:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800a424:	ee17 3a90 	vmov	r3, s15
 800a428:	b21b      	sxth	r3, r3
 800a42a:	f303 0307 	ssat	r3, #8, r3
 800a42e:	f804 3c02 	strb.w	r3, [r4, #-2]
 800a432:	ed55 7a01 	vldr	s15, [r5, #-4]
 800a436:	ee67 7a86 	vmul.f32	s15, s15, s12
 800a43a:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800a43e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800a442:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 800a446:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a44a:	ee17 3a10 	vmov	r3, s14
 800a44e:	b21b      	sxth	r3, r3
 800a450:	dd55      	ble.n	800a4fe <arm_float_to_q7+0x16a>
 800a452:	f303 0307 	ssat	r3, #8, r3
 800a456:	f804 3c01 	strb.w	r3, [r4, #-1]
 800a45a:	3404      	adds	r4, #4
 800a45c:	3510      	adds	r5, #16
 800a45e:	42a6      	cmp	r6, r4
 800a460:	d1a8      	bne.n	800a3b4 <arm_float_to_q7+0x20>
 800a462:	4461      	add	r1, ip
 800a464:	eb00 1007 	add.w	r0, r0, r7, lsl #4
 800a468:	f012 0203 	ands.w	r2, r2, #3
 800a46c:	d045      	beq.n	800a4fa <arm_float_to_q7+0x166>
 800a46e:	edd0 7a00 	vldr	s15, [r0]
 800a472:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800a476:	ed9f 5a2a 	vldr	s10, [pc, #168]	; 800a520 <arm_float_to_q7+0x18c>
 800a47a:	eefe 5a00 	vmov.f32	s11, #224	; 0xbf000000 -0.5
 800a47e:	ee67 6a85 	vmul.f32	s13, s15, s10
 800a482:	eef5 6ac0 	vcmpe.f32	s13, #0.0
 800a486:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a48a:	fe77 7a25 	vselgt.f32	s15, s14, s11
 800a48e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a492:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800a496:	ee17 3a90 	vmov	r3, s15
 800a49a:	b21b      	sxth	r3, r3
 800a49c:	f303 0307 	ssat	r3, #8, r3
 800a4a0:	2a01      	cmp	r2, #1
 800a4a2:	700b      	strb	r3, [r1, #0]
 800a4a4:	d029      	beq.n	800a4fa <arm_float_to_q7+0x166>
 800a4a6:	edd0 6a01 	vldr	s13, [r0, #4]
 800a4aa:	ee26 6a85 	vmul.f32	s12, s13, s10
 800a4ae:	eeb5 6ac0 	vcmpe.f32	s12, #0.0
 800a4b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a4b6:	fe77 6a25 	vselgt.f32	s13, s14, s11
 800a4ba:	ee76 6a86 	vadd.f32	s13, s13, s12
 800a4be:	eefd 6ae6 	vcvt.s32.f32	s13, s13
 800a4c2:	ee16 3a90 	vmov	r3, s13
 800a4c6:	b21b      	sxth	r3, r3
 800a4c8:	f303 0307 	ssat	r3, #8, r3
 800a4cc:	2a02      	cmp	r2, #2
 800a4ce:	704b      	strb	r3, [r1, #1]
 800a4d0:	d013      	beq.n	800a4fa <arm_float_to_q7+0x166>
 800a4d2:	edd0 7a02 	vldr	s15, [r0, #8]
 800a4d6:	ee27 5a85 	vmul.f32	s10, s15, s10
 800a4da:	eeb5 5ac0 	vcmpe.f32	s10, #0.0
 800a4de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a4e2:	fe77 7a25 	vselgt.f32	s15, s14, s11
 800a4e6:	ee77 7a85 	vadd.f32	s15, s15, s10
 800a4ea:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800a4ee:	ee17 3a90 	vmov	r3, s15
 800a4f2:	b21b      	sxth	r3, r3
 800a4f4:	f303 0307 	ssat	r3, #8, r3
 800a4f8:	708b      	strb	r3, [r1, #2]
 800a4fa:	bcf0      	pop	{r4, r5, r6, r7}
 800a4fc:	4770      	bx	lr
 800a4fe:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800a502:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800a506:	ee17 3a90 	vmov	r3, s15
 800a50a:	b21b      	sxth	r3, r3
 800a50c:	f303 0307 	ssat	r3, #8, r3
 800a510:	f804 3c01 	strb.w	r3, [r4, #-1]
 800a514:	3404      	adds	r4, #4
 800a516:	3510      	adds	r5, #16
 800a518:	42b4      	cmp	r4, r6
 800a51a:	f47f af4b 	bne.w	800a3b4 <arm_float_to_q7+0x20>
 800a51e:	e7a0      	b.n	800a462 <arm_float_to_q7+0xce>
 800a520:	43000000 	.word	0x43000000

0800a524 <arm_q15_to_float>:
 800a524:	b470      	push	{r4, r5, r6}
 800a526:	0896      	lsrs	r6, r2, #2
 800a528:	d038      	beq.n	800a59c <arm_q15_to_float+0x78>
 800a52a:	f100 0408 	add.w	r4, r0, #8
 800a52e:	f101 0310 	add.w	r3, r1, #16
 800a532:	4635      	mov	r5, r6
 800a534:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 800a5f0 <arm_q15_to_float+0xcc>
 800a538:	f934 cc08 	ldrsh.w	ip, [r4, #-8]
 800a53c:	3d01      	subs	r5, #1
 800a53e:	f104 0408 	add.w	r4, r4, #8
 800a542:	f103 0310 	add.w	r3, r3, #16
 800a546:	ee07 ca90 	vmov	s15, ip
 800a54a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a54e:	ee67 7a87 	vmul.f32	s15, s15, s14
 800a552:	ed43 7a08 	vstr	s15, [r3, #-32]	; 0xffffffe0
 800a556:	f934 cc0e 	ldrsh.w	ip, [r4, #-14]
 800a55a:	ee07 ca90 	vmov	s15, ip
 800a55e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a562:	ee67 7a87 	vmul.f32	s15, s15, s14
 800a566:	ed43 7a07 	vstr	s15, [r3, #-28]	; 0xffffffe4
 800a56a:	f934 cc0c 	ldrsh.w	ip, [r4, #-12]
 800a56e:	ee07 ca90 	vmov	s15, ip
 800a572:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a576:	ee67 7a87 	vmul.f32	s15, s15, s14
 800a57a:	ed43 7a06 	vstr	s15, [r3, #-24]	; 0xffffffe8
 800a57e:	f934 cc0a 	ldrsh.w	ip, [r4, #-10]
 800a582:	ee07 ca90 	vmov	s15, ip
 800a586:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a58a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800a58e:	ed43 7a05 	vstr	s15, [r3, #-20]	; 0xffffffec
 800a592:	d1d1      	bne.n	800a538 <arm_q15_to_float+0x14>
 800a594:	eb01 1106 	add.w	r1, r1, r6, lsl #4
 800a598:	eb00 00c6 	add.w	r0, r0, r6, lsl #3
 800a59c:	f012 0203 	ands.w	r2, r2, #3
 800a5a0:	d023      	beq.n	800a5ea <arm_q15_to_float+0xc6>
 800a5a2:	f9b0 3000 	ldrsh.w	r3, [r0]
 800a5a6:	2a01      	cmp	r2, #1
 800a5a8:	ed9f 7a11 	vldr	s14, [pc, #68]	; 800a5f0 <arm_q15_to_float+0xcc>
 800a5ac:	ee07 3a90 	vmov	s15, r3
 800a5b0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a5b4:	ee67 7a87 	vmul.f32	s15, s15, s14
 800a5b8:	edc1 7a00 	vstr	s15, [r1]
 800a5bc:	d015      	beq.n	800a5ea <arm_q15_to_float+0xc6>
 800a5be:	f9b0 3002 	ldrsh.w	r3, [r0, #2]
 800a5c2:	2a02      	cmp	r2, #2
 800a5c4:	ee07 3a90 	vmov	s15, r3
 800a5c8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a5cc:	ee67 7a87 	vmul.f32	s15, s15, s14
 800a5d0:	edc1 7a01 	vstr	s15, [r1, #4]
 800a5d4:	d009      	beq.n	800a5ea <arm_q15_to_float+0xc6>
 800a5d6:	f9b0 3004 	ldrsh.w	r3, [r0, #4]
 800a5da:	ee07 3a90 	vmov	s15, r3
 800a5de:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a5e2:	ee67 7a87 	vmul.f32	s15, s15, s14
 800a5e6:	edc1 7a02 	vstr	s15, [r1, #8]
 800a5ea:	bc70      	pop	{r4, r5, r6}
 800a5ec:	4770      	bx	lr
 800a5ee:	bf00      	nop
 800a5f0:	38000000 	.word	0x38000000

0800a5f4 <arm_q7_to_float>:
 800a5f4:	b470      	push	{r4, r5, r6}
 800a5f6:	0895      	lsrs	r5, r2, #2
 800a5f8:	d036      	beq.n	800a668 <arm_q7_to_float+0x74>
 800a5fa:	eb00 0685 	add.w	r6, r0, r5, lsl #2
 800a5fe:	f101 0310 	add.w	r3, r1, #16
 800a602:	3004      	adds	r0, #4
 800a604:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 800a6bc <arm_q7_to_float+0xc8>
 800a608:	1d34      	adds	r4, r6, #4
 800a60a:	f910 cc04 	ldrsb.w	ip, [r0, #-4]
 800a60e:	3004      	adds	r0, #4
 800a610:	3310      	adds	r3, #16
 800a612:	ee07 ca90 	vmov	s15, ip
 800a616:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a61a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800a61e:	ed43 7a08 	vstr	s15, [r3, #-32]	; 0xffffffe0
 800a622:	f910 cc07 	ldrsb.w	ip, [r0, #-7]
 800a626:	ee07 ca90 	vmov	s15, ip
 800a62a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a62e:	ee67 7a87 	vmul.f32	s15, s15, s14
 800a632:	ed43 7a07 	vstr	s15, [r3, #-28]	; 0xffffffe4
 800a636:	f910 cc06 	ldrsb.w	ip, [r0, #-6]
 800a63a:	ee07 ca90 	vmov	s15, ip
 800a63e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a642:	ee67 7a87 	vmul.f32	s15, s15, s14
 800a646:	ed43 7a06 	vstr	s15, [r3, #-24]	; 0xffffffe8
 800a64a:	f910 cc05 	ldrsb.w	ip, [r0, #-5]
 800a64e:	42a0      	cmp	r0, r4
 800a650:	ee07 ca90 	vmov	s15, ip
 800a654:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a658:	ee67 7a87 	vmul.f32	s15, s15, s14
 800a65c:	ed43 7a05 	vstr	s15, [r3, #-20]	; 0xffffffec
 800a660:	d1d3      	bne.n	800a60a <arm_q7_to_float+0x16>
 800a662:	eb01 1105 	add.w	r1, r1, r5, lsl #4
 800a666:	4630      	mov	r0, r6
 800a668:	f012 0203 	ands.w	r2, r2, #3
 800a66c:	d023      	beq.n	800a6b6 <arm_q7_to_float+0xc2>
 800a66e:	f990 3000 	ldrsb.w	r3, [r0]
 800a672:	2a01      	cmp	r2, #1
 800a674:	ed9f 7a11 	vldr	s14, [pc, #68]	; 800a6bc <arm_q7_to_float+0xc8>
 800a678:	ee07 3a90 	vmov	s15, r3
 800a67c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a680:	ee67 7a87 	vmul.f32	s15, s15, s14
 800a684:	edc1 7a00 	vstr	s15, [r1]
 800a688:	d015      	beq.n	800a6b6 <arm_q7_to_float+0xc2>
 800a68a:	f990 3001 	ldrsb.w	r3, [r0, #1]
 800a68e:	2a02      	cmp	r2, #2
 800a690:	ee07 3a90 	vmov	s15, r3
 800a694:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a698:	ee67 7a87 	vmul.f32	s15, s15, s14
 800a69c:	edc1 7a01 	vstr	s15, [r1, #4]
 800a6a0:	d009      	beq.n	800a6b6 <arm_q7_to_float+0xc2>
 800a6a2:	f990 3002 	ldrsb.w	r3, [r0, #2]
 800a6a6:	ee07 3a90 	vmov	s15, r3
 800a6aa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a6ae:	ee67 7a87 	vmul.f32	s15, s15, s14
 800a6b2:	edc1 7a02 	vstr	s15, [r1, #8]
 800a6b6:	bc70      	pop	{r4, r5, r6}
 800a6b8:	4770      	bx	lr
 800a6ba:	bf00      	nop
 800a6bc:	3c000000 	.word	0x3c000000

0800a6c0 <align_factor>:
 800a6c0:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800a6c4:	b508      	push	{r3, lr}
 800a6c6:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800a6ca:	2300      	movs	r3, #0
 800a6cc:	8003      	strh	r3, [r0, #0]
 800a6ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a6d2:	d41f      	bmi.n	800a714 <align_factor+0x54>
 800a6d4:	dd0e      	ble.n	800a6f4 <align_factor+0x34>
 800a6d6:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800a6da:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800a6de:	ee20 0a07 	vmul.f32	s0, s0, s14
 800a6e2:	1e5a      	subs	r2, r3, #1
 800a6e4:	b219      	sxth	r1, r3
 800a6e6:	b293      	uxth	r3, r2
 800a6e8:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800a6ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a6f0:	dcf5      	bgt.n	800a6de <align_factor+0x1e>
 800a6f2:	8001      	strh	r1, [r0, #0]
 800a6f4:	eddf 7a11 	vldr	s15, [pc, #68]	; 800a73c <align_factor+0x7c>
 800a6f8:	ee60 7a27 	vmul.f32	s15, s0, s15
 800a6fc:	ee17 0a90 	vmov	r0, s15
 800a700:	f7f5 fe0e 	bl	8000320 <__aeabi_f2lz>
 800a704:	ebb1 7fe0 	cmp.w	r1, r0, asr #31
 800a708:	d003      	beq.n	800a712 <align_factor+0x52>
 800a70a:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
 800a70e:	ea80 70e1 	eor.w	r0, r0, r1, asr #31
 800a712:	bd08      	pop	{r3, pc}
 800a714:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800a718:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800a71c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a720:	d5e8      	bpl.n	800a6f4 <align_factor+0x34>
 800a722:	2301      	movs	r3, #1
 800a724:	ee30 0a00 	vadd.f32	s0, s0, s0
 800a728:	1c5a      	adds	r2, r3, #1
 800a72a:	b219      	sxth	r1, r3
 800a72c:	b293      	uxth	r3, r2
 800a72e:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800a732:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a736:	d4f5      	bmi.n	800a724 <align_factor+0x64>
 800a738:	e7db      	b.n	800a6f2 <align_factor+0x32>
 800a73a:	bf00      	nop
 800a73c:	4f000000 	.word	0x4f000000

0800a740 <align_factor_ch>:
 800a740:	2900      	cmp	r1, #0
 800a742:	d055      	beq.n	800a7f0 <align_factor_ch+0xb0>
 800a744:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a748:	ed2d 8b04 	vpush	{d8-d9}
 800a74c:	eec0 9a20 	vdiv.f32	s19, s0, s1
 800a750:	4604      	mov	r4, r0
 800a752:	f1a2 0804 	sub.w	r8, r2, #4
 800a756:	1e9f      	subs	r7, r3, #2
 800a758:	eb00 0581 	add.w	r5, r0, r1, lsl #2
 800a75c:	ed9f 9a25 	vldr	s18, [pc, #148]	; 800a7f4 <align_factor_ch+0xb4>
 800a760:	f06f 4600 	mvn.w	r6, #2147483648	; 0x80000000
 800a764:	eef7 8a00 	vmov.f32	s17, #112	; 0x3f800000  1.0
 800a768:	eeb6 8a00 	vmov.f32	s16, #96	; 0x3f000000  0.5
 800a76c:	ecf4 7a01 	vldmia	r4!, {s15}
 800a770:	ee69 7aa7 	vmul.f32	s15, s19, s15
 800a774:	eef4 7ae8 	vcmpe.f32	s15, s17
 800a778:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a77c:	d420      	bmi.n	800a7c0 <align_factor_ch+0x80>
 800a77e:	f04f 0300 	mov.w	r3, #0
 800a782:	dd08      	ble.n	800a796 <align_factor_ch+0x56>
 800a784:	ee67 7a88 	vmul.f32	s15, s15, s16
 800a788:	3b01      	subs	r3, #1
 800a78a:	b21b      	sxth	r3, r3
 800a78c:	eef4 7ae8 	vcmpe.f32	s15, s17
 800a790:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a794:	dcf6      	bgt.n	800a784 <align_factor_ch+0x44>
 800a796:	ee67 7a89 	vmul.f32	s15, s15, s18
 800a79a:	f827 3f02 	strh.w	r3, [r7, #2]!
 800a79e:	ee17 0a90 	vmov	r0, s15
 800a7a2:	f7f5 fdbd 	bl	8000320 <__aeabi_f2lz>
 800a7a6:	ebb1 7fe0 	cmp.w	r1, r0, asr #31
 800a7aa:	d019      	beq.n	800a7e0 <align_factor_ch+0xa0>
 800a7ac:	ea86 71e1 	eor.w	r1, r6, r1, asr #31
 800a7b0:	42a5      	cmp	r5, r4
 800a7b2:	f848 1f04 	str.w	r1, [r8, #4]!
 800a7b6:	d1d9      	bne.n	800a76c <align_factor_ch+0x2c>
 800a7b8:	ecbd 8b04 	vpop	{d8-d9}
 800a7bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a7c0:	eef4 7ac8 	vcmpe.f32	s15, s16
 800a7c4:	2300      	movs	r3, #0
 800a7c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a7ca:	d5e4      	bpl.n	800a796 <align_factor_ch+0x56>
 800a7cc:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800a7d0:	3301      	adds	r3, #1
 800a7d2:	b21b      	sxth	r3, r3
 800a7d4:	eef4 7ac8 	vcmpe.f32	s15, s16
 800a7d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a7dc:	d4f6      	bmi.n	800a7cc <align_factor_ch+0x8c>
 800a7de:	e7da      	b.n	800a796 <align_factor_ch+0x56>
 800a7e0:	42a5      	cmp	r5, r4
 800a7e2:	f848 0f04 	str.w	r0, [r8, #4]!
 800a7e6:	d1c1      	bne.n	800a76c <align_factor_ch+0x2c>
 800a7e8:	ecbd 8b04 	vpop	{d8-d9}
 800a7ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a7f0:	4770      	bx	lr
 800a7f2:	bf00      	nop
 800a7f4:	4f000000 	.word	0x4f000000

0800a7f8 <st_sssa8_ch_conv_dw_Wadapt>:
 800a7f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7fc:	b089      	sub	sp, #36	; 0x24
 800a7fe:	4615      	mov	r5, r2
 800a800:	ea5f 0a91 	movs.w	sl, r1, lsr #2
 800a804:	9f12      	ldr	r7, [sp, #72]	; 0x48
 800a806:	9204      	str	r2, [sp, #16]
 800a808:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 800a80c:	9007      	str	r0, [sp, #28]
 800a80e:	9305      	str	r3, [sp, #20]
 800a810:	eb07 0742 	add.w	r7, r7, r2, lsl #1
 800a814:	d07a      	beq.n	800a90c <st_sssa8_ch_conv_dw_Wadapt+0x114>
 800a816:	fb03 fb05 	mul.w	fp, r3, r5
 800a81a:	f10a 32ff 	add.w	r2, sl, #4294967295
 800a81e:	4606      	mov	r6, r0
 800a820:	3004      	adds	r0, #4
 800a822:	f3cb 044f 	ubfx	r4, fp, #1, #16
 800a826:	b292      	uxth	r2, r2
 800a828:	ea4f 0841 	mov.w	r8, r1, lsl #1
 800a82c:	f8cd a018 	str.w	sl, [sp, #24]
 800a830:	9400      	str	r4, [sp, #0]
 800a832:	fb15 f403 	smulbb	r4, r5, r3
 800a836:	9b00      	ldr	r3, [sp, #0]
 800a838:	eb00 0b82 	add.w	fp, r0, r2, lsl #2
 800a83c:	f004 0201 	and.w	r2, r4, #1
 800a840:	46b1      	mov	r9, r6
 800a842:	3b01      	subs	r3, #1
 800a844:	f8df c118 	ldr.w	ip, [pc, #280]	; 800a960 <st_sssa8_ch_conv_dw_Wadapt+0x168>
 800a848:	9201      	str	r2, [sp, #4]
 800a84a:	b29b      	uxth	r3, r3
 800a84c:	011a      	lsls	r2, r3, #4
 800a84e:	3301      	adds	r3, #1
 800a850:	3220      	adds	r2, #32
 800a852:	9203      	str	r2, [sp, #12]
 800a854:	fb03 f208 	mul.w	r2, r3, r8
 800a858:	011b      	lsls	r3, r3, #4
 800a85a:	469a      	mov	sl, r3
 800a85c:	9202      	str	r2, [sp, #8]
 800a85e:	9b00      	ldr	r3, [sp, #0]
 800a860:	464e      	mov	r6, r9
 800a862:	b33b      	cbz	r3, 800a8b4 <st_sssa8_ch_conv_dw_Wadapt+0xbc>
 800a864:	9b03      	ldr	r3, [sp, #12]
 800a866:	f107 0510 	add.w	r5, r7, #16
 800a86a:	eb07 0e03 	add.w	lr, r7, r3
 800a86e:	6833      	ldr	r3, [r6, #0]
 800a870:	5872      	ldr	r2, [r6, r1]
 800a872:	4446      	add	r6, r8
 800a874:	b29c      	uxth	r4, r3
 800a876:	ea02 000c 	and.w	r0, r2, ip
 800a87a:	ea44 4202 	orr.w	r2, r4, r2, lsl #16
 800a87e:	ea40 4313 	orr.w	r3, r0, r3, lsr #16
 800a882:	ea4f 2032 	mov.w	r0, r2, ror #8
 800a886:	fa2f f282 	sxtb16	r2, r2
 800a88a:	fa2f f080 	sxtb16	r0, r0
 800a88e:	f845 2c10 	str.w	r2, [r5, #-16]
 800a892:	ea4f 2233 	mov.w	r2, r3, ror #8
 800a896:	f845 0c0c 	str.w	r0, [r5, #-12]
 800a89a:	fa2f f282 	sxtb16	r2, r2
 800a89e:	fa2f f383 	sxtb16	r3, r3
 800a8a2:	e945 3202 	strd	r3, r2, [r5, #-8]
 800a8a6:	3510      	adds	r5, #16
 800a8a8:	45ae      	cmp	lr, r5
 800a8aa:	d1e0      	bne.n	800a86e <st_sssa8_ch_conv_dw_Wadapt+0x76>
 800a8ac:	9b02      	ldr	r3, [sp, #8]
 800a8ae:	4457      	add	r7, sl
 800a8b0:	eb09 0603 	add.w	r6, r9, r3
 800a8b4:	9b01      	ldr	r3, [sp, #4]
 800a8b6:	b1fb      	cbz	r3, 800a8f8 <st_sssa8_ch_conv_dw_Wadapt+0x100>
 800a8b8:	6833      	ldr	r3, [r6, #0]
 800a8ba:	2400      	movs	r4, #0
 800a8bc:	3708      	adds	r7, #8
 800a8be:	ea03 020c 	and.w	r2, r3, ip
 800a8c2:	4620      	mov	r0, r4
 800a8c4:	ea0c 2503 	and.w	r5, ip, r3, lsl #8
 800a8c8:	ea42 6213 	orr.w	r2, r2, r3, lsr #24
 800a8cc:	b29b      	uxth	r3, r3
 800a8ce:	ea4f 4232 	mov.w	r2, r2, ror #16
 800a8d2:	432b      	orrs	r3, r5
 800a8d4:	fa2f f282 	sxtb16	r2, r2
 800a8d8:	fa2f f383 	sxtb16	r3, r3
 800a8dc:	f362 040f 	bfi	r4, r2, #0, #16
 800a8e0:	f363 000f 	bfi	r0, r3, #0, #16
 800a8e4:	0c12      	lsrs	r2, r2, #16
 800a8e6:	0c1b      	lsrs	r3, r3, #16
 800a8e8:	f362 441f 	bfi	r4, r2, #16, #16
 800a8ec:	f363 401f 	bfi	r0, r3, #16, #16
 800a8f0:	f847 4c04 	str.w	r4, [r7, #-4]
 800a8f4:	f847 0c08 	str.w	r0, [r7, #-8]
 800a8f8:	f109 0904 	add.w	r9, r9, #4
 800a8fc:	45cb      	cmp	fp, r9
 800a8fe:	d1ae      	bne.n	800a85e <st_sssa8_ch_conv_dw_Wadapt+0x66>
 800a900:	f8dd a018 	ldr.w	sl, [sp, #24]
 800a904:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 800a908:	fa1f fa8a 	uxth.w	sl, sl
 800a90c:	f011 0603 	ands.w	r6, r1, #3
 800a910:	d023      	beq.n	800a95a <st_sssa8_ch_conv_dw_Wadapt+0x162>
 800a912:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800a916:	fb13 f302 	smulbb	r3, r3, r2
 800a91a:	b29b      	uxth	r3, r3
 800a91c:	b1eb      	cbz	r3, 800a95a <st_sssa8_ch_conv_dw_Wadapt+0x162>
 800a91e:	3b01      	subs	r3, #1
 800a920:	4456      	add	r6, sl
 800a922:	f8dd e01c 	ldr.w	lr, [sp, #28]
 800a926:	b29b      	uxth	r3, r3
 800a928:	b2b6      	uxth	r6, r6
 800a92a:	f103 0c01 	add.w	ip, r3, #1
 800a92e:	005b      	lsls	r3, r3, #1
 800a930:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 800a934:	1c9d      	adds	r5, r3, #2
 800a936:	f10a 0001 	add.w	r0, sl, #1
 800a93a:	eb0e 020a 	add.w	r2, lr, sl
 800a93e:	197c      	adds	r4, r7, r5
 800a940:	463b      	mov	r3, r7
 800a942:	fa1f fa80 	uxth.w	sl, r0
 800a946:	f992 0000 	ldrsb.w	r0, [r2]
 800a94a:	440a      	add	r2, r1
 800a94c:	f823 0b02 	strh.w	r0, [r3], #2
 800a950:	42a3      	cmp	r3, r4
 800a952:	d1f8      	bne.n	800a946 <st_sssa8_ch_conv_dw_Wadapt+0x14e>
 800a954:	45b2      	cmp	sl, r6
 800a956:	4467      	add	r7, ip
 800a958:	d1ed      	bne.n	800a936 <st_sssa8_ch_conv_dw_Wadapt+0x13e>
 800a95a:	b009      	add	sp, #36	; 0x24
 800a95c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a960:	ffff0000 	.word	0xffff0000

0800a964 <st_sssa8_ch_convolve_dw>:
 800a964:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a968:	b0dd      	sub	sp, #372	; 0x174
 800a96a:	f8bd 719c 	ldrh.w	r7, [sp, #412]	; 0x19c
 800a96e:	f8bd 41a4 	ldrh.w	r4, [sp, #420]	; 0x1a4
 800a972:	9020      	str	r0, [sp, #128]	; 0x80
 800a974:	ea4f 0887 	mov.w	r8, r7, lsl #2
 800a978:	f8bd 01a0 	ldrh.w	r0, [sp, #416]	; 0x1a0
 800a97c:	007e      	lsls	r6, r7, #1
 800a97e:	910a      	str	r1, [sp, #40]	; 0x28
 800a980:	eb08 0107 	add.w	r1, r8, r7
 800a984:	fb04 f900 	mul.w	r9, r4, r0
 800a988:	f99d 51c8 	ldrsb.w	r5, [sp, #456]	; 0x1c8
 800a98c:	921a      	str	r2, [sp, #104]	; 0x68
 800a98e:	fb07 1109 	mla	r1, r7, r9, r1
 800a992:	9a76      	ldr	r2, [sp, #472]	; 0x1d8
 800a994:	9033      	str	r0, [sp, #204]	; 0xcc
 800a996:	19f0      	adds	r0, r6, r7
 800a998:	eb02 0241 	add.w	r2, r2, r1, lsl #1
 800a99c:	931f      	str	r3, [sp, #124]	; 0x7c
 800a99e:	9b76      	ldr	r3, [sp, #472]	; 0x1d8
 800a9a0:	9219      	str	r2, [sp, #100]	; 0x64
 800a9a2:	f8bd 21a8 	ldrh.w	r2, [sp, #424]	; 0x1a8
 800a9a6:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 800a9aa:	9438      	str	r4, [sp, #224]	; 0xe0
 800a9ac:	9232      	str	r2, [sp, #200]	; 0xc8
 800a9ae:	f8bd 21ac 	ldrh.w	r2, [sp, #428]	; 0x1ac
 800a9b2:	9615      	str	r6, [sp, #84]	; 0x54
 800a9b4:	9239      	str	r2, [sp, #228]	; 0xe4
 800a9b6:	f8bd 21b0 	ldrh.w	r2, [sp, #432]	; 0x1b0
 800a9ba:	9326      	str	r3, [sp, #152]	; 0x98
 800a9bc:	9223      	str	r2, [sp, #140]	; 0x8c
 800a9be:	f8bd 21b4 	ldrh.w	r2, [sp, #436]	; 0x1b4
 800a9c2:	9237      	str	r2, [sp, #220]	; 0xdc
 800a9c4:	f99d 21c4 	ldrsb.w	r2, [sp, #452]	; 0x1c4
 800a9c8:	920b      	str	r2, [sp, #44]	; 0x2c
 800a9ca:	f8bd 21d0 	ldrh.w	r2, [sp, #464]	; 0x1d0
 800a9ce:	9225      	str	r2, [sp, #148]	; 0x94
 800a9d0:	f8bd 21d4 	ldrh.w	r2, [sp, #468]	; 0x1d4
 800a9d4:	923a      	str	r2, [sp, #232]	; 0xe8
 800a9d6:	b19f      	cbz	r7, 800aa00 <st_sssa8_ch_convolve_dw+0x9c>
 800a9d8:	9970      	ldr	r1, [sp, #448]	; 0x1c0
 800a9da:	1f1c      	subs	r4, r3, #4
 800a9dc:	f04f 0c01 	mov.w	ip, #1
 800a9e0:	198e      	adds	r6, r1, r6
 800a9e2:	f931 3b02 	ldrsh.w	r3, [r1], #2
 800a9e6:	fa0c f003 	lsl.w	r0, ip, r3
 800a9ea:	fa05 f203 	lsl.w	r2, r5, r3
 800a9ee:	2b00      	cmp	r3, #0
 800a9f0:	eb02 0250 	add.w	r2, r2, r0, lsr #1
 800a9f4:	f340 84b3 	ble.w	800b35e <st_sssa8_ch_convolve_dw+0x9fa>
 800a9f8:	428e      	cmp	r6, r1
 800a9fa:	f844 2f04 	str.w	r2, [r4, #4]!
 800a9fe:	d1f0      	bne.n	800a9e2 <st_sssa8_ch_convolve_dw+0x7e>
 800aa00:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800aa02:	a944      	add	r1, sp, #272	; 0x110
 800aa04:	ab40      	add	r3, sp, #256	; 0x100
 800aa06:	aa3c      	add	r2, sp, #240	; 0xf0
 800aa08:	943e      	str	r4, [sp, #248]	; 0xf8
 800aa0a:	a848      	add	r0, sp, #288	; 0x120
 800aa0c:	9c1a      	ldr	r4, [sp, #104]	; 0x68
 800aa0e:	9100      	str	r1, [sp, #0]
 800aa10:	a952      	add	r1, sp, #328	; 0x148
 800aa12:	943d      	str	r4, [sp, #244]	; 0xf4
 800aa14:	9c25      	ldr	r4, [sp, #148]	; 0x94
 800aa16:	9442      	str	r4, [sp, #264]	; 0x108
 800aa18:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 800aa1a:	9441      	str	r4, [sp, #260]	; 0x104
 800aa1c:	9c33      	ldr	r4, [sp, #204]	; 0xcc
 800aa1e:	9446      	str	r4, [sp, #280]	; 0x118
 800aa20:	9c38      	ldr	r4, [sp, #224]	; 0xe0
 800aa22:	9445      	str	r4, [sp, #276]	; 0x114
 800aa24:	9c23      	ldr	r4, [sp, #140]	; 0x8c
 800aa26:	9454      	str	r4, [sp, #336]	; 0x150
 800aa28:	9c37      	ldr	r4, [sp, #220]	; 0xdc
 800aa2a:	9455      	str	r4, [sp, #340]	; 0x154
 800aa2c:	9c32      	ldr	r4, [sp, #200]	; 0xc8
 800aa2e:	9456      	str	r4, [sp, #344]	; 0x158
 800aa30:	9c39      	ldr	r4, [sp, #228]	; 0xe4
 800aa32:	9457      	str	r4, [sp, #348]	; 0x15c
 800aa34:	f001 fa6c 	bl	800bf10 <ai_padding_opt_init>
 800aa38:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800aa3a:	fbb7 f3f3 	udiv	r3, r7, r3
 800aa3e:	079a      	lsls	r2, r3, #30
 800aa40:	931b      	str	r3, [sp, #108]	; 0x6c
 800aa42:	f040 8493 	bne.w	800b36c <st_sssa8_ch_convolve_dw+0xa08>
 800aa46:	109c      	asrs	r4, r3, #2
 800aa48:	2304      	movs	r3, #4
 800aa4a:	931b      	str	r3, [sp, #108]	; 0x6c
 800aa4c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800aa4e:	425b      	negs	r3, r3
 800aa50:	b29a      	uxth	r2, r3
 800aa52:	ea42 4b03 	orr.w	fp, r2, r3, lsl #16
 800aa56:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
 800aa58:	2b00      	cmp	r3, #0
 800aa5a:	f000 8243 	beq.w	800aee4 <st_sssa8_ch_convolve_dw+0x580>
 800aa5e:	f3c9 014f 	ubfx	r1, r9, #1, #16
 800aa62:	08ba      	lsrs	r2, r7, #2
 800aa64:	9838      	ldr	r0, [sp, #224]	; 0xe0
 800aa66:	1e4d      	subs	r5, r1, #1
 800aa68:	9110      	str	r1, [sp, #64]	; 0x40
 800aa6a:	996e      	ldr	r1, [sp, #440]	; 0x1b8
 800aa6c:	fa1f fa85 	uxth.w	sl, r5
 800aa70:	2500      	movs	r5, #0
 800aa72:	f101 0e20 	add.w	lr, r1, #32
 800aa76:	9939      	ldr	r1, [sp, #228]	; 0xe4
 800aa78:	9536      	str	r5, [sp, #216]	; 0xd8
 800aa7a:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
 800aa7c:	f1c1 0c00 	rsb	ip, r1, #0
 800aa80:	9b33      	ldr	r3, [sp, #204]	; 0xcc
 800aa82:	9224      	str	r2, [sp, #144]	; 0x90
 800aa84:	4629      	mov	r1, r5
 800aa86:	fb13 f300 	smulbb	r3, r3, r0
 800aa8a:	3a01      	subs	r2, #1
 800aa8c:	fb01 f104 	mul.w	r1, r1, r4
 800aa90:	9826      	ldr	r0, [sp, #152]	; 0x98
 800aa92:	b292      	uxth	r2, r2
 800aa94:	9c26      	ldr	r4, [sp, #152]	; 0x98
 800aa96:	4440      	add	r0, r8
 800aa98:	9135      	str	r1, [sp, #212]	; 0xd4
 800aa9a:	f102 0901 	add.w	r9, r2, #1
 800aa9e:	eb0e 1102 	add.w	r1, lr, r2, lsl #4
 800aaa2:	eba7 0808 	sub.w	r8, r7, r8
 800aaa6:	9029      	str	r0, [sp, #164]	; 0xa4
 800aaa8:	9112      	str	r1, [sp, #72]	; 0x48
 800aaaa:	b29b      	uxth	r3, r3
 800aaac:	eb00 0648 	add.w	r6, r0, r8, lsl #1
 800aab0:	9976      	ldr	r1, [sp, #472]	; 0x1d8
 800aab2:	ea4f 1009 	mov.w	r0, r9, lsl #4
 800aab6:	931c      	str	r3, [sp, #112]	; 0x70
 800aab8:	3b01      	subs	r3, #1
 800aaba:	9628      	str	r6, [sp, #160]	; 0xa0
 800aabc:	4401      	add	r1, r0
 800aabe:	f10a 0601 	add.w	r6, sl, #1
 800aac2:	b29b      	uxth	r3, r3
 800aac4:	46b8      	mov	r8, r7
 800aac6:	9130      	str	r1, [sp, #192]	; 0xc0
 800aac8:	1821      	adds	r1, r4, r0
 800aaca:	3301      	adds	r3, #1
 800aacc:	2400      	movs	r4, #0
 800aace:	912d      	str	r1, [sp, #180]	; 0xb4
 800aad0:	996e      	ldr	r1, [sp, #440]	; 0x1b8
 800aad2:	4401      	add	r1, r0
 800aad4:	9828      	ldr	r0, [sp, #160]	; 0xa0
 800aad6:	912c      	str	r1, [sp, #176]	; 0xb0
 800aad8:	0059      	lsls	r1, r3, #1
 800aada:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800aadc:	911e      	str	r1, [sp, #120]	; 0x78
 800aade:	eb00 01c9 	add.w	r1, r0, r9, lsl #3
 800aae2:	912f      	str	r1, [sp, #188]	; 0xbc
 800aae4:	9915      	ldr	r1, [sp, #84]	; 0x54
 800aae6:	fb06 f101 	mul.w	r1, r6, r1
 800aaea:	9116      	str	r1, [sp, #88]	; 0x58
 800aaec:	ea4f 0189 	mov.w	r1, r9, lsl #2
 800aaf0:	912b      	str	r1, [sp, #172]	; 0xac
 800aaf2:	f003 0101 	and.w	r1, r3, #1
 800aaf6:	9b33      	ldr	r3, [sp, #204]	; 0xcc
 800aaf8:	9111      	str	r1, [sp, #68]	; 0x44
 800aafa:	ea4f 110a 	mov.w	r1, sl, lsl #4
 800aafe:	fb05 f303 	mul.w	r3, r5, r3
 800ab02:	912a      	str	r1, [sp, #168]	; 0xa8
 800ab04:	0131      	lsls	r1, r6, #4
 800ab06:	933b      	str	r3, [sp, #236]	; 0xec
 800ab08:	9117      	str	r1, [sp, #92]	; 0x5c
 800ab0a:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800ab0c:	f8cd b0c4 	str.w	fp, [sp, #196]	; 0xc4
 800ab10:	0093      	lsls	r3, r2, #2
 800ab12:	932e      	str	r3, [sp, #184]	; 0xb8
 800ab14:	f007 0303 	and.w	r3, r7, #3
 800ab18:	9322      	str	r3, [sp, #136]	; 0x88
 800ab1a:	fa1f f38c 	uxth.w	r3, ip
 800ab1e:	9334      	str	r3, [sp, #208]	; 0xd0
 800ab20:	a848      	add	r0, sp, #288	; 0x120
 800ab22:	f001 fa4f 	bl	800bfc4 <ai_padding_opt_phase1>
 800ab26:	9b25      	ldr	r3, [sp, #148]	; 0x94
 800ab28:	2b00      	cmp	r3, #0
 800ab2a:	f000 81cd 	beq.w	800aec8 <st_sssa8_ch_convolve_dw+0x564>
 800ab2e:	f9bd 00d0 	ldrsh.w	r0, [sp, #208]	; 0xd0
 800ab32:	2100      	movs	r1, #0
 800ab34:	46c3      	mov	fp, r8
 800ab36:	9027      	str	r0, [sp, #156]	; 0x9c
 800ab38:	9837      	ldr	r0, [sp, #220]	; 0xdc
 800ab3a:	9121      	str	r1, [sp, #132]	; 0x84
 800ab3c:	e9dd 3238 	ldrd	r3, r2, [sp, #224]	; 0xe0
 800ab40:	1a9a      	subs	r2, r3, r2
 800ab42:	9b32      	ldr	r3, [sp, #200]	; 0xc8
 800ab44:	425b      	negs	r3, r3
 800ab46:	fb00 2204 	mla	r2, r0, r4, r2
 800ab4a:	b29b      	uxth	r3, r3
 800ab4c:	9218      	str	r2, [sp, #96]	; 0x60
 800ab4e:	460a      	mov	r2, r1
 800ab50:	931d      	str	r3, [sp, #116]	; 0x74
 800ab52:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ab54:	3b01      	subs	r3, #1
 800ab56:	9314      	str	r3, [sp, #80]	; 0x50
 800ab58:	9b48      	ldr	r3, [sp, #288]	; 0x120
 800ab5a:	2b00      	cmp	r3, #0
 800ab5c:	f000 82af 	beq.w	800b0be <st_sssa8_ch_convolve_dw+0x75a>
 800ab60:	3b01      	subs	r3, #1
 800ab62:	2101      	movs	r1, #1
 800ab64:	9348      	str	r3, [sp, #288]	; 0x120
 800ab66:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ab68:	f8ad 1146 	strh.w	r1, [sp, #326]	; 0x146
 800ab6c:	2b01      	cmp	r3, #1
 800ab6e:	f000 82f4 	beq.w	800b15a <st_sssa8_ch_convolve_dw+0x7f6>
 800ab72:	2b04      	cmp	r3, #4
 800ab74:	f000 838d 	beq.w	800b292 <st_sssa8_ch_convolve_dw+0x92e>
 800ab78:	2b02      	cmp	r3, #2
 800ab7a:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800ab7c:	4618      	mov	r0, r3
 800ab7e:	f000 8330 	beq.w	800b1e2 <st_sssa8_ch_convolve_dw+0x87e>
 800ab82:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800ab84:	4298      	cmp	r0, r3
 800ab86:	dd45      	ble.n	800ac14 <st_sssa8_ch_convolve_dw+0x2b0>
 800ab88:	9923      	ldr	r1, [sp, #140]	; 0x8c
 800ab8a:	9833      	ldr	r0, [sp, #204]	; 0xcc
 800ab8c:	fb02 0201 	mla	r2, r2, r1, r0
 800ab90:	9832      	ldr	r0, [sp, #200]	; 0xc8
 800ab92:	f9bd 1074 	ldrsh.w	r1, [sp, #116]	; 0x74
 800ab96:	1a12      	subs	r2, r2, r0
 800ab98:	9109      	str	r1, [sp, #36]	; 0x24
 800ab9a:	4291      	cmp	r1, r2
 800ab9c:	9203      	str	r2, [sp, #12]
 800ab9e:	da39      	bge.n	800ac14 <st_sssa8_ch_convolve_dw+0x2b0>
 800aba0:	f8dd a064 	ldr.w	sl, [sp, #100]	; 0x64
 800aba4:	46d9      	mov	r9, fp
 800aba6:	461a      	mov	r2, r3
 800aba8:	9305      	str	r3, [sp, #20]
 800abaa:	990a      	ldr	r1, [sp, #40]	; 0x28
 800abac:	0fd2      	lsrs	r2, r2, #31
 800abae:	981a      	ldr	r0, [sp, #104]	; 0x68
 800abb0:	f1ca 0b00 	rsb	fp, sl, #0
 800abb4:	fb01 f103 	mul.w	r1, r1, r3
 800abb8:	4298      	cmp	r0, r3
 800abba:	bfd8      	it	le
 800abbc:	f042 0201 	orrle.w	r2, r2, #1
 800abc0:	9107      	str	r1, [sp, #28]
 800abc2:	9909      	ldr	r1, [sp, #36]	; 0x24
 800abc4:	9204      	str	r2, [sp, #16]
 800abc6:	4688      	mov	r8, r1
 800abc8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800abca:	428b      	cmp	r3, r1
 800abcc:	bfcc      	ite	gt
 800abce:	2300      	movgt	r3, #0
 800abd0:	2301      	movle	r3, #1
 800abd2:	ea53 73d8 	orrs.w	r3, r3, r8, lsr #31
 800abd6:	d103      	bne.n	800abe0 <st_sssa8_ch_convolve_dw+0x27c>
 800abd8:	9b04      	ldr	r3, [sp, #16]
 800abda:	2b00      	cmp	r3, #0
 800abdc:	f000 81de 	beq.w	800af9c <st_sssa8_ch_convolve_dw+0x638>
 800abe0:	464a      	mov	r2, r9
 800abe2:	4651      	mov	r1, sl
 800abe4:	f89d 002c 	ldrb.w	r0, [sp, #44]	; 0x2c
 800abe8:	f001 fa08 	bl	800bffc <st_uint8_fill>
 800abec:	f108 0801 	add.w	r8, r8, #1
 800abf0:	9b03      	ldr	r3, [sp, #12]
 800abf2:	44ca      	add	sl, r9
 800abf4:	ebab 0b09 	sub.w	fp, fp, r9
 800abf8:	fa0f f888 	sxth.w	r8, r8
 800abfc:	4598      	cmp	r8, r3
 800abfe:	4641      	mov	r1, r8
 800ac00:	dbe2      	blt.n	800abc8 <st_sssa8_ch_convolve_dw+0x264>
 800ac02:	9b05      	ldr	r3, [sp, #20]
 800ac04:	9918      	ldr	r1, [sp, #96]	; 0x60
 800ac06:	3301      	adds	r3, #1
 800ac08:	b21b      	sxth	r3, r3
 800ac0a:	428b      	cmp	r3, r1
 800ac0c:	461a      	mov	r2, r3
 800ac0e:	9305      	str	r3, [sp, #20]
 800ac10:	dbcb      	blt.n	800abaa <st_sssa8_ch_convolve_dw+0x246>
 800ac12:	46cb      	mov	fp, r9
 800ac14:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800ac16:	2b00      	cmp	r3, #0
 800ac18:	f000 8288 	beq.w	800b12c <st_sssa8_ch_convolve_dw+0x7c8>
 800ac1c:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800ac1e:	9b6e      	ldr	r3, [sp, #440]	; 0x1b8
 800ac20:	f102 0810 	add.w	r8, r2, #16
 800ac24:	9a73      	ldr	r2, [sp, #460]	; 0x1cc
 800ac26:	3310      	adds	r3, #16
 800ac28:	f8cd b03c 	str.w	fp, [sp, #60]	; 0x3c
 800ac2c:	3204      	adds	r2, #4
 800ac2e:	f8dd 90c4 	ldr.w	r9, [sp, #196]	; 0xc4
 800ac32:	9309      	str	r3, [sp, #36]	; 0x24
 800ac34:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800ac36:	9205      	str	r2, [sp, #20]
 800ac38:	3308      	adds	r3, #8
 800ac3a:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800ac3c:	9306      	str	r3, [sp, #24]
 800ac3e:	9208      	str	r2, [sp, #32]
 800ac40:	9b76      	ldr	r3, [sp, #472]	; 0x1d8
 800ac42:	e9dd c229 	ldrd	ip, r2, [sp, #164]	; 0xa4
 800ac46:	3310      	adds	r3, #16
 800ac48:	3220      	adds	r2, #32
 800ac4a:	f8cd c01c 	str.w	ip, [sp, #28]
 800ac4e:	469b      	mov	fp, r3
 800ac50:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ac52:	9213      	str	r2, [sp, #76]	; 0x4c
 800ac54:	f9bd 202c 	ldrsh.w	r2, [sp, #44]	; 0x2c
 800ac58:	920e      	str	r2, [sp, #56]	; 0x38
 800ac5a:	f853 6c10 	ldr.w	r6, [r3, #-16]
 800ac5e:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800ac62:	9908      	ldr	r1, [sp, #32]
 800ac64:	e953 5403 	ldrd	r5, r4, [r3, #-12]
 800ac68:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ac6a:	2b00      	cmp	r3, #0
 800ac6c:	d04b      	beq.n	800ad06 <st_sssa8_ch_convolve_dw+0x3a2>
 800ac6e:	9b07      	ldr	r3, [sp, #28]
 800ac70:	9f13      	ldr	r7, [sp, #76]	; 0x4c
 800ac72:	461a      	mov	r2, r3
 800ac74:	f8dd a03c 	ldr.w	sl, [sp, #60]	; 0x3c
 800ac78:	eb03 0c07 	add.w	ip, r3, r7
 800ac7c:	464f      	mov	r7, r9
 800ac7e:	3210      	adds	r2, #16
 800ac80:	e9cd 8b0c 	strd	r8, fp, [sp, #48]	; 0x30
 800ac84:	f8dd b054 	ldr.w	fp, [sp, #84]	; 0x54
 800ac88:	e9cd 4003 	strd	r4, r0, [sp, #12]
 800ac8c:	f8d1 8000 	ldr.w	r8, [r1]
 800ac90:	f851 900a 	ldr.w	r9, [r1, sl]
 800ac94:	4bc0      	ldr	r3, [pc, #768]	; (800af98 <st_sssa8_ch_convolve_dw+0x634>)
 800ac96:	fa1f fe88 	uxth.w	lr, r8
 800ac9a:	f852 0c10 	ldr.w	r0, [r2, #-16]
 800ac9e:	ea09 0303 	and.w	r3, r9, r3
 800aca2:	ea4e 4e09 	orr.w	lr, lr, r9, lsl #16
 800aca6:	ea43 4318 	orr.w	r3, r3, r8, lsr #16
 800acaa:	fa27 f88e 	sxtab16	r8, r7, lr
 800acae:	fb20 6608 	smlad	r6, r0, r8, r6
 800acb2:	ea4f 2e3e 	mov.w	lr, lr, ror #8
 800acb6:	f852 0c0c 	ldr.w	r0, [r2, #-12]
 800acba:	fa27 fe8e 	sxtab16	lr, r7, lr
 800acbe:	fb20 550e 	smlad	r5, r0, lr, r5
 800acc2:	fa27 fe83 	sxtab16	lr, r7, r3
 800acc6:	f852 0c08 	ldr.w	r0, [r2, #-8]
 800acca:	9c03      	ldr	r4, [sp, #12]
 800accc:	fb20 400e 	smlad	r0, r0, lr, r4
 800acd0:	9003      	str	r0, [sp, #12]
 800acd2:	ea4f 2333 	mov.w	r3, r3, ror #8
 800acd6:	f852 0c04 	ldr.w	r0, [r2, #-4]
 800acda:	fa27 f383 	sxtab16	r3, r7, r3
 800acde:	9c04      	ldr	r4, [sp, #16]
 800ace0:	fb20 4303 	smlad	r3, r0, r3, r4
 800ace4:	3210      	adds	r2, #16
 800ace6:	9304      	str	r3, [sp, #16]
 800ace8:	4459      	add	r1, fp
 800acea:	4594      	cmp	ip, r2
 800acec:	d1ce      	bne.n	800ac8c <st_sssa8_ch_convolve_dw+0x328>
 800acee:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800acf0:	4618      	mov	r0, r3
 800acf2:	9b07      	ldr	r3, [sp, #28]
 800acf4:	46b9      	mov	r9, r7
 800acf6:	9c03      	ldr	r4, [sp, #12]
 800acf8:	4413      	add	r3, r2
 800acfa:	9a08      	ldr	r2, [sp, #32]
 800acfc:	9307      	str	r3, [sp, #28]
 800acfe:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800ad00:	e9dd 8b0c 	ldrd	r8, fp, [sp, #48]	; 0x30
 800ad04:	1899      	adds	r1, r3, r2
 800ad06:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ad08:	b30b      	cbz	r3, 800ad4e <st_sssa8_ch_convolve_dw+0x3ea>
 800ad0a:	680b      	ldr	r3, [r1, #0]
 800ad0c:	9a07      	ldr	r2, [sp, #28]
 800ad0e:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 800ad10:	fa4f fc83 	sxtb.w	ip, r3
 800ad14:	f8b2 e000 	ldrh.w	lr, [r2]
 800ad18:	f343 2107 	sbfx	r1, r3, #8, #8
 800ad1c:	f343 4207 	sbfx	r2, r3, #16, #8
 800ad20:	ebc7 6a23 	rsb	sl, r7, r3, asr #24
 800ad24:	ebac 0c07 	sub.w	ip, ip, r7
 800ad28:	1bc9      	subs	r1, r1, r7
 800ad2a:	1bd2      	subs	r2, r2, r7
 800ad2c:	9f07      	ldr	r7, [sp, #28]
 800ad2e:	fb1e 660c 	smlabb	r6, lr, ip, r6
 800ad32:	f8b7 c002 	ldrh.w	ip, [r7, #2]
 800ad36:	463b      	mov	r3, r7
 800ad38:	f8b7 e004 	ldrh.w	lr, [r7, #4]
 800ad3c:	fb1c 5501 	smlabb	r5, ip, r1, r5
 800ad40:	88f9      	ldrh	r1, [r7, #6]
 800ad42:	fb1e 4402 	smlabb	r4, lr, r2, r4
 800ad46:	3308      	adds	r3, #8
 800ad48:	fb11 000a 	smlabb	r0, r1, sl, r0
 800ad4c:	9307      	str	r3, [sp, #28]
 800ad4e:	9b06      	ldr	r3, [sp, #24]
 800ad50:	f85b 1c10 	ldr.w	r1, [fp, #-16]
 800ad54:	f933 3c08 	ldrsh.w	r3, [r3, #-8]
 800ad58:	f858 2c10 	ldr.w	r2, [r8, #-16]
 800ad5c:	2b00      	cmp	r3, #0
 800ad5e:	f340 80fe 	ble.w	800af5e <st_sssa8_ch_convolve_dw+0x5fa>
 800ad62:	0076      	lsls	r6, r6, #1
 800ad64:	fb56 2601 	smmla	r6, r6, r1, r2
 800ad68:	411e      	asrs	r6, r3
 800ad6a:	f306 0607 	ssat	r6, #8, r6
 800ad6e:	9b05      	ldr	r3, [sp, #20]
 800ad70:	f803 6c04 	strb.w	r6, [r3, #-4]
 800ad74:	9b06      	ldr	r3, [sp, #24]
 800ad76:	f933 1c06 	ldrsh.w	r1, [r3, #-6]
 800ad7a:	2900      	cmp	r1, #0
 800ad7c:	f340 80dc 	ble.w	800af38 <st_sssa8_ch_convolve_dw+0x5d4>
 800ad80:	f85b 3c0c 	ldr.w	r3, [fp, #-12]
 800ad84:	006d      	lsls	r5, r5, #1
 800ad86:	f858 2c0c 	ldr.w	r2, [r8, #-12]
 800ad8a:	fb55 2503 	smmla	r5, r5, r3, r2
 800ad8e:	410d      	asrs	r5, r1
 800ad90:	f305 0507 	ssat	r5, #8, r5
 800ad94:	9b05      	ldr	r3, [sp, #20]
 800ad96:	f803 5c03 	strb.w	r5, [r3, #-3]
 800ad9a:	9b06      	ldr	r3, [sp, #24]
 800ad9c:	f933 1c04 	ldrsh.w	r1, [r3, #-4]
 800ada0:	2900      	cmp	r1, #0
 800ada2:	f340 80b6 	ble.w	800af12 <st_sssa8_ch_convolve_dw+0x5ae>
 800ada6:	f85b 3c08 	ldr.w	r3, [fp, #-8]
 800adaa:	0064      	lsls	r4, r4, #1
 800adac:	f858 2c08 	ldr.w	r2, [r8, #-8]
 800adb0:	fb54 2403 	smmla	r4, r4, r3, r2
 800adb4:	410c      	asrs	r4, r1
 800adb6:	f304 0407 	ssat	r4, #8, r4
 800adba:	9b05      	ldr	r3, [sp, #20]
 800adbc:	f803 4c02 	strb.w	r4, [r3, #-2]
 800adc0:	9b06      	ldr	r3, [sp, #24]
 800adc2:	f933 1c02 	ldrsh.w	r1, [r3, #-2]
 800adc6:	2900      	cmp	r1, #0
 800adc8:	f340 8090 	ble.w	800aeec <st_sssa8_ch_convolve_dw+0x588>
 800adcc:	f85b 3c04 	ldr.w	r3, [fp, #-4]
 800add0:	0040      	lsls	r0, r0, #1
 800add2:	f858 2c04 	ldr.w	r2, [r8, #-4]
 800add6:	fb50 2003 	smmla	r0, r0, r3, r2
 800adda:	4108      	asrs	r0, r1
 800addc:	f300 0007 	ssat	r0, #8, r0
 800ade0:	9b05      	ldr	r3, [sp, #20]
 800ade2:	f803 0c01 	strb.w	r0, [r3, #-1]
 800ade6:	9a06      	ldr	r2, [sp, #24]
 800ade8:	f10b 0b10 	add.w	fp, fp, #16
 800adec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800adee:	f108 0810 	add.w	r8, r8, #16
 800adf2:	3208      	adds	r2, #8
 800adf4:	3310      	adds	r3, #16
 800adf6:	9206      	str	r2, [sp, #24]
 800adf8:	9a05      	ldr	r2, [sp, #20]
 800adfa:	9309      	str	r3, [sp, #36]	; 0x24
 800adfc:	3204      	adds	r2, #4
 800adfe:	9205      	str	r2, [sp, #20]
 800ae00:	9a08      	ldr	r2, [sp, #32]
 800ae02:	3204      	adds	r2, #4
 800ae04:	9208      	str	r2, [sp, #32]
 800ae06:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800ae08:	429a      	cmp	r2, r3
 800ae0a:	f47f af26 	bne.w	800ac5a <st_sssa8_ch_convolve_dw+0x2f6>
 800ae0e:	9b73      	ldr	r3, [sp, #460]	; 0x1cc
 800ae10:	9a2b      	ldr	r2, [sp, #172]	; 0xac
 800ae12:	f8dd c01c 	ldr.w	ip, [sp, #28]
 800ae16:	4413      	add	r3, r2
 800ae18:	f8dd b03c 	ldr.w	fp, [sp, #60]	; 0x3c
 800ae1c:	f8dd 80c0 	ldr.w	r8, [sp, #192]	; 0xc0
 800ae20:	9373      	str	r3, [sp, #460]	; 0x1cc
 800ae22:	e9dd ae2c 	ldrd	sl, lr, [sp, #176]	; 0xb0
 800ae26:	e9dd 692e 	ldrd	r6, r9, [sp, #184]	; 0xb8
 800ae2a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800ae2c:	2b00      	cmp	r3, #0
 800ae2e:	d03d      	beq.n	800aeac <st_sssa8_ch_convolve_dw+0x548>
 800ae30:	4433      	add	r3, r6
 800ae32:	f1ae 0704 	sub.w	r7, lr, #4
 800ae36:	f1a9 0902 	sub.w	r9, r9, #2
 800ae3a:	f1a8 0804 	sub.w	r8, r8, #4
 800ae3e:	b29b      	uxth	r3, r3
 800ae40:	f8dd e1cc 	ldr.w	lr, [sp, #460]	; 0x1cc
 800ae44:	f9bd 502c 	ldrsh.w	r5, [sp, #44]	; 0x2c
 800ae48:	9303      	str	r3, [sp, #12]
 800ae4a:	1c73      	adds	r3, r6, #1
 800ae4c:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800ae4e:	1991      	adds	r1, r2, r6
 800ae50:	b29e      	uxth	r6, r3
 800ae52:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800ae54:	f85a 2b04 	ldr.w	r2, [sl], #4
 800ae58:	b163      	cbz	r3, 800ae74 <st_sssa8_ch_convolve_dw+0x510>
 800ae5a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800ae5c:	eb0c 0403 	add.w	r4, ip, r3
 800ae60:	f991 3000 	ldrsb.w	r3, [r1]
 800ae64:	4459      	add	r1, fp
 800ae66:	f83c 0b02 	ldrh.w	r0, [ip], #2
 800ae6a:	1b5b      	subs	r3, r3, r5
 800ae6c:	45a4      	cmp	ip, r4
 800ae6e:	fb10 2203 	smlabb	r2, r0, r3, r2
 800ae72:	d1f5      	bne.n	800ae60 <st_sssa8_ch_convolve_dw+0x4fc>
 800ae74:	f939 3f02 	ldrsh.w	r3, [r9, #2]!
 800ae78:	f858 0f04 	ldr.w	r0, [r8, #4]!
 800ae7c:	2b00      	cmp	r3, #0
 800ae7e:	f857 1f04 	ldr.w	r1, [r7, #4]!
 800ae82:	dd7b      	ble.n	800af7c <st_sssa8_ch_convolve_dw+0x618>
 800ae84:	0052      	lsls	r2, r2, #1
 800ae86:	fb52 1200 	smmla	r2, r2, r0, r1
 800ae8a:	411a      	asrs	r2, r3
 800ae8c:	f302 0207 	ssat	r2, #8, r2
 800ae90:	f88e 2000 	strb.w	r2, [lr]
 800ae94:	9b03      	ldr	r3, [sp, #12]
 800ae96:	f10e 0e01 	add.w	lr, lr, #1
 800ae9a:	429e      	cmp	r6, r3
 800ae9c:	d1d5      	bne.n	800ae4a <st_sssa8_ch_convolve_dw+0x4e6>
 800ae9e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800aea0:	9a73      	ldr	r2, [sp, #460]	; 0x1cc
 800aea2:	3b01      	subs	r3, #1
 800aea4:	b29b      	uxth	r3, r3
 800aea6:	3301      	adds	r3, #1
 800aea8:	441a      	add	r2, r3
 800aeaa:	9273      	str	r2, [sp, #460]	; 0x1cc
 800aeac:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800aeae:	9923      	ldr	r1, [sp, #140]	; 0x8c
 800aeb0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800aeb2:	440b      	add	r3, r1
 800aeb4:	3201      	adds	r2, #1
 800aeb6:	b29b      	uxth	r3, r3
 800aeb8:	b212      	sxth	r2, r2
 800aeba:	931d      	str	r3, [sp, #116]	; 0x74
 800aebc:	9b25      	ldr	r3, [sp, #148]	; 0x94
 800aebe:	9221      	str	r2, [sp, #132]	; 0x84
 800aec0:	4293      	cmp	r3, r2
 800aec2:	f73f ae49 	bgt.w	800ab58 <st_sssa8_ch_convolve_dw+0x1f4>
 800aec6:	46d8      	mov	r8, fp
 800aec8:	9b34      	ldr	r3, [sp, #208]	; 0xd0
 800aeca:	9937      	ldr	r1, [sp, #220]	; 0xdc
 800aecc:	9a36      	ldr	r2, [sp, #216]	; 0xd8
 800aece:	440b      	add	r3, r1
 800aed0:	3201      	adds	r2, #1
 800aed2:	b29b      	uxth	r3, r3
 800aed4:	b212      	sxth	r2, r2
 800aed6:	9334      	str	r3, [sp, #208]	; 0xd0
 800aed8:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
 800aeda:	4614      	mov	r4, r2
 800aedc:	9236      	str	r2, [sp, #216]	; 0xd8
 800aede:	4293      	cmp	r3, r2
 800aee0:	f73f ae1e 	bgt.w	800ab20 <st_sssa8_ch_convolve_dw+0x1bc>
 800aee4:	2000      	movs	r0, #0
 800aee6:	b05d      	add	sp, #372	; 0x174
 800aee8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aeec:	f1c1 0101 	rsb	r1, r1, #1
 800aef0:	fa00 f201 	lsl.w	r2, r0, r1
 800aef4:	f302 021f 	ssat	r2, #32, r2
 800aef8:	f85b 3c04 	ldr.w	r3, [fp, #-4]
 800aefc:	fb52 f213 	smmulr	r2, r2, r3
 800af00:	f858 3c04 	ldr.w	r3, [r8, #-4]
 800af04:	4413      	add	r3, r2
 800af06:	f303 0307 	ssat	r3, #8, r3
 800af0a:	9a05      	ldr	r2, [sp, #20]
 800af0c:	f802 3c01 	strb.w	r3, [r2, #-1]
 800af10:	e769      	b.n	800ade6 <st_sssa8_ch_convolve_dw+0x482>
 800af12:	f1c1 0101 	rsb	r1, r1, #1
 800af16:	fa04 f201 	lsl.w	r2, r4, r1
 800af1a:	f302 021f 	ssat	r2, #32, r2
 800af1e:	f85b 3c08 	ldr.w	r3, [fp, #-8]
 800af22:	fb52 f213 	smmulr	r2, r2, r3
 800af26:	f858 3c08 	ldr.w	r3, [r8, #-8]
 800af2a:	4413      	add	r3, r2
 800af2c:	f303 0307 	ssat	r3, #8, r3
 800af30:	9a05      	ldr	r2, [sp, #20]
 800af32:	f802 3c02 	strb.w	r3, [r2, #-2]
 800af36:	e743      	b.n	800adc0 <st_sssa8_ch_convolve_dw+0x45c>
 800af38:	f1c1 0101 	rsb	r1, r1, #1
 800af3c:	fa05 f201 	lsl.w	r2, r5, r1
 800af40:	f302 021f 	ssat	r2, #32, r2
 800af44:	f85b 3c0c 	ldr.w	r3, [fp, #-12]
 800af48:	fb52 f213 	smmulr	r2, r2, r3
 800af4c:	f858 3c0c 	ldr.w	r3, [r8, #-12]
 800af50:	4413      	add	r3, r2
 800af52:	f303 0307 	ssat	r3, #8, r3
 800af56:	9a05      	ldr	r2, [sp, #20]
 800af58:	f802 3c03 	strb.w	r3, [r2, #-3]
 800af5c:	e71d      	b.n	800ad9a <st_sssa8_ch_convolve_dw+0x436>
 800af5e:	f1c3 0301 	rsb	r3, r3, #1
 800af62:	fa06 f303 	lsl.w	r3, r6, r3
 800af66:	f303 031f 	ssat	r3, #32, r3
 800af6a:	fb53 f311 	smmulr	r3, r3, r1
 800af6e:	4413      	add	r3, r2
 800af70:	f303 0307 	ssat	r3, #8, r3
 800af74:	9a05      	ldr	r2, [sp, #20]
 800af76:	f802 3c04 	strb.w	r3, [r2, #-4]
 800af7a:	e6fb      	b.n	800ad74 <st_sssa8_ch_convolve_dw+0x410>
 800af7c:	f1c3 0301 	rsb	r3, r3, #1
 800af80:	fa02 f303 	lsl.w	r3, r2, r3
 800af84:	f303 031f 	ssat	r3, #32, r3
 800af88:	fb53 f310 	smmulr	r3, r3, r0
 800af8c:	440b      	add	r3, r1
 800af8e:	f303 0307 	ssat	r3, #8, r3
 800af92:	f88e 3000 	strb.w	r3, [lr]
 800af96:	e77d      	b.n	800ae94 <st_sssa8_ch_convolve_dw+0x530>
 800af98:	ffff0000 	.word	0xffff0000
 800af9c:	9b07      	ldr	r3, [sp, #28]
 800af9e:	9820      	ldr	r0, [sp, #128]	; 0x80
 800afa0:	4419      	add	r1, r3
 800afa2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800afa4:	fb03 0101 	mla	r1, r3, r1, r0
 800afa8:	2b00      	cmp	r3, #0
 800afaa:	f43f ae1f 	beq.w	800abec <st_sssa8_ch_convolve_dw+0x288>
 800afae:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
 800afb0:	2f00      	cmp	r7, #0
 800afb2:	f43f ae1b 	beq.w	800abec <st_sssa8_ch_convolve_dw+0x288>
 800afb6:	18ca      	adds	r2, r1, r3
 800afb8:	1ebb      	subs	r3, r7, #2
 800afba:	465c      	mov	r4, fp
 800afbc:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800afc0:	9306      	str	r3, [sp, #24]
 800afc2:	1efb      	subs	r3, r7, #3
 800afc4:	4650      	mov	r0, sl
 800afc6:	46a1      	mov	r9, r4
 800afc8:	9308      	str	r3, [sp, #32]
 800afca:	1f3b      	subs	r3, r7, #4
 800afcc:	e9cd 8b0e 	strd	r8, fp, [sp, #56]	; 0x38
 800afd0:	4693      	mov	fp, r2
 800afd2:	e9cd 3a0c 	strd	r3, sl, [sp, #48]	; 0x30
 800afd6:	19c6      	adds	r6, r0, r7
 800afd8:	f101 0e01 	add.w	lr, r1, #1
 800afdc:	42b1      	cmp	r1, r6
 800afde:	bf38      	it	cc
 800afe0:	4570      	cmpcc	r0, lr
 800afe2:	d362      	bcc.n	800b0aa <st_sssa8_ch_convolve_dw+0x746>
 800afe4:	2f0b      	cmp	r7, #11
 800afe6:	d960      	bls.n	800b0aa <st_sssa8_ch_convolve_dw+0x746>
 800afe8:	f009 0303 	and.w	r3, r9, #3
 800afec:	9c14      	ldr	r4, [sp, #80]	; 0x50
 800afee:	1cda      	adds	r2, r3, #3
 800aff0:	42a2      	cmp	r2, r4
 800aff2:	f200 80a5 	bhi.w	800b140 <st_sssa8_ch_convolve_dw+0x7dc>
 800aff6:	2b00      	cmp	r3, #0
 800aff8:	d05e      	beq.n	800b0b8 <st_sssa8_ch_convolve_dw+0x754>
 800affa:	780a      	ldrb	r2, [r1, #0]
 800affc:	2b01      	cmp	r3, #1
 800affe:	f100 0a01 	add.w	sl, r0, #1
 800b002:	9d06      	ldr	r5, [sp, #24]
 800b004:	7002      	strb	r2, [r0, #0]
 800b006:	d00b      	beq.n	800b020 <st_sssa8_ch_convolve_dw+0x6bc>
 800b008:	780a      	ldrb	r2, [r1, #0]
 800b00a:	2b03      	cmp	r3, #3
 800b00c:	f100 0a02 	add.w	sl, r0, #2
 800b010:	9d08      	ldr	r5, [sp, #32]
 800b012:	7042      	strb	r2, [r0, #1]
 800b014:	d104      	bne.n	800b020 <st_sssa8_ch_convolve_dw+0x6bc>
 800b016:	780a      	ldrb	r2, [r1, #0]
 800b018:	f100 0a03 	add.w	sl, r0, #3
 800b01c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b01e:	7082      	strb	r2, [r0, #2]
 800b020:	f891 c000 	ldrb.w	ip, [r1]
 800b024:	2400      	movs	r4, #0
 800b026:	eba7 0803 	sub.w	r8, r7, r3
 800b02a:	2200      	movs	r2, #0
 800b02c:	f36c 0407 	bfi	r4, ip, #0, #8
 800b030:	4403      	add	r3, r0
 800b032:	ea4f 0098 	mov.w	r0, r8, lsr #2
 800b036:	f36c 240f 	bfi	r4, ip, #8, #8
 800b03a:	f36c 4417 	bfi	r4, ip, #16, #8
 800b03e:	f36c 641f 	bfi	r4, ip, #24, #8
 800b042:	3201      	adds	r2, #1
 800b044:	f843 4b04 	str.w	r4, [r3], #4
 800b048:	4282      	cmp	r2, r0
 800b04a:	d3fa      	bcc.n	800b042 <st_sssa8_ch_convolve_dw+0x6de>
 800b04c:	f028 0203 	bic.w	r2, r8, #3
 800b050:	4542      	cmp	r2, r8
 800b052:	4492      	add	sl, r2
 800b054:	eba5 0502 	sub.w	r5, r5, r2
 800b058:	d01a      	beq.n	800b090 <st_sssa8_ch_convolve_dw+0x72c>
 800b05a:	780b      	ldrb	r3, [r1, #0]
 800b05c:	f88a 3000 	strb.w	r3, [sl]
 800b060:	b1b5      	cbz	r5, 800b090 <st_sssa8_ch_convolve_dw+0x72c>
 800b062:	780b      	ldrb	r3, [r1, #0]
 800b064:	2d01      	cmp	r5, #1
 800b066:	f88a 3001 	strb.w	r3, [sl, #1]
 800b06a:	d011      	beq.n	800b090 <st_sssa8_ch_convolve_dw+0x72c>
 800b06c:	780b      	ldrb	r3, [r1, #0]
 800b06e:	2d02      	cmp	r5, #2
 800b070:	f88a 3002 	strb.w	r3, [sl, #2]
 800b074:	d00c      	beq.n	800b090 <st_sssa8_ch_convolve_dw+0x72c>
 800b076:	780b      	ldrb	r3, [r1, #0]
 800b078:	2d03      	cmp	r5, #3
 800b07a:	f88a 3003 	strb.w	r3, [sl, #3]
 800b07e:	d007      	beq.n	800b090 <st_sssa8_ch_convolve_dw+0x72c>
 800b080:	780b      	ldrb	r3, [r1, #0]
 800b082:	2d04      	cmp	r5, #4
 800b084:	f88a 3004 	strb.w	r3, [sl, #4]
 800b088:	d002      	beq.n	800b090 <st_sssa8_ch_convolve_dw+0x72c>
 800b08a:	780b      	ldrb	r3, [r1, #0]
 800b08c:	f88a 3005 	strb.w	r3, [sl, #5]
 800b090:	45de      	cmp	lr, fp
 800b092:	4671      	mov	r1, lr
 800b094:	4630      	mov	r0, r6
 800b096:	eba9 0907 	sub.w	r9, r9, r7
 800b09a:	d19c      	bne.n	800afd6 <st_sssa8_ch_convolve_dw+0x672>
 800b09c:	f8dd b03c 	ldr.w	fp, [sp, #60]	; 0x3c
 800b0a0:	f8dd 904c 	ldr.w	r9, [sp, #76]	; 0x4c
 800b0a4:	e9dd a80d 	ldrd	sl, r8, [sp, #52]	; 0x34
 800b0a8:	e5a0      	b.n	800abec <st_sssa8_ch_convolve_dw+0x288>
 800b0aa:	4603      	mov	r3, r0
 800b0ac:	780a      	ldrb	r2, [r1, #0]
 800b0ae:	f803 2b01 	strb.w	r2, [r3], #1
 800b0b2:	429e      	cmp	r6, r3
 800b0b4:	d1fa      	bne.n	800b0ac <st_sssa8_ch_convolve_dw+0x748>
 800b0b6:	e7eb      	b.n	800b090 <st_sssa8_ch_convolve_dw+0x72c>
 800b0b8:	4625      	mov	r5, r4
 800b0ba:	4682      	mov	sl, r0
 800b0bc:	e7b0      	b.n	800b020 <st_sssa8_ch_convolve_dw+0x6bc>
 800b0be:	9b49      	ldr	r3, [sp, #292]	; 0x124
 800b0c0:	2b00      	cmp	r3, #0
 800b0c2:	d040      	beq.n	800b146 <st_sssa8_ch_convolve_dw+0x7e2>
 800b0c4:	3b01      	subs	r3, #1
 800b0c6:	f8bd 1144 	ldrh.w	r1, [sp, #324]	; 0x144
 800b0ca:	9349      	str	r3, [sp, #292]	; 0x124
 800b0cc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b0ce:	f8ad 1146 	strh.w	r1, [sp, #326]	; 0x146
 800b0d2:	2b01      	cmp	r3, #1
 800b0d4:	f47f ad4d 	bne.w	800ab72 <st_sssa8_ch_convolve_dw+0x20e>
 800b0d8:	2901      	cmp	r1, #1
 800b0da:	d03e      	beq.n	800b15a <st_sssa8_ch_convolve_dw+0x7f6>
 800b0dc:	9f18      	ldr	r7, [sp, #96]	; 0x60
 800b0de:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 800b0e0:	f9bd 5074 	ldrsh.w	r5, [sp, #116]	; 0x74
 800b0e4:	4297      	cmp	r7, r2
 800b0e6:	f77f ad95 	ble.w	800ac14 <st_sssa8_ch_convolve_dw+0x2b0>
 800b0ea:	9e19      	ldr	r6, [sp, #100]	; 0x64
 800b0ec:	4614      	mov	r4, r2
 800b0ee:	f8cd b00c 	str.w	fp, [sp, #12]
 800b0f2:	4610      	mov	r0, r2
 800b0f4:	46b3      	mov	fp, r6
 800b0f6:	f8dd 80ec 	ldr.w	r8, [sp, #236]	; 0xec
 800b0fa:	f8dd 9080 	ldr.w	r9, [sp, #128]	; 0x80
 800b0fe:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800b102:	9e1f      	ldr	r6, [sp, #124]	; 0x7c
 800b104:	3401      	adds	r4, #1
 800b106:	fb00 500a 	mla	r0, r0, sl, r5
 800b10a:	4659      	mov	r1, fp
 800b10c:	4642      	mov	r2, r8
 800b10e:	b224      	sxth	r4, r4
 800b110:	fb06 9000 	mla	r0, r6, r0, r9
 800b114:	f002 fa4e 	bl	800d5b4 <arm_copy_q7>
 800b118:	44c3      	add	fp, r8
 800b11a:	42bc      	cmp	r4, r7
 800b11c:	4620      	mov	r0, r4
 800b11e:	dbf1      	blt.n	800b104 <st_sssa8_ch_convolve_dw+0x7a0>
 800b120:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800b122:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800b126:	2b00      	cmp	r3, #0
 800b128:	f47f ad78 	bne.w	800ac1c <st_sssa8_ch_convolve_dw+0x2b8>
 800b12c:	461e      	mov	r6, r3
 800b12e:	f8dd a1b8 	ldr.w	sl, [sp, #440]	; 0x1b8
 800b132:	f8dd e098 	ldr.w	lr, [sp, #152]	; 0x98
 800b136:	f8dd 81d8 	ldr.w	r8, [sp, #472]	; 0x1d8
 800b13a:	e9dd 9c28 	ldrd	r9, ip, [sp, #160]	; 0xa0
 800b13e:	e674      	b.n	800ae2a <st_sssa8_ch_convolve_dw+0x4c6>
 800b140:	4625      	mov	r5, r4
 800b142:	4682      	mov	sl, r0
 800b144:	e789      	b.n	800b05a <st_sssa8_ch_convolve_dw+0x6f6>
 800b146:	9b4a      	ldr	r3, [sp, #296]	; 0x128
 800b148:	2101      	movs	r1, #1
 800b14a:	3b01      	subs	r3, #1
 800b14c:	f8ad 1146 	strh.w	r1, [sp, #326]	; 0x146
 800b150:	934a      	str	r3, [sp, #296]	; 0x128
 800b152:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b154:	2b01      	cmp	r3, #1
 800b156:	f47f ad0c 	bne.w	800ab72 <st_sssa8_ch_convolve_dw+0x20e>
 800b15a:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800b15c:	4618      	mov	r0, r3
 800b15e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800b160:	4298      	cmp	r0, r3
 800b162:	f77f ad57 	ble.w	800ac14 <st_sssa8_ch_convolve_dw+0x2b0>
 800b166:	9923      	ldr	r1, [sp, #140]	; 0x8c
 800b168:	9833      	ldr	r0, [sp, #204]	; 0xcc
 800b16a:	fb02 0201 	mla	r2, r2, r1, r0
 800b16e:	9832      	ldr	r0, [sp, #200]	; 0xc8
 800b170:	f9bd 1074 	ldrsh.w	r1, [sp, #116]	; 0x74
 800b174:	1a15      	subs	r5, r2, r0
 800b176:	9104      	str	r1, [sp, #16]
 800b178:	428d      	cmp	r5, r1
 800b17a:	f77f ad4b 	ble.w	800ac14 <st_sssa8_ch_convolve_dw+0x2b0>
 800b17e:	f8dd a064 	ldr.w	sl, [sp, #100]	; 0x64
 800b182:	4698      	mov	r8, r3
 800b184:	461a      	mov	r2, r3
 800b186:	f89d 902c 	ldrb.w	r9, [sp, #44]	; 0x2c
 800b18a:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800b18c:	fb06 f302 	mul.w	r3, r6, r2
 800b190:	ea4f 77d8 	mov.w	r7, r8, lsr #31
 800b194:	f8dd c010 	ldr.w	ip, [sp, #16]
 800b198:	9303      	str	r3, [sp, #12]
 800b19a:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800b19c:	4664      	mov	r4, ip
 800b19e:	4293      	cmp	r3, r2
 800b1a0:	bfd8      	it	le
 800b1a2:	f047 0701 	orrle.w	r7, r7, #1
 800b1a6:	4566      	cmp	r6, ip
 800b1a8:	465a      	mov	r2, fp
 800b1aa:	4651      	mov	r1, sl
 800b1ac:	4648      	mov	r0, r9
 800b1ae:	bfcc      	ite	gt
 800b1b0:	2300      	movgt	r3, #0
 800b1b2:	2301      	movle	r3, #1
 800b1b4:	ea53 73d4 	orrs.w	r3, r3, r4, lsr #31
 800b1b8:	d102      	bne.n	800b1c0 <st_sssa8_ch_convolve_dw+0x85c>
 800b1ba:	2f00      	cmp	r7, #0
 800b1bc:	f000 80c4 	beq.w	800b348 <st_sssa8_ch_convolve_dw+0x9e4>
 800b1c0:	f000 ff1c 	bl	800bffc <st_uint8_fill>
 800b1c4:	3401      	adds	r4, #1
 800b1c6:	44da      	add	sl, fp
 800b1c8:	b224      	sxth	r4, r4
 800b1ca:	42ac      	cmp	r4, r5
 800b1cc:	46a4      	mov	ip, r4
 800b1ce:	dbea      	blt.n	800b1a6 <st_sssa8_ch_convolve_dw+0x842>
 800b1d0:	f108 0801 	add.w	r8, r8, #1
 800b1d4:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800b1d6:	fa0f f888 	sxth.w	r8, r8
 800b1da:	4598      	cmp	r8, r3
 800b1dc:	4642      	mov	r2, r8
 800b1de:	dbd5      	blt.n	800b18c <st_sssa8_ch_convolve_dw+0x828>
 800b1e0:	e518      	b.n	800ac14 <st_sssa8_ch_convolve_dw+0x2b0>
 800b1e2:	9927      	ldr	r1, [sp, #156]	; 0x9c
 800b1e4:	4288      	cmp	r0, r1
 800b1e6:	f77f ad15 	ble.w	800ac14 <st_sssa8_ch_convolve_dw+0x2b0>
 800b1ea:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800b1ec:	9833      	ldr	r0, [sp, #204]	; 0xcc
 800b1ee:	fb02 0203 	mla	r2, r2, r3, r0
 800b1f2:	9832      	ldr	r0, [sp, #200]	; 0xc8
 800b1f4:	f9bd 3074 	ldrsh.w	r3, [sp, #116]	; 0x74
 800b1f8:	1a15      	subs	r5, r2, r0
 800b1fa:	9304      	str	r3, [sp, #16]
 800b1fc:	42ab      	cmp	r3, r5
 800b1fe:	f6bf ad09 	bge.w	800ac14 <st_sssa8_ch_convolve_dw+0x2b0>
 800b202:	f8dd a064 	ldr.w	sl, [sp, #100]	; 0x64
 800b206:	460e      	mov	r6, r1
 800b208:	4689      	mov	r9, r1
 800b20a:	f89d 802c 	ldrb.w	r8, [sp, #44]	; 0x2c
 800b20e:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 800b210:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800b212:	9a04      	ldr	r2, [sp, #16]
 800b214:	454b      	cmp	r3, r9
 800b216:	fb09 f307 	mul.w	r3, r9, r7
 800b21a:	4614      	mov	r4, r2
 800b21c:	bfcc      	ite	gt
 800b21e:	2100      	movgt	r1, #0
 800b220:	2101      	movle	r1, #1
 800b222:	9303      	str	r3, [sp, #12]
 800b224:	ea41 79d6 	orr.w	r9, r1, r6, lsr #31
 800b228:	464b      	mov	r3, r9
 800b22a:	46b1      	mov	r9, r6
 800b22c:	461e      	mov	r6, r3
 800b22e:	4297      	cmp	r7, r2
 800b230:	bfcc      	ite	gt
 800b232:	2300      	movgt	r3, #0
 800b234:	2301      	movle	r3, #1
 800b236:	ea53 73d4 	orrs.w	r3, r3, r4, lsr #31
 800b23a:	d100      	bne.n	800b23e <st_sssa8_ch_convolve_dw+0x8da>
 800b23c:	b196      	cbz	r6, 800b264 <st_sssa8_ch_convolve_dw+0x900>
 800b23e:	465a      	mov	r2, fp
 800b240:	4651      	mov	r1, sl
 800b242:	4640      	mov	r0, r8
 800b244:	f000 feda 	bl	800bffc <st_uint8_fill>
 800b248:	3401      	adds	r4, #1
 800b24a:	44da      	add	sl, fp
 800b24c:	b224      	sxth	r4, r4
 800b24e:	42ac      	cmp	r4, r5
 800b250:	4622      	mov	r2, r4
 800b252:	dbec      	blt.n	800b22e <st_sssa8_ch_convolve_dw+0x8ca>
 800b254:	464e      	mov	r6, r9
 800b256:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800b258:	3601      	adds	r6, #1
 800b25a:	b236      	sxth	r6, r6
 800b25c:	429e      	cmp	r6, r3
 800b25e:	46b1      	mov	r9, r6
 800b260:	dbd6      	blt.n	800b210 <st_sssa8_ch_convolve_dw+0x8ac>
 800b262:	e4d7      	b.n	800ac14 <st_sssa8_ch_convolve_dw+0x2b0>
 800b264:	9b03      	ldr	r3, [sp, #12]
 800b266:	9820      	ldr	r0, [sp, #128]	; 0x80
 800b268:	441a      	add	r2, r3
 800b26a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800b26c:	fb03 0102 	mla	r1, r3, r2, r0
 800b270:	2b00      	cmp	r3, #0
 800b272:	d0e9      	beq.n	800b248 <st_sssa8_ch_convolve_dw+0x8e4>
 800b274:	eb01 0c03 	add.w	ip, r1, r3
 800b278:	4650      	mov	r0, sl
 800b27a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b27e:	021b      	lsls	r3, r3, #8
 800b280:	4561      	cmp	r1, ip
 800b282:	ea4f 2233 	mov.w	r2, r3, ror #8
 800b286:	fa33 f382 	uxtab16	r3, r3, r2
 800b28a:	f820 3b02 	strh.w	r3, [r0], #2
 800b28e:	d1f4      	bne.n	800b27a <st_sssa8_ch_convolve_dw+0x916>
 800b290:	e7da      	b.n	800b248 <st_sssa8_ch_convolve_dw+0x8e4>
 800b292:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800b294:	9927      	ldr	r1, [sp, #156]	; 0x9c
 800b296:	4618      	mov	r0, r3
 800b298:	4288      	cmp	r0, r1
 800b29a:	f77f acbb 	ble.w	800ac14 <st_sssa8_ch_convolve_dw+0x2b0>
 800b29e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800b2a0:	9833      	ldr	r0, [sp, #204]	; 0xcc
 800b2a2:	fb02 0203 	mla	r2, r2, r3, r0
 800b2a6:	9832      	ldr	r0, [sp, #200]	; 0xc8
 800b2a8:	f9bd 3074 	ldrsh.w	r3, [sp, #116]	; 0x74
 800b2ac:	1a15      	subs	r5, r2, r0
 800b2ae:	9304      	str	r3, [sp, #16]
 800b2b0:	42ab      	cmp	r3, r5
 800b2b2:	f6bf acaf 	bge.w	800ac14 <st_sssa8_ch_convolve_dw+0x2b0>
 800b2b6:	f8dd a064 	ldr.w	sl, [sp, #100]	; 0x64
 800b2ba:	4689      	mov	r9, r1
 800b2bc:	460a      	mov	r2, r1
 800b2be:	f89d 802c 	ldrb.w	r8, [sp, #44]	; 0x2c
 800b2c2:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800b2c4:	fb06 f302 	mul.w	r3, r6, r2
 800b2c8:	ea4f 77d9 	mov.w	r7, r9, lsr #31
 800b2cc:	9904      	ldr	r1, [sp, #16]
 800b2ce:	9303      	str	r3, [sp, #12]
 800b2d0:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800b2d2:	460c      	mov	r4, r1
 800b2d4:	4293      	cmp	r3, r2
 800b2d6:	bfd8      	it	le
 800b2d8:	f047 0701 	orrle.w	r7, r7, #1
 800b2dc:	428e      	cmp	r6, r1
 800b2de:	bfcc      	ite	gt
 800b2e0:	2300      	movgt	r3, #0
 800b2e2:	2301      	movle	r3, #1
 800b2e4:	ea53 73d4 	orrs.w	r3, r3, r4, lsr #31
 800b2e8:	d100      	bne.n	800b2ec <st_sssa8_ch_convolve_dw+0x988>
 800b2ea:	b19f      	cbz	r7, 800b314 <st_sssa8_ch_convolve_dw+0x9b0>
 800b2ec:	465a      	mov	r2, fp
 800b2ee:	4651      	mov	r1, sl
 800b2f0:	4640      	mov	r0, r8
 800b2f2:	f000 fe83 	bl	800bffc <st_uint8_fill>
 800b2f6:	3401      	adds	r4, #1
 800b2f8:	44da      	add	sl, fp
 800b2fa:	b224      	sxth	r4, r4
 800b2fc:	42ac      	cmp	r4, r5
 800b2fe:	4621      	mov	r1, r4
 800b300:	dbec      	blt.n	800b2dc <st_sssa8_ch_convolve_dw+0x978>
 800b302:	f109 0901 	add.w	r9, r9, #1
 800b306:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800b308:	fa0f f989 	sxth.w	r9, r9
 800b30c:	4599      	cmp	r9, r3
 800b30e:	464a      	mov	r2, r9
 800b310:	dbd8      	blt.n	800b2c4 <st_sssa8_ch_convolve_dw+0x960>
 800b312:	e47f      	b.n	800ac14 <st_sssa8_ch_convolve_dw+0x2b0>
 800b314:	9b03      	ldr	r3, [sp, #12]
 800b316:	185a      	adds	r2, r3, r1
 800b318:	e9dd 311f 	ldrd	r3, r1, [sp, #124]	; 0x7c
 800b31c:	fb03 1202 	mla	r2, r3, r2, r1
 800b320:	9b35      	ldr	r3, [sp, #212]	; 0xd4
 800b322:	2b00      	cmp	r3, #0
 800b324:	d0e7      	beq.n	800b2f6 <st_sssa8_ch_convolve_dw+0x992>
 800b326:	18d0      	adds	r0, r2, r3
 800b328:	4651      	mov	r1, sl
 800b32a:	f812 cb01 	ldrb.w	ip, [r2], #1
 800b32e:	ea4f 630c 	mov.w	r3, ip, lsl #24
 800b332:	4282      	cmp	r2, r0
 800b334:	ea43 230c 	orr.w	r3, r3, ip, lsl #8
 800b338:	ea4f 2c33 	mov.w	ip, r3, ror #8
 800b33c:	fa33 f38c 	uxtab16	r3, r3, ip
 800b340:	f841 3b04 	str.w	r3, [r1], #4
 800b344:	d1f1      	bne.n	800b32a <st_sssa8_ch_convolve_dw+0x9c6>
 800b346:	e7d6      	b.n	800b2f6 <st_sssa8_ch_convolve_dw+0x992>
 800b348:	9b03      	ldr	r3, [sp, #12]
 800b34a:	eb03 000c 	add.w	r0, r3, ip
 800b34e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800b350:	461a      	mov	r2, r3
 800b352:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800b354:	fb02 3000 	mla	r0, r2, r0, r3
 800b358:	f002 f92c 	bl	800d5b4 <arm_copy_q7>
 800b35c:	e732      	b.n	800b1c4 <st_sssa8_ch_convolve_dw+0x860>
 800b35e:	428e      	cmp	r6, r1
 800b360:	f844 5f04 	str.w	r5, [r4, #4]!
 800b364:	f47f ab3d 	bne.w	800a9e2 <st_sssa8_ch_convolve_dw+0x7e>
 800b368:	f7ff bb4a 	b.w	800aa00 <st_sssa8_ch_convolve_dw+0x9c>
 800b36c:	2401      	movs	r4, #1
 800b36e:	f7ff bb6d 	b.w	800aa4c <st_sssa8_ch_convolve_dw+0xe8>
 800b372:	bf00      	nop

0800b374 <st_sssa8_ch_convolve_rank1upd>:
 800b374:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b378:	b083      	sub	sp, #12
 800b37a:	f8bd 4030 	ldrh.w	r4, [sp, #48]	; 0x30
 800b37e:	f99d a038 	ldrsb.w	sl, [sp, #56]	; 0x38
 800b382:	fb13 f304 	smulbb	r3, r3, r4
 800b386:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800b388:	eb02 0442 	add.w	r4, r2, r2, lsl #1
 800b38c:	fb13 f600 	smulbb	r6, r3, r0
 800b390:	2a00      	cmp	r2, #0
 800b392:	d06c      	beq.n	800b46e <st_sssa8_ch_convolve_rank1upd+0xfa>
 800b394:	b2b6      	uxth	r6, r6
 800b396:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
 800b39a:	ea4f 0944 	mov.w	r9, r4, lsl #1
 800b39e:	ea4f 0b96 	mov.w	fp, r6, lsr #2
 800b3a2:	f006 0603 	and.w	r6, r6, #3
 800b3a6:	eb08 0e82 	add.w	lr, r8, r2, lsl #2
 800b3aa:	f1a9 0904 	sub.w	r9, r9, #4
 800b3ae:	f1ab 0381 	sub.w	r3, fp, #129	; 0x81
 800b3b2:	f1ab 0080 	sub.w	r0, fp, #128	; 0x80
 800b3b6:	44a9      	add	r9, r5
 800b3b8:	f3c3 13c8 	ubfx	r3, r3, #7, #9
 800b3bc:	ebc3 2243 	rsb	r2, r3, r3, lsl #9
 800b3c0:	3301      	adds	r3, #1
 800b3c2:	eb00 12c2 	add.w	r2, r0, r2, lsl #7
 800b3c6:	ea4f 2c43 	mov.w	ip, r3, lsl #9
 800b3ca:	b293      	uxth	r3, r2
 800b3cc:	9301      	str	r3, [sp, #4]
 800b3ce:	f1bb 0f80 	cmp.w	fp, #128	; 0x80
 800b3d2:	d94f      	bls.n	800b474 <st_sssa8_ch_convolve_rank1upd+0x100>
 800b3d4:	eb01 050c 	add.w	r5, r1, ip
 800b3d8:	2400      	movs	r4, #0
 800b3da:	2300      	movs	r3, #0
 800b3dc:	f501 7000 	add.w	r0, r1, #512	; 0x200
 800b3e0:	461f      	mov	r7, r3
 800b3e2:	f851 2b04 	ldr.w	r2, [r1], #4
 800b3e6:	fa2f f382 	sxtb16	r3, r2
 800b3ea:	4288      	cmp	r0, r1
 800b3ec:	ea4f 2232 	mov.w	r2, r2, ror #8
 800b3f0:	fa97 f313 	qadd16	r3, r7, r3
 800b3f4:	fa2f f282 	sxtb16	r2, r2
 800b3f8:	fa93 f712 	qadd16	r7, r3, r2
 800b3fc:	d1f1      	bne.n	800b3e2 <st_sssa8_ch_convolve_rank1upd+0x6e>
 800b3fe:	b23a      	sxth	r2, r7
 800b400:	4285      	cmp	r5, r0
 800b402:	4601      	mov	r1, r0
 800b404:	eb02 4327 	add.w	r3, r2, r7, asr #16
 800b408:	441c      	add	r4, r3
 800b40a:	d1e6      	bne.n	800b3da <st_sssa8_ch_convolve_rank1upd+0x66>
 800b40c:	9801      	ldr	r0, [sp, #4]
 800b40e:	b1b8      	cbz	r0, 800b440 <st_sssa8_ch_convolve_rank1upd+0xcc>
 800b410:	3801      	subs	r0, #1
 800b412:	2200      	movs	r2, #0
 800b414:	b280      	uxth	r0, r0
 800b416:	3001      	adds	r0, #1
 800b418:	eb01 0080 	add.w	r0, r1, r0, lsl #2
 800b41c:	f851 3b04 	ldr.w	r3, [r1], #4
 800b420:	fa2f f583 	sxtb16	r5, r3
 800b424:	4281      	cmp	r1, r0
 800b426:	ea4f 2333 	mov.w	r3, r3, ror #8
 800b42a:	fa92 f215 	qadd16	r2, r2, r5
 800b42e:	fa2f f383 	sxtb16	r3, r3
 800b432:	fa92 f213 	qadd16	r2, r2, r3
 800b436:	d1f1      	bne.n	800b41c <st_sssa8_ch_convolve_rank1upd+0xa8>
 800b438:	b213      	sxth	r3, r2
 800b43a:	eb03 4222 	add.w	r2, r3, r2, asr #16
 800b43e:	4414      	add	r4, r2
 800b440:	b16e      	cbz	r6, 800b45e <st_sssa8_ch_convolve_rank1upd+0xea>
 800b442:	f991 3000 	ldrsb.w	r3, [r1]
 800b446:	2e01      	cmp	r6, #1
 800b448:	441c      	add	r4, r3
 800b44a:	d018      	beq.n	800b47e <st_sssa8_ch_convolve_rank1upd+0x10a>
 800b44c:	f991 3001 	ldrsb.w	r3, [r1, #1]
 800b450:	2e02      	cmp	r6, #2
 800b452:	441c      	add	r4, r3
 800b454:	d011      	beq.n	800b47a <st_sssa8_ch_convolve_rank1upd+0x106>
 800b456:	f991 3002 	ldrsb.w	r3, [r1, #2]
 800b45a:	3103      	adds	r1, #3
 800b45c:	441c      	add	r4, r3
 800b45e:	f858 3b04 	ldr.w	r3, [r8], #4
 800b462:	fb0a 3414 	mls	r4, sl, r4, r3
 800b466:	45c6      	cmp	lr, r8
 800b468:	f849 4f04 	str.w	r4, [r9, #4]!
 800b46c:	d1af      	bne.n	800b3ce <st_sssa8_ch_convolve_rank1upd+0x5a>
 800b46e:	b003      	add	sp, #12
 800b470:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b474:	4658      	mov	r0, fp
 800b476:	2400      	movs	r4, #0
 800b478:	e7c9      	b.n	800b40e <st_sssa8_ch_convolve_rank1upd+0x9a>
 800b47a:	3102      	adds	r1, #2
 800b47c:	e7ef      	b.n	800b45e <st_sssa8_ch_convolve_rank1upd+0xea>
 800b47e:	3101      	adds	r1, #1
 800b480:	e7ed      	b.n	800b45e <st_sssa8_ch_convolve_rank1upd+0xea>
 800b482:	bf00      	nop

0800b484 <st_sssa8_ch_convolve>:
 800b484:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b488:	b0c5      	sub	sp, #276	; 0x114
 800b48a:	4698      	mov	r8, r3
 800b48c:	f8bd 413c 	ldrh.w	r4, [sp, #316]	; 0x13c
 800b490:	f8bd 5144 	ldrh.w	r5, [sp, #324]	; 0x144
 800b494:	9b5e      	ldr	r3, [sp, #376]	; 0x178
 800b496:	ebc4 7a44 	rsb	sl, r4, r4, lsl #29
 800b49a:	9011      	str	r0, [sp, #68]	; 0x44
 800b49c:	ebc4 00c4 	rsb	r0, r4, r4, lsl #3
 800b4a0:	951d      	str	r5, [sp, #116]	; 0x74
 800b4a2:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800b4a6:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 800b4aa:	f8bd 6140 	ldrh.w	r6, [sp, #320]	; 0x140
 800b4ae:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 800b4b0:	461f      	mov	r7, r3
 800b4b2:	9316      	str	r3, [sp, #88]	; 0x58
 800b4b4:	fb16 f305 	smulbb	r3, r6, r5
 800b4b8:	920f      	str	r2, [sp, #60]	; 0x3c
 800b4ba:	eb07 00ca 	add.w	r0, r7, sl, lsl #3
 800b4be:	f8bd 2148 	ldrh.w	r2, [sp, #328]	; 0x148
 800b4c2:	fb13 f308 	smulbb	r3, r3, r8
 800b4c6:	961b      	str	r6, [sp, #108]	; 0x6c
 800b4c8:	941c      	str	r4, [sp, #112]	; 0x70
 800b4ca:	eb00 0c0b 	add.w	ip, r0, fp
 800b4ce:	b29b      	uxth	r3, r3
 800b4d0:	9108      	str	r1, [sp, #32]
 800b4d2:	9020      	str	r0, [sp, #128]	; 0x80
 800b4d4:	931f      	str	r3, [sp, #124]	; 0x7c
 800b4d6:	f8bd 314c 	ldrh.w	r3, [sp, #332]	; 0x14c
 800b4da:	9218      	str	r2, [sp, #96]	; 0x60
 800b4dc:	9323      	str	r3, [sp, #140]	; 0x8c
 800b4de:	f8bd 3150 	ldrh.w	r3, [sp, #336]	; 0x150
 800b4e2:	9e58      	ldr	r6, [sp, #352]	; 0x160
 800b4e4:	9312      	str	r3, [sp, #72]	; 0x48
 800b4e6:	f8bd 3154 	ldrh.w	r3, [sp, #340]	; 0x154
 800b4ea:	f99d 9164 	ldrsb.w	r9, [sp, #356]	; 0x164
 800b4ee:	931a      	str	r3, [sp, #104]	; 0x68
 800b4f0:	f8bd 3170 	ldrh.w	r3, [sp, #368]	; 0x170
 800b4f4:	f99d 5168 	ldrsb.w	r5, [sp, #360]	; 0x168
 800b4f8:	9313      	str	r3, [sp, #76]	; 0x4c
 800b4fa:	f8bd 3174 	ldrh.w	r3, [sp, #372]	; 0x174
 800b4fe:	931e      	str	r3, [sp, #120]	; 0x78
 800b500:	2c00      	cmp	r4, #0
 800b502:	f000 81e7 	beq.w	800b8d4 <st_sssa8_ch_convolve+0x450>
 800b506:	ea4f 0e44 	mov.w	lr, r4, lsl #1
 800b50a:	4630      	mov	r0, r6
 800b50c:	f1ac 0404 	sub.w	r4, ip, #4
 800b510:	f04f 0a01 	mov.w	sl, #1
 800b514:	4476      	add	r6, lr
 800b516:	9f08      	ldr	r7, [sp, #32]
 800b518:	f930 3b02 	ldrsh.w	r3, [r0], #2
 800b51c:	fa0a f103 	lsl.w	r1, sl, r3
 800b520:	fa05 f203 	lsl.w	r2, r5, r3
 800b524:	2b00      	cmp	r3, #0
 800b526:	eb02 0251 	add.w	r2, r2, r1, lsr #1
 800b52a:	f340 81b5 	ble.w	800b898 <st_sssa8_ch_convolve+0x414>
 800b52e:	4286      	cmp	r6, r0
 800b530:	f844 2f04 	str.w	r2, [r4, #4]!
 800b534:	d1f0      	bne.n	800b518 <st_sssa8_ch_convolve+0x94>
 800b536:	44dc      	add	ip, fp
 800b538:	9d1e      	ldr	r5, [sp, #120]	; 0x78
 800b53a:	9708      	str	r7, [sp, #32]
 800b53c:	ebac 040b 	sub.w	r4, ip, fp
 800b540:	9f12      	ldr	r7, [sp, #72]	; 0x48
 800b542:	a92c      	add	r1, sp, #176	; 0xb0
 800b544:	ab28      	add	r3, sp, #160	; 0xa0
 800b546:	9422      	str	r4, [sp, #136]	; 0x88
 800b548:	aa24      	add	r2, sp, #144	; 0x90
 800b54a:	9c08      	ldr	r4, [sp, #32]
 800b54c:	a830      	add	r0, sp, #192	; 0xc0
 800b54e:	973c      	str	r7, [sp, #240]	; 0xf0
 800b550:	9426      	str	r4, [sp, #152]	; 0x98
 800b552:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 800b554:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
 800b556:	973d      	str	r7, [sp, #244]	; 0xf4
 800b558:	9425      	str	r4, [sp, #148]	; 0x94
 800b55a:	9f18      	ldr	r7, [sp, #96]	; 0x60
 800b55c:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 800b55e:	9100      	str	r1, [sp, #0]
 800b560:	eba6 010e 	sub.w	r1, r6, lr
 800b564:	973e      	str	r7, [sp, #248]	; 0xf8
 800b566:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 800b568:	9f23      	ldr	r7, [sp, #140]	; 0x8c
 800b56a:	9121      	str	r1, [sp, #132]	; 0x84
 800b56c:	a93a      	add	r1, sp, #232	; 0xe8
 800b56e:	962d      	str	r6, [sp, #180]	; 0xb4
 800b570:	973f      	str	r7, [sp, #252]	; 0xfc
 800b572:	e9cd 5429 	strd	r5, r4, [sp, #164]	; 0xa4
 800b576:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
 800b578:	942e      	str	r4, [sp, #184]	; 0xb8
 800b57a:	f000 fcc9 	bl	800bf10 <ai_padding_opt_init>
 800b57e:	2d00      	cmp	r5, #0
 800b580:	f000 811f 	beq.w	800b7c2 <st_sssa8_ch_convolve+0x33e>
 800b584:	0073      	lsls	r3, r6, #1
 800b586:	9816      	ldr	r0, [sp, #88]	; 0x58
 800b588:	ea4f 0a48 	mov.w	sl, r8, lsl #1
 800b58c:	fb04 f108 	mul.w	r1, r4, r8
 800b590:	fb04 f303 	mul.w	r3, r4, r3
 800b594:	427a      	negs	r2, r7
 800b596:	2400      	movs	r4, #0
 800b598:	fa0f f989 	sxth.w	r9, r9
 800b59c:	fb0a 0303 	mla	r3, sl, r3, r0
 800b5a0:	46d3      	mov	fp, sl
 800b5a2:	9f08      	ldr	r7, [sp, #32]
 800b5a4:	4682      	mov	sl, r0
 800b5a6:	9314      	str	r3, [sp, #80]	; 0x50
 800b5a8:	004b      	lsls	r3, r1, #1
 800b5aa:	9115      	str	r1, [sp, #84]	; 0x54
 800b5ac:	9307      	str	r3, [sp, #28]
 800b5ae:	b293      	uxth	r3, r2
 800b5b0:	9419      	str	r4, [sp, #100]	; 0x64
 800b5b2:	9317      	str	r3, [sp, #92]	; 0x5c
 800b5b4:	f8cd 9040 	str.w	r9, [sp, #64]	; 0x40
 800b5b8:	a830      	add	r0, sp, #192	; 0xc0
 800b5ba:	f000 fd03 	bl	800bfc4 <ai_padding_opt_phase1>
 800b5be:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b5c0:	2b00      	cmp	r3, #0
 800b5c2:	d074      	beq.n	800b6ae <st_sssa8_ch_convolve+0x22a>
 800b5c4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800b5c6:	2600      	movs	r6, #0
 800b5c8:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800b5ca:	960d      	str	r6, [sp, #52]	; 0x34
 800b5cc:	1a99      	subs	r1, r3, r2
 800b5ce:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800b5d0:	425a      	negs	r2, r3
 800b5d2:	f9bd 305c 	ldrsh.w	r3, [sp, #92]	; 0x5c
 800b5d6:	930e      	str	r3, [sp, #56]	; 0x38
 800b5d8:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800b5da:	fb03 1304 	mla	r3, r3, r4, r1
 800b5de:	9308      	str	r3, [sp, #32]
 800b5e0:	b293      	uxth	r3, r2
 800b5e2:	930a      	str	r3, [sp, #40]	; 0x28
 800b5e4:	4653      	mov	r3, sl
 800b5e6:	46da      	mov	sl, fp
 800b5e8:	469b      	mov	fp, r3
 800b5ea:	9a30      	ldr	r2, [sp, #192]	; 0xc0
 800b5ec:	2a00      	cmp	r2, #0
 800b5ee:	f000 80f5 	beq.w	800b7dc <st_sssa8_ch_convolve+0x358>
 800b5f2:	3a01      	subs	r2, #1
 800b5f4:	2101      	movs	r1, #1
 800b5f6:	9230      	str	r2, [sp, #192]	; 0xc0
 800b5f8:	f8ad 10e6 	strh.w	r1, [sp, #230]	; 0xe6
 800b5fc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b5fe:	9a08      	ldr	r2, [sp, #32]
 800b600:	4293      	cmp	r3, r2
 800b602:	da3f      	bge.n	800b684 <st_sssa8_ch_convolve+0x200>
 800b604:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b606:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800b608:	fb06 2603 	mla	r6, r6, r3, r2
 800b60c:	f9bd 3028 	ldrsh.w	r3, [sp, #40]	; 0x28
 800b610:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b612:	930c      	str	r3, [sp, #48]	; 0x30
 800b614:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800b616:	4691      	mov	r9, r2
 800b618:	1af6      	subs	r6, r6, r3
 800b61a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b61c:	429e      	cmp	r6, r3
 800b61e:	dd29      	ble.n	800b674 <st_sssa8_ch_convolve+0x1f0>
 800b620:	ea4f 75d9 	mov.w	r5, r9, lsr #31
 800b624:	461c      	mov	r4, r3
 800b626:	469c      	mov	ip, r3
 800b628:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b62a:	fb07 f102 	mul.w	r1, r7, r2
 800b62e:	4293      	cmp	r3, r2
 800b630:	bfd8      	it	le
 800b632:	f045 0501 	orrle.w	r5, r5, #1
 800b636:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800b63a:	910b      	str	r1, [sp, #44]	; 0x2c
 800b63c:	46a9      	mov	r9, r5
 800b63e:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800b640:	4567      	cmp	r7, ip
 800b642:	4642      	mov	r2, r8
 800b644:	4659      	mov	r1, fp
 800b646:	4628      	mov	r0, r5
 800b648:	bfcc      	ite	gt
 800b64a:	f04f 0e00 	movgt.w	lr, #0
 800b64e:	f04f 0e01 	movle.w	lr, #1
 800b652:	ea5e 73d4 	orrs.w	r3, lr, r4, lsr #31
 800b656:	d103      	bne.n	800b660 <st_sssa8_ch_convolve+0x1dc>
 800b658:	f1b9 0f00 	cmp.w	r9, #0
 800b65c:	f000 80b5 	beq.w	800b7ca <st_sssa8_ch_convolve+0x346>
 800b660:	f001 ffca 	bl	800d5f8 <arm_fill_q15>
 800b664:	3401      	adds	r4, #1
 800b666:	44d3      	add	fp, sl
 800b668:	b224      	sxth	r4, r4
 800b66a:	42b4      	cmp	r4, r6
 800b66c:	46a4      	mov	ip, r4
 800b66e:	dbe7      	blt.n	800b640 <st_sssa8_ch_convolve+0x1bc>
 800b670:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800b674:	f109 0901 	add.w	r9, r9, #1
 800b678:	9b08      	ldr	r3, [sp, #32]
 800b67a:	fa0f f989 	sxth.w	r9, r9
 800b67e:	4599      	cmp	r9, r3
 800b680:	464a      	mov	r2, r9
 800b682:	dbca      	blt.n	800b61a <st_sssa8_ch_convolve+0x196>
 800b684:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b686:	455b      	cmp	r3, fp
 800b688:	f000 80de 	beq.w	800b848 <st_sssa8_ch_convolve+0x3c4>
 800b68c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b68e:	9812      	ldr	r0, [sp, #72]	; 0x48
 800b690:	990d      	ldr	r1, [sp, #52]	; 0x34
 800b692:	4403      	add	r3, r0
 800b694:	3101      	adds	r1, #1
 800b696:	461a      	mov	r2, r3
 800b698:	b20b      	sxth	r3, r1
 800b69a:	b292      	uxth	r2, r2
 800b69c:	930d      	str	r3, [sp, #52]	; 0x34
 800b69e:	461e      	mov	r6, r3
 800b6a0:	920a      	str	r2, [sp, #40]	; 0x28
 800b6a2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b6a4:	429a      	cmp	r2, r3
 800b6a6:	dca0      	bgt.n	800b5ea <st_sssa8_ch_convolve+0x166>
 800b6a8:	465b      	mov	r3, fp
 800b6aa:	46d3      	mov	fp, sl
 800b6ac:	469a      	mov	sl, r3
 800b6ae:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b6b0:	981a      	ldr	r0, [sp, #104]	; 0x68
 800b6b2:	9919      	ldr	r1, [sp, #100]	; 0x64
 800b6b4:	4403      	add	r3, r0
 800b6b6:	3101      	adds	r1, #1
 800b6b8:	461a      	mov	r2, r3
 800b6ba:	b20b      	sxth	r3, r1
 800b6bc:	b292      	uxth	r2, r2
 800b6be:	9319      	str	r3, [sp, #100]	; 0x64
 800b6c0:	461c      	mov	r4, r3
 800b6c2:	9217      	str	r2, [sp, #92]	; 0x5c
 800b6c4:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800b6c6:	429a      	cmp	r2, r3
 800b6c8:	f73f af76 	bgt.w	800b5b8 <st_sssa8_ch_convolve+0x134>
 800b6cc:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800b6ce:	4552      	cmp	r2, sl
 800b6d0:	d077      	beq.n	800b7c2 <st_sssa8_ch_convolve+0x33e>
 800b6d2:	991c      	ldr	r1, [sp, #112]	; 0x70
 800b6d4:	2900      	cmp	r1, #0
 800b6d6:	d074      	beq.n	800b7c2 <st_sssa8_ch_convolve+0x33e>
 800b6d8:	9c20      	ldr	r4, [sp, #128]	; 0x80
 800b6da:	981f      	ldr	r0, [sp, #124]	; 0x7c
 800b6dc:	f1a4 0a04 	sub.w	sl, r4, #4
 800b6e0:	9c21      	ldr	r4, [sp, #132]	; 0x84
 800b6e2:	0883      	lsrs	r3, r0, #2
 800b6e4:	f000 0c03 	and.w	ip, r0, #3
 800b6e8:	f1a4 0902 	sub.w	r9, r4, #2
 800b6ec:	9c57      	ldr	r4, [sp, #348]	; 0x15c
 800b6ee:	9308      	str	r3, [sp, #32]
 800b6f0:	3b01      	subs	r3, #1
 800b6f2:	f1a4 0804 	sub.w	r8, r4, #4
 800b6f6:	9c22      	ldr	r4, [sp, #136]	; 0x88
 800b6f8:	b29b      	uxth	r3, r3
 800b6fa:	f8cd c01c 	str.w	ip, [sp, #28]
 800b6fe:	f1a4 0e04 	sub.w	lr, r4, #4
 800b702:	9c5b      	ldr	r4, [sp, #364]	; 0x16c
 800b704:	3301      	adds	r3, #1
 800b706:	4f75      	ldr	r7, [pc, #468]	; (800b8dc <st_sssa8_ch_convolve+0x458>)
 800b708:	4421      	add	r1, r4
 800b70a:	46d4      	mov	ip, sl
 800b70c:	9e4e      	ldr	r6, [sp, #312]	; 0x138
 800b70e:	468b      	mov	fp, r1
 800b710:	0099      	lsls	r1, r3, #2
 800b712:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800b716:	f8cd b024 	str.w	fp, [sp, #36]	; 0x24
 800b71a:	46a3      	mov	fp, r4
 800b71c:	910b      	str	r1, [sp, #44]	; 0x2c
 800b71e:	930a      	str	r3, [sp, #40]	; 0x28
 800b720:	9b08      	ldr	r3, [sp, #32]
 800b722:	f85c 1f04 	ldr.w	r1, [ip, #4]!
 800b726:	2b00      	cmp	r3, #0
 800b728:	f000 80d0 	beq.w	800b8cc <st_sssa8_ch_convolve+0x448>
 800b72c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b72e:	9d16      	ldr	r5, [sp, #88]	; 0x58
 800b730:	eb06 0a03 	add.w	sl, r6, r3
 800b734:	f856 3b04 	ldr.w	r3, [r6], #4
 800b738:	fa2f f483 	sxtb16	r4, r3
 800b73c:	b2a0      	uxth	r0, r4
 800b73e:	682a      	ldr	r2, [r5, #0]
 800b740:	ea4f 2333 	mov.w	r3, r3, ror #8
 800b744:	fa2f f383 	sxtb16	r3, r3
 800b748:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800b74c:	fb20 1202 	smlad	r2, r0, r2, r1
 800b750:	403b      	ands	r3, r7
 800b752:	6869      	ldr	r1, [r5, #4]
 800b754:	3508      	adds	r5, #8
 800b756:	ea43 4314 	orr.w	r3, r3, r4, lsr #16
 800b75a:	fb23 2101 	smlad	r1, r3, r1, r2
 800b75e:	4556      	cmp	r6, sl
 800b760:	d1e8      	bne.n	800b734 <st_sssa8_ch_convolve+0x2b0>
 800b762:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b764:	9c07      	ldr	r4, [sp, #28]
 800b766:	b1b4      	cbz	r4, 800b796 <st_sssa8_ch_convolve+0x312>
 800b768:	f996 2000 	ldrsb.w	r2, [r6]
 800b76c:	2c01      	cmp	r4, #1
 800b76e:	8818      	ldrh	r0, [r3, #0]
 800b770:	fb10 1102 	smlabb	r1, r0, r2, r1
 800b774:	f000 80a8 	beq.w	800b8c8 <st_sssa8_ch_convolve+0x444>
 800b778:	f996 2001 	ldrsb.w	r2, [r6, #1]
 800b77c:	8858      	ldrh	r0, [r3, #2]
 800b77e:	fb10 1102 	smlabb	r1, r0, r2, r1
 800b782:	9a07      	ldr	r2, [sp, #28]
 800b784:	2a02      	cmp	r2, #2
 800b786:	f000 80a3 	beq.w	800b8d0 <st_sssa8_ch_convolve+0x44c>
 800b78a:	889a      	ldrh	r2, [r3, #4]
 800b78c:	3603      	adds	r6, #3
 800b78e:	f916 3c01 	ldrsb.w	r3, [r6, #-1]
 800b792:	fb12 1103 	smlabb	r1, r2, r3, r1
 800b796:	f939 3f02 	ldrsh.w	r3, [r9, #2]!
 800b79a:	f10b 0b01 	add.w	fp, fp, #1
 800b79e:	f858 0f04 	ldr.w	r0, [r8, #4]!
 800b7a2:	2b00      	cmp	r3, #0
 800b7a4:	f85e 2f04 	ldr.w	r2, [lr, #4]!
 800b7a8:	dd7c      	ble.n	800b8a4 <st_sssa8_ch_convolve+0x420>
 800b7aa:	0049      	lsls	r1, r1, #1
 800b7ac:	fb51 2100 	smmla	r1, r1, r0, r2
 800b7b0:	fa41 f303 	asr.w	r3, r1, r3
 800b7b4:	f303 0307 	ssat	r3, #8, r3
 800b7b8:	f80b 3c01 	strb.w	r3, [fp, #-1]
 800b7bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b7be:	455b      	cmp	r3, fp
 800b7c0:	d1ae      	bne.n	800b720 <st_sssa8_ch_convolve+0x29c>
 800b7c2:	2000      	movs	r0, #0
 800b7c4:	b045      	add	sp, #276	; 0x114
 800b7c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b7ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b7cc:	eb03 000c 	add.w	r0, r3, ip
 800b7d0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b7d2:	fb08 3000 	mla	r0, r8, r0, r3
 800b7d6:	f000 ffbb 	bl	800c750 <st_int8_to16_no_shift>
 800b7da:	e743      	b.n	800b664 <st_sssa8_ch_convolve+0x1e0>
 800b7dc:	9a31      	ldr	r2, [sp, #196]	; 0xc4
 800b7de:	2a00      	cmp	r2, #0
 800b7e0:	d053      	beq.n	800b88a <st_sssa8_ch_convolve+0x406>
 800b7e2:	f8bd 10e4 	ldrh.w	r1, [sp, #228]	; 0xe4
 800b7e6:	3a01      	subs	r2, #1
 800b7e8:	2901      	cmp	r1, #1
 800b7ea:	9231      	str	r2, [sp, #196]	; 0xc4
 800b7ec:	f8ad 10e6 	strh.w	r1, [sp, #230]	; 0xe6
 800b7f0:	f43f af04 	beq.w	800b5fc <st_sssa8_ch_convolve+0x178>
 800b7f4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b7f6:	9908      	ldr	r1, [sp, #32]
 800b7f8:	f9bd 4028 	ldrsh.w	r4, [sp, #40]	; 0x28
 800b7fc:	428b      	cmp	r3, r1
 800b7fe:	f6bf af41 	bge.w	800b684 <st_sssa8_ch_convolve+0x200>
 800b802:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800b806:	465e      	mov	r6, fp
 800b808:	46c2      	mov	sl, r8
 800b80a:	461d      	mov	r5, r3
 800b80c:	46b8      	mov	r8, r7
 800b80e:	4618      	mov	r0, r3
 800b810:	f8dd b054 	ldr.w	fp, [sp, #84]	; 0x54
 800b814:	4689      	mov	r9, r1
 800b816:	9f11      	ldr	r7, [sp, #68]	; 0x44
 800b818:	3501      	adds	r5, #1
 800b81a:	fb00 4008 	mla	r0, r0, r8, r4
 800b81e:	9b07      	ldr	r3, [sp, #28]
 800b820:	4631      	mov	r1, r6
 800b822:	b22d      	sxth	r5, r5
 800b824:	fb0a 7000 	mla	r0, sl, r0, r7
 800b828:	465a      	mov	r2, fp
 800b82a:	441e      	add	r6, r3
 800b82c:	f000 ff90 	bl	800c750 <st_int8_to16_no_shift>
 800b830:	454d      	cmp	r5, r9
 800b832:	4628      	mov	r0, r5
 800b834:	dbf0      	blt.n	800b818 <st_sssa8_ch_convolve+0x394>
 800b836:	46b3      	mov	fp, r6
 800b838:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b83a:	4647      	mov	r7, r8
 800b83c:	46d0      	mov	r8, sl
 800b83e:	455b      	cmp	r3, fp
 800b840:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 800b844:	f47f af22 	bne.w	800b68c <st_sssa8_ch_convolve+0x208>
 800b848:	9b5b      	ldr	r3, [sp, #364]	; 0x16c
 800b84a:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800b84c:	9957      	ldr	r1, [sp, #348]	; 0x15c
 800b84e:	9821      	ldr	r0, [sp, #132]	; 0x84
 800b850:	9c1f      	ldr	r4, [sp, #124]	; 0x7c
 800b852:	9304      	str	r3, [sp, #16]
 800b854:	9203      	str	r2, [sp, #12]
 800b856:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800b858:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800b85a:	9102      	str	r1, [sp, #8]
 800b85c:	9001      	str	r0, [sp, #4]
 800b85e:	9916      	ldr	r1, [sp, #88]	; 0x58
 800b860:	984e      	ldr	r0, [sp, #312]	; 0x138
 800b862:	9400      	str	r4, [sp, #0]
 800b864:	f000 fbe8 	bl	800c038 <st_sssa8_ch_nn_mat_mult_kernel>
 800b868:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b86a:	9912      	ldr	r1, [sp, #72]	; 0x48
 800b86c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b86e:	440b      	add	r3, r1
 800b870:	905b      	str	r0, [sp, #364]	; 0x16c
 800b872:	3201      	adds	r2, #1
 800b874:	b29b      	uxth	r3, r3
 800b876:	b212      	sxth	r2, r2
 800b878:	930a      	str	r3, [sp, #40]	; 0x28
 800b87a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b87c:	4616      	mov	r6, r2
 800b87e:	920d      	str	r2, [sp, #52]	; 0x34
 800b880:	4293      	cmp	r3, r2
 800b882:	dd1d      	ble.n	800b8c0 <st_sssa8_ch_convolve+0x43c>
 800b884:	f8dd b058 	ldr.w	fp, [sp, #88]	; 0x58
 800b888:	e6af      	b.n	800b5ea <st_sssa8_ch_convolve+0x166>
 800b88a:	9a32      	ldr	r2, [sp, #200]	; 0xc8
 800b88c:	2101      	movs	r1, #1
 800b88e:	3a01      	subs	r2, #1
 800b890:	f8ad 10e6 	strh.w	r1, [sp, #230]	; 0xe6
 800b894:	9232      	str	r2, [sp, #200]	; 0xc8
 800b896:	e6b1      	b.n	800b5fc <st_sssa8_ch_convolve+0x178>
 800b898:	4286      	cmp	r6, r0
 800b89a:	f844 5f04 	str.w	r5, [r4, #4]!
 800b89e:	f47f ae3b 	bne.w	800b518 <st_sssa8_ch_convolve+0x94>
 800b8a2:	e648      	b.n	800b536 <st_sssa8_ch_convolve+0xb2>
 800b8a4:	f1c3 0301 	rsb	r3, r3, #1
 800b8a8:	fa01 f303 	lsl.w	r3, r1, r3
 800b8ac:	f303 031f 	ssat	r3, #32, r3
 800b8b0:	fb53 f310 	smmulr	r3, r3, r0
 800b8b4:	4413      	add	r3, r2
 800b8b6:	f303 0307 	ssat	r3, #8, r3
 800b8ba:	f80b 3c01 	strb.w	r3, [fp, #-1]
 800b8be:	e77d      	b.n	800b7bc <st_sssa8_ch_convolve+0x338>
 800b8c0:	46d3      	mov	fp, sl
 800b8c2:	f8dd a058 	ldr.w	sl, [sp, #88]	; 0x58
 800b8c6:	e6f2      	b.n	800b6ae <st_sssa8_ch_convolve+0x22a>
 800b8c8:	3601      	adds	r6, #1
 800b8ca:	e764      	b.n	800b796 <st_sssa8_ch_convolve+0x312>
 800b8cc:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800b8ce:	e749      	b.n	800b764 <st_sssa8_ch_convolve+0x2e0>
 800b8d0:	3602      	adds	r6, #2
 800b8d2:	e760      	b.n	800b796 <st_sssa8_ch_convolve+0x312>
 800b8d4:	46a6      	mov	lr, r4
 800b8d6:	461d      	mov	r5, r3
 800b8d8:	e630      	b.n	800b53c <st_sssa8_ch_convolve+0xb8>
 800b8da:	bf00      	nop
 800b8dc:	ffff0000 	.word	0xffff0000

0800b8e0 <st_sssa8_ch_convolve_1x1>:
 800b8e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b8e4:	b08d      	sub	sp, #52	; 0x34
 800b8e6:	f8bd 5060 	ldrh.w	r5, [sp, #96]	; 0x60
 800b8ea:	f99d 7084 	ldrsb.w	r7, [sp, #132]	; 0x84
 800b8ee:	2d01      	cmp	r5, #1
 800b8f0:	920a      	str	r2, [sp, #40]	; 0x28
 800b8f2:	f8bd e05c 	ldrh.w	lr, [sp, #92]	; 0x5c
 800b8f6:	f8bd 2064 	ldrh.w	r2, [sp, #100]	; 0x64
 800b8fa:	f8bd 6070 	ldrh.w	r6, [sp, #112]	; 0x70
 800b8fe:	f8bd 8074 	ldrh.w	r8, [sp, #116]	; 0x74
 800b902:	9c20      	ldr	r4, [sp, #128]	; 0x80
 800b904:	970b      	str	r7, [sp, #44]	; 0x2c
 800b906:	f99d c088 	ldrsb.w	ip, [sp, #136]	; 0x88
 800b90a:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800b90e:	f8bd 0068 	ldrh.w	r0, [sp, #104]	; 0x68
 800b912:	f8bd 106c 	ldrh.w	r1, [sp, #108]	; 0x6c
 800b916:	d152      	bne.n	800b9be <st_sssa8_ch_convolve_1x1+0xde>
 800b918:	2a01      	cmp	r2, #1
 800b91a:	d150      	bne.n	800b9be <st_sssa8_ch_convolve_1x1+0xde>
 800b91c:	ea50 0201 	orrs.w	r2, r0, r1
 800b920:	d14d      	bne.n	800b9be <st_sssa8_ch_convolve_1x1+0xde>
 800b922:	2e01      	cmp	r6, #1
 800b924:	d14b      	bne.n	800b9be <st_sssa8_ch_convolve_1x1+0xde>
 800b926:	f1b8 0f01 	cmp.w	r8, #1
 800b92a:	d148      	bne.n	800b9be <st_sssa8_ch_convolve_1x1+0xde>
 800b92c:	ea4f 0a8e 	mov.w	sl, lr, lsl #2
 800b930:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800b932:	ebce 778e 	rsb	r7, lr, lr, lsl #30
 800b936:	eb0a 090e 	add.w	r9, sl, lr
 800b93a:	eb02 0949 	add.w	r9, r2, r9, lsl #1
 800b93e:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 800b942:	f1be 0f00 	cmp.w	lr, #0
 800b946:	d038      	beq.n	800b9ba <st_sssa8_ch_convolve_1x1+0xda>
 800b948:	ea4f 0b4e 	mov.w	fp, lr, lsl #1
 800b94c:	1f3e      	subs	r6, r7, #4
 800b94e:	f04f 0801 	mov.w	r8, #1
 800b952:	eb04 050b 	add.w	r5, r4, fp
 800b956:	f934 2b02 	ldrsh.w	r2, [r4], #2
 800b95a:	fa08 f002 	lsl.w	r0, r8, r2
 800b95e:	fa0c f102 	lsl.w	r1, ip, r2
 800b962:	2a00      	cmp	r2, #0
 800b964:	eb01 0150 	add.w	r1, r1, r0, lsr #1
 800b968:	dd22      	ble.n	800b9b0 <st_sssa8_ch_convolve_1x1+0xd0>
 800b96a:	42a5      	cmp	r5, r4
 800b96c:	f846 1f04 	str.w	r1, [r6, #4]!
 800b970:	d1f1      	bne.n	800b956 <st_sssa8_ch_convolve_1x1+0x76>
 800b972:	462c      	mov	r4, r5
 800b974:	4457      	add	r7, sl
 800b976:	eba4 040b 	sub.w	r4, r4, fp
 800b97a:	461e      	mov	r6, r3
 800b97c:	eba7 070a 	sub.w	r7, r7, sl
 800b980:	9808      	ldr	r0, [sp, #32]
 800b982:	9401      	str	r4, [sp, #4]
 800b984:	9c1f      	ldr	r4, [sp, #124]	; 0x7c
 800b986:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800b988:	9400      	str	r4, [sp, #0]
 800b98a:	e9dd 1209 	ldrd	r1, r2, [sp, #36]	; 0x24
 800b98e:	e9cd 7906 	strd	r7, r9, [sp, #24]
 800b992:	fb02 f201 	mul.w	r2, r2, r1
 800b996:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b998:	9202      	str	r2, [sp, #8]
 800b99a:	9105      	str	r1, [sp, #20]
 800b99c:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800b99e:	9916      	ldr	r1, [sp, #88]	; 0x58
 800b9a0:	e9cd e603 	strd	lr, r6, [sp, #12]
 800b9a4:	f000 ff76 	bl	800c894 <st_sssa8_ch_nn_mat_mult_nt_t>
 800b9a8:	2000      	movs	r0, #0
 800b9aa:	b00d      	add	sp, #52	; 0x34
 800b9ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b9b0:	42a5      	cmp	r5, r4
 800b9b2:	f846 cf04 	str.w	ip, [r6, #4]!
 800b9b6:	d1ce      	bne.n	800b956 <st_sssa8_ch_convolve_1x1+0x76>
 800b9b8:	e7db      	b.n	800b972 <st_sssa8_ch_convolve_1x1+0x92>
 800b9ba:	46f3      	mov	fp, lr
 800b9bc:	e7db      	b.n	800b976 <st_sssa8_ch_convolve_1x1+0x96>
 800b9be:	f06f 0002 	mvn.w	r0, #2
 800b9c2:	e7f2      	b.n	800b9aa <st_sssa8_ch_convolve_1x1+0xca>

0800b9c4 <st_sssa8_fully_connected>:
 800b9c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b9c8:	b095      	sub	sp, #84	; 0x54
 800b9ca:	4688      	mov	r8, r1
 800b9cc:	e9dd 451e 	ldrd	r4, r5, [sp, #120]	; 0x78
 800b9d0:	9311      	str	r3, [sp, #68]	; 0x44
 800b9d2:	f9b5 1000 	ldrsh.w	r1, [r5]
 800b9d6:	6823      	ldr	r3, [r4, #0]
 800b9d8:	2900      	cmp	r1, #0
 800b9da:	f99d 4084 	ldrsb.w	r4, [sp, #132]	; 0x84
 800b9de:	9309      	str	r3, [sp, #36]	; 0x24
 800b9e0:	9106      	str	r1, [sp, #24]
 800b9e2:	9204      	str	r2, [sp, #16]
 800b9e4:	f99d 3080 	ldrsb.w	r3, [sp, #128]	; 0x80
 800b9e8:	9407      	str	r4, [sp, #28]
 800b9ea:	dd07      	ble.n	800b9fc <st_sssa8_fully_connected+0x38>
 800b9ec:	4625      	mov	r5, r4
 800b9ee:	2201      	movs	r2, #1
 800b9f0:	460c      	mov	r4, r1
 800b9f2:	408d      	lsls	r5, r1
 800b9f4:	40a2      	lsls	r2, r4
 800b9f6:	eb05 0252 	add.w	r2, r5, r2, lsr #1
 800b9fa:	9207      	str	r2, [sp, #28]
 800b9fc:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800b9fe:	2a00      	cmp	r2, #0
 800ba00:	f000 81b2 	beq.w	800bd68 <st_sssa8_fully_connected+0x3a4>
 800ba04:	9911      	ldr	r1, [sp, #68]	; 0x44
 800ba06:	b29a      	uxth	r2, r3
 800ba08:	9d04      	ldr	r5, [sp, #16]
 800ba0a:	084c      	lsrs	r4, r1, #1
 800ba0c:	9300      	str	r3, [sp, #0]
 800ba0e:	9924      	ldr	r1, [sp, #144]	; 0x90
 800ba10:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 800ba14:	462a      	mov	r2, r5
 800ba16:	f001 fbc1 	bl	800d19c <st_int8_reordered_no_shift_zero>
 800ba1a:	2c00      	cmp	r4, #0
 800ba1c:	f000 8138 	beq.w	800bc90 <st_sssa8_fully_connected+0x2cc>
 800ba20:	1ee8      	subs	r0, r5, #3
 800ba22:	3c01      	subs	r4, #1
 800ba24:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800ba26:	f1a5 0310 	sub.w	r3, r5, #16
 800ba2a:	900e      	str	r0, [sp, #56]	; 0x38
 800ba2c:	1f29      	subs	r1, r5, #4
 800ba2e:	9822      	ldr	r0, [sp, #136]	; 0x88
 800ba30:	3210      	adds	r2, #16
 800ba32:	091b      	lsrs	r3, r3, #4
 800ba34:	9110      	str	r1, [sp, #64]	; 0x40
 800ba36:	3008      	adds	r0, #8
 800ba38:	3301      	adds	r3, #1
 800ba3a:	9005      	str	r0, [sp, #20]
 800ba3c:	b2a0      	uxth	r0, r4
 800ba3e:	9c23      	ldr	r4, [sp, #140]	; 0x8c
 800ba40:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800ba44:	9013      	str	r0, [sp, #76]	; 0x4c
 800ba46:	9408      	str	r4, [sp, #32]
 800ba48:	920d      	str	r2, [sp, #52]	; 0x34
 800ba4a:	9a06      	ldr	r2, [sp, #24]
 800ba4c:	f1c2 0201 	rsb	r2, r2, #1
 800ba50:	9212      	str	r2, [sp, #72]	; 0x48
 800ba52:	011a      	lsls	r2, r3, #4
 800ba54:	920a      	str	r2, [sp, #40]	; 0x28
 800ba56:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800ba58:	eb02 1343 	add.w	r3, r2, r3, lsl #5
 800ba5c:	930f      	str	r3, [sp, #60]	; 0x3c
 800ba5e:	9b05      	ldr	r3, [sp, #20]
 800ba60:	9a04      	ldr	r2, [sp, #16]
 800ba62:	f853 0c08 	ldr.w	r0, [r3, #-8]
 800ba66:	eb08 0702 	add.w	r7, r8, r2
 800ba6a:	2a0f      	cmp	r2, #15
 800ba6c:	f853 3c04 	ldr.w	r3, [r3, #-4]
 800ba70:	9703      	str	r7, [sp, #12]
 800ba72:	f340 8233 	ble.w	800bedc <st_sssa8_fully_connected+0x518>
 800ba76:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ba78:	9e24      	ldr	r6, [sp, #144]	; 0x90
 800ba7a:	eb08 0c02 	add.w	ip, r8, r2
 800ba7e:	f8d8 2000 	ldr.w	r2, [r8]
 800ba82:	683d      	ldr	r5, [r7, #0]
 800ba84:	ea4f 2132 	mov.w	r1, r2, ror #8
 800ba88:	6834      	ldr	r4, [r6, #0]
 800ba8a:	ea4f 2e35 	mov.w	lr, r5, ror #8
 800ba8e:	fa2f f181 	sxtb16	r1, r1
 800ba92:	fa2f f282 	sxtb16	r2, r2
 800ba96:	fa2f f585 	sxtb16	r5, r5
 800ba9a:	fa2f fe8e 	sxtb16	lr, lr
 800ba9e:	fb24 0002 	smlad	r0, r4, r2, r0
 800baa2:	fb24 3305 	smlad	r3, r4, r5, r3
 800baa6:	6872      	ldr	r2, [r6, #4]
 800baa8:	fb22 0001 	smlad	r0, r2, r1, r0
 800baac:	fb22 3e0e 	smlad	lr, r2, lr, r3
 800bab0:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800bab4:	687d      	ldr	r5, [r7, #4]
 800bab6:	ea4f 2331 	mov.w	r3, r1, ror #8
 800baba:	68b2      	ldr	r2, [r6, #8]
 800babc:	ea4f 2935 	mov.w	r9, r5, ror #8
 800bac0:	fa2f f383 	sxtb16	r3, r3
 800bac4:	fa2f f181 	sxtb16	r1, r1
 800bac8:	fa2f f585 	sxtb16	r5, r5
 800bacc:	fa2f f989 	sxtb16	r9, r9
 800bad0:	fb22 0101 	smlad	r1, r2, r1, r0
 800bad4:	fb22 e205 	smlad	r2, r2, r5, lr
 800bad8:	68f4      	ldr	r4, [r6, #12]
 800bada:	fb24 1103 	smlad	r1, r4, r3, r1
 800bade:	fb24 2209 	smlad	r2, r4, r9, r2
 800bae2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800bae6:	68bd      	ldr	r5, [r7, #8]
 800bae8:	ea4f 2033 	mov.w	r0, r3, ror #8
 800baec:	6934      	ldr	r4, [r6, #16]
 800baee:	ea4f 2e35 	mov.w	lr, r5, ror #8
 800baf2:	fa2f f080 	sxtb16	r0, r0
 800baf6:	fa2f f383 	sxtb16	r3, r3
 800bafa:	fa2f f585 	sxtb16	r5, r5
 800bafe:	fa2f fe8e 	sxtb16	lr, lr
 800bb02:	fb24 1303 	smlad	r3, r4, r3, r1
 800bb06:	fb24 2405 	smlad	r4, r4, r5, r2
 800bb0a:	6971      	ldr	r1, [r6, #20]
 800bb0c:	fb21 3300 	smlad	r3, r1, r0, r3
 800bb10:	fb21 4e0e 	smlad	lr, r1, lr, r4
 800bb14:	f8d8 200c 	ldr.w	r2, [r8, #12]
 800bb18:	3710      	adds	r7, #16
 800bb1a:	f857 4c04 	ldr.w	r4, [r7, #-4]
 800bb1e:	f108 0810 	add.w	r8, r8, #16
 800bb22:	ea4f 2032 	mov.w	r0, r2, ror #8
 800bb26:	69b1      	ldr	r1, [r6, #24]
 800bb28:	fa2f f580 	sxtb16	r5, r0
 800bb2c:	fa2f f082 	sxtb16	r0, r2
 800bb30:	ea4f 2234 	mov.w	r2, r4, ror #8
 800bb34:	fa2f f484 	sxtb16	r4, r4
 800bb38:	fa2f f282 	sxtb16	r2, r2
 800bb3c:	fb21 3000 	smlad	r0, r1, r0, r3
 800bb40:	fb21 e104 	smlad	r1, r1, r4, lr
 800bb44:	69f3      	ldr	r3, [r6, #28]
 800bb46:	3620      	adds	r6, #32
 800bb48:	fb23 0005 	smlad	r0, r3, r5, r0
 800bb4c:	fb23 1302 	smlad	r3, r3, r2, r1
 800bb50:	45e0      	cmp	r8, ip
 800bb52:	d194      	bne.n	800ba7e <st_sssa8_fully_connected+0xba>
 800bb54:	9903      	ldr	r1, [sp, #12]
 800bb56:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800bb58:	460c      	mov	r4, r1
 800bb5a:	f8dd a03c 	ldr.w	sl, [sp, #60]	; 0x3c
 800bb5e:	4696      	mov	lr, r2
 800bb60:	4414      	add	r4, r2
 800bb62:	9403      	str	r4, [sp, #12]
 800bb64:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800bb66:	4596      	cmp	lr, r2
 800bb68:	da35      	bge.n	800bbd6 <st_sssa8_fully_connected+0x212>
 800bb6a:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800bb6c:	4655      	mov	r5, sl
 800bb6e:	f8dd c00c 	ldr.w	ip, [sp, #12]
 800bb72:	eba2 020e 	sub.w	r2, r2, lr
 800bb76:	0892      	lsrs	r2, r2, #2
 800bb78:	920c      	str	r2, [sp, #48]	; 0x30
 800bb7a:	3201      	adds	r2, #1
 800bb7c:	ea4f 0b82 	mov.w	fp, r2, lsl #2
 800bb80:	920b      	str	r2, [sp, #44]	; 0x2c
 800bb82:	eb08 090b 	add.w	r9, r8, fp
 800bb86:	f858 7b04 	ldr.w	r7, [r8], #4
 800bb8a:	f85c 1b04 	ldr.w	r1, [ip], #4
 800bb8e:	ea4f 2637 	mov.w	r6, r7, ror #8
 800bb92:	682a      	ldr	r2, [r5, #0]
 800bb94:	ea4f 2431 	mov.w	r4, r1, ror #8
 800bb98:	fa2f f686 	sxtb16	r6, r6
 800bb9c:	fa2f f787 	sxtb16	r7, r7
 800bba0:	fa2f f181 	sxtb16	r1, r1
 800bba4:	fa2f f484 	sxtb16	r4, r4
 800bba8:	fb22 0007 	smlad	r0, r2, r7, r0
 800bbac:	fb22 3301 	smlad	r3, r2, r1, r3
 800bbb0:	686a      	ldr	r2, [r5, #4]
 800bbb2:	3508      	adds	r5, #8
 800bbb4:	fb22 0006 	smlad	r0, r2, r6, r0
 800bbb8:	fb22 3304 	smlad	r3, r2, r4, r3
 800bbbc:	45c8      	cmp	r8, r9
 800bbbe:	d1e2      	bne.n	800bb86 <st_sssa8_fully_connected+0x1c2>
 800bbc0:	9a03      	ldr	r2, [sp, #12]
 800bbc2:	f10e 0e04 	add.w	lr, lr, #4
 800bbc6:	445a      	add	r2, fp
 800bbc8:	9203      	str	r2, [sp, #12]
 800bbca:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800bbcc:	eb0a 0ac2 	add.w	sl, sl, r2, lsl #3
 800bbd0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800bbd2:	eb0e 0e82 	add.w	lr, lr, r2, lsl #2
 800bbd6:	9e04      	ldr	r6, [sp, #16]
 800bbd8:	45b6      	cmp	lr, r6
 800bbda:	da2d      	bge.n	800bc38 <st_sssa8_fully_connected+0x274>
 800bbdc:	f10e 0201 	add.w	r2, lr, #1
 800bbe0:	9c03      	ldr	r4, [sp, #12]
 800bbe2:	f9ba 1000 	ldrsh.w	r1, [sl]
 800bbe6:	f998 5000 	ldrsb.w	r5, [r8]
 800bbea:	42b2      	cmp	r2, r6
 800bbec:	f994 4000 	ldrsb.w	r4, [r4]
 800bbf0:	fb11 0005 	smlabb	r0, r1, r5, r0
 800bbf4:	fb11 3304 	smlabb	r3, r1, r4, r3
 800bbf8:	f280 80b3 	bge.w	800bd62 <st_sssa8_fully_connected+0x39e>
 800bbfc:	9903      	ldr	r1, [sp, #12]
 800bbfe:	f10e 0e02 	add.w	lr, lr, #2
 800bc02:	f9ba 2002 	ldrsh.w	r2, [sl, #2]
 800bc06:	f998 4001 	ldrsb.w	r4, [r8, #1]
 800bc0a:	f991 1001 	ldrsb.w	r1, [r1, #1]
 800bc0e:	fb12 0004 	smlabb	r0, r2, r4, r0
 800bc12:	fb12 3301 	smlabb	r3, r2, r1, r3
 800bc16:	9a04      	ldr	r2, [sp, #16]
 800bc18:	4596      	cmp	lr, r2
 800bc1a:	f280 8164 	bge.w	800bee6 <st_sssa8_fully_connected+0x522>
 800bc1e:	9903      	ldr	r1, [sp, #12]
 800bc20:	f108 0803 	add.w	r8, r8, #3
 800bc24:	f9ba 2004 	ldrsh.w	r2, [sl, #4]
 800bc28:	f991 4002 	ldrsb.w	r4, [r1, #2]
 800bc2c:	f918 1c01 	ldrsb.w	r1, [r8, #-1]
 800bc30:	fb12 3304 	smlabb	r3, r2, r4, r3
 800bc34:	fb12 0001 	smlabb	r0, r2, r1, r0
 800bc38:	9a08      	ldr	r2, [sp, #32]
 800bc3a:	9906      	ldr	r1, [sp, #24]
 800bc3c:	3202      	adds	r2, #2
 800bc3e:	2900      	cmp	r1, #0
 800bc40:	9208      	str	r2, [sp, #32]
 800bc42:	dd74      	ble.n	800bd2e <st_sssa8_fully_connected+0x36a>
 800bc44:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800bc46:	0040      	lsls	r0, r0, #1
 800bc48:	9e07      	ldr	r6, [sp, #28]
 800bc4a:	005b      	lsls	r3, r3, #1
 800bc4c:	fb50 6004 	smmla	r0, r0, r4, r6
 800bc50:	fb53 6304 	smmla	r3, r3, r4, r6
 800bc54:	4108      	asrs	r0, r1
 800bc56:	460c      	mov	r4, r1
 800bc58:	f300 0007 	ssat	r0, #8, r0
 800bc5c:	f802 0c02 	strb.w	r0, [r2, #-2]
 800bc60:	4123      	asrs	r3, r4
 800bc62:	f303 0307 	ssat	r3, #8, r3
 800bc66:	f802 3c01 	strb.w	r3, [r2, #-1]
 800bc6a:	9b05      	ldr	r3, [sp, #20]
 800bc6c:	9a04      	ldr	r2, [sp, #16]
 800bc6e:	3308      	adds	r3, #8
 800bc70:	4490      	add	r8, r2
 800bc72:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800bc74:	9305      	str	r3, [sp, #20]
 800bc76:	429a      	cmp	r2, r3
 800bc78:	f47f aef2 	bne.w	800ba60 <st_sssa8_fully_connected+0x9c>
 800bc7c:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 800bc7e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800bc80:	3401      	adds	r4, #1
 800bc82:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800bc86:	9322      	str	r3, [sp, #136]	; 0x88
 800bc88:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800bc8a:	eb03 0344 	add.w	r3, r3, r4, lsl #1
 800bc8e:	9323      	str	r3, [sp, #140]	; 0x8c
 800bc90:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800bc92:	07db      	lsls	r3, r3, #31
 800bc94:	d547      	bpl.n	800bd26 <st_sssa8_fully_connected+0x362>
 800bc96:	9a04      	ldr	r2, [sp, #16]
 800bc98:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800bc9a:	0892      	lsrs	r2, r2, #2
 800bc9c:	681b      	ldr	r3, [r3, #0]
 800bc9e:	d01a      	beq.n	800bcd6 <st_sssa8_fully_connected+0x312>
 800bca0:	1e54      	subs	r4, r2, #1
 800bca2:	9924      	ldr	r1, [sp, #144]	; 0x90
 800bca4:	b2a4      	uxth	r4, r4
 800bca6:	3401      	adds	r4, #1
 800bca8:	eb08 0584 	add.w	r5, r8, r4, lsl #2
 800bcac:	f858 2b04 	ldr.w	r2, [r8], #4
 800bcb0:	680e      	ldr	r6, [r1, #0]
 800bcb2:	ea4f 2032 	mov.w	r0, r2, ror #8
 800bcb6:	fa2f f282 	sxtb16	r2, r2
 800bcba:	fa2f f080 	sxtb16	r0, r0
 800bcbe:	fb26 3202 	smlad	r2, r6, r2, r3
 800bcc2:	684b      	ldr	r3, [r1, #4]
 800bcc4:	3108      	adds	r1, #8
 800bcc6:	fb23 2300 	smlad	r3, r3, r0, r2
 800bcca:	45a8      	cmp	r8, r5
 800bccc:	d1ee      	bne.n	800bcac <st_sssa8_fully_connected+0x2e8>
 800bcce:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800bcd0:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 800bcd4:	9224      	str	r2, [sp, #144]	; 0x90
 800bcd6:	9a04      	ldr	r2, [sp, #16]
 800bcd8:	f012 0203 	ands.w	r2, r2, #3
 800bcdc:	d015      	beq.n	800bd0a <st_sssa8_fully_connected+0x346>
 800bcde:	9824      	ldr	r0, [sp, #144]	; 0x90
 800bce0:	2a01      	cmp	r2, #1
 800bce2:	f998 1000 	ldrsb.w	r1, [r8]
 800bce6:	8800      	ldrh	r0, [r0, #0]
 800bce8:	fb10 3301 	smlabb	r3, r0, r1, r3
 800bcec:	d00d      	beq.n	800bd0a <st_sssa8_fully_connected+0x346>
 800bcee:	9824      	ldr	r0, [sp, #144]	; 0x90
 800bcf0:	2a02      	cmp	r2, #2
 800bcf2:	f998 1001 	ldrsb.w	r1, [r8, #1]
 800bcf6:	8840      	ldrh	r0, [r0, #2]
 800bcf8:	fb10 3301 	smlabb	r3, r0, r1, r3
 800bcfc:	d005      	beq.n	800bd0a <st_sssa8_fully_connected+0x346>
 800bcfe:	9924      	ldr	r1, [sp, #144]	; 0x90
 800bd00:	f998 2002 	ldrsb.w	r2, [r8, #2]
 800bd04:	8889      	ldrh	r1, [r1, #4]
 800bd06:	fb11 3302 	smlabb	r3, r1, r2, r3
 800bd0a:	9a06      	ldr	r2, [sp, #24]
 800bd0c:	2a00      	cmp	r2, #0
 800bd0e:	f340 80ed 	ble.w	800beec <st_sssa8_fully_connected+0x528>
 800bd12:	9909      	ldr	r1, [sp, #36]	; 0x24
 800bd14:	005b      	lsls	r3, r3, #1
 800bd16:	9807      	ldr	r0, [sp, #28]
 800bd18:	fb53 0301 	smmla	r3, r3, r1, r0
 800bd1c:	4113      	asrs	r3, r2
 800bd1e:	f303 0307 	ssat	r3, #8, r3
 800bd22:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800bd24:	7013      	strb	r3, [r2, #0]
 800bd26:	2000      	movs	r0, #0
 800bd28:	b015      	add	sp, #84	; 0x54
 800bd2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd2e:	9912      	ldr	r1, [sp, #72]	; 0x48
 800bd30:	fa00 f201 	lsl.w	r2, r0, r1
 800bd34:	f302 021f 	ssat	r2, #32, r2
 800bd38:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bd3a:	fb52 f210 	smmulr	r2, r2, r0
 800bd3e:	408b      	lsls	r3, r1
 800bd40:	f303 031f 	ssat	r3, #32, r3
 800bd44:	fb53 f310 	smmulr	r3, r3, r0
 800bd48:	9907      	ldr	r1, [sp, #28]
 800bd4a:	440a      	add	r2, r1
 800bd4c:	f302 0207 	ssat	r2, #8, r2
 800bd50:	9808      	ldr	r0, [sp, #32]
 800bd52:	440b      	add	r3, r1
 800bd54:	f800 2c02 	strb.w	r2, [r0, #-2]
 800bd58:	f303 0307 	ssat	r3, #8, r3
 800bd5c:	f800 3c01 	strb.w	r3, [r0, #-1]
 800bd60:	e783      	b.n	800bc6a <st_sssa8_fully_connected+0x2a6>
 800bd62:	f108 0801 	add.w	r8, r8, #1
 800bd66:	e767      	b.n	800bc38 <st_sssa8_fully_connected+0x274>
 800bd68:	425a      	negs	r2, r3
 800bd6a:	9911      	ldr	r1, [sp, #68]	; 0x44
 800bd6c:	b296      	uxth	r6, r2
 800bd6e:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
 800bd72:	2900      	cmp	r1, #0
 800bd74:	d0d7      	beq.n	800bd26 <st_sssa8_fully_connected+0x362>
 800bd76:	9c04      	ldr	r4, [sp, #16]
 800bd78:	fa0f fc83 	sxth.w	ip, r3
 800bd7c:	9b06      	ldr	r3, [sp, #24]
 800bd7e:	f1a4 0210 	sub.w	r2, r4, #16
 800bd82:	9d23      	ldr	r5, [sp, #140]	; 0x8c
 800bd84:	f1c3 0301 	rsb	r3, r3, #1
 800bd88:	46a1      	mov	r9, r4
 800bd8a:	4429      	add	r1, r5
 800bd8c:	f8dd a088 	ldr.w	sl, [sp, #136]	; 0x88
 800bd90:	9308      	str	r3, [sp, #32]
 800bd92:	f022 030f 	bic.w	r3, r2, #15
 800bd96:	f1b9 0f0f 	cmp.w	r9, #15
 800bd9a:	9103      	str	r1, [sp, #12]
 800bd9c:	f103 0310 	add.w	r3, r3, #16
 800bda0:	9004      	str	r0, [sp, #16]
 800bda2:	46ae      	mov	lr, r5
 800bda4:	eb00 0203 	add.w	r2, r0, r3
 800bda8:	469b      	mov	fp, r3
 800bdaa:	f85a 3b04 	ldr.w	r3, [sl], #4
 800bdae:	9205      	str	r2, [sp, #20]
 800bdb0:	f340 8083 	ble.w	800beba <st_sssa8_fully_connected+0x4f6>
 800bdb4:	eb08 070b 	add.w	r7, r8, fp
 800bdb8:	9d04      	ldr	r5, [sp, #16]
 800bdba:	f8d8 4000 	ldr.w	r4, [r8]
 800bdbe:	682a      	ldr	r2, [r5, #0]
 800bdc0:	ea4f 2034 	mov.w	r0, r4, ror #8
 800bdc4:	ea4f 2132 	mov.w	r1, r2, ror #8
 800bdc8:	fa2f f484 	sxtb16	r4, r4
 800bdcc:	fa2f f080 	sxtb16	r0, r0
 800bdd0:	fa26 f282 	sxtab16	r2, r6, r2
 800bdd4:	fa26 f181 	sxtab16	r1, r6, r1
 800bdd8:	fb22 3304 	smlad	r3, r2, r4, r3
 800bddc:	fb21 3200 	smlad	r2, r1, r0, r3
 800bde0:	f8d8 4004 	ldr.w	r4, [r8, #4]
 800bde4:	686b      	ldr	r3, [r5, #4]
 800bde6:	ea4f 2034 	mov.w	r0, r4, ror #8
 800bdea:	ea4f 2133 	mov.w	r1, r3, ror #8
 800bdee:	fa2f f484 	sxtb16	r4, r4
 800bdf2:	fa2f f080 	sxtb16	r0, r0
 800bdf6:	fa26 f383 	sxtab16	r3, r6, r3
 800bdfa:	fa26 f181 	sxtab16	r1, r6, r1
 800bdfe:	fb23 2204 	smlad	r2, r3, r4, r2
 800be02:	fb21 2300 	smlad	r3, r1, r0, r2
 800be06:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800be0a:	68a9      	ldr	r1, [r5, #8]
 800be0c:	ea4f 2034 	mov.w	r0, r4, ror #8
 800be10:	ea4f 2231 	mov.w	r2, r1, ror #8
 800be14:	fa2f f484 	sxtb16	r4, r4
 800be18:	fa2f f080 	sxtb16	r0, r0
 800be1c:	fa26 f181 	sxtab16	r1, r6, r1
 800be20:	fa26 f282 	sxtab16	r2, r6, r2
 800be24:	fb21 3304 	smlad	r3, r1, r4, r3
 800be28:	fb22 3100 	smlad	r1, r2, r0, r3
 800be2c:	f8d8 400c 	ldr.w	r4, [r8, #12]
 800be30:	3510      	adds	r5, #16
 800be32:	f855 3c04 	ldr.w	r3, [r5, #-4]
 800be36:	f108 0810 	add.w	r8, r8, #16
 800be3a:	ea4f 2034 	mov.w	r0, r4, ror #8
 800be3e:	ea4f 2233 	mov.w	r2, r3, ror #8
 800be42:	fa2f f484 	sxtb16	r4, r4
 800be46:	fa2f f080 	sxtb16	r0, r0
 800be4a:	fa26 f383 	sxtab16	r3, r6, r3
 800be4e:	fa26 f282 	sxtab16	r2, r6, r2
 800be52:	fb23 1304 	smlad	r3, r3, r4, r1
 800be56:	fb22 3300 	smlad	r3, r2, r0, r3
 800be5a:	45b8      	cmp	r8, r7
 800be5c:	d1ad      	bne.n	800bdba <st_sssa8_fully_connected+0x3f6>
 800be5e:	9805      	ldr	r0, [sp, #20]
 800be60:	465d      	mov	r5, fp
 800be62:	454d      	cmp	r5, r9
 800be64:	da10      	bge.n	800be88 <st_sssa8_fully_connected+0x4c4>
 800be66:	eba9 0505 	sub.w	r5, r9, r5
 800be6a:	4644      	mov	r4, r8
 800be6c:	4445      	add	r5, r8
 800be6e:	7822      	ldrb	r2, [r4, #0]
 800be70:	f108 0801 	add.w	r8, r8, #1
 800be74:	f910 1b01 	ldrsb.w	r1, [r0], #1
 800be78:	b252      	sxtb	r2, r2
 800be7a:	45a8      	cmp	r8, r5
 800be7c:	eba1 010c 	sub.w	r1, r1, ip
 800be80:	4644      	mov	r4, r8
 800be82:	fb11 3302 	smlabb	r3, r1, r2, r3
 800be86:	d1f2      	bne.n	800be6e <st_sssa8_fully_connected+0x4aa>
 800be88:	9a06      	ldr	r2, [sp, #24]
 800be8a:	f10e 0e01 	add.w	lr, lr, #1
 800be8e:	2a00      	cmp	r2, #0
 800be90:	dd16      	ble.n	800bec0 <st_sssa8_fully_connected+0x4fc>
 800be92:	9909      	ldr	r1, [sp, #36]	; 0x24
 800be94:	005b      	lsls	r3, r3, #1
 800be96:	9807      	ldr	r0, [sp, #28]
 800be98:	fb53 0301 	smmla	r3, r3, r1, r0
 800be9c:	4113      	asrs	r3, r2
 800be9e:	f303 0307 	ssat	r3, #8, r3
 800bea2:	f80e 3c01 	strb.w	r3, [lr, #-1]
 800bea6:	9b03      	ldr	r3, [sp, #12]
 800bea8:	4573      	cmp	r3, lr
 800beaa:	f43f af3c 	beq.w	800bd26 <st_sssa8_fully_connected+0x362>
 800beae:	f1b9 0f0f 	cmp.w	r9, #15
 800beb2:	f85a 3b04 	ldr.w	r3, [sl], #4
 800beb6:	f73f af7d 	bgt.w	800bdb4 <st_sssa8_fully_connected+0x3f0>
 800beba:	9804      	ldr	r0, [sp, #16]
 800bebc:	2500      	movs	r5, #0
 800bebe:	e7d0      	b.n	800be62 <st_sssa8_fully_connected+0x49e>
 800bec0:	9a08      	ldr	r2, [sp, #32]
 800bec2:	4093      	lsls	r3, r2
 800bec4:	f303 031f 	ssat	r3, #32, r3
 800bec8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800beca:	fb53 f312 	smmulr	r3, r3, r2
 800bece:	9a07      	ldr	r2, [sp, #28]
 800bed0:	4413      	add	r3, r2
 800bed2:	f303 0307 	ssat	r3, #8, r3
 800bed6:	f80e 3c01 	strb.w	r3, [lr, #-1]
 800beda:	e7e4      	b.n	800bea6 <st_sssa8_fully_connected+0x4e2>
 800bedc:	f8dd a090 	ldr.w	sl, [sp, #144]	; 0x90
 800bee0:	f04f 0e00 	mov.w	lr, #0
 800bee4:	e63e      	b.n	800bb64 <st_sssa8_fully_connected+0x1a0>
 800bee6:	f108 0802 	add.w	r8, r8, #2
 800beea:	e6a5      	b.n	800bc38 <st_sssa8_fully_connected+0x274>
 800beec:	f1c2 0201 	rsb	r2, r2, #1
 800bef0:	4093      	lsls	r3, r2
 800bef2:	f303 031f 	ssat	r3, #32, r3
 800bef6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bef8:	fb53 f312 	smmulr	r3, r3, r2
 800befc:	9a07      	ldr	r2, [sp, #28]
 800befe:	441a      	add	r2, r3
 800bf00:	f302 0307 	ssat	r3, #8, r2
 800bf04:	2000      	movs	r0, #0
 800bf06:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800bf08:	7013      	strb	r3, [r2, #0]
 800bf0a:	b015      	add	sp, #84	; 0x54
 800bf0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800bf10 <ai_padding_opt_init>:
 800bf10:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800bf14:	2600      	movs	r6, #0
 800bf16:	f8dd c01c 	ldr.w	ip, [sp, #28]
 800bf1a:	e9c0 6600 	strd	r6, r6, [r0]
 800bf1e:	6086      	str	r6, [r0, #8]
 800bf20:	689d      	ldr	r5, [r3, #8]
 800bf22:	690c      	ldr	r4, [r1, #16]
 800bf24:	42b5      	cmp	r5, r6
 800bf26:	dd21      	ble.n	800bf6c <ai_padding_opt_init+0x5c>
 800bf28:	4264      	negs	r4, r4
 800bf2a:	46b0      	mov	r8, r6
 800bf2c:	46b6      	mov	lr, r6
 800bf2e:	46b1      	mov	r9, r6
 800bf30:	4637      	mov	r7, r6
 800bf32:	e00f      	b.n	800bf54 <ai_padding_opt_init+0x44>
 800bf34:	6895      	ldr	r5, [r2, #8]
 800bf36:	f8dc 6008 	ldr.w	r6, [ip, #8]
 800bf3a:	1b2d      	subs	r5, r5, r4
 800bf3c:	42b5      	cmp	r5, r6
 800bf3e:	da10      	bge.n	800bf62 <ai_padding_opt_init+0x52>
 800bf40:	f10e 0e01 	add.w	lr, lr, #1
 800bf44:	f8c0 e008 	str.w	lr, [r0, #8]
 800bf48:	3701      	adds	r7, #1
 800bf4a:	689d      	ldr	r5, [r3, #8]
 800bf4c:	688e      	ldr	r6, [r1, #8]
 800bf4e:	42bd      	cmp	r5, r7
 800bf50:	4434      	add	r4, r6
 800bf52:	dd0e      	ble.n	800bf72 <ai_padding_opt_init+0x62>
 800bf54:	2c00      	cmp	r4, #0
 800bf56:	daed      	bge.n	800bf34 <ai_padding_opt_init+0x24>
 800bf58:	f109 0901 	add.w	r9, r9, #1
 800bf5c:	f8c0 9000 	str.w	r9, [r0]
 800bf60:	e7f2      	b.n	800bf48 <ai_padding_opt_init+0x38>
 800bf62:	f108 0801 	add.w	r8, r8, #1
 800bf66:	f8c0 8004 	str.w	r8, [r0, #4]
 800bf6a:	e7ed      	b.n	800bf48 <ai_padding_opt_init+0x38>
 800bf6c:	46b6      	mov	lr, r6
 800bf6e:	46b0      	mov	r8, r6
 800bf70:	46b1      	mov	r9, r6
 800bf72:	2500      	movs	r5, #0
 800bf74:	e9c0 9803 	strd	r9, r8, [r0, #12]
 800bf78:	e9c0 e505 	strd	lr, r5, [r0, #20]
 800bf7c:	e9c0 5507 	strd	r5, r5, [r0, #28]
 800bf80:	685e      	ldr	r6, [r3, #4]
 800bf82:	694c      	ldr	r4, [r1, #20]
 800bf84:	42ae      	cmp	r6, r5
 800bf86:	f1c4 0400 	rsb	r4, r4, #0
 800bf8a:	dc0f      	bgt.n	800bfac <ai_padding_opt_init+0x9c>
 800bf8c:	e018      	b.n	800bfc0 <ai_padding_opt_init+0xb0>
 800bf8e:	6856      	ldr	r6, [r2, #4]
 800bf90:	f8dc 7004 	ldr.w	r7, [ip, #4]
 800bf94:	1b36      	subs	r6, r6, r4
 800bf96:	42be      	cmp	r6, r7
 800bf98:	da0e      	bge.n	800bfb8 <ai_padding_opt_init+0xa8>
 800bf9a:	6a06      	ldr	r6, [r0, #32]
 800bf9c:	3601      	adds	r6, #1
 800bf9e:	6206      	str	r6, [r0, #32]
 800bfa0:	3501      	adds	r5, #1
 800bfa2:	685e      	ldr	r6, [r3, #4]
 800bfa4:	68cf      	ldr	r7, [r1, #12]
 800bfa6:	42ae      	cmp	r6, r5
 800bfa8:	443c      	add	r4, r7
 800bfaa:	dd09      	ble.n	800bfc0 <ai_padding_opt_init+0xb0>
 800bfac:	2c00      	cmp	r4, #0
 800bfae:	daee      	bge.n	800bf8e <ai_padding_opt_init+0x7e>
 800bfb0:	6986      	ldr	r6, [r0, #24]
 800bfb2:	3601      	adds	r6, #1
 800bfb4:	6186      	str	r6, [r0, #24]
 800bfb6:	e7f3      	b.n	800bfa0 <ai_padding_opt_init+0x90>
 800bfb8:	69c6      	ldr	r6, [r0, #28]
 800bfba:	3601      	adds	r6, #1
 800bfbc:	61c6      	str	r6, [r0, #28]
 800bfbe:	e7ef      	b.n	800bfa0 <ai_padding_opt_init+0x90>
 800bfc0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800bfc4 <ai_padding_opt_phase1>:
 800bfc4:	e9d0 2306 	ldrd	r2, r3, [r0, #24]
 800bfc8:	b932      	cbnz	r2, 800bfd8 <ai_padding_opt_phase1+0x14>
 800bfca:	b993      	cbnz	r3, 800bff2 <ai_padding_opt_phase1+0x2e>
 800bfcc:	6a03      	ldr	r3, [r0, #32]
 800bfce:	2201      	movs	r2, #1
 800bfd0:	3b01      	subs	r3, #1
 800bfd2:	8482      	strh	r2, [r0, #36]	; 0x24
 800bfd4:	6203      	str	r3, [r0, #32]
 800bfd6:	e005      	b.n	800bfe4 <ai_padding_opt_phase1+0x20>
 800bfd8:	2b00      	cmp	r3, #0
 800bfda:	d0f7      	beq.n	800bfcc <ai_padding_opt_phase1+0x8>
 800bfdc:	3b01      	subs	r3, #1
 800bfde:	2201      	movs	r2, #1
 800bfe0:	61c3      	str	r3, [r0, #28]
 800bfe2:	8482      	strh	r2, [r0, #36]	; 0x24
 800bfe4:	6943      	ldr	r3, [r0, #20]
 800bfe6:	e9d0 1203 	ldrd	r1, r2, [r0, #12]
 800bfea:	6083      	str	r3, [r0, #8]
 800bfec:	e9c0 1200 	strd	r1, r2, [r0]
 800bff0:	4770      	bx	lr
 800bff2:	3b01      	subs	r3, #1
 800bff4:	8482      	strh	r2, [r0, #36]	; 0x24
 800bff6:	61c3      	str	r3, [r0, #28]
 800bff8:	e7f4      	b.n	800bfe4 <ai_padding_opt_phase1+0x20>
 800bffa:	bf00      	nop

0800bffc <st_uint8_fill>:
 800bffc:	0403      	lsls	r3, r0, #16
 800bffe:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 800c002:	b410      	push	{r4}
 800c004:	4303      	orrs	r3, r0
 800c006:	0894      	lsrs	r4, r2, #2
 800c008:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 800c00c:	d011      	beq.n	800c032 <st_uint8_fill+0x36>
 800c00e:	eb01 0484 	add.w	r4, r1, r4, lsl #2
 800c012:	f841 3b04 	str.w	r3, [r1], #4
 800c016:	42a1      	cmp	r1, r4
 800c018:	d1fb      	bne.n	800c012 <st_uint8_fill+0x16>
 800c01a:	f012 0203 	ands.w	r2, r2, #3
 800c01e:	d005      	beq.n	800c02c <st_uint8_fill+0x30>
 800c020:	4601      	mov	r1, r0
 800c022:	4620      	mov	r0, r4
 800c024:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c028:	f001 bb4a 	b.w	800d6c0 <memset>
 800c02c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c030:	4770      	bx	lr
 800c032:	460c      	mov	r4, r1
 800c034:	e7f1      	b.n	800c01a <st_uint8_fill+0x1e>
 800c036:	bf00      	nop

0800c038 <st_sssa8_ch_nn_mat_mult_kernel>:
 800c038:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c03c:	b09f      	sub	sp, #124	; 0x7c
 800c03e:	460f      	mov	r7, r1
 800c040:	9004      	str	r0, [sp, #16]
 800c042:	982c      	ldr	r0, [sp, #176]	; 0xb0
 800c044:	9113      	str	r1, [sp, #76]	; 0x4c
 800c046:	0859      	lsrs	r1, r3, #1
 800c048:	eb00 0503 	add.w	r5, r0, r3
 800c04c:	f8bd 00a0 	ldrh.w	r0, [sp, #160]	; 0xa0
 800c050:	931c      	str	r3, [sp, #112]	; 0x70
 800c052:	921a      	str	r2, [sp, #104]	; 0x68
 800c054:	951b      	str	r5, [sp, #108]	; 0x6c
 800c056:	900d      	str	r0, [sp, #52]	; 0x34
 800c058:	f000 8272 	beq.w	800c540 <st_sssa8_ch_nn_mat_mult_kernel+0x508>
 800c05c:	4614      	mov	r4, r2
 800c05e:	3901      	subs	r1, #1
 800c060:	f1a0 0210 	sub.w	r2, r0, #16
 800c064:	eb07 0640 	add.w	r6, r7, r0, lsl #1
 800c068:	4623      	mov	r3, r4
 800c06a:	1ec4      	subs	r4, r0, #3
 800c06c:	0912      	lsrs	r2, r2, #4
 800c06e:	f8df b6dc 	ldr.w	fp, [pc, #1756]	; 800c74c <st_sssa8_ch_nn_mat_mult_kernel+0x714>
 800c072:	3310      	adds	r3, #16
 800c074:	9415      	str	r4, [sp, #84]	; 0x54
 800c076:	b28c      	uxth	r4, r1
 800c078:	3201      	adds	r2, #1
 800c07a:	991a      	ldr	r1, [sp, #104]	; 0x68
 800c07c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c080:	9616      	str	r6, [sp, #88]	; 0x58
 800c082:	3108      	adds	r1, #8
 800c084:	941d      	str	r4, [sp, #116]	; 0x74
 800c086:	9314      	str	r3, [sp, #80]	; 0x50
 800c088:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 800c08a:	910e      	str	r1, [sp, #56]	; 0x38
 800c08c:	3308      	adds	r3, #8
 800c08e:	9929      	ldr	r1, [sp, #164]	; 0xa4
 800c090:	930a      	str	r3, [sp, #40]	; 0x28
 800c092:	0153      	lsls	r3, r2, #5
 800c094:	0112      	lsls	r2, r2, #4
 800c096:	3104      	adds	r1, #4
 800c098:	920f      	str	r2, [sp, #60]	; 0x3c
 800c09a:	9a2b      	ldr	r2, [sp, #172]	; 0xac
 800c09c:	910b      	str	r1, [sp, #44]	; 0x2c
 800c09e:	3208      	adds	r2, #8
 800c0a0:	992c      	ldr	r1, [sp, #176]	; 0xb0
 800c0a2:	9208      	str	r2, [sp, #32]
 800c0a4:	18f2      	adds	r2, r6, r3
 800c0a6:	18fb      	adds	r3, r7, r3
 800c0a8:	3102      	adds	r1, #2
 800c0aa:	9218      	str	r2, [sp, #96]	; 0x60
 800c0ac:	9317      	str	r3, [sp, #92]	; 0x5c
 800c0ae:	1cab      	adds	r3, r5, #2
 800c0b0:	9109      	str	r1, [sp, #36]	; 0x24
 800c0b2:	930c      	str	r3, [sp, #48]	; 0x30
 800c0b4:	1f03      	subs	r3, r0, #4
 800c0b6:	9319      	str	r3, [sp, #100]	; 0x64
 800c0b8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c0ba:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c0bc:	9c04      	ldr	r4, [sp, #16]
 800c0be:	2b0f      	cmp	r3, #15
 800c0c0:	f852 1c08 	ldr.w	r1, [r2, #-8]
 800c0c4:	eb04 0003 	add.w	r0, r4, r3
 800c0c8:	f852 7c04 	ldr.w	r7, [r2, #-4]
 800c0cc:	9103      	str	r1, [sp, #12]
 800c0ce:	9000      	str	r0, [sp, #0]
 800c0d0:	f340 830b 	ble.w	800c6ea <st_sssa8_ch_nn_mat_mult_kernel+0x6b2>
 800c0d4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c0d6:	463e      	mov	r6, r7
 800c0d8:	f8dd c058 	ldr.w	ip, [sp, #88]	; 0x58
 800c0dc:	468a      	mov	sl, r1
 800c0de:	18c3      	adds	r3, r0, r3
 800c0e0:	9402      	str	r4, [sp, #8]
 800c0e2:	9305      	str	r3, [sp, #20]
 800c0e4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800c0e6:	9301      	str	r3, [sp, #4]
 800c0e8:	9b02      	ldr	r3, [sp, #8]
 800c0ea:	9800      	ldr	r0, [sp, #0]
 800c0ec:	6819      	ldr	r1, [r3, #0]
 800c0ee:	f8d0 9000 	ldr.w	r9, [r0]
 800c0f2:	9b01      	ldr	r3, [sp, #4]
 800c0f4:	ea4f 2831 	mov.w	r8, r1, ror #8
 800c0f8:	ea4f 2039 	mov.w	r0, r9, ror #8
 800c0fc:	fa2f f288 	sxtb16	r2, r8
 800c100:	f8d3 e000 	ldr.w	lr, [r3]
 800c104:	ea02 050b 	and.w	r5, r2, fp
 800c108:	fa2f f181 	sxtb16	r1, r1
 800c10c:	fa2f f989 	sxtb16	r9, r9
 800c110:	fa1f f881 	uxth.w	r8, r1
 800c114:	fa1f f389 	uxth.w	r3, r9
 800c118:	fa2f f080 	sxtb16	r0, r0
 800c11c:	ea00 040b 	and.w	r4, r0, fp
 800c120:	ea48 4802 	orr.w	r8, r8, r2, lsl #16
 800c124:	ea45 4111 	orr.w	r1, r5, r1, lsr #16
 800c128:	f8dc 2000 	ldr.w	r2, [ip]
 800c12c:	ea44 4919 	orr.w	r9, r4, r9, lsr #16
 800c130:	9c03      	ldr	r4, [sp, #12]
 800c132:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800c136:	fb28 430e 	smlad	r3, r8, lr, r4
 800c13a:	fb28 a502 	smlad	r5, r8, r2, sl
 800c13e:	fb20 770e 	smlad	r7, r0, lr, r7
 800c142:	fb20 6402 	smlad	r4, r0, r2, r6
 800c146:	9a01      	ldr	r2, [sp, #4]
 800c148:	f8dc 8004 	ldr.w	r8, [ip, #4]
 800c14c:	f8d2 e004 	ldr.w	lr, [r2, #4]
 800c150:	fb21 330e 	smlad	r3, r1, lr, r3
 800c154:	fb21 5508 	smlad	r5, r1, r8, r5
 800c158:	fb29 770e 	smlad	r7, r9, lr, r7
 800c15c:	fb29 4408 	smlad	r4, r9, r8, r4
 800c160:	9902      	ldr	r1, [sp, #8]
 800c162:	9e00      	ldr	r6, [sp, #0]
 800c164:	6848      	ldr	r0, [r1, #4]
 800c166:	6876      	ldr	r6, [r6, #4]
 800c168:	ea4f 2130 	mov.w	r1, r0, ror #8
 800c16c:	f8d2 e008 	ldr.w	lr, [r2, #8]
 800c170:	fa2f f981 	sxtb16	r9, r1
 800c174:	ea09 0a0b 	and.w	sl, r9, fp
 800c178:	ea4f 2836 	mov.w	r8, r6, ror #8
 800c17c:	fa2f f080 	sxtb16	r0, r0
 800c180:	fa2f f888 	sxtb16	r8, r8
 800c184:	b281      	uxth	r1, r0
 800c186:	fa2f f686 	sxtb16	r6, r6
 800c18a:	ea4a 4010 	orr.w	r0, sl, r0, lsr #16
 800c18e:	ea08 0a0b 	and.w	sl, r8, fp
 800c192:	b2b2      	uxth	r2, r6
 800c194:	ea41 4109 	orr.w	r1, r1, r9, lsl #16
 800c198:	f8dc 9008 	ldr.w	r9, [ip, #8]
 800c19c:	ea4a 4616 	orr.w	r6, sl, r6, lsr #16
 800c1a0:	ea42 4208 	orr.w	r2, r2, r8, lsl #16
 800c1a4:	fb21 330e 	smlad	r3, r1, lr, r3
 800c1a8:	fb21 5509 	smlad	r5, r1, r9, r5
 800c1ac:	fb22 7e0e 	smlad	lr, r2, lr, r7
 800c1b0:	fb22 4209 	smlad	r2, r2, r9, r4
 800c1b4:	9901      	ldr	r1, [sp, #4]
 800c1b6:	f8dc 400c 	ldr.w	r4, [ip, #12]
 800c1ba:	68cf      	ldr	r7, [r1, #12]
 800c1bc:	fb20 3307 	smlad	r3, r0, r7, r3
 800c1c0:	fb20 5504 	smlad	r5, r0, r4, r5
 800c1c4:	fb26 ee07 	smlad	lr, r6, r7, lr
 800c1c8:	fb26 2404 	smlad	r4, r6, r4, r2
 800c1cc:	9802      	ldr	r0, [sp, #8]
 800c1ce:	9f00      	ldr	r7, [sp, #0]
 800c1d0:	6882      	ldr	r2, [r0, #8]
 800c1d2:	68be      	ldr	r6, [r7, #8]
 800c1d4:	ea4f 2032 	mov.w	r0, r2, ror #8
 800c1d8:	690f      	ldr	r7, [r1, #16]
 800c1da:	fa2f fa80 	sxtb16	sl, r0
 800c1de:	ea0a 090b 	and.w	r9, sl, fp
 800c1e2:	ea4f 2836 	mov.w	r8, r6, ror #8
 800c1e6:	fa2f f282 	sxtb16	r2, r2
 800c1ea:	fa2f f888 	sxtb16	r8, r8
 800c1ee:	b290      	uxth	r0, r2
 800c1f0:	fa2f f686 	sxtb16	r6, r6
 800c1f4:	ea49 4212 	orr.w	r2, r9, r2, lsr #16
 800c1f8:	ea08 090b 	and.w	r9, r8, fp
 800c1fc:	b2b1      	uxth	r1, r6
 800c1fe:	ea40 400a 	orr.w	r0, r0, sl, lsl #16
 800c202:	f8dc a010 	ldr.w	sl, [ip, #16]
 800c206:	ea49 4616 	orr.w	r6, r9, r6, lsr #16
 800c20a:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 800c20e:	fb20 3307 	smlad	r3, r0, r7, r3
 800c212:	fb20 500a 	smlad	r0, r0, sl, r5
 800c216:	fb21 e707 	smlad	r7, r1, r7, lr
 800c21a:	fb21 410a 	smlad	r1, r1, sl, r4
 800c21e:	9c01      	ldr	r4, [sp, #4]
 800c220:	f8dc 5014 	ldr.w	r5, [ip, #20]
 800c224:	f8d4 9014 	ldr.w	r9, [r4, #20]
 800c228:	fb22 3309 	smlad	r3, r2, r9, r3
 800c22c:	fb22 0005 	smlad	r0, r2, r5, r0
 800c230:	fb26 7909 	smlad	r9, r6, r9, r7
 800c234:	fb26 1605 	smlad	r6, r6, r5, r1
 800c238:	9a02      	ldr	r2, [sp, #8]
 800c23a:	9f01      	ldr	r7, [sp, #4]
 800c23c:	68d5      	ldr	r5, [r2, #12]
 800c23e:	3210      	adds	r2, #16
 800c240:	69bf      	ldr	r7, [r7, #24]
 800c242:	9202      	str	r2, [sp, #8]
 800c244:	9a00      	ldr	r2, [sp, #0]
 800c246:	68d4      	ldr	r4, [r2, #12]
 800c248:	3210      	adds	r2, #16
 800c24a:	9200      	str	r2, [sp, #0]
 800c24c:	ea4f 2235 	mov.w	r2, r5, ror #8
 800c250:	fa2f fa82 	sxtb16	sl, r2
 800c254:	ea0a 0e0b 	and.w	lr, sl, fp
 800c258:	ea4f 2834 	mov.w	r8, r4, ror #8
 800c25c:	fa2f f585 	sxtb16	r5, r5
 800c260:	fa2f f888 	sxtb16	r8, r8
 800c264:	b2aa      	uxth	r2, r5
 800c266:	fa2f f484 	sxtb16	r4, r4
 800c26a:	ea4e 4515 	orr.w	r5, lr, r5, lsr #16
 800c26e:	ea08 0e0b 	and.w	lr, r8, fp
 800c272:	b2a1      	uxth	r1, r4
 800c274:	ea42 420a 	orr.w	r2, r2, sl, lsl #16
 800c278:	f8dc a018 	ldr.w	sl, [ip, #24]
 800c27c:	ea4e 4414 	orr.w	r4, lr, r4, lsr #16
 800c280:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 800c284:	fb22 3307 	smlad	r3, r2, r7, r3
 800c288:	fb22 020a 	smlad	r2, r2, sl, r0
 800c28c:	fb21 9707 	smlad	r7, r1, r7, r9
 800c290:	fb21 660a 	smlad	r6, r1, sl, r6
 800c294:	9901      	ldr	r1, [sp, #4]
 800c296:	f10c 0c20 	add.w	ip, ip, #32
 800c29a:	f85c ec04 	ldr.w	lr, [ip, #-4]
 800c29e:	f8d1 901c 	ldr.w	r9, [r1, #28]
 800c2a2:	3120      	adds	r1, #32
 800c2a4:	9101      	str	r1, [sp, #4]
 800c2a6:	fb25 3309 	smlad	r3, r5, r9, r3
 800c2aa:	9303      	str	r3, [sp, #12]
 800c2ac:	fb25 2a0e 	smlad	sl, r5, lr, r2
 800c2b0:	fb24 7709 	smlad	r7, r4, r9, r7
 800c2b4:	fb24 660e 	smlad	r6, r4, lr, r6
 800c2b8:	9a00      	ldr	r2, [sp, #0]
 800c2ba:	9b05      	ldr	r3, [sp, #20]
 800c2bc:	429a      	cmp	r2, r3
 800c2be:	f47f af13 	bne.w	800c0e8 <st_sssa8_ch_nn_mat_mult_kernel+0xb0>
 800c2c2:	9a04      	ldr	r2, [sp, #16]
 800c2c4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c2c6:	4611      	mov	r1, r2
 800c2c8:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800c2ca:	9307      	str	r3, [sp, #28]
 800c2cc:	4419      	add	r1, r3
 800c2ce:	9206      	str	r2, [sp, #24]
 800c2d0:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800c2d2:	9104      	str	r1, [sp, #16]
 800c2d4:	9205      	str	r2, [sp, #20]
 800c2d6:	9915      	ldr	r1, [sp, #84]	; 0x54
 800c2d8:	428b      	cmp	r3, r1
 800c2da:	da64      	bge.n	800c3a6 <st_sssa8_ch_nn_mat_mult_kernel+0x36e>
 800c2dc:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800c2de:	1ad3      	subs	r3, r2, r3
 800c2e0:	9a04      	ldr	r2, [sp, #16]
 800c2e2:	089b      	lsrs	r3, r3, #2
 800c2e4:	9201      	str	r2, [sp, #4]
 800c2e6:	9a00      	ldr	r2, [sp, #0]
 800c2e8:	9312      	str	r3, [sp, #72]	; 0x48
 800c2ea:	3301      	adds	r3, #1
 800c2ec:	9311      	str	r3, [sp, #68]	; 0x44
 800c2ee:	009b      	lsls	r3, r3, #2
 800c2f0:	e9dd 9005 	ldrd	r9, r0, [sp, #20]
 800c2f4:	9310      	str	r3, [sp, #64]	; 0x40
 800c2f6:	18d3      	adds	r3, r2, r3
 800c2f8:	9302      	str	r3, [sp, #8]
 800c2fa:	9b01      	ldr	r3, [sp, #4]
 800c2fc:	f8d9 8000 	ldr.w	r8, [r9]
 800c300:	f853 4b04 	ldr.w	r4, [r3], #4
 800c304:	fa2f f184 	sxtb16	r1, r4
 800c308:	9301      	str	r3, [sp, #4]
 800c30a:	ea4f 2534 	mov.w	r5, r4, ror #8
 800c30e:	9b00      	ldr	r3, [sp, #0]
 800c310:	fa1f fe81 	uxth.w	lr, r1
 800c314:	fa2f f585 	sxtb16	r5, r5
 800c318:	f853 2b04 	ldr.w	r2, [r3], #4
 800c31c:	ea05 040b 	and.w	r4, r5, fp
 800c320:	ea4e 4505 	orr.w	r5, lr, r5, lsl #16
 800c324:	f8d0 e000 	ldr.w	lr, [r0]
 800c328:	9300      	str	r3, [sp, #0]
 800c32a:	ea4f 2c32 	mov.w	ip, r2, ror #8
 800c32e:	ea44 4411 	orr.w	r4, r4, r1, lsr #16
 800c332:	fa2f fc8c 	sxtb16	ip, ip
 800c336:	fa2f f282 	sxtb16	r2, r2
 800c33a:	ea0c 010b 	and.w	r1, ip, fp
 800c33e:	b293      	uxth	r3, r2
 800c340:	ea41 4212 	orr.w	r2, r1, r2, lsr #16
 800c344:	9903      	ldr	r1, [sp, #12]
 800c346:	ea43 430c 	orr.w	r3, r3, ip, lsl #16
 800c34a:	fb25 1108 	smlad	r1, r5, r8, r1
 800c34e:	fb25 aa0e 	smlad	sl, r5, lr, sl
 800c352:	fb23 7708 	smlad	r7, r3, r8, r7
 800c356:	fb23 630e 	smlad	r3, r3, lr, r6
 800c35a:	f8d9 5004 	ldr.w	r5, [r9, #4]
 800c35e:	3008      	adds	r0, #8
 800c360:	f850 6c04 	ldr.w	r6, [r0, #-4]
 800c364:	f109 0908 	add.w	r9, r9, #8
 800c368:	fb24 1105 	smlad	r1, r4, r5, r1
 800c36c:	9103      	str	r1, [sp, #12]
 800c36e:	fb24 aa06 	smlad	sl, r4, r6, sl
 800c372:	fb22 7705 	smlad	r7, r2, r5, r7
 800c376:	fb22 3606 	smlad	r6, r2, r6, r3
 800c37a:	9a02      	ldr	r2, [sp, #8]
 800c37c:	9b00      	ldr	r3, [sp, #0]
 800c37e:	429a      	cmp	r2, r3
 800c380:	d1bb      	bne.n	800c2fa <st_sssa8_ch_nn_mat_mult_kernel+0x2c2>
 800c382:	9904      	ldr	r1, [sp, #16]
 800c384:	9810      	ldr	r0, [sp, #64]	; 0x40
 800c386:	9a07      	ldr	r2, [sp, #28]
 800c388:	4401      	add	r1, r0
 800c38a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c38c:	3204      	adds	r2, #4
 800c38e:	9104      	str	r1, [sp, #16]
 800c390:	00db      	lsls	r3, r3, #3
 800c392:	9912      	ldr	r1, [sp, #72]	; 0x48
 800c394:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 800c398:	9207      	str	r2, [sp, #28]
 800c39a:	9a06      	ldr	r2, [sp, #24]
 800c39c:	441a      	add	r2, r3
 800c39e:	9206      	str	r2, [sp, #24]
 800c3a0:	9a05      	ldr	r2, [sp, #20]
 800c3a2:	441a      	add	r2, r3
 800c3a4:	9205      	str	r2, [sp, #20]
 800c3a6:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800c3a8:	9a07      	ldr	r2, [sp, #28]
 800c3aa:	4295      	cmp	r5, r2
 800c3ac:	dd4e      	ble.n	800c44c <st_sssa8_ch_nn_mat_mult_kernel+0x414>
 800c3ae:	f102 0c01 	add.w	ip, r2, #1
 800c3b2:	9a05      	ldr	r2, [sp, #20]
 800c3b4:	9b04      	ldr	r3, [sp, #16]
 800c3b6:	f9b2 0000 	ldrsh.w	r0, [r2]
 800c3ba:	4565      	cmp	r5, ip
 800c3bc:	9a06      	ldr	r2, [sp, #24]
 800c3be:	f993 4000 	ldrsb.w	r4, [r3]
 800c3c2:	f9b2 1000 	ldrsh.w	r1, [r2]
 800c3c6:	9b03      	ldr	r3, [sp, #12]
 800c3c8:	9a00      	ldr	r2, [sp, #0]
 800c3ca:	fb11 aa04 	smlabb	sl, r1, r4, sl
 800c3ce:	fb10 3304 	smlabb	r3, r0, r4, r3
 800c3d2:	f992 2000 	ldrsb.w	r2, [r2]
 800c3d6:	9303      	str	r3, [sp, #12]
 800c3d8:	fb10 7702 	smlabb	r7, r0, r2, r7
 800c3dc:	fb11 6602 	smlabb	r6, r1, r2, r6
 800c3e0:	f340 817f 	ble.w	800c6e2 <st_sssa8_ch_nn_mat_mult_kernel+0x6aa>
 800c3e4:	9a04      	ldr	r2, [sp, #16]
 800c3e6:	9b07      	ldr	r3, [sp, #28]
 800c3e8:	f992 4001 	ldrsb.w	r4, [r2, #1]
 800c3ec:	9a05      	ldr	r2, [sp, #20]
 800c3ee:	3302      	adds	r3, #2
 800c3f0:	9d03      	ldr	r5, [sp, #12]
 800c3f2:	f9b2 0002 	ldrsh.w	r0, [r2, #2]
 800c3f6:	9a06      	ldr	r2, [sp, #24]
 800c3f8:	fb10 5504 	smlabb	r5, r0, r4, r5
 800c3fc:	f9b2 1002 	ldrsh.w	r1, [r2, #2]
 800c400:	9a00      	ldr	r2, [sp, #0]
 800c402:	9503      	str	r5, [sp, #12]
 800c404:	fb11 aa04 	smlabb	sl, r1, r4, sl
 800c408:	f992 2001 	ldrsb.w	r2, [r2, #1]
 800c40c:	fb10 7702 	smlabb	r7, r0, r2, r7
 800c410:	fb11 6602 	smlabb	r6, r1, r2, r6
 800c414:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c416:	429a      	cmp	r2, r3
 800c418:	f340 8170 	ble.w	800c6fc <st_sssa8_ch_nn_mat_mult_kernel+0x6c4>
 800c41c:	9b05      	ldr	r3, [sp, #20]
 800c41e:	9c04      	ldr	r4, [sp, #16]
 800c420:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
 800c424:	9b00      	ldr	r3, [sp, #0]
 800c426:	f993 1002 	ldrsb.w	r1, [r3, #2]
 800c42a:	9b06      	ldr	r3, [sp, #24]
 800c42c:	fb12 7701 	smlabb	r7, r2, r1, r7
 800c430:	f9b3 0004 	ldrsh.w	r0, [r3, #4]
 800c434:	f994 3002 	ldrsb.w	r3, [r4, #2]
 800c438:	fb10 6601 	smlabb	r6, r0, r1, r6
 800c43c:	1ce1      	adds	r1, r4, #3
 800c43e:	fb10 aa03 	smlabb	sl, r0, r3, sl
 800c442:	9104      	str	r1, [sp, #16]
 800c444:	9903      	ldr	r1, [sp, #12]
 800c446:	fb12 1203 	smlabb	r2, r2, r3, r1
 800c44a:	9203      	str	r2, [sp, #12]
 800c44c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c44e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c450:	f933 4c04 	ldrsh.w	r4, [r3, #-4]
 800c454:	f852 1c08 	ldr.w	r1, [r2, #-8]
 800c458:	2c00      	cmp	r4, #0
 800c45a:	9a08      	ldr	r2, [sp, #32]
 800c45c:	f852 0c08 	ldr.w	r0, [r2, #-8]
 800c460:	f340 8120 	ble.w	800c6a4 <st_sssa8_ch_nn_mat_mult_kernel+0x66c>
 800c464:	9a03      	ldr	r2, [sp, #12]
 800c466:	ea4f 0a4a 	mov.w	sl, sl, lsl #1
 800c46a:	fb5a 0a01 	smmla	sl, sl, r1, r0
 800c46e:	ea4f 0842 	mov.w	r8, r2, lsl #1
 800c472:	fb58 0801 	smmla	r8, r8, r1, r0
 800c476:	fa48 f804 	asr.w	r8, r8, r4
 800c47a:	f308 0807 	ssat	r8, #8, r8
 800c47e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c480:	f802 8c02 	strb.w	r8, [r2, #-2]
 800c484:	f933 1c04 	ldrsh.w	r1, [r3, #-4]
 800c488:	fa4a fa01 	asr.w	sl, sl, r1
 800c48c:	f30a 0a07 	ssat	sl, #8, sl
 800c490:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c492:	f803 ac02 	strb.w	sl, [r3, #-2]
 800c496:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800c498:	f934 3c02 	ldrsh.w	r3, [r4, #-2]
 800c49c:	2b00      	cmp	r3, #0
 800c49e:	f340 80de 	ble.w	800c65e <st_sssa8_ch_nn_mat_mult_kernel+0x626>
 800c4a2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c4a4:	ea4f 0e47 	mov.w	lr, r7, lsl #1
 800c4a8:	9808      	ldr	r0, [sp, #32]
 800c4aa:	0071      	lsls	r1, r6, #1
 800c4ac:	f852 2c04 	ldr.w	r2, [r2, #-4]
 800c4b0:	f850 0c04 	ldr.w	r0, [r0, #-4]
 800c4b4:	fb5e 0e02 	smmla	lr, lr, r2, r0
 800c4b8:	fb51 0102 	smmla	r1, r1, r2, r0
 800c4bc:	fa4e fe03 	asr.w	lr, lr, r3
 800c4c0:	f30e 0307 	ssat	r3, #8, lr
 800c4c4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c4c6:	f802 3c01 	strb.w	r3, [r2, #-1]
 800c4ca:	f934 0c02 	ldrsh.w	r0, [r4, #-2]
 800c4ce:	fa41 f000 	asr.w	r0, r1, r0
 800c4d2:	f300 0007 	ssat	r0, #8, r0
 800c4d6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c4d8:	f803 0c01 	strb.w	r0, [r3, #-1]
 800c4dc:	9a04      	ldr	r2, [sp, #16]
 800c4de:	990d      	ldr	r1, [sp, #52]	; 0x34
 800c4e0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c4e2:	440a      	add	r2, r1
 800c4e4:	3308      	adds	r3, #8
 800c4e6:	9204      	str	r2, [sp, #16]
 800c4e8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c4ea:	930e      	str	r3, [sp, #56]	; 0x38
 800c4ec:	3204      	adds	r2, #4
 800c4ee:	920b      	str	r2, [sp, #44]	; 0x2c
 800c4f0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c4f2:	3208      	adds	r2, #8
 800c4f4:	920a      	str	r2, [sp, #40]	; 0x28
 800c4f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c4f8:	3202      	adds	r2, #2
 800c4fa:	9209      	str	r2, [sp, #36]	; 0x24
 800c4fc:	9a08      	ldr	r2, [sp, #32]
 800c4fe:	3208      	adds	r2, #8
 800c500:	9208      	str	r2, [sp, #32]
 800c502:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c504:	3202      	adds	r2, #2
 800c506:	920c      	str	r2, [sp, #48]	; 0x30
 800c508:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800c50a:	4293      	cmp	r3, r2
 800c50c:	f47f add4 	bne.w	800c0b8 <st_sssa8_ch_nn_mat_mult_kernel+0x80>
 800c510:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800c512:	9829      	ldr	r0, [sp, #164]	; 0xa4
 800c514:	3301      	adds	r3, #1
 800c516:	00da      	lsls	r2, r3, #3
 800c518:	0059      	lsls	r1, r3, #1
 800c51a:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800c51e:	9329      	str	r3, [sp, #164]	; 0xa4
 800c520:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800c522:	4413      	add	r3, r2
 800c524:	931a      	str	r3, [sp, #104]	; 0x68
 800c526:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 800c528:	4413      	add	r3, r2
 800c52a:	932a      	str	r3, [sp, #168]	; 0xa8
 800c52c:	9b2b      	ldr	r3, [sp, #172]	; 0xac
 800c52e:	4413      	add	r3, r2
 800c530:	932b      	str	r3, [sp, #172]	; 0xac
 800c532:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 800c534:	440b      	add	r3, r1
 800c536:	932c      	str	r3, [sp, #176]	; 0xb0
 800c538:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800c53a:	440b      	add	r3, r1
 800c53c:	931b      	str	r3, [sp, #108]	; 0x6c
 800c53e:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800c540:	07da      	lsls	r2, r3, #31
 800c542:	f140 8086 	bpl.w	800c652 <st_sssa8_ch_nn_mat_mult_kernel+0x61a>
 800c546:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800c548:	9f13      	ldr	r7, [sp, #76]	; 0x4c
 800c54a:	6818      	ldr	r0, [r3, #0]
 800c54c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c54e:	ea5f 0a93 	movs.w	sl, r3, lsr #2
 800c552:	eb07 0943 	add.w	r9, r7, r3, lsl #1
 800c556:	f000 80f6 	beq.w	800c746 <st_sssa8_ch_nn_mat_mult_kernel+0x70e>
 800c55a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c55e:	9d04      	ldr	r5, [sp, #16]
 800c560:	46cc      	mov	ip, r9
 800c562:	4602      	mov	r2, r0
 800c564:	fa1f fa8a 	uxth.w	sl, sl
 800c568:	f8df 81e0 	ldr.w	r8, [pc, #480]	; 800c74c <st_sssa8_ch_nn_mat_mult_kernel+0x714>
 800c56c:	f10a 0a01 	add.w	sl, sl, #1
 800c570:	eb05 0e8a 	add.w	lr, r5, sl, lsl #2
 800c574:	f855 1b04 	ldr.w	r1, [r5], #4
 800c578:	fa2f f481 	sxtb16	r4, r1
 800c57c:	ea4f 2331 	mov.w	r3, r1, ror #8
 800c580:	683e      	ldr	r6, [r7, #0]
 800c582:	b2a1      	uxth	r1, r4
 800c584:	fa2f f383 	sxtb16	r3, r3
 800c588:	ea03 0b08 	and.w	fp, r3, r8
 800c58c:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800c590:	ea4b 4414 	orr.w	r4, fp, r4, lsr #16
 800c594:	fb23 0606 	smlad	r6, r3, r6, r0
 800c598:	f8dc 1000 	ldr.w	r1, [ip]
 800c59c:	fb23 2301 	smlad	r3, r3, r1, r2
 800c5a0:	6878      	ldr	r0, [r7, #4]
 800c5a2:	f10c 0c08 	add.w	ip, ip, #8
 800c5a6:	f85c 2c04 	ldr.w	r2, [ip, #-4]
 800c5aa:	3708      	adds	r7, #8
 800c5ac:	fb24 6000 	smlad	r0, r4, r0, r6
 800c5b0:	fb24 3202 	smlad	r2, r4, r2, r3
 800c5b4:	45ae      	cmp	lr, r5
 800c5b6:	d1dd      	bne.n	800c574 <st_sssa8_ch_nn_mat_mult_kernel+0x53c>
 800c5b8:	ea4f 0aca 	mov.w	sl, sl, lsl #3
 800c5bc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800c5be:	9504      	str	r5, [sp, #16]
 800c5c0:	4453      	add	r3, sl
 800c5c2:	44d1      	add	r9, sl
 800c5c4:	9313      	str	r3, [sp, #76]	; 0x4c
 800c5c6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c5c8:	f013 0303 	ands.w	r3, r3, #3
 800c5cc:	d020      	beq.n	800c610 <st_sssa8_ch_nn_mat_mult_kernel+0x5d8>
 800c5ce:	9e04      	ldr	r6, [sp, #16]
 800c5d0:	2b01      	cmp	r3, #1
 800c5d2:	9f13      	ldr	r7, [sp, #76]	; 0x4c
 800c5d4:	f996 1000 	ldrsb.w	r1, [r6]
 800c5d8:	883d      	ldrh	r5, [r7, #0]
 800c5da:	f8b9 4000 	ldrh.w	r4, [r9]
 800c5de:	fb15 0001 	smlabb	r0, r5, r1, r0
 800c5e2:	fb14 2201 	smlabb	r2, r4, r1, r2
 800c5e6:	d013      	beq.n	800c610 <st_sssa8_ch_nn_mat_mult_kernel+0x5d8>
 800c5e8:	f996 1001 	ldrsb.w	r1, [r6, #1]
 800c5ec:	2b02      	cmp	r3, #2
 800c5ee:	887d      	ldrh	r5, [r7, #2]
 800c5f0:	f8b9 4002 	ldrh.w	r4, [r9, #2]
 800c5f4:	fb15 0001 	smlabb	r0, r5, r1, r0
 800c5f8:	fb14 2201 	smlabb	r2, r4, r1, r2
 800c5fc:	d008      	beq.n	800c610 <st_sssa8_ch_nn_mat_mult_kernel+0x5d8>
 800c5fe:	f996 3002 	ldrsb.w	r3, [r6, #2]
 800c602:	88bc      	ldrh	r4, [r7, #4]
 800c604:	f8b9 1004 	ldrh.w	r1, [r9, #4]
 800c608:	fb14 0003 	smlabb	r0, r4, r3, r0
 800c60c:	fb11 2203 	smlabb	r2, r1, r3, r2
 800c610:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800c612:	f9b3 6000 	ldrsh.w	r6, [r3]
 800c616:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 800c618:	2e00      	cmp	r6, #0
 800c61a:	f103 0101 	add.w	r1, r3, #1
 800c61e:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 800c620:	681d      	ldr	r5, [r3, #0]
 800c622:	9b2b      	ldr	r3, [sp, #172]	; 0xac
 800c624:	681c      	ldr	r4, [r3, #0]
 800c626:	dd6d      	ble.n	800c704 <st_sssa8_ch_nn_mat_mult_kernel+0x6cc>
 800c628:	0040      	lsls	r0, r0, #1
 800c62a:	0053      	lsls	r3, r2, #1
 800c62c:	fb50 4205 	smmla	r2, r0, r5, r4
 800c630:	fb53 4305 	smmla	r3, r3, r5, r4
 800c634:	4132      	asrs	r2, r6
 800c636:	f302 0207 	ssat	r2, #8, r2
 800c63a:	982c      	ldr	r0, [sp, #176]	; 0xb0
 800c63c:	7002      	strb	r2, [r0, #0]
 800c63e:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 800c640:	f9b2 2000 	ldrsh.w	r2, [r2]
 800c644:	4113      	asrs	r3, r2
 800c646:	f303 0307 	ssat	r3, #8, r3
 800c64a:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800c64c:	912c      	str	r1, [sp, #176]	; 0xb0
 800c64e:	7013      	strb	r3, [r2, #0]
 800c650:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800c652:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
 800c654:	4413      	add	r3, r2
 800c656:	4618      	mov	r0, r3
 800c658:	b01f      	add	sp, #124	; 0x7c
 800c65a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c65e:	f1c3 0301 	rsb	r3, r3, #1
 800c662:	fa07 fe03 	lsl.w	lr, r7, r3
 800c666:	f30e 051f 	ssat	r5, #32, lr
 800c66a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c66c:	f852 2c04 	ldr.w	r2, [r2, #-4]
 800c670:	fb55 f512 	smmulr	r5, r5, r2
 800c674:	fa06 f103 	lsl.w	r1, r6, r3
 800c678:	f301 011f 	ssat	r1, #32, r1
 800c67c:	fb51 f112 	smmulr	r1, r1, r2
 800c680:	9b08      	ldr	r3, [sp, #32]
 800c682:	f853 2c04 	ldr.w	r2, [r3, #-4]
 800c686:	442a      	add	r2, r5
 800c688:	f302 0207 	ssat	r2, #8, r2
 800c68c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c68e:	f800 2c01 	strb.w	r2, [r0, #-1]
 800c692:	f853 3c04 	ldr.w	r3, [r3, #-4]
 800c696:	440b      	add	r3, r1
 800c698:	f303 0307 	ssat	r3, #8, r3
 800c69c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c69e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800c6a2:	e71b      	b.n	800c4dc <st_sssa8_ch_nn_mat_mult_kernel+0x4a4>
 800c6a4:	f1c4 0301 	rsb	r3, r4, #1
 800c6a8:	9a03      	ldr	r2, [sp, #12]
 800c6aa:	fa02 f803 	lsl.w	r8, r2, r3
 800c6ae:	f308 041f 	ssat	r4, #32, r8
 800c6b2:	fb54 f411 	smmulr	r4, r4, r1
 800c6b6:	fa0a f303 	lsl.w	r3, sl, r3
 800c6ba:	f303 031f 	ssat	r3, #32, r3
 800c6be:	fb53 f111 	smmulr	r1, r3, r1
 800c6c2:	4420      	add	r0, r4
 800c6c4:	f300 0007 	ssat	r0, #8, r0
 800c6c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c6ca:	f803 0c02 	strb.w	r0, [r3, #-2]
 800c6ce:	9b08      	ldr	r3, [sp, #32]
 800c6d0:	f853 3c08 	ldr.w	r3, [r3, #-8]
 800c6d4:	4419      	add	r1, r3
 800c6d6:	f301 0107 	ssat	r1, #8, r1
 800c6da:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c6dc:	f803 1c02 	strb.w	r1, [r3, #-2]
 800c6e0:	e6d9      	b.n	800c496 <st_sssa8_ch_nn_mat_mult_kernel+0x45e>
 800c6e2:	9b04      	ldr	r3, [sp, #16]
 800c6e4:	3301      	adds	r3, #1
 800c6e6:	9304      	str	r3, [sp, #16]
 800c6e8:	e6b0      	b.n	800c44c <st_sssa8_ch_nn_mat_mult_kernel+0x414>
 800c6ea:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800c6ec:	468a      	mov	sl, r1
 800c6ee:	463e      	mov	r6, r7
 800c6f0:	9306      	str	r3, [sp, #24]
 800c6f2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800c6f4:	9305      	str	r3, [sp, #20]
 800c6f6:	2300      	movs	r3, #0
 800c6f8:	9307      	str	r3, [sp, #28]
 800c6fa:	e5ec      	b.n	800c2d6 <st_sssa8_ch_nn_mat_mult_kernel+0x29e>
 800c6fc:	9b04      	ldr	r3, [sp, #16]
 800c6fe:	3302      	adds	r3, #2
 800c700:	9304      	str	r3, [sp, #16]
 800c702:	e6a3      	b.n	800c44c <st_sssa8_ch_nn_mat_mult_kernel+0x414>
 800c704:	f1c6 0601 	rsb	r6, r6, #1
 800c708:	fa00 f306 	lsl.w	r3, r0, r6
 800c70c:	f303 031f 	ssat	r3, #32, r3
 800c710:	fb53 f315 	smmulr	r3, r3, r5
 800c714:	40b2      	lsls	r2, r6
 800c716:	f302 021f 	ssat	r2, #32, r2
 800c71a:	fb52 f215 	smmulr	r2, r2, r5
 800c71e:	4423      	add	r3, r4
 800c720:	f303 0307 	ssat	r3, #8, r3
 800c724:	982c      	ldr	r0, [sp, #176]	; 0xb0
 800c726:	7003      	strb	r3, [r0, #0]
 800c728:	9b2b      	ldr	r3, [sp, #172]	; 0xac
 800c72a:	681b      	ldr	r3, [r3, #0]
 800c72c:	4413      	add	r3, r2
 800c72e:	f303 0307 	ssat	r3, #8, r3
 800c732:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800c734:	912c      	str	r1, [sp, #176]	; 0xb0
 800c736:	7013      	strb	r3, [r2, #0]
 800c738:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800c73a:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
 800c73c:	4413      	add	r3, r2
 800c73e:	4618      	mov	r0, r3
 800c740:	b01f      	add	sp, #124	; 0x7c
 800c742:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c746:	4602      	mov	r2, r0
 800c748:	e73e      	b.n	800c5c8 <st_sssa8_ch_nn_mat_mult_kernel+0x590>
 800c74a:	bf00      	nop
 800c74c:	ffff0000 	.word	0xffff0000

0800c750 <st_int8_to16_no_shift>:
 800c750:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c754:	f1b2 0610 	subs.w	r6, r2, #16
 800c758:	f100 8092 	bmi.w	800c880 <st_int8_to16_no_shift+0x130>
 800c75c:	0936      	lsrs	r6, r6, #4
 800c75e:	4603      	mov	r3, r0
 800c760:	4f4b      	ldr	r7, [pc, #300]	; (800c890 <st_int8_to16_no_shift+0x140>)
 800c762:	f106 0801 	add.w	r8, r6, #1
 800c766:	eb01 1448 	add.w	r4, r1, r8, lsl #5
 800c76a:	681d      	ldr	r5, [r3, #0]
 800c76c:	3120      	adds	r1, #32
 800c76e:	685e      	ldr	r6, [r3, #4]
 800c770:	3310      	adds	r3, #16
 800c772:	ea4f 2c35 	mov.w	ip, r5, ror #8
 800c776:	fa2f fc8c 	sxtb16	ip, ip
 800c77a:	ea0c 0a07 	and.w	sl, ip, r7
 800c77e:	ea4f 2e36 	mov.w	lr, r6, ror #8
 800c782:	fa2f f585 	sxtb16	r5, r5
 800c786:	fa2f fe8e 	sxtb16	lr, lr
 800c78a:	fa1f fb85 	uxth.w	fp, r5
 800c78e:	ea0e 0907 	and.w	r9, lr, r7
 800c792:	ea4a 4a15 	orr.w	sl, sl, r5, lsr #16
 800c796:	fa2f f686 	sxtb16	r6, r6
 800c79a:	b2b5      	uxth	r5, r6
 800c79c:	f841 ac1c 	str.w	sl, [r1, #-28]
 800c7a0:	ea4b 4c0c 	orr.w	ip, fp, ip, lsl #16
 800c7a4:	ea49 4616 	orr.w	r6, r9, r6, lsr #16
 800c7a8:	ea45 450e 	orr.w	r5, r5, lr, lsl #16
 800c7ac:	f841 cc20 	str.w	ip, [r1, #-32]
 800c7b0:	f841 6c14 	str.w	r6, [r1, #-20]
 800c7b4:	f841 5c18 	str.w	r5, [r1, #-24]
 800c7b8:	f853 6c08 	ldr.w	r6, [r3, #-8]
 800c7bc:	f853 5c04 	ldr.w	r5, [r3, #-4]
 800c7c0:	ea4f 2e36 	mov.w	lr, r6, ror #8
 800c7c4:	fa2f fe8e 	sxtb16	lr, lr
 800c7c8:	ea0e 0a07 	and.w	sl, lr, r7
 800c7cc:	ea4f 2c35 	mov.w	ip, r5, ror #8
 800c7d0:	fa2f f686 	sxtb16	r6, r6
 800c7d4:	fa2f f98c 	sxtb16	r9, ip
 800c7d8:	fa1f fb86 	uxth.w	fp, r6
 800c7dc:	fa2f f585 	sxtb16	r5, r5
 800c7e0:	ea4a 4616 	orr.w	r6, sl, r6, lsr #16
 800c7e4:	ea09 0a07 	and.w	sl, r9, r7
 800c7e8:	fa1f fc85 	uxth.w	ip, r5
 800c7ec:	ea4b 4e0e 	orr.w	lr, fp, lr, lsl #16
 800c7f0:	f841 6c0c 	str.w	r6, [r1, #-12]
 800c7f4:	ea4a 4515 	orr.w	r5, sl, r5, lsr #16
 800c7f8:	ea4c 4c09 	orr.w	ip, ip, r9, lsl #16
 800c7fc:	f841 ec10 	str.w	lr, [r1, #-16]
 800c800:	f841 5c04 	str.w	r5, [r1, #-4]
 800c804:	f841 cc08 	str.w	ip, [r1, #-8]
 800c808:	428c      	cmp	r4, r1
 800c80a:	d1ae      	bne.n	800c76a <st_int8_to16_no_shift+0x1a>
 800c80c:	ea4f 1608 	mov.w	r6, r8, lsl #4
 800c810:	f1a2 0c04 	sub.w	ip, r2, #4
 800c814:	45b4      	cmp	ip, r6
 800c816:	4430      	add	r0, r6
 800c818:	db38      	blt.n	800c88c <st_int8_to16_no_shift+0x13c>
 800c81a:	ebac 0c06 	sub.w	ip, ip, r6
 800c81e:	4607      	mov	r7, r0
 800c820:	f8df e06c 	ldr.w	lr, [pc, #108]	; 800c890 <st_int8_to16_no_shift+0x140>
 800c824:	ea4f 0c9c 	mov.w	ip, ip, lsr #2
 800c828:	f10c 0801 	add.w	r8, ip, #1
 800c82c:	eb04 05c8 	add.w	r5, r4, r8, lsl #3
 800c830:	f857 3b04 	ldr.w	r3, [r7], #4
 800c834:	3408      	adds	r4, #8
 800c836:	fa2f f983 	sxtb16	r9, r3
 800c83a:	ea4f 2333 	mov.w	r3, r3, ror #8
 800c83e:	fa1f f189 	uxth.w	r1, r9
 800c842:	fa2f f383 	sxtb16	r3, r3
 800c846:	ea03 0a0e 	and.w	sl, r3, lr
 800c84a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800c84e:	ea4a 4919 	orr.w	r9, sl, r9, lsr #16
 800c852:	f844 3c08 	str.w	r3, [r4, #-8]
 800c856:	f844 9c04 	str.w	r9, [r4, #-4]
 800c85a:	42a5      	cmp	r5, r4
 800c85c:	d1e8      	bne.n	800c830 <st_int8_to16_no_shift+0xe0>
 800c85e:	3604      	adds	r6, #4
 800c860:	eb00 0088 	add.w	r0, r0, r8, lsl #2
 800c864:	eb06 068c 	add.w	r6, r6, ip, lsl #2
 800c868:	42b2      	cmp	r2, r6
 800c86a:	dd07      	ble.n	800c87c <st_int8_to16_no_shift+0x12c>
 800c86c:	1b92      	subs	r2, r2, r6
 800c86e:	4402      	add	r2, r0
 800c870:	f910 3b01 	ldrsb.w	r3, [r0], #1
 800c874:	4290      	cmp	r0, r2
 800c876:	f825 3b02 	strh.w	r3, [r5], #2
 800c87a:	d1f9      	bne.n	800c870 <st_int8_to16_no_shift+0x120>
 800c87c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c880:	2600      	movs	r6, #0
 800c882:	f1a2 0c04 	sub.w	ip, r2, #4
 800c886:	460c      	mov	r4, r1
 800c888:	45b4      	cmp	ip, r6
 800c88a:	dac6      	bge.n	800c81a <st_int8_to16_no_shift+0xca>
 800c88c:	4625      	mov	r5, r4
 800c88e:	e7eb      	b.n	800c868 <st_int8_to16_no_shift+0x118>
 800c890:	ffff0000 	.word	0xffff0000

0800c894 <st_sssa8_ch_nn_mat_mult_nt_t>:
 800c894:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c898:	b0ad      	sub	sp, #180	; 0xb4
 800c89a:	9222      	str	r2, [sp, #136]	; 0x88
 800c89c:	9021      	str	r0, [sp, #132]	; 0x84
 800c89e:	9129      	str	r1, [sp, #164]	; 0xa4
 800c8a0:	932a      	str	r3, [sp, #168]	; 0xa8
 800c8a2:	e9dd 2b39 	ldrd	r2, fp, [sp, #228]	; 0xe4
 800c8a6:	2a01      	cmp	r2, #1
 800c8a8:	f340 8260 	ble.w	800cd6c <st_sssa8_ch_nn_mat_mult_nt_t+0x4d8>
 800c8ac:	f00b 0403 	and.w	r4, fp, #3
 800c8b0:	ea4f 00ab 	mov.w	r0, fp, asr #2
 800c8b4:	461e      	mov	r6, r3
 800c8b6:	3a02      	subs	r2, #2
 800c8b8:	941c      	str	r4, [sp, #112]	; 0x70
 800c8ba:	f1ab 040f 	sub.w	r4, fp, #15
 800c8be:	f1ab 0310 	sub.w	r3, fp, #16
 800c8c2:	0852      	lsrs	r2, r2, #1
 800c8c4:	9411      	str	r4, [sp, #68]	; 0x44
 800c8c6:	9c38      	ldr	r4, [sp, #224]	; 0xe0
 800c8c8:	091b      	lsrs	r3, r3, #4
 800c8ca:	922b      	str	r2, [sp, #172]	; 0xac
 800c8cc:	00d2      	lsls	r2, r2, #3
 800c8ce:	f004 0401 	and.w	r4, r4, #1
 800c8d2:	3301      	adds	r3, #1
 800c8d4:	320c      	adds	r2, #12
 800c8d6:	9d38      	ldr	r5, [sp, #224]	; 0xe0
 800c8d8:	9423      	str	r4, [sp, #140]	; 0x8c
 800c8da:	9c37      	ldr	r4, [sp, #220]	; 0xdc
 800c8dc:	106d      	asrs	r5, r5, #1
 800c8de:	9225      	str	r2, [sp, #148]	; 0x94
 800c8e0:	3402      	adds	r4, #2
 800c8e2:	9a39      	ldr	r2, [sp, #228]	; 0xe4
 800c8e4:	901b      	str	r0, [sp, #108]	; 0x6c
 800c8e6:	9418      	str	r4, [sp, #96]	; 0x60
 800c8e8:	0084      	lsls	r4, r0, #2
 800c8ea:	0052      	lsls	r2, r2, #1
 800c8ec:	9524      	str	r5, [sp, #144]	; 0x90
 800c8ee:	9427      	str	r4, [sp, #156]	; 0x9c
 800c8f0:	445c      	add	r4, fp
 800c8f2:	9212      	str	r2, [sp, #72]	; 0x48
 800c8f4:	9426      	str	r4, [sp, #152]	; 0x98
 800c8f6:	011c      	lsls	r4, r3, #4
 800c8f8:	9617      	str	r6, [sp, #92]	; 0x5c
 800c8fa:	9403      	str	r4, [sp, #12]
 800c8fc:	9c3d      	ldr	r4, [sp, #244]	; 0xf4
 800c8fe:	9116      	str	r1, [sp, #88]	; 0x58
 800c900:	eb04 1383 	add.w	r3, r4, r3, lsl #6
 800c904:	9313      	str	r3, [sp, #76]	; 0x4c
 800c906:	fb02 f305 	mul.w	r3, r2, r5
 800c90a:	9328      	str	r3, [sp, #160]	; 0xa0
 800c90c:	eb04 1300 	add.w	r3, r4, r0, lsl #4
 800c910:	9320      	str	r3, [sp, #128]	; 0x80
 800c912:	ea4f 034b 	mov.w	r3, fp, lsl #1
 800c916:	931f      	str	r3, [sp, #124]	; 0x7c
 800c918:	2304      	movs	r3, #4
 800c91a:	9315      	str	r3, [sp, #84]	; 0x54
 800c91c:	f1ab 0304 	sub.w	r3, fp, #4
 800c920:	9314      	str	r3, [sp, #80]	; 0x50
 800c922:	f10b 0301 	add.w	r3, fp, #1
 800c926:	9309      	str	r3, [sp, #36]	; 0x24
 800c928:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c92a:	9a36      	ldr	r2, [sp, #216]	; 0xd8
 800c92c:	993c      	ldr	r1, [sp, #240]	; 0xf0
 800c92e:	441a      	add	r2, r3
 800c930:	9818      	ldr	r0, [sp, #96]	; 0x60
 800c932:	4419      	add	r1, r3
 800c934:	9e16      	ldr	r6, [sp, #88]	; 0x58
 800c936:	921e      	str	r2, [sp, #120]	; 0x78
 800c938:	f852 2c04 	ldr.w	r2, [r2, #-4]
 800c93c:	911d      	str	r1, [sp, #116]	; 0x74
 800c93e:	920c      	str	r2, [sp, #48]	; 0x30
 800c940:	f851 2c04 	ldr.w	r2, [r1, #-4]
 800c944:	f930 4c02 	ldrsh.w	r4, [r0, #-2]
 800c948:	920e      	str	r2, [sp, #56]	; 0x38
 800c94a:	f9b0 2000 	ldrsh.w	r2, [r0]
 800c94e:	940a      	str	r4, [sp, #40]	; 0x28
 800c950:	920b      	str	r2, [sp, #44]	; 0x2c
 800c952:	9a36      	ldr	r2, [sp, #216]	; 0xd8
 800c954:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 800c956:	4611      	mov	r1, r2
 800c958:	1935      	adds	r5, r6, r4
 800c95a:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
 800c95c:	58ca      	ldr	r2, [r1, r3]
 800c95e:	920d      	str	r2, [sp, #52]	; 0x34
 800c960:	9a3c      	ldr	r2, [sp, #240]	; 0xf0
 800c962:	58d3      	ldr	r3, [r2, r3]
 800c964:	930f      	str	r3, [sp, #60]	; 0x3c
 800c966:	2c00      	cmp	r4, #0
 800c968:	f000 83d6 	beq.w	800d118 <st_sssa8_ch_nn_mat_mult_nt_t+0x884>
 800c96c:	9b3d      	ldr	r3, [sp, #244]	; 0xf4
 800c96e:	f856 1b04 	ldr.w	r1, [r6], #4
 800c972:	3c01      	subs	r4, #1
 800c974:	f855 2b04 	ldr.w	r2, [r5], #4
 800c978:	f103 0310 	add.w	r3, r3, #16
 800c97c:	ea4f 2031 	mov.w	r0, r1, ror #8
 800c980:	fa2f f181 	sxtb16	r1, r1
 800c984:	fa2f f080 	sxtb16	r0, r0
 800c988:	f843 1c10 	str.w	r1, [r3, #-16]
 800c98c:	ea4f 2132 	mov.w	r1, r2, ror #8
 800c990:	f843 0c0c 	str.w	r0, [r3, #-12]
 800c994:	fa2f f181 	sxtb16	r1, r1
 800c998:	fa2f f282 	sxtb16	r2, r2
 800c99c:	f843 1c04 	str.w	r1, [r3, #-4]
 800c9a0:	f843 2c08 	str.w	r2, [r3, #-8]
 800c9a4:	d1e3      	bne.n	800c96e <st_sssa8_ch_nn_mat_mult_nt_t+0xda>
 800c9a6:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800c9a8:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 800c9aa:	9926      	ldr	r1, [sp, #152]	; 0x98
 800c9ac:	189a      	adds	r2, r3, r2
 800c9ae:	185d      	adds	r5, r3, r1
 800c9b0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800c9b2:	981c      	ldr	r0, [sp, #112]	; 0x70
 800c9b4:	b1a8      	cbz	r0, 800c9e2 <st_sssa8_ch_nn_mat_mult_nt_t+0x14e>
 800c9b6:	f992 1000 	ldrsb.w	r1, [r2]
 800c9ba:	2801      	cmp	r0, #1
 800c9bc:	8019      	strh	r1, [r3, #0]
 800c9be:	f995 1000 	ldrsb.w	r1, [r5]
 800c9c2:	8059      	strh	r1, [r3, #2]
 800c9c4:	d00d      	beq.n	800c9e2 <st_sssa8_ch_nn_mat_mult_nt_t+0x14e>
 800c9c6:	f992 1001 	ldrsb.w	r1, [r2, #1]
 800c9ca:	2802      	cmp	r0, #2
 800c9cc:	8099      	strh	r1, [r3, #4]
 800c9ce:	f995 1001 	ldrsb.w	r1, [r5, #1]
 800c9d2:	80d9      	strh	r1, [r3, #6]
 800c9d4:	d005      	beq.n	800c9e2 <st_sssa8_ch_nn_mat_mult_nt_t+0x14e>
 800c9d6:	f992 2002 	ldrsb.w	r2, [r2, #2]
 800c9da:	811a      	strh	r2, [r3, #8]
 800c9dc:	f995 2002 	ldrsb.w	r2, [r5, #2]
 800c9e0:	815a      	strh	r2, [r3, #10]
 800c9e2:	9b3b      	ldr	r3, [sp, #236]	; 0xec
 800c9e4:	2b00      	cmp	r3, #0
 800c9e6:	f040 8347 	bne.w	800d078 <st_sssa8_ch_nn_mat_mult_nt_t+0x7e4>
 800c9ea:	4619      	mov	r1, r3
 800c9ec:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800c9ee:	9c15      	ldr	r4, [sp, #84]	; 0x54
 800c9f0:	1910      	adds	r0, r2, r4
 800c9f2:	5912      	ldr	r2, [r2, r4]
 800c9f4:	f850 0c04 	ldr.w	r0, [r0, #-4]
 800c9f8:	4413      	add	r3, r2
 800c9fa:	9308      	str	r3, [sp, #32]
 800c9fc:	180b      	adds	r3, r1, r0
 800c9fe:	9307      	str	r3, [sp, #28]
 800ca00:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800ca02:	2b00      	cmp	r3, #0
 800ca04:	f000 838b 	beq.w	800d11e <st_sssa8_ch_nn_mat_mult_nt_t+0x88a>
 800ca08:	9302      	str	r3, [sp, #8]
 800ca0a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ca0c:	9a3a      	ldr	r2, [sp, #232]	; 0xe8
 800ca0e:	9301      	str	r3, [sp, #4]
 800ca10:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ca12:	3a03      	subs	r2, #3
 800ca14:	f8dd a084 	ldr.w	sl, [sp, #132]	; 0x84
 800ca18:	f1c3 0301 	rsb	r3, r3, #1
 800ca1c:	f8dd b0e8 	ldr.w	fp, [sp, #232]	; 0xe8
 800ca20:	9210      	str	r2, [sp, #64]	; 0x40
 800ca22:	9319      	str	r3, [sp, #100]	; 0x64
 800ca24:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ca26:	f1c3 0301 	rsb	r3, r3, #1
 800ca2a:	931a      	str	r3, [sp, #104]	; 0x68
 800ca2c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ca2e:	2b00      	cmp	r3, #0
 800ca30:	f340 8223 	ble.w	800ce7a <st_sssa8_ch_nn_mat_mult_nt_t+0x5e6>
 800ca34:	9b03      	ldr	r3, [sp, #12]
 800ca36:	eb0a 090b 	add.w	r9, sl, fp
 800ca3a:	9808      	ldr	r0, [sp, #32]
 800ca3c:	4453      	add	r3, sl
 800ca3e:	9e07      	ldr	r6, [sp, #28]
 800ca40:	f8dd 80f4 	ldr.w	r8, [sp, #244]	; 0xf4
 800ca44:	9300      	str	r3, [sp, #0]
 800ca46:	4634      	mov	r4, r6
 800ca48:	4603      	mov	r3, r0
 800ca4a:	f8da 5000 	ldr.w	r5, [sl]
 800ca4e:	f8d8 2000 	ldr.w	r2, [r8]
 800ca52:	fa2f f185 	sxtb16	r1, r5
 800ca56:	f8d8 c004 	ldr.w	ip, [r8, #4]
 800ca5a:	fa2f f595 	sxtb16	r5, r5, ror #8
 800ca5e:	f8d8 e008 	ldr.w	lr, [r8, #8]
 800ca62:	f8d8 700c 	ldr.w	r7, [r8, #12]
 800ca66:	fb21 6602 	smlad	r6, r1, r2, r6
 800ca6a:	fb25 660c 	smlad	r6, r5, ip, r6
 800ca6e:	fb21 000e 	smlad	r0, r1, lr, r0
 800ca72:	fb25 0007 	smlad	r0, r5, r7, r0
 800ca76:	f85a 100b 	ldr.w	r1, [sl, fp]
 800ca7a:	fa2f f581 	sxtb16	r5, r1
 800ca7e:	fa2f f191 	sxtb16	r1, r1, ror #8
 800ca82:	fb25 4202 	smlad	r2, r5, r2, r4
 800ca86:	fb25 330e 	smlad	r3, r5, lr, r3
 800ca8a:	fb21 220c 	smlad	r2, r1, ip, r2
 800ca8e:	f8d8 c010 	ldr.w	ip, [r8, #16]
 800ca92:	f8d8 4014 	ldr.w	r4, [r8, #20]
 800ca96:	fb21 3707 	smlad	r7, r1, r7, r3
 800ca9a:	f8da 3004 	ldr.w	r3, [sl, #4]
 800ca9e:	f8d8 e018 	ldr.w	lr, [r8, #24]
 800caa2:	fa2f f583 	sxtb16	r5, r3
 800caa6:	f8d8 101c 	ldr.w	r1, [r8, #28]
 800caaa:	fa2f f393 	sxtb16	r3, r3, ror #8
 800caae:	fb25 660c 	smlad	r6, r5, ip, r6
 800cab2:	fb23 6604 	smlad	r6, r3, r4, r6
 800cab6:	fb25 050e 	smlad	r5, r5, lr, r0
 800caba:	fb23 5501 	smlad	r5, r3, r1, r5
 800cabe:	f8d9 0004 	ldr.w	r0, [r9, #4]
 800cac2:	fa2f f380 	sxtb16	r3, r0
 800cac6:	fa2f f090 	sxtb16	r0, r0, ror #8
 800caca:	fb23 2c0c 	smlad	ip, r3, ip, r2
 800cace:	fb23 770e 	smlad	r7, r3, lr, r7
 800cad2:	fb20 cc04 	smlad	ip, r0, r4, ip
 800cad6:	f8d8 4020 	ldr.w	r4, [r8, #32]
 800cada:	f8d8 e024 	ldr.w	lr, [r8, #36]	; 0x24
 800cade:	fb20 7101 	smlad	r1, r0, r1, r7
 800cae2:	f8da 2008 	ldr.w	r2, [sl, #8]
 800cae6:	f8d8 0028 	ldr.w	r0, [r8, #40]	; 0x28
 800caea:	fa2f f382 	sxtb16	r3, r2
 800caee:	f8d8 702c 	ldr.w	r7, [r8, #44]	; 0x2c
 800caf2:	fa2f f292 	sxtb16	r2, r2, ror #8
 800caf6:	fb23 6604 	smlad	r6, r3, r4, r6
 800cafa:	fb22 660e 	smlad	r6, r2, lr, r6
 800cafe:	fb23 5300 	smlad	r3, r3, r0, r5
 800cb02:	fb22 3207 	smlad	r2, r2, r7, r3
 800cb06:	f8d9 5008 	ldr.w	r5, [r9, #8]
 800cb0a:	fa2f f985 	sxtb16	r9, r5
 800cb0e:	fa2f f595 	sxtb16	r5, r5, ror #8
 800cb12:	fb29 c404 	smlad	r4, r9, r4, ip
 800cb16:	fb29 1100 	smlad	r1, r9, r0, r1
 800cb1a:	fb25 4e0e 	smlad	lr, r5, lr, r4
 800cb1e:	f8d8 c030 	ldr.w	ip, [r8, #48]	; 0x30
 800cb22:	f8d8 4034 	ldr.w	r4, [r8, #52]	; 0x34
 800cb26:	fb25 1707 	smlad	r7, r5, r7, r1
 800cb2a:	f8da 000c 	ldr.w	r0, [sl, #12]
 800cb2e:	f108 0840 	add.w	r8, r8, #64	; 0x40
 800cb32:	f858 1c08 	ldr.w	r1, [r8, #-8]
 800cb36:	f10a 0a10 	add.w	sl, sl, #16
 800cb3a:	f858 5c04 	ldr.w	r5, [r8, #-4]
 800cb3e:	fa2f f380 	sxtb16	r3, r0
 800cb42:	fa2f f090 	sxtb16	r0, r0, ror #8
 800cb46:	fb23 660c 	smlad	r6, r3, ip, r6
 800cb4a:	fb20 6604 	smlad	r6, r0, r4, r6
 800cb4e:	fb23 2201 	smlad	r2, r3, r1, r2
 800cb52:	fb20 2005 	smlad	r0, r0, r5, r2
 800cb56:	eb0a 090b 	add.w	r9, sl, fp
 800cb5a:	f859 3c04 	ldr.w	r3, [r9, #-4]
 800cb5e:	fa2f f283 	sxtb16	r2, r3
 800cb62:	fa2f f393 	sxtb16	r3, r3, ror #8
 800cb66:	fb22 ee0c 	smlad	lr, r2, ip, lr
 800cb6a:	fb22 7701 	smlad	r7, r2, r1, r7
 800cb6e:	fb23 e404 	smlad	r4, r3, r4, lr
 800cb72:	fb23 7305 	smlad	r3, r3, r5, r7
 800cb76:	9a00      	ldr	r2, [sp, #0]
 800cb78:	4592      	cmp	sl, r2
 800cb7a:	f47f af66 	bne.w	800ca4a <st_sssa8_ch_nn_mat_mult_nt_t+0x1b6>
 800cb7e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800cb80:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800cb84:	9200      	str	r2, [sp, #0]
 800cb86:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800cb88:	4591      	cmp	r9, r2
 800cb8a:	da44      	bge.n	800cc16 <st_sssa8_ch_nn_mat_mult_nt_t+0x382>
 800cb8c:	9914      	ldr	r1, [sp, #80]	; 0x50
 800cb8e:	f8cd 9018 	str.w	r9, [sp, #24]
 800cb92:	eba1 0209 	sub.w	r2, r1, r9
 800cb96:	f8cd b0e8 	str.w	fp, [sp, #232]	; 0xe8
 800cb9a:	9f00      	ldr	r7, [sp, #0]
 800cb9c:	468b      	mov	fp, r1
 800cb9e:	0892      	lsrs	r2, r2, #2
 800cba0:	9205      	str	r2, [sp, #20]
 800cba2:	3201      	adds	r2, #1
 800cba4:	9204      	str	r2, [sp, #16]
 800cba6:	eb0a 0282 	add.w	r2, sl, r2, lsl #2
 800cbaa:	4691      	mov	r9, r2
 800cbac:	f85a 2b04 	ldr.w	r2, [sl], #4
 800cbb0:	3710      	adds	r7, #16
 800cbb2:	f857 5c10 	ldr.w	r5, [r7, #-16]
 800cbb6:	f857 ec0c 	ldr.w	lr, [r7, #-12]
 800cbba:	f857 8c08 	ldr.w	r8, [r7, #-8]
 800cbbe:	fa2f f182 	sxtb16	r1, r2
 800cbc2:	f857 cc04 	ldr.w	ip, [r7, #-4]
 800cbc6:	fa2f f292 	sxtb16	r2, r2, ror #8
 800cbca:	fb21 6605 	smlad	r6, r1, r5, r6
 800cbce:	fb22 660e 	smlad	r6, r2, lr, r6
 800cbd2:	fb21 0008 	smlad	r0, r1, r8, r0
 800cbd6:	fb22 000c 	smlad	r0, r2, ip, r0
 800cbda:	f85a 200b 	ldr.w	r2, [sl, fp]
 800cbde:	fa2f f182 	sxtb16	r1, r2
 800cbe2:	fa2f f292 	sxtb16	r2, r2, ror #8
 800cbe6:	fb21 4405 	smlad	r4, r1, r5, r4
 800cbea:	fb21 3308 	smlad	r3, r1, r8, r3
 800cbee:	fb22 440e 	smlad	r4, r2, lr, r4
 800cbf2:	fb22 330c 	smlad	r3, r2, ip, r3
 800cbf6:	45ca      	cmp	sl, r9
 800cbf8:	d1d8      	bne.n	800cbac <st_sssa8_ch_nn_mat_mult_nt_t+0x318>
 800cbfa:	9a00      	ldr	r2, [sp, #0]
 800cbfc:	9904      	ldr	r1, [sp, #16]
 800cbfe:	f8dd 9018 	ldr.w	r9, [sp, #24]
 800cc02:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 800cc06:	f8dd b0e8 	ldr.w	fp, [sp, #232]	; 0xe8
 800cc0a:	f109 0904 	add.w	r9, r9, #4
 800cc0e:	9200      	str	r2, [sp, #0]
 800cc10:	9a05      	ldr	r2, [sp, #20]
 800cc12:	eb09 0982 	add.w	r9, r9, r2, lsl #2
 800cc16:	45cb      	cmp	fp, r9
 800cc18:	eb0a 020b 	add.w	r2, sl, fp
 800cc1c:	f340 8129 	ble.w	800ce72 <st_sssa8_ch_nn_mat_mult_nt_t+0x5de>
 800cc20:	9900      	ldr	r1, [sp, #0]
 800cc22:	f109 0201 	add.w	r2, r9, #1
 800cc26:	f99a c000 	ldrsb.w	ip, [sl]
 800cc2a:	f9b1 7000 	ldrsh.w	r7, [r1]
 800cc2e:	4593      	cmp	fp, r2
 800cc30:	f9b1 5002 	ldrsh.w	r5, [r1, #2]
 800cc34:	9909      	ldr	r1, [sp, #36]	; 0x24
 800cc36:	fb17 660c 	smlabb	r6, r7, ip, r6
 800cc3a:	fb15 000c 	smlabb	r0, r5, ip, r0
 800cc3e:	eb0a 0e01 	add.w	lr, sl, r1
 800cc42:	f91a 100b 	ldrsb.w	r1, [sl, fp]
 800cc46:	fb17 4401 	smlabb	r4, r7, r1, r4
 800cc4a:	fb15 3301 	smlabb	r3, r5, r1, r3
 800cc4e:	f340 8112 	ble.w	800ce76 <st_sssa8_ch_nn_mat_mult_nt_t+0x5e2>
 800cc52:	9a00      	ldr	r2, [sp, #0]
 800cc54:	f109 0902 	add.w	r9, r9, #2
 800cc58:	f99a 7001 	ldrsb.w	r7, [sl, #1]
 800cc5c:	f10a 0c02 	add.w	ip, sl, #2
 800cc60:	f9b2 5004 	ldrsh.w	r5, [r2, #4]
 800cc64:	45cb      	cmp	fp, r9
 800cc66:	f9b2 1006 	ldrsh.w	r1, [r2, #6]
 800cc6a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cc6c:	fb15 6607 	smlabb	r6, r5, r7, r6
 800cc70:	fb11 0007 	smlabb	r0, r1, r7, r0
 800cc74:	4696      	mov	lr, r2
 800cc76:	f91a 2002 	ldrsb.w	r2, [sl, r2]
 800cc7a:	fb15 4402 	smlabb	r4, r5, r2, r4
 800cc7e:	eb0c 050b 	add.w	r5, ip, fp
 800cc82:	fb11 3302 	smlabb	r3, r1, r2, r3
 800cc86:	f340 8101 	ble.w	800ce8c <st_sssa8_ch_nn_mat_mult_nt_t+0x5f8>
 800cc8a:	9a00      	ldr	r2, [sp, #0]
 800cc8c:	f10a 0703 	add.w	r7, sl, #3
 800cc90:	f91c 500b 	ldrsb.w	r5, [ip, fp]
 800cc94:	f9b2 1008 	ldrsh.w	r1, [r2, #8]
 800cc98:	f9b2 c00a 	ldrsh.w	ip, [r2, #10]
 800cc9c:	f99a 2002 	ldrsb.w	r2, [sl, #2]
 800cca0:	fb11 4405 	smlabb	r4, r1, r5, r4
 800cca4:	fb1c 3305 	smlabb	r3, ip, r5, r3
 800cca8:	eb07 0a0b 	add.w	sl, r7, fp
 800ccac:	fb11 6602 	smlabb	r6, r1, r2, r6
 800ccb0:	fb1c 0002 	smlabb	r0, ip, r2, r0
 800ccb4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ccb6:	2a00      	cmp	r2, #0
 800ccb8:	f340 80c1 	ble.w	800ce3e <st_sssa8_ch_nn_mat_mult_nt_t+0x5aa>
 800ccbc:	990c      	ldr	r1, [sp, #48]	; 0x30
 800ccbe:	0076      	lsls	r6, r6, #1
 800ccc0:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 800ccc2:	0064      	lsls	r4, r4, #1
 800ccc4:	fb56 7601 	smmla	r6, r6, r1, r7
 800ccc8:	fb54 7401 	smmla	r4, r4, r1, r7
 800cccc:	4116      	asrs	r6, r2
 800ccce:	f306 0607 	ssat	r6, #8, r6
 800ccd2:	9901      	ldr	r1, [sp, #4]
 800ccd4:	4114      	asrs	r4, r2
 800ccd6:	700e      	strb	r6, [r1, #0]
 800ccd8:	f304 0407 	ssat	r4, #8, r4
 800ccdc:	9a39      	ldr	r2, [sp, #228]	; 0xe4
 800ccde:	548c      	strb	r4, [r1, r2]
 800cce0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800cce2:	2a00      	cmp	r2, #0
 800cce4:	f340 8090 	ble.w	800ce08 <st_sssa8_ch_nn_mat_mult_nt_t+0x574>
 800cce8:	990d      	ldr	r1, [sp, #52]	; 0x34
 800ccea:	0040      	lsls	r0, r0, #1
 800ccec:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800ccee:	005b      	lsls	r3, r3, #1
 800ccf0:	fb50 5001 	smmla	r0, r0, r1, r5
 800ccf4:	fb53 5301 	smmla	r3, r3, r1, r5
 800ccf8:	4110      	asrs	r0, r2
 800ccfa:	f300 0007 	ssat	r0, #8, r0
 800ccfe:	9901      	ldr	r1, [sp, #4]
 800cd00:	4113      	asrs	r3, r2
 800cd02:	7048      	strb	r0, [r1, #1]
 800cd04:	f303 0307 	ssat	r3, #8, r3
 800cd08:	9a39      	ldr	r2, [sp, #228]	; 0xe4
 800cd0a:	188a      	adds	r2, r1, r2
 800cd0c:	7053      	strb	r3, [r2, #1]
 800cd0e:	460b      	mov	r3, r1
 800cd10:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800cd12:	4413      	add	r3, r2
 800cd14:	9301      	str	r3, [sp, #4]
 800cd16:	9b02      	ldr	r3, [sp, #8]
 800cd18:	3b01      	subs	r3, #1
 800cd1a:	9302      	str	r3, [sp, #8]
 800cd1c:	f47f ae86 	bne.w	800ca2c <st_sssa8_ch_nn_mat_mult_nt_t+0x198>
 800cd20:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800cd22:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 800cd24:	eb03 0b02 	add.w	fp, r3, r2
 800cd28:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800cd2a:	2b00      	cmp	r3, #0
 800cd2c:	f040 80b0 	bne.w	800ce90 <st_sssa8_ch_nn_mat_mult_nt_t+0x5fc>
 800cd30:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800cd32:	991f      	ldr	r1, [sp, #124]	; 0x7c
 800cd34:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800cd36:	440a      	add	r2, r1
 800cd38:	3308      	adds	r3, #8
 800cd3a:	9216      	str	r2, [sp, #88]	; 0x58
 800cd3c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800cd3e:	9315      	str	r3, [sp, #84]	; 0x54
 800cd40:	3202      	adds	r2, #2
 800cd42:	9217      	str	r2, [sp, #92]	; 0x5c
 800cd44:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800cd46:	3204      	adds	r2, #4
 800cd48:	9218      	str	r2, [sp, #96]	; 0x60
 800cd4a:	9a25      	ldr	r2, [sp, #148]	; 0x94
 800cd4c:	429a      	cmp	r2, r3
 800cd4e:	f47f adec 	bne.w	800c92a <st_sssa8_ch_nn_mat_mult_nt_t+0x96>
 800cd52:	9a2b      	ldr	r2, [sp, #172]	; 0xac
 800cd54:	460b      	mov	r3, r1
 800cd56:	9929      	ldr	r1, [sp, #164]	; 0xa4
 800cd58:	3201      	adds	r2, #1
 800cd5a:	f8dd b0e8 	ldr.w	fp, [sp, #232]	; 0xe8
 800cd5e:	fb02 1303 	mla	r3, r2, r3, r1
 800cd62:	9329      	str	r3, [sp, #164]	; 0xa4
 800cd64:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 800cd66:	eb03 0342 	add.w	r3, r3, r2, lsl #1
 800cd6a:	932a      	str	r3, [sp, #168]	; 0xa8
 800cd6c:	9b39      	ldr	r3, [sp, #228]	; 0xe4
 800cd6e:	07db      	lsls	r3, r3, #31
 800cd70:	d546      	bpl.n	800ce00 <st_sssa8_ch_nn_mat_mult_nt_t+0x56c>
 800cd72:	9b38      	ldr	r3, [sp, #224]	; 0xe0
 800cd74:	2b00      	cmp	r3, #0
 800cd76:	dd43      	ble.n	800ce00 <st_sssa8_ch_nn_mat_mult_nt_t+0x56c>
 800cd78:	9b39      	ldr	r3, [sp, #228]	; 0xe4
 800cd7a:	f06f 4e40 	mvn.w	lr, #3221225472	; 0xc0000000
 800cd7e:	f06f 4600 	mvn.w	r6, #2147483648	; 0x80000000
 800cd82:	2500      	movs	r5, #0
 800cd84:	449e      	add	lr, r3
 800cd86:	9921      	ldr	r1, [sp, #132]	; 0x84
 800cd88:	441e      	add	r6, r3
 800cd8a:	9b37      	ldr	r3, [sp, #220]	; 0xdc
 800cd8c:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 800cd90:	f8dd a0a8 	ldr.w	sl, [sp, #168]	; 0xa8
 800cd94:	eb03 0646 	add.w	r6, r3, r6, lsl #1
 800cd98:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800cd9a:	f8dd 90ec 	ldr.w	r9, [sp, #236]	; 0xec
 800cd9e:	4473      	add	r3, lr
 800cda0:	461f      	mov	r7, r3
 800cda2:	9b36      	ldr	r3, [sp, #216]	; 0xd8
 800cda4:	eb03 0c0e 	add.w	ip, r3, lr
 800cda8:	9b3c      	ldr	r3, [sp, #240]	; 0xf0
 800cdaa:	449e      	add	lr, r3
 800cdac:	f1bb 0f00 	cmp.w	fp, #0
 800cdb0:	683a      	ldr	r2, [r7, #0]
 800cdb2:	dd0d      	ble.n	800cdd0 <st_sssa8_ch_nn_mat_mult_nt_t+0x53c>
 800cdb4:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800cdb6:	eb01 080b 	add.w	r8, r1, fp
 800cdba:	1e58      	subs	r0, r3, #1
 800cdbc:	f911 3b01 	ldrsb.w	r3, [r1], #1
 800cdc0:	f910 4f01 	ldrsb.w	r4, [r0, #1]!
 800cdc4:	eba3 0309 	sub.w	r3, r3, r9
 800cdc8:	4541      	cmp	r1, r8
 800cdca:	fb04 2203 	mla	r2, r4, r3, r2
 800cdce:	d1f5      	bne.n	800cdbc <st_sssa8_ch_nn_mat_mult_nt_t+0x528>
 800cdd0:	f9b6 3000 	ldrsh.w	r3, [r6]
 800cdd4:	f8dc 4000 	ldr.w	r4, [ip]
 800cdd8:	2b00      	cmp	r3, #0
 800cdda:	f8de 0000 	ldr.w	r0, [lr]
 800cdde:	f340 81c5 	ble.w	800d16c <st_sssa8_ch_nn_mat_mult_nt_t+0x8d8>
 800cde2:	0052      	lsls	r2, r2, #1
 800cde4:	fb52 0204 	smmla	r2, r2, r4, r0
 800cde8:	fa42 f303 	asr.w	r3, r2, r3
 800cdec:	f303 0307 	ssat	r3, #8, r3
 800cdf0:	f88a 3000 	strb.w	r3, [sl]
 800cdf4:	9b39      	ldr	r3, [sp, #228]	; 0xe4
 800cdf6:	3501      	adds	r5, #1
 800cdf8:	449a      	add	sl, r3
 800cdfa:	9b38      	ldr	r3, [sp, #224]	; 0xe0
 800cdfc:	42ab      	cmp	r3, r5
 800cdfe:	d1d5      	bne.n	800cdac <st_sssa8_ch_nn_mat_mult_nt_t+0x518>
 800ce00:	2000      	movs	r0, #0
 800ce02:	b02d      	add	sp, #180	; 0xb4
 800ce04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ce08:	991a      	ldr	r1, [sp, #104]	; 0x68
 800ce0a:	fa00 f201 	lsl.w	r2, r0, r1
 800ce0e:	f302 021f 	ssat	r2, #32, r2
 800ce12:	980d      	ldr	r0, [sp, #52]	; 0x34
 800ce14:	fb52 f210 	smmulr	r2, r2, r0
 800ce18:	408b      	lsls	r3, r1
 800ce1a:	f303 031f 	ssat	r3, #32, r3
 800ce1e:	fb53 f310 	smmulr	r3, r3, r0
 800ce22:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800ce24:	440a      	add	r2, r1
 800ce26:	f302 0207 	ssat	r2, #8, r2
 800ce2a:	9801      	ldr	r0, [sp, #4]
 800ce2c:	440b      	add	r3, r1
 800ce2e:	7042      	strb	r2, [r0, #1]
 800ce30:	f303 0307 	ssat	r3, #8, r3
 800ce34:	9a39      	ldr	r2, [sp, #228]	; 0xe4
 800ce36:	1882      	adds	r2, r0, r2
 800ce38:	7053      	strb	r3, [r2, #1]
 800ce3a:	4603      	mov	r3, r0
 800ce3c:	e768      	b.n	800cd10 <st_sssa8_ch_nn_mat_mult_nt_t+0x47c>
 800ce3e:	9919      	ldr	r1, [sp, #100]	; 0x64
 800ce40:	fa06 f201 	lsl.w	r2, r6, r1
 800ce44:	f302 021f 	ssat	r2, #32, r2
 800ce48:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800ce4a:	fb52 f215 	smmulr	r2, r2, r5
 800ce4e:	fa04 f101 	lsl.w	r1, r4, r1
 800ce52:	f301 011f 	ssat	r1, #32, r1
 800ce56:	fb51 f115 	smmulr	r1, r1, r5
 800ce5a:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 800ce5c:	4422      	add	r2, r4
 800ce5e:	f302 0207 	ssat	r2, #8, r2
 800ce62:	9d01      	ldr	r5, [sp, #4]
 800ce64:	4421      	add	r1, r4
 800ce66:	702a      	strb	r2, [r5, #0]
 800ce68:	f301 0107 	ssat	r1, #8, r1
 800ce6c:	9a39      	ldr	r2, [sp, #228]	; 0xe4
 800ce6e:	54a9      	strb	r1, [r5, r2]
 800ce70:	e736      	b.n	800cce0 <st_sssa8_ch_nn_mat_mult_nt_t+0x44c>
 800ce72:	4692      	mov	sl, r2
 800ce74:	e71e      	b.n	800ccb4 <st_sssa8_ch_nn_mat_mult_nt_t+0x420>
 800ce76:	46f2      	mov	sl, lr
 800ce78:	e71c      	b.n	800ccb4 <st_sssa8_ch_nn_mat_mult_nt_t+0x420>
 800ce7a:	9b3d      	ldr	r3, [sp, #244]	; 0xf4
 800ce7c:	f04f 0900 	mov.w	r9, #0
 800ce80:	9808      	ldr	r0, [sp, #32]
 800ce82:	9e07      	ldr	r6, [sp, #28]
 800ce84:	9300      	str	r3, [sp, #0]
 800ce86:	4603      	mov	r3, r0
 800ce88:	4634      	mov	r4, r6
 800ce8a:	e67c      	b.n	800cb86 <st_sssa8_ch_nn_mat_mult_nt_t+0x2f2>
 800ce8c:	46aa      	mov	sl, r5
 800ce8e:	e711      	b.n	800ccb4 <st_sssa8_ch_nn_mat_mult_nt_t+0x420>
 800ce90:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ce92:	2b00      	cmp	r3, #0
 800ce94:	f340 817c 	ble.w	800d190 <st_sssa8_ch_nn_mat_mult_nt_t+0x8fc>
 800ce98:	9b03      	ldr	r3, [sp, #12]
 800ce9a:	9d3d      	ldr	r5, [sp, #244]	; 0xf4
 800ce9c:	eb0a 0703 	add.w	r7, sl, r3
 800cea0:	e9dd 4307 	ldrd	r4, r3, [sp, #28]
 800cea4:	f8da 2000 	ldr.w	r2, [sl]
 800cea8:	6828      	ldr	r0, [r5, #0]
 800ceaa:	fa2f f182 	sxtb16	r1, r2
 800ceae:	fa2f f292 	sxtb16	r2, r2, ror #8
 800ceb2:	fb21 4000 	smlad	r0, r1, r0, r4
 800ceb6:	686c      	ldr	r4, [r5, #4]
 800ceb8:	fb22 0404 	smlad	r4, r2, r4, r0
 800cebc:	68a8      	ldr	r0, [r5, #8]
 800cebe:	fb21 3300 	smlad	r3, r1, r0, r3
 800cec2:	68e9      	ldr	r1, [r5, #12]
 800cec4:	fb22 3201 	smlad	r2, r2, r1, r3
 800cec8:	f8da 3004 	ldr.w	r3, [sl, #4]
 800cecc:	6928      	ldr	r0, [r5, #16]
 800cece:	fa2f f183 	sxtb16	r1, r3
 800ced2:	fa2f f393 	sxtb16	r3, r3, ror #8
 800ced6:	fb21 4000 	smlad	r0, r1, r0, r4
 800ceda:	696c      	ldr	r4, [r5, #20]
 800cedc:	fb23 0404 	smlad	r4, r3, r4, r0
 800cee0:	69a8      	ldr	r0, [r5, #24]
 800cee2:	fb21 2100 	smlad	r1, r1, r0, r2
 800cee6:	69ea      	ldr	r2, [r5, #28]
 800cee8:	fb23 1302 	smlad	r3, r3, r2, r1
 800ceec:	f8da 2008 	ldr.w	r2, [sl, #8]
 800cef0:	6a28      	ldr	r0, [r5, #32]
 800cef2:	fa2f f182 	sxtb16	r1, r2
 800cef6:	fa2f f292 	sxtb16	r2, r2, ror #8
 800cefa:	fb21 4000 	smlad	r0, r1, r0, r4
 800cefe:	6a6e      	ldr	r6, [r5, #36]	; 0x24
 800cf00:	fb22 0606 	smlad	r6, r2, r6, r0
 800cf04:	6aa8      	ldr	r0, [r5, #40]	; 0x28
 800cf06:	fb21 3100 	smlad	r1, r1, r0, r3
 800cf0a:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800cf0c:	fb22 1203 	smlad	r2, r2, r3, r1
 800cf10:	f8da 400c 	ldr.w	r4, [sl, #12]
 800cf14:	3540      	adds	r5, #64	; 0x40
 800cf16:	f855 0c10 	ldr.w	r0, [r5, #-16]
 800cf1a:	f10a 0a10 	add.w	sl, sl, #16
 800cf1e:	f855 8c0c 	ldr.w	r8, [r5, #-12]
 800cf22:	f855 ec08 	ldr.w	lr, [r5, #-8]
 800cf26:	f855 cc04 	ldr.w	ip, [r5, #-4]
 800cf2a:	fa2f f184 	sxtb16	r1, r4
 800cf2e:	fa2f f394 	sxtb16	r3, r4, ror #8
 800cf32:	fb21 6000 	smlad	r0, r1, r0, r6
 800cf36:	fb23 0408 	smlad	r4, r3, r8, r0
 800cf3a:	fb21 220e 	smlad	r2, r1, lr, r2
 800cf3e:	fb23 230c 	smlad	r3, r3, ip, r2
 800cf42:	45ba      	cmp	sl, r7
 800cf44:	d1ae      	bne.n	800cea4 <st_sssa8_ch_nn_mat_mult_nt_t+0x610>
 800cf46:	f8dd c04c 	ldr.w	ip, [sp, #76]	; 0x4c
 800cf4a:	f8dd e00c 	ldr.w	lr, [sp, #12]
 800cf4e:	e9cd 4307 	strd	r4, r3, [sp, #28]
 800cf52:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
 800cf54:	3b03      	subs	r3, #3
 800cf56:	459e      	cmp	lr, r3
 800cf58:	da30      	bge.n	800cfbc <st_sssa8_ch_nn_mat_mult_nt_t+0x728>
 800cf5a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800cf5c:	4661      	mov	r1, ip
 800cf5e:	eba3 090e 	sub.w	r9, r3, lr
 800cf62:	ea4f 0999 	mov.w	r9, r9, lsr #2
 800cf66:	f109 0801 	add.w	r8, r9, #1
 800cf6a:	e9dd 4507 	ldrd	r4, r5, [sp, #28]
 800cf6e:	eb0a 0788 	add.w	r7, sl, r8, lsl #2
 800cf72:	e9cd ce00 	strd	ip, lr, [sp]
 800cf76:	f85a 3b04 	ldr.w	r3, [sl], #4
 800cf7a:	3110      	adds	r1, #16
 800cf7c:	f851 0c10 	ldr.w	r0, [r1, #-16]
 800cf80:	f851 ec0c 	ldr.w	lr, [r1, #-12]
 800cf84:	f851 cc08 	ldr.w	ip, [r1, #-8]
 800cf88:	f851 6c04 	ldr.w	r6, [r1, #-4]
 800cf8c:	fa2f f283 	sxtb16	r2, r3
 800cf90:	fa2f f393 	sxtb16	r3, r3, ror #8
 800cf94:	fb22 4400 	smlad	r4, r2, r0, r4
 800cf98:	fb23 440e 	smlad	r4, r3, lr, r4
 800cf9c:	fb22 550c 	smlad	r5, r2, ip, r5
 800cfa0:	fb23 5506 	smlad	r5, r3, r6, r5
 800cfa4:	45ba      	cmp	sl, r7
 800cfa6:	d1e6      	bne.n	800cf76 <st_sssa8_ch_nn_mat_mult_nt_t+0x6e2>
 800cfa8:	e9dd ce00 	ldrd	ip, lr, [sp]
 800cfac:	e9cd 4507 	strd	r4, r5, [sp, #28]
 800cfb0:	f10e 0e04 	add.w	lr, lr, #4
 800cfb4:	eb0c 1c08 	add.w	ip, ip, r8, lsl #4
 800cfb8:	eb0e 0e89 	add.w	lr, lr, r9, lsl #2
 800cfbc:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
 800cfbe:	4573      	cmp	r3, lr
 800cfc0:	dd2f      	ble.n	800d022 <st_sssa8_ch_nn_mat_mult_nt_t+0x78e>
 800cfc2:	f99a 2000 	ldrsb.w	r2, [sl]
 800cfc6:	f10e 0301 	add.w	r3, lr, #1
 800cfca:	9c07      	ldr	r4, [sp, #28]
 800cfcc:	f8bc 0000 	ldrh.w	r0, [ip]
 800cfd0:	f8bc 1002 	ldrh.w	r1, [ip, #2]
 800cfd4:	fb10 4002 	smlabb	r0, r0, r2, r4
 800cfd8:	9c08      	ldr	r4, [sp, #32]
 800cfda:	fb11 4402 	smlabb	r4, r1, r2, r4
 800cfde:	9a3a      	ldr	r2, [sp, #232]	; 0xe8
 800cfe0:	9007      	str	r0, [sp, #28]
 800cfe2:	429a      	cmp	r2, r3
 800cfe4:	9408      	str	r4, [sp, #32]
 800cfe6:	dd1c      	ble.n	800d022 <st_sssa8_ch_nn_mat_mult_nt_t+0x78e>
 800cfe8:	f99a 3001 	ldrsb.w	r3, [sl, #1]
 800cfec:	f10e 0e02 	add.w	lr, lr, #2
 800cff0:	f8bc 1004 	ldrh.w	r1, [ip, #4]
 800cff4:	f8bc 2006 	ldrh.w	r2, [ip, #6]
 800cff8:	fb11 0003 	smlabb	r0, r1, r3, r0
 800cffc:	fb12 4403 	smlabb	r4, r2, r3, r4
 800d000:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
 800d002:	9007      	str	r0, [sp, #28]
 800d004:	4573      	cmp	r3, lr
 800d006:	9408      	str	r4, [sp, #32]
 800d008:	dd0b      	ble.n	800d022 <st_sssa8_ch_nn_mat_mult_nt_t+0x78e>
 800d00a:	f99a 3002 	ldrsb.w	r3, [sl, #2]
 800d00e:	f8bc 2008 	ldrh.w	r2, [ip, #8]
 800d012:	f8bc 100a 	ldrh.w	r1, [ip, #10]
 800d016:	fb12 0203 	smlabb	r2, r2, r3, r0
 800d01a:	fb11 4303 	smlabb	r3, r1, r3, r4
 800d01e:	9207      	str	r2, [sp, #28]
 800d020:	9308      	str	r3, [sp, #32]
 800d022:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800d024:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800d026:	f933 3c02 	ldrsh.w	r3, [r3, #-2]
 800d02a:	f852 1c04 	ldr.w	r1, [r2, #-4]
 800d02e:	2b00      	cmp	r3, #0
 800d030:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800d032:	f852 2c04 	ldr.w	r2, [r2, #-4]
 800d036:	f340 808b 	ble.w	800d150 <st_sssa8_ch_nn_mat_mult_nt_t+0x8bc>
 800d03a:	9807      	ldr	r0, [sp, #28]
 800d03c:	0040      	lsls	r0, r0, #1
 800d03e:	fb50 2201 	smmla	r2, r0, r1, r2
 800d042:	fa42 f303 	asr.w	r3, r2, r3
 800d046:	f303 0307 	ssat	r3, #8, r3
 800d04a:	f88b 3000 	strb.w	r3, [fp]
 800d04e:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800d050:	f9b3 1000 	ldrsh.w	r1, [r3]
 800d054:	2900      	cmp	r1, #0
 800d056:	dd67      	ble.n	800d128 <st_sssa8_ch_nn_mat_mult_nt_t+0x894>
 800d058:	9b08      	ldr	r3, [sp, #32]
 800d05a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800d05c:	0058      	lsls	r0, r3, #1
 800d05e:	9b36      	ldr	r3, [sp, #216]	; 0xd8
 800d060:	461c      	mov	r4, r3
 800d062:	58a3      	ldr	r3, [r4, r2]
 800d064:	9c3c      	ldr	r4, [sp, #240]	; 0xf0
 800d066:	58a2      	ldr	r2, [r4, r2]
 800d068:	fb50 2303 	smmla	r3, r0, r3, r2
 800d06c:	410b      	asrs	r3, r1
 800d06e:	f303 0307 	ssat	r3, #8, r3
 800d072:	f88b 3001 	strb.w	r3, [fp, #1]
 800d076:	e65b      	b.n	800cd30 <st_sssa8_ch_nn_mat_mult_nt_t+0x49c>
 800d078:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
 800d07a:	2c00      	cmp	r4, #0
 800d07c:	f000 8084 	beq.w	800d188 <st_sssa8_ch_nn_mat_mult_nt_t+0x8f4>
 800d080:	2300      	movs	r3, #0
 800d082:	9a3d      	ldr	r2, [sp, #244]	; 0xf4
 800d084:	4619      	mov	r1, r3
 800d086:	f102 0010 	add.w	r0, r2, #16
 800d08a:	f930 5c10 	ldrsh.w	r5, [r0, #-16]
 800d08e:	3c01      	subs	r4, #1
 800d090:	f930 2c08 	ldrsh.w	r2, [r0, #-8]
 800d094:	f100 0010 	add.w	r0, r0, #16
 800d098:	eba1 0105 	sub.w	r1, r1, r5
 800d09c:	f930 5c1e 	ldrsh.w	r5, [r0, #-30]
 800d0a0:	eba3 0302 	sub.w	r3, r3, r2
 800d0a4:	f930 2c16 	ldrsh.w	r2, [r0, #-22]
 800d0a8:	eba1 0105 	sub.w	r1, r1, r5
 800d0ac:	f930 5c1c 	ldrsh.w	r5, [r0, #-28]
 800d0b0:	eba3 0302 	sub.w	r3, r3, r2
 800d0b4:	f930 2c14 	ldrsh.w	r2, [r0, #-20]
 800d0b8:	eba1 0105 	sub.w	r1, r1, r5
 800d0bc:	f930 5c1a 	ldrsh.w	r5, [r0, #-26]
 800d0c0:	eba3 0302 	sub.w	r3, r3, r2
 800d0c4:	f930 2c12 	ldrsh.w	r2, [r0, #-18]
 800d0c8:	eba1 0105 	sub.w	r1, r1, r5
 800d0cc:	eba3 0302 	sub.w	r3, r3, r2
 800d0d0:	d1db      	bne.n	800d08a <st_sssa8_ch_nn_mat_mult_nt_t+0x7f6>
 800d0d2:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800d0d4:	9d1c      	ldr	r5, [sp, #112]	; 0x70
 800d0d6:	b1cd      	cbz	r5, 800d10c <st_sssa8_ch_nn_mat_mult_nt_t+0x878>
 800d0d8:	f9b2 4000 	ldrsh.w	r4, [r2]
 800d0dc:	2d01      	cmp	r5, #1
 800d0de:	f9b2 0002 	ldrsh.w	r0, [r2, #2]
 800d0e2:	eba1 0104 	sub.w	r1, r1, r4
 800d0e6:	eba3 0300 	sub.w	r3, r3, r0
 800d0ea:	d00f      	beq.n	800d10c <st_sssa8_ch_nn_mat_mult_nt_t+0x878>
 800d0ec:	f9b2 4004 	ldrsh.w	r4, [r2, #4]
 800d0f0:	2d02      	cmp	r5, #2
 800d0f2:	f9b2 0006 	ldrsh.w	r0, [r2, #6]
 800d0f6:	eba1 0104 	sub.w	r1, r1, r4
 800d0fa:	eba3 0300 	sub.w	r3, r3, r0
 800d0fe:	d005      	beq.n	800d10c <st_sssa8_ch_nn_mat_mult_nt_t+0x878>
 800d100:	f9b2 0008 	ldrsh.w	r0, [r2, #8]
 800d104:	f9b2 200a 	ldrsh.w	r2, [r2, #10]
 800d108:	1a09      	subs	r1, r1, r0
 800d10a:	1a9b      	subs	r3, r3, r2
 800d10c:	9a3b      	ldr	r2, [sp, #236]	; 0xec
 800d10e:	fb02 f101 	mul.w	r1, r2, r1
 800d112:	fb02 f303 	mul.w	r3, r2, r3
 800d116:	e469      	b.n	800c9ec <st_sssa8_ch_nn_mat_mult_nt_t+0x158>
 800d118:	4632      	mov	r2, r6
 800d11a:	9b3d      	ldr	r3, [sp, #244]	; 0xf4
 800d11c:	e449      	b.n	800c9b2 <st_sssa8_ch_nn_mat_mult_nt_t+0x11e>
 800d11e:	f8dd a084 	ldr.w	sl, [sp, #132]	; 0x84
 800d122:	f8dd b05c 	ldr.w	fp, [sp, #92]	; 0x5c
 800d126:	e5ff      	b.n	800cd28 <st_sssa8_ch_nn_mat_mult_nt_t+0x494>
 800d128:	f1c1 0101 	rsb	r1, r1, #1
 800d12c:	9a08      	ldr	r2, [sp, #32]
 800d12e:	408a      	lsls	r2, r1
 800d130:	f302 021f 	ssat	r2, #32, r2
 800d134:	9b36      	ldr	r3, [sp, #216]	; 0xd8
 800d136:	9915      	ldr	r1, [sp, #84]	; 0x54
 800d138:	4618      	mov	r0, r3
 800d13a:	5843      	ldr	r3, [r0, r1]
 800d13c:	fb52 f213 	smmulr	r2, r2, r3
 800d140:	9b3c      	ldr	r3, [sp, #240]	; 0xf0
 800d142:	585b      	ldr	r3, [r3, r1]
 800d144:	4413      	add	r3, r2
 800d146:	f303 0307 	ssat	r3, #8, r3
 800d14a:	f88b 3001 	strb.w	r3, [fp, #1]
 800d14e:	e5ef      	b.n	800cd30 <st_sssa8_ch_nn_mat_mult_nt_t+0x49c>
 800d150:	f1c3 0301 	rsb	r3, r3, #1
 800d154:	9807      	ldr	r0, [sp, #28]
 800d156:	4098      	lsls	r0, r3
 800d158:	f300 031f 	ssat	r3, #32, r0
 800d15c:	fb53 f311 	smmulr	r3, r3, r1
 800d160:	4413      	add	r3, r2
 800d162:	f303 0307 	ssat	r3, #8, r3
 800d166:	f88b 3000 	strb.w	r3, [fp]
 800d16a:	e770      	b.n	800d04e <st_sssa8_ch_nn_mat_mult_nt_t+0x7ba>
 800d16c:	f1c3 0301 	rsb	r3, r3, #1
 800d170:	fa02 f303 	lsl.w	r3, r2, r3
 800d174:	f303 031f 	ssat	r3, #32, r3
 800d178:	fb53 f314 	smmulr	r3, r3, r4
 800d17c:	4403      	add	r3, r0
 800d17e:	f303 0307 	ssat	r3, #8, r3
 800d182:	f88a 3000 	strb.w	r3, [sl]
 800d186:	e635      	b.n	800cdf4 <st_sssa8_ch_nn_mat_mult_nt_t+0x560>
 800d188:	4621      	mov	r1, r4
 800d18a:	9a3d      	ldr	r2, [sp, #244]	; 0xf4
 800d18c:	4623      	mov	r3, r4
 800d18e:	e7a1      	b.n	800d0d4 <st_sssa8_ch_nn_mat_mult_nt_t+0x840>
 800d190:	f8dd c0f4 	ldr.w	ip, [sp, #244]	; 0xf4
 800d194:	f04f 0e00 	mov.w	lr, #0
 800d198:	e6db      	b.n	800cf52 <st_sssa8_ch_nn_mat_mult_nt_t+0x6be>
 800d19a:	bf00      	nop

0800d19c <st_int8_reordered_no_shift_zero>:
 800d19c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d19e:	ea5f 0e92 	movs.w	lr, r2, lsr #2
 800d1a2:	f9bd c014 	ldrsh.w	ip, [sp, #20]
 800d1a6:	d02e      	beq.n	800d206 <st_int8_reordered_no_shift_zero+0x6a>
 800d1a8:	eb00 078e 	add.w	r7, r0, lr, lsl #2
 800d1ac:	460e      	mov	r6, r1
 800d1ae:	f850 4b04 	ldr.w	r4, [r0], #4
 800d1b2:	ea4f 2534 	mov.w	r5, r4, ror #8
 800d1b6:	fa2f f585 	sxtb16	r5, r5
 800d1ba:	fad5 f503 	ssub16	r5, r5, r3
 800d1be:	fa2f f484 	sxtb16	r4, r4
 800d1c2:	fad4 f403 	ssub16	r4, r4, r3
 800d1c6:	42b8      	cmp	r0, r7
 800d1c8:	6034      	str	r4, [r6, #0]
 800d1ca:	6075      	str	r5, [r6, #4]
 800d1cc:	f106 0608 	add.w	r6, r6, #8
 800d1d0:	d1ed      	bne.n	800d1ae <st_int8_reordered_no_shift_zero+0x12>
 800d1d2:	eb01 01ce 	add.w	r1, r1, lr, lsl #3
 800d1d6:	f012 0203 	ands.w	r2, r2, #3
 800d1da:	d013      	beq.n	800d204 <st_int8_reordered_no_shift_zero+0x68>
 800d1dc:	f997 0000 	ldrsb.w	r0, [r7]
 800d1e0:	fa4f f38c 	sxtb.w	r3, ip
 800d1e4:	2a01      	cmp	r2, #1
 800d1e6:	eba0 0003 	sub.w	r0, r0, r3
 800d1ea:	8008      	strh	r0, [r1, #0]
 800d1ec:	d00a      	beq.n	800d204 <st_int8_reordered_no_shift_zero+0x68>
 800d1ee:	f997 0001 	ldrsb.w	r0, [r7, #1]
 800d1f2:	2a02      	cmp	r2, #2
 800d1f4:	eba0 0003 	sub.w	r0, r0, r3
 800d1f8:	8048      	strh	r0, [r1, #2]
 800d1fa:	d003      	beq.n	800d204 <st_int8_reordered_no_shift_zero+0x68>
 800d1fc:	f997 2002 	ldrsb.w	r2, [r7, #2]
 800d200:	1ad3      	subs	r3, r2, r3
 800d202:	808b      	strh	r3, [r1, #4]
 800d204:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d206:	4607      	mov	r7, r0
 800d208:	e7e5      	b.n	800d1d6 <st_int8_reordered_no_shift_zero+0x3a>
 800d20a:	bf00      	nop

0800d20c <st_int8_avepool>:
 800d20c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d210:	b099      	sub	sp, #100	; 0x64
 800d212:	4615      	mov	r5, r2
 800d214:	eec0 4a20 	vdiv.f32	s9, s0, s1
 800d218:	900b      	str	r0, [sp, #44]	; 0x2c
 800d21a:	f8bd 009c 	ldrh.w	r0, [sp, #156]	; 0x9c
 800d21e:	f8bd 40a8 	ldrh.w	r4, [sp, #168]	; 0xa8
 800d222:	9012      	str	r0, [sp, #72]	; 0x48
 800d224:	f8bd 00a0 	ldrh.w	r0, [sp, #160]	; 0xa0
 800d228:	9109      	str	r1, [sp, #36]	; 0x24
 800d22a:	9015      	str	r0, [sp, #84]	; 0x54
 800d22c:	f8bd 00a4 	ldrh.w	r0, [sp, #164]	; 0xa4
 800d230:	9416      	str	r4, [sp, #88]	; 0x58
 800d232:	900e      	str	r0, [sp, #56]	; 0x38
 800d234:	f99d 00ac 	ldrsb.w	r0, [sp, #172]	; 0xac
 800d238:	f8bd 7088 	ldrh.w	r7, [sp, #136]	; 0x88
 800d23c:	ee03 0a90 	vmov	s7, r0
 800d240:	f8bd 1090 	ldrh.w	r1, [sp, #144]	; 0x90
 800d244:	f99d 00b0 	ldrsb.w	r0, [sp, #176]	; 0xb0
 800d248:	e9cd 3202 	strd	r3, r2, [sp, #8]
 800d24c:	f8bd 308c 	ldrh.w	r3, [sp, #140]	; 0x8c
 800d250:	f8bd 2098 	ldrh.w	r2, [sp, #152]	; 0x98
 800d254:	9311      	str	r3, [sp, #68]	; 0x44
 800d256:	f8bd 3094 	ldrh.w	r3, [sp, #148]	; 0x94
 800d25a:	2c00      	cmp	r4, #0
 800d25c:	f000 80dd 	beq.w	800d41a <st_int8_avepool+0x20e>
 800d260:	1a89      	subs	r1, r1, r2
 800d262:	eeb4 0a60 	vcmp.f32	s0, s1
 800d266:	4252      	negs	r2, r2
 800d268:	425b      	negs	r3, r3
 800d26a:	b289      	uxth	r1, r1
 800d26c:	ee04 0a10 	vmov	s8, r0
 800d270:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d274:	f04f 0000 	mov.w	r0, #0
 800d278:	b29b      	uxth	r3, r3
 800d27a:	9113      	str	r1, [sp, #76]	; 0x4c
 800d27c:	b291      	uxth	r1, r2
 800d27e:	9014      	str	r0, [sp, #80]	; 0x50
 800d280:	9317      	str	r3, [sp, #92]	; 0x5c
 800d282:	4602      	mov	r2, r0
 800d284:	462b      	mov	r3, r5
 800d286:	9101      	str	r1, [sp, #4]
 800d288:	bf18      	it	ne
 800d28a:	4603      	movne	r3, r0
 800d28c:	fb05 fb07 	mul.w	fp, r5, r7
 800d290:	bf08      	it	eq
 800d292:	2301      	moveq	r3, #1
 800d294:	ee13 1a90 	vmov	r1, s7
 800d298:	ee14 0a10 	vmov	r0, s8
 800d29c:	ed9f 3a6d 	vldr	s6, [pc, #436]	; 800d454 <st_int8_avepool+0x248>
 800d2a0:	46da      	mov	sl, fp
 800d2a2:	46b9      	mov	r9, r7
 800d2a4:	4281      	cmp	r1, r0
 800d2a6:	bf14      	ite	ne
 800d2a8:	2300      	movne	r3, #0
 800d2aa:	f003 0301 	andeq.w	r3, r3, #1
 800d2ae:	9307      	str	r3, [sp, #28]
 800d2b0:	990e      	ldr	r1, [sp, #56]	; 0x38
 800d2b2:	2900      	cmp	r1, #0
 800d2b4:	f000 809e 	beq.w	800d3f4 <st_int8_avepool+0x1e8>
 800d2b8:	9813      	ldr	r0, [sp, #76]	; 0x4c
 800d2ba:	fb01 f202 	mul.w	r2, r1, r2
 800d2be:	9d01      	ldr	r5, [sp, #4]
 800d2c0:	2400      	movs	r4, #0
 800d2c2:	1e43      	subs	r3, r0, #1
 800d2c4:	920f      	str	r2, [sp, #60]	; 0x3c
 800d2c6:	fa0f fb85 	sxth.w	fp, r5
 800d2ca:	9a03      	ldr	r2, [sp, #12]
 800d2cc:	1b5b      	subs	r3, r3, r5
 800d2ce:	b201      	sxth	r1, r0
 800d2d0:	fb02 f20b 	mul.w	r2, r2, fp
 800d2d4:	464f      	mov	r7, r9
 800d2d6:	b29b      	uxth	r3, r3
 800d2d8:	9108      	str	r1, [sp, #32]
 800d2da:	9210      	str	r2, [sp, #64]	; 0x40
 800d2dc:	4622      	mov	r2, r4
 800d2de:	3301      	adds	r3, #1
 800d2e0:	9917      	ldr	r1, [sp, #92]	; 0x5c
 800d2e2:	940d      	str	r4, [sp, #52]	; 0x34
 800d2e4:	4699      	mov	r9, r3
 800d2e6:	910c      	str	r1, [sp, #48]	; 0x30
 800d2e8:	2f00      	cmp	r7, #0
 800d2ea:	d075      	beq.n	800d3d8 <st_int8_avepool+0x1cc>
 800d2ec:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d2ee:	eeb8 5ae3 	vcvt.f32.s32	s10, s7
 800d2f2:	990c      	ldr	r1, [sp, #48]	; 0x30
 800d2f4:	eef8 5ac4 	vcvt.f32.s32	s11, s8
 800d2f8:	441a      	add	r2, r3
 800d2fa:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d2fc:	fa0f f881 	sxth.w	r8, r1
 800d300:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 800d304:	185d      	adds	r5, r3, r1
 800d306:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d308:	2100      	movs	r1, #0
 800d30a:	fb07 f202 	mul.w	r2, r7, r2
 800d30e:	4443      	add	r3, r8
 800d310:	b22d      	sxth	r5, r5
 800d312:	9105      	str	r1, [sp, #20]
 800d314:	fb07 f303 	mul.w	r3, r7, r3
 800d318:	9206      	str	r2, [sp, #24]
 800d31a:	930a      	str	r3, [sp, #40]	; 0x28
 800d31c:	9104      	str	r1, [sp, #16]
 800d31e:	9b08      	ldr	r3, [sp, #32]
 800d320:	459b      	cmp	fp, r3
 800d322:	f280 8090 	bge.w	800d446 <st_int8_avepool+0x23a>
 800d326:	9b04      	ldr	r3, [sp, #16]
 800d328:	2400      	movs	r4, #0
 800d32a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d32c:	46a4      	mov	ip, r4
 800d32e:	46a6      	mov	lr, r4
 800d330:	189e      	adds	r6, r3, r2
 800d332:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d334:	441e      	add	r6, r3
 800d336:	45a8      	cmp	r8, r5
 800d338:	da1b      	bge.n	800d372 <st_int8_avepool+0x166>
 800d33a:	9b01      	ldr	r3, [sp, #4]
 800d33c:	9902      	ldr	r1, [sp, #8]
 800d33e:	191a      	adds	r2, r3, r4
 800d340:	eb0b 0304 	add.w	r3, fp, r4
 800d344:	43d2      	mvns	r2, r2
 800d346:	4299      	cmp	r1, r3
 800d348:	f3c2 32c0 	ubfx	r2, r2, #15, #1
 800d34c:	dd11      	ble.n	800d372 <st_int8_avepool+0x166>
 800d34e:	4631      	mov	r1, r6
 800d350:	4643      	mov	r3, r8
 800d352:	0418      	lsls	r0, r3, #16
 800d354:	d408      	bmi.n	800d368 <st_int8_avepool+0x15c>
 800d356:	b13a      	cbz	r2, 800d368 <st_int8_avepool+0x15c>
 800d358:	9803      	ldr	r0, [sp, #12]
 800d35a:	4298      	cmp	r0, r3
 800d35c:	dd04      	ble.n	800d368 <st_int8_avepool+0x15c>
 800d35e:	f991 0000 	ldrsb.w	r0, [r1]
 800d362:	f10c 0c01 	add.w	ip, ip, #1
 800d366:	4486      	add	lr, r0
 800d368:	3301      	adds	r3, #1
 800d36a:	4439      	add	r1, r7
 800d36c:	b218      	sxth	r0, r3
 800d36e:	4285      	cmp	r5, r0
 800d370:	dcef      	bgt.n	800d352 <st_int8_avepool+0x146>
 800d372:	3401      	adds	r4, #1
 800d374:	4456      	add	r6, sl
 800d376:	45a1      	cmp	r9, r4
 800d378:	d1dd      	bne.n	800d336 <st_int8_avepool+0x12a>
 800d37a:	9b07      	ldr	r3, [sp, #28]
 800d37c:	2b00      	cmp	r3, #0
 800d37e:	d14f      	bne.n	800d420 <st_int8_avepool+0x214>
 800d380:	ee07 ea90 	vmov	s15, lr
 800d384:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800d388:	ee07 ca90 	vmov	s15, ip
 800d38c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800d390:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d394:	ee77 7ac5 	vsub.f32	s15, s15, s10
 800d398:	eef0 6a65 	vmov.f32	s13, s11
 800d39c:	eebe 7a00 	vmov.f32	s14, #224	; 0xbf000000 -0.5
 800d3a0:	eee7 6aa4 	vfma.f32	s13, s15, s9
 800d3a4:	eef5 6ac0 	vcmpe.f32	s13, #0.0
 800d3a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d3ac:	fe26 7a07 	vselge.f32	s14, s12, s14
 800d3b0:	ee77 7a26 	vadd.f32	s15, s14, s13
 800d3b4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800d3b8:	ee17 3a90 	vmov	r3, s15
 800d3bc:	f303 0307 	ssat	r3, #8, r3
 800d3c0:	9906      	ldr	r1, [sp, #24]
 800d3c2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d3c4:	440a      	add	r2, r1
 800d3c6:	9904      	ldr	r1, [sp, #16]
 800d3c8:	5453      	strb	r3, [r2, r1]
 800d3ca:	9b05      	ldr	r3, [sp, #20]
 800d3cc:	3301      	adds	r3, #1
 800d3ce:	b21b      	sxth	r3, r3
 800d3d0:	42bb      	cmp	r3, r7
 800d3d2:	e9cd 3304 	strd	r3, r3, [sp, #16]
 800d3d6:	dba2      	blt.n	800d31e <st_int8_avepool+0x112>
 800d3d8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d3da:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d3dc:	9912      	ldr	r1, [sp, #72]	; 0x48
 800d3de:	3201      	adds	r2, #1
 800d3e0:	440b      	add	r3, r1
 800d3e2:	b212      	sxth	r2, r2
 800d3e4:	990e      	ldr	r1, [sp, #56]	; 0x38
 800d3e6:	b29b      	uxth	r3, r3
 800d3e8:	920d      	str	r2, [sp, #52]	; 0x34
 800d3ea:	428a      	cmp	r2, r1
 800d3ec:	930c      	str	r3, [sp, #48]	; 0x30
 800d3ee:	f6ff af7b 	blt.w	800d2e8 <st_int8_avepool+0xdc>
 800d3f2:	46b9      	mov	r9, r7
 800d3f4:	9b01      	ldr	r3, [sp, #4]
 800d3f6:	9815      	ldr	r0, [sp, #84]	; 0x54
 800d3f8:	461a      	mov	r2, r3
 800d3fa:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d3fc:	9914      	ldr	r1, [sp, #80]	; 0x50
 800d3fe:	4403      	add	r3, r0
 800d400:	4402      	add	r2, r0
 800d402:	3101      	adds	r1, #1
 800d404:	b29b      	uxth	r3, r3
 800d406:	b209      	sxth	r1, r1
 800d408:	9313      	str	r3, [sp, #76]	; 0x4c
 800d40a:	b292      	uxth	r2, r2
 800d40c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800d40e:	9201      	str	r2, [sp, #4]
 800d410:	460a      	mov	r2, r1
 800d412:	428b      	cmp	r3, r1
 800d414:	9114      	str	r1, [sp, #80]	; 0x50
 800d416:	f73f af4b 	bgt.w	800d2b0 <st_int8_avepool+0xa4>
 800d41a:	b019      	add	sp, #100	; 0x64
 800d41c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d420:	f1be 0f00 	cmp.w	lr, #0
 800d424:	db04      	blt.n	800d430 <st_int8_avepool+0x224>
 800d426:	eb0e 0e6c 	add.w	lr, lr, ip, asr #1
 800d42a:	fb9e f3fc 	sdiv	r3, lr, ip
 800d42e:	e7c5      	b.n	800d3bc <st_int8_avepool+0x1b0>
 800d430:	f1bc 0f00 	cmp.w	ip, #0
 800d434:	4663      	mov	r3, ip
 800d436:	bfb8      	it	lt
 800d438:	f10c 0301 	addlt.w	r3, ip, #1
 800d43c:	ebae 0363 	sub.w	r3, lr, r3, asr #1
 800d440:	fb93 f3fc 	sdiv	r3, r3, ip
 800d444:	e7ba      	b.n	800d3bc <st_int8_avepool+0x1b0>
 800d446:	9b07      	ldr	r3, [sp, #28]
 800d448:	b913      	cbnz	r3, 800d450 <st_int8_avepool+0x244>
 800d44a:	eef0 7a43 	vmov.f32	s15, s6
 800d44e:	e7a1      	b.n	800d394 <st_int8_avepool+0x188>
 800d450:	deff      	udf	#255	; 0xff
 800d452:	bf00      	nop
 800d454:	7fc00000 	.word	0x7fc00000

0800d458 <ai_array_to_buffer_fmt>:
 800d458:	f3c0 4343 	ubfx	r3, r0, #17, #4
 800d45c:	2b02      	cmp	r3, #2
 800d45e:	d01f      	beq.n	800d4a0 <ai_array_to_buffer_fmt+0x48>
 800d460:	f020 437e 	bic.w	r3, r0, #4261412864	; 0xfe000000
 800d464:	4a1b      	ldr	r2, [pc, #108]	; (800d4d4 <ai_array_to_buffer_fmt+0x7c>)
 800d466:	4293      	cmp	r3, r2
 800d468:	d00a      	beq.n	800d480 <ai_array_to_buffer_fmt+0x28>
 800d46a:	dc0d      	bgt.n	800d488 <ai_array_to_buffer_fmt+0x30>
 800d46c:	4a1a      	ldr	r2, [pc, #104]	; (800d4d8 <ai_array_to_buffer_fmt+0x80>)
 800d46e:	4293      	cmp	r3, r2
 800d470:	d006      	beq.n	800d480 <ai_array_to_buffer_fmt+0x28>
 800d472:	dd1d      	ble.n	800d4b0 <ai_array_to_buffer_fmt+0x58>
 800d474:	4a19      	ldr	r2, [pc, #100]	; (800d4dc <ai_array_to_buffer_fmt+0x84>)
 800d476:	4293      	cmp	r3, r2
 800d478:	d002      	beq.n	800d480 <ai_array_to_buffer_fmt+0x28>
 800d47a:	320f      	adds	r2, #15
 800d47c:	4293      	cmp	r3, r2
 800d47e:	d10d      	bne.n	800d49c <ai_array_to_buffer_fmt+0x44>
 800d480:	f000 40d0 	and.w	r0, r0, #1744830464	; 0x68000000
 800d484:	4318      	orrs	r0, r3
 800d486:	4770      	bx	lr
 800d488:	4a15      	ldr	r2, [pc, #84]	; (800d4e0 <ai_array_to_buffer_fmt+0x88>)
 800d48a:	4293      	cmp	r3, r2
 800d48c:	d0f8      	beq.n	800d480 <ai_array_to_buffer_fmt+0x28>
 800d48e:	dd18      	ble.n	800d4c2 <ai_array_to_buffer_fmt+0x6a>
 800d490:	4a14      	ldr	r2, [pc, #80]	; (800d4e4 <ai_array_to_buffer_fmt+0x8c>)
 800d492:	4293      	cmp	r3, r2
 800d494:	d0f4      	beq.n	800d480 <ai_array_to_buffer_fmt+0x28>
 800d496:	4a14      	ldr	r2, [pc, #80]	; (800d4e8 <ai_array_to_buffer_fmt+0x90>)
 800d498:	4293      	cmp	r3, r2
 800d49a:	d0f1      	beq.n	800d480 <ai_array_to_buffer_fmt+0x28>
 800d49c:	2340      	movs	r3, #64	; 0x40
 800d49e:	e7ef      	b.n	800d480 <ai_array_to_buffer_fmt+0x28>
 800d4a0:	4b12      	ldr	r3, [pc, #72]	; (800d4ec <ai_array_to_buffer_fmt+0x94>)
 800d4a2:	4003      	ands	r3, r0
 800d4a4:	f000 40d0 	and.w	r0, r0, #1744830464	; 0x68000000
 800d4a8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800d4ac:	4318      	orrs	r0, r3
 800d4ae:	4770      	bx	lr
 800d4b0:	f2a2 4207 	subw	r2, r2, #1031	; 0x407
 800d4b4:	4293      	cmp	r3, r2
 800d4b6:	d0e3      	beq.n	800d480 <ai_array_to_buffer_fmt+0x28>
 800d4b8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800d4bc:	4293      	cmp	r3, r2
 800d4be:	d0df      	beq.n	800d480 <ai_array_to_buffer_fmt+0x28>
 800d4c0:	e7ec      	b.n	800d49c <ai_array_to_buffer_fmt+0x44>
 800d4c2:	f5a2 6280 	sub.w	r2, r2, #1024	; 0x400
 800d4c6:	4293      	cmp	r3, r2
 800d4c8:	d0da      	beq.n	800d480 <ai_array_to_buffer_fmt+0x28>
 800d4ca:	3207      	adds	r2, #7
 800d4cc:	4293      	cmp	r3, r2
 800d4ce:	d0d7      	beq.n	800d480 <ai_array_to_buffer_fmt+0x28>
 800d4d0:	e7e4      	b.n	800d49c <ai_array_to_buffer_fmt+0x44>
 800d4d2:	bf00      	nop
 800d4d4:	00840040 	.word	0x00840040
 800d4d8:	00040447 	.word	0x00040447
 800d4dc:	00040840 	.word	0x00040840
 800d4e0:	00840840 	.word	0x00840840
 800d4e4:	0084084f 	.word	0x0084084f
 800d4e8:	01821040 	.word	0x01821040
 800d4ec:	00803fff 	.word	0x00803fff

0800d4f0 <ai_array_get_byte_size>:
 800d4f0:	b1e1      	cbz	r1, 800d52c <ai_array_get_byte_size+0x3c>
 800d4f2:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 800d4f6:	f3c0 5241 	ubfx	r2, r0, #21, #2
 800d4fa:	b410      	push	{r4}
 800d4fc:	f3c0 3482 	ubfx	r4, r0, #14, #3
 800d500:	f3c0 4043 	ubfx	r0, r0, #17, #4
 800d504:	4423      	add	r3, r4
 800d506:	2804      	cmp	r0, #4
 800d508:	fb01 f103 	mul.w	r1, r1, r3
 800d50c:	f101 0107 	add.w	r1, r1, #7
 800d510:	f021 0107 	bic.w	r1, r1, #7
 800d514:	fa21 f102 	lsr.w	r1, r1, r2
 800d518:	d00a      	beq.n	800d530 <ai_array_get_byte_size+0x40>
 800d51a:	2808      	cmp	r0, #8
 800d51c:	d101      	bne.n	800d522 <ai_array_get_byte_size+0x32>
 800d51e:	eb01 2103 	add.w	r1, r1, r3, lsl #8
 800d522:	3107      	adds	r1, #7
 800d524:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d528:	08c8      	lsrs	r0, r1, #3
 800d52a:	4770      	bx	lr
 800d52c:	4608      	mov	r0, r1
 800d52e:	4770      	bx	lr
 800d530:	eb01 1103 	add.w	r1, r1, r3, lsl #4
 800d534:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d538:	3107      	adds	r1, #7
 800d53a:	08c8      	lsrs	r0, r1, #3
 800d53c:	4770      	bx	lr
 800d53e:	bf00      	nop

0800d540 <core_tensor_clone>:
 800d540:	680b      	ldr	r3, [r1, #0]
 800d542:	6882      	ldr	r2, [r0, #8]
 800d544:	6003      	str	r3, [r0, #0]
 800d546:	684b      	ldr	r3, [r1, #4]
 800d548:	6043      	str	r3, [r0, #4]
 800d54a:	698b      	ldr	r3, [r1, #24]
 800d54c:	6183      	str	r3, [r0, #24]
 800d54e:	688b      	ldr	r3, [r1, #8]
 800d550:	f3c3 2317 	ubfx	r3, r3, #8, #24
 800d554:	f363 221f 	bfi	r2, r3, #8, #24
 800d558:	b410      	push	{r4}
 800d55a:	6082      	str	r2, [r0, #8]
 800d55c:	b15b      	cbz	r3, 800d576 <core_tensor_clone+0x36>
 800d55e:	2300      	movs	r3, #0
 800d560:	68cc      	ldr	r4, [r1, #12]
 800d562:	68c2      	ldr	r2, [r0, #12]
 800d564:	f854 4023 	ldr.w	r4, [r4, r3, lsl #2]
 800d568:	f842 4023 	str.w	r4, [r2, r3, lsl #2]
 800d56c:	3301      	adds	r3, #1
 800d56e:	6882      	ldr	r2, [r0, #8]
 800d570:	ebb3 2f12 	cmp.w	r3, r2, lsr #8
 800d574:	d3f4      	bcc.n	800d560 <core_tensor_clone+0x20>
 800d576:	690b      	ldr	r3, [r1, #16]
 800d578:	6902      	ldr	r2, [r0, #16]
 800d57a:	f3c3 2317 	ubfx	r3, r3, #8, #24
 800d57e:	f363 221f 	bfi	r2, r3, #8, #24
 800d582:	6102      	str	r2, [r0, #16]
 800d584:	b15b      	cbz	r3, 800d59e <core_tensor_clone+0x5e>
 800d586:	2300      	movs	r3, #0
 800d588:	694c      	ldr	r4, [r1, #20]
 800d58a:	6942      	ldr	r2, [r0, #20]
 800d58c:	f854 4023 	ldr.w	r4, [r4, r3, lsl #2]
 800d590:	f842 4023 	str.w	r4, [r2, r3, lsl #2]
 800d594:	3301      	adds	r3, #1
 800d596:	6902      	ldr	r2, [r0, #16]
 800d598:	ebb3 2f12 	cmp.w	r3, r2, lsr #8
 800d59c:	d3f4      	bcc.n	800d588 <core_tensor_clone+0x48>
 800d59e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d5a2:	4770      	bx	lr

0800d5a4 <core_array_clone>:
 800d5a4:	b410      	push	{r4}
 800d5a6:	4604      	mov	r4, r0
 800d5a8:	c90f      	ldmia	r1, {r0, r1, r2, r3}
 800d5aa:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800d5ae:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d5b2:	4770      	bx	lr

0800d5b4 <arm_copy_q7>:
 800d5b4:	b470      	push	{r4, r5, r6}
 800d5b6:	0896      	lsrs	r6, r2, #2
 800d5b8:	d01b      	beq.n	800d5f2 <arm_copy_q7+0x3e>
 800d5ba:	00b6      	lsls	r6, r6, #2
 800d5bc:	460b      	mov	r3, r1
 800d5be:	1985      	adds	r5, r0, r6
 800d5c0:	f850 4b04 	ldr.w	r4, [r0], #4
 800d5c4:	42a8      	cmp	r0, r5
 800d5c6:	f843 4b04 	str.w	r4, [r3], #4
 800d5ca:	d1f9      	bne.n	800d5c0 <arm_copy_q7+0xc>
 800d5cc:	4431      	add	r1, r6
 800d5ce:	f012 0203 	ands.w	r2, r2, #3
 800d5d2:	d00c      	beq.n	800d5ee <arm_copy_q7+0x3a>
 800d5d4:	f995 3000 	ldrsb.w	r3, [r5]
 800d5d8:	2a01      	cmp	r2, #1
 800d5da:	700b      	strb	r3, [r1, #0]
 800d5dc:	d007      	beq.n	800d5ee <arm_copy_q7+0x3a>
 800d5de:	f995 3001 	ldrsb.w	r3, [r5, #1]
 800d5e2:	2a02      	cmp	r2, #2
 800d5e4:	704b      	strb	r3, [r1, #1]
 800d5e6:	d002      	beq.n	800d5ee <arm_copy_q7+0x3a>
 800d5e8:	f995 3002 	ldrsb.w	r3, [r5, #2]
 800d5ec:	708b      	strb	r3, [r1, #2]
 800d5ee:	bc70      	pop	{r4, r5, r6}
 800d5f0:	4770      	bx	lr
 800d5f2:	4605      	mov	r5, r0
 800d5f4:	e7eb      	b.n	800d5ce <arm_copy_q7+0x1a>
 800d5f6:	bf00      	nop

0800d5f8 <arm_fill_q15>:
 800d5f8:	b470      	push	{r4, r5, r6}
 800d5fa:	b285      	uxth	r5, r0
 800d5fc:	0896      	lsrs	r6, r2, #2
 800d5fe:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 800d602:	d009      	beq.n	800d618 <arm_fill_q15+0x20>
 800d604:	460b      	mov	r3, r1
 800d606:	4634      	mov	r4, r6
 800d608:	3c01      	subs	r4, #1
 800d60a:	601d      	str	r5, [r3, #0]
 800d60c:	605d      	str	r5, [r3, #4]
 800d60e:	f103 0308 	add.w	r3, r3, #8
 800d612:	d1f9      	bne.n	800d608 <arm_fill_q15+0x10>
 800d614:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800d618:	f012 0203 	ands.w	r2, r2, #3
 800d61c:	d006      	beq.n	800d62c <arm_fill_q15+0x34>
 800d61e:	2a01      	cmp	r2, #1
 800d620:	8008      	strh	r0, [r1, #0]
 800d622:	d003      	beq.n	800d62c <arm_fill_q15+0x34>
 800d624:	2a02      	cmp	r2, #2
 800d626:	8048      	strh	r0, [r1, #2]
 800d628:	bf18      	it	ne
 800d62a:	8088      	strhne	r0, [r1, #4]
 800d62c:	bc70      	pop	{r4, r5, r6}
 800d62e:	4770      	bx	lr

0800d630 <__errno>:
 800d630:	4b01      	ldr	r3, [pc, #4]	; (800d638 <__errno+0x8>)
 800d632:	6818      	ldr	r0, [r3, #0]
 800d634:	4770      	bx	lr
 800d636:	bf00      	nop
 800d638:	200011c4 	.word	0x200011c4

0800d63c <__libc_init_array>:
 800d63c:	b570      	push	{r4, r5, r6, lr}
 800d63e:	4d0d      	ldr	r5, [pc, #52]	; (800d674 <__libc_init_array+0x38>)
 800d640:	4c0d      	ldr	r4, [pc, #52]	; (800d678 <__libc_init_array+0x3c>)
 800d642:	1b64      	subs	r4, r4, r5
 800d644:	10a4      	asrs	r4, r4, #2
 800d646:	2600      	movs	r6, #0
 800d648:	42a6      	cmp	r6, r4
 800d64a:	d109      	bne.n	800d660 <__libc_init_array+0x24>
 800d64c:	4d0b      	ldr	r5, [pc, #44]	; (800d67c <__libc_init_array+0x40>)
 800d64e:	4c0c      	ldr	r4, [pc, #48]	; (800d680 <__libc_init_array+0x44>)
 800d650:	f003 f90a 	bl	8010868 <_init>
 800d654:	1b64      	subs	r4, r4, r5
 800d656:	10a4      	asrs	r4, r4, #2
 800d658:	2600      	movs	r6, #0
 800d65a:	42a6      	cmp	r6, r4
 800d65c:	d105      	bne.n	800d66a <__libc_init_array+0x2e>
 800d65e:	bd70      	pop	{r4, r5, r6, pc}
 800d660:	f855 3b04 	ldr.w	r3, [r5], #4
 800d664:	4798      	blx	r3
 800d666:	3601      	adds	r6, #1
 800d668:	e7ee      	b.n	800d648 <__libc_init_array+0xc>
 800d66a:	f855 3b04 	ldr.w	r3, [r5], #4
 800d66e:	4798      	blx	r3
 800d670:	3601      	adds	r6, #1
 800d672:	e7f2      	b.n	800d65a <__libc_init_array+0x1e>
 800d674:	08011998 	.word	0x08011998
 800d678:	08011998 	.word	0x08011998
 800d67c:	08011998 	.word	0x08011998
 800d680:	0801199c 	.word	0x0801199c

0800d684 <malloc>:
 800d684:	4b02      	ldr	r3, [pc, #8]	; (800d690 <malloc+0xc>)
 800d686:	4601      	mov	r1, r0
 800d688:	6818      	ldr	r0, [r3, #0]
 800d68a:	f000 b88d 	b.w	800d7a8 <_malloc_r>
 800d68e:	bf00      	nop
 800d690:	200011c4 	.word	0x200011c4

0800d694 <free>:
 800d694:	4b02      	ldr	r3, [pc, #8]	; (800d6a0 <free+0xc>)
 800d696:	4601      	mov	r1, r0
 800d698:	6818      	ldr	r0, [r3, #0]
 800d69a:	f000 b819 	b.w	800d6d0 <_free_r>
 800d69e:	bf00      	nop
 800d6a0:	200011c4 	.word	0x200011c4

0800d6a4 <memcpy>:
 800d6a4:	440a      	add	r2, r1
 800d6a6:	4291      	cmp	r1, r2
 800d6a8:	f100 33ff 	add.w	r3, r0, #4294967295
 800d6ac:	d100      	bne.n	800d6b0 <memcpy+0xc>
 800d6ae:	4770      	bx	lr
 800d6b0:	b510      	push	{r4, lr}
 800d6b2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d6b6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d6ba:	4291      	cmp	r1, r2
 800d6bc:	d1f9      	bne.n	800d6b2 <memcpy+0xe>
 800d6be:	bd10      	pop	{r4, pc}

0800d6c0 <memset>:
 800d6c0:	4402      	add	r2, r0
 800d6c2:	4603      	mov	r3, r0
 800d6c4:	4293      	cmp	r3, r2
 800d6c6:	d100      	bne.n	800d6ca <memset+0xa>
 800d6c8:	4770      	bx	lr
 800d6ca:	f803 1b01 	strb.w	r1, [r3], #1
 800d6ce:	e7f9      	b.n	800d6c4 <memset+0x4>

0800d6d0 <_free_r>:
 800d6d0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d6d2:	2900      	cmp	r1, #0
 800d6d4:	d044      	beq.n	800d760 <_free_r+0x90>
 800d6d6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d6da:	9001      	str	r0, [sp, #4]
 800d6dc:	2b00      	cmp	r3, #0
 800d6de:	f1a1 0404 	sub.w	r4, r1, #4
 800d6e2:	bfb8      	it	lt
 800d6e4:	18e4      	addlt	r4, r4, r3
 800d6e6:	f001 fe99 	bl	800f41c <__malloc_lock>
 800d6ea:	4a1e      	ldr	r2, [pc, #120]	; (800d764 <_free_r+0x94>)
 800d6ec:	9801      	ldr	r0, [sp, #4]
 800d6ee:	6813      	ldr	r3, [r2, #0]
 800d6f0:	b933      	cbnz	r3, 800d700 <_free_r+0x30>
 800d6f2:	6063      	str	r3, [r4, #4]
 800d6f4:	6014      	str	r4, [r2, #0]
 800d6f6:	b003      	add	sp, #12
 800d6f8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d6fc:	f001 be94 	b.w	800f428 <__malloc_unlock>
 800d700:	42a3      	cmp	r3, r4
 800d702:	d908      	bls.n	800d716 <_free_r+0x46>
 800d704:	6825      	ldr	r5, [r4, #0]
 800d706:	1961      	adds	r1, r4, r5
 800d708:	428b      	cmp	r3, r1
 800d70a:	bf01      	itttt	eq
 800d70c:	6819      	ldreq	r1, [r3, #0]
 800d70e:	685b      	ldreq	r3, [r3, #4]
 800d710:	1949      	addeq	r1, r1, r5
 800d712:	6021      	streq	r1, [r4, #0]
 800d714:	e7ed      	b.n	800d6f2 <_free_r+0x22>
 800d716:	461a      	mov	r2, r3
 800d718:	685b      	ldr	r3, [r3, #4]
 800d71a:	b10b      	cbz	r3, 800d720 <_free_r+0x50>
 800d71c:	42a3      	cmp	r3, r4
 800d71e:	d9fa      	bls.n	800d716 <_free_r+0x46>
 800d720:	6811      	ldr	r1, [r2, #0]
 800d722:	1855      	adds	r5, r2, r1
 800d724:	42a5      	cmp	r5, r4
 800d726:	d10b      	bne.n	800d740 <_free_r+0x70>
 800d728:	6824      	ldr	r4, [r4, #0]
 800d72a:	4421      	add	r1, r4
 800d72c:	1854      	adds	r4, r2, r1
 800d72e:	42a3      	cmp	r3, r4
 800d730:	6011      	str	r1, [r2, #0]
 800d732:	d1e0      	bne.n	800d6f6 <_free_r+0x26>
 800d734:	681c      	ldr	r4, [r3, #0]
 800d736:	685b      	ldr	r3, [r3, #4]
 800d738:	6053      	str	r3, [r2, #4]
 800d73a:	4421      	add	r1, r4
 800d73c:	6011      	str	r1, [r2, #0]
 800d73e:	e7da      	b.n	800d6f6 <_free_r+0x26>
 800d740:	d902      	bls.n	800d748 <_free_r+0x78>
 800d742:	230c      	movs	r3, #12
 800d744:	6003      	str	r3, [r0, #0]
 800d746:	e7d6      	b.n	800d6f6 <_free_r+0x26>
 800d748:	6825      	ldr	r5, [r4, #0]
 800d74a:	1961      	adds	r1, r4, r5
 800d74c:	428b      	cmp	r3, r1
 800d74e:	bf04      	itt	eq
 800d750:	6819      	ldreq	r1, [r3, #0]
 800d752:	685b      	ldreq	r3, [r3, #4]
 800d754:	6063      	str	r3, [r4, #4]
 800d756:	bf04      	itt	eq
 800d758:	1949      	addeq	r1, r1, r5
 800d75a:	6021      	streq	r1, [r4, #0]
 800d75c:	6054      	str	r4, [r2, #4]
 800d75e:	e7ca      	b.n	800d6f6 <_free_r+0x26>
 800d760:	b003      	add	sp, #12
 800d762:	bd30      	pop	{r4, r5, pc}
 800d764:	2000fb04 	.word	0x2000fb04

0800d768 <sbrk_aligned>:
 800d768:	b570      	push	{r4, r5, r6, lr}
 800d76a:	4e0e      	ldr	r6, [pc, #56]	; (800d7a4 <sbrk_aligned+0x3c>)
 800d76c:	460c      	mov	r4, r1
 800d76e:	6831      	ldr	r1, [r6, #0]
 800d770:	4605      	mov	r5, r0
 800d772:	b911      	cbnz	r1, 800d77a <sbrk_aligned+0x12>
 800d774:	f000 fd44 	bl	800e200 <_sbrk_r>
 800d778:	6030      	str	r0, [r6, #0]
 800d77a:	4621      	mov	r1, r4
 800d77c:	4628      	mov	r0, r5
 800d77e:	f000 fd3f 	bl	800e200 <_sbrk_r>
 800d782:	1c43      	adds	r3, r0, #1
 800d784:	d00a      	beq.n	800d79c <sbrk_aligned+0x34>
 800d786:	1cc4      	adds	r4, r0, #3
 800d788:	f024 0403 	bic.w	r4, r4, #3
 800d78c:	42a0      	cmp	r0, r4
 800d78e:	d007      	beq.n	800d7a0 <sbrk_aligned+0x38>
 800d790:	1a21      	subs	r1, r4, r0
 800d792:	4628      	mov	r0, r5
 800d794:	f000 fd34 	bl	800e200 <_sbrk_r>
 800d798:	3001      	adds	r0, #1
 800d79a:	d101      	bne.n	800d7a0 <sbrk_aligned+0x38>
 800d79c:	f04f 34ff 	mov.w	r4, #4294967295
 800d7a0:	4620      	mov	r0, r4
 800d7a2:	bd70      	pop	{r4, r5, r6, pc}
 800d7a4:	2000fb08 	.word	0x2000fb08

0800d7a8 <_malloc_r>:
 800d7a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d7ac:	1ccd      	adds	r5, r1, #3
 800d7ae:	f025 0503 	bic.w	r5, r5, #3
 800d7b2:	3508      	adds	r5, #8
 800d7b4:	2d0c      	cmp	r5, #12
 800d7b6:	bf38      	it	cc
 800d7b8:	250c      	movcc	r5, #12
 800d7ba:	2d00      	cmp	r5, #0
 800d7bc:	4607      	mov	r7, r0
 800d7be:	db01      	blt.n	800d7c4 <_malloc_r+0x1c>
 800d7c0:	42a9      	cmp	r1, r5
 800d7c2:	d905      	bls.n	800d7d0 <_malloc_r+0x28>
 800d7c4:	230c      	movs	r3, #12
 800d7c6:	603b      	str	r3, [r7, #0]
 800d7c8:	2600      	movs	r6, #0
 800d7ca:	4630      	mov	r0, r6
 800d7cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d7d0:	4e2e      	ldr	r6, [pc, #184]	; (800d88c <_malloc_r+0xe4>)
 800d7d2:	f001 fe23 	bl	800f41c <__malloc_lock>
 800d7d6:	6833      	ldr	r3, [r6, #0]
 800d7d8:	461c      	mov	r4, r3
 800d7da:	bb34      	cbnz	r4, 800d82a <_malloc_r+0x82>
 800d7dc:	4629      	mov	r1, r5
 800d7de:	4638      	mov	r0, r7
 800d7e0:	f7ff ffc2 	bl	800d768 <sbrk_aligned>
 800d7e4:	1c43      	adds	r3, r0, #1
 800d7e6:	4604      	mov	r4, r0
 800d7e8:	d14d      	bne.n	800d886 <_malloc_r+0xde>
 800d7ea:	6834      	ldr	r4, [r6, #0]
 800d7ec:	4626      	mov	r6, r4
 800d7ee:	2e00      	cmp	r6, #0
 800d7f0:	d140      	bne.n	800d874 <_malloc_r+0xcc>
 800d7f2:	6823      	ldr	r3, [r4, #0]
 800d7f4:	4631      	mov	r1, r6
 800d7f6:	4638      	mov	r0, r7
 800d7f8:	eb04 0803 	add.w	r8, r4, r3
 800d7fc:	f000 fd00 	bl	800e200 <_sbrk_r>
 800d800:	4580      	cmp	r8, r0
 800d802:	d13a      	bne.n	800d87a <_malloc_r+0xd2>
 800d804:	6821      	ldr	r1, [r4, #0]
 800d806:	3503      	adds	r5, #3
 800d808:	1a6d      	subs	r5, r5, r1
 800d80a:	f025 0503 	bic.w	r5, r5, #3
 800d80e:	3508      	adds	r5, #8
 800d810:	2d0c      	cmp	r5, #12
 800d812:	bf38      	it	cc
 800d814:	250c      	movcc	r5, #12
 800d816:	4629      	mov	r1, r5
 800d818:	4638      	mov	r0, r7
 800d81a:	f7ff ffa5 	bl	800d768 <sbrk_aligned>
 800d81e:	3001      	adds	r0, #1
 800d820:	d02b      	beq.n	800d87a <_malloc_r+0xd2>
 800d822:	6823      	ldr	r3, [r4, #0]
 800d824:	442b      	add	r3, r5
 800d826:	6023      	str	r3, [r4, #0]
 800d828:	e00e      	b.n	800d848 <_malloc_r+0xa0>
 800d82a:	6822      	ldr	r2, [r4, #0]
 800d82c:	1b52      	subs	r2, r2, r5
 800d82e:	d41e      	bmi.n	800d86e <_malloc_r+0xc6>
 800d830:	2a0b      	cmp	r2, #11
 800d832:	d916      	bls.n	800d862 <_malloc_r+0xba>
 800d834:	1961      	adds	r1, r4, r5
 800d836:	42a3      	cmp	r3, r4
 800d838:	6025      	str	r5, [r4, #0]
 800d83a:	bf18      	it	ne
 800d83c:	6059      	strne	r1, [r3, #4]
 800d83e:	6863      	ldr	r3, [r4, #4]
 800d840:	bf08      	it	eq
 800d842:	6031      	streq	r1, [r6, #0]
 800d844:	5162      	str	r2, [r4, r5]
 800d846:	604b      	str	r3, [r1, #4]
 800d848:	4638      	mov	r0, r7
 800d84a:	f104 060b 	add.w	r6, r4, #11
 800d84e:	f001 fdeb 	bl	800f428 <__malloc_unlock>
 800d852:	f026 0607 	bic.w	r6, r6, #7
 800d856:	1d23      	adds	r3, r4, #4
 800d858:	1af2      	subs	r2, r6, r3
 800d85a:	d0b6      	beq.n	800d7ca <_malloc_r+0x22>
 800d85c:	1b9b      	subs	r3, r3, r6
 800d85e:	50a3      	str	r3, [r4, r2]
 800d860:	e7b3      	b.n	800d7ca <_malloc_r+0x22>
 800d862:	6862      	ldr	r2, [r4, #4]
 800d864:	42a3      	cmp	r3, r4
 800d866:	bf0c      	ite	eq
 800d868:	6032      	streq	r2, [r6, #0]
 800d86a:	605a      	strne	r2, [r3, #4]
 800d86c:	e7ec      	b.n	800d848 <_malloc_r+0xa0>
 800d86e:	4623      	mov	r3, r4
 800d870:	6864      	ldr	r4, [r4, #4]
 800d872:	e7b2      	b.n	800d7da <_malloc_r+0x32>
 800d874:	4634      	mov	r4, r6
 800d876:	6876      	ldr	r6, [r6, #4]
 800d878:	e7b9      	b.n	800d7ee <_malloc_r+0x46>
 800d87a:	230c      	movs	r3, #12
 800d87c:	603b      	str	r3, [r7, #0]
 800d87e:	4638      	mov	r0, r7
 800d880:	f001 fdd2 	bl	800f428 <__malloc_unlock>
 800d884:	e7a1      	b.n	800d7ca <_malloc_r+0x22>
 800d886:	6025      	str	r5, [r4, #0]
 800d888:	e7de      	b.n	800d848 <_malloc_r+0xa0>
 800d88a:	bf00      	nop
 800d88c:	2000fb04 	.word	0x2000fb04

0800d890 <__cvt>:
 800d890:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d892:	ed2d 8b02 	vpush	{d8}
 800d896:	eeb0 8b40 	vmov.f64	d8, d0
 800d89a:	b085      	sub	sp, #20
 800d89c:	4617      	mov	r7, r2
 800d89e:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800d8a0:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800d8a2:	ee18 2a90 	vmov	r2, s17
 800d8a6:	f025 0520 	bic.w	r5, r5, #32
 800d8aa:	2a00      	cmp	r2, #0
 800d8ac:	bfb6      	itet	lt
 800d8ae:	222d      	movlt	r2, #45	; 0x2d
 800d8b0:	2200      	movge	r2, #0
 800d8b2:	eeb1 8b40 	vneglt.f64	d8, d0
 800d8b6:	2d46      	cmp	r5, #70	; 0x46
 800d8b8:	460c      	mov	r4, r1
 800d8ba:	701a      	strb	r2, [r3, #0]
 800d8bc:	d004      	beq.n	800d8c8 <__cvt+0x38>
 800d8be:	2d45      	cmp	r5, #69	; 0x45
 800d8c0:	d100      	bne.n	800d8c4 <__cvt+0x34>
 800d8c2:	3401      	adds	r4, #1
 800d8c4:	2102      	movs	r1, #2
 800d8c6:	e000      	b.n	800d8ca <__cvt+0x3a>
 800d8c8:	2103      	movs	r1, #3
 800d8ca:	ab03      	add	r3, sp, #12
 800d8cc:	9301      	str	r3, [sp, #4]
 800d8ce:	ab02      	add	r3, sp, #8
 800d8d0:	9300      	str	r3, [sp, #0]
 800d8d2:	4622      	mov	r2, r4
 800d8d4:	4633      	mov	r3, r6
 800d8d6:	eeb0 0b48 	vmov.f64	d0, d8
 800d8da:	f000 fe0d 	bl	800e4f8 <_dtoa_r>
 800d8de:	2d47      	cmp	r5, #71	; 0x47
 800d8e0:	d101      	bne.n	800d8e6 <__cvt+0x56>
 800d8e2:	07fb      	lsls	r3, r7, #31
 800d8e4:	d51a      	bpl.n	800d91c <__cvt+0x8c>
 800d8e6:	2d46      	cmp	r5, #70	; 0x46
 800d8e8:	eb00 0204 	add.w	r2, r0, r4
 800d8ec:	d10c      	bne.n	800d908 <__cvt+0x78>
 800d8ee:	7803      	ldrb	r3, [r0, #0]
 800d8f0:	2b30      	cmp	r3, #48	; 0x30
 800d8f2:	d107      	bne.n	800d904 <__cvt+0x74>
 800d8f4:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800d8f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d8fc:	bf1c      	itt	ne
 800d8fe:	f1c4 0401 	rsbne	r4, r4, #1
 800d902:	6034      	strne	r4, [r6, #0]
 800d904:	6833      	ldr	r3, [r6, #0]
 800d906:	441a      	add	r2, r3
 800d908:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800d90c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d910:	bf08      	it	eq
 800d912:	9203      	streq	r2, [sp, #12]
 800d914:	2130      	movs	r1, #48	; 0x30
 800d916:	9b03      	ldr	r3, [sp, #12]
 800d918:	4293      	cmp	r3, r2
 800d91a:	d307      	bcc.n	800d92c <__cvt+0x9c>
 800d91c:	9b03      	ldr	r3, [sp, #12]
 800d91e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d920:	1a1b      	subs	r3, r3, r0
 800d922:	6013      	str	r3, [r2, #0]
 800d924:	b005      	add	sp, #20
 800d926:	ecbd 8b02 	vpop	{d8}
 800d92a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d92c:	1c5c      	adds	r4, r3, #1
 800d92e:	9403      	str	r4, [sp, #12]
 800d930:	7019      	strb	r1, [r3, #0]
 800d932:	e7f0      	b.n	800d916 <__cvt+0x86>

0800d934 <__exponent>:
 800d934:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d936:	4603      	mov	r3, r0
 800d938:	2900      	cmp	r1, #0
 800d93a:	bfb8      	it	lt
 800d93c:	4249      	neglt	r1, r1
 800d93e:	f803 2b02 	strb.w	r2, [r3], #2
 800d942:	bfb4      	ite	lt
 800d944:	222d      	movlt	r2, #45	; 0x2d
 800d946:	222b      	movge	r2, #43	; 0x2b
 800d948:	2909      	cmp	r1, #9
 800d94a:	7042      	strb	r2, [r0, #1]
 800d94c:	dd2a      	ble.n	800d9a4 <__exponent+0x70>
 800d94e:	f10d 0407 	add.w	r4, sp, #7
 800d952:	46a4      	mov	ip, r4
 800d954:	270a      	movs	r7, #10
 800d956:	46a6      	mov	lr, r4
 800d958:	460a      	mov	r2, r1
 800d95a:	fb91 f6f7 	sdiv	r6, r1, r7
 800d95e:	fb07 1516 	mls	r5, r7, r6, r1
 800d962:	3530      	adds	r5, #48	; 0x30
 800d964:	2a63      	cmp	r2, #99	; 0x63
 800d966:	f104 34ff 	add.w	r4, r4, #4294967295
 800d96a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800d96e:	4631      	mov	r1, r6
 800d970:	dcf1      	bgt.n	800d956 <__exponent+0x22>
 800d972:	3130      	adds	r1, #48	; 0x30
 800d974:	f1ae 0502 	sub.w	r5, lr, #2
 800d978:	f804 1c01 	strb.w	r1, [r4, #-1]
 800d97c:	1c44      	adds	r4, r0, #1
 800d97e:	4629      	mov	r1, r5
 800d980:	4561      	cmp	r1, ip
 800d982:	d30a      	bcc.n	800d99a <__exponent+0x66>
 800d984:	f10d 0209 	add.w	r2, sp, #9
 800d988:	eba2 020e 	sub.w	r2, r2, lr
 800d98c:	4565      	cmp	r5, ip
 800d98e:	bf88      	it	hi
 800d990:	2200      	movhi	r2, #0
 800d992:	4413      	add	r3, r2
 800d994:	1a18      	subs	r0, r3, r0
 800d996:	b003      	add	sp, #12
 800d998:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d99a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d99e:	f804 2f01 	strb.w	r2, [r4, #1]!
 800d9a2:	e7ed      	b.n	800d980 <__exponent+0x4c>
 800d9a4:	2330      	movs	r3, #48	; 0x30
 800d9a6:	3130      	adds	r1, #48	; 0x30
 800d9a8:	7083      	strb	r3, [r0, #2]
 800d9aa:	70c1      	strb	r1, [r0, #3]
 800d9ac:	1d03      	adds	r3, r0, #4
 800d9ae:	e7f1      	b.n	800d994 <__exponent+0x60>

0800d9b0 <_printf_float>:
 800d9b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d9b4:	b08b      	sub	sp, #44	; 0x2c
 800d9b6:	460c      	mov	r4, r1
 800d9b8:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 800d9bc:	4616      	mov	r6, r2
 800d9be:	461f      	mov	r7, r3
 800d9c0:	4605      	mov	r5, r0
 800d9c2:	f001 fcbf 	bl	800f344 <_localeconv_r>
 800d9c6:	f8d0 b000 	ldr.w	fp, [r0]
 800d9ca:	4658      	mov	r0, fp
 800d9cc:	f7f2 fc38 	bl	8000240 <strlen>
 800d9d0:	2300      	movs	r3, #0
 800d9d2:	9308      	str	r3, [sp, #32]
 800d9d4:	f8d8 3000 	ldr.w	r3, [r8]
 800d9d8:	f894 9018 	ldrb.w	r9, [r4, #24]
 800d9dc:	6822      	ldr	r2, [r4, #0]
 800d9de:	3307      	adds	r3, #7
 800d9e0:	f023 0307 	bic.w	r3, r3, #7
 800d9e4:	f103 0108 	add.w	r1, r3, #8
 800d9e8:	f8c8 1000 	str.w	r1, [r8]
 800d9ec:	4682      	mov	sl, r0
 800d9ee:	e9d3 0100 	ldrd	r0, r1, [r3]
 800d9f2:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 800d9f6:	ed9f 7b98 	vldr	d7, [pc, #608]	; 800dc58 <_printf_float+0x2a8>
 800d9fa:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 800d9fe:	eeb0 6bc0 	vabs.f64	d6, d0
 800da02:	eeb4 6b47 	vcmp.f64	d6, d7
 800da06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800da0a:	dd24      	ble.n	800da56 <_printf_float+0xa6>
 800da0c:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800da10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800da14:	d502      	bpl.n	800da1c <_printf_float+0x6c>
 800da16:	232d      	movs	r3, #45	; 0x2d
 800da18:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800da1c:	4b90      	ldr	r3, [pc, #576]	; (800dc60 <_printf_float+0x2b0>)
 800da1e:	4891      	ldr	r0, [pc, #580]	; (800dc64 <_printf_float+0x2b4>)
 800da20:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800da24:	bf94      	ite	ls
 800da26:	4698      	movls	r8, r3
 800da28:	4680      	movhi	r8, r0
 800da2a:	2303      	movs	r3, #3
 800da2c:	6123      	str	r3, [r4, #16]
 800da2e:	f022 0204 	bic.w	r2, r2, #4
 800da32:	2300      	movs	r3, #0
 800da34:	6022      	str	r2, [r4, #0]
 800da36:	9304      	str	r3, [sp, #16]
 800da38:	9700      	str	r7, [sp, #0]
 800da3a:	4633      	mov	r3, r6
 800da3c:	aa09      	add	r2, sp, #36	; 0x24
 800da3e:	4621      	mov	r1, r4
 800da40:	4628      	mov	r0, r5
 800da42:	f000 f9d3 	bl	800ddec <_printf_common>
 800da46:	3001      	adds	r0, #1
 800da48:	f040 808a 	bne.w	800db60 <_printf_float+0x1b0>
 800da4c:	f04f 30ff 	mov.w	r0, #4294967295
 800da50:	b00b      	add	sp, #44	; 0x2c
 800da52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800da56:	eeb4 0b40 	vcmp.f64	d0, d0
 800da5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800da5e:	d709      	bvc.n	800da74 <_printf_float+0xc4>
 800da60:	ee10 3a90 	vmov	r3, s1
 800da64:	2b00      	cmp	r3, #0
 800da66:	bfbc      	itt	lt
 800da68:	232d      	movlt	r3, #45	; 0x2d
 800da6a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800da6e:	487e      	ldr	r0, [pc, #504]	; (800dc68 <_printf_float+0x2b8>)
 800da70:	4b7e      	ldr	r3, [pc, #504]	; (800dc6c <_printf_float+0x2bc>)
 800da72:	e7d5      	b.n	800da20 <_printf_float+0x70>
 800da74:	6863      	ldr	r3, [r4, #4]
 800da76:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800da7a:	9104      	str	r1, [sp, #16]
 800da7c:	1c59      	adds	r1, r3, #1
 800da7e:	d13c      	bne.n	800dafa <_printf_float+0x14a>
 800da80:	2306      	movs	r3, #6
 800da82:	6063      	str	r3, [r4, #4]
 800da84:	2300      	movs	r3, #0
 800da86:	9303      	str	r3, [sp, #12]
 800da88:	ab08      	add	r3, sp, #32
 800da8a:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800da8e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800da92:	ab07      	add	r3, sp, #28
 800da94:	6861      	ldr	r1, [r4, #4]
 800da96:	9300      	str	r3, [sp, #0]
 800da98:	6022      	str	r2, [r4, #0]
 800da9a:	f10d 031b 	add.w	r3, sp, #27
 800da9e:	4628      	mov	r0, r5
 800daa0:	f7ff fef6 	bl	800d890 <__cvt>
 800daa4:	9b04      	ldr	r3, [sp, #16]
 800daa6:	9907      	ldr	r1, [sp, #28]
 800daa8:	2b47      	cmp	r3, #71	; 0x47
 800daaa:	4680      	mov	r8, r0
 800daac:	d108      	bne.n	800dac0 <_printf_float+0x110>
 800daae:	1cc8      	adds	r0, r1, #3
 800dab0:	db02      	blt.n	800dab8 <_printf_float+0x108>
 800dab2:	6863      	ldr	r3, [r4, #4]
 800dab4:	4299      	cmp	r1, r3
 800dab6:	dd41      	ble.n	800db3c <_printf_float+0x18c>
 800dab8:	f1a9 0902 	sub.w	r9, r9, #2
 800dabc:	fa5f f989 	uxtb.w	r9, r9
 800dac0:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800dac4:	d820      	bhi.n	800db08 <_printf_float+0x158>
 800dac6:	3901      	subs	r1, #1
 800dac8:	464a      	mov	r2, r9
 800daca:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800dace:	9107      	str	r1, [sp, #28]
 800dad0:	f7ff ff30 	bl	800d934 <__exponent>
 800dad4:	9a08      	ldr	r2, [sp, #32]
 800dad6:	9004      	str	r0, [sp, #16]
 800dad8:	1813      	adds	r3, r2, r0
 800dada:	2a01      	cmp	r2, #1
 800dadc:	6123      	str	r3, [r4, #16]
 800dade:	dc02      	bgt.n	800dae6 <_printf_float+0x136>
 800dae0:	6822      	ldr	r2, [r4, #0]
 800dae2:	07d2      	lsls	r2, r2, #31
 800dae4:	d501      	bpl.n	800daea <_printf_float+0x13a>
 800dae6:	3301      	adds	r3, #1
 800dae8:	6123      	str	r3, [r4, #16]
 800daea:	f89d 301b 	ldrb.w	r3, [sp, #27]
 800daee:	2b00      	cmp	r3, #0
 800daf0:	d0a2      	beq.n	800da38 <_printf_float+0x88>
 800daf2:	232d      	movs	r3, #45	; 0x2d
 800daf4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800daf8:	e79e      	b.n	800da38 <_printf_float+0x88>
 800dafa:	9904      	ldr	r1, [sp, #16]
 800dafc:	2947      	cmp	r1, #71	; 0x47
 800dafe:	d1c1      	bne.n	800da84 <_printf_float+0xd4>
 800db00:	2b00      	cmp	r3, #0
 800db02:	d1bf      	bne.n	800da84 <_printf_float+0xd4>
 800db04:	2301      	movs	r3, #1
 800db06:	e7bc      	b.n	800da82 <_printf_float+0xd2>
 800db08:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800db0c:	d118      	bne.n	800db40 <_printf_float+0x190>
 800db0e:	2900      	cmp	r1, #0
 800db10:	6863      	ldr	r3, [r4, #4]
 800db12:	dd0b      	ble.n	800db2c <_printf_float+0x17c>
 800db14:	6121      	str	r1, [r4, #16]
 800db16:	b913      	cbnz	r3, 800db1e <_printf_float+0x16e>
 800db18:	6822      	ldr	r2, [r4, #0]
 800db1a:	07d0      	lsls	r0, r2, #31
 800db1c:	d502      	bpl.n	800db24 <_printf_float+0x174>
 800db1e:	3301      	adds	r3, #1
 800db20:	440b      	add	r3, r1
 800db22:	6123      	str	r3, [r4, #16]
 800db24:	2300      	movs	r3, #0
 800db26:	65a1      	str	r1, [r4, #88]	; 0x58
 800db28:	9304      	str	r3, [sp, #16]
 800db2a:	e7de      	b.n	800daea <_printf_float+0x13a>
 800db2c:	b913      	cbnz	r3, 800db34 <_printf_float+0x184>
 800db2e:	6822      	ldr	r2, [r4, #0]
 800db30:	07d2      	lsls	r2, r2, #31
 800db32:	d501      	bpl.n	800db38 <_printf_float+0x188>
 800db34:	3302      	adds	r3, #2
 800db36:	e7f4      	b.n	800db22 <_printf_float+0x172>
 800db38:	2301      	movs	r3, #1
 800db3a:	e7f2      	b.n	800db22 <_printf_float+0x172>
 800db3c:	f04f 0967 	mov.w	r9, #103	; 0x67
 800db40:	9b08      	ldr	r3, [sp, #32]
 800db42:	4299      	cmp	r1, r3
 800db44:	db05      	blt.n	800db52 <_printf_float+0x1a2>
 800db46:	6823      	ldr	r3, [r4, #0]
 800db48:	6121      	str	r1, [r4, #16]
 800db4a:	07d8      	lsls	r0, r3, #31
 800db4c:	d5ea      	bpl.n	800db24 <_printf_float+0x174>
 800db4e:	1c4b      	adds	r3, r1, #1
 800db50:	e7e7      	b.n	800db22 <_printf_float+0x172>
 800db52:	2900      	cmp	r1, #0
 800db54:	bfd4      	ite	le
 800db56:	f1c1 0202 	rsble	r2, r1, #2
 800db5a:	2201      	movgt	r2, #1
 800db5c:	4413      	add	r3, r2
 800db5e:	e7e0      	b.n	800db22 <_printf_float+0x172>
 800db60:	6823      	ldr	r3, [r4, #0]
 800db62:	055a      	lsls	r2, r3, #21
 800db64:	d407      	bmi.n	800db76 <_printf_float+0x1c6>
 800db66:	6923      	ldr	r3, [r4, #16]
 800db68:	4642      	mov	r2, r8
 800db6a:	4631      	mov	r1, r6
 800db6c:	4628      	mov	r0, r5
 800db6e:	47b8      	blx	r7
 800db70:	3001      	adds	r0, #1
 800db72:	d12a      	bne.n	800dbca <_printf_float+0x21a>
 800db74:	e76a      	b.n	800da4c <_printf_float+0x9c>
 800db76:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800db7a:	f240 80e2 	bls.w	800dd42 <_printf_float+0x392>
 800db7e:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 800db82:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800db86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800db8a:	d133      	bne.n	800dbf4 <_printf_float+0x244>
 800db8c:	4a38      	ldr	r2, [pc, #224]	; (800dc70 <_printf_float+0x2c0>)
 800db8e:	2301      	movs	r3, #1
 800db90:	4631      	mov	r1, r6
 800db92:	4628      	mov	r0, r5
 800db94:	47b8      	blx	r7
 800db96:	3001      	adds	r0, #1
 800db98:	f43f af58 	beq.w	800da4c <_printf_float+0x9c>
 800db9c:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800dba0:	429a      	cmp	r2, r3
 800dba2:	db02      	blt.n	800dbaa <_printf_float+0x1fa>
 800dba4:	6823      	ldr	r3, [r4, #0]
 800dba6:	07d8      	lsls	r0, r3, #31
 800dba8:	d50f      	bpl.n	800dbca <_printf_float+0x21a>
 800dbaa:	4653      	mov	r3, sl
 800dbac:	465a      	mov	r2, fp
 800dbae:	4631      	mov	r1, r6
 800dbb0:	4628      	mov	r0, r5
 800dbb2:	47b8      	blx	r7
 800dbb4:	3001      	adds	r0, #1
 800dbb6:	f43f af49 	beq.w	800da4c <_printf_float+0x9c>
 800dbba:	f04f 0800 	mov.w	r8, #0
 800dbbe:	f104 091a 	add.w	r9, r4, #26
 800dbc2:	9b08      	ldr	r3, [sp, #32]
 800dbc4:	3b01      	subs	r3, #1
 800dbc6:	4543      	cmp	r3, r8
 800dbc8:	dc09      	bgt.n	800dbde <_printf_float+0x22e>
 800dbca:	6823      	ldr	r3, [r4, #0]
 800dbcc:	079b      	lsls	r3, r3, #30
 800dbce:	f100 8108 	bmi.w	800dde2 <_printf_float+0x432>
 800dbd2:	68e0      	ldr	r0, [r4, #12]
 800dbd4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dbd6:	4298      	cmp	r0, r3
 800dbd8:	bfb8      	it	lt
 800dbda:	4618      	movlt	r0, r3
 800dbdc:	e738      	b.n	800da50 <_printf_float+0xa0>
 800dbde:	2301      	movs	r3, #1
 800dbe0:	464a      	mov	r2, r9
 800dbe2:	4631      	mov	r1, r6
 800dbe4:	4628      	mov	r0, r5
 800dbe6:	47b8      	blx	r7
 800dbe8:	3001      	adds	r0, #1
 800dbea:	f43f af2f 	beq.w	800da4c <_printf_float+0x9c>
 800dbee:	f108 0801 	add.w	r8, r8, #1
 800dbf2:	e7e6      	b.n	800dbc2 <_printf_float+0x212>
 800dbf4:	9b07      	ldr	r3, [sp, #28]
 800dbf6:	2b00      	cmp	r3, #0
 800dbf8:	dc3c      	bgt.n	800dc74 <_printf_float+0x2c4>
 800dbfa:	4a1d      	ldr	r2, [pc, #116]	; (800dc70 <_printf_float+0x2c0>)
 800dbfc:	2301      	movs	r3, #1
 800dbfe:	4631      	mov	r1, r6
 800dc00:	4628      	mov	r0, r5
 800dc02:	47b8      	blx	r7
 800dc04:	3001      	adds	r0, #1
 800dc06:	f43f af21 	beq.w	800da4c <_printf_float+0x9c>
 800dc0a:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800dc0e:	4313      	orrs	r3, r2
 800dc10:	d102      	bne.n	800dc18 <_printf_float+0x268>
 800dc12:	6823      	ldr	r3, [r4, #0]
 800dc14:	07d9      	lsls	r1, r3, #31
 800dc16:	d5d8      	bpl.n	800dbca <_printf_float+0x21a>
 800dc18:	4653      	mov	r3, sl
 800dc1a:	465a      	mov	r2, fp
 800dc1c:	4631      	mov	r1, r6
 800dc1e:	4628      	mov	r0, r5
 800dc20:	47b8      	blx	r7
 800dc22:	3001      	adds	r0, #1
 800dc24:	f43f af12 	beq.w	800da4c <_printf_float+0x9c>
 800dc28:	f04f 0900 	mov.w	r9, #0
 800dc2c:	f104 0a1a 	add.w	sl, r4, #26
 800dc30:	9b07      	ldr	r3, [sp, #28]
 800dc32:	425b      	negs	r3, r3
 800dc34:	454b      	cmp	r3, r9
 800dc36:	dc01      	bgt.n	800dc3c <_printf_float+0x28c>
 800dc38:	9b08      	ldr	r3, [sp, #32]
 800dc3a:	e795      	b.n	800db68 <_printf_float+0x1b8>
 800dc3c:	2301      	movs	r3, #1
 800dc3e:	4652      	mov	r2, sl
 800dc40:	4631      	mov	r1, r6
 800dc42:	4628      	mov	r0, r5
 800dc44:	47b8      	blx	r7
 800dc46:	3001      	adds	r0, #1
 800dc48:	f43f af00 	beq.w	800da4c <_printf_float+0x9c>
 800dc4c:	f109 0901 	add.w	r9, r9, #1
 800dc50:	e7ee      	b.n	800dc30 <_printf_float+0x280>
 800dc52:	bf00      	nop
 800dc54:	f3af 8000 	nop.w
 800dc58:	ffffffff 	.word	0xffffffff
 800dc5c:	7fefffff 	.word	0x7fefffff
 800dc60:	08011344 	.word	0x08011344
 800dc64:	08011348 	.word	0x08011348
 800dc68:	08011350 	.word	0x08011350
 800dc6c:	0801134c 	.word	0x0801134c
 800dc70:	08011354 	.word	0x08011354
 800dc74:	9a08      	ldr	r2, [sp, #32]
 800dc76:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800dc78:	429a      	cmp	r2, r3
 800dc7a:	bfa8      	it	ge
 800dc7c:	461a      	movge	r2, r3
 800dc7e:	2a00      	cmp	r2, #0
 800dc80:	4691      	mov	r9, r2
 800dc82:	dc38      	bgt.n	800dcf6 <_printf_float+0x346>
 800dc84:	2300      	movs	r3, #0
 800dc86:	9305      	str	r3, [sp, #20]
 800dc88:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800dc8c:	f104 021a 	add.w	r2, r4, #26
 800dc90:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800dc92:	9905      	ldr	r1, [sp, #20]
 800dc94:	9304      	str	r3, [sp, #16]
 800dc96:	eba3 0309 	sub.w	r3, r3, r9
 800dc9a:	428b      	cmp	r3, r1
 800dc9c:	dc33      	bgt.n	800dd06 <_printf_float+0x356>
 800dc9e:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800dca2:	429a      	cmp	r2, r3
 800dca4:	db3c      	blt.n	800dd20 <_printf_float+0x370>
 800dca6:	6823      	ldr	r3, [r4, #0]
 800dca8:	07da      	lsls	r2, r3, #31
 800dcaa:	d439      	bmi.n	800dd20 <_printf_float+0x370>
 800dcac:	9b08      	ldr	r3, [sp, #32]
 800dcae:	9a04      	ldr	r2, [sp, #16]
 800dcb0:	9907      	ldr	r1, [sp, #28]
 800dcb2:	1a9a      	subs	r2, r3, r2
 800dcb4:	eba3 0901 	sub.w	r9, r3, r1
 800dcb8:	4591      	cmp	r9, r2
 800dcba:	bfa8      	it	ge
 800dcbc:	4691      	movge	r9, r2
 800dcbe:	f1b9 0f00 	cmp.w	r9, #0
 800dcc2:	dc35      	bgt.n	800dd30 <_printf_float+0x380>
 800dcc4:	f04f 0800 	mov.w	r8, #0
 800dcc8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800dccc:	f104 0a1a 	add.w	sl, r4, #26
 800dcd0:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800dcd4:	1a9b      	subs	r3, r3, r2
 800dcd6:	eba3 0309 	sub.w	r3, r3, r9
 800dcda:	4543      	cmp	r3, r8
 800dcdc:	f77f af75 	ble.w	800dbca <_printf_float+0x21a>
 800dce0:	2301      	movs	r3, #1
 800dce2:	4652      	mov	r2, sl
 800dce4:	4631      	mov	r1, r6
 800dce6:	4628      	mov	r0, r5
 800dce8:	47b8      	blx	r7
 800dcea:	3001      	adds	r0, #1
 800dcec:	f43f aeae 	beq.w	800da4c <_printf_float+0x9c>
 800dcf0:	f108 0801 	add.w	r8, r8, #1
 800dcf4:	e7ec      	b.n	800dcd0 <_printf_float+0x320>
 800dcf6:	4613      	mov	r3, r2
 800dcf8:	4631      	mov	r1, r6
 800dcfa:	4642      	mov	r2, r8
 800dcfc:	4628      	mov	r0, r5
 800dcfe:	47b8      	blx	r7
 800dd00:	3001      	adds	r0, #1
 800dd02:	d1bf      	bne.n	800dc84 <_printf_float+0x2d4>
 800dd04:	e6a2      	b.n	800da4c <_printf_float+0x9c>
 800dd06:	2301      	movs	r3, #1
 800dd08:	4631      	mov	r1, r6
 800dd0a:	4628      	mov	r0, r5
 800dd0c:	9204      	str	r2, [sp, #16]
 800dd0e:	47b8      	blx	r7
 800dd10:	3001      	adds	r0, #1
 800dd12:	f43f ae9b 	beq.w	800da4c <_printf_float+0x9c>
 800dd16:	9b05      	ldr	r3, [sp, #20]
 800dd18:	9a04      	ldr	r2, [sp, #16]
 800dd1a:	3301      	adds	r3, #1
 800dd1c:	9305      	str	r3, [sp, #20]
 800dd1e:	e7b7      	b.n	800dc90 <_printf_float+0x2e0>
 800dd20:	4653      	mov	r3, sl
 800dd22:	465a      	mov	r2, fp
 800dd24:	4631      	mov	r1, r6
 800dd26:	4628      	mov	r0, r5
 800dd28:	47b8      	blx	r7
 800dd2a:	3001      	adds	r0, #1
 800dd2c:	d1be      	bne.n	800dcac <_printf_float+0x2fc>
 800dd2e:	e68d      	b.n	800da4c <_printf_float+0x9c>
 800dd30:	9a04      	ldr	r2, [sp, #16]
 800dd32:	464b      	mov	r3, r9
 800dd34:	4442      	add	r2, r8
 800dd36:	4631      	mov	r1, r6
 800dd38:	4628      	mov	r0, r5
 800dd3a:	47b8      	blx	r7
 800dd3c:	3001      	adds	r0, #1
 800dd3e:	d1c1      	bne.n	800dcc4 <_printf_float+0x314>
 800dd40:	e684      	b.n	800da4c <_printf_float+0x9c>
 800dd42:	9a08      	ldr	r2, [sp, #32]
 800dd44:	2a01      	cmp	r2, #1
 800dd46:	dc01      	bgt.n	800dd4c <_printf_float+0x39c>
 800dd48:	07db      	lsls	r3, r3, #31
 800dd4a:	d537      	bpl.n	800ddbc <_printf_float+0x40c>
 800dd4c:	2301      	movs	r3, #1
 800dd4e:	4642      	mov	r2, r8
 800dd50:	4631      	mov	r1, r6
 800dd52:	4628      	mov	r0, r5
 800dd54:	47b8      	blx	r7
 800dd56:	3001      	adds	r0, #1
 800dd58:	f43f ae78 	beq.w	800da4c <_printf_float+0x9c>
 800dd5c:	4653      	mov	r3, sl
 800dd5e:	465a      	mov	r2, fp
 800dd60:	4631      	mov	r1, r6
 800dd62:	4628      	mov	r0, r5
 800dd64:	47b8      	blx	r7
 800dd66:	3001      	adds	r0, #1
 800dd68:	f43f ae70 	beq.w	800da4c <_printf_float+0x9c>
 800dd6c:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 800dd70:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800dd74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd78:	d01b      	beq.n	800ddb2 <_printf_float+0x402>
 800dd7a:	9b08      	ldr	r3, [sp, #32]
 800dd7c:	f108 0201 	add.w	r2, r8, #1
 800dd80:	3b01      	subs	r3, #1
 800dd82:	4631      	mov	r1, r6
 800dd84:	4628      	mov	r0, r5
 800dd86:	47b8      	blx	r7
 800dd88:	3001      	adds	r0, #1
 800dd8a:	d10e      	bne.n	800ddaa <_printf_float+0x3fa>
 800dd8c:	e65e      	b.n	800da4c <_printf_float+0x9c>
 800dd8e:	2301      	movs	r3, #1
 800dd90:	464a      	mov	r2, r9
 800dd92:	4631      	mov	r1, r6
 800dd94:	4628      	mov	r0, r5
 800dd96:	47b8      	blx	r7
 800dd98:	3001      	adds	r0, #1
 800dd9a:	f43f ae57 	beq.w	800da4c <_printf_float+0x9c>
 800dd9e:	f108 0801 	add.w	r8, r8, #1
 800dda2:	9b08      	ldr	r3, [sp, #32]
 800dda4:	3b01      	subs	r3, #1
 800dda6:	4543      	cmp	r3, r8
 800dda8:	dcf1      	bgt.n	800dd8e <_printf_float+0x3de>
 800ddaa:	9b04      	ldr	r3, [sp, #16]
 800ddac:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800ddb0:	e6db      	b.n	800db6a <_printf_float+0x1ba>
 800ddb2:	f04f 0800 	mov.w	r8, #0
 800ddb6:	f104 091a 	add.w	r9, r4, #26
 800ddba:	e7f2      	b.n	800dda2 <_printf_float+0x3f2>
 800ddbc:	2301      	movs	r3, #1
 800ddbe:	4642      	mov	r2, r8
 800ddc0:	e7df      	b.n	800dd82 <_printf_float+0x3d2>
 800ddc2:	2301      	movs	r3, #1
 800ddc4:	464a      	mov	r2, r9
 800ddc6:	4631      	mov	r1, r6
 800ddc8:	4628      	mov	r0, r5
 800ddca:	47b8      	blx	r7
 800ddcc:	3001      	adds	r0, #1
 800ddce:	f43f ae3d 	beq.w	800da4c <_printf_float+0x9c>
 800ddd2:	f108 0801 	add.w	r8, r8, #1
 800ddd6:	68e3      	ldr	r3, [r4, #12]
 800ddd8:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ddda:	1a5b      	subs	r3, r3, r1
 800dddc:	4543      	cmp	r3, r8
 800ddde:	dcf0      	bgt.n	800ddc2 <_printf_float+0x412>
 800dde0:	e6f7      	b.n	800dbd2 <_printf_float+0x222>
 800dde2:	f04f 0800 	mov.w	r8, #0
 800dde6:	f104 0919 	add.w	r9, r4, #25
 800ddea:	e7f4      	b.n	800ddd6 <_printf_float+0x426>

0800ddec <_printf_common>:
 800ddec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ddf0:	4616      	mov	r6, r2
 800ddf2:	4699      	mov	r9, r3
 800ddf4:	688a      	ldr	r2, [r1, #8]
 800ddf6:	690b      	ldr	r3, [r1, #16]
 800ddf8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800ddfc:	4293      	cmp	r3, r2
 800ddfe:	bfb8      	it	lt
 800de00:	4613      	movlt	r3, r2
 800de02:	6033      	str	r3, [r6, #0]
 800de04:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800de08:	4607      	mov	r7, r0
 800de0a:	460c      	mov	r4, r1
 800de0c:	b10a      	cbz	r2, 800de12 <_printf_common+0x26>
 800de0e:	3301      	adds	r3, #1
 800de10:	6033      	str	r3, [r6, #0]
 800de12:	6823      	ldr	r3, [r4, #0]
 800de14:	0699      	lsls	r1, r3, #26
 800de16:	bf42      	ittt	mi
 800de18:	6833      	ldrmi	r3, [r6, #0]
 800de1a:	3302      	addmi	r3, #2
 800de1c:	6033      	strmi	r3, [r6, #0]
 800de1e:	6825      	ldr	r5, [r4, #0]
 800de20:	f015 0506 	ands.w	r5, r5, #6
 800de24:	d106      	bne.n	800de34 <_printf_common+0x48>
 800de26:	f104 0a19 	add.w	sl, r4, #25
 800de2a:	68e3      	ldr	r3, [r4, #12]
 800de2c:	6832      	ldr	r2, [r6, #0]
 800de2e:	1a9b      	subs	r3, r3, r2
 800de30:	42ab      	cmp	r3, r5
 800de32:	dc26      	bgt.n	800de82 <_printf_common+0x96>
 800de34:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800de38:	1e13      	subs	r3, r2, #0
 800de3a:	6822      	ldr	r2, [r4, #0]
 800de3c:	bf18      	it	ne
 800de3e:	2301      	movne	r3, #1
 800de40:	0692      	lsls	r2, r2, #26
 800de42:	d42b      	bmi.n	800de9c <_printf_common+0xb0>
 800de44:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800de48:	4649      	mov	r1, r9
 800de4a:	4638      	mov	r0, r7
 800de4c:	47c0      	blx	r8
 800de4e:	3001      	adds	r0, #1
 800de50:	d01e      	beq.n	800de90 <_printf_common+0xa4>
 800de52:	6823      	ldr	r3, [r4, #0]
 800de54:	68e5      	ldr	r5, [r4, #12]
 800de56:	6832      	ldr	r2, [r6, #0]
 800de58:	f003 0306 	and.w	r3, r3, #6
 800de5c:	2b04      	cmp	r3, #4
 800de5e:	bf08      	it	eq
 800de60:	1aad      	subeq	r5, r5, r2
 800de62:	68a3      	ldr	r3, [r4, #8]
 800de64:	6922      	ldr	r2, [r4, #16]
 800de66:	bf0c      	ite	eq
 800de68:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800de6c:	2500      	movne	r5, #0
 800de6e:	4293      	cmp	r3, r2
 800de70:	bfc4      	itt	gt
 800de72:	1a9b      	subgt	r3, r3, r2
 800de74:	18ed      	addgt	r5, r5, r3
 800de76:	2600      	movs	r6, #0
 800de78:	341a      	adds	r4, #26
 800de7a:	42b5      	cmp	r5, r6
 800de7c:	d11a      	bne.n	800deb4 <_printf_common+0xc8>
 800de7e:	2000      	movs	r0, #0
 800de80:	e008      	b.n	800de94 <_printf_common+0xa8>
 800de82:	2301      	movs	r3, #1
 800de84:	4652      	mov	r2, sl
 800de86:	4649      	mov	r1, r9
 800de88:	4638      	mov	r0, r7
 800de8a:	47c0      	blx	r8
 800de8c:	3001      	adds	r0, #1
 800de8e:	d103      	bne.n	800de98 <_printf_common+0xac>
 800de90:	f04f 30ff 	mov.w	r0, #4294967295
 800de94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800de98:	3501      	adds	r5, #1
 800de9a:	e7c6      	b.n	800de2a <_printf_common+0x3e>
 800de9c:	18e1      	adds	r1, r4, r3
 800de9e:	1c5a      	adds	r2, r3, #1
 800dea0:	2030      	movs	r0, #48	; 0x30
 800dea2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800dea6:	4422      	add	r2, r4
 800dea8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800deac:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800deb0:	3302      	adds	r3, #2
 800deb2:	e7c7      	b.n	800de44 <_printf_common+0x58>
 800deb4:	2301      	movs	r3, #1
 800deb6:	4622      	mov	r2, r4
 800deb8:	4649      	mov	r1, r9
 800deba:	4638      	mov	r0, r7
 800debc:	47c0      	blx	r8
 800debe:	3001      	adds	r0, #1
 800dec0:	d0e6      	beq.n	800de90 <_printf_common+0xa4>
 800dec2:	3601      	adds	r6, #1
 800dec4:	e7d9      	b.n	800de7a <_printf_common+0x8e>
	...

0800dec8 <_printf_i>:
 800dec8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800decc:	7e0f      	ldrb	r7, [r1, #24]
 800dece:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800ded0:	2f78      	cmp	r7, #120	; 0x78
 800ded2:	4691      	mov	r9, r2
 800ded4:	4680      	mov	r8, r0
 800ded6:	460c      	mov	r4, r1
 800ded8:	469a      	mov	sl, r3
 800deda:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800dede:	d807      	bhi.n	800def0 <_printf_i+0x28>
 800dee0:	2f62      	cmp	r7, #98	; 0x62
 800dee2:	d80a      	bhi.n	800defa <_printf_i+0x32>
 800dee4:	2f00      	cmp	r7, #0
 800dee6:	f000 80d8 	beq.w	800e09a <_printf_i+0x1d2>
 800deea:	2f58      	cmp	r7, #88	; 0x58
 800deec:	f000 80a3 	beq.w	800e036 <_printf_i+0x16e>
 800def0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800def4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800def8:	e03a      	b.n	800df70 <_printf_i+0xa8>
 800defa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800defe:	2b15      	cmp	r3, #21
 800df00:	d8f6      	bhi.n	800def0 <_printf_i+0x28>
 800df02:	a101      	add	r1, pc, #4	; (adr r1, 800df08 <_printf_i+0x40>)
 800df04:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800df08:	0800df61 	.word	0x0800df61
 800df0c:	0800df75 	.word	0x0800df75
 800df10:	0800def1 	.word	0x0800def1
 800df14:	0800def1 	.word	0x0800def1
 800df18:	0800def1 	.word	0x0800def1
 800df1c:	0800def1 	.word	0x0800def1
 800df20:	0800df75 	.word	0x0800df75
 800df24:	0800def1 	.word	0x0800def1
 800df28:	0800def1 	.word	0x0800def1
 800df2c:	0800def1 	.word	0x0800def1
 800df30:	0800def1 	.word	0x0800def1
 800df34:	0800e081 	.word	0x0800e081
 800df38:	0800dfa5 	.word	0x0800dfa5
 800df3c:	0800e063 	.word	0x0800e063
 800df40:	0800def1 	.word	0x0800def1
 800df44:	0800def1 	.word	0x0800def1
 800df48:	0800e0a3 	.word	0x0800e0a3
 800df4c:	0800def1 	.word	0x0800def1
 800df50:	0800dfa5 	.word	0x0800dfa5
 800df54:	0800def1 	.word	0x0800def1
 800df58:	0800def1 	.word	0x0800def1
 800df5c:	0800e06b 	.word	0x0800e06b
 800df60:	682b      	ldr	r3, [r5, #0]
 800df62:	1d1a      	adds	r2, r3, #4
 800df64:	681b      	ldr	r3, [r3, #0]
 800df66:	602a      	str	r2, [r5, #0]
 800df68:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800df6c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800df70:	2301      	movs	r3, #1
 800df72:	e0a3      	b.n	800e0bc <_printf_i+0x1f4>
 800df74:	6820      	ldr	r0, [r4, #0]
 800df76:	6829      	ldr	r1, [r5, #0]
 800df78:	0606      	lsls	r6, r0, #24
 800df7a:	f101 0304 	add.w	r3, r1, #4
 800df7e:	d50a      	bpl.n	800df96 <_printf_i+0xce>
 800df80:	680e      	ldr	r6, [r1, #0]
 800df82:	602b      	str	r3, [r5, #0]
 800df84:	2e00      	cmp	r6, #0
 800df86:	da03      	bge.n	800df90 <_printf_i+0xc8>
 800df88:	232d      	movs	r3, #45	; 0x2d
 800df8a:	4276      	negs	r6, r6
 800df8c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800df90:	485e      	ldr	r0, [pc, #376]	; (800e10c <_printf_i+0x244>)
 800df92:	230a      	movs	r3, #10
 800df94:	e019      	b.n	800dfca <_printf_i+0x102>
 800df96:	680e      	ldr	r6, [r1, #0]
 800df98:	602b      	str	r3, [r5, #0]
 800df9a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800df9e:	bf18      	it	ne
 800dfa0:	b236      	sxthne	r6, r6
 800dfa2:	e7ef      	b.n	800df84 <_printf_i+0xbc>
 800dfa4:	682b      	ldr	r3, [r5, #0]
 800dfa6:	6820      	ldr	r0, [r4, #0]
 800dfa8:	1d19      	adds	r1, r3, #4
 800dfaa:	6029      	str	r1, [r5, #0]
 800dfac:	0601      	lsls	r1, r0, #24
 800dfae:	d501      	bpl.n	800dfb4 <_printf_i+0xec>
 800dfb0:	681e      	ldr	r6, [r3, #0]
 800dfb2:	e002      	b.n	800dfba <_printf_i+0xf2>
 800dfb4:	0646      	lsls	r6, r0, #25
 800dfb6:	d5fb      	bpl.n	800dfb0 <_printf_i+0xe8>
 800dfb8:	881e      	ldrh	r6, [r3, #0]
 800dfba:	4854      	ldr	r0, [pc, #336]	; (800e10c <_printf_i+0x244>)
 800dfbc:	2f6f      	cmp	r7, #111	; 0x6f
 800dfbe:	bf0c      	ite	eq
 800dfc0:	2308      	moveq	r3, #8
 800dfc2:	230a      	movne	r3, #10
 800dfc4:	2100      	movs	r1, #0
 800dfc6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800dfca:	6865      	ldr	r5, [r4, #4]
 800dfcc:	60a5      	str	r5, [r4, #8]
 800dfce:	2d00      	cmp	r5, #0
 800dfd0:	bfa2      	ittt	ge
 800dfd2:	6821      	ldrge	r1, [r4, #0]
 800dfd4:	f021 0104 	bicge.w	r1, r1, #4
 800dfd8:	6021      	strge	r1, [r4, #0]
 800dfda:	b90e      	cbnz	r6, 800dfe0 <_printf_i+0x118>
 800dfdc:	2d00      	cmp	r5, #0
 800dfde:	d04d      	beq.n	800e07c <_printf_i+0x1b4>
 800dfe0:	4615      	mov	r5, r2
 800dfe2:	fbb6 f1f3 	udiv	r1, r6, r3
 800dfe6:	fb03 6711 	mls	r7, r3, r1, r6
 800dfea:	5dc7      	ldrb	r7, [r0, r7]
 800dfec:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800dff0:	4637      	mov	r7, r6
 800dff2:	42bb      	cmp	r3, r7
 800dff4:	460e      	mov	r6, r1
 800dff6:	d9f4      	bls.n	800dfe2 <_printf_i+0x11a>
 800dff8:	2b08      	cmp	r3, #8
 800dffa:	d10b      	bne.n	800e014 <_printf_i+0x14c>
 800dffc:	6823      	ldr	r3, [r4, #0]
 800dffe:	07de      	lsls	r6, r3, #31
 800e000:	d508      	bpl.n	800e014 <_printf_i+0x14c>
 800e002:	6923      	ldr	r3, [r4, #16]
 800e004:	6861      	ldr	r1, [r4, #4]
 800e006:	4299      	cmp	r1, r3
 800e008:	bfde      	ittt	le
 800e00a:	2330      	movle	r3, #48	; 0x30
 800e00c:	f805 3c01 	strble.w	r3, [r5, #-1]
 800e010:	f105 35ff 	addle.w	r5, r5, #4294967295
 800e014:	1b52      	subs	r2, r2, r5
 800e016:	6122      	str	r2, [r4, #16]
 800e018:	f8cd a000 	str.w	sl, [sp]
 800e01c:	464b      	mov	r3, r9
 800e01e:	aa03      	add	r2, sp, #12
 800e020:	4621      	mov	r1, r4
 800e022:	4640      	mov	r0, r8
 800e024:	f7ff fee2 	bl	800ddec <_printf_common>
 800e028:	3001      	adds	r0, #1
 800e02a:	d14c      	bne.n	800e0c6 <_printf_i+0x1fe>
 800e02c:	f04f 30ff 	mov.w	r0, #4294967295
 800e030:	b004      	add	sp, #16
 800e032:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e036:	4835      	ldr	r0, [pc, #212]	; (800e10c <_printf_i+0x244>)
 800e038:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800e03c:	6829      	ldr	r1, [r5, #0]
 800e03e:	6823      	ldr	r3, [r4, #0]
 800e040:	f851 6b04 	ldr.w	r6, [r1], #4
 800e044:	6029      	str	r1, [r5, #0]
 800e046:	061d      	lsls	r5, r3, #24
 800e048:	d514      	bpl.n	800e074 <_printf_i+0x1ac>
 800e04a:	07df      	lsls	r7, r3, #31
 800e04c:	bf44      	itt	mi
 800e04e:	f043 0320 	orrmi.w	r3, r3, #32
 800e052:	6023      	strmi	r3, [r4, #0]
 800e054:	b91e      	cbnz	r6, 800e05e <_printf_i+0x196>
 800e056:	6823      	ldr	r3, [r4, #0]
 800e058:	f023 0320 	bic.w	r3, r3, #32
 800e05c:	6023      	str	r3, [r4, #0]
 800e05e:	2310      	movs	r3, #16
 800e060:	e7b0      	b.n	800dfc4 <_printf_i+0xfc>
 800e062:	6823      	ldr	r3, [r4, #0]
 800e064:	f043 0320 	orr.w	r3, r3, #32
 800e068:	6023      	str	r3, [r4, #0]
 800e06a:	2378      	movs	r3, #120	; 0x78
 800e06c:	4828      	ldr	r0, [pc, #160]	; (800e110 <_printf_i+0x248>)
 800e06e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800e072:	e7e3      	b.n	800e03c <_printf_i+0x174>
 800e074:	0659      	lsls	r1, r3, #25
 800e076:	bf48      	it	mi
 800e078:	b2b6      	uxthmi	r6, r6
 800e07a:	e7e6      	b.n	800e04a <_printf_i+0x182>
 800e07c:	4615      	mov	r5, r2
 800e07e:	e7bb      	b.n	800dff8 <_printf_i+0x130>
 800e080:	682b      	ldr	r3, [r5, #0]
 800e082:	6826      	ldr	r6, [r4, #0]
 800e084:	6961      	ldr	r1, [r4, #20]
 800e086:	1d18      	adds	r0, r3, #4
 800e088:	6028      	str	r0, [r5, #0]
 800e08a:	0635      	lsls	r5, r6, #24
 800e08c:	681b      	ldr	r3, [r3, #0]
 800e08e:	d501      	bpl.n	800e094 <_printf_i+0x1cc>
 800e090:	6019      	str	r1, [r3, #0]
 800e092:	e002      	b.n	800e09a <_printf_i+0x1d2>
 800e094:	0670      	lsls	r0, r6, #25
 800e096:	d5fb      	bpl.n	800e090 <_printf_i+0x1c8>
 800e098:	8019      	strh	r1, [r3, #0]
 800e09a:	2300      	movs	r3, #0
 800e09c:	6123      	str	r3, [r4, #16]
 800e09e:	4615      	mov	r5, r2
 800e0a0:	e7ba      	b.n	800e018 <_printf_i+0x150>
 800e0a2:	682b      	ldr	r3, [r5, #0]
 800e0a4:	1d1a      	adds	r2, r3, #4
 800e0a6:	602a      	str	r2, [r5, #0]
 800e0a8:	681d      	ldr	r5, [r3, #0]
 800e0aa:	6862      	ldr	r2, [r4, #4]
 800e0ac:	2100      	movs	r1, #0
 800e0ae:	4628      	mov	r0, r5
 800e0b0:	f7f2 f8ce 	bl	8000250 <memchr>
 800e0b4:	b108      	cbz	r0, 800e0ba <_printf_i+0x1f2>
 800e0b6:	1b40      	subs	r0, r0, r5
 800e0b8:	6060      	str	r0, [r4, #4]
 800e0ba:	6863      	ldr	r3, [r4, #4]
 800e0bc:	6123      	str	r3, [r4, #16]
 800e0be:	2300      	movs	r3, #0
 800e0c0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e0c4:	e7a8      	b.n	800e018 <_printf_i+0x150>
 800e0c6:	6923      	ldr	r3, [r4, #16]
 800e0c8:	462a      	mov	r2, r5
 800e0ca:	4649      	mov	r1, r9
 800e0cc:	4640      	mov	r0, r8
 800e0ce:	47d0      	blx	sl
 800e0d0:	3001      	adds	r0, #1
 800e0d2:	d0ab      	beq.n	800e02c <_printf_i+0x164>
 800e0d4:	6823      	ldr	r3, [r4, #0]
 800e0d6:	079b      	lsls	r3, r3, #30
 800e0d8:	d413      	bmi.n	800e102 <_printf_i+0x23a>
 800e0da:	68e0      	ldr	r0, [r4, #12]
 800e0dc:	9b03      	ldr	r3, [sp, #12]
 800e0de:	4298      	cmp	r0, r3
 800e0e0:	bfb8      	it	lt
 800e0e2:	4618      	movlt	r0, r3
 800e0e4:	e7a4      	b.n	800e030 <_printf_i+0x168>
 800e0e6:	2301      	movs	r3, #1
 800e0e8:	4632      	mov	r2, r6
 800e0ea:	4649      	mov	r1, r9
 800e0ec:	4640      	mov	r0, r8
 800e0ee:	47d0      	blx	sl
 800e0f0:	3001      	adds	r0, #1
 800e0f2:	d09b      	beq.n	800e02c <_printf_i+0x164>
 800e0f4:	3501      	adds	r5, #1
 800e0f6:	68e3      	ldr	r3, [r4, #12]
 800e0f8:	9903      	ldr	r1, [sp, #12]
 800e0fa:	1a5b      	subs	r3, r3, r1
 800e0fc:	42ab      	cmp	r3, r5
 800e0fe:	dcf2      	bgt.n	800e0e6 <_printf_i+0x21e>
 800e100:	e7eb      	b.n	800e0da <_printf_i+0x212>
 800e102:	2500      	movs	r5, #0
 800e104:	f104 0619 	add.w	r6, r4, #25
 800e108:	e7f5      	b.n	800e0f6 <_printf_i+0x22e>
 800e10a:	bf00      	nop
 800e10c:	08011356 	.word	0x08011356
 800e110:	08011367 	.word	0x08011367

0800e114 <_puts_r>:
 800e114:	b570      	push	{r4, r5, r6, lr}
 800e116:	460e      	mov	r6, r1
 800e118:	4605      	mov	r5, r0
 800e11a:	b118      	cbz	r0, 800e124 <_puts_r+0x10>
 800e11c:	6983      	ldr	r3, [r0, #24]
 800e11e:	b90b      	cbnz	r3, 800e124 <_puts_r+0x10>
 800e120:	f001 f872 	bl	800f208 <__sinit>
 800e124:	69ab      	ldr	r3, [r5, #24]
 800e126:	68ac      	ldr	r4, [r5, #8]
 800e128:	b913      	cbnz	r3, 800e130 <_puts_r+0x1c>
 800e12a:	4628      	mov	r0, r5
 800e12c:	f001 f86c 	bl	800f208 <__sinit>
 800e130:	4b2c      	ldr	r3, [pc, #176]	; (800e1e4 <_puts_r+0xd0>)
 800e132:	429c      	cmp	r4, r3
 800e134:	d120      	bne.n	800e178 <_puts_r+0x64>
 800e136:	686c      	ldr	r4, [r5, #4]
 800e138:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e13a:	07db      	lsls	r3, r3, #31
 800e13c:	d405      	bmi.n	800e14a <_puts_r+0x36>
 800e13e:	89a3      	ldrh	r3, [r4, #12]
 800e140:	0598      	lsls	r0, r3, #22
 800e142:	d402      	bmi.n	800e14a <_puts_r+0x36>
 800e144:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e146:	f001 f902 	bl	800f34e <__retarget_lock_acquire_recursive>
 800e14a:	89a3      	ldrh	r3, [r4, #12]
 800e14c:	0719      	lsls	r1, r3, #28
 800e14e:	d51d      	bpl.n	800e18c <_puts_r+0x78>
 800e150:	6923      	ldr	r3, [r4, #16]
 800e152:	b1db      	cbz	r3, 800e18c <_puts_r+0x78>
 800e154:	3e01      	subs	r6, #1
 800e156:	68a3      	ldr	r3, [r4, #8]
 800e158:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800e15c:	3b01      	subs	r3, #1
 800e15e:	60a3      	str	r3, [r4, #8]
 800e160:	bb39      	cbnz	r1, 800e1b2 <_puts_r+0x9e>
 800e162:	2b00      	cmp	r3, #0
 800e164:	da38      	bge.n	800e1d8 <_puts_r+0xc4>
 800e166:	4622      	mov	r2, r4
 800e168:	210a      	movs	r1, #10
 800e16a:	4628      	mov	r0, r5
 800e16c:	f000 f878 	bl	800e260 <__swbuf_r>
 800e170:	3001      	adds	r0, #1
 800e172:	d011      	beq.n	800e198 <_puts_r+0x84>
 800e174:	250a      	movs	r5, #10
 800e176:	e011      	b.n	800e19c <_puts_r+0x88>
 800e178:	4b1b      	ldr	r3, [pc, #108]	; (800e1e8 <_puts_r+0xd4>)
 800e17a:	429c      	cmp	r4, r3
 800e17c:	d101      	bne.n	800e182 <_puts_r+0x6e>
 800e17e:	68ac      	ldr	r4, [r5, #8]
 800e180:	e7da      	b.n	800e138 <_puts_r+0x24>
 800e182:	4b1a      	ldr	r3, [pc, #104]	; (800e1ec <_puts_r+0xd8>)
 800e184:	429c      	cmp	r4, r3
 800e186:	bf08      	it	eq
 800e188:	68ec      	ldreq	r4, [r5, #12]
 800e18a:	e7d5      	b.n	800e138 <_puts_r+0x24>
 800e18c:	4621      	mov	r1, r4
 800e18e:	4628      	mov	r0, r5
 800e190:	f000 f8b8 	bl	800e304 <__swsetup_r>
 800e194:	2800      	cmp	r0, #0
 800e196:	d0dd      	beq.n	800e154 <_puts_r+0x40>
 800e198:	f04f 35ff 	mov.w	r5, #4294967295
 800e19c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e19e:	07da      	lsls	r2, r3, #31
 800e1a0:	d405      	bmi.n	800e1ae <_puts_r+0x9a>
 800e1a2:	89a3      	ldrh	r3, [r4, #12]
 800e1a4:	059b      	lsls	r3, r3, #22
 800e1a6:	d402      	bmi.n	800e1ae <_puts_r+0x9a>
 800e1a8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e1aa:	f001 f8d1 	bl	800f350 <__retarget_lock_release_recursive>
 800e1ae:	4628      	mov	r0, r5
 800e1b0:	bd70      	pop	{r4, r5, r6, pc}
 800e1b2:	2b00      	cmp	r3, #0
 800e1b4:	da04      	bge.n	800e1c0 <_puts_r+0xac>
 800e1b6:	69a2      	ldr	r2, [r4, #24]
 800e1b8:	429a      	cmp	r2, r3
 800e1ba:	dc06      	bgt.n	800e1ca <_puts_r+0xb6>
 800e1bc:	290a      	cmp	r1, #10
 800e1be:	d004      	beq.n	800e1ca <_puts_r+0xb6>
 800e1c0:	6823      	ldr	r3, [r4, #0]
 800e1c2:	1c5a      	adds	r2, r3, #1
 800e1c4:	6022      	str	r2, [r4, #0]
 800e1c6:	7019      	strb	r1, [r3, #0]
 800e1c8:	e7c5      	b.n	800e156 <_puts_r+0x42>
 800e1ca:	4622      	mov	r2, r4
 800e1cc:	4628      	mov	r0, r5
 800e1ce:	f000 f847 	bl	800e260 <__swbuf_r>
 800e1d2:	3001      	adds	r0, #1
 800e1d4:	d1bf      	bne.n	800e156 <_puts_r+0x42>
 800e1d6:	e7df      	b.n	800e198 <_puts_r+0x84>
 800e1d8:	6823      	ldr	r3, [r4, #0]
 800e1da:	250a      	movs	r5, #10
 800e1dc:	1c5a      	adds	r2, r3, #1
 800e1de:	6022      	str	r2, [r4, #0]
 800e1e0:	701d      	strb	r5, [r3, #0]
 800e1e2:	e7db      	b.n	800e19c <_puts_r+0x88>
 800e1e4:	08011428 	.word	0x08011428
 800e1e8:	08011448 	.word	0x08011448
 800e1ec:	08011408 	.word	0x08011408

0800e1f0 <puts>:
 800e1f0:	4b02      	ldr	r3, [pc, #8]	; (800e1fc <puts+0xc>)
 800e1f2:	4601      	mov	r1, r0
 800e1f4:	6818      	ldr	r0, [r3, #0]
 800e1f6:	f7ff bf8d 	b.w	800e114 <_puts_r>
 800e1fa:	bf00      	nop
 800e1fc:	200011c4 	.word	0x200011c4

0800e200 <_sbrk_r>:
 800e200:	b538      	push	{r3, r4, r5, lr}
 800e202:	4d06      	ldr	r5, [pc, #24]	; (800e21c <_sbrk_r+0x1c>)
 800e204:	2300      	movs	r3, #0
 800e206:	4604      	mov	r4, r0
 800e208:	4608      	mov	r0, r1
 800e20a:	602b      	str	r3, [r5, #0]
 800e20c:	f7f3 fed6 	bl	8001fbc <_sbrk>
 800e210:	1c43      	adds	r3, r0, #1
 800e212:	d102      	bne.n	800e21a <_sbrk_r+0x1a>
 800e214:	682b      	ldr	r3, [r5, #0]
 800e216:	b103      	cbz	r3, 800e21a <_sbrk_r+0x1a>
 800e218:	6023      	str	r3, [r4, #0]
 800e21a:	bd38      	pop	{r3, r4, r5, pc}
 800e21c:	2000fb10 	.word	0x2000fb10

0800e220 <siprintf>:
 800e220:	b40e      	push	{r1, r2, r3}
 800e222:	b500      	push	{lr}
 800e224:	b09c      	sub	sp, #112	; 0x70
 800e226:	ab1d      	add	r3, sp, #116	; 0x74
 800e228:	9002      	str	r0, [sp, #8]
 800e22a:	9006      	str	r0, [sp, #24]
 800e22c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800e230:	4809      	ldr	r0, [pc, #36]	; (800e258 <siprintf+0x38>)
 800e232:	9107      	str	r1, [sp, #28]
 800e234:	9104      	str	r1, [sp, #16]
 800e236:	4909      	ldr	r1, [pc, #36]	; (800e25c <siprintf+0x3c>)
 800e238:	f853 2b04 	ldr.w	r2, [r3], #4
 800e23c:	9105      	str	r1, [sp, #20]
 800e23e:	6800      	ldr	r0, [r0, #0]
 800e240:	9301      	str	r3, [sp, #4]
 800e242:	a902      	add	r1, sp, #8
 800e244:	f001 fd1a 	bl	800fc7c <_svfiprintf_r>
 800e248:	9b02      	ldr	r3, [sp, #8]
 800e24a:	2200      	movs	r2, #0
 800e24c:	701a      	strb	r2, [r3, #0]
 800e24e:	b01c      	add	sp, #112	; 0x70
 800e250:	f85d eb04 	ldr.w	lr, [sp], #4
 800e254:	b003      	add	sp, #12
 800e256:	4770      	bx	lr
 800e258:	200011c4 	.word	0x200011c4
 800e25c:	ffff0208 	.word	0xffff0208

0800e260 <__swbuf_r>:
 800e260:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e262:	460e      	mov	r6, r1
 800e264:	4614      	mov	r4, r2
 800e266:	4605      	mov	r5, r0
 800e268:	b118      	cbz	r0, 800e272 <__swbuf_r+0x12>
 800e26a:	6983      	ldr	r3, [r0, #24]
 800e26c:	b90b      	cbnz	r3, 800e272 <__swbuf_r+0x12>
 800e26e:	f000 ffcb 	bl	800f208 <__sinit>
 800e272:	4b21      	ldr	r3, [pc, #132]	; (800e2f8 <__swbuf_r+0x98>)
 800e274:	429c      	cmp	r4, r3
 800e276:	d12b      	bne.n	800e2d0 <__swbuf_r+0x70>
 800e278:	686c      	ldr	r4, [r5, #4]
 800e27a:	69a3      	ldr	r3, [r4, #24]
 800e27c:	60a3      	str	r3, [r4, #8]
 800e27e:	89a3      	ldrh	r3, [r4, #12]
 800e280:	071a      	lsls	r2, r3, #28
 800e282:	d52f      	bpl.n	800e2e4 <__swbuf_r+0x84>
 800e284:	6923      	ldr	r3, [r4, #16]
 800e286:	b36b      	cbz	r3, 800e2e4 <__swbuf_r+0x84>
 800e288:	6923      	ldr	r3, [r4, #16]
 800e28a:	6820      	ldr	r0, [r4, #0]
 800e28c:	1ac0      	subs	r0, r0, r3
 800e28e:	6963      	ldr	r3, [r4, #20]
 800e290:	b2f6      	uxtb	r6, r6
 800e292:	4283      	cmp	r3, r0
 800e294:	4637      	mov	r7, r6
 800e296:	dc04      	bgt.n	800e2a2 <__swbuf_r+0x42>
 800e298:	4621      	mov	r1, r4
 800e29a:	4628      	mov	r0, r5
 800e29c:	f000 ff20 	bl	800f0e0 <_fflush_r>
 800e2a0:	bb30      	cbnz	r0, 800e2f0 <__swbuf_r+0x90>
 800e2a2:	68a3      	ldr	r3, [r4, #8]
 800e2a4:	3b01      	subs	r3, #1
 800e2a6:	60a3      	str	r3, [r4, #8]
 800e2a8:	6823      	ldr	r3, [r4, #0]
 800e2aa:	1c5a      	adds	r2, r3, #1
 800e2ac:	6022      	str	r2, [r4, #0]
 800e2ae:	701e      	strb	r6, [r3, #0]
 800e2b0:	6963      	ldr	r3, [r4, #20]
 800e2b2:	3001      	adds	r0, #1
 800e2b4:	4283      	cmp	r3, r0
 800e2b6:	d004      	beq.n	800e2c2 <__swbuf_r+0x62>
 800e2b8:	89a3      	ldrh	r3, [r4, #12]
 800e2ba:	07db      	lsls	r3, r3, #31
 800e2bc:	d506      	bpl.n	800e2cc <__swbuf_r+0x6c>
 800e2be:	2e0a      	cmp	r6, #10
 800e2c0:	d104      	bne.n	800e2cc <__swbuf_r+0x6c>
 800e2c2:	4621      	mov	r1, r4
 800e2c4:	4628      	mov	r0, r5
 800e2c6:	f000 ff0b 	bl	800f0e0 <_fflush_r>
 800e2ca:	b988      	cbnz	r0, 800e2f0 <__swbuf_r+0x90>
 800e2cc:	4638      	mov	r0, r7
 800e2ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e2d0:	4b0a      	ldr	r3, [pc, #40]	; (800e2fc <__swbuf_r+0x9c>)
 800e2d2:	429c      	cmp	r4, r3
 800e2d4:	d101      	bne.n	800e2da <__swbuf_r+0x7a>
 800e2d6:	68ac      	ldr	r4, [r5, #8]
 800e2d8:	e7cf      	b.n	800e27a <__swbuf_r+0x1a>
 800e2da:	4b09      	ldr	r3, [pc, #36]	; (800e300 <__swbuf_r+0xa0>)
 800e2dc:	429c      	cmp	r4, r3
 800e2de:	bf08      	it	eq
 800e2e0:	68ec      	ldreq	r4, [r5, #12]
 800e2e2:	e7ca      	b.n	800e27a <__swbuf_r+0x1a>
 800e2e4:	4621      	mov	r1, r4
 800e2e6:	4628      	mov	r0, r5
 800e2e8:	f000 f80c 	bl	800e304 <__swsetup_r>
 800e2ec:	2800      	cmp	r0, #0
 800e2ee:	d0cb      	beq.n	800e288 <__swbuf_r+0x28>
 800e2f0:	f04f 37ff 	mov.w	r7, #4294967295
 800e2f4:	e7ea      	b.n	800e2cc <__swbuf_r+0x6c>
 800e2f6:	bf00      	nop
 800e2f8:	08011428 	.word	0x08011428
 800e2fc:	08011448 	.word	0x08011448
 800e300:	08011408 	.word	0x08011408

0800e304 <__swsetup_r>:
 800e304:	4b32      	ldr	r3, [pc, #200]	; (800e3d0 <__swsetup_r+0xcc>)
 800e306:	b570      	push	{r4, r5, r6, lr}
 800e308:	681d      	ldr	r5, [r3, #0]
 800e30a:	4606      	mov	r6, r0
 800e30c:	460c      	mov	r4, r1
 800e30e:	b125      	cbz	r5, 800e31a <__swsetup_r+0x16>
 800e310:	69ab      	ldr	r3, [r5, #24]
 800e312:	b913      	cbnz	r3, 800e31a <__swsetup_r+0x16>
 800e314:	4628      	mov	r0, r5
 800e316:	f000 ff77 	bl	800f208 <__sinit>
 800e31a:	4b2e      	ldr	r3, [pc, #184]	; (800e3d4 <__swsetup_r+0xd0>)
 800e31c:	429c      	cmp	r4, r3
 800e31e:	d10f      	bne.n	800e340 <__swsetup_r+0x3c>
 800e320:	686c      	ldr	r4, [r5, #4]
 800e322:	89a3      	ldrh	r3, [r4, #12]
 800e324:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800e328:	0719      	lsls	r1, r3, #28
 800e32a:	d42c      	bmi.n	800e386 <__swsetup_r+0x82>
 800e32c:	06dd      	lsls	r5, r3, #27
 800e32e:	d411      	bmi.n	800e354 <__swsetup_r+0x50>
 800e330:	2309      	movs	r3, #9
 800e332:	6033      	str	r3, [r6, #0]
 800e334:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800e338:	81a3      	strh	r3, [r4, #12]
 800e33a:	f04f 30ff 	mov.w	r0, #4294967295
 800e33e:	e03e      	b.n	800e3be <__swsetup_r+0xba>
 800e340:	4b25      	ldr	r3, [pc, #148]	; (800e3d8 <__swsetup_r+0xd4>)
 800e342:	429c      	cmp	r4, r3
 800e344:	d101      	bne.n	800e34a <__swsetup_r+0x46>
 800e346:	68ac      	ldr	r4, [r5, #8]
 800e348:	e7eb      	b.n	800e322 <__swsetup_r+0x1e>
 800e34a:	4b24      	ldr	r3, [pc, #144]	; (800e3dc <__swsetup_r+0xd8>)
 800e34c:	429c      	cmp	r4, r3
 800e34e:	bf08      	it	eq
 800e350:	68ec      	ldreq	r4, [r5, #12]
 800e352:	e7e6      	b.n	800e322 <__swsetup_r+0x1e>
 800e354:	0758      	lsls	r0, r3, #29
 800e356:	d512      	bpl.n	800e37e <__swsetup_r+0x7a>
 800e358:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e35a:	b141      	cbz	r1, 800e36e <__swsetup_r+0x6a>
 800e35c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e360:	4299      	cmp	r1, r3
 800e362:	d002      	beq.n	800e36a <__swsetup_r+0x66>
 800e364:	4630      	mov	r0, r6
 800e366:	f7ff f9b3 	bl	800d6d0 <_free_r>
 800e36a:	2300      	movs	r3, #0
 800e36c:	6363      	str	r3, [r4, #52]	; 0x34
 800e36e:	89a3      	ldrh	r3, [r4, #12]
 800e370:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800e374:	81a3      	strh	r3, [r4, #12]
 800e376:	2300      	movs	r3, #0
 800e378:	6063      	str	r3, [r4, #4]
 800e37a:	6923      	ldr	r3, [r4, #16]
 800e37c:	6023      	str	r3, [r4, #0]
 800e37e:	89a3      	ldrh	r3, [r4, #12]
 800e380:	f043 0308 	orr.w	r3, r3, #8
 800e384:	81a3      	strh	r3, [r4, #12]
 800e386:	6923      	ldr	r3, [r4, #16]
 800e388:	b94b      	cbnz	r3, 800e39e <__swsetup_r+0x9a>
 800e38a:	89a3      	ldrh	r3, [r4, #12]
 800e38c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800e390:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e394:	d003      	beq.n	800e39e <__swsetup_r+0x9a>
 800e396:	4621      	mov	r1, r4
 800e398:	4630      	mov	r0, r6
 800e39a:	f000 ffff 	bl	800f39c <__smakebuf_r>
 800e39e:	89a0      	ldrh	r0, [r4, #12]
 800e3a0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800e3a4:	f010 0301 	ands.w	r3, r0, #1
 800e3a8:	d00a      	beq.n	800e3c0 <__swsetup_r+0xbc>
 800e3aa:	2300      	movs	r3, #0
 800e3ac:	60a3      	str	r3, [r4, #8]
 800e3ae:	6963      	ldr	r3, [r4, #20]
 800e3b0:	425b      	negs	r3, r3
 800e3b2:	61a3      	str	r3, [r4, #24]
 800e3b4:	6923      	ldr	r3, [r4, #16]
 800e3b6:	b943      	cbnz	r3, 800e3ca <__swsetup_r+0xc6>
 800e3b8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800e3bc:	d1ba      	bne.n	800e334 <__swsetup_r+0x30>
 800e3be:	bd70      	pop	{r4, r5, r6, pc}
 800e3c0:	0781      	lsls	r1, r0, #30
 800e3c2:	bf58      	it	pl
 800e3c4:	6963      	ldrpl	r3, [r4, #20]
 800e3c6:	60a3      	str	r3, [r4, #8]
 800e3c8:	e7f4      	b.n	800e3b4 <__swsetup_r+0xb0>
 800e3ca:	2000      	movs	r0, #0
 800e3cc:	e7f7      	b.n	800e3be <__swsetup_r+0xba>
 800e3ce:	bf00      	nop
 800e3d0:	200011c4 	.word	0x200011c4
 800e3d4:	08011428 	.word	0x08011428
 800e3d8:	08011448 	.word	0x08011448
 800e3dc:	08011408 	.word	0x08011408

0800e3e0 <quorem>:
 800e3e0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e3e4:	6903      	ldr	r3, [r0, #16]
 800e3e6:	690c      	ldr	r4, [r1, #16]
 800e3e8:	42a3      	cmp	r3, r4
 800e3ea:	4607      	mov	r7, r0
 800e3ec:	f2c0 8081 	blt.w	800e4f2 <quorem+0x112>
 800e3f0:	3c01      	subs	r4, #1
 800e3f2:	f101 0814 	add.w	r8, r1, #20
 800e3f6:	f100 0514 	add.w	r5, r0, #20
 800e3fa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e3fe:	9301      	str	r3, [sp, #4]
 800e400:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800e404:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e408:	3301      	adds	r3, #1
 800e40a:	429a      	cmp	r2, r3
 800e40c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800e410:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800e414:	fbb2 f6f3 	udiv	r6, r2, r3
 800e418:	d331      	bcc.n	800e47e <quorem+0x9e>
 800e41a:	f04f 0e00 	mov.w	lr, #0
 800e41e:	4640      	mov	r0, r8
 800e420:	46ac      	mov	ip, r5
 800e422:	46f2      	mov	sl, lr
 800e424:	f850 2b04 	ldr.w	r2, [r0], #4
 800e428:	b293      	uxth	r3, r2
 800e42a:	fb06 e303 	mla	r3, r6, r3, lr
 800e42e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800e432:	b29b      	uxth	r3, r3
 800e434:	ebaa 0303 	sub.w	r3, sl, r3
 800e438:	f8dc a000 	ldr.w	sl, [ip]
 800e43c:	0c12      	lsrs	r2, r2, #16
 800e43e:	fa13 f38a 	uxtah	r3, r3, sl
 800e442:	fb06 e202 	mla	r2, r6, r2, lr
 800e446:	9300      	str	r3, [sp, #0]
 800e448:	9b00      	ldr	r3, [sp, #0]
 800e44a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800e44e:	b292      	uxth	r2, r2
 800e450:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800e454:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800e458:	f8bd 3000 	ldrh.w	r3, [sp]
 800e45c:	4581      	cmp	r9, r0
 800e45e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e462:	f84c 3b04 	str.w	r3, [ip], #4
 800e466:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800e46a:	d2db      	bcs.n	800e424 <quorem+0x44>
 800e46c:	f855 300b 	ldr.w	r3, [r5, fp]
 800e470:	b92b      	cbnz	r3, 800e47e <quorem+0x9e>
 800e472:	9b01      	ldr	r3, [sp, #4]
 800e474:	3b04      	subs	r3, #4
 800e476:	429d      	cmp	r5, r3
 800e478:	461a      	mov	r2, r3
 800e47a:	d32e      	bcc.n	800e4da <quorem+0xfa>
 800e47c:	613c      	str	r4, [r7, #16]
 800e47e:	4638      	mov	r0, r7
 800e480:	f001 fa5a 	bl	800f938 <__mcmp>
 800e484:	2800      	cmp	r0, #0
 800e486:	db24      	blt.n	800e4d2 <quorem+0xf2>
 800e488:	3601      	adds	r6, #1
 800e48a:	4628      	mov	r0, r5
 800e48c:	f04f 0c00 	mov.w	ip, #0
 800e490:	f858 2b04 	ldr.w	r2, [r8], #4
 800e494:	f8d0 e000 	ldr.w	lr, [r0]
 800e498:	b293      	uxth	r3, r2
 800e49a:	ebac 0303 	sub.w	r3, ip, r3
 800e49e:	0c12      	lsrs	r2, r2, #16
 800e4a0:	fa13 f38e 	uxtah	r3, r3, lr
 800e4a4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800e4a8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800e4ac:	b29b      	uxth	r3, r3
 800e4ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e4b2:	45c1      	cmp	r9, r8
 800e4b4:	f840 3b04 	str.w	r3, [r0], #4
 800e4b8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800e4bc:	d2e8      	bcs.n	800e490 <quorem+0xb0>
 800e4be:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e4c2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e4c6:	b922      	cbnz	r2, 800e4d2 <quorem+0xf2>
 800e4c8:	3b04      	subs	r3, #4
 800e4ca:	429d      	cmp	r5, r3
 800e4cc:	461a      	mov	r2, r3
 800e4ce:	d30a      	bcc.n	800e4e6 <quorem+0x106>
 800e4d0:	613c      	str	r4, [r7, #16]
 800e4d2:	4630      	mov	r0, r6
 800e4d4:	b003      	add	sp, #12
 800e4d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e4da:	6812      	ldr	r2, [r2, #0]
 800e4dc:	3b04      	subs	r3, #4
 800e4de:	2a00      	cmp	r2, #0
 800e4e0:	d1cc      	bne.n	800e47c <quorem+0x9c>
 800e4e2:	3c01      	subs	r4, #1
 800e4e4:	e7c7      	b.n	800e476 <quorem+0x96>
 800e4e6:	6812      	ldr	r2, [r2, #0]
 800e4e8:	3b04      	subs	r3, #4
 800e4ea:	2a00      	cmp	r2, #0
 800e4ec:	d1f0      	bne.n	800e4d0 <quorem+0xf0>
 800e4ee:	3c01      	subs	r4, #1
 800e4f0:	e7eb      	b.n	800e4ca <quorem+0xea>
 800e4f2:	2000      	movs	r0, #0
 800e4f4:	e7ee      	b.n	800e4d4 <quorem+0xf4>
	...

0800e4f8 <_dtoa_r>:
 800e4f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e4fc:	ed2d 8b02 	vpush	{d8}
 800e500:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800e502:	b091      	sub	sp, #68	; 0x44
 800e504:	ed8d 0b02 	vstr	d0, [sp, #8]
 800e508:	ec59 8b10 	vmov	r8, r9, d0
 800e50c:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 800e50e:	9106      	str	r1, [sp, #24]
 800e510:	4606      	mov	r6, r0
 800e512:	9208      	str	r2, [sp, #32]
 800e514:	930c      	str	r3, [sp, #48]	; 0x30
 800e516:	b975      	cbnz	r5, 800e536 <_dtoa_r+0x3e>
 800e518:	2010      	movs	r0, #16
 800e51a:	f7ff f8b3 	bl	800d684 <malloc>
 800e51e:	4602      	mov	r2, r0
 800e520:	6270      	str	r0, [r6, #36]	; 0x24
 800e522:	b920      	cbnz	r0, 800e52e <_dtoa_r+0x36>
 800e524:	4baa      	ldr	r3, [pc, #680]	; (800e7d0 <_dtoa_r+0x2d8>)
 800e526:	21ea      	movs	r1, #234	; 0xea
 800e528:	48aa      	ldr	r0, [pc, #680]	; (800e7d4 <_dtoa_r+0x2dc>)
 800e52a:	f001 fcfd 	bl	800ff28 <__assert_func>
 800e52e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800e532:	6005      	str	r5, [r0, #0]
 800e534:	60c5      	str	r5, [r0, #12]
 800e536:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800e538:	6819      	ldr	r1, [r3, #0]
 800e53a:	b151      	cbz	r1, 800e552 <_dtoa_r+0x5a>
 800e53c:	685a      	ldr	r2, [r3, #4]
 800e53e:	604a      	str	r2, [r1, #4]
 800e540:	2301      	movs	r3, #1
 800e542:	4093      	lsls	r3, r2
 800e544:	608b      	str	r3, [r1, #8]
 800e546:	4630      	mov	r0, r6
 800e548:	f000 ffb4 	bl	800f4b4 <_Bfree>
 800e54c:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800e54e:	2200      	movs	r2, #0
 800e550:	601a      	str	r2, [r3, #0]
 800e552:	f1b9 0300 	subs.w	r3, r9, #0
 800e556:	bfbb      	ittet	lt
 800e558:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800e55c:	9303      	strlt	r3, [sp, #12]
 800e55e:	2300      	movge	r3, #0
 800e560:	2201      	movlt	r2, #1
 800e562:	bfac      	ite	ge
 800e564:	6023      	strge	r3, [r4, #0]
 800e566:	6022      	strlt	r2, [r4, #0]
 800e568:	4b9b      	ldr	r3, [pc, #620]	; (800e7d8 <_dtoa_r+0x2e0>)
 800e56a:	9c03      	ldr	r4, [sp, #12]
 800e56c:	43a3      	bics	r3, r4
 800e56e:	d11c      	bne.n	800e5aa <_dtoa_r+0xb2>
 800e570:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e572:	f242 730f 	movw	r3, #9999	; 0x270f
 800e576:	6013      	str	r3, [r2, #0]
 800e578:	f3c4 0313 	ubfx	r3, r4, #0, #20
 800e57c:	ea53 0308 	orrs.w	r3, r3, r8
 800e580:	f000 84fd 	beq.w	800ef7e <_dtoa_r+0xa86>
 800e584:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800e586:	b963      	cbnz	r3, 800e5a2 <_dtoa_r+0xaa>
 800e588:	4b94      	ldr	r3, [pc, #592]	; (800e7dc <_dtoa_r+0x2e4>)
 800e58a:	e01f      	b.n	800e5cc <_dtoa_r+0xd4>
 800e58c:	4b94      	ldr	r3, [pc, #592]	; (800e7e0 <_dtoa_r+0x2e8>)
 800e58e:	9301      	str	r3, [sp, #4]
 800e590:	3308      	adds	r3, #8
 800e592:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800e594:	6013      	str	r3, [r2, #0]
 800e596:	9801      	ldr	r0, [sp, #4]
 800e598:	b011      	add	sp, #68	; 0x44
 800e59a:	ecbd 8b02 	vpop	{d8}
 800e59e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e5a2:	4b8e      	ldr	r3, [pc, #568]	; (800e7dc <_dtoa_r+0x2e4>)
 800e5a4:	9301      	str	r3, [sp, #4]
 800e5a6:	3303      	adds	r3, #3
 800e5a8:	e7f3      	b.n	800e592 <_dtoa_r+0x9a>
 800e5aa:	ed9d 8b02 	vldr	d8, [sp, #8]
 800e5ae:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800e5b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e5b6:	d10b      	bne.n	800e5d0 <_dtoa_r+0xd8>
 800e5b8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e5ba:	2301      	movs	r3, #1
 800e5bc:	6013      	str	r3, [r2, #0]
 800e5be:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800e5c0:	2b00      	cmp	r3, #0
 800e5c2:	f000 84d9 	beq.w	800ef78 <_dtoa_r+0xa80>
 800e5c6:	4887      	ldr	r0, [pc, #540]	; (800e7e4 <_dtoa_r+0x2ec>)
 800e5c8:	6018      	str	r0, [r3, #0]
 800e5ca:	1e43      	subs	r3, r0, #1
 800e5cc:	9301      	str	r3, [sp, #4]
 800e5ce:	e7e2      	b.n	800e596 <_dtoa_r+0x9e>
 800e5d0:	a90f      	add	r1, sp, #60	; 0x3c
 800e5d2:	aa0e      	add	r2, sp, #56	; 0x38
 800e5d4:	4630      	mov	r0, r6
 800e5d6:	eeb0 0b48 	vmov.f64	d0, d8
 800e5da:	f001 fa53 	bl	800fa84 <__d2b>
 800e5de:	f3c4 510a 	ubfx	r1, r4, #20, #11
 800e5e2:	4605      	mov	r5, r0
 800e5e4:	980e      	ldr	r0, [sp, #56]	; 0x38
 800e5e6:	2900      	cmp	r1, #0
 800e5e8:	d046      	beq.n	800e678 <_dtoa_r+0x180>
 800e5ea:	ee18 4a90 	vmov	r4, s17
 800e5ee:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800e5f2:	ec53 2b18 	vmov	r2, r3, d8
 800e5f6:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 800e5fa:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800e5fe:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800e602:	2400      	movs	r4, #0
 800e604:	ec43 2b16 	vmov	d6, r2, r3
 800e608:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 800e60c:	ed9f 5b6a 	vldr	d5, [pc, #424]	; 800e7b8 <_dtoa_r+0x2c0>
 800e610:	ee36 7b47 	vsub.f64	d7, d6, d7
 800e614:	ed9f 6b6a 	vldr	d6, [pc, #424]	; 800e7c0 <_dtoa_r+0x2c8>
 800e618:	eea7 6b05 	vfma.f64	d6, d7, d5
 800e61c:	ed9f 5b6a 	vldr	d5, [pc, #424]	; 800e7c8 <_dtoa_r+0x2d0>
 800e620:	ee07 1a90 	vmov	s15, r1
 800e624:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800e628:	eeb0 7b46 	vmov.f64	d7, d6
 800e62c:	eea4 7b05 	vfma.f64	d7, d4, d5
 800e630:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800e634:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800e638:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e63c:	ee16 ba90 	vmov	fp, s13
 800e640:	940a      	str	r4, [sp, #40]	; 0x28
 800e642:	d508      	bpl.n	800e656 <_dtoa_r+0x15e>
 800e644:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800e648:	eeb4 6b47 	vcmp.f64	d6, d7
 800e64c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e650:	bf18      	it	ne
 800e652:	f10b 3bff 	addne.w	fp, fp, #4294967295
 800e656:	f1bb 0f16 	cmp.w	fp, #22
 800e65a:	d82f      	bhi.n	800e6bc <_dtoa_r+0x1c4>
 800e65c:	4b62      	ldr	r3, [pc, #392]	; (800e7e8 <_dtoa_r+0x2f0>)
 800e65e:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800e662:	ed93 7b00 	vldr	d7, [r3]
 800e666:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800e66a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e66e:	d501      	bpl.n	800e674 <_dtoa_r+0x17c>
 800e670:	f10b 3bff 	add.w	fp, fp, #4294967295
 800e674:	2300      	movs	r3, #0
 800e676:	e022      	b.n	800e6be <_dtoa_r+0x1c6>
 800e678:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800e67a:	4401      	add	r1, r0
 800e67c:	f201 4332 	addw	r3, r1, #1074	; 0x432
 800e680:	2b20      	cmp	r3, #32
 800e682:	bfc1      	itttt	gt
 800e684:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800e688:	fa04 f303 	lslgt.w	r3, r4, r3
 800e68c:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 800e690:	fa28 f804 	lsrgt.w	r8, r8, r4
 800e694:	bfd6      	itet	le
 800e696:	f1c3 0320 	rsble	r3, r3, #32
 800e69a:	ea43 0808 	orrgt.w	r8, r3, r8
 800e69e:	fa08 f803 	lslle.w	r8, r8, r3
 800e6a2:	ee07 8a90 	vmov	s15, r8
 800e6a6:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800e6aa:	3901      	subs	r1, #1
 800e6ac:	ee17 4a90 	vmov	r4, s15
 800e6b0:	ec53 2b17 	vmov	r2, r3, d7
 800e6b4:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 800e6b8:	2401      	movs	r4, #1
 800e6ba:	e7a3      	b.n	800e604 <_dtoa_r+0x10c>
 800e6bc:	2301      	movs	r3, #1
 800e6be:	930b      	str	r3, [sp, #44]	; 0x2c
 800e6c0:	1a43      	subs	r3, r0, r1
 800e6c2:	1e5a      	subs	r2, r3, #1
 800e6c4:	bf45      	ittet	mi
 800e6c6:	f1c3 0301 	rsbmi	r3, r3, #1
 800e6ca:	9304      	strmi	r3, [sp, #16]
 800e6cc:	2300      	movpl	r3, #0
 800e6ce:	2300      	movmi	r3, #0
 800e6d0:	9205      	str	r2, [sp, #20]
 800e6d2:	bf54      	ite	pl
 800e6d4:	9304      	strpl	r3, [sp, #16]
 800e6d6:	9305      	strmi	r3, [sp, #20]
 800e6d8:	f1bb 0f00 	cmp.w	fp, #0
 800e6dc:	db18      	blt.n	800e710 <_dtoa_r+0x218>
 800e6de:	9b05      	ldr	r3, [sp, #20]
 800e6e0:	f8cd b024 	str.w	fp, [sp, #36]	; 0x24
 800e6e4:	445b      	add	r3, fp
 800e6e6:	9305      	str	r3, [sp, #20]
 800e6e8:	2300      	movs	r3, #0
 800e6ea:	9a06      	ldr	r2, [sp, #24]
 800e6ec:	2a09      	cmp	r2, #9
 800e6ee:	d849      	bhi.n	800e784 <_dtoa_r+0x28c>
 800e6f0:	2a05      	cmp	r2, #5
 800e6f2:	bfc4      	itt	gt
 800e6f4:	3a04      	subgt	r2, #4
 800e6f6:	9206      	strgt	r2, [sp, #24]
 800e6f8:	9a06      	ldr	r2, [sp, #24]
 800e6fa:	f1a2 0202 	sub.w	r2, r2, #2
 800e6fe:	bfcc      	ite	gt
 800e700:	2400      	movgt	r4, #0
 800e702:	2401      	movle	r4, #1
 800e704:	2a03      	cmp	r2, #3
 800e706:	d848      	bhi.n	800e79a <_dtoa_r+0x2a2>
 800e708:	e8df f002 	tbb	[pc, r2]
 800e70c:	3a2c2e0b 	.word	0x3a2c2e0b
 800e710:	9b04      	ldr	r3, [sp, #16]
 800e712:	2200      	movs	r2, #0
 800e714:	eba3 030b 	sub.w	r3, r3, fp
 800e718:	9304      	str	r3, [sp, #16]
 800e71a:	9209      	str	r2, [sp, #36]	; 0x24
 800e71c:	f1cb 0300 	rsb	r3, fp, #0
 800e720:	e7e3      	b.n	800e6ea <_dtoa_r+0x1f2>
 800e722:	2200      	movs	r2, #0
 800e724:	9207      	str	r2, [sp, #28]
 800e726:	9a08      	ldr	r2, [sp, #32]
 800e728:	2a00      	cmp	r2, #0
 800e72a:	dc39      	bgt.n	800e7a0 <_dtoa_r+0x2a8>
 800e72c:	f04f 0a01 	mov.w	sl, #1
 800e730:	46d1      	mov	r9, sl
 800e732:	4652      	mov	r2, sl
 800e734:	f8cd a020 	str.w	sl, [sp, #32]
 800e738:	6a77      	ldr	r7, [r6, #36]	; 0x24
 800e73a:	2100      	movs	r1, #0
 800e73c:	6079      	str	r1, [r7, #4]
 800e73e:	2004      	movs	r0, #4
 800e740:	f100 0c14 	add.w	ip, r0, #20
 800e744:	4594      	cmp	ip, r2
 800e746:	6879      	ldr	r1, [r7, #4]
 800e748:	d92f      	bls.n	800e7aa <_dtoa_r+0x2b2>
 800e74a:	4630      	mov	r0, r6
 800e74c:	930d      	str	r3, [sp, #52]	; 0x34
 800e74e:	f000 fe71 	bl	800f434 <_Balloc>
 800e752:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e754:	9001      	str	r0, [sp, #4]
 800e756:	4602      	mov	r2, r0
 800e758:	2800      	cmp	r0, #0
 800e75a:	d149      	bne.n	800e7f0 <_dtoa_r+0x2f8>
 800e75c:	4b23      	ldr	r3, [pc, #140]	; (800e7ec <_dtoa_r+0x2f4>)
 800e75e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800e762:	e6e1      	b.n	800e528 <_dtoa_r+0x30>
 800e764:	2201      	movs	r2, #1
 800e766:	e7dd      	b.n	800e724 <_dtoa_r+0x22c>
 800e768:	2200      	movs	r2, #0
 800e76a:	9207      	str	r2, [sp, #28]
 800e76c:	9a08      	ldr	r2, [sp, #32]
 800e76e:	eb0b 0a02 	add.w	sl, fp, r2
 800e772:	f10a 0901 	add.w	r9, sl, #1
 800e776:	464a      	mov	r2, r9
 800e778:	2a01      	cmp	r2, #1
 800e77a:	bfb8      	it	lt
 800e77c:	2201      	movlt	r2, #1
 800e77e:	e7db      	b.n	800e738 <_dtoa_r+0x240>
 800e780:	2201      	movs	r2, #1
 800e782:	e7f2      	b.n	800e76a <_dtoa_r+0x272>
 800e784:	2401      	movs	r4, #1
 800e786:	2200      	movs	r2, #0
 800e788:	e9cd 2406 	strd	r2, r4, [sp, #24]
 800e78c:	f04f 3aff 	mov.w	sl, #4294967295
 800e790:	2100      	movs	r1, #0
 800e792:	46d1      	mov	r9, sl
 800e794:	2212      	movs	r2, #18
 800e796:	9108      	str	r1, [sp, #32]
 800e798:	e7ce      	b.n	800e738 <_dtoa_r+0x240>
 800e79a:	2201      	movs	r2, #1
 800e79c:	9207      	str	r2, [sp, #28]
 800e79e:	e7f5      	b.n	800e78c <_dtoa_r+0x294>
 800e7a0:	f8dd a020 	ldr.w	sl, [sp, #32]
 800e7a4:	46d1      	mov	r9, sl
 800e7a6:	4652      	mov	r2, sl
 800e7a8:	e7c6      	b.n	800e738 <_dtoa_r+0x240>
 800e7aa:	3101      	adds	r1, #1
 800e7ac:	6079      	str	r1, [r7, #4]
 800e7ae:	0040      	lsls	r0, r0, #1
 800e7b0:	e7c6      	b.n	800e740 <_dtoa_r+0x248>
 800e7b2:	bf00      	nop
 800e7b4:	f3af 8000 	nop.w
 800e7b8:	636f4361 	.word	0x636f4361
 800e7bc:	3fd287a7 	.word	0x3fd287a7
 800e7c0:	8b60c8b3 	.word	0x8b60c8b3
 800e7c4:	3fc68a28 	.word	0x3fc68a28
 800e7c8:	509f79fb 	.word	0x509f79fb
 800e7cc:	3fd34413 	.word	0x3fd34413
 800e7d0:	08011385 	.word	0x08011385
 800e7d4:	0801139c 	.word	0x0801139c
 800e7d8:	7ff00000 	.word	0x7ff00000
 800e7dc:	08011381 	.word	0x08011381
 800e7e0:	08011378 	.word	0x08011378
 800e7e4:	08011355 	.word	0x08011355
 800e7e8:	080114f0 	.word	0x080114f0
 800e7ec:	080113f7 	.word	0x080113f7
 800e7f0:	6a72      	ldr	r2, [r6, #36]	; 0x24
 800e7f2:	9901      	ldr	r1, [sp, #4]
 800e7f4:	6011      	str	r1, [r2, #0]
 800e7f6:	f1b9 0f0e 	cmp.w	r9, #14
 800e7fa:	d86c      	bhi.n	800e8d6 <_dtoa_r+0x3de>
 800e7fc:	2c00      	cmp	r4, #0
 800e7fe:	d06a      	beq.n	800e8d6 <_dtoa_r+0x3de>
 800e800:	f1bb 0f00 	cmp.w	fp, #0
 800e804:	f340 80a0 	ble.w	800e948 <_dtoa_r+0x450>
 800e808:	49c1      	ldr	r1, [pc, #772]	; (800eb10 <_dtoa_r+0x618>)
 800e80a:	f00b 020f 	and.w	r2, fp, #15
 800e80e:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 800e812:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800e816:	ed92 7b00 	vldr	d7, [r2]
 800e81a:	ea4f 112b 	mov.w	r1, fp, asr #4
 800e81e:	f000 8087 	beq.w	800e930 <_dtoa_r+0x438>
 800e822:	4abc      	ldr	r2, [pc, #752]	; (800eb14 <_dtoa_r+0x61c>)
 800e824:	ed92 6b08 	vldr	d6, [r2, #32]
 800e828:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800e82c:	ed8d 6b02 	vstr	d6, [sp, #8]
 800e830:	f001 010f 	and.w	r1, r1, #15
 800e834:	2203      	movs	r2, #3
 800e836:	48b7      	ldr	r0, [pc, #732]	; (800eb14 <_dtoa_r+0x61c>)
 800e838:	2900      	cmp	r1, #0
 800e83a:	d17b      	bne.n	800e934 <_dtoa_r+0x43c>
 800e83c:	ed9d 6b02 	vldr	d6, [sp, #8]
 800e840:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800e844:	ed8d 7b02 	vstr	d7, [sp, #8]
 800e848:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e84a:	2900      	cmp	r1, #0
 800e84c:	f000 80a2 	beq.w	800e994 <_dtoa_r+0x49c>
 800e850:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800e854:	ed9d 7b02 	vldr	d7, [sp, #8]
 800e858:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800e85c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e860:	f140 8098 	bpl.w	800e994 <_dtoa_r+0x49c>
 800e864:	f1b9 0f00 	cmp.w	r9, #0
 800e868:	f000 8094 	beq.w	800e994 <_dtoa_r+0x49c>
 800e86c:	f1ba 0f00 	cmp.w	sl, #0
 800e870:	dd2f      	ble.n	800e8d2 <_dtoa_r+0x3da>
 800e872:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 800e876:	ee27 7b06 	vmul.f64	d7, d7, d6
 800e87a:	ed8d 7b02 	vstr	d7, [sp, #8]
 800e87e:	f10b 37ff 	add.w	r7, fp, #4294967295
 800e882:	3201      	adds	r2, #1
 800e884:	4650      	mov	r0, sl
 800e886:	ed9d 6b02 	vldr	d6, [sp, #8]
 800e88a:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 800e88e:	ee07 2a90 	vmov	s15, r2
 800e892:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800e896:	eea7 5b06 	vfma.f64	d5, d7, d6
 800e89a:	ee15 4a90 	vmov	r4, s11
 800e89e:	ec52 1b15 	vmov	r1, r2, d5
 800e8a2:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 800e8a6:	2800      	cmp	r0, #0
 800e8a8:	d177      	bne.n	800e99a <_dtoa_r+0x4a2>
 800e8aa:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800e8ae:	ee36 6b47 	vsub.f64	d6, d6, d7
 800e8b2:	ec42 1b17 	vmov	d7, r1, r2
 800e8b6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800e8ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e8be:	f300 8263 	bgt.w	800ed88 <_dtoa_r+0x890>
 800e8c2:	eeb1 7b47 	vneg.f64	d7, d7
 800e8c6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800e8ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e8ce:	f100 8258 	bmi.w	800ed82 <_dtoa_r+0x88a>
 800e8d2:	ed8d 8b02 	vstr	d8, [sp, #8]
 800e8d6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800e8d8:	2a00      	cmp	r2, #0
 800e8da:	f2c0 811d 	blt.w	800eb18 <_dtoa_r+0x620>
 800e8de:	f1bb 0f0e 	cmp.w	fp, #14
 800e8e2:	f300 8119 	bgt.w	800eb18 <_dtoa_r+0x620>
 800e8e6:	4b8a      	ldr	r3, [pc, #552]	; (800eb10 <_dtoa_r+0x618>)
 800e8e8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800e8ec:	ed93 6b00 	vldr	d6, [r3]
 800e8f0:	9b08      	ldr	r3, [sp, #32]
 800e8f2:	2b00      	cmp	r3, #0
 800e8f4:	f280 80b7 	bge.w	800ea66 <_dtoa_r+0x56e>
 800e8f8:	f1b9 0f00 	cmp.w	r9, #0
 800e8fc:	f300 80b3 	bgt.w	800ea66 <_dtoa_r+0x56e>
 800e900:	f040 823f 	bne.w	800ed82 <_dtoa_r+0x88a>
 800e904:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800e908:	ee26 6b07 	vmul.f64	d6, d6, d7
 800e90c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800e910:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800e914:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e918:	464c      	mov	r4, r9
 800e91a:	464f      	mov	r7, r9
 800e91c:	f280 8215 	bge.w	800ed4a <_dtoa_r+0x852>
 800e920:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800e924:	2331      	movs	r3, #49	; 0x31
 800e926:	f808 3b01 	strb.w	r3, [r8], #1
 800e92a:	f10b 0b01 	add.w	fp, fp, #1
 800e92e:	e211      	b.n	800ed54 <_dtoa_r+0x85c>
 800e930:	2202      	movs	r2, #2
 800e932:	e780      	b.n	800e836 <_dtoa_r+0x33e>
 800e934:	07cc      	lsls	r4, r1, #31
 800e936:	d504      	bpl.n	800e942 <_dtoa_r+0x44a>
 800e938:	ed90 6b00 	vldr	d6, [r0]
 800e93c:	3201      	adds	r2, #1
 800e93e:	ee27 7b06 	vmul.f64	d7, d7, d6
 800e942:	1049      	asrs	r1, r1, #1
 800e944:	3008      	adds	r0, #8
 800e946:	e777      	b.n	800e838 <_dtoa_r+0x340>
 800e948:	d022      	beq.n	800e990 <_dtoa_r+0x498>
 800e94a:	f1cb 0100 	rsb	r1, fp, #0
 800e94e:	4a70      	ldr	r2, [pc, #448]	; (800eb10 <_dtoa_r+0x618>)
 800e950:	f001 000f 	and.w	r0, r1, #15
 800e954:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800e958:	ed92 7b00 	vldr	d7, [r2]
 800e95c:	ee28 7b07 	vmul.f64	d7, d8, d7
 800e960:	ed8d 7b02 	vstr	d7, [sp, #8]
 800e964:	486b      	ldr	r0, [pc, #428]	; (800eb14 <_dtoa_r+0x61c>)
 800e966:	1109      	asrs	r1, r1, #4
 800e968:	2400      	movs	r4, #0
 800e96a:	2202      	movs	r2, #2
 800e96c:	b929      	cbnz	r1, 800e97a <_dtoa_r+0x482>
 800e96e:	2c00      	cmp	r4, #0
 800e970:	f43f af6a 	beq.w	800e848 <_dtoa_r+0x350>
 800e974:	ed8d 7b02 	vstr	d7, [sp, #8]
 800e978:	e766      	b.n	800e848 <_dtoa_r+0x350>
 800e97a:	07cf      	lsls	r7, r1, #31
 800e97c:	d505      	bpl.n	800e98a <_dtoa_r+0x492>
 800e97e:	ed90 6b00 	vldr	d6, [r0]
 800e982:	3201      	adds	r2, #1
 800e984:	2401      	movs	r4, #1
 800e986:	ee27 7b06 	vmul.f64	d7, d7, d6
 800e98a:	1049      	asrs	r1, r1, #1
 800e98c:	3008      	adds	r0, #8
 800e98e:	e7ed      	b.n	800e96c <_dtoa_r+0x474>
 800e990:	2202      	movs	r2, #2
 800e992:	e759      	b.n	800e848 <_dtoa_r+0x350>
 800e994:	465f      	mov	r7, fp
 800e996:	4648      	mov	r0, r9
 800e998:	e775      	b.n	800e886 <_dtoa_r+0x38e>
 800e99a:	ec42 1b17 	vmov	d7, r1, r2
 800e99e:	4a5c      	ldr	r2, [pc, #368]	; (800eb10 <_dtoa_r+0x618>)
 800e9a0:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800e9a4:	ed12 4b02 	vldr	d4, [r2, #-8]
 800e9a8:	9a01      	ldr	r2, [sp, #4]
 800e9aa:	1814      	adds	r4, r2, r0
 800e9ac:	9a07      	ldr	r2, [sp, #28]
 800e9ae:	b352      	cbz	r2, 800ea06 <_dtoa_r+0x50e>
 800e9b0:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 800e9b4:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 800e9b8:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800e9bc:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800e9c0:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800e9c4:	ee35 7b47 	vsub.f64	d7, d5, d7
 800e9c8:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800e9cc:	ee14 2a90 	vmov	r2, s9
 800e9d0:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800e9d4:	3230      	adds	r2, #48	; 0x30
 800e9d6:	ee36 6b45 	vsub.f64	d6, d6, d5
 800e9da:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800e9de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e9e2:	f808 2b01 	strb.w	r2, [r8], #1
 800e9e6:	d439      	bmi.n	800ea5c <_dtoa_r+0x564>
 800e9e8:	ee32 5b46 	vsub.f64	d5, d2, d6
 800e9ec:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800e9f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e9f4:	d472      	bmi.n	800eadc <_dtoa_r+0x5e4>
 800e9f6:	45a0      	cmp	r8, r4
 800e9f8:	f43f af6b 	beq.w	800e8d2 <_dtoa_r+0x3da>
 800e9fc:	ee27 7b03 	vmul.f64	d7, d7, d3
 800ea00:	ee26 6b03 	vmul.f64	d6, d6, d3
 800ea04:	e7e0      	b.n	800e9c8 <_dtoa_r+0x4d0>
 800ea06:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800ea0a:	ee27 7b04 	vmul.f64	d7, d7, d4
 800ea0e:	4621      	mov	r1, r4
 800ea10:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800ea14:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800ea18:	ee14 2a90 	vmov	r2, s9
 800ea1c:	3230      	adds	r2, #48	; 0x30
 800ea1e:	f808 2b01 	strb.w	r2, [r8], #1
 800ea22:	45a0      	cmp	r8, r4
 800ea24:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800ea28:	ee36 6b45 	vsub.f64	d6, d6, d5
 800ea2c:	d118      	bne.n	800ea60 <_dtoa_r+0x568>
 800ea2e:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 800ea32:	ee37 4b05 	vadd.f64	d4, d7, d5
 800ea36:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800ea3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ea3e:	dc4d      	bgt.n	800eadc <_dtoa_r+0x5e4>
 800ea40:	ee35 7b47 	vsub.f64	d7, d5, d7
 800ea44:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800ea48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ea4c:	f57f af41 	bpl.w	800e8d2 <_dtoa_r+0x3da>
 800ea50:	4688      	mov	r8, r1
 800ea52:	3901      	subs	r1, #1
 800ea54:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 800ea58:	2b30      	cmp	r3, #48	; 0x30
 800ea5a:	d0f9      	beq.n	800ea50 <_dtoa_r+0x558>
 800ea5c:	46bb      	mov	fp, r7
 800ea5e:	e02a      	b.n	800eab6 <_dtoa_r+0x5be>
 800ea60:	ee26 6b03 	vmul.f64	d6, d6, d3
 800ea64:	e7d6      	b.n	800ea14 <_dtoa_r+0x51c>
 800ea66:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ea6a:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 800ea6e:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800ea72:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800ea76:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800ea7a:	ee15 3a10 	vmov	r3, s10
 800ea7e:	3330      	adds	r3, #48	; 0x30
 800ea80:	f808 3b01 	strb.w	r3, [r8], #1
 800ea84:	9b01      	ldr	r3, [sp, #4]
 800ea86:	eba8 0303 	sub.w	r3, r8, r3
 800ea8a:	4599      	cmp	r9, r3
 800ea8c:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800ea90:	eea3 7b46 	vfms.f64	d7, d3, d6
 800ea94:	d133      	bne.n	800eafe <_dtoa_r+0x606>
 800ea96:	ee37 7b07 	vadd.f64	d7, d7, d7
 800ea9a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800ea9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eaa2:	dc1a      	bgt.n	800eada <_dtoa_r+0x5e2>
 800eaa4:	eeb4 7b46 	vcmp.f64	d7, d6
 800eaa8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eaac:	d103      	bne.n	800eab6 <_dtoa_r+0x5be>
 800eaae:	ee15 3a10 	vmov	r3, s10
 800eab2:	07d9      	lsls	r1, r3, #31
 800eab4:	d411      	bmi.n	800eada <_dtoa_r+0x5e2>
 800eab6:	4629      	mov	r1, r5
 800eab8:	4630      	mov	r0, r6
 800eaba:	f000 fcfb 	bl	800f4b4 <_Bfree>
 800eabe:	2300      	movs	r3, #0
 800eac0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800eac2:	f888 3000 	strb.w	r3, [r8]
 800eac6:	f10b 0301 	add.w	r3, fp, #1
 800eaca:	6013      	str	r3, [r2, #0]
 800eacc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800eace:	2b00      	cmp	r3, #0
 800ead0:	f43f ad61 	beq.w	800e596 <_dtoa_r+0x9e>
 800ead4:	f8c3 8000 	str.w	r8, [r3]
 800ead8:	e55d      	b.n	800e596 <_dtoa_r+0x9e>
 800eada:	465f      	mov	r7, fp
 800eadc:	4643      	mov	r3, r8
 800eade:	4698      	mov	r8, r3
 800eae0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800eae4:	2a39      	cmp	r2, #57	; 0x39
 800eae6:	d106      	bne.n	800eaf6 <_dtoa_r+0x5fe>
 800eae8:	9a01      	ldr	r2, [sp, #4]
 800eaea:	429a      	cmp	r2, r3
 800eaec:	d1f7      	bne.n	800eade <_dtoa_r+0x5e6>
 800eaee:	9901      	ldr	r1, [sp, #4]
 800eaf0:	2230      	movs	r2, #48	; 0x30
 800eaf2:	3701      	adds	r7, #1
 800eaf4:	700a      	strb	r2, [r1, #0]
 800eaf6:	781a      	ldrb	r2, [r3, #0]
 800eaf8:	3201      	adds	r2, #1
 800eafa:	701a      	strb	r2, [r3, #0]
 800eafc:	e7ae      	b.n	800ea5c <_dtoa_r+0x564>
 800eafe:	ee27 7b04 	vmul.f64	d7, d7, d4
 800eb02:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800eb06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eb0a:	d1b2      	bne.n	800ea72 <_dtoa_r+0x57a>
 800eb0c:	e7d3      	b.n	800eab6 <_dtoa_r+0x5be>
 800eb0e:	bf00      	nop
 800eb10:	080114f0 	.word	0x080114f0
 800eb14:	080114c8 	.word	0x080114c8
 800eb18:	9907      	ldr	r1, [sp, #28]
 800eb1a:	2900      	cmp	r1, #0
 800eb1c:	f000 80d0 	beq.w	800ecc0 <_dtoa_r+0x7c8>
 800eb20:	9906      	ldr	r1, [sp, #24]
 800eb22:	2901      	cmp	r1, #1
 800eb24:	f300 80b4 	bgt.w	800ec90 <_dtoa_r+0x798>
 800eb28:	990a      	ldr	r1, [sp, #40]	; 0x28
 800eb2a:	2900      	cmp	r1, #0
 800eb2c:	f000 80ac 	beq.w	800ec88 <_dtoa_r+0x790>
 800eb30:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800eb34:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800eb38:	461c      	mov	r4, r3
 800eb3a:	930a      	str	r3, [sp, #40]	; 0x28
 800eb3c:	9b04      	ldr	r3, [sp, #16]
 800eb3e:	4413      	add	r3, r2
 800eb40:	9304      	str	r3, [sp, #16]
 800eb42:	9b05      	ldr	r3, [sp, #20]
 800eb44:	2101      	movs	r1, #1
 800eb46:	4413      	add	r3, r2
 800eb48:	4630      	mov	r0, r6
 800eb4a:	9305      	str	r3, [sp, #20]
 800eb4c:	f000 fd6a 	bl	800f624 <__i2b>
 800eb50:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800eb52:	4607      	mov	r7, r0
 800eb54:	f1b8 0f00 	cmp.w	r8, #0
 800eb58:	dd0d      	ble.n	800eb76 <_dtoa_r+0x67e>
 800eb5a:	9a05      	ldr	r2, [sp, #20]
 800eb5c:	2a00      	cmp	r2, #0
 800eb5e:	dd0a      	ble.n	800eb76 <_dtoa_r+0x67e>
 800eb60:	4542      	cmp	r2, r8
 800eb62:	9904      	ldr	r1, [sp, #16]
 800eb64:	bfa8      	it	ge
 800eb66:	4642      	movge	r2, r8
 800eb68:	1a89      	subs	r1, r1, r2
 800eb6a:	9104      	str	r1, [sp, #16]
 800eb6c:	9905      	ldr	r1, [sp, #20]
 800eb6e:	eba8 0802 	sub.w	r8, r8, r2
 800eb72:	1a8a      	subs	r2, r1, r2
 800eb74:	9205      	str	r2, [sp, #20]
 800eb76:	b303      	cbz	r3, 800ebba <_dtoa_r+0x6c2>
 800eb78:	9a07      	ldr	r2, [sp, #28]
 800eb7a:	2a00      	cmp	r2, #0
 800eb7c:	f000 80a5 	beq.w	800ecca <_dtoa_r+0x7d2>
 800eb80:	2c00      	cmp	r4, #0
 800eb82:	dd13      	ble.n	800ebac <_dtoa_r+0x6b4>
 800eb84:	4639      	mov	r1, r7
 800eb86:	4622      	mov	r2, r4
 800eb88:	4630      	mov	r0, r6
 800eb8a:	930d      	str	r3, [sp, #52]	; 0x34
 800eb8c:	f000 fe0a 	bl	800f7a4 <__pow5mult>
 800eb90:	462a      	mov	r2, r5
 800eb92:	4601      	mov	r1, r0
 800eb94:	4607      	mov	r7, r0
 800eb96:	4630      	mov	r0, r6
 800eb98:	f000 fd5a 	bl	800f650 <__multiply>
 800eb9c:	4629      	mov	r1, r5
 800eb9e:	900a      	str	r0, [sp, #40]	; 0x28
 800eba0:	4630      	mov	r0, r6
 800eba2:	f000 fc87 	bl	800f4b4 <_Bfree>
 800eba6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800eba8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ebaa:	4615      	mov	r5, r2
 800ebac:	1b1a      	subs	r2, r3, r4
 800ebae:	d004      	beq.n	800ebba <_dtoa_r+0x6c2>
 800ebb0:	4629      	mov	r1, r5
 800ebb2:	4630      	mov	r0, r6
 800ebb4:	f000 fdf6 	bl	800f7a4 <__pow5mult>
 800ebb8:	4605      	mov	r5, r0
 800ebba:	2101      	movs	r1, #1
 800ebbc:	4630      	mov	r0, r6
 800ebbe:	f000 fd31 	bl	800f624 <__i2b>
 800ebc2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ebc4:	2b00      	cmp	r3, #0
 800ebc6:	4604      	mov	r4, r0
 800ebc8:	f340 8081 	ble.w	800ecce <_dtoa_r+0x7d6>
 800ebcc:	461a      	mov	r2, r3
 800ebce:	4601      	mov	r1, r0
 800ebd0:	4630      	mov	r0, r6
 800ebd2:	f000 fde7 	bl	800f7a4 <__pow5mult>
 800ebd6:	9b06      	ldr	r3, [sp, #24]
 800ebd8:	2b01      	cmp	r3, #1
 800ebda:	4604      	mov	r4, r0
 800ebdc:	dd7a      	ble.n	800ecd4 <_dtoa_r+0x7dc>
 800ebde:	2300      	movs	r3, #0
 800ebe0:	930a      	str	r3, [sp, #40]	; 0x28
 800ebe2:	6922      	ldr	r2, [r4, #16]
 800ebe4:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800ebe8:	6910      	ldr	r0, [r2, #16]
 800ebea:	f000 fccb 	bl	800f584 <__hi0bits>
 800ebee:	f1c0 0020 	rsb	r0, r0, #32
 800ebf2:	9b05      	ldr	r3, [sp, #20]
 800ebf4:	4418      	add	r0, r3
 800ebf6:	f010 001f 	ands.w	r0, r0, #31
 800ebfa:	f000 808c 	beq.w	800ed16 <_dtoa_r+0x81e>
 800ebfe:	f1c0 0220 	rsb	r2, r0, #32
 800ec02:	2a04      	cmp	r2, #4
 800ec04:	f340 8085 	ble.w	800ed12 <_dtoa_r+0x81a>
 800ec08:	f1c0 001c 	rsb	r0, r0, #28
 800ec0c:	9b04      	ldr	r3, [sp, #16]
 800ec0e:	4403      	add	r3, r0
 800ec10:	9304      	str	r3, [sp, #16]
 800ec12:	9b05      	ldr	r3, [sp, #20]
 800ec14:	4403      	add	r3, r0
 800ec16:	4480      	add	r8, r0
 800ec18:	9305      	str	r3, [sp, #20]
 800ec1a:	9b04      	ldr	r3, [sp, #16]
 800ec1c:	2b00      	cmp	r3, #0
 800ec1e:	dd05      	ble.n	800ec2c <_dtoa_r+0x734>
 800ec20:	4629      	mov	r1, r5
 800ec22:	461a      	mov	r2, r3
 800ec24:	4630      	mov	r0, r6
 800ec26:	f000 fe17 	bl	800f858 <__lshift>
 800ec2a:	4605      	mov	r5, r0
 800ec2c:	9b05      	ldr	r3, [sp, #20]
 800ec2e:	2b00      	cmp	r3, #0
 800ec30:	dd05      	ble.n	800ec3e <_dtoa_r+0x746>
 800ec32:	4621      	mov	r1, r4
 800ec34:	461a      	mov	r2, r3
 800ec36:	4630      	mov	r0, r6
 800ec38:	f000 fe0e 	bl	800f858 <__lshift>
 800ec3c:	4604      	mov	r4, r0
 800ec3e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ec40:	2b00      	cmp	r3, #0
 800ec42:	d06a      	beq.n	800ed1a <_dtoa_r+0x822>
 800ec44:	4621      	mov	r1, r4
 800ec46:	4628      	mov	r0, r5
 800ec48:	f000 fe76 	bl	800f938 <__mcmp>
 800ec4c:	2800      	cmp	r0, #0
 800ec4e:	da64      	bge.n	800ed1a <_dtoa_r+0x822>
 800ec50:	2300      	movs	r3, #0
 800ec52:	4629      	mov	r1, r5
 800ec54:	220a      	movs	r2, #10
 800ec56:	4630      	mov	r0, r6
 800ec58:	f000 fc4e 	bl	800f4f8 <__multadd>
 800ec5c:	9b07      	ldr	r3, [sp, #28]
 800ec5e:	f10b 3bff 	add.w	fp, fp, #4294967295
 800ec62:	4605      	mov	r5, r0
 800ec64:	2b00      	cmp	r3, #0
 800ec66:	f000 8191 	beq.w	800ef8c <_dtoa_r+0xa94>
 800ec6a:	4639      	mov	r1, r7
 800ec6c:	2300      	movs	r3, #0
 800ec6e:	220a      	movs	r2, #10
 800ec70:	4630      	mov	r0, r6
 800ec72:	f000 fc41 	bl	800f4f8 <__multadd>
 800ec76:	f1ba 0f00 	cmp.w	sl, #0
 800ec7a:	4607      	mov	r7, r0
 800ec7c:	f300 808d 	bgt.w	800ed9a <_dtoa_r+0x8a2>
 800ec80:	9b06      	ldr	r3, [sp, #24]
 800ec82:	2b02      	cmp	r3, #2
 800ec84:	dc50      	bgt.n	800ed28 <_dtoa_r+0x830>
 800ec86:	e088      	b.n	800ed9a <_dtoa_r+0x8a2>
 800ec88:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ec8a:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800ec8e:	e751      	b.n	800eb34 <_dtoa_r+0x63c>
 800ec90:	f109 34ff 	add.w	r4, r9, #4294967295
 800ec94:	42a3      	cmp	r3, r4
 800ec96:	bfbf      	itttt	lt
 800ec98:	9a09      	ldrlt	r2, [sp, #36]	; 0x24
 800ec9a:	1ae3      	sublt	r3, r4, r3
 800ec9c:	18d2      	addlt	r2, r2, r3
 800ec9e:	9209      	strlt	r2, [sp, #36]	; 0x24
 800eca0:	bfb6      	itet	lt
 800eca2:	4623      	movlt	r3, r4
 800eca4:	1b1c      	subge	r4, r3, r4
 800eca6:	2400      	movlt	r4, #0
 800eca8:	f1b9 0f00 	cmp.w	r9, #0
 800ecac:	bfb5      	itete	lt
 800ecae:	9a04      	ldrlt	r2, [sp, #16]
 800ecb0:	f8dd 8010 	ldrge.w	r8, [sp, #16]
 800ecb4:	eba2 0809 	sublt.w	r8, r2, r9
 800ecb8:	464a      	movge	r2, r9
 800ecba:	bfb8      	it	lt
 800ecbc:	2200      	movlt	r2, #0
 800ecbe:	e73c      	b.n	800eb3a <_dtoa_r+0x642>
 800ecc0:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800ecc4:	9f07      	ldr	r7, [sp, #28]
 800ecc6:	461c      	mov	r4, r3
 800ecc8:	e744      	b.n	800eb54 <_dtoa_r+0x65c>
 800ecca:	461a      	mov	r2, r3
 800eccc:	e770      	b.n	800ebb0 <_dtoa_r+0x6b8>
 800ecce:	9b06      	ldr	r3, [sp, #24]
 800ecd0:	2b01      	cmp	r3, #1
 800ecd2:	dc18      	bgt.n	800ed06 <_dtoa_r+0x80e>
 800ecd4:	9b02      	ldr	r3, [sp, #8]
 800ecd6:	b9b3      	cbnz	r3, 800ed06 <_dtoa_r+0x80e>
 800ecd8:	9b03      	ldr	r3, [sp, #12]
 800ecda:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800ecde:	b9a2      	cbnz	r2, 800ed0a <_dtoa_r+0x812>
 800ece0:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800ece4:	0d12      	lsrs	r2, r2, #20
 800ece6:	0512      	lsls	r2, r2, #20
 800ece8:	b18a      	cbz	r2, 800ed0e <_dtoa_r+0x816>
 800ecea:	9b04      	ldr	r3, [sp, #16]
 800ecec:	3301      	adds	r3, #1
 800ecee:	9304      	str	r3, [sp, #16]
 800ecf0:	9b05      	ldr	r3, [sp, #20]
 800ecf2:	3301      	adds	r3, #1
 800ecf4:	9305      	str	r3, [sp, #20]
 800ecf6:	2301      	movs	r3, #1
 800ecf8:	930a      	str	r3, [sp, #40]	; 0x28
 800ecfa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ecfc:	2b00      	cmp	r3, #0
 800ecfe:	f47f af70 	bne.w	800ebe2 <_dtoa_r+0x6ea>
 800ed02:	2001      	movs	r0, #1
 800ed04:	e775      	b.n	800ebf2 <_dtoa_r+0x6fa>
 800ed06:	2300      	movs	r3, #0
 800ed08:	e7f6      	b.n	800ecf8 <_dtoa_r+0x800>
 800ed0a:	9b02      	ldr	r3, [sp, #8]
 800ed0c:	e7f4      	b.n	800ecf8 <_dtoa_r+0x800>
 800ed0e:	920a      	str	r2, [sp, #40]	; 0x28
 800ed10:	e7f3      	b.n	800ecfa <_dtoa_r+0x802>
 800ed12:	d082      	beq.n	800ec1a <_dtoa_r+0x722>
 800ed14:	4610      	mov	r0, r2
 800ed16:	301c      	adds	r0, #28
 800ed18:	e778      	b.n	800ec0c <_dtoa_r+0x714>
 800ed1a:	f1b9 0f00 	cmp.w	r9, #0
 800ed1e:	dc37      	bgt.n	800ed90 <_dtoa_r+0x898>
 800ed20:	9b06      	ldr	r3, [sp, #24]
 800ed22:	2b02      	cmp	r3, #2
 800ed24:	dd34      	ble.n	800ed90 <_dtoa_r+0x898>
 800ed26:	46ca      	mov	sl, r9
 800ed28:	f1ba 0f00 	cmp.w	sl, #0
 800ed2c:	d10d      	bne.n	800ed4a <_dtoa_r+0x852>
 800ed2e:	4621      	mov	r1, r4
 800ed30:	4653      	mov	r3, sl
 800ed32:	2205      	movs	r2, #5
 800ed34:	4630      	mov	r0, r6
 800ed36:	f000 fbdf 	bl	800f4f8 <__multadd>
 800ed3a:	4601      	mov	r1, r0
 800ed3c:	4604      	mov	r4, r0
 800ed3e:	4628      	mov	r0, r5
 800ed40:	f000 fdfa 	bl	800f938 <__mcmp>
 800ed44:	2800      	cmp	r0, #0
 800ed46:	f73f adeb 	bgt.w	800e920 <_dtoa_r+0x428>
 800ed4a:	9b08      	ldr	r3, [sp, #32]
 800ed4c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800ed50:	ea6f 0b03 	mvn.w	fp, r3
 800ed54:	f04f 0900 	mov.w	r9, #0
 800ed58:	4621      	mov	r1, r4
 800ed5a:	4630      	mov	r0, r6
 800ed5c:	f000 fbaa 	bl	800f4b4 <_Bfree>
 800ed60:	2f00      	cmp	r7, #0
 800ed62:	f43f aea8 	beq.w	800eab6 <_dtoa_r+0x5be>
 800ed66:	f1b9 0f00 	cmp.w	r9, #0
 800ed6a:	d005      	beq.n	800ed78 <_dtoa_r+0x880>
 800ed6c:	45b9      	cmp	r9, r7
 800ed6e:	d003      	beq.n	800ed78 <_dtoa_r+0x880>
 800ed70:	4649      	mov	r1, r9
 800ed72:	4630      	mov	r0, r6
 800ed74:	f000 fb9e 	bl	800f4b4 <_Bfree>
 800ed78:	4639      	mov	r1, r7
 800ed7a:	4630      	mov	r0, r6
 800ed7c:	f000 fb9a 	bl	800f4b4 <_Bfree>
 800ed80:	e699      	b.n	800eab6 <_dtoa_r+0x5be>
 800ed82:	2400      	movs	r4, #0
 800ed84:	4627      	mov	r7, r4
 800ed86:	e7e0      	b.n	800ed4a <_dtoa_r+0x852>
 800ed88:	46bb      	mov	fp, r7
 800ed8a:	4604      	mov	r4, r0
 800ed8c:	4607      	mov	r7, r0
 800ed8e:	e5c7      	b.n	800e920 <_dtoa_r+0x428>
 800ed90:	9b07      	ldr	r3, [sp, #28]
 800ed92:	46ca      	mov	sl, r9
 800ed94:	2b00      	cmp	r3, #0
 800ed96:	f000 8100 	beq.w	800ef9a <_dtoa_r+0xaa2>
 800ed9a:	f1b8 0f00 	cmp.w	r8, #0
 800ed9e:	dd05      	ble.n	800edac <_dtoa_r+0x8b4>
 800eda0:	4639      	mov	r1, r7
 800eda2:	4642      	mov	r2, r8
 800eda4:	4630      	mov	r0, r6
 800eda6:	f000 fd57 	bl	800f858 <__lshift>
 800edaa:	4607      	mov	r7, r0
 800edac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800edae:	2b00      	cmp	r3, #0
 800edb0:	d05d      	beq.n	800ee6e <_dtoa_r+0x976>
 800edb2:	6879      	ldr	r1, [r7, #4]
 800edb4:	4630      	mov	r0, r6
 800edb6:	f000 fb3d 	bl	800f434 <_Balloc>
 800edba:	4680      	mov	r8, r0
 800edbc:	b928      	cbnz	r0, 800edca <_dtoa_r+0x8d2>
 800edbe:	4b82      	ldr	r3, [pc, #520]	; (800efc8 <_dtoa_r+0xad0>)
 800edc0:	4602      	mov	r2, r0
 800edc2:	f240 21ea 	movw	r1, #746	; 0x2ea
 800edc6:	f7ff bbaf 	b.w	800e528 <_dtoa_r+0x30>
 800edca:	693a      	ldr	r2, [r7, #16]
 800edcc:	3202      	adds	r2, #2
 800edce:	0092      	lsls	r2, r2, #2
 800edd0:	f107 010c 	add.w	r1, r7, #12
 800edd4:	300c      	adds	r0, #12
 800edd6:	f7fe fc65 	bl	800d6a4 <memcpy>
 800edda:	2201      	movs	r2, #1
 800eddc:	4641      	mov	r1, r8
 800edde:	4630      	mov	r0, r6
 800ede0:	f000 fd3a 	bl	800f858 <__lshift>
 800ede4:	9b01      	ldr	r3, [sp, #4]
 800ede6:	3301      	adds	r3, #1
 800ede8:	9304      	str	r3, [sp, #16]
 800edea:	9b01      	ldr	r3, [sp, #4]
 800edec:	4453      	add	r3, sl
 800edee:	9308      	str	r3, [sp, #32]
 800edf0:	9b02      	ldr	r3, [sp, #8]
 800edf2:	f003 0301 	and.w	r3, r3, #1
 800edf6:	46b9      	mov	r9, r7
 800edf8:	9307      	str	r3, [sp, #28]
 800edfa:	4607      	mov	r7, r0
 800edfc:	9b04      	ldr	r3, [sp, #16]
 800edfe:	4621      	mov	r1, r4
 800ee00:	3b01      	subs	r3, #1
 800ee02:	4628      	mov	r0, r5
 800ee04:	9302      	str	r3, [sp, #8]
 800ee06:	f7ff faeb 	bl	800e3e0 <quorem>
 800ee0a:	4603      	mov	r3, r0
 800ee0c:	3330      	adds	r3, #48	; 0x30
 800ee0e:	9005      	str	r0, [sp, #20]
 800ee10:	4649      	mov	r1, r9
 800ee12:	4628      	mov	r0, r5
 800ee14:	9309      	str	r3, [sp, #36]	; 0x24
 800ee16:	f000 fd8f 	bl	800f938 <__mcmp>
 800ee1a:	463a      	mov	r2, r7
 800ee1c:	4682      	mov	sl, r0
 800ee1e:	4621      	mov	r1, r4
 800ee20:	4630      	mov	r0, r6
 800ee22:	f000 fda5 	bl	800f970 <__mdiff>
 800ee26:	68c2      	ldr	r2, [r0, #12]
 800ee28:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ee2a:	4680      	mov	r8, r0
 800ee2c:	bb0a      	cbnz	r2, 800ee72 <_dtoa_r+0x97a>
 800ee2e:	4601      	mov	r1, r0
 800ee30:	4628      	mov	r0, r5
 800ee32:	f000 fd81 	bl	800f938 <__mcmp>
 800ee36:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ee38:	4602      	mov	r2, r0
 800ee3a:	4641      	mov	r1, r8
 800ee3c:	4630      	mov	r0, r6
 800ee3e:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
 800ee42:	f000 fb37 	bl	800f4b4 <_Bfree>
 800ee46:	9b06      	ldr	r3, [sp, #24]
 800ee48:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ee4a:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800ee4e:	ea43 0102 	orr.w	r1, r3, r2
 800ee52:	9b07      	ldr	r3, [sp, #28]
 800ee54:	430b      	orrs	r3, r1
 800ee56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ee58:	d10d      	bne.n	800ee76 <_dtoa_r+0x97e>
 800ee5a:	2b39      	cmp	r3, #57	; 0x39
 800ee5c:	d029      	beq.n	800eeb2 <_dtoa_r+0x9ba>
 800ee5e:	f1ba 0f00 	cmp.w	sl, #0
 800ee62:	dd01      	ble.n	800ee68 <_dtoa_r+0x970>
 800ee64:	9b05      	ldr	r3, [sp, #20]
 800ee66:	3331      	adds	r3, #49	; 0x31
 800ee68:	9a02      	ldr	r2, [sp, #8]
 800ee6a:	7013      	strb	r3, [r2, #0]
 800ee6c:	e774      	b.n	800ed58 <_dtoa_r+0x860>
 800ee6e:	4638      	mov	r0, r7
 800ee70:	e7b8      	b.n	800ede4 <_dtoa_r+0x8ec>
 800ee72:	2201      	movs	r2, #1
 800ee74:	e7e1      	b.n	800ee3a <_dtoa_r+0x942>
 800ee76:	f1ba 0f00 	cmp.w	sl, #0
 800ee7a:	db06      	blt.n	800ee8a <_dtoa_r+0x992>
 800ee7c:	9906      	ldr	r1, [sp, #24]
 800ee7e:	ea41 0a0a 	orr.w	sl, r1, sl
 800ee82:	9907      	ldr	r1, [sp, #28]
 800ee84:	ea5a 0101 	orrs.w	r1, sl, r1
 800ee88:	d120      	bne.n	800eecc <_dtoa_r+0x9d4>
 800ee8a:	2a00      	cmp	r2, #0
 800ee8c:	ddec      	ble.n	800ee68 <_dtoa_r+0x970>
 800ee8e:	4629      	mov	r1, r5
 800ee90:	2201      	movs	r2, #1
 800ee92:	4630      	mov	r0, r6
 800ee94:	9304      	str	r3, [sp, #16]
 800ee96:	f000 fcdf 	bl	800f858 <__lshift>
 800ee9a:	4621      	mov	r1, r4
 800ee9c:	4605      	mov	r5, r0
 800ee9e:	f000 fd4b 	bl	800f938 <__mcmp>
 800eea2:	2800      	cmp	r0, #0
 800eea4:	9b04      	ldr	r3, [sp, #16]
 800eea6:	dc02      	bgt.n	800eeae <_dtoa_r+0x9b6>
 800eea8:	d1de      	bne.n	800ee68 <_dtoa_r+0x970>
 800eeaa:	07da      	lsls	r2, r3, #31
 800eeac:	d5dc      	bpl.n	800ee68 <_dtoa_r+0x970>
 800eeae:	2b39      	cmp	r3, #57	; 0x39
 800eeb0:	d1d8      	bne.n	800ee64 <_dtoa_r+0x96c>
 800eeb2:	9a02      	ldr	r2, [sp, #8]
 800eeb4:	2339      	movs	r3, #57	; 0x39
 800eeb6:	7013      	strb	r3, [r2, #0]
 800eeb8:	4643      	mov	r3, r8
 800eeba:	4698      	mov	r8, r3
 800eebc:	3b01      	subs	r3, #1
 800eebe:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 800eec2:	2a39      	cmp	r2, #57	; 0x39
 800eec4:	d051      	beq.n	800ef6a <_dtoa_r+0xa72>
 800eec6:	3201      	adds	r2, #1
 800eec8:	701a      	strb	r2, [r3, #0]
 800eeca:	e745      	b.n	800ed58 <_dtoa_r+0x860>
 800eecc:	2a00      	cmp	r2, #0
 800eece:	dd03      	ble.n	800eed8 <_dtoa_r+0x9e0>
 800eed0:	2b39      	cmp	r3, #57	; 0x39
 800eed2:	d0ee      	beq.n	800eeb2 <_dtoa_r+0x9ba>
 800eed4:	3301      	adds	r3, #1
 800eed6:	e7c7      	b.n	800ee68 <_dtoa_r+0x970>
 800eed8:	9a04      	ldr	r2, [sp, #16]
 800eeda:	9908      	ldr	r1, [sp, #32]
 800eedc:	f802 3c01 	strb.w	r3, [r2, #-1]
 800eee0:	428a      	cmp	r2, r1
 800eee2:	d02b      	beq.n	800ef3c <_dtoa_r+0xa44>
 800eee4:	4629      	mov	r1, r5
 800eee6:	2300      	movs	r3, #0
 800eee8:	220a      	movs	r2, #10
 800eeea:	4630      	mov	r0, r6
 800eeec:	f000 fb04 	bl	800f4f8 <__multadd>
 800eef0:	45b9      	cmp	r9, r7
 800eef2:	4605      	mov	r5, r0
 800eef4:	f04f 0300 	mov.w	r3, #0
 800eef8:	f04f 020a 	mov.w	r2, #10
 800eefc:	4649      	mov	r1, r9
 800eefe:	4630      	mov	r0, r6
 800ef00:	d107      	bne.n	800ef12 <_dtoa_r+0xa1a>
 800ef02:	f000 faf9 	bl	800f4f8 <__multadd>
 800ef06:	4681      	mov	r9, r0
 800ef08:	4607      	mov	r7, r0
 800ef0a:	9b04      	ldr	r3, [sp, #16]
 800ef0c:	3301      	adds	r3, #1
 800ef0e:	9304      	str	r3, [sp, #16]
 800ef10:	e774      	b.n	800edfc <_dtoa_r+0x904>
 800ef12:	f000 faf1 	bl	800f4f8 <__multadd>
 800ef16:	4639      	mov	r1, r7
 800ef18:	4681      	mov	r9, r0
 800ef1a:	2300      	movs	r3, #0
 800ef1c:	220a      	movs	r2, #10
 800ef1e:	4630      	mov	r0, r6
 800ef20:	f000 faea 	bl	800f4f8 <__multadd>
 800ef24:	4607      	mov	r7, r0
 800ef26:	e7f0      	b.n	800ef0a <_dtoa_r+0xa12>
 800ef28:	f1ba 0f00 	cmp.w	sl, #0
 800ef2c:	9a01      	ldr	r2, [sp, #4]
 800ef2e:	bfcc      	ite	gt
 800ef30:	46d0      	movgt	r8, sl
 800ef32:	f04f 0801 	movle.w	r8, #1
 800ef36:	4490      	add	r8, r2
 800ef38:	f04f 0900 	mov.w	r9, #0
 800ef3c:	4629      	mov	r1, r5
 800ef3e:	2201      	movs	r2, #1
 800ef40:	4630      	mov	r0, r6
 800ef42:	9302      	str	r3, [sp, #8]
 800ef44:	f000 fc88 	bl	800f858 <__lshift>
 800ef48:	4621      	mov	r1, r4
 800ef4a:	4605      	mov	r5, r0
 800ef4c:	f000 fcf4 	bl	800f938 <__mcmp>
 800ef50:	2800      	cmp	r0, #0
 800ef52:	dcb1      	bgt.n	800eeb8 <_dtoa_r+0x9c0>
 800ef54:	d102      	bne.n	800ef5c <_dtoa_r+0xa64>
 800ef56:	9b02      	ldr	r3, [sp, #8]
 800ef58:	07db      	lsls	r3, r3, #31
 800ef5a:	d4ad      	bmi.n	800eeb8 <_dtoa_r+0x9c0>
 800ef5c:	4643      	mov	r3, r8
 800ef5e:	4698      	mov	r8, r3
 800ef60:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ef64:	2a30      	cmp	r2, #48	; 0x30
 800ef66:	d0fa      	beq.n	800ef5e <_dtoa_r+0xa66>
 800ef68:	e6f6      	b.n	800ed58 <_dtoa_r+0x860>
 800ef6a:	9a01      	ldr	r2, [sp, #4]
 800ef6c:	429a      	cmp	r2, r3
 800ef6e:	d1a4      	bne.n	800eeba <_dtoa_r+0x9c2>
 800ef70:	f10b 0b01 	add.w	fp, fp, #1
 800ef74:	2331      	movs	r3, #49	; 0x31
 800ef76:	e778      	b.n	800ee6a <_dtoa_r+0x972>
 800ef78:	4b14      	ldr	r3, [pc, #80]	; (800efcc <_dtoa_r+0xad4>)
 800ef7a:	f7ff bb27 	b.w	800e5cc <_dtoa_r+0xd4>
 800ef7e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800ef80:	2b00      	cmp	r3, #0
 800ef82:	f47f ab03 	bne.w	800e58c <_dtoa_r+0x94>
 800ef86:	4b12      	ldr	r3, [pc, #72]	; (800efd0 <_dtoa_r+0xad8>)
 800ef88:	f7ff bb20 	b.w	800e5cc <_dtoa_r+0xd4>
 800ef8c:	f1ba 0f00 	cmp.w	sl, #0
 800ef90:	dc03      	bgt.n	800ef9a <_dtoa_r+0xaa2>
 800ef92:	9b06      	ldr	r3, [sp, #24]
 800ef94:	2b02      	cmp	r3, #2
 800ef96:	f73f aec7 	bgt.w	800ed28 <_dtoa_r+0x830>
 800ef9a:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800ef9e:	4621      	mov	r1, r4
 800efa0:	4628      	mov	r0, r5
 800efa2:	f7ff fa1d 	bl	800e3e0 <quorem>
 800efa6:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800efaa:	f808 3b01 	strb.w	r3, [r8], #1
 800efae:	9a01      	ldr	r2, [sp, #4]
 800efb0:	eba8 0202 	sub.w	r2, r8, r2
 800efb4:	4592      	cmp	sl, r2
 800efb6:	ddb7      	ble.n	800ef28 <_dtoa_r+0xa30>
 800efb8:	4629      	mov	r1, r5
 800efba:	2300      	movs	r3, #0
 800efbc:	220a      	movs	r2, #10
 800efbe:	4630      	mov	r0, r6
 800efc0:	f000 fa9a 	bl	800f4f8 <__multadd>
 800efc4:	4605      	mov	r5, r0
 800efc6:	e7ea      	b.n	800ef9e <_dtoa_r+0xaa6>
 800efc8:	080113f7 	.word	0x080113f7
 800efcc:	08011354 	.word	0x08011354
 800efd0:	08011378 	.word	0x08011378

0800efd4 <__sflush_r>:
 800efd4:	898a      	ldrh	r2, [r1, #12]
 800efd6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800efda:	4605      	mov	r5, r0
 800efdc:	0710      	lsls	r0, r2, #28
 800efde:	460c      	mov	r4, r1
 800efe0:	d458      	bmi.n	800f094 <__sflush_r+0xc0>
 800efe2:	684b      	ldr	r3, [r1, #4]
 800efe4:	2b00      	cmp	r3, #0
 800efe6:	dc05      	bgt.n	800eff4 <__sflush_r+0x20>
 800efe8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800efea:	2b00      	cmp	r3, #0
 800efec:	dc02      	bgt.n	800eff4 <__sflush_r+0x20>
 800efee:	2000      	movs	r0, #0
 800eff0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eff4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800eff6:	2e00      	cmp	r6, #0
 800eff8:	d0f9      	beq.n	800efee <__sflush_r+0x1a>
 800effa:	2300      	movs	r3, #0
 800effc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800f000:	682f      	ldr	r7, [r5, #0]
 800f002:	602b      	str	r3, [r5, #0]
 800f004:	d032      	beq.n	800f06c <__sflush_r+0x98>
 800f006:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800f008:	89a3      	ldrh	r3, [r4, #12]
 800f00a:	075a      	lsls	r2, r3, #29
 800f00c:	d505      	bpl.n	800f01a <__sflush_r+0x46>
 800f00e:	6863      	ldr	r3, [r4, #4]
 800f010:	1ac0      	subs	r0, r0, r3
 800f012:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800f014:	b10b      	cbz	r3, 800f01a <__sflush_r+0x46>
 800f016:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800f018:	1ac0      	subs	r0, r0, r3
 800f01a:	2300      	movs	r3, #0
 800f01c:	4602      	mov	r2, r0
 800f01e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800f020:	6a21      	ldr	r1, [r4, #32]
 800f022:	4628      	mov	r0, r5
 800f024:	47b0      	blx	r6
 800f026:	1c43      	adds	r3, r0, #1
 800f028:	89a3      	ldrh	r3, [r4, #12]
 800f02a:	d106      	bne.n	800f03a <__sflush_r+0x66>
 800f02c:	6829      	ldr	r1, [r5, #0]
 800f02e:	291d      	cmp	r1, #29
 800f030:	d82c      	bhi.n	800f08c <__sflush_r+0xb8>
 800f032:	4a2a      	ldr	r2, [pc, #168]	; (800f0dc <__sflush_r+0x108>)
 800f034:	40ca      	lsrs	r2, r1
 800f036:	07d6      	lsls	r6, r2, #31
 800f038:	d528      	bpl.n	800f08c <__sflush_r+0xb8>
 800f03a:	2200      	movs	r2, #0
 800f03c:	6062      	str	r2, [r4, #4]
 800f03e:	04d9      	lsls	r1, r3, #19
 800f040:	6922      	ldr	r2, [r4, #16]
 800f042:	6022      	str	r2, [r4, #0]
 800f044:	d504      	bpl.n	800f050 <__sflush_r+0x7c>
 800f046:	1c42      	adds	r2, r0, #1
 800f048:	d101      	bne.n	800f04e <__sflush_r+0x7a>
 800f04a:	682b      	ldr	r3, [r5, #0]
 800f04c:	b903      	cbnz	r3, 800f050 <__sflush_r+0x7c>
 800f04e:	6560      	str	r0, [r4, #84]	; 0x54
 800f050:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f052:	602f      	str	r7, [r5, #0]
 800f054:	2900      	cmp	r1, #0
 800f056:	d0ca      	beq.n	800efee <__sflush_r+0x1a>
 800f058:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f05c:	4299      	cmp	r1, r3
 800f05e:	d002      	beq.n	800f066 <__sflush_r+0x92>
 800f060:	4628      	mov	r0, r5
 800f062:	f7fe fb35 	bl	800d6d0 <_free_r>
 800f066:	2000      	movs	r0, #0
 800f068:	6360      	str	r0, [r4, #52]	; 0x34
 800f06a:	e7c1      	b.n	800eff0 <__sflush_r+0x1c>
 800f06c:	6a21      	ldr	r1, [r4, #32]
 800f06e:	2301      	movs	r3, #1
 800f070:	4628      	mov	r0, r5
 800f072:	47b0      	blx	r6
 800f074:	1c41      	adds	r1, r0, #1
 800f076:	d1c7      	bne.n	800f008 <__sflush_r+0x34>
 800f078:	682b      	ldr	r3, [r5, #0]
 800f07a:	2b00      	cmp	r3, #0
 800f07c:	d0c4      	beq.n	800f008 <__sflush_r+0x34>
 800f07e:	2b1d      	cmp	r3, #29
 800f080:	d001      	beq.n	800f086 <__sflush_r+0xb2>
 800f082:	2b16      	cmp	r3, #22
 800f084:	d101      	bne.n	800f08a <__sflush_r+0xb6>
 800f086:	602f      	str	r7, [r5, #0]
 800f088:	e7b1      	b.n	800efee <__sflush_r+0x1a>
 800f08a:	89a3      	ldrh	r3, [r4, #12]
 800f08c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f090:	81a3      	strh	r3, [r4, #12]
 800f092:	e7ad      	b.n	800eff0 <__sflush_r+0x1c>
 800f094:	690f      	ldr	r7, [r1, #16]
 800f096:	2f00      	cmp	r7, #0
 800f098:	d0a9      	beq.n	800efee <__sflush_r+0x1a>
 800f09a:	0793      	lsls	r3, r2, #30
 800f09c:	680e      	ldr	r6, [r1, #0]
 800f09e:	bf08      	it	eq
 800f0a0:	694b      	ldreq	r3, [r1, #20]
 800f0a2:	600f      	str	r7, [r1, #0]
 800f0a4:	bf18      	it	ne
 800f0a6:	2300      	movne	r3, #0
 800f0a8:	eba6 0807 	sub.w	r8, r6, r7
 800f0ac:	608b      	str	r3, [r1, #8]
 800f0ae:	f1b8 0f00 	cmp.w	r8, #0
 800f0b2:	dd9c      	ble.n	800efee <__sflush_r+0x1a>
 800f0b4:	6a21      	ldr	r1, [r4, #32]
 800f0b6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800f0b8:	4643      	mov	r3, r8
 800f0ba:	463a      	mov	r2, r7
 800f0bc:	4628      	mov	r0, r5
 800f0be:	47b0      	blx	r6
 800f0c0:	2800      	cmp	r0, #0
 800f0c2:	dc06      	bgt.n	800f0d2 <__sflush_r+0xfe>
 800f0c4:	89a3      	ldrh	r3, [r4, #12]
 800f0c6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f0ca:	81a3      	strh	r3, [r4, #12]
 800f0cc:	f04f 30ff 	mov.w	r0, #4294967295
 800f0d0:	e78e      	b.n	800eff0 <__sflush_r+0x1c>
 800f0d2:	4407      	add	r7, r0
 800f0d4:	eba8 0800 	sub.w	r8, r8, r0
 800f0d8:	e7e9      	b.n	800f0ae <__sflush_r+0xda>
 800f0da:	bf00      	nop
 800f0dc:	20400001 	.word	0x20400001

0800f0e0 <_fflush_r>:
 800f0e0:	b538      	push	{r3, r4, r5, lr}
 800f0e2:	690b      	ldr	r3, [r1, #16]
 800f0e4:	4605      	mov	r5, r0
 800f0e6:	460c      	mov	r4, r1
 800f0e8:	b913      	cbnz	r3, 800f0f0 <_fflush_r+0x10>
 800f0ea:	2500      	movs	r5, #0
 800f0ec:	4628      	mov	r0, r5
 800f0ee:	bd38      	pop	{r3, r4, r5, pc}
 800f0f0:	b118      	cbz	r0, 800f0fa <_fflush_r+0x1a>
 800f0f2:	6983      	ldr	r3, [r0, #24]
 800f0f4:	b90b      	cbnz	r3, 800f0fa <_fflush_r+0x1a>
 800f0f6:	f000 f887 	bl	800f208 <__sinit>
 800f0fa:	4b14      	ldr	r3, [pc, #80]	; (800f14c <_fflush_r+0x6c>)
 800f0fc:	429c      	cmp	r4, r3
 800f0fe:	d11b      	bne.n	800f138 <_fflush_r+0x58>
 800f100:	686c      	ldr	r4, [r5, #4]
 800f102:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f106:	2b00      	cmp	r3, #0
 800f108:	d0ef      	beq.n	800f0ea <_fflush_r+0xa>
 800f10a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800f10c:	07d0      	lsls	r0, r2, #31
 800f10e:	d404      	bmi.n	800f11a <_fflush_r+0x3a>
 800f110:	0599      	lsls	r1, r3, #22
 800f112:	d402      	bmi.n	800f11a <_fflush_r+0x3a>
 800f114:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f116:	f000 f91a 	bl	800f34e <__retarget_lock_acquire_recursive>
 800f11a:	4628      	mov	r0, r5
 800f11c:	4621      	mov	r1, r4
 800f11e:	f7ff ff59 	bl	800efd4 <__sflush_r>
 800f122:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800f124:	07da      	lsls	r2, r3, #31
 800f126:	4605      	mov	r5, r0
 800f128:	d4e0      	bmi.n	800f0ec <_fflush_r+0xc>
 800f12a:	89a3      	ldrh	r3, [r4, #12]
 800f12c:	059b      	lsls	r3, r3, #22
 800f12e:	d4dd      	bmi.n	800f0ec <_fflush_r+0xc>
 800f130:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f132:	f000 f90d 	bl	800f350 <__retarget_lock_release_recursive>
 800f136:	e7d9      	b.n	800f0ec <_fflush_r+0xc>
 800f138:	4b05      	ldr	r3, [pc, #20]	; (800f150 <_fflush_r+0x70>)
 800f13a:	429c      	cmp	r4, r3
 800f13c:	d101      	bne.n	800f142 <_fflush_r+0x62>
 800f13e:	68ac      	ldr	r4, [r5, #8]
 800f140:	e7df      	b.n	800f102 <_fflush_r+0x22>
 800f142:	4b04      	ldr	r3, [pc, #16]	; (800f154 <_fflush_r+0x74>)
 800f144:	429c      	cmp	r4, r3
 800f146:	bf08      	it	eq
 800f148:	68ec      	ldreq	r4, [r5, #12]
 800f14a:	e7da      	b.n	800f102 <_fflush_r+0x22>
 800f14c:	08011428 	.word	0x08011428
 800f150:	08011448 	.word	0x08011448
 800f154:	08011408 	.word	0x08011408

0800f158 <std>:
 800f158:	2300      	movs	r3, #0
 800f15a:	b510      	push	{r4, lr}
 800f15c:	4604      	mov	r4, r0
 800f15e:	e9c0 3300 	strd	r3, r3, [r0]
 800f162:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800f166:	6083      	str	r3, [r0, #8]
 800f168:	8181      	strh	r1, [r0, #12]
 800f16a:	6643      	str	r3, [r0, #100]	; 0x64
 800f16c:	81c2      	strh	r2, [r0, #14]
 800f16e:	6183      	str	r3, [r0, #24]
 800f170:	4619      	mov	r1, r3
 800f172:	2208      	movs	r2, #8
 800f174:	305c      	adds	r0, #92	; 0x5c
 800f176:	f7fe faa3 	bl	800d6c0 <memset>
 800f17a:	4b05      	ldr	r3, [pc, #20]	; (800f190 <std+0x38>)
 800f17c:	6263      	str	r3, [r4, #36]	; 0x24
 800f17e:	4b05      	ldr	r3, [pc, #20]	; (800f194 <std+0x3c>)
 800f180:	62a3      	str	r3, [r4, #40]	; 0x28
 800f182:	4b05      	ldr	r3, [pc, #20]	; (800f198 <std+0x40>)
 800f184:	62e3      	str	r3, [r4, #44]	; 0x2c
 800f186:	4b05      	ldr	r3, [pc, #20]	; (800f19c <std+0x44>)
 800f188:	6224      	str	r4, [r4, #32]
 800f18a:	6323      	str	r3, [r4, #48]	; 0x30
 800f18c:	bd10      	pop	{r4, pc}
 800f18e:	bf00      	nop
 800f190:	0800fe7d 	.word	0x0800fe7d
 800f194:	0800fe9f 	.word	0x0800fe9f
 800f198:	0800fed7 	.word	0x0800fed7
 800f19c:	0800fefb 	.word	0x0800fefb

0800f1a0 <_cleanup_r>:
 800f1a0:	4901      	ldr	r1, [pc, #4]	; (800f1a8 <_cleanup_r+0x8>)
 800f1a2:	f000 b8af 	b.w	800f304 <_fwalk_reent>
 800f1a6:	bf00      	nop
 800f1a8:	0800f0e1 	.word	0x0800f0e1

0800f1ac <__sfmoreglue>:
 800f1ac:	b570      	push	{r4, r5, r6, lr}
 800f1ae:	2268      	movs	r2, #104	; 0x68
 800f1b0:	1e4d      	subs	r5, r1, #1
 800f1b2:	4355      	muls	r5, r2
 800f1b4:	460e      	mov	r6, r1
 800f1b6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800f1ba:	f7fe faf5 	bl	800d7a8 <_malloc_r>
 800f1be:	4604      	mov	r4, r0
 800f1c0:	b140      	cbz	r0, 800f1d4 <__sfmoreglue+0x28>
 800f1c2:	2100      	movs	r1, #0
 800f1c4:	e9c0 1600 	strd	r1, r6, [r0]
 800f1c8:	300c      	adds	r0, #12
 800f1ca:	60a0      	str	r0, [r4, #8]
 800f1cc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800f1d0:	f7fe fa76 	bl	800d6c0 <memset>
 800f1d4:	4620      	mov	r0, r4
 800f1d6:	bd70      	pop	{r4, r5, r6, pc}

0800f1d8 <__sfp_lock_acquire>:
 800f1d8:	4801      	ldr	r0, [pc, #4]	; (800f1e0 <__sfp_lock_acquire+0x8>)
 800f1da:	f000 b8b8 	b.w	800f34e <__retarget_lock_acquire_recursive>
 800f1de:	bf00      	nop
 800f1e0:	2000fb0d 	.word	0x2000fb0d

0800f1e4 <__sfp_lock_release>:
 800f1e4:	4801      	ldr	r0, [pc, #4]	; (800f1ec <__sfp_lock_release+0x8>)
 800f1e6:	f000 b8b3 	b.w	800f350 <__retarget_lock_release_recursive>
 800f1ea:	bf00      	nop
 800f1ec:	2000fb0d 	.word	0x2000fb0d

0800f1f0 <__sinit_lock_acquire>:
 800f1f0:	4801      	ldr	r0, [pc, #4]	; (800f1f8 <__sinit_lock_acquire+0x8>)
 800f1f2:	f000 b8ac 	b.w	800f34e <__retarget_lock_acquire_recursive>
 800f1f6:	bf00      	nop
 800f1f8:	2000fb0e 	.word	0x2000fb0e

0800f1fc <__sinit_lock_release>:
 800f1fc:	4801      	ldr	r0, [pc, #4]	; (800f204 <__sinit_lock_release+0x8>)
 800f1fe:	f000 b8a7 	b.w	800f350 <__retarget_lock_release_recursive>
 800f202:	bf00      	nop
 800f204:	2000fb0e 	.word	0x2000fb0e

0800f208 <__sinit>:
 800f208:	b510      	push	{r4, lr}
 800f20a:	4604      	mov	r4, r0
 800f20c:	f7ff fff0 	bl	800f1f0 <__sinit_lock_acquire>
 800f210:	69a3      	ldr	r3, [r4, #24]
 800f212:	b11b      	cbz	r3, 800f21c <__sinit+0x14>
 800f214:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f218:	f7ff bff0 	b.w	800f1fc <__sinit_lock_release>
 800f21c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800f220:	6523      	str	r3, [r4, #80]	; 0x50
 800f222:	4b13      	ldr	r3, [pc, #76]	; (800f270 <__sinit+0x68>)
 800f224:	4a13      	ldr	r2, [pc, #76]	; (800f274 <__sinit+0x6c>)
 800f226:	681b      	ldr	r3, [r3, #0]
 800f228:	62a2      	str	r2, [r4, #40]	; 0x28
 800f22a:	42a3      	cmp	r3, r4
 800f22c:	bf04      	itt	eq
 800f22e:	2301      	moveq	r3, #1
 800f230:	61a3      	streq	r3, [r4, #24]
 800f232:	4620      	mov	r0, r4
 800f234:	f000 f820 	bl	800f278 <__sfp>
 800f238:	6060      	str	r0, [r4, #4]
 800f23a:	4620      	mov	r0, r4
 800f23c:	f000 f81c 	bl	800f278 <__sfp>
 800f240:	60a0      	str	r0, [r4, #8]
 800f242:	4620      	mov	r0, r4
 800f244:	f000 f818 	bl	800f278 <__sfp>
 800f248:	2200      	movs	r2, #0
 800f24a:	60e0      	str	r0, [r4, #12]
 800f24c:	2104      	movs	r1, #4
 800f24e:	6860      	ldr	r0, [r4, #4]
 800f250:	f7ff ff82 	bl	800f158 <std>
 800f254:	68a0      	ldr	r0, [r4, #8]
 800f256:	2201      	movs	r2, #1
 800f258:	2109      	movs	r1, #9
 800f25a:	f7ff ff7d 	bl	800f158 <std>
 800f25e:	68e0      	ldr	r0, [r4, #12]
 800f260:	2202      	movs	r2, #2
 800f262:	2112      	movs	r1, #18
 800f264:	f7ff ff78 	bl	800f158 <std>
 800f268:	2301      	movs	r3, #1
 800f26a:	61a3      	str	r3, [r4, #24]
 800f26c:	e7d2      	b.n	800f214 <__sinit+0xc>
 800f26e:	bf00      	nop
 800f270:	08011340 	.word	0x08011340
 800f274:	0800f1a1 	.word	0x0800f1a1

0800f278 <__sfp>:
 800f278:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f27a:	4607      	mov	r7, r0
 800f27c:	f7ff ffac 	bl	800f1d8 <__sfp_lock_acquire>
 800f280:	4b1e      	ldr	r3, [pc, #120]	; (800f2fc <__sfp+0x84>)
 800f282:	681e      	ldr	r6, [r3, #0]
 800f284:	69b3      	ldr	r3, [r6, #24]
 800f286:	b913      	cbnz	r3, 800f28e <__sfp+0x16>
 800f288:	4630      	mov	r0, r6
 800f28a:	f7ff ffbd 	bl	800f208 <__sinit>
 800f28e:	3648      	adds	r6, #72	; 0x48
 800f290:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800f294:	3b01      	subs	r3, #1
 800f296:	d503      	bpl.n	800f2a0 <__sfp+0x28>
 800f298:	6833      	ldr	r3, [r6, #0]
 800f29a:	b30b      	cbz	r3, 800f2e0 <__sfp+0x68>
 800f29c:	6836      	ldr	r6, [r6, #0]
 800f29e:	e7f7      	b.n	800f290 <__sfp+0x18>
 800f2a0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800f2a4:	b9d5      	cbnz	r5, 800f2dc <__sfp+0x64>
 800f2a6:	4b16      	ldr	r3, [pc, #88]	; (800f300 <__sfp+0x88>)
 800f2a8:	60e3      	str	r3, [r4, #12]
 800f2aa:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800f2ae:	6665      	str	r5, [r4, #100]	; 0x64
 800f2b0:	f000 f84c 	bl	800f34c <__retarget_lock_init_recursive>
 800f2b4:	f7ff ff96 	bl	800f1e4 <__sfp_lock_release>
 800f2b8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800f2bc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800f2c0:	6025      	str	r5, [r4, #0]
 800f2c2:	61a5      	str	r5, [r4, #24]
 800f2c4:	2208      	movs	r2, #8
 800f2c6:	4629      	mov	r1, r5
 800f2c8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800f2cc:	f7fe f9f8 	bl	800d6c0 <memset>
 800f2d0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800f2d4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800f2d8:	4620      	mov	r0, r4
 800f2da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f2dc:	3468      	adds	r4, #104	; 0x68
 800f2de:	e7d9      	b.n	800f294 <__sfp+0x1c>
 800f2e0:	2104      	movs	r1, #4
 800f2e2:	4638      	mov	r0, r7
 800f2e4:	f7ff ff62 	bl	800f1ac <__sfmoreglue>
 800f2e8:	4604      	mov	r4, r0
 800f2ea:	6030      	str	r0, [r6, #0]
 800f2ec:	2800      	cmp	r0, #0
 800f2ee:	d1d5      	bne.n	800f29c <__sfp+0x24>
 800f2f0:	f7ff ff78 	bl	800f1e4 <__sfp_lock_release>
 800f2f4:	230c      	movs	r3, #12
 800f2f6:	603b      	str	r3, [r7, #0]
 800f2f8:	e7ee      	b.n	800f2d8 <__sfp+0x60>
 800f2fa:	bf00      	nop
 800f2fc:	08011340 	.word	0x08011340
 800f300:	ffff0001 	.word	0xffff0001

0800f304 <_fwalk_reent>:
 800f304:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f308:	4606      	mov	r6, r0
 800f30a:	4688      	mov	r8, r1
 800f30c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800f310:	2700      	movs	r7, #0
 800f312:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800f316:	f1b9 0901 	subs.w	r9, r9, #1
 800f31a:	d505      	bpl.n	800f328 <_fwalk_reent+0x24>
 800f31c:	6824      	ldr	r4, [r4, #0]
 800f31e:	2c00      	cmp	r4, #0
 800f320:	d1f7      	bne.n	800f312 <_fwalk_reent+0xe>
 800f322:	4638      	mov	r0, r7
 800f324:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f328:	89ab      	ldrh	r3, [r5, #12]
 800f32a:	2b01      	cmp	r3, #1
 800f32c:	d907      	bls.n	800f33e <_fwalk_reent+0x3a>
 800f32e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800f332:	3301      	adds	r3, #1
 800f334:	d003      	beq.n	800f33e <_fwalk_reent+0x3a>
 800f336:	4629      	mov	r1, r5
 800f338:	4630      	mov	r0, r6
 800f33a:	47c0      	blx	r8
 800f33c:	4307      	orrs	r7, r0
 800f33e:	3568      	adds	r5, #104	; 0x68
 800f340:	e7e9      	b.n	800f316 <_fwalk_reent+0x12>
	...

0800f344 <_localeconv_r>:
 800f344:	4800      	ldr	r0, [pc, #0]	; (800f348 <_localeconv_r+0x4>)
 800f346:	4770      	bx	lr
 800f348:	20001318 	.word	0x20001318

0800f34c <__retarget_lock_init_recursive>:
 800f34c:	4770      	bx	lr

0800f34e <__retarget_lock_acquire_recursive>:
 800f34e:	4770      	bx	lr

0800f350 <__retarget_lock_release_recursive>:
 800f350:	4770      	bx	lr

0800f352 <__swhatbuf_r>:
 800f352:	b570      	push	{r4, r5, r6, lr}
 800f354:	460e      	mov	r6, r1
 800f356:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f35a:	2900      	cmp	r1, #0
 800f35c:	b096      	sub	sp, #88	; 0x58
 800f35e:	4614      	mov	r4, r2
 800f360:	461d      	mov	r5, r3
 800f362:	da08      	bge.n	800f376 <__swhatbuf_r+0x24>
 800f364:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800f368:	2200      	movs	r2, #0
 800f36a:	602a      	str	r2, [r5, #0]
 800f36c:	061a      	lsls	r2, r3, #24
 800f36e:	d410      	bmi.n	800f392 <__swhatbuf_r+0x40>
 800f370:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800f374:	e00e      	b.n	800f394 <__swhatbuf_r+0x42>
 800f376:	466a      	mov	r2, sp
 800f378:	f000 fe16 	bl	800ffa8 <_fstat_r>
 800f37c:	2800      	cmp	r0, #0
 800f37e:	dbf1      	blt.n	800f364 <__swhatbuf_r+0x12>
 800f380:	9a01      	ldr	r2, [sp, #4]
 800f382:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800f386:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800f38a:	425a      	negs	r2, r3
 800f38c:	415a      	adcs	r2, r3
 800f38e:	602a      	str	r2, [r5, #0]
 800f390:	e7ee      	b.n	800f370 <__swhatbuf_r+0x1e>
 800f392:	2340      	movs	r3, #64	; 0x40
 800f394:	2000      	movs	r0, #0
 800f396:	6023      	str	r3, [r4, #0]
 800f398:	b016      	add	sp, #88	; 0x58
 800f39a:	bd70      	pop	{r4, r5, r6, pc}

0800f39c <__smakebuf_r>:
 800f39c:	898b      	ldrh	r3, [r1, #12]
 800f39e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800f3a0:	079d      	lsls	r5, r3, #30
 800f3a2:	4606      	mov	r6, r0
 800f3a4:	460c      	mov	r4, r1
 800f3a6:	d507      	bpl.n	800f3b8 <__smakebuf_r+0x1c>
 800f3a8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800f3ac:	6023      	str	r3, [r4, #0]
 800f3ae:	6123      	str	r3, [r4, #16]
 800f3b0:	2301      	movs	r3, #1
 800f3b2:	6163      	str	r3, [r4, #20]
 800f3b4:	b002      	add	sp, #8
 800f3b6:	bd70      	pop	{r4, r5, r6, pc}
 800f3b8:	ab01      	add	r3, sp, #4
 800f3ba:	466a      	mov	r2, sp
 800f3bc:	f7ff ffc9 	bl	800f352 <__swhatbuf_r>
 800f3c0:	9900      	ldr	r1, [sp, #0]
 800f3c2:	4605      	mov	r5, r0
 800f3c4:	4630      	mov	r0, r6
 800f3c6:	f7fe f9ef 	bl	800d7a8 <_malloc_r>
 800f3ca:	b948      	cbnz	r0, 800f3e0 <__smakebuf_r+0x44>
 800f3cc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f3d0:	059a      	lsls	r2, r3, #22
 800f3d2:	d4ef      	bmi.n	800f3b4 <__smakebuf_r+0x18>
 800f3d4:	f023 0303 	bic.w	r3, r3, #3
 800f3d8:	f043 0302 	orr.w	r3, r3, #2
 800f3dc:	81a3      	strh	r3, [r4, #12]
 800f3de:	e7e3      	b.n	800f3a8 <__smakebuf_r+0xc>
 800f3e0:	4b0d      	ldr	r3, [pc, #52]	; (800f418 <__smakebuf_r+0x7c>)
 800f3e2:	62b3      	str	r3, [r6, #40]	; 0x28
 800f3e4:	89a3      	ldrh	r3, [r4, #12]
 800f3e6:	6020      	str	r0, [r4, #0]
 800f3e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f3ec:	81a3      	strh	r3, [r4, #12]
 800f3ee:	9b00      	ldr	r3, [sp, #0]
 800f3f0:	6163      	str	r3, [r4, #20]
 800f3f2:	9b01      	ldr	r3, [sp, #4]
 800f3f4:	6120      	str	r0, [r4, #16]
 800f3f6:	b15b      	cbz	r3, 800f410 <__smakebuf_r+0x74>
 800f3f8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f3fc:	4630      	mov	r0, r6
 800f3fe:	f000 fde5 	bl	800ffcc <_isatty_r>
 800f402:	b128      	cbz	r0, 800f410 <__smakebuf_r+0x74>
 800f404:	89a3      	ldrh	r3, [r4, #12]
 800f406:	f023 0303 	bic.w	r3, r3, #3
 800f40a:	f043 0301 	orr.w	r3, r3, #1
 800f40e:	81a3      	strh	r3, [r4, #12]
 800f410:	89a0      	ldrh	r0, [r4, #12]
 800f412:	4305      	orrs	r5, r0
 800f414:	81a5      	strh	r5, [r4, #12]
 800f416:	e7cd      	b.n	800f3b4 <__smakebuf_r+0x18>
 800f418:	0800f1a1 	.word	0x0800f1a1

0800f41c <__malloc_lock>:
 800f41c:	4801      	ldr	r0, [pc, #4]	; (800f424 <__malloc_lock+0x8>)
 800f41e:	f7ff bf96 	b.w	800f34e <__retarget_lock_acquire_recursive>
 800f422:	bf00      	nop
 800f424:	2000fb0c 	.word	0x2000fb0c

0800f428 <__malloc_unlock>:
 800f428:	4801      	ldr	r0, [pc, #4]	; (800f430 <__malloc_unlock+0x8>)
 800f42a:	f7ff bf91 	b.w	800f350 <__retarget_lock_release_recursive>
 800f42e:	bf00      	nop
 800f430:	2000fb0c 	.word	0x2000fb0c

0800f434 <_Balloc>:
 800f434:	b570      	push	{r4, r5, r6, lr}
 800f436:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800f438:	4604      	mov	r4, r0
 800f43a:	460d      	mov	r5, r1
 800f43c:	b976      	cbnz	r6, 800f45c <_Balloc+0x28>
 800f43e:	2010      	movs	r0, #16
 800f440:	f7fe f920 	bl	800d684 <malloc>
 800f444:	4602      	mov	r2, r0
 800f446:	6260      	str	r0, [r4, #36]	; 0x24
 800f448:	b920      	cbnz	r0, 800f454 <_Balloc+0x20>
 800f44a:	4b18      	ldr	r3, [pc, #96]	; (800f4ac <_Balloc+0x78>)
 800f44c:	4818      	ldr	r0, [pc, #96]	; (800f4b0 <_Balloc+0x7c>)
 800f44e:	2166      	movs	r1, #102	; 0x66
 800f450:	f000 fd6a 	bl	800ff28 <__assert_func>
 800f454:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f458:	6006      	str	r6, [r0, #0]
 800f45a:	60c6      	str	r6, [r0, #12]
 800f45c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800f45e:	68f3      	ldr	r3, [r6, #12]
 800f460:	b183      	cbz	r3, 800f484 <_Balloc+0x50>
 800f462:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f464:	68db      	ldr	r3, [r3, #12]
 800f466:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800f46a:	b9b8      	cbnz	r0, 800f49c <_Balloc+0x68>
 800f46c:	2101      	movs	r1, #1
 800f46e:	fa01 f605 	lsl.w	r6, r1, r5
 800f472:	1d72      	adds	r2, r6, #5
 800f474:	0092      	lsls	r2, r2, #2
 800f476:	4620      	mov	r0, r4
 800f478:	f000 fb60 	bl	800fb3c <_calloc_r>
 800f47c:	b160      	cbz	r0, 800f498 <_Balloc+0x64>
 800f47e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800f482:	e00e      	b.n	800f4a2 <_Balloc+0x6e>
 800f484:	2221      	movs	r2, #33	; 0x21
 800f486:	2104      	movs	r1, #4
 800f488:	4620      	mov	r0, r4
 800f48a:	f000 fb57 	bl	800fb3c <_calloc_r>
 800f48e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f490:	60f0      	str	r0, [r6, #12]
 800f492:	68db      	ldr	r3, [r3, #12]
 800f494:	2b00      	cmp	r3, #0
 800f496:	d1e4      	bne.n	800f462 <_Balloc+0x2e>
 800f498:	2000      	movs	r0, #0
 800f49a:	bd70      	pop	{r4, r5, r6, pc}
 800f49c:	6802      	ldr	r2, [r0, #0]
 800f49e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800f4a2:	2300      	movs	r3, #0
 800f4a4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800f4a8:	e7f7      	b.n	800f49a <_Balloc+0x66>
 800f4aa:	bf00      	nop
 800f4ac:	08011385 	.word	0x08011385
 800f4b0:	08011468 	.word	0x08011468

0800f4b4 <_Bfree>:
 800f4b4:	b570      	push	{r4, r5, r6, lr}
 800f4b6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800f4b8:	4605      	mov	r5, r0
 800f4ba:	460c      	mov	r4, r1
 800f4bc:	b976      	cbnz	r6, 800f4dc <_Bfree+0x28>
 800f4be:	2010      	movs	r0, #16
 800f4c0:	f7fe f8e0 	bl	800d684 <malloc>
 800f4c4:	4602      	mov	r2, r0
 800f4c6:	6268      	str	r0, [r5, #36]	; 0x24
 800f4c8:	b920      	cbnz	r0, 800f4d4 <_Bfree+0x20>
 800f4ca:	4b09      	ldr	r3, [pc, #36]	; (800f4f0 <_Bfree+0x3c>)
 800f4cc:	4809      	ldr	r0, [pc, #36]	; (800f4f4 <_Bfree+0x40>)
 800f4ce:	218a      	movs	r1, #138	; 0x8a
 800f4d0:	f000 fd2a 	bl	800ff28 <__assert_func>
 800f4d4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f4d8:	6006      	str	r6, [r0, #0]
 800f4da:	60c6      	str	r6, [r0, #12]
 800f4dc:	b13c      	cbz	r4, 800f4ee <_Bfree+0x3a>
 800f4de:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800f4e0:	6862      	ldr	r2, [r4, #4]
 800f4e2:	68db      	ldr	r3, [r3, #12]
 800f4e4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800f4e8:	6021      	str	r1, [r4, #0]
 800f4ea:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800f4ee:	bd70      	pop	{r4, r5, r6, pc}
 800f4f0:	08011385 	.word	0x08011385
 800f4f4:	08011468 	.word	0x08011468

0800f4f8 <__multadd>:
 800f4f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f4fc:	690d      	ldr	r5, [r1, #16]
 800f4fe:	4607      	mov	r7, r0
 800f500:	460c      	mov	r4, r1
 800f502:	461e      	mov	r6, r3
 800f504:	f101 0c14 	add.w	ip, r1, #20
 800f508:	2000      	movs	r0, #0
 800f50a:	f8dc 3000 	ldr.w	r3, [ip]
 800f50e:	b299      	uxth	r1, r3
 800f510:	fb02 6101 	mla	r1, r2, r1, r6
 800f514:	0c1e      	lsrs	r6, r3, #16
 800f516:	0c0b      	lsrs	r3, r1, #16
 800f518:	fb02 3306 	mla	r3, r2, r6, r3
 800f51c:	b289      	uxth	r1, r1
 800f51e:	3001      	adds	r0, #1
 800f520:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800f524:	4285      	cmp	r5, r0
 800f526:	f84c 1b04 	str.w	r1, [ip], #4
 800f52a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800f52e:	dcec      	bgt.n	800f50a <__multadd+0x12>
 800f530:	b30e      	cbz	r6, 800f576 <__multadd+0x7e>
 800f532:	68a3      	ldr	r3, [r4, #8]
 800f534:	42ab      	cmp	r3, r5
 800f536:	dc19      	bgt.n	800f56c <__multadd+0x74>
 800f538:	6861      	ldr	r1, [r4, #4]
 800f53a:	4638      	mov	r0, r7
 800f53c:	3101      	adds	r1, #1
 800f53e:	f7ff ff79 	bl	800f434 <_Balloc>
 800f542:	4680      	mov	r8, r0
 800f544:	b928      	cbnz	r0, 800f552 <__multadd+0x5a>
 800f546:	4602      	mov	r2, r0
 800f548:	4b0c      	ldr	r3, [pc, #48]	; (800f57c <__multadd+0x84>)
 800f54a:	480d      	ldr	r0, [pc, #52]	; (800f580 <__multadd+0x88>)
 800f54c:	21b5      	movs	r1, #181	; 0xb5
 800f54e:	f000 fceb 	bl	800ff28 <__assert_func>
 800f552:	6922      	ldr	r2, [r4, #16]
 800f554:	3202      	adds	r2, #2
 800f556:	f104 010c 	add.w	r1, r4, #12
 800f55a:	0092      	lsls	r2, r2, #2
 800f55c:	300c      	adds	r0, #12
 800f55e:	f7fe f8a1 	bl	800d6a4 <memcpy>
 800f562:	4621      	mov	r1, r4
 800f564:	4638      	mov	r0, r7
 800f566:	f7ff ffa5 	bl	800f4b4 <_Bfree>
 800f56a:	4644      	mov	r4, r8
 800f56c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800f570:	3501      	adds	r5, #1
 800f572:	615e      	str	r6, [r3, #20]
 800f574:	6125      	str	r5, [r4, #16]
 800f576:	4620      	mov	r0, r4
 800f578:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f57c:	080113f7 	.word	0x080113f7
 800f580:	08011468 	.word	0x08011468

0800f584 <__hi0bits>:
 800f584:	0c03      	lsrs	r3, r0, #16
 800f586:	041b      	lsls	r3, r3, #16
 800f588:	b9d3      	cbnz	r3, 800f5c0 <__hi0bits+0x3c>
 800f58a:	0400      	lsls	r0, r0, #16
 800f58c:	2310      	movs	r3, #16
 800f58e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800f592:	bf04      	itt	eq
 800f594:	0200      	lsleq	r0, r0, #8
 800f596:	3308      	addeq	r3, #8
 800f598:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800f59c:	bf04      	itt	eq
 800f59e:	0100      	lsleq	r0, r0, #4
 800f5a0:	3304      	addeq	r3, #4
 800f5a2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800f5a6:	bf04      	itt	eq
 800f5a8:	0080      	lsleq	r0, r0, #2
 800f5aa:	3302      	addeq	r3, #2
 800f5ac:	2800      	cmp	r0, #0
 800f5ae:	db05      	blt.n	800f5bc <__hi0bits+0x38>
 800f5b0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800f5b4:	f103 0301 	add.w	r3, r3, #1
 800f5b8:	bf08      	it	eq
 800f5ba:	2320      	moveq	r3, #32
 800f5bc:	4618      	mov	r0, r3
 800f5be:	4770      	bx	lr
 800f5c0:	2300      	movs	r3, #0
 800f5c2:	e7e4      	b.n	800f58e <__hi0bits+0xa>

0800f5c4 <__lo0bits>:
 800f5c4:	6803      	ldr	r3, [r0, #0]
 800f5c6:	f013 0207 	ands.w	r2, r3, #7
 800f5ca:	4601      	mov	r1, r0
 800f5cc:	d00b      	beq.n	800f5e6 <__lo0bits+0x22>
 800f5ce:	07da      	lsls	r2, r3, #31
 800f5d0:	d423      	bmi.n	800f61a <__lo0bits+0x56>
 800f5d2:	0798      	lsls	r0, r3, #30
 800f5d4:	bf49      	itett	mi
 800f5d6:	085b      	lsrmi	r3, r3, #1
 800f5d8:	089b      	lsrpl	r3, r3, #2
 800f5da:	2001      	movmi	r0, #1
 800f5dc:	600b      	strmi	r3, [r1, #0]
 800f5de:	bf5c      	itt	pl
 800f5e0:	600b      	strpl	r3, [r1, #0]
 800f5e2:	2002      	movpl	r0, #2
 800f5e4:	4770      	bx	lr
 800f5e6:	b298      	uxth	r0, r3
 800f5e8:	b9a8      	cbnz	r0, 800f616 <__lo0bits+0x52>
 800f5ea:	0c1b      	lsrs	r3, r3, #16
 800f5ec:	2010      	movs	r0, #16
 800f5ee:	b2da      	uxtb	r2, r3
 800f5f0:	b90a      	cbnz	r2, 800f5f6 <__lo0bits+0x32>
 800f5f2:	3008      	adds	r0, #8
 800f5f4:	0a1b      	lsrs	r3, r3, #8
 800f5f6:	071a      	lsls	r2, r3, #28
 800f5f8:	bf04      	itt	eq
 800f5fa:	091b      	lsreq	r3, r3, #4
 800f5fc:	3004      	addeq	r0, #4
 800f5fe:	079a      	lsls	r2, r3, #30
 800f600:	bf04      	itt	eq
 800f602:	089b      	lsreq	r3, r3, #2
 800f604:	3002      	addeq	r0, #2
 800f606:	07da      	lsls	r2, r3, #31
 800f608:	d403      	bmi.n	800f612 <__lo0bits+0x4e>
 800f60a:	085b      	lsrs	r3, r3, #1
 800f60c:	f100 0001 	add.w	r0, r0, #1
 800f610:	d005      	beq.n	800f61e <__lo0bits+0x5a>
 800f612:	600b      	str	r3, [r1, #0]
 800f614:	4770      	bx	lr
 800f616:	4610      	mov	r0, r2
 800f618:	e7e9      	b.n	800f5ee <__lo0bits+0x2a>
 800f61a:	2000      	movs	r0, #0
 800f61c:	4770      	bx	lr
 800f61e:	2020      	movs	r0, #32
 800f620:	4770      	bx	lr
	...

0800f624 <__i2b>:
 800f624:	b510      	push	{r4, lr}
 800f626:	460c      	mov	r4, r1
 800f628:	2101      	movs	r1, #1
 800f62a:	f7ff ff03 	bl	800f434 <_Balloc>
 800f62e:	4602      	mov	r2, r0
 800f630:	b928      	cbnz	r0, 800f63e <__i2b+0x1a>
 800f632:	4b05      	ldr	r3, [pc, #20]	; (800f648 <__i2b+0x24>)
 800f634:	4805      	ldr	r0, [pc, #20]	; (800f64c <__i2b+0x28>)
 800f636:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800f63a:	f000 fc75 	bl	800ff28 <__assert_func>
 800f63e:	2301      	movs	r3, #1
 800f640:	6144      	str	r4, [r0, #20]
 800f642:	6103      	str	r3, [r0, #16]
 800f644:	bd10      	pop	{r4, pc}
 800f646:	bf00      	nop
 800f648:	080113f7 	.word	0x080113f7
 800f64c:	08011468 	.word	0x08011468

0800f650 <__multiply>:
 800f650:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f654:	4691      	mov	r9, r2
 800f656:	690a      	ldr	r2, [r1, #16]
 800f658:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800f65c:	429a      	cmp	r2, r3
 800f65e:	bfb8      	it	lt
 800f660:	460b      	movlt	r3, r1
 800f662:	460c      	mov	r4, r1
 800f664:	bfbc      	itt	lt
 800f666:	464c      	movlt	r4, r9
 800f668:	4699      	movlt	r9, r3
 800f66a:	6927      	ldr	r7, [r4, #16]
 800f66c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800f670:	68a3      	ldr	r3, [r4, #8]
 800f672:	6861      	ldr	r1, [r4, #4]
 800f674:	eb07 060a 	add.w	r6, r7, sl
 800f678:	42b3      	cmp	r3, r6
 800f67a:	b085      	sub	sp, #20
 800f67c:	bfb8      	it	lt
 800f67e:	3101      	addlt	r1, #1
 800f680:	f7ff fed8 	bl	800f434 <_Balloc>
 800f684:	b930      	cbnz	r0, 800f694 <__multiply+0x44>
 800f686:	4602      	mov	r2, r0
 800f688:	4b44      	ldr	r3, [pc, #272]	; (800f79c <__multiply+0x14c>)
 800f68a:	4845      	ldr	r0, [pc, #276]	; (800f7a0 <__multiply+0x150>)
 800f68c:	f240 115d 	movw	r1, #349	; 0x15d
 800f690:	f000 fc4a 	bl	800ff28 <__assert_func>
 800f694:	f100 0514 	add.w	r5, r0, #20
 800f698:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800f69c:	462b      	mov	r3, r5
 800f69e:	2200      	movs	r2, #0
 800f6a0:	4543      	cmp	r3, r8
 800f6a2:	d321      	bcc.n	800f6e8 <__multiply+0x98>
 800f6a4:	f104 0314 	add.w	r3, r4, #20
 800f6a8:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800f6ac:	f109 0314 	add.w	r3, r9, #20
 800f6b0:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800f6b4:	9202      	str	r2, [sp, #8]
 800f6b6:	1b3a      	subs	r2, r7, r4
 800f6b8:	3a15      	subs	r2, #21
 800f6ba:	f022 0203 	bic.w	r2, r2, #3
 800f6be:	3204      	adds	r2, #4
 800f6c0:	f104 0115 	add.w	r1, r4, #21
 800f6c4:	428f      	cmp	r7, r1
 800f6c6:	bf38      	it	cc
 800f6c8:	2204      	movcc	r2, #4
 800f6ca:	9201      	str	r2, [sp, #4]
 800f6cc:	9a02      	ldr	r2, [sp, #8]
 800f6ce:	9303      	str	r3, [sp, #12]
 800f6d0:	429a      	cmp	r2, r3
 800f6d2:	d80c      	bhi.n	800f6ee <__multiply+0x9e>
 800f6d4:	2e00      	cmp	r6, #0
 800f6d6:	dd03      	ble.n	800f6e0 <__multiply+0x90>
 800f6d8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800f6dc:	2b00      	cmp	r3, #0
 800f6de:	d05a      	beq.n	800f796 <__multiply+0x146>
 800f6e0:	6106      	str	r6, [r0, #16]
 800f6e2:	b005      	add	sp, #20
 800f6e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f6e8:	f843 2b04 	str.w	r2, [r3], #4
 800f6ec:	e7d8      	b.n	800f6a0 <__multiply+0x50>
 800f6ee:	f8b3 a000 	ldrh.w	sl, [r3]
 800f6f2:	f1ba 0f00 	cmp.w	sl, #0
 800f6f6:	d024      	beq.n	800f742 <__multiply+0xf2>
 800f6f8:	f104 0e14 	add.w	lr, r4, #20
 800f6fc:	46a9      	mov	r9, r5
 800f6fe:	f04f 0c00 	mov.w	ip, #0
 800f702:	f85e 2b04 	ldr.w	r2, [lr], #4
 800f706:	f8d9 1000 	ldr.w	r1, [r9]
 800f70a:	fa1f fb82 	uxth.w	fp, r2
 800f70e:	b289      	uxth	r1, r1
 800f710:	fb0a 110b 	mla	r1, sl, fp, r1
 800f714:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800f718:	f8d9 2000 	ldr.w	r2, [r9]
 800f71c:	4461      	add	r1, ip
 800f71e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800f722:	fb0a c20b 	mla	r2, sl, fp, ip
 800f726:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800f72a:	b289      	uxth	r1, r1
 800f72c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800f730:	4577      	cmp	r7, lr
 800f732:	f849 1b04 	str.w	r1, [r9], #4
 800f736:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800f73a:	d8e2      	bhi.n	800f702 <__multiply+0xb2>
 800f73c:	9a01      	ldr	r2, [sp, #4]
 800f73e:	f845 c002 	str.w	ip, [r5, r2]
 800f742:	9a03      	ldr	r2, [sp, #12]
 800f744:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800f748:	3304      	adds	r3, #4
 800f74a:	f1b9 0f00 	cmp.w	r9, #0
 800f74e:	d020      	beq.n	800f792 <__multiply+0x142>
 800f750:	6829      	ldr	r1, [r5, #0]
 800f752:	f104 0c14 	add.w	ip, r4, #20
 800f756:	46ae      	mov	lr, r5
 800f758:	f04f 0a00 	mov.w	sl, #0
 800f75c:	f8bc b000 	ldrh.w	fp, [ip]
 800f760:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800f764:	fb09 220b 	mla	r2, r9, fp, r2
 800f768:	4492      	add	sl, r2
 800f76a:	b289      	uxth	r1, r1
 800f76c:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800f770:	f84e 1b04 	str.w	r1, [lr], #4
 800f774:	f85c 2b04 	ldr.w	r2, [ip], #4
 800f778:	f8be 1000 	ldrh.w	r1, [lr]
 800f77c:	0c12      	lsrs	r2, r2, #16
 800f77e:	fb09 1102 	mla	r1, r9, r2, r1
 800f782:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800f786:	4567      	cmp	r7, ip
 800f788:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800f78c:	d8e6      	bhi.n	800f75c <__multiply+0x10c>
 800f78e:	9a01      	ldr	r2, [sp, #4]
 800f790:	50a9      	str	r1, [r5, r2]
 800f792:	3504      	adds	r5, #4
 800f794:	e79a      	b.n	800f6cc <__multiply+0x7c>
 800f796:	3e01      	subs	r6, #1
 800f798:	e79c      	b.n	800f6d4 <__multiply+0x84>
 800f79a:	bf00      	nop
 800f79c:	080113f7 	.word	0x080113f7
 800f7a0:	08011468 	.word	0x08011468

0800f7a4 <__pow5mult>:
 800f7a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f7a8:	4615      	mov	r5, r2
 800f7aa:	f012 0203 	ands.w	r2, r2, #3
 800f7ae:	4606      	mov	r6, r0
 800f7b0:	460f      	mov	r7, r1
 800f7b2:	d007      	beq.n	800f7c4 <__pow5mult+0x20>
 800f7b4:	4c25      	ldr	r4, [pc, #148]	; (800f84c <__pow5mult+0xa8>)
 800f7b6:	3a01      	subs	r2, #1
 800f7b8:	2300      	movs	r3, #0
 800f7ba:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800f7be:	f7ff fe9b 	bl	800f4f8 <__multadd>
 800f7c2:	4607      	mov	r7, r0
 800f7c4:	10ad      	asrs	r5, r5, #2
 800f7c6:	d03d      	beq.n	800f844 <__pow5mult+0xa0>
 800f7c8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800f7ca:	b97c      	cbnz	r4, 800f7ec <__pow5mult+0x48>
 800f7cc:	2010      	movs	r0, #16
 800f7ce:	f7fd ff59 	bl	800d684 <malloc>
 800f7d2:	4602      	mov	r2, r0
 800f7d4:	6270      	str	r0, [r6, #36]	; 0x24
 800f7d6:	b928      	cbnz	r0, 800f7e4 <__pow5mult+0x40>
 800f7d8:	4b1d      	ldr	r3, [pc, #116]	; (800f850 <__pow5mult+0xac>)
 800f7da:	481e      	ldr	r0, [pc, #120]	; (800f854 <__pow5mult+0xb0>)
 800f7dc:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800f7e0:	f000 fba2 	bl	800ff28 <__assert_func>
 800f7e4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800f7e8:	6004      	str	r4, [r0, #0]
 800f7ea:	60c4      	str	r4, [r0, #12]
 800f7ec:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800f7f0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800f7f4:	b94c      	cbnz	r4, 800f80a <__pow5mult+0x66>
 800f7f6:	f240 2171 	movw	r1, #625	; 0x271
 800f7fa:	4630      	mov	r0, r6
 800f7fc:	f7ff ff12 	bl	800f624 <__i2b>
 800f800:	2300      	movs	r3, #0
 800f802:	f8c8 0008 	str.w	r0, [r8, #8]
 800f806:	4604      	mov	r4, r0
 800f808:	6003      	str	r3, [r0, #0]
 800f80a:	f04f 0900 	mov.w	r9, #0
 800f80e:	07eb      	lsls	r3, r5, #31
 800f810:	d50a      	bpl.n	800f828 <__pow5mult+0x84>
 800f812:	4639      	mov	r1, r7
 800f814:	4622      	mov	r2, r4
 800f816:	4630      	mov	r0, r6
 800f818:	f7ff ff1a 	bl	800f650 <__multiply>
 800f81c:	4639      	mov	r1, r7
 800f81e:	4680      	mov	r8, r0
 800f820:	4630      	mov	r0, r6
 800f822:	f7ff fe47 	bl	800f4b4 <_Bfree>
 800f826:	4647      	mov	r7, r8
 800f828:	106d      	asrs	r5, r5, #1
 800f82a:	d00b      	beq.n	800f844 <__pow5mult+0xa0>
 800f82c:	6820      	ldr	r0, [r4, #0]
 800f82e:	b938      	cbnz	r0, 800f840 <__pow5mult+0x9c>
 800f830:	4622      	mov	r2, r4
 800f832:	4621      	mov	r1, r4
 800f834:	4630      	mov	r0, r6
 800f836:	f7ff ff0b 	bl	800f650 <__multiply>
 800f83a:	6020      	str	r0, [r4, #0]
 800f83c:	f8c0 9000 	str.w	r9, [r0]
 800f840:	4604      	mov	r4, r0
 800f842:	e7e4      	b.n	800f80e <__pow5mult+0x6a>
 800f844:	4638      	mov	r0, r7
 800f846:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f84a:	bf00      	nop
 800f84c:	080115b8 	.word	0x080115b8
 800f850:	08011385 	.word	0x08011385
 800f854:	08011468 	.word	0x08011468

0800f858 <__lshift>:
 800f858:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f85c:	460c      	mov	r4, r1
 800f85e:	6849      	ldr	r1, [r1, #4]
 800f860:	6923      	ldr	r3, [r4, #16]
 800f862:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800f866:	68a3      	ldr	r3, [r4, #8]
 800f868:	4607      	mov	r7, r0
 800f86a:	4691      	mov	r9, r2
 800f86c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800f870:	f108 0601 	add.w	r6, r8, #1
 800f874:	42b3      	cmp	r3, r6
 800f876:	db0b      	blt.n	800f890 <__lshift+0x38>
 800f878:	4638      	mov	r0, r7
 800f87a:	f7ff fddb 	bl	800f434 <_Balloc>
 800f87e:	4605      	mov	r5, r0
 800f880:	b948      	cbnz	r0, 800f896 <__lshift+0x3e>
 800f882:	4602      	mov	r2, r0
 800f884:	4b2a      	ldr	r3, [pc, #168]	; (800f930 <__lshift+0xd8>)
 800f886:	482b      	ldr	r0, [pc, #172]	; (800f934 <__lshift+0xdc>)
 800f888:	f240 11d9 	movw	r1, #473	; 0x1d9
 800f88c:	f000 fb4c 	bl	800ff28 <__assert_func>
 800f890:	3101      	adds	r1, #1
 800f892:	005b      	lsls	r3, r3, #1
 800f894:	e7ee      	b.n	800f874 <__lshift+0x1c>
 800f896:	2300      	movs	r3, #0
 800f898:	f100 0114 	add.w	r1, r0, #20
 800f89c:	f100 0210 	add.w	r2, r0, #16
 800f8a0:	4618      	mov	r0, r3
 800f8a2:	4553      	cmp	r3, sl
 800f8a4:	db37      	blt.n	800f916 <__lshift+0xbe>
 800f8a6:	6920      	ldr	r0, [r4, #16]
 800f8a8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800f8ac:	f104 0314 	add.w	r3, r4, #20
 800f8b0:	f019 091f 	ands.w	r9, r9, #31
 800f8b4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800f8b8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800f8bc:	d02f      	beq.n	800f91e <__lshift+0xc6>
 800f8be:	f1c9 0e20 	rsb	lr, r9, #32
 800f8c2:	468a      	mov	sl, r1
 800f8c4:	f04f 0c00 	mov.w	ip, #0
 800f8c8:	681a      	ldr	r2, [r3, #0]
 800f8ca:	fa02 f209 	lsl.w	r2, r2, r9
 800f8ce:	ea42 020c 	orr.w	r2, r2, ip
 800f8d2:	f84a 2b04 	str.w	r2, [sl], #4
 800f8d6:	f853 2b04 	ldr.w	r2, [r3], #4
 800f8da:	4298      	cmp	r0, r3
 800f8dc:	fa22 fc0e 	lsr.w	ip, r2, lr
 800f8e0:	d8f2      	bhi.n	800f8c8 <__lshift+0x70>
 800f8e2:	1b03      	subs	r3, r0, r4
 800f8e4:	3b15      	subs	r3, #21
 800f8e6:	f023 0303 	bic.w	r3, r3, #3
 800f8ea:	3304      	adds	r3, #4
 800f8ec:	f104 0215 	add.w	r2, r4, #21
 800f8f0:	4290      	cmp	r0, r2
 800f8f2:	bf38      	it	cc
 800f8f4:	2304      	movcc	r3, #4
 800f8f6:	f841 c003 	str.w	ip, [r1, r3]
 800f8fa:	f1bc 0f00 	cmp.w	ip, #0
 800f8fe:	d001      	beq.n	800f904 <__lshift+0xac>
 800f900:	f108 0602 	add.w	r6, r8, #2
 800f904:	3e01      	subs	r6, #1
 800f906:	4638      	mov	r0, r7
 800f908:	612e      	str	r6, [r5, #16]
 800f90a:	4621      	mov	r1, r4
 800f90c:	f7ff fdd2 	bl	800f4b4 <_Bfree>
 800f910:	4628      	mov	r0, r5
 800f912:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f916:	f842 0f04 	str.w	r0, [r2, #4]!
 800f91a:	3301      	adds	r3, #1
 800f91c:	e7c1      	b.n	800f8a2 <__lshift+0x4a>
 800f91e:	3904      	subs	r1, #4
 800f920:	f853 2b04 	ldr.w	r2, [r3], #4
 800f924:	f841 2f04 	str.w	r2, [r1, #4]!
 800f928:	4298      	cmp	r0, r3
 800f92a:	d8f9      	bhi.n	800f920 <__lshift+0xc8>
 800f92c:	e7ea      	b.n	800f904 <__lshift+0xac>
 800f92e:	bf00      	nop
 800f930:	080113f7 	.word	0x080113f7
 800f934:	08011468 	.word	0x08011468

0800f938 <__mcmp>:
 800f938:	b530      	push	{r4, r5, lr}
 800f93a:	6902      	ldr	r2, [r0, #16]
 800f93c:	690c      	ldr	r4, [r1, #16]
 800f93e:	1b12      	subs	r2, r2, r4
 800f940:	d10e      	bne.n	800f960 <__mcmp+0x28>
 800f942:	f100 0314 	add.w	r3, r0, #20
 800f946:	3114      	adds	r1, #20
 800f948:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800f94c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800f950:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800f954:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800f958:	42a5      	cmp	r5, r4
 800f95a:	d003      	beq.n	800f964 <__mcmp+0x2c>
 800f95c:	d305      	bcc.n	800f96a <__mcmp+0x32>
 800f95e:	2201      	movs	r2, #1
 800f960:	4610      	mov	r0, r2
 800f962:	bd30      	pop	{r4, r5, pc}
 800f964:	4283      	cmp	r3, r0
 800f966:	d3f3      	bcc.n	800f950 <__mcmp+0x18>
 800f968:	e7fa      	b.n	800f960 <__mcmp+0x28>
 800f96a:	f04f 32ff 	mov.w	r2, #4294967295
 800f96e:	e7f7      	b.n	800f960 <__mcmp+0x28>

0800f970 <__mdiff>:
 800f970:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f974:	460c      	mov	r4, r1
 800f976:	4606      	mov	r6, r0
 800f978:	4611      	mov	r1, r2
 800f97a:	4620      	mov	r0, r4
 800f97c:	4690      	mov	r8, r2
 800f97e:	f7ff ffdb 	bl	800f938 <__mcmp>
 800f982:	1e05      	subs	r5, r0, #0
 800f984:	d110      	bne.n	800f9a8 <__mdiff+0x38>
 800f986:	4629      	mov	r1, r5
 800f988:	4630      	mov	r0, r6
 800f98a:	f7ff fd53 	bl	800f434 <_Balloc>
 800f98e:	b930      	cbnz	r0, 800f99e <__mdiff+0x2e>
 800f990:	4b3a      	ldr	r3, [pc, #232]	; (800fa7c <__mdiff+0x10c>)
 800f992:	4602      	mov	r2, r0
 800f994:	f240 2132 	movw	r1, #562	; 0x232
 800f998:	4839      	ldr	r0, [pc, #228]	; (800fa80 <__mdiff+0x110>)
 800f99a:	f000 fac5 	bl	800ff28 <__assert_func>
 800f99e:	2301      	movs	r3, #1
 800f9a0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800f9a4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f9a8:	bfa4      	itt	ge
 800f9aa:	4643      	movge	r3, r8
 800f9ac:	46a0      	movge	r8, r4
 800f9ae:	4630      	mov	r0, r6
 800f9b0:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800f9b4:	bfa6      	itte	ge
 800f9b6:	461c      	movge	r4, r3
 800f9b8:	2500      	movge	r5, #0
 800f9ba:	2501      	movlt	r5, #1
 800f9bc:	f7ff fd3a 	bl	800f434 <_Balloc>
 800f9c0:	b920      	cbnz	r0, 800f9cc <__mdiff+0x5c>
 800f9c2:	4b2e      	ldr	r3, [pc, #184]	; (800fa7c <__mdiff+0x10c>)
 800f9c4:	4602      	mov	r2, r0
 800f9c6:	f44f 7110 	mov.w	r1, #576	; 0x240
 800f9ca:	e7e5      	b.n	800f998 <__mdiff+0x28>
 800f9cc:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800f9d0:	6926      	ldr	r6, [r4, #16]
 800f9d2:	60c5      	str	r5, [r0, #12]
 800f9d4:	f104 0914 	add.w	r9, r4, #20
 800f9d8:	f108 0514 	add.w	r5, r8, #20
 800f9dc:	f100 0e14 	add.w	lr, r0, #20
 800f9e0:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800f9e4:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800f9e8:	f108 0210 	add.w	r2, r8, #16
 800f9ec:	46f2      	mov	sl, lr
 800f9ee:	2100      	movs	r1, #0
 800f9f0:	f859 3b04 	ldr.w	r3, [r9], #4
 800f9f4:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800f9f8:	fa1f f883 	uxth.w	r8, r3
 800f9fc:	fa11 f18b 	uxtah	r1, r1, fp
 800fa00:	0c1b      	lsrs	r3, r3, #16
 800fa02:	eba1 0808 	sub.w	r8, r1, r8
 800fa06:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800fa0a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800fa0e:	fa1f f888 	uxth.w	r8, r8
 800fa12:	1419      	asrs	r1, r3, #16
 800fa14:	454e      	cmp	r6, r9
 800fa16:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800fa1a:	f84a 3b04 	str.w	r3, [sl], #4
 800fa1e:	d8e7      	bhi.n	800f9f0 <__mdiff+0x80>
 800fa20:	1b33      	subs	r3, r6, r4
 800fa22:	3b15      	subs	r3, #21
 800fa24:	f023 0303 	bic.w	r3, r3, #3
 800fa28:	3304      	adds	r3, #4
 800fa2a:	3415      	adds	r4, #21
 800fa2c:	42a6      	cmp	r6, r4
 800fa2e:	bf38      	it	cc
 800fa30:	2304      	movcc	r3, #4
 800fa32:	441d      	add	r5, r3
 800fa34:	4473      	add	r3, lr
 800fa36:	469e      	mov	lr, r3
 800fa38:	462e      	mov	r6, r5
 800fa3a:	4566      	cmp	r6, ip
 800fa3c:	d30e      	bcc.n	800fa5c <__mdiff+0xec>
 800fa3e:	f10c 0203 	add.w	r2, ip, #3
 800fa42:	1b52      	subs	r2, r2, r5
 800fa44:	f022 0203 	bic.w	r2, r2, #3
 800fa48:	3d03      	subs	r5, #3
 800fa4a:	45ac      	cmp	ip, r5
 800fa4c:	bf38      	it	cc
 800fa4e:	2200      	movcc	r2, #0
 800fa50:	441a      	add	r2, r3
 800fa52:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800fa56:	b17b      	cbz	r3, 800fa78 <__mdiff+0x108>
 800fa58:	6107      	str	r7, [r0, #16]
 800fa5a:	e7a3      	b.n	800f9a4 <__mdiff+0x34>
 800fa5c:	f856 8b04 	ldr.w	r8, [r6], #4
 800fa60:	fa11 f288 	uxtah	r2, r1, r8
 800fa64:	1414      	asrs	r4, r2, #16
 800fa66:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800fa6a:	b292      	uxth	r2, r2
 800fa6c:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800fa70:	f84e 2b04 	str.w	r2, [lr], #4
 800fa74:	1421      	asrs	r1, r4, #16
 800fa76:	e7e0      	b.n	800fa3a <__mdiff+0xca>
 800fa78:	3f01      	subs	r7, #1
 800fa7a:	e7ea      	b.n	800fa52 <__mdiff+0xe2>
 800fa7c:	080113f7 	.word	0x080113f7
 800fa80:	08011468 	.word	0x08011468

0800fa84 <__d2b>:
 800fa84:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800fa88:	4689      	mov	r9, r1
 800fa8a:	2101      	movs	r1, #1
 800fa8c:	ec57 6b10 	vmov	r6, r7, d0
 800fa90:	4690      	mov	r8, r2
 800fa92:	f7ff fccf 	bl	800f434 <_Balloc>
 800fa96:	4604      	mov	r4, r0
 800fa98:	b930      	cbnz	r0, 800faa8 <__d2b+0x24>
 800fa9a:	4602      	mov	r2, r0
 800fa9c:	4b25      	ldr	r3, [pc, #148]	; (800fb34 <__d2b+0xb0>)
 800fa9e:	4826      	ldr	r0, [pc, #152]	; (800fb38 <__d2b+0xb4>)
 800faa0:	f240 310a 	movw	r1, #778	; 0x30a
 800faa4:	f000 fa40 	bl	800ff28 <__assert_func>
 800faa8:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800faac:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800fab0:	bb35      	cbnz	r5, 800fb00 <__d2b+0x7c>
 800fab2:	2e00      	cmp	r6, #0
 800fab4:	9301      	str	r3, [sp, #4]
 800fab6:	d028      	beq.n	800fb0a <__d2b+0x86>
 800fab8:	4668      	mov	r0, sp
 800faba:	9600      	str	r6, [sp, #0]
 800fabc:	f7ff fd82 	bl	800f5c4 <__lo0bits>
 800fac0:	9900      	ldr	r1, [sp, #0]
 800fac2:	b300      	cbz	r0, 800fb06 <__d2b+0x82>
 800fac4:	9a01      	ldr	r2, [sp, #4]
 800fac6:	f1c0 0320 	rsb	r3, r0, #32
 800faca:	fa02 f303 	lsl.w	r3, r2, r3
 800face:	430b      	orrs	r3, r1
 800fad0:	40c2      	lsrs	r2, r0
 800fad2:	6163      	str	r3, [r4, #20]
 800fad4:	9201      	str	r2, [sp, #4]
 800fad6:	9b01      	ldr	r3, [sp, #4]
 800fad8:	61a3      	str	r3, [r4, #24]
 800fada:	2b00      	cmp	r3, #0
 800fadc:	bf14      	ite	ne
 800fade:	2202      	movne	r2, #2
 800fae0:	2201      	moveq	r2, #1
 800fae2:	6122      	str	r2, [r4, #16]
 800fae4:	b1d5      	cbz	r5, 800fb1c <__d2b+0x98>
 800fae6:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800faea:	4405      	add	r5, r0
 800faec:	f8c9 5000 	str.w	r5, [r9]
 800faf0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800faf4:	f8c8 0000 	str.w	r0, [r8]
 800faf8:	4620      	mov	r0, r4
 800fafa:	b003      	add	sp, #12
 800fafc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800fb00:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800fb04:	e7d5      	b.n	800fab2 <__d2b+0x2e>
 800fb06:	6161      	str	r1, [r4, #20]
 800fb08:	e7e5      	b.n	800fad6 <__d2b+0x52>
 800fb0a:	a801      	add	r0, sp, #4
 800fb0c:	f7ff fd5a 	bl	800f5c4 <__lo0bits>
 800fb10:	9b01      	ldr	r3, [sp, #4]
 800fb12:	6163      	str	r3, [r4, #20]
 800fb14:	2201      	movs	r2, #1
 800fb16:	6122      	str	r2, [r4, #16]
 800fb18:	3020      	adds	r0, #32
 800fb1a:	e7e3      	b.n	800fae4 <__d2b+0x60>
 800fb1c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800fb20:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800fb24:	f8c9 0000 	str.w	r0, [r9]
 800fb28:	6918      	ldr	r0, [r3, #16]
 800fb2a:	f7ff fd2b 	bl	800f584 <__hi0bits>
 800fb2e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800fb32:	e7df      	b.n	800faf4 <__d2b+0x70>
 800fb34:	080113f7 	.word	0x080113f7
 800fb38:	08011468 	.word	0x08011468

0800fb3c <_calloc_r>:
 800fb3c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800fb3e:	fba1 2402 	umull	r2, r4, r1, r2
 800fb42:	b94c      	cbnz	r4, 800fb58 <_calloc_r+0x1c>
 800fb44:	4611      	mov	r1, r2
 800fb46:	9201      	str	r2, [sp, #4]
 800fb48:	f7fd fe2e 	bl	800d7a8 <_malloc_r>
 800fb4c:	9a01      	ldr	r2, [sp, #4]
 800fb4e:	4605      	mov	r5, r0
 800fb50:	b930      	cbnz	r0, 800fb60 <_calloc_r+0x24>
 800fb52:	4628      	mov	r0, r5
 800fb54:	b003      	add	sp, #12
 800fb56:	bd30      	pop	{r4, r5, pc}
 800fb58:	220c      	movs	r2, #12
 800fb5a:	6002      	str	r2, [r0, #0]
 800fb5c:	2500      	movs	r5, #0
 800fb5e:	e7f8      	b.n	800fb52 <_calloc_r+0x16>
 800fb60:	4621      	mov	r1, r4
 800fb62:	f7fd fdad 	bl	800d6c0 <memset>
 800fb66:	e7f4      	b.n	800fb52 <_calloc_r+0x16>

0800fb68 <_realloc_r>:
 800fb68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fb6c:	4680      	mov	r8, r0
 800fb6e:	4614      	mov	r4, r2
 800fb70:	460e      	mov	r6, r1
 800fb72:	b921      	cbnz	r1, 800fb7e <_realloc_r+0x16>
 800fb74:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fb78:	4611      	mov	r1, r2
 800fb7a:	f7fd be15 	b.w	800d7a8 <_malloc_r>
 800fb7e:	b92a      	cbnz	r2, 800fb8c <_realloc_r+0x24>
 800fb80:	f7fd fda6 	bl	800d6d0 <_free_r>
 800fb84:	4625      	mov	r5, r4
 800fb86:	4628      	mov	r0, r5
 800fb88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fb8c:	f000 fa6c 	bl	8010068 <_malloc_usable_size_r>
 800fb90:	4284      	cmp	r4, r0
 800fb92:	4607      	mov	r7, r0
 800fb94:	d802      	bhi.n	800fb9c <_realloc_r+0x34>
 800fb96:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800fb9a:	d812      	bhi.n	800fbc2 <_realloc_r+0x5a>
 800fb9c:	4621      	mov	r1, r4
 800fb9e:	4640      	mov	r0, r8
 800fba0:	f7fd fe02 	bl	800d7a8 <_malloc_r>
 800fba4:	4605      	mov	r5, r0
 800fba6:	2800      	cmp	r0, #0
 800fba8:	d0ed      	beq.n	800fb86 <_realloc_r+0x1e>
 800fbaa:	42bc      	cmp	r4, r7
 800fbac:	4622      	mov	r2, r4
 800fbae:	4631      	mov	r1, r6
 800fbb0:	bf28      	it	cs
 800fbb2:	463a      	movcs	r2, r7
 800fbb4:	f7fd fd76 	bl	800d6a4 <memcpy>
 800fbb8:	4631      	mov	r1, r6
 800fbba:	4640      	mov	r0, r8
 800fbbc:	f7fd fd88 	bl	800d6d0 <_free_r>
 800fbc0:	e7e1      	b.n	800fb86 <_realloc_r+0x1e>
 800fbc2:	4635      	mov	r5, r6
 800fbc4:	e7df      	b.n	800fb86 <_realloc_r+0x1e>

0800fbc6 <__ssputs_r>:
 800fbc6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fbca:	688e      	ldr	r6, [r1, #8]
 800fbcc:	429e      	cmp	r6, r3
 800fbce:	4682      	mov	sl, r0
 800fbd0:	460c      	mov	r4, r1
 800fbd2:	4690      	mov	r8, r2
 800fbd4:	461f      	mov	r7, r3
 800fbd6:	d838      	bhi.n	800fc4a <__ssputs_r+0x84>
 800fbd8:	898a      	ldrh	r2, [r1, #12]
 800fbda:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800fbde:	d032      	beq.n	800fc46 <__ssputs_r+0x80>
 800fbe0:	6825      	ldr	r5, [r4, #0]
 800fbe2:	6909      	ldr	r1, [r1, #16]
 800fbe4:	eba5 0901 	sub.w	r9, r5, r1
 800fbe8:	6965      	ldr	r5, [r4, #20]
 800fbea:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800fbee:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800fbf2:	3301      	adds	r3, #1
 800fbf4:	444b      	add	r3, r9
 800fbf6:	106d      	asrs	r5, r5, #1
 800fbf8:	429d      	cmp	r5, r3
 800fbfa:	bf38      	it	cc
 800fbfc:	461d      	movcc	r5, r3
 800fbfe:	0553      	lsls	r3, r2, #21
 800fc00:	d531      	bpl.n	800fc66 <__ssputs_r+0xa0>
 800fc02:	4629      	mov	r1, r5
 800fc04:	f7fd fdd0 	bl	800d7a8 <_malloc_r>
 800fc08:	4606      	mov	r6, r0
 800fc0a:	b950      	cbnz	r0, 800fc22 <__ssputs_r+0x5c>
 800fc0c:	230c      	movs	r3, #12
 800fc0e:	f8ca 3000 	str.w	r3, [sl]
 800fc12:	89a3      	ldrh	r3, [r4, #12]
 800fc14:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fc18:	81a3      	strh	r3, [r4, #12]
 800fc1a:	f04f 30ff 	mov.w	r0, #4294967295
 800fc1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fc22:	6921      	ldr	r1, [r4, #16]
 800fc24:	464a      	mov	r2, r9
 800fc26:	f7fd fd3d 	bl	800d6a4 <memcpy>
 800fc2a:	89a3      	ldrh	r3, [r4, #12]
 800fc2c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800fc30:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800fc34:	81a3      	strh	r3, [r4, #12]
 800fc36:	6126      	str	r6, [r4, #16]
 800fc38:	6165      	str	r5, [r4, #20]
 800fc3a:	444e      	add	r6, r9
 800fc3c:	eba5 0509 	sub.w	r5, r5, r9
 800fc40:	6026      	str	r6, [r4, #0]
 800fc42:	60a5      	str	r5, [r4, #8]
 800fc44:	463e      	mov	r6, r7
 800fc46:	42be      	cmp	r6, r7
 800fc48:	d900      	bls.n	800fc4c <__ssputs_r+0x86>
 800fc4a:	463e      	mov	r6, r7
 800fc4c:	6820      	ldr	r0, [r4, #0]
 800fc4e:	4632      	mov	r2, r6
 800fc50:	4641      	mov	r1, r8
 800fc52:	f000 f9ef 	bl	8010034 <memmove>
 800fc56:	68a3      	ldr	r3, [r4, #8]
 800fc58:	1b9b      	subs	r3, r3, r6
 800fc5a:	60a3      	str	r3, [r4, #8]
 800fc5c:	6823      	ldr	r3, [r4, #0]
 800fc5e:	4433      	add	r3, r6
 800fc60:	6023      	str	r3, [r4, #0]
 800fc62:	2000      	movs	r0, #0
 800fc64:	e7db      	b.n	800fc1e <__ssputs_r+0x58>
 800fc66:	462a      	mov	r2, r5
 800fc68:	f7ff ff7e 	bl	800fb68 <_realloc_r>
 800fc6c:	4606      	mov	r6, r0
 800fc6e:	2800      	cmp	r0, #0
 800fc70:	d1e1      	bne.n	800fc36 <__ssputs_r+0x70>
 800fc72:	6921      	ldr	r1, [r4, #16]
 800fc74:	4650      	mov	r0, sl
 800fc76:	f7fd fd2b 	bl	800d6d0 <_free_r>
 800fc7a:	e7c7      	b.n	800fc0c <__ssputs_r+0x46>

0800fc7c <_svfiprintf_r>:
 800fc7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fc80:	4698      	mov	r8, r3
 800fc82:	898b      	ldrh	r3, [r1, #12]
 800fc84:	061b      	lsls	r3, r3, #24
 800fc86:	b09d      	sub	sp, #116	; 0x74
 800fc88:	4607      	mov	r7, r0
 800fc8a:	460d      	mov	r5, r1
 800fc8c:	4614      	mov	r4, r2
 800fc8e:	d50e      	bpl.n	800fcae <_svfiprintf_r+0x32>
 800fc90:	690b      	ldr	r3, [r1, #16]
 800fc92:	b963      	cbnz	r3, 800fcae <_svfiprintf_r+0x32>
 800fc94:	2140      	movs	r1, #64	; 0x40
 800fc96:	f7fd fd87 	bl	800d7a8 <_malloc_r>
 800fc9a:	6028      	str	r0, [r5, #0]
 800fc9c:	6128      	str	r0, [r5, #16]
 800fc9e:	b920      	cbnz	r0, 800fcaa <_svfiprintf_r+0x2e>
 800fca0:	230c      	movs	r3, #12
 800fca2:	603b      	str	r3, [r7, #0]
 800fca4:	f04f 30ff 	mov.w	r0, #4294967295
 800fca8:	e0d1      	b.n	800fe4e <_svfiprintf_r+0x1d2>
 800fcaa:	2340      	movs	r3, #64	; 0x40
 800fcac:	616b      	str	r3, [r5, #20]
 800fcae:	2300      	movs	r3, #0
 800fcb0:	9309      	str	r3, [sp, #36]	; 0x24
 800fcb2:	2320      	movs	r3, #32
 800fcb4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800fcb8:	f8cd 800c 	str.w	r8, [sp, #12]
 800fcbc:	2330      	movs	r3, #48	; 0x30
 800fcbe:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800fe68 <_svfiprintf_r+0x1ec>
 800fcc2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800fcc6:	f04f 0901 	mov.w	r9, #1
 800fcca:	4623      	mov	r3, r4
 800fccc:	469a      	mov	sl, r3
 800fcce:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fcd2:	b10a      	cbz	r2, 800fcd8 <_svfiprintf_r+0x5c>
 800fcd4:	2a25      	cmp	r2, #37	; 0x25
 800fcd6:	d1f9      	bne.n	800fccc <_svfiprintf_r+0x50>
 800fcd8:	ebba 0b04 	subs.w	fp, sl, r4
 800fcdc:	d00b      	beq.n	800fcf6 <_svfiprintf_r+0x7a>
 800fcde:	465b      	mov	r3, fp
 800fce0:	4622      	mov	r2, r4
 800fce2:	4629      	mov	r1, r5
 800fce4:	4638      	mov	r0, r7
 800fce6:	f7ff ff6e 	bl	800fbc6 <__ssputs_r>
 800fcea:	3001      	adds	r0, #1
 800fcec:	f000 80aa 	beq.w	800fe44 <_svfiprintf_r+0x1c8>
 800fcf0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800fcf2:	445a      	add	r2, fp
 800fcf4:	9209      	str	r2, [sp, #36]	; 0x24
 800fcf6:	f89a 3000 	ldrb.w	r3, [sl]
 800fcfa:	2b00      	cmp	r3, #0
 800fcfc:	f000 80a2 	beq.w	800fe44 <_svfiprintf_r+0x1c8>
 800fd00:	2300      	movs	r3, #0
 800fd02:	f04f 32ff 	mov.w	r2, #4294967295
 800fd06:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800fd0a:	f10a 0a01 	add.w	sl, sl, #1
 800fd0e:	9304      	str	r3, [sp, #16]
 800fd10:	9307      	str	r3, [sp, #28]
 800fd12:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800fd16:	931a      	str	r3, [sp, #104]	; 0x68
 800fd18:	4654      	mov	r4, sl
 800fd1a:	2205      	movs	r2, #5
 800fd1c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fd20:	4851      	ldr	r0, [pc, #324]	; (800fe68 <_svfiprintf_r+0x1ec>)
 800fd22:	f7f0 fa95 	bl	8000250 <memchr>
 800fd26:	9a04      	ldr	r2, [sp, #16]
 800fd28:	b9d8      	cbnz	r0, 800fd62 <_svfiprintf_r+0xe6>
 800fd2a:	06d0      	lsls	r0, r2, #27
 800fd2c:	bf44      	itt	mi
 800fd2e:	2320      	movmi	r3, #32
 800fd30:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800fd34:	0711      	lsls	r1, r2, #28
 800fd36:	bf44      	itt	mi
 800fd38:	232b      	movmi	r3, #43	; 0x2b
 800fd3a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800fd3e:	f89a 3000 	ldrb.w	r3, [sl]
 800fd42:	2b2a      	cmp	r3, #42	; 0x2a
 800fd44:	d015      	beq.n	800fd72 <_svfiprintf_r+0xf6>
 800fd46:	9a07      	ldr	r2, [sp, #28]
 800fd48:	4654      	mov	r4, sl
 800fd4a:	2000      	movs	r0, #0
 800fd4c:	f04f 0c0a 	mov.w	ip, #10
 800fd50:	4621      	mov	r1, r4
 800fd52:	f811 3b01 	ldrb.w	r3, [r1], #1
 800fd56:	3b30      	subs	r3, #48	; 0x30
 800fd58:	2b09      	cmp	r3, #9
 800fd5a:	d94e      	bls.n	800fdfa <_svfiprintf_r+0x17e>
 800fd5c:	b1b0      	cbz	r0, 800fd8c <_svfiprintf_r+0x110>
 800fd5e:	9207      	str	r2, [sp, #28]
 800fd60:	e014      	b.n	800fd8c <_svfiprintf_r+0x110>
 800fd62:	eba0 0308 	sub.w	r3, r0, r8
 800fd66:	fa09 f303 	lsl.w	r3, r9, r3
 800fd6a:	4313      	orrs	r3, r2
 800fd6c:	9304      	str	r3, [sp, #16]
 800fd6e:	46a2      	mov	sl, r4
 800fd70:	e7d2      	b.n	800fd18 <_svfiprintf_r+0x9c>
 800fd72:	9b03      	ldr	r3, [sp, #12]
 800fd74:	1d19      	adds	r1, r3, #4
 800fd76:	681b      	ldr	r3, [r3, #0]
 800fd78:	9103      	str	r1, [sp, #12]
 800fd7a:	2b00      	cmp	r3, #0
 800fd7c:	bfbb      	ittet	lt
 800fd7e:	425b      	neglt	r3, r3
 800fd80:	f042 0202 	orrlt.w	r2, r2, #2
 800fd84:	9307      	strge	r3, [sp, #28]
 800fd86:	9307      	strlt	r3, [sp, #28]
 800fd88:	bfb8      	it	lt
 800fd8a:	9204      	strlt	r2, [sp, #16]
 800fd8c:	7823      	ldrb	r3, [r4, #0]
 800fd8e:	2b2e      	cmp	r3, #46	; 0x2e
 800fd90:	d10c      	bne.n	800fdac <_svfiprintf_r+0x130>
 800fd92:	7863      	ldrb	r3, [r4, #1]
 800fd94:	2b2a      	cmp	r3, #42	; 0x2a
 800fd96:	d135      	bne.n	800fe04 <_svfiprintf_r+0x188>
 800fd98:	9b03      	ldr	r3, [sp, #12]
 800fd9a:	1d1a      	adds	r2, r3, #4
 800fd9c:	681b      	ldr	r3, [r3, #0]
 800fd9e:	9203      	str	r2, [sp, #12]
 800fda0:	2b00      	cmp	r3, #0
 800fda2:	bfb8      	it	lt
 800fda4:	f04f 33ff 	movlt.w	r3, #4294967295
 800fda8:	3402      	adds	r4, #2
 800fdaa:	9305      	str	r3, [sp, #20]
 800fdac:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800fe78 <_svfiprintf_r+0x1fc>
 800fdb0:	7821      	ldrb	r1, [r4, #0]
 800fdb2:	2203      	movs	r2, #3
 800fdb4:	4650      	mov	r0, sl
 800fdb6:	f7f0 fa4b 	bl	8000250 <memchr>
 800fdba:	b140      	cbz	r0, 800fdce <_svfiprintf_r+0x152>
 800fdbc:	2340      	movs	r3, #64	; 0x40
 800fdbe:	eba0 000a 	sub.w	r0, r0, sl
 800fdc2:	fa03 f000 	lsl.w	r0, r3, r0
 800fdc6:	9b04      	ldr	r3, [sp, #16]
 800fdc8:	4303      	orrs	r3, r0
 800fdca:	3401      	adds	r4, #1
 800fdcc:	9304      	str	r3, [sp, #16]
 800fdce:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fdd2:	4826      	ldr	r0, [pc, #152]	; (800fe6c <_svfiprintf_r+0x1f0>)
 800fdd4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800fdd8:	2206      	movs	r2, #6
 800fdda:	f7f0 fa39 	bl	8000250 <memchr>
 800fdde:	2800      	cmp	r0, #0
 800fde0:	d038      	beq.n	800fe54 <_svfiprintf_r+0x1d8>
 800fde2:	4b23      	ldr	r3, [pc, #140]	; (800fe70 <_svfiprintf_r+0x1f4>)
 800fde4:	bb1b      	cbnz	r3, 800fe2e <_svfiprintf_r+0x1b2>
 800fde6:	9b03      	ldr	r3, [sp, #12]
 800fde8:	3307      	adds	r3, #7
 800fdea:	f023 0307 	bic.w	r3, r3, #7
 800fdee:	3308      	adds	r3, #8
 800fdf0:	9303      	str	r3, [sp, #12]
 800fdf2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fdf4:	4433      	add	r3, r6
 800fdf6:	9309      	str	r3, [sp, #36]	; 0x24
 800fdf8:	e767      	b.n	800fcca <_svfiprintf_r+0x4e>
 800fdfa:	fb0c 3202 	mla	r2, ip, r2, r3
 800fdfe:	460c      	mov	r4, r1
 800fe00:	2001      	movs	r0, #1
 800fe02:	e7a5      	b.n	800fd50 <_svfiprintf_r+0xd4>
 800fe04:	2300      	movs	r3, #0
 800fe06:	3401      	adds	r4, #1
 800fe08:	9305      	str	r3, [sp, #20]
 800fe0a:	4619      	mov	r1, r3
 800fe0c:	f04f 0c0a 	mov.w	ip, #10
 800fe10:	4620      	mov	r0, r4
 800fe12:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fe16:	3a30      	subs	r2, #48	; 0x30
 800fe18:	2a09      	cmp	r2, #9
 800fe1a:	d903      	bls.n	800fe24 <_svfiprintf_r+0x1a8>
 800fe1c:	2b00      	cmp	r3, #0
 800fe1e:	d0c5      	beq.n	800fdac <_svfiprintf_r+0x130>
 800fe20:	9105      	str	r1, [sp, #20]
 800fe22:	e7c3      	b.n	800fdac <_svfiprintf_r+0x130>
 800fe24:	fb0c 2101 	mla	r1, ip, r1, r2
 800fe28:	4604      	mov	r4, r0
 800fe2a:	2301      	movs	r3, #1
 800fe2c:	e7f0      	b.n	800fe10 <_svfiprintf_r+0x194>
 800fe2e:	ab03      	add	r3, sp, #12
 800fe30:	9300      	str	r3, [sp, #0]
 800fe32:	462a      	mov	r2, r5
 800fe34:	4b0f      	ldr	r3, [pc, #60]	; (800fe74 <_svfiprintf_r+0x1f8>)
 800fe36:	a904      	add	r1, sp, #16
 800fe38:	4638      	mov	r0, r7
 800fe3a:	f7fd fdb9 	bl	800d9b0 <_printf_float>
 800fe3e:	1c42      	adds	r2, r0, #1
 800fe40:	4606      	mov	r6, r0
 800fe42:	d1d6      	bne.n	800fdf2 <_svfiprintf_r+0x176>
 800fe44:	89ab      	ldrh	r3, [r5, #12]
 800fe46:	065b      	lsls	r3, r3, #25
 800fe48:	f53f af2c 	bmi.w	800fca4 <_svfiprintf_r+0x28>
 800fe4c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800fe4e:	b01d      	add	sp, #116	; 0x74
 800fe50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fe54:	ab03      	add	r3, sp, #12
 800fe56:	9300      	str	r3, [sp, #0]
 800fe58:	462a      	mov	r2, r5
 800fe5a:	4b06      	ldr	r3, [pc, #24]	; (800fe74 <_svfiprintf_r+0x1f8>)
 800fe5c:	a904      	add	r1, sp, #16
 800fe5e:	4638      	mov	r0, r7
 800fe60:	f7fe f832 	bl	800dec8 <_printf_i>
 800fe64:	e7eb      	b.n	800fe3e <_svfiprintf_r+0x1c2>
 800fe66:	bf00      	nop
 800fe68:	080115c4 	.word	0x080115c4
 800fe6c:	080115ce 	.word	0x080115ce
 800fe70:	0800d9b1 	.word	0x0800d9b1
 800fe74:	0800fbc7 	.word	0x0800fbc7
 800fe78:	080115ca 	.word	0x080115ca

0800fe7c <__sread>:
 800fe7c:	b510      	push	{r4, lr}
 800fe7e:	460c      	mov	r4, r1
 800fe80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fe84:	f000 fa52 	bl	801032c <_read_r>
 800fe88:	2800      	cmp	r0, #0
 800fe8a:	bfab      	itete	ge
 800fe8c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800fe8e:	89a3      	ldrhlt	r3, [r4, #12]
 800fe90:	181b      	addge	r3, r3, r0
 800fe92:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800fe96:	bfac      	ite	ge
 800fe98:	6563      	strge	r3, [r4, #84]	; 0x54
 800fe9a:	81a3      	strhlt	r3, [r4, #12]
 800fe9c:	bd10      	pop	{r4, pc}

0800fe9e <__swrite>:
 800fe9e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fea2:	461f      	mov	r7, r3
 800fea4:	898b      	ldrh	r3, [r1, #12]
 800fea6:	05db      	lsls	r3, r3, #23
 800fea8:	4605      	mov	r5, r0
 800feaa:	460c      	mov	r4, r1
 800feac:	4616      	mov	r6, r2
 800feae:	d505      	bpl.n	800febc <__swrite+0x1e>
 800feb0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800feb4:	2302      	movs	r3, #2
 800feb6:	2200      	movs	r2, #0
 800feb8:	f000 f898 	bl	800ffec <_lseek_r>
 800febc:	89a3      	ldrh	r3, [r4, #12]
 800febe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fec2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800fec6:	81a3      	strh	r3, [r4, #12]
 800fec8:	4632      	mov	r2, r6
 800feca:	463b      	mov	r3, r7
 800fecc:	4628      	mov	r0, r5
 800fece:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fed2:	f000 b817 	b.w	800ff04 <_write_r>

0800fed6 <__sseek>:
 800fed6:	b510      	push	{r4, lr}
 800fed8:	460c      	mov	r4, r1
 800feda:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fede:	f000 f885 	bl	800ffec <_lseek_r>
 800fee2:	1c43      	adds	r3, r0, #1
 800fee4:	89a3      	ldrh	r3, [r4, #12]
 800fee6:	bf15      	itete	ne
 800fee8:	6560      	strne	r0, [r4, #84]	; 0x54
 800feea:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800feee:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800fef2:	81a3      	strheq	r3, [r4, #12]
 800fef4:	bf18      	it	ne
 800fef6:	81a3      	strhne	r3, [r4, #12]
 800fef8:	bd10      	pop	{r4, pc}

0800fefa <__sclose>:
 800fefa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fefe:	f000 b831 	b.w	800ff64 <_close_r>
	...

0800ff04 <_write_r>:
 800ff04:	b538      	push	{r3, r4, r5, lr}
 800ff06:	4d07      	ldr	r5, [pc, #28]	; (800ff24 <_write_r+0x20>)
 800ff08:	4604      	mov	r4, r0
 800ff0a:	4608      	mov	r0, r1
 800ff0c:	4611      	mov	r1, r2
 800ff0e:	2200      	movs	r2, #0
 800ff10:	602a      	str	r2, [r5, #0]
 800ff12:	461a      	mov	r2, r3
 800ff14:	f7f2 f801 	bl	8001f1a <_write>
 800ff18:	1c43      	adds	r3, r0, #1
 800ff1a:	d102      	bne.n	800ff22 <_write_r+0x1e>
 800ff1c:	682b      	ldr	r3, [r5, #0]
 800ff1e:	b103      	cbz	r3, 800ff22 <_write_r+0x1e>
 800ff20:	6023      	str	r3, [r4, #0]
 800ff22:	bd38      	pop	{r3, r4, r5, pc}
 800ff24:	2000fb10 	.word	0x2000fb10

0800ff28 <__assert_func>:
 800ff28:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ff2a:	4614      	mov	r4, r2
 800ff2c:	461a      	mov	r2, r3
 800ff2e:	4b09      	ldr	r3, [pc, #36]	; (800ff54 <__assert_func+0x2c>)
 800ff30:	681b      	ldr	r3, [r3, #0]
 800ff32:	4605      	mov	r5, r0
 800ff34:	68d8      	ldr	r0, [r3, #12]
 800ff36:	b14c      	cbz	r4, 800ff4c <__assert_func+0x24>
 800ff38:	4b07      	ldr	r3, [pc, #28]	; (800ff58 <__assert_func+0x30>)
 800ff3a:	9100      	str	r1, [sp, #0]
 800ff3c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ff40:	4906      	ldr	r1, [pc, #24]	; (800ff5c <__assert_func+0x34>)
 800ff42:	462b      	mov	r3, r5
 800ff44:	f000 f81e 	bl	800ff84 <fiprintf>
 800ff48:	f000 fa0f 	bl	801036a <abort>
 800ff4c:	4b04      	ldr	r3, [pc, #16]	; (800ff60 <__assert_func+0x38>)
 800ff4e:	461c      	mov	r4, r3
 800ff50:	e7f3      	b.n	800ff3a <__assert_func+0x12>
 800ff52:	bf00      	nop
 800ff54:	200011c4 	.word	0x200011c4
 800ff58:	080115d5 	.word	0x080115d5
 800ff5c:	080115e2 	.word	0x080115e2
 800ff60:	08011610 	.word	0x08011610

0800ff64 <_close_r>:
 800ff64:	b538      	push	{r3, r4, r5, lr}
 800ff66:	4d06      	ldr	r5, [pc, #24]	; (800ff80 <_close_r+0x1c>)
 800ff68:	2300      	movs	r3, #0
 800ff6a:	4604      	mov	r4, r0
 800ff6c:	4608      	mov	r0, r1
 800ff6e:	602b      	str	r3, [r5, #0]
 800ff70:	f7f1 ffef 	bl	8001f52 <_close>
 800ff74:	1c43      	adds	r3, r0, #1
 800ff76:	d102      	bne.n	800ff7e <_close_r+0x1a>
 800ff78:	682b      	ldr	r3, [r5, #0]
 800ff7a:	b103      	cbz	r3, 800ff7e <_close_r+0x1a>
 800ff7c:	6023      	str	r3, [r4, #0]
 800ff7e:	bd38      	pop	{r3, r4, r5, pc}
 800ff80:	2000fb10 	.word	0x2000fb10

0800ff84 <fiprintf>:
 800ff84:	b40e      	push	{r1, r2, r3}
 800ff86:	b503      	push	{r0, r1, lr}
 800ff88:	4601      	mov	r1, r0
 800ff8a:	ab03      	add	r3, sp, #12
 800ff8c:	4805      	ldr	r0, [pc, #20]	; (800ffa4 <fiprintf+0x20>)
 800ff8e:	f853 2b04 	ldr.w	r2, [r3], #4
 800ff92:	6800      	ldr	r0, [r0, #0]
 800ff94:	9301      	str	r3, [sp, #4]
 800ff96:	f000 f899 	bl	80100cc <_vfiprintf_r>
 800ff9a:	b002      	add	sp, #8
 800ff9c:	f85d eb04 	ldr.w	lr, [sp], #4
 800ffa0:	b003      	add	sp, #12
 800ffa2:	4770      	bx	lr
 800ffa4:	200011c4 	.word	0x200011c4

0800ffa8 <_fstat_r>:
 800ffa8:	b538      	push	{r3, r4, r5, lr}
 800ffaa:	4d07      	ldr	r5, [pc, #28]	; (800ffc8 <_fstat_r+0x20>)
 800ffac:	2300      	movs	r3, #0
 800ffae:	4604      	mov	r4, r0
 800ffb0:	4608      	mov	r0, r1
 800ffb2:	4611      	mov	r1, r2
 800ffb4:	602b      	str	r3, [r5, #0]
 800ffb6:	f7f1 ffd8 	bl	8001f6a <_fstat>
 800ffba:	1c43      	adds	r3, r0, #1
 800ffbc:	d102      	bne.n	800ffc4 <_fstat_r+0x1c>
 800ffbe:	682b      	ldr	r3, [r5, #0]
 800ffc0:	b103      	cbz	r3, 800ffc4 <_fstat_r+0x1c>
 800ffc2:	6023      	str	r3, [r4, #0]
 800ffc4:	bd38      	pop	{r3, r4, r5, pc}
 800ffc6:	bf00      	nop
 800ffc8:	2000fb10 	.word	0x2000fb10

0800ffcc <_isatty_r>:
 800ffcc:	b538      	push	{r3, r4, r5, lr}
 800ffce:	4d06      	ldr	r5, [pc, #24]	; (800ffe8 <_isatty_r+0x1c>)
 800ffd0:	2300      	movs	r3, #0
 800ffd2:	4604      	mov	r4, r0
 800ffd4:	4608      	mov	r0, r1
 800ffd6:	602b      	str	r3, [r5, #0]
 800ffd8:	f7f1 ffd7 	bl	8001f8a <_isatty>
 800ffdc:	1c43      	adds	r3, r0, #1
 800ffde:	d102      	bne.n	800ffe6 <_isatty_r+0x1a>
 800ffe0:	682b      	ldr	r3, [r5, #0]
 800ffe2:	b103      	cbz	r3, 800ffe6 <_isatty_r+0x1a>
 800ffe4:	6023      	str	r3, [r4, #0]
 800ffe6:	bd38      	pop	{r3, r4, r5, pc}
 800ffe8:	2000fb10 	.word	0x2000fb10

0800ffec <_lseek_r>:
 800ffec:	b538      	push	{r3, r4, r5, lr}
 800ffee:	4d07      	ldr	r5, [pc, #28]	; (801000c <_lseek_r+0x20>)
 800fff0:	4604      	mov	r4, r0
 800fff2:	4608      	mov	r0, r1
 800fff4:	4611      	mov	r1, r2
 800fff6:	2200      	movs	r2, #0
 800fff8:	602a      	str	r2, [r5, #0]
 800fffa:	461a      	mov	r2, r3
 800fffc:	f7f1 ffd0 	bl	8001fa0 <_lseek>
 8010000:	1c43      	adds	r3, r0, #1
 8010002:	d102      	bne.n	801000a <_lseek_r+0x1e>
 8010004:	682b      	ldr	r3, [r5, #0]
 8010006:	b103      	cbz	r3, 801000a <_lseek_r+0x1e>
 8010008:	6023      	str	r3, [r4, #0]
 801000a:	bd38      	pop	{r3, r4, r5, pc}
 801000c:	2000fb10 	.word	0x2000fb10

08010010 <__ascii_mbtowc>:
 8010010:	b082      	sub	sp, #8
 8010012:	b901      	cbnz	r1, 8010016 <__ascii_mbtowc+0x6>
 8010014:	a901      	add	r1, sp, #4
 8010016:	b142      	cbz	r2, 801002a <__ascii_mbtowc+0x1a>
 8010018:	b14b      	cbz	r3, 801002e <__ascii_mbtowc+0x1e>
 801001a:	7813      	ldrb	r3, [r2, #0]
 801001c:	600b      	str	r3, [r1, #0]
 801001e:	7812      	ldrb	r2, [r2, #0]
 8010020:	1e10      	subs	r0, r2, #0
 8010022:	bf18      	it	ne
 8010024:	2001      	movne	r0, #1
 8010026:	b002      	add	sp, #8
 8010028:	4770      	bx	lr
 801002a:	4610      	mov	r0, r2
 801002c:	e7fb      	b.n	8010026 <__ascii_mbtowc+0x16>
 801002e:	f06f 0001 	mvn.w	r0, #1
 8010032:	e7f8      	b.n	8010026 <__ascii_mbtowc+0x16>

08010034 <memmove>:
 8010034:	4288      	cmp	r0, r1
 8010036:	b510      	push	{r4, lr}
 8010038:	eb01 0402 	add.w	r4, r1, r2
 801003c:	d902      	bls.n	8010044 <memmove+0x10>
 801003e:	4284      	cmp	r4, r0
 8010040:	4623      	mov	r3, r4
 8010042:	d807      	bhi.n	8010054 <memmove+0x20>
 8010044:	1e43      	subs	r3, r0, #1
 8010046:	42a1      	cmp	r1, r4
 8010048:	d008      	beq.n	801005c <memmove+0x28>
 801004a:	f811 2b01 	ldrb.w	r2, [r1], #1
 801004e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8010052:	e7f8      	b.n	8010046 <memmove+0x12>
 8010054:	4402      	add	r2, r0
 8010056:	4601      	mov	r1, r0
 8010058:	428a      	cmp	r2, r1
 801005a:	d100      	bne.n	801005e <memmove+0x2a>
 801005c:	bd10      	pop	{r4, pc}
 801005e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8010062:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8010066:	e7f7      	b.n	8010058 <memmove+0x24>

08010068 <_malloc_usable_size_r>:
 8010068:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801006c:	1f18      	subs	r0, r3, #4
 801006e:	2b00      	cmp	r3, #0
 8010070:	bfbc      	itt	lt
 8010072:	580b      	ldrlt	r3, [r1, r0]
 8010074:	18c0      	addlt	r0, r0, r3
 8010076:	4770      	bx	lr

08010078 <__sfputc_r>:
 8010078:	6893      	ldr	r3, [r2, #8]
 801007a:	3b01      	subs	r3, #1
 801007c:	2b00      	cmp	r3, #0
 801007e:	b410      	push	{r4}
 8010080:	6093      	str	r3, [r2, #8]
 8010082:	da08      	bge.n	8010096 <__sfputc_r+0x1e>
 8010084:	6994      	ldr	r4, [r2, #24]
 8010086:	42a3      	cmp	r3, r4
 8010088:	db01      	blt.n	801008e <__sfputc_r+0x16>
 801008a:	290a      	cmp	r1, #10
 801008c:	d103      	bne.n	8010096 <__sfputc_r+0x1e>
 801008e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010092:	f7fe b8e5 	b.w	800e260 <__swbuf_r>
 8010096:	6813      	ldr	r3, [r2, #0]
 8010098:	1c58      	adds	r0, r3, #1
 801009a:	6010      	str	r0, [r2, #0]
 801009c:	7019      	strb	r1, [r3, #0]
 801009e:	4608      	mov	r0, r1
 80100a0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80100a4:	4770      	bx	lr

080100a6 <__sfputs_r>:
 80100a6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80100a8:	4606      	mov	r6, r0
 80100aa:	460f      	mov	r7, r1
 80100ac:	4614      	mov	r4, r2
 80100ae:	18d5      	adds	r5, r2, r3
 80100b0:	42ac      	cmp	r4, r5
 80100b2:	d101      	bne.n	80100b8 <__sfputs_r+0x12>
 80100b4:	2000      	movs	r0, #0
 80100b6:	e007      	b.n	80100c8 <__sfputs_r+0x22>
 80100b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80100bc:	463a      	mov	r2, r7
 80100be:	4630      	mov	r0, r6
 80100c0:	f7ff ffda 	bl	8010078 <__sfputc_r>
 80100c4:	1c43      	adds	r3, r0, #1
 80100c6:	d1f3      	bne.n	80100b0 <__sfputs_r+0xa>
 80100c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080100cc <_vfiprintf_r>:
 80100cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80100d0:	460d      	mov	r5, r1
 80100d2:	b09d      	sub	sp, #116	; 0x74
 80100d4:	4614      	mov	r4, r2
 80100d6:	4698      	mov	r8, r3
 80100d8:	4606      	mov	r6, r0
 80100da:	b118      	cbz	r0, 80100e4 <_vfiprintf_r+0x18>
 80100dc:	6983      	ldr	r3, [r0, #24]
 80100de:	b90b      	cbnz	r3, 80100e4 <_vfiprintf_r+0x18>
 80100e0:	f7ff f892 	bl	800f208 <__sinit>
 80100e4:	4b89      	ldr	r3, [pc, #548]	; (801030c <_vfiprintf_r+0x240>)
 80100e6:	429d      	cmp	r5, r3
 80100e8:	d11b      	bne.n	8010122 <_vfiprintf_r+0x56>
 80100ea:	6875      	ldr	r5, [r6, #4]
 80100ec:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80100ee:	07d9      	lsls	r1, r3, #31
 80100f0:	d405      	bmi.n	80100fe <_vfiprintf_r+0x32>
 80100f2:	89ab      	ldrh	r3, [r5, #12]
 80100f4:	059a      	lsls	r2, r3, #22
 80100f6:	d402      	bmi.n	80100fe <_vfiprintf_r+0x32>
 80100f8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80100fa:	f7ff f928 	bl	800f34e <__retarget_lock_acquire_recursive>
 80100fe:	89ab      	ldrh	r3, [r5, #12]
 8010100:	071b      	lsls	r3, r3, #28
 8010102:	d501      	bpl.n	8010108 <_vfiprintf_r+0x3c>
 8010104:	692b      	ldr	r3, [r5, #16]
 8010106:	b9eb      	cbnz	r3, 8010144 <_vfiprintf_r+0x78>
 8010108:	4629      	mov	r1, r5
 801010a:	4630      	mov	r0, r6
 801010c:	f7fe f8fa 	bl	800e304 <__swsetup_r>
 8010110:	b1c0      	cbz	r0, 8010144 <_vfiprintf_r+0x78>
 8010112:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8010114:	07dc      	lsls	r4, r3, #31
 8010116:	d50e      	bpl.n	8010136 <_vfiprintf_r+0x6a>
 8010118:	f04f 30ff 	mov.w	r0, #4294967295
 801011c:	b01d      	add	sp, #116	; 0x74
 801011e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010122:	4b7b      	ldr	r3, [pc, #492]	; (8010310 <_vfiprintf_r+0x244>)
 8010124:	429d      	cmp	r5, r3
 8010126:	d101      	bne.n	801012c <_vfiprintf_r+0x60>
 8010128:	68b5      	ldr	r5, [r6, #8]
 801012a:	e7df      	b.n	80100ec <_vfiprintf_r+0x20>
 801012c:	4b79      	ldr	r3, [pc, #484]	; (8010314 <_vfiprintf_r+0x248>)
 801012e:	429d      	cmp	r5, r3
 8010130:	bf08      	it	eq
 8010132:	68f5      	ldreq	r5, [r6, #12]
 8010134:	e7da      	b.n	80100ec <_vfiprintf_r+0x20>
 8010136:	89ab      	ldrh	r3, [r5, #12]
 8010138:	0598      	lsls	r0, r3, #22
 801013a:	d4ed      	bmi.n	8010118 <_vfiprintf_r+0x4c>
 801013c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801013e:	f7ff f907 	bl	800f350 <__retarget_lock_release_recursive>
 8010142:	e7e9      	b.n	8010118 <_vfiprintf_r+0x4c>
 8010144:	2300      	movs	r3, #0
 8010146:	9309      	str	r3, [sp, #36]	; 0x24
 8010148:	2320      	movs	r3, #32
 801014a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801014e:	f8cd 800c 	str.w	r8, [sp, #12]
 8010152:	2330      	movs	r3, #48	; 0x30
 8010154:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8010318 <_vfiprintf_r+0x24c>
 8010158:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801015c:	f04f 0901 	mov.w	r9, #1
 8010160:	4623      	mov	r3, r4
 8010162:	469a      	mov	sl, r3
 8010164:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010168:	b10a      	cbz	r2, 801016e <_vfiprintf_r+0xa2>
 801016a:	2a25      	cmp	r2, #37	; 0x25
 801016c:	d1f9      	bne.n	8010162 <_vfiprintf_r+0x96>
 801016e:	ebba 0b04 	subs.w	fp, sl, r4
 8010172:	d00b      	beq.n	801018c <_vfiprintf_r+0xc0>
 8010174:	465b      	mov	r3, fp
 8010176:	4622      	mov	r2, r4
 8010178:	4629      	mov	r1, r5
 801017a:	4630      	mov	r0, r6
 801017c:	f7ff ff93 	bl	80100a6 <__sfputs_r>
 8010180:	3001      	adds	r0, #1
 8010182:	f000 80aa 	beq.w	80102da <_vfiprintf_r+0x20e>
 8010186:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010188:	445a      	add	r2, fp
 801018a:	9209      	str	r2, [sp, #36]	; 0x24
 801018c:	f89a 3000 	ldrb.w	r3, [sl]
 8010190:	2b00      	cmp	r3, #0
 8010192:	f000 80a2 	beq.w	80102da <_vfiprintf_r+0x20e>
 8010196:	2300      	movs	r3, #0
 8010198:	f04f 32ff 	mov.w	r2, #4294967295
 801019c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80101a0:	f10a 0a01 	add.w	sl, sl, #1
 80101a4:	9304      	str	r3, [sp, #16]
 80101a6:	9307      	str	r3, [sp, #28]
 80101a8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80101ac:	931a      	str	r3, [sp, #104]	; 0x68
 80101ae:	4654      	mov	r4, sl
 80101b0:	2205      	movs	r2, #5
 80101b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80101b6:	4858      	ldr	r0, [pc, #352]	; (8010318 <_vfiprintf_r+0x24c>)
 80101b8:	f7f0 f84a 	bl	8000250 <memchr>
 80101bc:	9a04      	ldr	r2, [sp, #16]
 80101be:	b9d8      	cbnz	r0, 80101f8 <_vfiprintf_r+0x12c>
 80101c0:	06d1      	lsls	r1, r2, #27
 80101c2:	bf44      	itt	mi
 80101c4:	2320      	movmi	r3, #32
 80101c6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80101ca:	0713      	lsls	r3, r2, #28
 80101cc:	bf44      	itt	mi
 80101ce:	232b      	movmi	r3, #43	; 0x2b
 80101d0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80101d4:	f89a 3000 	ldrb.w	r3, [sl]
 80101d8:	2b2a      	cmp	r3, #42	; 0x2a
 80101da:	d015      	beq.n	8010208 <_vfiprintf_r+0x13c>
 80101dc:	9a07      	ldr	r2, [sp, #28]
 80101de:	4654      	mov	r4, sl
 80101e0:	2000      	movs	r0, #0
 80101e2:	f04f 0c0a 	mov.w	ip, #10
 80101e6:	4621      	mov	r1, r4
 80101e8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80101ec:	3b30      	subs	r3, #48	; 0x30
 80101ee:	2b09      	cmp	r3, #9
 80101f0:	d94e      	bls.n	8010290 <_vfiprintf_r+0x1c4>
 80101f2:	b1b0      	cbz	r0, 8010222 <_vfiprintf_r+0x156>
 80101f4:	9207      	str	r2, [sp, #28]
 80101f6:	e014      	b.n	8010222 <_vfiprintf_r+0x156>
 80101f8:	eba0 0308 	sub.w	r3, r0, r8
 80101fc:	fa09 f303 	lsl.w	r3, r9, r3
 8010200:	4313      	orrs	r3, r2
 8010202:	9304      	str	r3, [sp, #16]
 8010204:	46a2      	mov	sl, r4
 8010206:	e7d2      	b.n	80101ae <_vfiprintf_r+0xe2>
 8010208:	9b03      	ldr	r3, [sp, #12]
 801020a:	1d19      	adds	r1, r3, #4
 801020c:	681b      	ldr	r3, [r3, #0]
 801020e:	9103      	str	r1, [sp, #12]
 8010210:	2b00      	cmp	r3, #0
 8010212:	bfbb      	ittet	lt
 8010214:	425b      	neglt	r3, r3
 8010216:	f042 0202 	orrlt.w	r2, r2, #2
 801021a:	9307      	strge	r3, [sp, #28]
 801021c:	9307      	strlt	r3, [sp, #28]
 801021e:	bfb8      	it	lt
 8010220:	9204      	strlt	r2, [sp, #16]
 8010222:	7823      	ldrb	r3, [r4, #0]
 8010224:	2b2e      	cmp	r3, #46	; 0x2e
 8010226:	d10c      	bne.n	8010242 <_vfiprintf_r+0x176>
 8010228:	7863      	ldrb	r3, [r4, #1]
 801022a:	2b2a      	cmp	r3, #42	; 0x2a
 801022c:	d135      	bne.n	801029a <_vfiprintf_r+0x1ce>
 801022e:	9b03      	ldr	r3, [sp, #12]
 8010230:	1d1a      	adds	r2, r3, #4
 8010232:	681b      	ldr	r3, [r3, #0]
 8010234:	9203      	str	r2, [sp, #12]
 8010236:	2b00      	cmp	r3, #0
 8010238:	bfb8      	it	lt
 801023a:	f04f 33ff 	movlt.w	r3, #4294967295
 801023e:	3402      	adds	r4, #2
 8010240:	9305      	str	r3, [sp, #20]
 8010242:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8010328 <_vfiprintf_r+0x25c>
 8010246:	7821      	ldrb	r1, [r4, #0]
 8010248:	2203      	movs	r2, #3
 801024a:	4650      	mov	r0, sl
 801024c:	f7f0 f800 	bl	8000250 <memchr>
 8010250:	b140      	cbz	r0, 8010264 <_vfiprintf_r+0x198>
 8010252:	2340      	movs	r3, #64	; 0x40
 8010254:	eba0 000a 	sub.w	r0, r0, sl
 8010258:	fa03 f000 	lsl.w	r0, r3, r0
 801025c:	9b04      	ldr	r3, [sp, #16]
 801025e:	4303      	orrs	r3, r0
 8010260:	3401      	adds	r4, #1
 8010262:	9304      	str	r3, [sp, #16]
 8010264:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010268:	482c      	ldr	r0, [pc, #176]	; (801031c <_vfiprintf_r+0x250>)
 801026a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801026e:	2206      	movs	r2, #6
 8010270:	f7ef ffee 	bl	8000250 <memchr>
 8010274:	2800      	cmp	r0, #0
 8010276:	d03f      	beq.n	80102f8 <_vfiprintf_r+0x22c>
 8010278:	4b29      	ldr	r3, [pc, #164]	; (8010320 <_vfiprintf_r+0x254>)
 801027a:	bb1b      	cbnz	r3, 80102c4 <_vfiprintf_r+0x1f8>
 801027c:	9b03      	ldr	r3, [sp, #12]
 801027e:	3307      	adds	r3, #7
 8010280:	f023 0307 	bic.w	r3, r3, #7
 8010284:	3308      	adds	r3, #8
 8010286:	9303      	str	r3, [sp, #12]
 8010288:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801028a:	443b      	add	r3, r7
 801028c:	9309      	str	r3, [sp, #36]	; 0x24
 801028e:	e767      	b.n	8010160 <_vfiprintf_r+0x94>
 8010290:	fb0c 3202 	mla	r2, ip, r2, r3
 8010294:	460c      	mov	r4, r1
 8010296:	2001      	movs	r0, #1
 8010298:	e7a5      	b.n	80101e6 <_vfiprintf_r+0x11a>
 801029a:	2300      	movs	r3, #0
 801029c:	3401      	adds	r4, #1
 801029e:	9305      	str	r3, [sp, #20]
 80102a0:	4619      	mov	r1, r3
 80102a2:	f04f 0c0a 	mov.w	ip, #10
 80102a6:	4620      	mov	r0, r4
 80102a8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80102ac:	3a30      	subs	r2, #48	; 0x30
 80102ae:	2a09      	cmp	r2, #9
 80102b0:	d903      	bls.n	80102ba <_vfiprintf_r+0x1ee>
 80102b2:	2b00      	cmp	r3, #0
 80102b4:	d0c5      	beq.n	8010242 <_vfiprintf_r+0x176>
 80102b6:	9105      	str	r1, [sp, #20]
 80102b8:	e7c3      	b.n	8010242 <_vfiprintf_r+0x176>
 80102ba:	fb0c 2101 	mla	r1, ip, r1, r2
 80102be:	4604      	mov	r4, r0
 80102c0:	2301      	movs	r3, #1
 80102c2:	e7f0      	b.n	80102a6 <_vfiprintf_r+0x1da>
 80102c4:	ab03      	add	r3, sp, #12
 80102c6:	9300      	str	r3, [sp, #0]
 80102c8:	462a      	mov	r2, r5
 80102ca:	4b16      	ldr	r3, [pc, #88]	; (8010324 <_vfiprintf_r+0x258>)
 80102cc:	a904      	add	r1, sp, #16
 80102ce:	4630      	mov	r0, r6
 80102d0:	f7fd fb6e 	bl	800d9b0 <_printf_float>
 80102d4:	4607      	mov	r7, r0
 80102d6:	1c78      	adds	r0, r7, #1
 80102d8:	d1d6      	bne.n	8010288 <_vfiprintf_r+0x1bc>
 80102da:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80102dc:	07d9      	lsls	r1, r3, #31
 80102de:	d405      	bmi.n	80102ec <_vfiprintf_r+0x220>
 80102e0:	89ab      	ldrh	r3, [r5, #12]
 80102e2:	059a      	lsls	r2, r3, #22
 80102e4:	d402      	bmi.n	80102ec <_vfiprintf_r+0x220>
 80102e6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80102e8:	f7ff f832 	bl	800f350 <__retarget_lock_release_recursive>
 80102ec:	89ab      	ldrh	r3, [r5, #12]
 80102ee:	065b      	lsls	r3, r3, #25
 80102f0:	f53f af12 	bmi.w	8010118 <_vfiprintf_r+0x4c>
 80102f4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80102f6:	e711      	b.n	801011c <_vfiprintf_r+0x50>
 80102f8:	ab03      	add	r3, sp, #12
 80102fa:	9300      	str	r3, [sp, #0]
 80102fc:	462a      	mov	r2, r5
 80102fe:	4b09      	ldr	r3, [pc, #36]	; (8010324 <_vfiprintf_r+0x258>)
 8010300:	a904      	add	r1, sp, #16
 8010302:	4630      	mov	r0, r6
 8010304:	f7fd fde0 	bl	800dec8 <_printf_i>
 8010308:	e7e4      	b.n	80102d4 <_vfiprintf_r+0x208>
 801030a:	bf00      	nop
 801030c:	08011428 	.word	0x08011428
 8010310:	08011448 	.word	0x08011448
 8010314:	08011408 	.word	0x08011408
 8010318:	080115c4 	.word	0x080115c4
 801031c:	080115ce 	.word	0x080115ce
 8010320:	0800d9b1 	.word	0x0800d9b1
 8010324:	080100a7 	.word	0x080100a7
 8010328:	080115ca 	.word	0x080115ca

0801032c <_read_r>:
 801032c:	b538      	push	{r3, r4, r5, lr}
 801032e:	4d07      	ldr	r5, [pc, #28]	; (801034c <_read_r+0x20>)
 8010330:	4604      	mov	r4, r0
 8010332:	4608      	mov	r0, r1
 8010334:	4611      	mov	r1, r2
 8010336:	2200      	movs	r2, #0
 8010338:	602a      	str	r2, [r5, #0]
 801033a:	461a      	mov	r2, r3
 801033c:	f7f1 fdd0 	bl	8001ee0 <_read>
 8010340:	1c43      	adds	r3, r0, #1
 8010342:	d102      	bne.n	801034a <_read_r+0x1e>
 8010344:	682b      	ldr	r3, [r5, #0]
 8010346:	b103      	cbz	r3, 801034a <_read_r+0x1e>
 8010348:	6023      	str	r3, [r4, #0]
 801034a:	bd38      	pop	{r3, r4, r5, pc}
 801034c:	2000fb10 	.word	0x2000fb10

08010350 <__ascii_wctomb>:
 8010350:	b149      	cbz	r1, 8010366 <__ascii_wctomb+0x16>
 8010352:	2aff      	cmp	r2, #255	; 0xff
 8010354:	bf85      	ittet	hi
 8010356:	238a      	movhi	r3, #138	; 0x8a
 8010358:	6003      	strhi	r3, [r0, #0]
 801035a:	700a      	strbls	r2, [r1, #0]
 801035c:	f04f 30ff 	movhi.w	r0, #4294967295
 8010360:	bf98      	it	ls
 8010362:	2001      	movls	r0, #1
 8010364:	4770      	bx	lr
 8010366:	4608      	mov	r0, r1
 8010368:	4770      	bx	lr

0801036a <abort>:
 801036a:	b508      	push	{r3, lr}
 801036c:	2006      	movs	r0, #6
 801036e:	f000 f82b 	bl	80103c8 <raise>
 8010372:	2001      	movs	r0, #1
 8010374:	f7f1 fdaa 	bl	8001ecc <_exit>

08010378 <_raise_r>:
 8010378:	291f      	cmp	r1, #31
 801037a:	b538      	push	{r3, r4, r5, lr}
 801037c:	4604      	mov	r4, r0
 801037e:	460d      	mov	r5, r1
 8010380:	d904      	bls.n	801038c <_raise_r+0x14>
 8010382:	2316      	movs	r3, #22
 8010384:	6003      	str	r3, [r0, #0]
 8010386:	f04f 30ff 	mov.w	r0, #4294967295
 801038a:	bd38      	pop	{r3, r4, r5, pc}
 801038c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 801038e:	b112      	cbz	r2, 8010396 <_raise_r+0x1e>
 8010390:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8010394:	b94b      	cbnz	r3, 80103aa <_raise_r+0x32>
 8010396:	4620      	mov	r0, r4
 8010398:	f000 f830 	bl	80103fc <_getpid_r>
 801039c:	462a      	mov	r2, r5
 801039e:	4601      	mov	r1, r0
 80103a0:	4620      	mov	r0, r4
 80103a2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80103a6:	f000 b817 	b.w	80103d8 <_kill_r>
 80103aa:	2b01      	cmp	r3, #1
 80103ac:	d00a      	beq.n	80103c4 <_raise_r+0x4c>
 80103ae:	1c59      	adds	r1, r3, #1
 80103b0:	d103      	bne.n	80103ba <_raise_r+0x42>
 80103b2:	2316      	movs	r3, #22
 80103b4:	6003      	str	r3, [r0, #0]
 80103b6:	2001      	movs	r0, #1
 80103b8:	e7e7      	b.n	801038a <_raise_r+0x12>
 80103ba:	2400      	movs	r4, #0
 80103bc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80103c0:	4628      	mov	r0, r5
 80103c2:	4798      	blx	r3
 80103c4:	2000      	movs	r0, #0
 80103c6:	e7e0      	b.n	801038a <_raise_r+0x12>

080103c8 <raise>:
 80103c8:	4b02      	ldr	r3, [pc, #8]	; (80103d4 <raise+0xc>)
 80103ca:	4601      	mov	r1, r0
 80103cc:	6818      	ldr	r0, [r3, #0]
 80103ce:	f7ff bfd3 	b.w	8010378 <_raise_r>
 80103d2:	bf00      	nop
 80103d4:	200011c4 	.word	0x200011c4

080103d8 <_kill_r>:
 80103d8:	b538      	push	{r3, r4, r5, lr}
 80103da:	4d07      	ldr	r5, [pc, #28]	; (80103f8 <_kill_r+0x20>)
 80103dc:	2300      	movs	r3, #0
 80103de:	4604      	mov	r4, r0
 80103e0:	4608      	mov	r0, r1
 80103e2:	4611      	mov	r1, r2
 80103e4:	602b      	str	r3, [r5, #0]
 80103e6:	f7f1 fd61 	bl	8001eac <_kill>
 80103ea:	1c43      	adds	r3, r0, #1
 80103ec:	d102      	bne.n	80103f4 <_kill_r+0x1c>
 80103ee:	682b      	ldr	r3, [r5, #0]
 80103f0:	b103      	cbz	r3, 80103f4 <_kill_r+0x1c>
 80103f2:	6023      	str	r3, [r4, #0]
 80103f4:	bd38      	pop	{r3, r4, r5, pc}
 80103f6:	bf00      	nop
 80103f8:	2000fb10 	.word	0x2000fb10

080103fc <_getpid_r>:
 80103fc:	f7f1 bd4e 	b.w	8001e9c <_getpid>

08010400 <with_errnof>:
 8010400:	b513      	push	{r0, r1, r4, lr}
 8010402:	4604      	mov	r4, r0
 8010404:	ed8d 0a01 	vstr	s0, [sp, #4]
 8010408:	f7fd f912 	bl	800d630 <__errno>
 801040c:	ed9d 0a01 	vldr	s0, [sp, #4]
 8010410:	6004      	str	r4, [r0, #0]
 8010412:	b002      	add	sp, #8
 8010414:	bd10      	pop	{r4, pc}

08010416 <xflowf>:
 8010416:	b130      	cbz	r0, 8010426 <xflowf+0x10>
 8010418:	eef1 7a40 	vneg.f32	s15, s0
 801041c:	ee27 0a80 	vmul.f32	s0, s15, s0
 8010420:	2022      	movs	r0, #34	; 0x22
 8010422:	f7ff bfed 	b.w	8010400 <with_errnof>
 8010426:	eef0 7a40 	vmov.f32	s15, s0
 801042a:	e7f7      	b.n	801041c <xflowf+0x6>

0801042c <__math_uflowf>:
 801042c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8010434 <__math_uflowf+0x8>
 8010430:	f7ff bff1 	b.w	8010416 <xflowf>
 8010434:	10000000 	.word	0x10000000

08010438 <__math_may_uflowf>:
 8010438:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8010440 <__math_may_uflowf+0x8>
 801043c:	f7ff bfeb 	b.w	8010416 <xflowf>
 8010440:	1a200000 	.word	0x1a200000

08010444 <__math_oflowf>:
 8010444:	ed9f 0a01 	vldr	s0, [pc, #4]	; 801044c <__math_oflowf+0x8>
 8010448:	f7ff bfe5 	b.w	8010416 <xflowf>
 801044c:	70000000 	.word	0x70000000

08010450 <__math_divzerof>:
 8010450:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8010454:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
 8010458:	2800      	cmp	r0, #0
 801045a:	fe40 7a27 	vseleq.f32	s15, s0, s15
 801045e:	ed9f 0a03 	vldr	s0, [pc, #12]	; 801046c <__math_divzerof+0x1c>
 8010462:	2022      	movs	r0, #34	; 0x22
 8010464:	ee87 0a80 	vdiv.f32	s0, s15, s0
 8010468:	f7ff bfca 	b.w	8010400 <with_errnof>
 801046c:	00000000 	.word	0x00000000

08010470 <__math_invalidf>:
 8010470:	eef0 7a40 	vmov.f32	s15, s0
 8010474:	ee30 7a40 	vsub.f32	s14, s0, s0
 8010478:	eef4 7a67 	vcmp.f32	s15, s15
 801047c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010480:	ee87 0a07 	vdiv.f32	s0, s14, s14
 8010484:	d602      	bvs.n	801048c <__math_invalidf+0x1c>
 8010486:	2021      	movs	r0, #33	; 0x21
 8010488:	f7ff bfba 	b.w	8010400 <with_errnof>
 801048c:	4770      	bx	lr
	...

08010490 <expf>:
 8010490:	ee10 2a10 	vmov	r2, s0
 8010494:	f240 412a 	movw	r1, #1066	; 0x42a
 8010498:	f3c2 530a 	ubfx	r3, r2, #20, #11
 801049c:	428b      	cmp	r3, r1
 801049e:	b430      	push	{r4, r5}
 80104a0:	eeb7 6ac0 	vcvt.f64.f32	d6, s0
 80104a4:	d92a      	bls.n	80104fc <expf+0x6c>
 80104a6:	f512 0f00 	cmn.w	r2, #8388608	; 0x800000
 80104aa:	d058      	beq.n	801055e <expf+0xce>
 80104ac:	f5b3 6fff 	cmp.w	r3, #2040	; 0x7f8
 80104b0:	d303      	bcc.n	80104ba <expf+0x2a>
 80104b2:	ee30 0a00 	vadd.f32	s0, s0, s0
 80104b6:	bc30      	pop	{r4, r5}
 80104b8:	4770      	bx	lr
 80104ba:	eddf 7a2a 	vldr	s15, [pc, #168]	; 8010564 <expf+0xd4>
 80104be:	eeb4 0ae7 	vcmpe.f32	s0, s15
 80104c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80104c6:	dd03      	ble.n	80104d0 <expf+0x40>
 80104c8:	bc30      	pop	{r4, r5}
 80104ca:	2000      	movs	r0, #0
 80104cc:	f7ff bfba 	b.w	8010444 <__math_oflowf>
 80104d0:	eddf 7a25 	vldr	s15, [pc, #148]	; 8010568 <expf+0xd8>
 80104d4:	eeb4 0ae7 	vcmpe.f32	s0, s15
 80104d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80104dc:	d503      	bpl.n	80104e6 <expf+0x56>
 80104de:	bc30      	pop	{r4, r5}
 80104e0:	2000      	movs	r0, #0
 80104e2:	f7ff bfa3 	b.w	801042c <__math_uflowf>
 80104e6:	eddf 7a21 	vldr	s15, [pc, #132]	; 801056c <expf+0xdc>
 80104ea:	eeb4 0ae7 	vcmpe.f32	s0, s15
 80104ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80104f2:	d503      	bpl.n	80104fc <expf+0x6c>
 80104f4:	bc30      	pop	{r4, r5}
 80104f6:	2000      	movs	r0, #0
 80104f8:	f7ff bf9e 	b.w	8010438 <__math_may_uflowf>
 80104fc:	4b1c      	ldr	r3, [pc, #112]	; (8010570 <expf+0xe0>)
 80104fe:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 8010502:	ed93 5b4a 	vldr	d5, [r3, #296]	; 0x128
 8010506:	ed93 4b48 	vldr	d4, [r3, #288]	; 0x120
 801050a:	eeb0 7b44 	vmov.f64	d7, d4
 801050e:	eea5 7b06 	vfma.f64	d7, d5, d6
 8010512:	ee17 0a10 	vmov	r0, s14
 8010516:	ee37 7b44 	vsub.f64	d7, d7, d4
 801051a:	f000 021f 	and.w	r2, r0, #31
 801051e:	ee95 7b06 	vfnms.f64	d7, d5, d6
 8010522:	ed93 5b4c 	vldr	d5, [r3, #304]	; 0x130
 8010526:	ee27 4b07 	vmul.f64	d4, d7, d7
 801052a:	ed93 6b4e 	vldr	d6, [r3, #312]	; 0x138
 801052e:	eb03 01c2 	add.w	r1, r3, r2, lsl #3
 8010532:	eea5 6b07 	vfma.f64	d6, d5, d7
 8010536:	f853 4032 	ldr.w	r4, [r3, r2, lsl #3]
 801053a:	684d      	ldr	r5, [r1, #4]
 801053c:	ed93 5b50 	vldr	d5, [r3, #320]	; 0x140
 8010540:	2100      	movs	r1, #0
 8010542:	190a      	adds	r2, r1, r4
 8010544:	eb05 33c0 	add.w	r3, r5, r0, lsl #15
 8010548:	eea5 0b07 	vfma.f64	d0, d5, d7
 801054c:	ec43 2b17 	vmov	d7, r2, r3
 8010550:	eea6 0b04 	vfma.f64	d0, d6, d4
 8010554:	ee20 0b07 	vmul.f64	d0, d0, d7
 8010558:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 801055c:	e7ab      	b.n	80104b6 <expf+0x26>
 801055e:	ed9f 0a05 	vldr	s0, [pc, #20]	; 8010574 <expf+0xe4>
 8010562:	e7a8      	b.n	80104b6 <expf+0x26>
 8010564:	42b17217 	.word	0x42b17217
 8010568:	c2cff1b4 	.word	0xc2cff1b4
 801056c:	c2ce8ecf 	.word	0xc2ce8ecf
 8010570:	08011720 	.word	0x08011720
 8010574:	00000000 	.word	0x00000000

08010578 <checkint>:
 8010578:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 801057c:	2b7e      	cmp	r3, #126	; 0x7e
 801057e:	dd10      	ble.n	80105a2 <checkint+0x2a>
 8010580:	2b96      	cmp	r3, #150	; 0x96
 8010582:	dc0c      	bgt.n	801059e <checkint+0x26>
 8010584:	2201      	movs	r2, #1
 8010586:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 801058a:	fa02 f303 	lsl.w	r3, r2, r3
 801058e:	1e5a      	subs	r2, r3, #1
 8010590:	4202      	tst	r2, r0
 8010592:	d106      	bne.n	80105a2 <checkint+0x2a>
 8010594:	4203      	tst	r3, r0
 8010596:	bf0c      	ite	eq
 8010598:	2002      	moveq	r0, #2
 801059a:	2001      	movne	r0, #1
 801059c:	4770      	bx	lr
 801059e:	2002      	movs	r0, #2
 80105a0:	4770      	bx	lr
 80105a2:	2000      	movs	r0, #0
 80105a4:	4770      	bx	lr
	...

080105a8 <powf>:
 80105a8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80105aa:	ee10 1a10 	vmov	r1, s0
 80105ae:	ee10 4a90 	vmov	r4, s1
 80105b2:	f5a1 0300 	sub.w	r3, r1, #8388608	; 0x800000
 80105b6:	0062      	lsls	r2, r4, #1
 80105b8:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 80105bc:	eef0 7a40 	vmov.f32	s15, s0
 80105c0:	f102 30ff 	add.w	r0, r2, #4294967295
 80105c4:	f06f 7380 	mvn.w	r3, #16777216	; 0x1000000
 80105c8:	d252      	bcs.n	8010670 <powf+0xc8>
 80105ca:	4298      	cmp	r0, r3
 80105cc:	d252      	bcs.n	8010674 <powf+0xcc>
 80105ce:	2000      	movs	r0, #0
 80105d0:	f101 4240 	add.w	r2, r1, #3221225472	; 0xc0000000
 80105d4:	4ca0      	ldr	r4, [pc, #640]	; (8010858 <powf+0x2b0>)
 80105d6:	eebf 5b00 	vmov.f64	d5, #240	; 0xbf800000 -1.0
 80105da:	f502 024d 	add.w	r2, r2, #13434880	; 0xcd0000
 80105de:	f3c2 45c3 	ubfx	r5, r2, #19, #4
 80105e2:	0dd2      	lsrs	r2, r2, #23
 80105e4:	05d2      	lsls	r2, r2, #23
 80105e6:	eb04 1505 	add.w	r5, r4, r5, lsl #4
 80105ea:	1a8b      	subs	r3, r1, r2
 80105ec:	ed95 6b00 	vldr	d6, [r5]
 80105f0:	ee07 3a90 	vmov	s15, r3
 80105f4:	15d2      	asrs	r2, r2, #23
 80105f6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80105fa:	eea6 5b07 	vfma.f64	d5, d6, d7
 80105fe:	ed95 6b02 	vldr	d6, [r5, #8]
 8010602:	ee25 2b05 	vmul.f64	d2, d5, d5
 8010606:	ee22 1b02 	vmul.f64	d1, d2, d2
 801060a:	ee07 2a90 	vmov	s15, r2
 801060e:	ed94 3b42 	vldr	d3, [r4, #264]	; 0x108
 8010612:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8010616:	ee37 7b06 	vadd.f64	d7, d7, d6
 801061a:	ed94 6b40 	vldr	d6, [r4, #256]	; 0x100
 801061e:	ed94 4b44 	vldr	d4, [r4, #272]	; 0x110
 8010622:	eea5 3b06 	vfma.f64	d3, d5, d6
 8010626:	ed94 6b46 	vldr	d6, [r4, #280]	; 0x118
 801062a:	eea5 6b04 	vfma.f64	d6, d5, d4
 801062e:	ed94 4b48 	vldr	d4, [r4, #288]	; 0x120
 8010632:	eeb7 0ae0 	vcvt.f64.f32	d0, s1
 8010636:	eea5 7b04 	vfma.f64	d7, d5, d4
 801063a:	eea2 7b06 	vfma.f64	d7, d2, d6
 801063e:	eea3 7b01 	vfma.f64	d7, d3, d1
 8010642:	ee20 0b07 	vmul.f64	d0, d0, d7
 8010646:	ee10 3a90 	vmov	r3, s1
 801064a:	f3c3 32cf 	ubfx	r2, r3, #15, #16
 801064e:	f248 03bf 	movw	r3, #32959	; 0x80bf
 8010652:	429a      	cmp	r2, r3
 8010654:	f0c0 80b1 	bcc.w	80107ba <powf+0x212>
 8010658:	ed9f 7b77 	vldr	d7, [pc, #476]	; 8010838 <powf+0x290>
 801065c:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8010660:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010664:	dd79      	ble.n	801075a <powf+0x1b2>
 8010666:	b003      	add	sp, #12
 8010668:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801066c:	f7ff beea 	b.w	8010444 <__math_oflowf>
 8010670:	4298      	cmp	r0, r3
 8010672:	d32d      	bcc.n	80106d0 <powf+0x128>
 8010674:	b952      	cbnz	r2, 801068c <powf+0xe4>
 8010676:	f481 0380 	eor.w	r3, r1, #4194304	; 0x400000
 801067a:	005b      	lsls	r3, r3, #1
 801067c:	f513 0f00 	cmn.w	r3, #8388608	; 0x800000
 8010680:	f240 80c9 	bls.w	8010816 <powf+0x26e>
 8010684:	ee37 0aa0 	vadd.f32	s0, s15, s1
 8010688:	b003      	add	sp, #12
 801068a:	bd30      	pop	{r4, r5, pc}
 801068c:	f1b1 5f7e 	cmp.w	r1, #1065353216	; 0x3f800000
 8010690:	d105      	bne.n	801069e <powf+0xf6>
 8010692:	f484 0480 	eor.w	r4, r4, #4194304	; 0x400000
 8010696:	0064      	lsls	r4, r4, #1
 8010698:	f514 0f00 	cmn.w	r4, #8388608	; 0x800000
 801069c:	e7f0      	b.n	8010680 <powf+0xd8>
 801069e:	004b      	lsls	r3, r1, #1
 80106a0:	f1b3 4f7f 	cmp.w	r3, #4278190080	; 0xff000000
 80106a4:	d8ee      	bhi.n	8010684 <powf+0xdc>
 80106a6:	f1b2 4f7f 	cmp.w	r2, #4278190080	; 0xff000000
 80106aa:	d1eb      	bne.n	8010684 <powf+0xdc>
 80106ac:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 80106b0:	f000 80b1 	beq.w	8010816 <powf+0x26e>
 80106b4:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 80106b8:	ea6f 0404 	mvn.w	r4, r4
 80106bc:	bf34      	ite	cc
 80106be:	2300      	movcc	r3, #0
 80106c0:	2301      	movcs	r3, #1
 80106c2:	0fe4      	lsrs	r4, r4, #31
 80106c4:	42a3      	cmp	r3, r4
 80106c6:	f040 80a9 	bne.w	801081c <powf+0x274>
 80106ca:	ee20 0aa0 	vmul.f32	s0, s1, s1
 80106ce:	e7db      	b.n	8010688 <powf+0xe0>
 80106d0:	004d      	lsls	r5, r1, #1
 80106d2:	1e6a      	subs	r2, r5, #1
 80106d4:	429a      	cmp	r2, r3
 80106d6:	d31c      	bcc.n	8010712 <powf+0x16a>
 80106d8:	2900      	cmp	r1, #0
 80106da:	ee20 0a00 	vmul.f32	s0, s0, s0
 80106de:	da0f      	bge.n	8010700 <powf+0x158>
 80106e0:	ee10 0a90 	vmov	r0, s1
 80106e4:	f7ff ff48 	bl	8010578 <checkint>
 80106e8:	2801      	cmp	r0, #1
 80106ea:	d109      	bne.n	8010700 <powf+0x158>
 80106ec:	eeb1 0a40 	vneg.f32	s0, s0
 80106f0:	b945      	cbnz	r5, 8010704 <powf+0x15c>
 80106f2:	2c00      	cmp	r4, #0
 80106f4:	dac8      	bge.n	8010688 <powf+0xe0>
 80106f6:	b003      	add	sp, #12
 80106f8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80106fc:	f7ff bea8 	b.w	8010450 <__math_divzerof>
 8010700:	2000      	movs	r0, #0
 8010702:	e7f5      	b.n	80106f0 <powf+0x148>
 8010704:	2c00      	cmp	r4, #0
 8010706:	dabf      	bge.n	8010688 <powf+0xe0>
 8010708:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 801070c:	ee87 0a80 	vdiv.f32	s0, s15, s0
 8010710:	e7ba      	b.n	8010688 <powf+0xe0>
 8010712:	2900      	cmp	r1, #0
 8010714:	da1f      	bge.n	8010756 <powf+0x1ae>
 8010716:	ee10 0a90 	vmov	r0, s1
 801071a:	f7ff ff2d 	bl	8010578 <checkint>
 801071e:	b920      	cbnz	r0, 801072a <powf+0x182>
 8010720:	b003      	add	sp, #12
 8010722:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8010726:	f7ff bea3 	b.w	8010470 <__math_invalidf>
 801072a:	2801      	cmp	r0, #1
 801072c:	bf14      	ite	ne
 801072e:	2000      	movne	r0, #0
 8010730:	f44f 3080 	moveq.w	r0, #65536	; 0x10000
 8010734:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8010738:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 801073c:	f4bf af48 	bcs.w	80105d0 <powf+0x28>
 8010740:	ed9f 0a46 	vldr	s0, [pc, #280]	; 801085c <powf+0x2b4>
 8010744:	ee27 0a80 	vmul.f32	s0, s15, s0
 8010748:	ee10 3a10 	vmov	r3, s0
 801074c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8010750:	f1a3 6138 	sub.w	r1, r3, #192937984	; 0xb800000
 8010754:	e73c      	b.n	80105d0 <powf+0x28>
 8010756:	2000      	movs	r0, #0
 8010758:	e7ee      	b.n	8010738 <powf+0x190>
 801075a:	ed9f 7b39 	vldr	d7, [pc, #228]	; 8010840 <powf+0x298>
 801075e:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8010762:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010766:	dd10      	ble.n	801078a <powf+0x1e2>
 8010768:	f04f 534c 	mov.w	r3, #855638016	; 0x33000000
 801076c:	2800      	cmp	r0, #0
 801076e:	d158      	bne.n	8010822 <powf+0x27a>
 8010770:	9300      	str	r3, [sp, #0]
 8010772:	eddd 7a00 	vldr	s15, [sp]
 8010776:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 801077a:	ee77 7a87 	vadd.f32	s15, s15, s14
 801077e:	eef4 7a47 	vcmp.f32	s15, s14
 8010782:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010786:	f47f af6e 	bne.w	8010666 <powf+0xbe>
 801078a:	ed9f 7b2f 	vldr	d7, [pc, #188]	; 8010848 <powf+0x2a0>
 801078e:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8010792:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010796:	d804      	bhi.n	80107a2 <powf+0x1fa>
 8010798:	b003      	add	sp, #12
 801079a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801079e:	f7ff be45 	b.w	801042c <__math_uflowf>
 80107a2:	ed9f 7b2b 	vldr	d7, [pc, #172]	; 8010850 <powf+0x2a8>
 80107a6:	eeb4 0bc7 	vcmpe.f64	d0, d7
 80107aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80107ae:	d504      	bpl.n	80107ba <powf+0x212>
 80107b0:	b003      	add	sp, #12
 80107b2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80107b6:	f7ff be3f 	b.w	8010438 <__math_may_uflowf>
 80107ba:	4b29      	ldr	r3, [pc, #164]	; (8010860 <powf+0x2b8>)
 80107bc:	ed93 7b40 	vldr	d7, [r3, #256]	; 0x100
 80107c0:	ee30 6b07 	vadd.f64	d6, d0, d7
 80107c4:	ee16 2a10 	vmov	r2, s12
 80107c8:	ee36 7b47 	vsub.f64	d7, d6, d7
 80107cc:	f002 011f 	and.w	r1, r2, #31
 80107d0:	ed93 5b42 	vldr	d5, [r3, #264]	; 0x108
 80107d4:	ee30 7b47 	vsub.f64	d7, d0, d7
 80107d8:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 80107dc:	ed93 6b44 	vldr	d6, [r3, #272]	; 0x110
 80107e0:	ee27 4b07 	vmul.f64	d4, d7, d7
 80107e4:	eb03 05c1 	add.w	r5, r3, r1, lsl #3
 80107e8:	f853 4031 	ldr.w	r4, [r3, r1, lsl #3]
 80107ec:	eea7 6b05 	vfma.f64	d6, d7, d5
 80107f0:	686d      	ldr	r5, [r5, #4]
 80107f2:	ed93 5b46 	vldr	d5, [r3, #280]	; 0x118
 80107f6:	1882      	adds	r2, r0, r2
 80107f8:	2300      	movs	r3, #0
 80107fa:	1918      	adds	r0, r3, r4
 80107fc:	eb05 31c2 	add.w	r1, r5, r2, lsl #15
 8010800:	eea7 0b05 	vfma.f64	d0, d7, d5
 8010804:	ec41 0b17 	vmov	d7, r0, r1
 8010808:	eea6 0b04 	vfma.f64	d0, d6, d4
 801080c:	ee20 0b07 	vmul.f64	d0, d0, d7
 8010810:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8010814:	e738      	b.n	8010688 <powf+0xe0>
 8010816:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 801081a:	e735      	b.n	8010688 <powf+0xe0>
 801081c:	ed9f 0a11 	vldr	s0, [pc, #68]	; 8010864 <powf+0x2bc>
 8010820:	e732      	b.n	8010688 <powf+0xe0>
 8010822:	9301      	str	r3, [sp, #4]
 8010824:	eddd 7a01 	vldr	s15, [sp, #4]
 8010828:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 801082c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8010830:	e7a5      	b.n	801077e <powf+0x1d6>
 8010832:	bf00      	nop
 8010834:	f3af 8000 	nop.w
 8010838:	ffd1d571 	.word	0xffd1d571
 801083c:	405fffff 	.word	0x405fffff
 8010840:	ffa3aae2 	.word	0xffa3aae2
 8010844:	405fffff 	.word	0x405fffff
 8010848:	00000000 	.word	0x00000000
 801084c:	c062c000 	.word	0xc062c000
 8010850:	00000000 	.word	0x00000000
 8010854:	c062a000 	.word	0xc062a000
 8010858:	08011868 	.word	0x08011868
 801085c:	4b000000 	.word	0x4b000000
 8010860:	08011720 	.word	0x08011720
 8010864:	00000000 	.word	0x00000000

08010868 <_init>:
 8010868:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801086a:	bf00      	nop
 801086c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801086e:	bc08      	pop	{r3}
 8010870:	469e      	mov	lr, r3
 8010872:	4770      	bx	lr

08010874 <_fini>:
 8010874:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010876:	bf00      	nop
 8010878:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801087a:	bc08      	pop	{r3}
 801087c:	469e      	mov	lr, r3
 801087e:	4770      	bx	lr
