 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: O-2018.06
Date   : Tue Oct 19 15:59:32 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: WCCOM   Library: fsa0m_a_generic_core_ss1p62v125c
Wire Load Model Mode: enclosed

  Startpoint: IM1/i_SRAM (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID/rs1_fromID_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                enG1000K              fsa0m_a_generic_core_ss1p62v125c
  stage_IF           enG5K                 fsa0m_a_generic_core_ss1p62v125c
  stage_ID           enG30K                fsa0m_a_generic_core_ss1p62v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.00       1.00
  IM1/i_SRAM/CK (SRAM)                     0.00 #     1.00 r
  IM1/i_SRAM/DO6 (SRAM)                    5.70       6.70 f
  IM1/DO[6] (SRAM_wrapper_0)               0.00       6.70 f
  IF1/instr_from_mem[6] (stage_IF)         0.00       6.70 f
  IF1/U80/O (MAOI1HT)                      0.22       6.93 r
  IF1/U34/O (INV12)                        0.12       7.04 f
  IF1/instr[6] (stage_IF)                  0.00       7.04 f
  ID/instr[6] (stage_ID)                   0.00       7.04 f
  ID/U62/O (INV8CK)                        0.09       7.13 r
  ID/U114/O (ND2T)                         0.12       7.25 f
  ID/U134/O (OAI12HT)                      0.22       7.47 r
  ID/U50/O (INV3CK)                        0.11       7.57 f
  ID/U158/O (INV3)                         0.13       7.70 r
  ID/U80/O (BUF4)                          0.19       7.89 r
  ID/U197/O (ND2T)                         0.12       8.01 f
  ID/U155/O (INV8)                         0.18       8.19 r
  ID/U677/O (AN2T)                         0.26       8.45 r
  ID/U164/O (INV6)                         0.08       8.52 f
  ID/U696/O (INV12)                        0.17       8.70 r
  ID/U187/O (AOI22S)                       0.12       8.81 f
  ID/U3/O (ND2S)                           0.16       8.98 r
  ID/U2321/O (NR4)                         0.29       9.27 f
  ID/U454/O (ND2)                          0.12       9.39 r
  ID/rs1_fromID_reg[8]/RB (DFCRBN)         0.00       9.39 r
  data arrival time                                   9.39

  clock clk (rise edge)                    8.70       8.70
  clock network delay (ideal)              1.00       9.70
  clock uncertainty                       -0.10       9.60
  ID/rs1_fromID_reg[8]/CK (DFCRBN)         0.00       9.60 r
  library setup time                      -0.21       9.39
  data required time                                  9.39
  -----------------------------------------------------------
  data required time                                  9.39
  data arrival time                                  -9.39
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
