{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"0.787006",
   "Default View_TopLeft":"-180,-189",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port qsfp_gt -pg 1 -lvl 5 -x 1300 -y 60 -defaultsOSRD
preplace port qsfp_clk -pg 1 -lvl 0 -x -50 -y 180 -defaultsOSRD
preplace port axis_rx -pg 1 -lvl 5 -x 1300 -y 80 -defaultsOSRD
preplace port TX_DATA_STREAM -pg 1 -lvl 0 -x -50 -y 60 -defaultsOSRD
preplace port port-id_reset_in -pg 1 -lvl 0 -x -50 -y 220 -defaultsOSRD
preplace port port-id_init_clk -pg 1 -lvl 0 -x -50 -y 240 -defaultsOSRD
preplace port port-id_rx_clk -pg 1 -lvl 5 -x 1300 -y 260 -defaultsOSRD
preplace port port-id_rx_tx_enable -pg 1 -lvl 0 -x -50 -y 200 -defaultsOSRD
preplace port port-id_channel_up -pg 1 -lvl 5 -x 1300 -y 140 -defaultsOSRD
preplace port port-id_data_aresetn -pg 1 -lvl 0 -x -50 -y 80 -defaultsOSRD
preplace port port-id_data_clock -pg 1 -lvl 0 -x -50 -y 100 -defaultsOSRD
preplace portBus usr_rx_resetn -pg 1 -lvl 5 -x 1300 -y 200 -defaultsOSRD
preplace inst ethernet -pg 1 -lvl 3 -x 750 -y 60 -swap {0 1 2 3 4 191 6 7 5 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 8 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 226 221 222 223 229 231 213 220 225 214 215 217 216 218 227 228 232 230 219 224} -defaultsOSRD -pinDir gt_serial_port right -pinY gt_serial_port 0R -pinDir gt_ref_clk left -pinY gt_ref_clk 120L -pinDir axis_tx left -pinY axis_tx 0L -pinDir axis_rx right -pinY axis_rx 20R -pinDir stat_tx right -pinY stat_tx 40R -pinDir stat_rx right -pinY stat_rx 60R -pinDir stat_rx.stat_rx_status right -pinY stat_rx.stat_rx_status 2460R -pinDir ctl_tx left -pinY ctl_tx 40L -pinDir ctl_tx.ctl_tx_enable left -pinY ctl_tx.ctl_tx_enable 60L -pinDir ctl_rx left -pinY ctl_rx 80L -pinDir ctl_rx.ctl_rx_enable left -pinY ctl_rx.ctl_rx_enable 100L -pinDir core_drp left -pinY core_drp 20L -pinDir rx_otn_out right -pinY rx_otn_out 2740R -pinDir gt_txusrclk2 left -pinY gt_txusrclk2 140L -pinBusDir gt_loopback_in left -pinBusY gt_loopback_in 280L -pinDir gt_ref_clk_out right -pinY gt_ref_clk_out 2820R -pinBusDir gt_rxrecclkout right -pinBusY gt_rxrecclkout 2840R -pinBusDir gt_powergoodout right -pinBusY gt_powergoodout 2860R -pinDir gtwiz_reset_tx_datapath left -pinY gtwiz_reset_tx_datapath 300L -pinDir gtwiz_reset_rx_datapath left -pinY gtwiz_reset_rx_datapath 340L -pinDir sys_reset left -pinY sys_reset 160L -pinDir init_clk left -pinY init_clk 240L -pinBusDir rx_preambleout right -pinBusY rx_preambleout 2880R -pinDir usr_rx_reset right -pinY usr_rx_reset 2760R -pinDir gt_rxusrclk2 right -pinY gt_rxusrclk2 2780R -pinDir core_rx_reset left -pinY core_rx_reset 180L -pinDir rx_clk right -pinY rx_clk 2800R -pinDir core_tx_reset left -pinY core_tx_reset 200L -pinDir tx_ovfout right -pinY tx_ovfout 2900R -pinDir tx_unfout right -pinY tx_unfout 2920R -pinBusDir tx_preamblein left -pinBusY tx_preamblein 360L -pinDir usr_tx_reset left -pinY usr_tx_reset 320L -pinDir core_drp_reset left -pinY core_drp_reset 220L -pinDir drp_clk left -pinY drp_clk 260L
preplace inst tx_reset_inverter -pg 1 -lvl 1 -x 120 -y 300 -swap {1 0} -defaultsOSRD -pinBusDir Op1 right -pinBusY Op1 80R -pinBusDir Res right -pinBusY Res 0R
preplace inst rx_reset_inverter -pg 1 -lvl 4 -x 1130 -y 200 -defaultsOSRD -pinBusDir Op1 left -pinBusY Op1 0L -pinBusDir Res right -pinBusY Res 0R
preplace inst tx_clock_converter -pg 1 -lvl 2 -x 400 -y 60 -swap {0 1 2 3 4 5 6 7 8 9 10 12 11 13} -defaultsOSRD -pinDir S_AXIS left -pinY S_AXIS 0L -pinDir M_AXIS right -pinY M_AXIS 0R -pinDir s_axis_aresetn left -pinY s_axis_aresetn 20L -pinDir m_axis_aresetn left -pinY m_axis_aresetn 60L -pinDir s_axis_aclk left -pinY s_axis_aclk 40L -pinDir m_axis_aclk right -pinY m_axis_aclk 60R
preplace netloc aurora_core_1_channel_up 1 3 2 940J 140 NJ
preplace netloc clock_1 1 0 3 NJ 240 NJ 240 530
preplace netloc data_aresetn_1 1 0 2 NJ 80 NJ
preplace netloc data_clock_1 1 0 2 NJ 100 NJ
preplace netloc ethernet_core_gt_txusrclk2 1 2 1 530 120n
preplace netloc ethernet_core_usr_rx_reset 1 3 1 960J 200n
preplace netloc qsfp1_ethernet_gt_rxusrclk2 1 3 2 980 260 NJ
preplace netloc qsfp1_ethernet_usr_tx_reset 1 1 2 N 380 NJ
preplace netloc reset_in_1 1 0 3 NJ 220 NJ 220 550
preplace netloc rx1_reset_inverter_Res 1 4 1 NJ 200
preplace netloc rx_tx_enable_0_enable 1 0 3 NJ 200 NJ 200 550
preplace netloc tx_reset_inverter_Res 1 1 1 250 120n
preplace netloc Conn1 1 0 2 NJ 60 NJ
preplace netloc Conn5 1 3 2 NJ 60 NJ
preplace netloc qsfp1_clk_1 1 0 3 NJ 180 NJ 180 NJ
preplace netloc qsfp1_ethernet_axis_rx 1 3 2 NJ 80 NJ
preplace netloc tx1_clock_converter_M_AXIS 1 2 1 N 60
levelinfo -pg 1 -50 120 400 750 1130 1300
pagesize -pg 1 -db -bbox -sgen -230 0 1480 3040
",
   "No Loops_ScaleFactor":"0.797006",
   "No Loops_TopLeft":"-227,0",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port qsfp_gt -pg 1 -lvl 5 -x 1410 -y 90 -defaultsOSRD
preplace port qsfp_clk -pg 1 -lvl 0 -x 0 -y 70 -defaultsOSRD
preplace port axis_rx -pg 1 -lvl 5 -x 1410 -y 110 -defaultsOSRD
preplace port TX_DATA_STREAM -pg 1 -lvl 0 -x 0 -y 130 -defaultsOSRD
preplace port port-id_reset_in -pg 1 -lvl 0 -x 0 -y 310 -defaultsOSRD
preplace port port-id_init_clk -pg 1 -lvl 0 -x 0 -y 330 -defaultsOSRD
preplace port port-id_rx_clk -pg 1 -lvl 5 -x 1410 -y 370 -defaultsOSRD
preplace port port-id_rx_tx_enable -pg 1 -lvl 0 -x 0 -y 290 -defaultsOSRD
preplace port port-id_channel_up -pg 1 -lvl 5 -x 1410 -y 170 -defaultsOSRD
preplace port port-id_data_aresetn -pg 1 -lvl 0 -x 0 -y 150 -defaultsOSRD
preplace port port-id_data_clock -pg 1 -lvl 0 -x 0 -y 270 -defaultsOSRD
preplace portBus usr_rx_resetn -pg 1 -lvl 5 -x 1410 -y 310 -defaultsOSRD
preplace inst ethernet_core -pg 1 -lvl 3 -x 890 -y 240 -defaultsOSRD
preplace inst tx_reset_inverter -pg 1 -lvl 1 -x 190 -y 210 -defaultsOSRD
preplace inst rx_reset_inverter -pg 1 -lvl 4 -x 1240 -y 310 -defaultsOSRD
preplace inst tx_clock_converter -pg 1 -lvl 2 -x 510 -y 170 -defaultsOSRD
preplace netloc reset_in_1 1 0 3 NJ 310 NJ 310 670
preplace netloc clock_1 1 0 3 NJ 330 NJ 330 680
preplace netloc qsfp1_ethernet_gt_rxusrclk2 1 2 3 690 470 1090 370 NJ
preplace netloc rx_tx_enable_0_enable 1 0 3 NJ 290 NJ 290 660
preplace netloc aurora_core_1_channel_up 1 3 2 NJ 170 NJ
preplace netloc qsfp1_ethernet_usr_tx_reset 1 0 4 40 480 NJ 480 NJ 480 1080
preplace netloc rx1_reset_inverter_Res 1 4 1 NJ 310
preplace netloc ethernet_core_usr_rx_reset 1 3 1 NJ 310
preplace netloc data_aresetn_1 1 0 2 NJ 150 NJ
preplace netloc data_clock_1 1 0 2 NJ 270 350J
preplace netloc tx_reset_inverter_Res 1 1 1 340J 170n
preplace netloc ethernet_core_gt_txusrclk2 1 1 3 360 270 640J 10 1090
preplace netloc Conn5 1 3 2 NJ 90 NJ
preplace netloc qsfp1_clk_1 1 0 3 NJ 70 NJ 70 NJ
preplace netloc qsfp1_ethernet_axis_rx 1 3 2 NJ 110 NJ
preplace netloc tx1_clock_converter_M_AXIS 1 2 1 650 90n
preplace netloc Conn1 1 0 2 NJ 130 NJ
levelinfo -pg 1 0 190 510 890 1240 1410
pagesize -pg 1 -db -bbox -sgen -180 0 1590 490
"
}
0
