v 20130925 2
C 73000 64200 1 0 0 EMBEDDEDpic12f1822.sym
[
P 73100 70100 73400 70100 1 0 0
{
T 73300 70150 5 8 1 1 0 6 1
pinnumber=1
T 73300 70050 5 8 0 1 0 8 1
pinseq=1
T 73450 70100 9 8 1 1 0 0 1
pinlabel=VDD
T 73450 70100 5 8 0 1 0 2 1
pintype=io
}
P 73100 69800 73400 69800 1 0 0
{
T 73300 69850 5 8 1 1 0 6 1
pinnumber=2
T 73300 69750 5 8 0 1 0 8 1
pinseq=2
T 73450 69800 9 8 1 1 0 0 1
pinlabel=RA5
T 73450 69800 5 8 0 1 0 2 1
pintype=io
}
P 73100 69500 73400 69500 1 0 0
{
T 73300 69550 5 8 1 1 0 6 1
pinnumber=3
T 73300 69450 5 8 0 1 0 8 1
pinseq=3
T 73450 69500 9 8 1 1 0 0 1
pinlabel=RA4
T 73450 69500 5 8 0 1 0 2 1
pintype=io
}
P 73100 69200 73400 69200 1 0 0
{
T 73300 69250 5 8 1 1 0 6 1
pinnumber=4
T 73300 69150 5 8 0 1 0 8 1
pinseq=4
T 73450 69200 9 8 1 1 0 0 1
pinlabel=MCLR/VPP/RA3
T 73450 69200 5 8 0 1 0 2 1
pintype=io
}
P 77300 70100 77600 70100 1 0 1
{
T 77400 70150 5 8 1 1 0 0 1
pinnumber=8
T 77400 70050 5 8 0 1 0 2 1
pinseq=8
T 77250 70100 9 8 1 1 0 6 1
pinlabel=VSS
T 77250 70100 5 8 0 1 0 8 1
pintype=io
}
P 77300 69800 77600 69800 1 0 1
{
T 77400 69850 5 8 1 1 0 0 1
pinnumber=7
T 77400 69750 5 8 0 1 0 2 1
pinseq=7
T 77250 69800 9 8 1 1 0 6 1
pinlabel=RA0/ICSPDAT
T 77250 69800 5 8 0 1 0 8 1
pintype=io
}
P 77300 69500 77600 69500 1 0 1
{
T 77400 69550 5 8 1 1 0 0 1
pinnumber=6
T 77400 69450 5 8 0 1 0 2 1
pinseq=6
T 77250 69500 9 8 1 1 0 6 1
pinlabel=RA1/ICSPCLK
T 77250 69500 5 8 0 1 0 8 1
pintype=io
}
P 77300 69200 77600 69200 1 0 1
{
T 77400 69250 5 8 1 1 0 0 1
pinnumber=5
T 77400 69150 5 8 0 1 0 2 1
pinseq=5
T 77250 69200 9 8 1 1 0 6 1
pinlabel=RA2
T 77250 69200 5 8 0 1 0 8 1
pintype=io
}
L 73450 70225 73850 70225 3 0 0 0 -1 -1
B 73400 69100 3900 1200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 73500 70850 8 10 0 0 0 0 1
device=PIC12F1822
T 77300 70500 8 10 0 1 0 6 1
refdes=U?
T 73500 71650 8 10 0 0 0 0 1
documentation=http://ww1.microchip.com/downloads/en/DeviceDoc/30275a.pdf
T 73500 71050 8 10 0 0 0 0 1
footprint=DIP40
T 73500 71450 8 10 0 0 0 0 1
description=8-bit CMOS microcontroller with A/D converter
T 73500 71250 8 10 0 0 0 0 1
numslots=0
T 73400 70450 9 10 1 1 0 0 1
PIC12F1822
T 73500 71800 8 10 0 0 0 0 1
symversion=1.0
T 76600 64200 8 10 0 0 0 0 1
author=Wojciech M. Zabolotny wzabATise.pw.edu.pl
T 73000 64200 8 10 0 0 0 0 1
dist-license=GPL
T 74600 64200 8 10 0 0 0 0 1
use-license=unlimited
T 73000 64400 8 10 0 0 0 0 1
comment=Suggested library: micro
]
{
T 73500 70850 5 10 0 0 0 0 1
device=PIC12F1822
T 77300 70500 5 10 1 1 0 6 1
refdes=U1
T 73500 71050 5 10 0 0 0 0 1
footprint=DIP8
T 73500 71800 5 10 0 0 0 0 1
symversion=1.0
}
C 78100 68300 1 0 0 EMBEDDEDgnd-1.sym
[
P 78200 68400 78200 68600 1 0 1
{
T 78258 68461 5 4 0 1 0 0 1
pinnumber=1
T 78258 68461 5 4 0 0 0 0 1
pinseq=1
T 78258 68461 5 4 0 1 0 0 1
pinlabel=1
T 78258 68461 5 4 0 1 0 0 1
pintype=pwr
}
L 78100 68400 78300 68400 3 0 0 0 -1 -1
L 78155 68350 78245 68350 3 0 0 0 -1 -1
L 78180 68310 78220 68310 3 0 0 0 -1 -1
T 78400 68350 8 10 0 0 0 0 1
net=GND:1
]
C 72100 72000 1 0 0 EMBEDDED5V-plus-1.sym
[
P 72300 72000 72300 72200 1 0 0
{
T 72350 72050 5 6 0 1 0 0 1
pinnumber=1
T 72350 72050 5 6 0 0 0 0 1
pinseq=1
T 72350 72050 5 6 0 1 0 0 1
pinlabel=1
T 72350 72050 5 6 0 1 0 0 1
pintype=pwr
}
L 72150 72200 72450 72200 3 0 0 0 -1 -1
T 72175 72250 9 8 1 0 0 0 1
+5V
T 72400 72000 8 8 0 0 0 0 1
net=+5V:1
]
N 73100 70100 72300 70100 4
N 72300 70100 72300 72000 4
N 72300 67600 72300 69200 4
N 72300 69200 73100 69200 4
N 78200 68600 78200 70900 4
N 78200 70100 77600 70100 4
N 78700 68100 78700 69800 4
N 78700 69800 77600 69800 4
N 77600 69500 79900 69500 4
N 77600 69200 80100 69200 4
N 73100 69800 70700 69800 4
{
T 71300 69900 5 10 1 1 0 0 1
netname=SDA_0
}
N 73100 69500 70700 69500 4
{
T 71300 69600 5 10 1 1 0 0 1
netname=SCL_0
}
C 91400 66300 1 0 0 EMBEDDEDconnector4-2.sym
[
T 92100 68400 8 10 0 1 0 6 1
refdes=CONN?
T 91700 68350 5 10 0 0 0 0 1
device=CONNECTOR_4
T 91700 68550 5 10 0 0 0 0 1
footprint=SIP4N
T 91700 68750 5 10 0 0 0 0 1
author=Leon Kos
T 91700 68950 5 10 0 0 0 0 1
description=generic connector
T 91700 69150 5 10 0 0 0 0 1
numslots=0
P 91400 67900 91600 67900 1 0 0
{
T 91600 67950 5 8 0 1 0 6 1
pinnumber=1
T 91600 67850 5 8 0 1 0 8 1
pinseq=1
T 91750 67900 9 8 1 1 0 0 1
pinlabel=1
T 91750 67900 5 8 0 1 0 2 1
pintype=pas
}
V 91650 67900 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 91400 67500 91600 67500 1 0 0
{
T 91600 67550 5 8 0 1 0 6 1
pinnumber=2
T 91600 67450 5 8 0 1 0 8 1
pinseq=2
T 91750 67500 9 8 1 1 0 0 1
pinlabel=2
T 91750 67500 5 8 0 1 0 2 1
pintype=pas
}
V 91650 67500 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 91400 67100 91600 67100 1 0 0
{
T 91600 67150 5 8 0 1 0 6 1
pinnumber=3
T 91600 67050 5 8 0 1 0 8 1
pinseq=3
T 91750 67100 9 8 1 1 0 0 1
pinlabel=3
T 91750 67100 5 8 0 1 0 2 1
pintype=pas
}
V 91650 67100 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 91400 66700 91600 66700 1 0 0
{
T 91600 66750 5 8 0 1 0 6 1
pinnumber=4
T 91600 66650 5 8 0 1 0 8 1
pinseq=4
T 91750 66700 9 8 1 1 0 0 1
pinlabel=4
T 91750 66700 5 8 0 1 0 2 1
pintype=pas
}
V 91650 66700 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 91700 66300 400 2000 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
]
{
T 91700 68350 5 10 0 0 0 0 1
device=CONNECTOR_4
T 91700 68550 5 10 0 0 0 0 1
footprint=1x4PIN
T 92100 68400 5 10 1 1 0 6 1
refdes=CONN1
}
C 84300 65600 1 0 0 EMBEDDEDgnd-1.sym
[
P 84400 65700 84400 65900 1 0 1
{
T 84458 65761 5 4 0 1 0 0 1
pinnumber=1
T 84458 65761 5 4 0 0 0 0 1
pinseq=1
T 84458 65761 5 4 0 1 0 0 1
pinlabel=1
T 84458 65761 5 4 0 1 0 0 1
pintype=pwr
}
L 84300 65700 84500 65700 3 0 0 0 -1 -1
L 84355 65650 84445 65650 3 0 0 0 -1 -1
L 84380 65610 84420 65610 3 0 0 0 -1 -1
T 84600 65650 8 10 0 0 0 0 1
net=GND:1
]
C 86000 65700 1 0 0 EMBEDDEDgnd-1.sym
[
P 86100 65800 86100 66000 1 0 1
{
T 86158 65861 5 4 0 1 0 0 1
pinnumber=1
T 86158 65861 5 4 0 0 0 0 1
pinseq=1
T 86158 65861 5 4 0 1 0 0 1
pinlabel=1
T 86158 65861 5 4 0 1 0 0 1
pintype=pwr
}
L 86000 65800 86200 65800 3 0 0 0 -1 -1
L 86055 65750 86145 65750 3 0 0 0 -1 -1
L 86080 65710 86120 65710 3 0 0 0 -1 -1
T 86300 65750 8 10 0 0 0 0 1
net=GND:1
]
N 84400 66200 84400 65900 4
N 86100 67000 86100 66000 4
N 84400 68300 84400 67200 4
N 86100 68300 86100 68000 4
C 85900 69700 1 0 0 EMBEDDED5V-plus-1.sym
[
P 86100 69700 86100 69900 1 0 0
{
T 86150 69750 5 6 0 1 0 0 1
pinnumber=1
T 86150 69750 5 6 0 0 0 0 1
pinseq=1
T 86150 69750 5 6 0 1 0 0 1
pinlabel=1
T 86150 69750 5 6 0 1 0 0 1
pintype=pwr
}
L 85950 69900 86250 69900 3 0 0 0 -1 -1
T 85975 69950 9 8 1 0 0 0 1
+5V
T 86200 69700 8 8 0 0 0 0 1
net=+5V:1
]
C 84200 69700 1 0 0 EMBEDDED5V-plus-1.sym
[
P 84400 69700 84400 69900 1 0 0
{
T 84450 69750 5 6 0 1 0 0 1
pinnumber=1
T 84450 69750 5 6 0 0 0 0 1
pinseq=1
T 84450 69750 5 6 0 1 0 0 1
pinlabel=1
T 84450 69750 5 6 0 1 0 0 1
pintype=pwr
}
L 84250 69900 84550 69900 3 0 0 0 -1 -1
T 84275 69950 9 8 1 0 0 0 1
+5V
T 84500 69700 8 8 0 0 0 0 1
net=+5V:1
]
N 84400 69700 84400 69200 4
N 86100 69700 86100 69200 4
C 87200 70000 1 90 0 EMBEDDEDresistor-2.sym
[
P 87100 70900 87100 70750 1 0 0
{
T 87050 70800 5 8 0 1 90 0 1
pinnumber=2
T 87050 70800 5 8 0 0 90 0 1
pinseq=2
T 87050 70800 5 8 0 1 90 0 1
pinlabel=2
T 87050 70800 5 8 0 1 90 0 1
pintype=pas
}
P 87100 70000 87100 70150 1 0 0
{
T 87050 70100 5 8 0 1 90 0 1
pinnumber=1
T 87050 70100 5 8 0 0 90 0 1
pinseq=1
T 87050 70100 5 8 0 1 90 0 1
pinlabel=1
T 87050 70100 5 8 0 1 90 0 1
pintype=pas
}
B 87000 70150 200 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 86850 70400 5 10 0 0 90 0 1
device=RESISTOR
T 86900 70200 8 10 0 1 90 0 1
refdes=R?
]
{
T 86850 70400 5 10 0 0 90 0 1
device=RESISTOR
T 87200 70000 5 10 0 0 0 0 1
footprint=R400
T 86900 70200 5 10 1 1 90 0 1
refdes=R1
}
C 87000 65700 1 0 0 EMBEDDEDgnd-1.sym
[
P 87100 65800 87100 66000 1 0 1
{
T 87158 65861 5 4 0 1 0 0 1
pinnumber=1
T 87158 65861 5 4 0 0 0 0 1
pinseq=1
T 87158 65861 5 4 0 1 0 0 1
pinlabel=1
T 87158 65861 5 4 0 1 0 0 1
pintype=pwr
}
L 87000 65800 87200 65800 3 0 0 0 -1 -1
L 87055 65750 87145 65750 3 0 0 0 -1 -1
L 87080 65710 87120 65710 3 0 0 0 -1 -1
T 87300 65750 8 10 0 0 0 0 1
net=GND:1
]
C 86900 71000 1 0 0 EMBEDDED5V-plus-1.sym
[
P 87100 71000 87100 71200 1 0 0
{
T 87150 71050 5 6 0 1 0 0 1
pinnumber=1
T 87150 71050 5 6 0 0 0 0 1
pinseq=1
T 87150 71050 5 6 0 1 0 0 1
pinlabel=1
T 87150 71050 5 6 0 1 0 0 1
pintype=pwr
}
L 86950 71200 87250 71200 3 0 0 0 -1 -1
T 86975 71250 9 8 1 0 0 0 1
+5V
T 87200 71000 8 8 0 0 0 0 1
net=+5V:1
]
N 87100 71000 87100 70900 4
N 87100 70000 87100 69500 4
N 87100 68600 87100 66000 4
N 87100 69800 89200 69800 4
N 89200 67900 89200 72800 4
N 89200 67900 91400 67900 4
N 88600 67000 91400 67000 4
N 88400 67500 91400 67500 4
N 87500 67500 86700 67500 4
N 91400 66700 87100 66700 4
C 87200 68600 1 90 0 EMBEDDEDresistor-2.sym
[
P 87100 69500 87100 69350 1 0 0
{
T 87050 69400 5 8 0 1 90 0 1
pinnumber=2
T 87050 69400 5 8 0 0 90 0 1
pinseq=2
T 87050 69400 5 8 0 1 90 0 1
pinlabel=2
T 87050 69400 5 8 0 1 90 0 1
pintype=pas
}
P 87100 68600 87100 68750 1 0 0
{
T 87050 68700 5 8 0 1 90 0 1
pinnumber=1
T 87050 68700 5 8 0 0 90 0 1
pinseq=1
T 87050 68700 5 8 0 1 90 0 1
pinlabel=1
T 87050 68700 5 8 0 1 90 0 1
pintype=pas
}
B 87000 68750 200 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 86850 69000 5 10 0 0 90 0 1
device=RESISTOR
T 86900 68800 8 10 0 1 90 0 1
refdes=R?
]
{
T 86850 69000 5 10 0 0 90 0 1
device=RESISTOR
T 87200 68600 5 10 0 0 0 0 1
footprint=R400.fp
T 86900 68800 5 10 1 1 90 0 1
refdes=R2
}
C 86200 68300 1 90 0 EMBEDDEDresistor-2.sym
[
P 86100 69200 86100 69050 1 0 0
{
T 86050 69100 5 8 0 1 90 0 1
pinnumber=2
T 86050 69100 5 8 0 0 90 0 1
pinseq=2
T 86050 69100 5 8 0 1 90 0 1
pinlabel=2
T 86050 69100 5 8 0 1 90 0 1
pintype=pas
}
P 86100 68300 86100 68450 1 0 0
{
T 86050 68400 5 8 0 1 90 0 1
pinnumber=1
T 86050 68400 5 8 0 0 90 0 1
pinseq=1
T 86050 68400 5 8 0 1 90 0 1
pinlabel=1
T 86050 68400 5 8 0 1 90 0 1
pintype=pas
}
B 86000 68450 200 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 85850 68700 5 10 0 0 90 0 1
device=RESISTOR
T 85900 68500 8 10 0 1 90 0 1
refdes=R?
]
{
T 85850 68700 5 10 0 0 90 0 1
device=RESISTOR
T 86200 68300 5 10 0 0 0 0 1
footprint=R400
T 85900 68500 5 10 1 1 90 0 1
refdes=R3
}
C 84500 68300 1 90 0 EMBEDDEDresistor-2.sym
[
P 84400 69200 84400 69050 1 0 0
{
T 84350 69100 5 8 0 1 90 0 1
pinnumber=2
T 84350 69100 5 8 0 0 90 0 1
pinseq=2
T 84350 69100 5 8 0 1 90 0 1
pinlabel=2
T 84350 69100 5 8 0 1 90 0 1
pintype=pas
}
P 84400 68300 84400 68450 1 0 0
{
T 84350 68400 5 8 0 1 90 0 1
pinnumber=1
T 84350 68400 5 8 0 0 90 0 1
pinseq=1
T 84350 68400 5 8 0 1 90 0 1
pinlabel=1
T 84350 68400 5 8 0 1 90 0 1
pintype=pas
}
B 84300 68450 200 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 84150 68700 5 10 0 0 90 0 1
device=RESISTOR
T 84200 68500 8 10 0 1 90 0 1
refdes=R?
]
{
T 84150 68700 5 10 0 0 90 0 1
device=RESISTOR
T 84500 68300 5 10 0 0 0 0 1
footprint=R400
T 84200 68500 5 10 1 1 90 0 1
refdes=R4
}
C 87500 67400 1 0 0 EMBEDDEDresistor-2.sym
[
P 88400 67500 88250 67500 1 0 0
{
T 88300 67550 5 8 0 1 0 0 1
pinnumber=2
T 88300 67550 5 8 0 0 0 0 1
pinseq=2
T 88300 67550 5 8 0 1 0 0 1
pinlabel=2
T 88300 67550 5 8 0 1 0 0 1
pintype=pas
}
P 87500 67500 87650 67500 1 0 0
{
T 87600 67550 5 8 0 1 0 0 1
pinnumber=1
T 87600 67550 5 8 0 0 0 0 1
pinseq=1
T 87600 67550 5 8 0 1 0 0 1
pinlabel=1
T 87600 67550 5 8 0 1 0 0 1
pintype=pas
}
B 87650 67400 600 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 87900 67750 5 10 0 0 0 0 1
device=RESISTOR
T 87700 67700 8 10 0 1 0 0 1
refdes=R?
]
{
T 87900 67750 5 10 0 0 0 0 1
device=RESISTOR
T 87500 67400 5 10 0 0 270 0 1
footprint=R400
T 87700 67700 5 10 1 1 0 0 1
refdes=R5
}
C 87700 66900 1 0 0 EMBEDDEDresistor-2.sym
[
P 88600 67000 88450 67000 1 0 0
{
T 88500 67050 5 8 0 1 0 0 1
pinnumber=2
T 88500 67050 5 8 0 0 0 0 1
pinseq=2
T 88500 67050 5 8 0 1 0 0 1
pinlabel=2
T 88500 67050 5 8 0 1 0 0 1
pintype=pas
}
P 87700 67000 87850 67000 1 0 0
{
T 87800 67050 5 8 0 1 0 0 1
pinnumber=1
T 87800 67050 5 8 0 0 0 0 1
pinseq=1
T 87800 67050 5 8 0 1 0 0 1
pinlabel=1
T 87800 67050 5 8 0 1 0 0 1
pintype=pas
}
B 87850 66900 600 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 88100 67250 5 10 0 0 0 0 1
device=RESISTOR
T 87900 67200 8 10 0 1 0 0 1
refdes=R?
]
{
T 88100 67250 5 10 0 0 0 0 1
device=RESISTOR
T 87700 66900 5 10 0 0 270 0 1
footprint=R400
T 87900 67200 5 10 1 1 0 0 1
refdes=R6
}
C 86700 67000 1 0 1 EMBEDDED2N3904-1.sym
[
P 86100 68000 86100 67800 1 0 0
{
T 86200 67850 5 6 1 1 0 6 1
pinnumber=3
T 86200 67850 5 6 0 0 0 6 1
pinseq=1
T 86200 67850 5 6 0 1 0 6 1
pinlabel=3
T 86200 67850 5 6 0 1 0 6 1
pintype=pas
}
P 86100 67200 86100 67000 1 0 1
{
T 86200 67050 5 6 1 1 0 6 1
pinnumber=1
T 86200 67050 5 6 0 0 0 6 1
pinseq=3
T 86200 67050 5 6 0 1 0 6 1
pinlabel=1
T 86200 67050 5 6 0 1 0 6 1
pintype=pas
}
V 86200 67501 316 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 85800 67700 5 10 0 0 0 6 1
device=2N3904
L 86100 67200 86300 67400 3 0 0 0 -1 -1
L 86100 67800 86300 67600 3 0 0 0 -1 -1
L 86300 67700 86300 67300 3 0 0 0 -1 -1
P 86700 67500 86516 67500 1 0 0
{
T 86600 67550 5 6 1 1 0 6 1
pinnumber=2
T 86600 67550 5 6 0 0 0 6 1
pinseq=2
T 86600 67550 5 6 0 1 0 6 1
pinlabel=2
T 86600 67550 5 6 0 1 0 6 1
pintype=pas
}
L 86300 67500 86516 67500 3 0 0 0 -1 -1
L 86100 67200 86136 67272 3 0 0 0 -1 -1
L 86100 67200 86172 67236 3 0 0 0 -1 -1
L 86172 67236 86136 67272 3 0 0 0 -1 -1
T 85800 67500 8 10 0 1 0 6 1
refdes=Q?
T 85800 67300 9 10 1 0 0 6 1
2N3904
T 85900 67100 5 10 0 0 0 6 1
footprint=TO92
]
{
T 85800 67700 5 10 0 0 0 6 1
device=2N3904
T 85900 67100 5 10 0 0 0 6 1
footprint=TO92
T 85800 67500 5 10 1 1 0 6 1
refdes=Q1
}
C 85000 66200 1 0 1 EMBEDDED2N3904-1.sym
[
P 84400 67200 84400 67000 1 0 0
{
T 84500 67050 5 6 1 1 0 6 1
pinnumber=3
T 84500 67050 5 6 0 0 0 6 1
pinseq=1
T 84500 67050 5 6 0 1 0 6 1
pinlabel=3
T 84500 67050 5 6 0 1 0 6 1
pintype=pas
}
P 84400 66400 84400 66200 1 0 1
{
T 84500 66250 5 6 1 1 0 6 1
pinnumber=1
T 84500 66250 5 6 0 0 0 6 1
pinseq=3
T 84500 66250 5 6 0 1 0 6 1
pinlabel=1
T 84500 66250 5 6 0 1 0 6 1
pintype=pas
}
V 84500 66701 316 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 84100 66900 5 10 0 0 0 6 1
device=2N3904
L 84400 66400 84600 66600 3 0 0 0 -1 -1
L 84400 67000 84600 66800 3 0 0 0 -1 -1
L 84600 66900 84600 66500 3 0 0 0 -1 -1
P 85000 66700 84816 66700 1 0 0
{
T 84900 66750 5 6 1 1 0 6 1
pinnumber=2
T 84900 66750 5 6 0 0 0 6 1
pinseq=2
T 84900 66750 5 6 0 1 0 6 1
pinlabel=2
T 84900 66750 5 6 0 1 0 6 1
pintype=pas
}
L 84600 66700 84816 66700 3 0 0 0 -1 -1
L 84400 66400 84436 66472 3 0 0 0 -1 -1
L 84400 66400 84472 66436 3 0 0 0 -1 -1
L 84472 66436 84436 66472 3 0 0 0 -1 -1
T 84100 66700 8 10 0 1 0 6 1
refdes=Q?
T 84100 66500 9 10 1 0 0 6 1
2N3904
T 84200 66300 5 10 0 0 0 6 1
footprint=TO92
]
{
T 84100 66900 5 10 0 0 0 6 1
device=2N3904
T 84200 66300 5 10 0 0 0 6 1
footprint=TO92
T 84100 66700 5 10 1 1 0 6 1
refdes=Q2
}
C 80100 71000 1 0 0 EMBEDDEDresistor-2.sym
[
P 81000 71100 80850 71100 1 0 0
{
T 80900 71150 5 8 0 1 0 0 1
pinnumber=2
T 80900 71150 5 8 0 0 0 0 1
pinseq=2
T 80900 71150 5 8 0 1 0 0 1
pinlabel=2
T 80900 71150 5 8 0 1 0 0 1
pintype=pas
}
P 80100 71100 80250 71100 1 0 0
{
T 80200 71150 5 8 0 1 0 0 1
pinnumber=1
T 80200 71150 5 8 0 0 0 0 1
pinseq=1
T 80200 71150 5 8 0 1 0 0 1
pinlabel=1
T 80200 71150 5 8 0 1 0 0 1
pintype=pas
}
B 80250 71000 600 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 80500 71350 5 10 0 0 0 0 1
device=RESISTOR
T 80300 71300 8 10 0 1 0 0 1
refdes=R?
]
{
T 80500 71350 5 10 0 0 0 0 1
device=RESISTOR
T 80100 71000 5 10 0 0 270 0 1
footprint=R400
T 80300 71300 5 10 1 1 0 0 1
refdes=R7
}
C 80100 69100 1 0 0 EMBEDDEDresistor-2.sym
[
P 81000 69200 80850 69200 1 0 0
{
T 80900 69250 5 8 0 1 0 0 1
pinnumber=2
T 80900 69250 5 8 0 0 0 0 1
pinseq=2
T 80900 69250 5 8 0 1 0 0 1
pinlabel=2
T 80900 69250 5 8 0 1 0 0 1
pintype=pas
}
P 80100 69200 80250 69200 1 0 0
{
T 80200 69250 5 8 0 1 0 0 1
pinnumber=1
T 80200 69250 5 8 0 0 0 0 1
pinseq=1
T 80200 69250 5 8 0 1 0 0 1
pinlabel=1
T 80200 69250 5 8 0 1 0 0 1
pintype=pas
}
B 80250 69100 600 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 80500 69450 5 10 0 0 0 0 1
device=RESISTOR
T 80300 69400 8 10 0 1 0 0 1
refdes=R?
]
{
T 80500 69450 5 10 0 0 0 0 1
device=RESISTOR
T 80100 69100 5 10 0 0 270 0 1
footprint=R400
T 80300 69400 5 10 1 1 0 0 1
refdes=R8
}
N 81400 71100 81000 71100 4
N 81400 69200 81000 69200 4
C 84600 71600 1 0 0 EMBEDDEDresistor-2.sym
[
P 85500 71700 85350 71700 1 0 0
{
T 85400 71750 5 8 0 1 0 0 1
pinnumber=2
T 85400 71750 5 8 0 0 0 0 1
pinseq=2
T 85400 71750 5 8 0 1 0 0 1
pinlabel=2
T 85400 71750 5 8 0 1 0 0 1
pintype=pas
}
P 84600 71700 84750 71700 1 0 0
{
T 84700 71750 5 8 0 1 0 0 1
pinnumber=1
T 84700 71750 5 8 0 0 0 0 1
pinseq=1
T 84700 71750 5 8 0 1 0 0 1
pinlabel=1
T 84700 71750 5 8 0 1 0 0 1
pintype=pas
}
B 84750 71600 600 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 85000 71950 5 10 0 0 0 0 1
device=RESISTOR
T 84800 71900 8 10 0 1 0 0 1
refdes=R?
]
{
T 85000 71950 5 10 0 0 0 0 1
device=RESISTOR
T 84600 71600 5 10 0 0 270 0 1
footprint=R400
T 84800 71900 5 10 1 1 0 0 1
refdes=R9
}
C 84600 70900 1 0 0 EMBEDDEDresistor-2.sym
[
P 85500 71000 85350 71000 1 0 0
{
T 85400 71050 5 8 0 1 0 0 1
pinnumber=2
T 85400 71050 5 8 0 0 0 0 1
pinseq=2
T 85400 71050 5 8 0 1 0 0 1
pinlabel=2
T 85400 71050 5 8 0 1 0 0 1
pintype=pas
}
P 84600 71000 84750 71000 1 0 0
{
T 84700 71050 5 8 0 1 0 0 1
pinnumber=1
T 84700 71050 5 8 0 0 0 0 1
pinseq=1
T 84700 71050 5 8 0 1 0 0 1
pinlabel=1
T 84700 71050 5 8 0 1 0 0 1
pintype=pas
}
B 84750 70900 600 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 85000 71250 5 10 0 0 0 0 1
device=RESISTOR
T 84800 71200 8 10 0 1 0 0 1
refdes=R?
]
{
T 85000 71250 5 10 0 0 0 0 1
device=RESISTOR
T 84600 70900 5 10 0 0 270 0 1
footprint=R400
T 84800 71200 5 10 1 1 0 0 1
refdes=R10
}
N 82100 71700 82100 72800 4
N 82100 72800 89200 72800 4
N 82100 69800 82100 69900 4
N 82100 69900 83200 69900 4
N 83200 69900 83200 72800 4
N 82100 70500 84000 70500 4
N 84000 70500 84000 71700 4
N 84000 71700 84600 71700 4
N 82100 68700 82100 68600 4
N 82100 68600 83600 68600 4
N 83600 68600 83600 70300 4
N 83600 70300 84300 70300 4
N 84300 70300 84300 71000 4
N 84300 71000 84600 71000 4
N 85500 71700 88900 71700 4
N 88900 67500 88900 71700 4
N 85000 66700 86800 66700 4
N 86800 66700 86800 67000 4
N 86800 67000 87700 67000 4
N 85500 71000 86100 71000 4
N 86100 71000 86100 71500 4
N 86100 71500 88700 71500 4
N 88700 67000 88700 71500 4
N 80100 71100 79900 71100 4
C 88200 68600 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 88000 68600 88000 68800 1 0 0
{
T 87950 68750 5 8 0 1 90 6 1
pinnumber=1
T 88050 68750 5 8 0 1 90 8 1
pinseq=1
T 88000 68800 9 8 0 1 90 0 1
pinlabel=1
T 88000 68800 5 8 0 1 90 2 1
pintype=pas
}
P 88000 69500 88000 69300 1 0 0
{
T 87950 69350 5 8 0 1 90 0 1
pinnumber=2
T 88050 69350 5 8 0 1 90 2 1
pinseq=2
T 88000 69300 9 8 0 1 90 6 1
pinlabel=2
T 88000 69300 5 8 0 1 90 8 1
pintype=pas
}
L 87800 69000 88200 69000 3 0 0 0 -1 -1
L 87800 69100 88200 69100 3 0 0 0 -1 -1
L 88000 69300 88000 69100 3 0 0 0 -1 -1
L 88000 69000 88000 68800 3 0 0 0 -1 -1
T 87500 68800 5 10 0 0 90 0 1
device=CAPACITOR
T 87700 68800 8 10 0 1 90 0 1
refdes=C?
T 86900 68800 5 10 0 0 90 0 1
description=capacitor
T 87100 68800 5 10 0 0 90 0 1
numslots=0
T 87300 68800 5 10 0 0 90 0 1
symversion=0.1
]
{
T 87500 68800 5 10 0 0 90 0 1
device=CAPACITOR
T 87300 68800 5 10 0 0 90 0 1
symversion=0.1
T 88200 68600 5 10 0 0 0 0 1
footprint=ACY600
T 87700 68800 5 10 1 1 90 0 1
refdes=C1
}
N 88000 69500 88000 69800 4
C 87900 68100 1 0 0 EMBEDDEDgnd-1.sym
[
P 88000 68200 88000 68400 1 0 1
{
T 88058 68261 5 4 0 1 0 0 1
pinnumber=1
T 88058 68261 5 4 0 0 0 0 1
pinseq=1
T 88058 68261 5 4 0 1 0 0 1
pinlabel=1
T 88058 68261 5 4 0 1 0 0 1
pintype=pwr
}
L 87900 68200 88100 68200 3 0 0 0 -1 -1
L 87955 68150 88045 68150 3 0 0 0 -1 -1
L 87980 68110 88020 68110 3 0 0 0 -1 -1
T 88200 68150 8 10 0 0 0 0 1
net=GND:1
]
N 88000 68400 88000 68600 4
N 79900 69500 79900 71100 4
C 85700 65800 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 85500 65800 85500 66000 1 0 0
{
T 85450 65950 5 8 0 1 90 6 1
pinnumber=1
T 85550 65950 5 8 0 1 90 8 1
pinseq=1
T 85500 66000 9 8 0 1 90 0 1
pinlabel=1
T 85500 66000 5 8 0 1 90 2 1
pintype=pas
}
P 85500 66700 85500 66500 1 0 0
{
T 85450 66550 5 8 0 1 90 0 1
pinnumber=2
T 85550 66550 5 8 0 1 90 2 1
pinseq=2
T 85500 66500 9 8 0 1 90 6 1
pinlabel=2
T 85500 66500 5 8 0 1 90 8 1
pintype=pas
}
L 85300 66200 85700 66200 3 0 0 0 -1 -1
L 85300 66300 85700 66300 3 0 0 0 -1 -1
L 85500 66500 85500 66300 3 0 0 0 -1 -1
L 85500 66200 85500 66000 3 0 0 0 -1 -1
T 85000 66000 5 10 0 0 90 0 1
device=CAPACITOR
T 85200 66000 8 10 0 1 90 0 1
refdes=C?
T 84400 66000 5 10 0 0 90 0 1
description=capacitor
T 84600 66000 5 10 0 0 90 0 1
numslots=0
T 84800 66000 5 10 0 0 90 0 1
symversion=0.1
]
{
T 85000 66000 5 10 0 0 90 0 1
device=CAPACITOR
T 84800 66000 5 10 0 0 90 0 1
symversion=0.1
T 85700 65800 5 10 0 0 0 0 1
footprint=ACY600
T 85200 66000 5 10 1 1 90 0 1
refdes=C2
}
C 87600 64900 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 87400 64900 87400 65100 1 0 0
{
T 87350 65050 5 8 0 1 90 6 1
pinnumber=1
T 87450 65050 5 8 0 1 90 8 1
pinseq=1
T 87400 65100 9 8 0 1 90 0 1
pinlabel=1
T 87400 65100 5 8 0 1 90 2 1
pintype=pas
}
P 87400 65800 87400 65600 1 0 0
{
T 87350 65650 5 8 0 1 90 0 1
pinnumber=2
T 87450 65650 5 8 0 1 90 2 1
pinseq=2
T 87400 65600 9 8 0 1 90 6 1
pinlabel=2
T 87400 65600 5 8 0 1 90 8 1
pintype=pas
}
L 87200 65300 87600 65300 3 0 0 0 -1 -1
L 87200 65400 87600 65400 3 0 0 0 -1 -1
L 87400 65600 87400 65400 3 0 0 0 -1 -1
L 87400 65300 87400 65100 3 0 0 0 -1 -1
T 86900 65100 5 10 0 0 90 0 1
device=CAPACITOR
T 87100 65100 8 10 0 1 90 0 1
refdes=C?
T 86300 65100 5 10 0 0 90 0 1
description=capacitor
T 86500 65100 5 10 0 0 90 0 1
numslots=0
T 86700 65100 5 10 0 0 90 0 1
symversion=0.1
]
{
T 86900 65100 5 10 0 0 90 0 1
device=CAPACITOR
T 86700 65100 5 10 0 0 90 0 1
symversion=0.1
T 87600 64900 5 10 0 0 0 0 1
footprint=ACY600
T 87200 65100 5 10 1 1 90 0 1
refdes=C3
}
C 87300 64100 1 0 0 EMBEDDEDgnd-1.sym
[
P 87400 64200 87400 64400 1 0 1
{
T 87458 64261 5 4 0 1 0 0 1
pinnumber=1
T 87458 64261 5 4 0 0 0 0 1
pinseq=1
T 87458 64261 5 4 0 1 0 0 1
pinlabel=1
T 87458 64261 5 4 0 1 0 0 1
pintype=pwr
}
L 87300 64200 87500 64200 3 0 0 0 -1 -1
L 87355 64150 87445 64150 3 0 0 0 -1 -1
L 87380 64110 87420 64110 3 0 0 0 -1 -1
T 87600 64150 8 10 0 0 0 0 1
net=GND:1
]
N 87400 64400 87400 64900 4
N 87400 65800 87400 67500 4
C 85400 65300 1 0 0 EMBEDDEDgnd-1.sym
[
P 85500 65400 85500 65600 1 0 1
{
T 85558 65461 5 4 0 1 0 0 1
pinnumber=1
T 85558 65461 5 4 0 0 0 0 1
pinseq=1
T 85558 65461 5 4 0 1 0 0 1
pinlabel=1
T 85558 65461 5 4 0 1 0 0 1
pintype=pwr
}
L 85400 65400 85600 65400 3 0 0 0 -1 -1
L 85455 65350 85545 65350 3 0 0 0 -1 -1
L 85480 65310 85520 65310 3 0 0 0 -1 -1
T 85700 65350 8 10 0 0 0 0 1
net=GND:1
]
N 85500 65600 85500 65800 4
C 81400 69800 1 180 1 EMBEDDEDBC557-2.sym
[
P 82100 68600 82100 68900 1 0 0
{
T 82000 68850 5 8 0 1 180 6 1
pinnumber=3
T 81500 68550 5 8 0 0 180 6 1
pinseq=1
T 82200 68800 9 8 1 1 180 6 1
pinlabel=C
T 81500 68700 5 8 0 1 180 6 1
pintype=pas
}
P 82100 69500 82100 69800 1 0 1
{
T 82000 69650 5 8 0 1 180 6 1
pinnumber=1
T 82300 69750 5 8 0 0 180 6 1
pinseq=3
T 82200 69700 9 8 1 1 180 6 1
pinlabel=E
T 82300 69600 5 8 0 1 180 6 1
pintype=pas
}
V 82000 69199 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 82400 69000 5 8 0 0 180 6 1
device=BC557
L 82100 69500 81900 69300 3 0 0 0 -1 -1
L 82100 68900 81900 69100 3 0 0 0 -1 -1
L 81900 69000 81900 69400 3 0 0 0 -1 -1
P 81400 69200 81684 69200 1 0 0
{
T 81600 69350 5 8 0 1 180 6 1
pinnumber=2
T 81400 69650 5 6 0 0 180 6 1
pinseq=2
T 81500 69400 9 8 1 1 180 6 1
pinlabel=B
T 81400 69500 5 8 0 1 180 6 1
pintype=pas
}
L 81900 69200 81684 69200 3 0 0 0 -1 -1
L 82000 69400 82064 69428 3 0 0 0 -1 -1
L 82000 69400 82028 69464 3 0 0 0 -1 -1
L 82028 69464 82064 69428 3 0 0 0 -1 -1
T 82400 69200 8 10 0 1 180 6 1
refdes=Q?
T 82400 69300 5 8 0 0 180 6 1
value=BC557
T 82400 68900 5 8 0 0 180 6 1
footprint=TO92
T 82400 68700 5 8 0 0 180 6 1
numslots=0
T 82400 68800 5 8 0 0 180 6 1
description=Small Signal PNP Bipolar
T 82400 69400 9 10 1 0 180 6 1
BC557
T 82400 68600 5 8 0 0 180 6 1
documentation=http://www.onsemi.com/pub/Collateral/BC556B-D.PDF
]
{
T 82400 69000 5 8 0 0 180 6 1
device=BC557
T 82400 69300 5 8 0 0 180 6 1
value=BC557
T 82400 68900 5 8 0 0 180 6 1
footprint=TO92
T 82400 69200 5 10 1 1 180 6 1
refdes=Q3
}
C 81400 71700 1 180 1 EMBEDDEDBC557-2.sym
[
P 82100 70500 82100 70800 1 0 0
{
T 82000 70750 5 8 0 1 180 6 1
pinnumber=3
T 81500 70450 5 8 0 0 180 6 1
pinseq=1
T 82200 70700 9 8 1 1 180 6 1
pinlabel=C
T 81500 70600 5 8 0 1 180 6 1
pintype=pas
}
P 82100 71400 82100 71700 1 0 1
{
T 82000 71550 5 8 0 1 180 6 1
pinnumber=1
T 82300 71650 5 8 0 0 180 6 1
pinseq=3
T 82200 71600 9 8 1 1 180 6 1
pinlabel=E
T 82300 71500 5 8 0 1 180 6 1
pintype=pas
}
V 82000 71099 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 82400 70900 5 8 0 0 180 6 1
device=BC557
L 82100 71400 81900 71200 3 0 0 0 -1 -1
L 82100 70800 81900 71000 3 0 0 0 -1 -1
L 81900 70900 81900 71300 3 0 0 0 -1 -1
P 81400 71100 81684 71100 1 0 0
{
T 81600 71250 5 8 0 1 180 6 1
pinnumber=2
T 81400 71550 5 6 0 0 180 6 1
pinseq=2
T 81500 71300 9 8 1 1 180 6 1
pinlabel=B
T 81400 71400 5 8 0 1 180 6 1
pintype=pas
}
L 81900 71100 81684 71100 3 0 0 0 -1 -1
L 82000 71300 82064 71328 3 0 0 0 -1 -1
L 82000 71300 82028 71364 3 0 0 0 -1 -1
L 82028 71364 82064 71328 3 0 0 0 -1 -1
T 82400 71100 8 10 0 1 180 6 1
refdes=Q?
T 82400 71200 5 8 0 0 180 6 1
value=BC557
T 82400 70800 5 8 0 0 180 6 1
footprint=TO92
T 82400 70600 5 8 0 0 180 6 1
numslots=0
T 82400 70700 5 8 0 0 180 6 1
description=Small Signal PNP Bipolar
T 82400 71300 9 10 1 0 180 6 1
BC557
T 82400 70500 5 8 0 0 180 6 1
documentation=http://www.onsemi.com/pub/Collateral/BC556B-D.PDF
]
{
T 82400 70900 5 8 0 0 180 6 1
device=BC557
T 82400 71200 5 8 0 0 180 6 1
value=BC557
T 82400 70800 5 8 0 0 180 6 1
footprint=TO92
T 82400 71100 5 10 1 1 180 6 1
refdes=Q4
}
N 86100 68100 78700 68100 4
N 84400 67600 72300 67600 4
C 69000 68700 1 0 0 EMBEDDEDconnector6-1.sym
[
P 70400 70100 70700 70100 1 0 1
{
T 69250 70050 5 8 1 1 0 0 1
pinnumber=2
T 69250 70050 5 8 0 0 0 0 1
pinseq=2
T 69250 70050 5 8 0 1 0 0 1
pinlabel=2
T 69250 70050 5 8 0 1 0 0 1
pintype=pas
}
P 70400 69500 70700 69500 1 0 1
{
T 69250 69450 5 8 1 1 0 0 1
pinnumber=4
T 69250 69450 5 8 0 0 0 0 1
pinseq=4
T 69250 69450 5 8 0 1 0 0 1
pinlabel=4
T 69250 69450 5 8 0 1 0 0 1
pintype=pas
}
P 70400 68900 70700 68900 1 0 1
{
T 69250 68850 5 8 1 1 0 0 1
pinnumber=6
T 69250 68850 5 8 0 0 0 0 1
pinseq=6
T 69250 68850 5 8 0 1 0 0 1
pinlabel=6
T 69250 68850 5 8 0 1 0 0 1
pintype=pas
}
P 70400 70400 70700 70400 1 0 1
{
T 69250 70350 5 8 1 1 0 0 1
pinnumber=1
T 69250 70350 5 8 0 0 0 0 1
pinseq=1
T 69250 70350 5 8 0 1 0 0 1
pinlabel=1
T 69250 70350 5 8 0 1 0 0 1
pintype=pas
}
P 70400 69800 70700 69800 1 0 1
{
T 69250 69750 5 8 1 1 0 0 1
pinnumber=3
T 69250 69750 5 8 0 0 0 0 1
pinseq=3
T 69250 69750 5 8 0 1 0 0 1
pinlabel=3
T 69250 69750 5 8 0 1 0 0 1
pintype=pas
}
P 70400 69200 70700 69200 1 0 1
{
T 69250 69150 5 8 1 1 0 0 1
pinnumber=5
T 69250 69150 5 8 0 0 0 0 1
pinseq=5
T 69250 69150 5 8 0 1 0 0 1
pinlabel=5
T 69250 69150 5 8 0 1 0 0 1
pintype=pas
}
L 70400 70400 69500 70400 3 0 0 0 -1 -1
L 70400 70100 69500 70100 3 0 0 0 -1 -1
L 70400 69800 69500 69800 3 0 0 0 -1 -1
L 70400 69500 69500 69500 3 0 0 0 -1 -1
L 70400 69200 69500 69200 3 0 0 0 -1 -1
L 70400 68900 69500 68900 3 0 0 0 -1 -1
B 69000 68700 500 1900 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 70800 70500 5 10 0 0 0 0 1
device=CONNECTOR_6
T 69100 70700 8 10 0 1 0 0 1
refdes=CONN?
]
{
T 70800 70500 5 10 0 0 0 0 1
device=CONNECTOR_6
T 69100 70700 5 10 1 1 0 0 1
refdes=CONN2
T 69000 68700 5 10 0 0 0 0 1
footprint=SIP6
}
C 70500 71600 1 0 0 EMBEDDED5V-plus-1.sym
[
P 70700 71600 70700 71800 1 0 0
{
T 70750 71650 5 6 0 1 0 0 1
pinnumber=1
T 70750 71650 5 6 0 0 0 0 1
pinseq=1
T 70750 71650 5 6 0 1 0 0 1
pinlabel=1
T 70750 71650 5 6 0 1 0 0 1
pintype=pwr
}
L 70550 71800 70850 71800 3 0 0 0 -1 -1
T 70575 71850 9 8 1 0 0 0 1
+5V
T 70800 71600 8 8 0 0 0 0 1
net=+5V:1
]
C 70800 68000 1 0 0 EMBEDDEDgnd-1.sym
[
P 70900 68100 70900 68300 1 0 1
{
T 70958 68161 5 4 0 1 0 0 1
pinnumber=1
T 70958 68161 5 4 0 0 0 0 1
pinseq=1
T 70958 68161 5 4 0 1 0 0 1
pinlabel=1
T 70958 68161 5 4 0 1 0 0 1
pintype=pwr
}
L 70800 68100 71000 68100 3 0 0 0 -1 -1
L 70855 68050 70945 68050 3 0 0 0 -1 -1
L 70880 68010 70920 68010 3 0 0 0 -1 -1
T 71100 68050 8 10 0 0 0 0 1
net=GND:1
]
N 70700 70400 70700 71600 4
N 70900 68300 70900 68900 4
N 70900 68900 70700 68900 4
C 78400 70900 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 78200 70900 78200 71100 1 0 0
{
T 78150 71050 5 8 0 1 90 6 1
pinnumber=1
T 78250 71050 5 8 0 1 90 8 1
pinseq=1
T 78200 71100 9 8 0 1 90 0 1
pinlabel=1
T 78200 71100 5 8 0 1 90 2 1
pintype=pas
}
P 78200 71800 78200 71600 1 0 0
{
T 78150 71650 5 8 0 1 90 0 1
pinnumber=2
T 78250 71650 5 8 0 1 90 2 1
pinseq=2
T 78200 71600 9 8 0 1 90 6 1
pinlabel=2
T 78200 71600 5 8 0 1 90 8 1
pintype=pas
}
L 78000 71300 78400 71300 3 0 0 0 -1 -1
L 78000 71400 78400 71400 3 0 0 0 -1 -1
L 78200 71600 78200 71400 3 0 0 0 -1 -1
L 78200 71300 78200 71100 3 0 0 0 -1 -1
T 77700 71100 5 10 0 0 90 0 1
device=CAPACITOR
T 77900 71100 8 10 0 1 90 0 1
refdes=C?
T 77100 71100 5 10 0 0 90 0 1
description=capacitor
T 77300 71100 5 10 0 0 90 0 1
numslots=0
T 77500 71100 5 10 0 0 90 0 1
symversion=0.1
]
{
T 77700 71100 5 10 0 0 90 0 1
device=CAPACITOR
T 77500 71100 5 10 0 0 90 0 1
symversion=0.1
T 78400 70900 5 10 0 0 0 0 1
footprint=ACY600
T 77900 71100 5 10 1 1 90 0 1
refdes=C4
}
N 78200 71800 72300 71800 4
N 91400 67000 91400 67100 4
