("3bit_adder_simulate_optimization:/\t3bit_adder_simulate_optimization Design schematic" (("open" (nil hierarchy "/{Design 3bit_adder_simulate_optimization schematic }:a"))) (((-2.39375 -5.46875) (11.53125 1.40625)) "a" "Schematics" 6))("3bit_adder_new:/\t3bit_adder_new Design schematic" (("open" (nil hierarchy "/{Design 3bit_adder_new schematic }:a"))) (((-3.90625 -18.03125) (59.95 13.49375)) "a" "Schematics" 3))("3bit_adder_simulate:/\t3bit_adder_simulate Design schematic" (("open" (nil hierarchy "/{Design 3bit_adder_simulate schematic }:a"))) (((-2.05 -5.20625) (11.1875 1.51875)) "a" "Schematics" 35))("nand:/\tnand Design schematic" (("open" (nil hierarchy "/{Design nand schematic }:a"))) (((1.66875 -3.3) (6.79375 0.76875)) "a" "Schematics" 18))("xor:/\txor Design schematic" (("open" (nil hierarchy "/{Design xor schematic }:a"))) (((-1.91875 -14.6375) (31.6 2.4)) "a" "Schematics" 16))("3bit_adder_transistor:/\t3bit_adder_transistor Design schematic" (("open" (nil hierarchy "/{Design 3bit_adder_transistor schematic }:a"))) (((-58.2 -34.44375) (13.6625 1.59375)) "a" "Schematics" 19))("3bit_adder:/\t3bit_adder Design schematic" (("open" (nil hierarchy "/{Design 3bit_adder schematic }:a"))) (((-0.08125 -6.3875) (11.51875 2.80625)) "a" "Schematics" 12))("1bit_adder:/\t1bit_adder Design schematic" (("open" (nil hierarchy "/{Design 1bit_adder schematic }:a"))) (((8.08125 -5.1875) (23.75 2.775)) "a" "Schematics" 5))("1bit_adder_simulate:/\t1bit_adder_simulate Design schematic" (("open" (nil hierarchy "/{Design 1bit_adder_simulate schematic }:a"))) (((-1.83125 -7.65) (11.96875 3.29375)) "a" "Schematics" 9))("htree_simulation_6_bit_adder:/\thtree_simulation_6_bit_adder Design schematic" (("open" (nil hierarchy "/{Design htree_simulation_6_bit_adder schematic }:a"))) (((-3.26875 -4.25) (10.39375 2.5125)) "a" "analogArtist-Schematic" 20))